<module name="DDR0_CTLPHY_WRAP_PHY_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DDRPHY_RIDR" acronym="DDRPHY_RIDR" offset="0x0" width="32" description="Revision Identification Register">
    <bitfield id="UDRID" width="8" begin="31" end="24" resetval="0x0" description="User-Defined Revision ID: General purpose revision identification set by the user." range="" rwaccess="R"/>
    <bitfield id="PHYMJR" width="4" begin="23" end="20" resetval="0x1" description="PHY Major Revision: Indicates major revision of the PHY such addition of the features that make the new version not compatible with previous versions." range="" rwaccess="R"/>
    <bitfield id="PHYMDR" width="4" begin="19" end="16" resetval="0x2" description="PHY Moderate Revision: Indicates moderate revision of the PHY such as addition of new features. Normally the new version is still compatible with previous versions." range="" rwaccess="R"/>
    <bitfield id="PHYMNR" width="4" begin="15" end="12" resetval="0x0" description="PHY Minor Revision: Indicates minor update of the PHY such as bug fixes. Normally no new features are included." range="" rwaccess="R"/>
    <bitfield id="PUBMJR" width="4" begin="11" end="8" resetval="0x1" description="PUB Major Revision: Indicates major revision of the PUB such addition of the features that make the new version not compatible with previous versions." range="" rwaccess="R"/>
    <bitfield id="PUBMDR" width="4" begin="7" end="4" resetval="0x5" description="PUB Moderate Revision: Indicates moderate revision of the PUB such as addition of new features. Normally the new version is still compatible with previous versions." range="" rwaccess="R"/>
    <bitfield id="PUBMNR" width="4" begin="3" end="0" resetval="0x1" description="PUB Minor Revision: Indicates minor update of the PUB such as bug fixes. Normally no new features are included." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_PIR" acronym="DDRPHY_PIR" offset="0x4" width="32" description="PHY Initialization Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ZCALBYP" width="1" begin="30" end="30" resetval="0x0" description="Impedance Calibration Bypass: Bypasses or stops, if set, impedance calibration of all ZQ control blocks that automatically triggers after reset. Impedance calibration may be triggered manually using INIT and ZCAL bits of the DDRPHY_PIR register. This bit is self-clearing." range="" rwaccess="RW1C"/>
    <bitfield id="DCALPSE" width="1" begin="29" end="29" resetval="0x0" description="Digital Delay Line (DDL) Calibration Pause: Pauses or halts, if set, DDL calibration. Clearing this bit will restart DDL calibrations. DDL calibration may be triggered manually using INIT and DCAL bits of the DDRPHY_PIR register. This bit should be set to 0 during DFI low power operation." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="8" begin="28" end="21" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQS2DQ" width="1" begin="20" end="20" resetval="0x0" description="Write DQS2DQ training: Executes a PUB training routine that compensates the clock tree delay (tDQS2DQ) in memory devices" range="" rwaccess="RW"/>
    <bitfield id="RDIMMINIT" width="1" begin="19" end="19" resetval="0x0" description="RDIMM Initialization: Executes the RDIMM buffer chip initialization before executing DRAM initialization. The RDIMM buffer chip initialization is run after the DRAM is reset and CKE have been driven high by the DRAM initialization sequence" range="" rwaccess="RW"/>
    <bitfield id="CTLDINIT" width="1" begin="18" end="18" resetval="0x0" description="Controller DRAM Initialization: Indicates if set that DRAM initialization will be performed by the controller. Otherwise if not set it indicates that DRAM initialization will be performed using the built-in initialization sequence or using software through the configuration port." range="" rwaccess="RW"/>
    <bitfield id="VREF" width="1" begin="17" end="17" resetval="0x0" description="VREF training: Executes a PUB training routine for DRAM and HOST DQ I/O VREF values to enhance the write and read eye position. PUB automatically sets the RDMODE=2&#8217;b11 (static read mode) during this training. User must ensure that RDDLY settings are programmed correctly or remains at the default value." range="" rwaccess="RW"/>
    <bitfield id="SRD" width="1" begin="16" end="16" resetval="0x0" description="Reserved, read/write bit, should only be written to 0." range="" rwaccess="RW"/>
    <bitfield id="WREYE" width="1" begin="15" end="15" resetval="0x0" description="Write Data Eye Training: Executes a PUB training routine to maximize the write data eye." range="" rwaccess="RW"/>
    <bitfield id="RDEYE" width="1" begin="14" end="14" resetval="0x0" description="Read Data Eye Training: Executes a PUB training routine to maximize the read data eye." range="" rwaccess="RW"/>
    <bitfield id="WRDSKW" width="1" begin="13" end="13" resetval="0x0" description="Write Data Bit Deskew: Executes a PUB training routine to deskew the DQ bits during write." range="" rwaccess="RW"/>
    <bitfield id="RDDSKW" width="1" begin="12" end="12" resetval="0x0" description="Read Data Bit Deskew: Executes a PUB training routine to deskew the DQ bits during read." range="" rwaccess="RW"/>
    <bitfield id="WLADJ" width="1" begin="11" end="11" resetval="0x0" description="Write Leveling Adjust: Executes a PUB training routine that readjusts the write latency used during write in case the write leveling routine changed the expected latency." range="" rwaccess="RW"/>
    <bitfield id="QSGATE" width="1" begin="10" end="10" resetval="0x0" description="Read DQS Gate Training: Executes a PUB training routine to determine the optimum position of the read data DQS strobe for maximum system timing margins." range="" rwaccess="RW"/>
    <bitfield id="WL" width="1" begin="9" end="9" resetval="0x0" description="Write Leveling: Executes a PUB write leveling routine." range="" rwaccess="RW"/>
    <bitfield id="DRAMINIT" width="1" begin="8" end="8" resetval="0x0" description="DRAM Initialization: Executes the DRAM initialization sequence." range="" rwaccess="RW"/>
    <bitfield id="DRAMRST" width="1" begin="7" end="7" resetval="0x0" description="DRAM Reset (DDR3/DDR4/LPDDR4 Only): Issues a reset to the DRAM (by driving the DRAM reset pin low) and wait 200us. This can be triggered in isolation or with the full DRAM initialization (DRAMINIT). For the later case, the reset is issued and 200us is waited before starting the full initialization sequence." range="" rwaccess="RW"/>
    <bitfield id="PHYRST" width="1" begin="6" end="6" resetval="0x0" description="PHY Reset: Resets the AC and DATX8 modules by asserting the AC/DATX8 reset pin." range="" rwaccess="RW"/>
    <bitfield id="DCAL" width="1" begin="5" end="5" resetval="0x0" description="Digital Delay Line (DDL) Calibration: Performs PHY delay line calibration. If maintaining valid DRAM data and state through this calibration is required, then the DRAM should be put into self refresh before setting this bit to trigger the calibration; Before accessing the DRAM device, it should be removed from Self-Refresh after the calibration is completed." range="" rwaccess="RW"/>
    <bitfield id="PLLINIT" width="1" begin="4" end="4" resetval="0x0" description="PLL Initialization: Executes the PLL initialization sequence which includes correct driving of PLL power-down, reset and gear shift pins, and then waiting for the PHY PLLs to lock." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CA" width="1" begin="2" end="2" resetval="0x0" description="CA Training: Performs PHY LPDDR3 CA training. When set theLPDDR3 CA training will be performed after with PHY initialization (PLL initialization + DDL calibration + PHY reset)." range="" rwaccess="RW"/>
    <bitfield id="ZCAL" width="1" begin="1" end="1" resetval="0x0" description="Impedance Calibration: Executes impedance calibration" range="" rwaccess="RW"/>
    <bitfield id="INIT" width="1" begin="0" end="0" resetval="0x0" description="Initialization Trigger: A write of 1b1 to this bit triggers the DDR system initialization, including PHY initialization, DRAM initialization, and PHY training. The exact initialization steps to be executed are specified in bits 1 to 15 of this register. A bit setting of 1 means the step will be executed as part of the initialization sequence, while a setting of 1b0 means the step will be bypassed. The initialization trigger bit is self-clearing. It is recommended that this bit be set 1b1 in a separate config write step after other bits in this register have been programmed to avoid any race condition. The DDRPHY_PGSR0[IDONE] status bit indicates when the initialization steps are complete. Wait at least 32 DDRSS_PHY_CTL_CLK cycles after DDRPHY_PGSR0[IDONE] is observed to be 1b1 before starting or resuming traffic to DRAM." range="" rwaccess="RW1C"/>
  </register>
  <register id="DDRPHY_PGCR0" acronym="DDRPHY_PGCR0" offset="0x10" width="32" description="PHY General Configuration Register 0">
    <bitfield id="ADCP" width="1" begin="31" end="31" resetval="0x0" description="Address Copy:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="30" end="27" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PHYFRST" width="1" begin="26" end="26" resetval="0x1" description="AC loopback read FIFO reset: A write of 1b0 to this bit resets the AC Macro FIFOs (in both AC macros, if 2 AC macros are present) without resetting PUB logic. This bit is not self-clearing and a 1b1 must be written to de-assert the reset." range="" rwaccess="RW"/>
    <bitfield id="OSCACDL" width="2" begin="25" end="24" resetval="0x3" description="Oscillator Mode Address/Command Delay Line Select: Selects which of the two address/command LCDLs is active. The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DTOSEL" width="5" begin="18" end="14" resetval="0x0" description="Digital Test Output Select: Selects the PHY digital test output that should be driven onto PHY digital test output (phy_dto) pin: Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="OSCDIV" width="4" begin="12" end="9" resetval="0xF" description="Oscillator Mode Division for AC Macros: Specifies the factor by which the delay line oscillator mode output is divided down before it is output on the delay line digital test output pin dl_dto. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="OSCEN" width="1" begin="8" end="8" resetval="0x0" description="Oscillator Enable for AC Macros: Enables, if set, the delay line oscillation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_PGCR1" acronym="DDRPHY_PGCR1" offset="0x14" width="32" description="PHY General Configuration Register 1">
    <bitfield id="LBMODE" width="1" begin="31" end="31" resetval="0x0" description="Loopback Mode: Indicates, if set, that the PHY/PUB is in loopback mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="LBGSDQS" width="1" begin="28" end="28" resetval="0x0" description="Load GSDQS for DATX: Load GSDQS LCDL with 2x the calibrated GSDQSPRD value (equivalent to one CK period). This bit must only be used when initializing the GSDQS 180 degree offset for IO assisted gating mode. This bit is self clearing." range="" rwaccess="RW1C"/>
    <bitfield id="DLTST" width="1" begin="27" end="27" resetval="0x0" description="AC Delay Line Test Start: A write of 1b1 to this bit will trigger delay line oscillator mode period measurement. This bit is not self clearing and needs to be reset to 1b0 before the measurement can be re-triggered." range="" rwaccess="RW"/>
    <bitfield id="DLTMODE" width="1" begin="26" end="26" resetval="0x0" description="AC Delay Line Test Mode: Selects, if set, the delay line oscillator test mode. Setting this bit also clears all delay line register values. For DL oscillator testing, first set this bit, then apply desired nonzero LCDL and BDL register programmings." range="" rwaccess="RW"/>
    <bitfield id="PHYHRST" width="1" begin="25" end="25" resetval="0x1" description="PHY High-Speed Reset for AC macros: A write of 1b0 to this bit resets the AC macros without resetting PUB logic. This bit is not self-clearing and a 1b1 must be written to de-assert the reset." range="" rwaccess="RW"/>
    <bitfield id="ACVLDTRN" width="1" begin="24" end="24" resetval="0x0" description="AC Loopback Valid Train: Indicates, if set, that AC loopback valid should be trained by the PUB before starting the AC loop-back BIST" range="" rwaccess="RW"/>
    <bitfield id="ACVLDDLY" width="3" begin="23" end="21" resetval="0x0" description="AC Loopback Valid Delay: Specifies the delay that should be applied to the AC loopback valid signal when in AC static read response." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WDQSEXT" width="1" begin="19" end="19" resetval="0x0" description="When WDQS Extension mode is enabled by setting this bit to 1&#8217;b1:" range="" rwaccess="RW"/>
    <bitfield id="UPDMSTRC0" width="1" begin="18" end="18" resetval="0x0" description="DFI Update Master Channel" range="" rwaccess="RW"/>
    <bitfield id="DISDIC" width="1" begin="17" end="17" resetval="0x0" description="Enable/Disable control for dfi Init complete" range="" rwaccess="RW"/>
    <bitfield id="ACPDDC" width="1" begin="16" end="16" resetval="0x0" description="AC Power-Down with Dual Channels: Set to 1 to power-down address/command lane when both data channels are powered-down. Only valid in Dual Channel Configuration (i.e when bit 28 is set)." range="" rwaccess="RW"/>
    <bitfield id="DUALCHN" width="1" begin="15" end="15" resetval="0x0" description="Dual Channel Configuration: Set to 1 to enable shared address/command mode with two independent data channels &#8211; available only if shared address/command mode is supported." range="" rwaccess="RW"/>
    <bitfield id="FDEPTH" width="2" begin="14" end="13" resetval="0x2" description="Filter Depth: Specifies the number of measurements over which all AC and DATX8 initial period measurements, that happen after reset or when calibration is manually triggered, are averaged. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="LPFDEPTH" width="2" begin="12" end="11" resetval="0x0" description="Low-Pass Filter Depth: Specifies the number of measurements over which AC/DATX MDL period measurements are filtered. This determines the time constant of the low pass filter. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="LPFEN" width="1" begin="10" end="10" resetval="0x1" description="Low-Pass Filter Enable: Enables, if set, the low pass filtering AC/DATX MDL period measurements." range="" rwaccess="RW"/>
    <bitfield id="MDLEN" width="1" begin="9" end="9" resetval="0x1" description="Master Delay Line Enable for AC: Enables, if set, the AC master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high." range="" rwaccess="RW"/>
    <bitfield id="ALERTMODE" width="2" begin="8" end="7" resetval="0x1" description="Used to control the dfi_alert_n signal sent to the Memory controller. Register encoding is as follows:" range="" rwaccess="RW"/>
    <bitfield id="PUBMODE" width="1" begin="6" end="6" resetval="0x0" description="Enables, if set, the PUB to control the interface to the PHY and SDRAM. In this mode the DFI commands from the controller are ignored. The bit must be set to 0 after the system determines it is convenient to pass control of the DFI bus to the controller. When set to 0 the DFI interface has control of the PHY and SDRAM interface except when triggering pub operations such as BIST, DCU(not supported) or data training." range="" rwaccess="RW"/>
    <bitfield id="CAST" width="1" begin="5" end="5" resetval="0x0" description="CA software training. This bit must be set to 1 in order to perform CA software training. And must be set to 0 after the CA software training is complete." range="" rwaccess="RW"/>
    <bitfield id="DX_DQSOUT_DIFF" width="1" begin="4" end="4" resetval="0x0" description="Selects PDQS cell for DQS generation 0 -&amp;amp;gt; Single ended IO used for generating DRAM DQS and DQS_N. [Default] 1 -&amp;amp;gt; Differential IO used for generating DRAM DQS and DQS_N. The DQS_N from DX macro is ignored by IO." range="" rwaccess="RW"/>
    <bitfield id="AC_CKOUT_DIFF" width="1" begin="3" end="3" resetval="0x0" description="Selects PCK cell for CK generation 0 -&amp;amp;gt; Single ended IO used for generating DRAM CK and CK_N. [Default] 1 -&amp;amp;gt; Differential IO used for generating DRAM CK and CK_N. The CK_N from AC macro is ignored by IO." range="" rwaccess="RW"/>
    <bitfield id="WLSTEP" width="1" begin="2" end="2" resetval="0x0" description="Write Leveling Step: Specifies the number of delay step-size increments during each step of write leveling. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="WLMODE" width="1" begin="1" end="1" resetval="0x0" description="Write Leveling (Software) Mode: Indicates if set that the PUB is in software write leveling mode in which software executes single steps of DQS pulsing by writing 1b1 to DDRPHY_PIR[WL]. The write leveling DQ status from the DRAM is captured in DDRPHY_DXnGSR0[WLDQ]." range="" rwaccess="RW"/>
    <bitfield id="DTOMODE" width="1" begin="0" end="0" resetval="0x0" description="Digital Test Output Mode: Selects whether the digital test outputs are coming from the PLL or the PHY (AC/DATX8) macros. Valid values are:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PGCR2" acronym="DDRPHY_PGCR2" offset="0x18" width="32" description="PHY General Configuration Register 2">
    <bitfield id="CLRTSTAT" width="1" begin="31" end="31" resetval="0x0" description="Clear Training Status Registers: A write of 1b1 to this bit will reset the error and done status bits for all training blocks (CA training, QS gate training, WL training, WLA training, read bit deskew, read eye centering, write bit deskew, write eye centering). This bit is self clearing." range="" rwaccess="RW1C"/>
    <bitfield id="CLRZCAL" width="1" begin="30" end="30" resetval="0x0" description="Clear Impedance Calibration: A write of 1b1 to this bit will reset the impedance calibration FSM and clear the DDRPHY_ZQnSR error/done status btis DDRPHY_ZQnSR[9:0]. This bit is self clearing." range="" rwaccess="RW1C"/>
    <bitfield id="CLRPERR" width="1" begin="29" end="29" resetval="0x0" description="Clear Parity Error: A write of 1b1 to this bit will clear the DDRPHY_PGSR1[31] PARERR. This bit is self clearing." range="" rwaccess="RW1C"/>
    <bitfield id="ICPC" width="1" begin="28" end="28" resetval="0x0" description="Initialization Complete Pin Configuration: Specifies how the DFI initialization complete output pin (dfi_init_complete) should be used to indicate the status of initialization. Valid value are:" range="" rwaccess="RW"/>
    <bitfield id="DTPMXTMR" width="8" begin="27" end="20" resetval="0xF" description="Data Training PUB Mode Exit Timer: Specifies the number of controller clocks to wait when entering and exiting pub mode data training. The default value ensures controller refreshes do not cause memory model errors when entering and exiting data training. The value should be increased if controller initiated SDRAM ZQ short or long operation may occur just before or just after the execution of data training." range="" rwaccess="RW"/>
    <bitfield id="INITFSMBYP" width="1" begin="19" end="19" resetval="0x0" description="Initialization Bypass: Forces, if set, the Initialization FSMs to the DONE state. To be used for debug purposes only. This bit is not self-clearing so it must be cleared before triggering any operation in the DDRPHY_PIR." range="" rwaccess="RW"/>
    <bitfield id="PLLFSMBYP" width="1" begin="18" end="18" resetval="0x0" description="PLL FSM Bypass: Forces, if set, the PLL FSM to the DONE state. This bit is not self-clearing so it must be cleared before triggering any operation in the DDRPHY_PIR. Set this bit to 1&#8217;b1 when PLL is in bypass mode." range="" rwaccess="RW"/>
    <bitfield id="TREFPRD" width="18" begin="17" end="0" resetval="0x00012480" description="Refresh Period: Indicates the period in clock cycles after which the PUB has to issue a refresh command to the SDRAM. This is derived from the maximum refresh interval from the datasheet, tRFC(max) or REFI, divided by the clock cycle time. A further number of clocks must be subtracted from the derived number to account for command flow and missed slots of refreshes in the internal PUB blocks. In DDR3 and LPDDR3 mode, 400 clocks needs to subtracted In DDR4 and LPDDR4 mode, 800 clocks needs to subtracted In DDR3 and LPDDR3 mode, (DTCR.RFSHDT * tREFI)/tCK - 400 In DDR4 and LPDDR4 mode, (DTCR.RFSHDT * tREFI)/tCK - 800" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PGCR3" acronym="DDRPHY_PGCR3" offset="0x1C" width="32" description="PHY General Configuration Register 3">
    <bitfield id="CKNEN" width="8" begin="31" end="24" resetval="0x55" description="CKN Enable: Controls whether the CKN going to the SDRAM is enabled (toggling) or disabled (static value) and whether the CKN is inverted. Two bits for each of the up to four CKN pairs. Valid values for the two bits are:" range="" rwaccess="RW"/>
    <bitfield id="CKEN" width="8" begin="23" end="16" resetval="0xAA" description="CK Enable: Controls whether the CK going to the SDRAM is enabled (toggling) or disabled (static value) and whether the CK is inverted. Two bits for each of the up to four CK pairs. Valid values for the two bits are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="GATEACRDCLK" width="2" begin="14" end="13" resetval="0x0" description="Enable Clock Gating for ctl_rd_clk of the AC Macros: Enables, when set, clock gating for power saving. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="GATEACDDRCLK" width="2" begin="12" end="11" resetval="0x2" description="Enable Clock Gating for DDRSS_BYP_4X_CLK of the AC Macros: Enables, when set, clock gating for power saving. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="GATEACCTLCLK" width="2" begin="10" end="9" resetval="0x0" description="Enable Clock Gating for DDRSS_PHY_CTL_CLK of the AC Macros: Enables, when set, clock gating for power saving. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DDLBYPMODE" width="2" begin="7" end="6" resetval="0x2" description="Controls AC DDL Bypass Modes. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="IOLB" width="1" begin="5" end="5" resetval="0x0" description="AC I/O Loop-Back Select: Selects where inside the I/O the loop-back of signals happens. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RDMODE" width="2" begin="4" end="3" resetval="0x0" description="AC Receive FIFO Read Mode. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DISRST" width="1" begin="2" end="2" resetval="0x0" description="Disables the Read FIFO reset for AC macros: When set, read receive fifo cannot be reset from ctl_dx_rdfifo_rstn input. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="CLKLEVEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the level to which clocks will be stalled when clock gating is enabled in AC macros. Valid values are:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PGCR4" acronym="DDRPHY_PGCR4" offset="0x20" width="32" description="PHY General Configuration Register 4">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ACDDLLD" width="1" begin="29" end="29" resetval="0x0" description="AC DDL Delay Select Dynamic Load: Specifies whether the registers inside the AC that hold the delay select signal of AC DDL should be dynamically loaded only when the delay select changes or should be continuously (always) loaded. This only applies to the AC delay LCDL. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="ACDDLBYP" width="5" begin="28" end="24" resetval="0x0" description="AC DDL Bypass: Specifies, if set to 1b1 that the DDL delay should be bypassed. Otherwise the DDL bypass is turned off. Different bits control different AC DDLs as follows: ACDDLBYP [0] = CKN BDL delay bypass ACDDLBYP [1] = CK BDL delay bypass ACDDLBYP [2] = Address/command BDL delay bypass ACDDLBYP [3] = Address/command LCDL delay bypass ACDDLBYP [4] = Master delay line LCDL delay bypass" range="" rwaccess="RW"/>
    <bitfield id="OEDDLBYP" width="1" begin="23" end="23" resetval="0x0" description="AC OE DDL Bypass: Specifies, if set to 1b1 that the DDL delay should be bypassed. Otherwise the DDL bypass is turned off" range="" rwaccess="RW"/>
    <bitfield id="TEDDLBYP" width="1" begin="22" end="22" resetval="0x0" description="AC ODT DDL Bypass: Specifies, if set to 1b1 that the DDL delay should be bypassed. Otherwise the DDL bypass is turned off" range="" rwaccess="RW"/>
    <bitfield id="PDRDDLBYP" width="1" begin="21" end="21" resetval="0x0" description="AC PDR DDL Bypass: Specifies, if set to 1b1 that the DDL delay should be bypassed. Otherwise the DDL bypass is turned off" range="" rwaccess="RW"/>
    <bitfield id="RRRMODE" width="1" begin="20" end="20" resetval="0x1" description="AC Macro Read Path Rise-to-Rise Mode: Indicates if set, that the PHY mission mode is configured to run in rise-to-rise mode for the read path. Otherwise if not set, the PHY mission mode for the read path is running in rise-to-fall mode." range="" rwaccess="RW"/>
    <bitfield id="WRRMODE" width="1" begin="19" end="19" resetval="0x1" description="AC Macro Write Path Rise-to-Rise Mode: Indicates if set, that the PHY mission mode is configured to run in rise-to-rise mode for the write path. Otherwise if not set, the PHY mission mode for the write path is running in rise-to-fall mode." range="" rwaccess="RW"/>
    <bitfield id="PDAMODE" width="1" begin="18" end="18" resetval="0x0" description="Set PDA mode timing. If this bit is set by the MCTL, the DFI write commands are delayed by 2 SDRAM clock cycles, while at the same time the DQ data is advanced with respect to DQS. This allows the MCTL to satisfy the t_PDA_S timing requirement. This register field must be set in conjunction with DX8SLnDQSCTL[15] for PDA mode to be properly enabled/disabled." range="" rwaccess="RW"/>
    <bitfield id="DCALTYPE" width="1" begin="17" end="17" resetval="0x0" description="DDL Calibration Type: Select the algorithm in DDL Calibration. Select the algorithm as follows:" range="" rwaccess="RW"/>
    <bitfield id="DCALSVAL" width="9" begin="16" end="8" resetval="0x100" description="DDL Calibration Starting Value: Initial LCDL delay select value in DDL Calibration." range="" rwaccess="RW"/>
    <bitfield id="LPWAKEUP_THRSH" width="4" begin="7" end="4" resetval="0xC" description="AC Low Power Wakeup Threshold: If dfi_lp_wakeup is greater than this threshold value, PLLs will be powered down when entering DFI low power mode. The value of the dfi_lp_wakeup signal at the time that the dfi_lp_ctrl_req or dfi_lp_data_req signal is asserted sets the tlp_wakeup time. Valid values in tems of number clock cycles are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="LPPLLPD" width="1" begin="1" end="1" resetval="0x1" description="AC Low Power PLL Power Down: Specifies if set that the PHY should respond to the DFI low power opportunity request and power down the PLL of the byte if the wakeup time request satisfies the LPWAKEUP_THRSH. LPWAKEUP_THRSH is the Minimum threshold value of tlp_wakeup required to make PHY go into low power mode by powering down PLL. The value of the dfi_lp_wakeup signal at the time that the dfi_lp_data_req&amp;amp;amp;dfi_lp_ctrl_req signal is de-asserted sets the tlp_wakeup time. The value is in terms of number clock cycles." range="" rwaccess="RW"/>
    <bitfield id="LPIOPD" width="1" begin="0" end="0" resetval="0x1" description="AC Low Power I/O Power Down: Specifies if set that the PHY should respond to the DFI low power opportunity request and power down the AC I/Os." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PGCR5" acronym="DDRPHY_PGCR5" offset="0x24" width="32" description="PHY General Configuration Register 5">
    <bitfield id="FRQBT" width="8" begin="31" end="24" resetval="0x1" description="Frequency B Ratio Term: This 8-bit value represents the value of the term associated with the secondary operating frequency. The secondary operating frequency is associated with the fields in this register DDLPGRW/DDLPGACT with a setting of 1b1. Valid values are from 1 to 255" range="" rwaccess="RW"/>
    <bitfield id="FRQAT" width="8" begin="23" end="16" resetval="0x1" description="Frequency A Ratio Term: This 8-bit value represents the value of the term associated with the primary operating frequency. The primary operating frequency is associated with the fields in this register DDLPGRW/DDLPGACT with a setting of 1b0. Valid values are from 1 to 255" range="" rwaccess="RW"/>
    <bitfield id="DISCNPERIOD" width="8" begin="15" end="8" resetval="0x0" description="DFI Disconnect Time Period: Disconnect timer programmable value" range="" rwaccess="RW"/>
    <bitfield id="VREF_RBCTRL" width="4" begin="7" end="4" resetval="0x0" description="Receiver bias core side control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELRANGE" width="1" begin="2" end="2" resetval="0x0" description="Internal VREF generator range select. Values are:" range="" rwaccess="RW"/>
    <bitfield id="DDLPGACT" width="1" begin="1" end="1" resetval="0x0" description="This register field selects what register set to use." range="" rwaccess="RW"/>
    <bitfield id="DDLPGRW" width="1" begin="0" end="0" resetval="0x0" description="This register field selects what register set to access for read/write." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PGCR6" acronym="DDRPHY_PGCR6" offset="0x28" width="32" description="PHY General Configuration Register 6">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DLDLMT" width="8" begin="23" end="16" resetval="0x1" description="Delay Line VT Drift Limit" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ACDLVT" width="1" begin="13" end="13" resetval="0x1" description="AC Address/Command Delay LCDL VT Compensation: Enables, if set, the VT drift compensation of the address/command (ACD) LCDL." range="" rwaccess="RW"/>
    <bitfield id="ACBVT" width="1" begin="12" end="12" resetval="0x1" description="Address/Command Bit Delay VT Compensation: Enables, if set the VT drift compensation of the address/command bit delay registers ACBLDR1,2,6,7,8,9,15. This bit doesn&#8217;t control VT compensation for CK, CSN, CKE and ODT BDLs." range="" rwaccess="RW"/>
    <bitfield id="ODTBVT" width="1" begin="11" end="11" resetval="0x0" description="ODT Bit Delay VT Compensation: Enables, if set the VT drift compensation of the AC macro ODT bit delay registers ACBLDR4. The VT compensation of ODT may produce a glitch on the SDRAM ODT and should only be enabled if the SDRAM ODT is inactive." range="" rwaccess="RW"/>
    <bitfield id="CKEBVT" width="1" begin="10" end="10" resetval="0x0" description="CKE Bit Delay VT Compensation: Enables, if set the VT drift compensation of the AC macro CKE bit delay registers ACBLDR5. The VT compensation of CKE may produce a glitch on the SDRAM CKE and should only be enabled if the SDRAM CKE is inactive." range="" rwaccess="RW"/>
    <bitfield id="CSNBVT" width="1" begin="9" end="9" resetval="0x0" description="CSN Bit Delay VT Compensation: Enables, if set the VT drift compensation of the AC macro CSN bit delay registers ACBLDR3. The VT compensation of CSN may produce a glitch on the SDRAM CSN and should only be enabled if the SDRAM CSN is inactive." range="" rwaccess="RW"/>
    <bitfield id="CKBVT" width="1" begin="8" end="8" resetval="0x0" description="CK/CKN Bit Delay VT Compensation: Enables, if set the VT drift compensation of the AC macro CK/CKN bit delay registers ACBLDR0.DDRPHY_ACBDLR16. The VT compensation of CK/CKN bdls may produce a glitch on the SDRAM CK/CKN and should only be enabled if the SDRAM CK/CKN is inactive." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="FVT" width="1" begin="1" end="1" resetval="0x0" description="Forced VT Compensation Trigger: When written to 1b1 a single VT update will be issued to all enabled slave BDLs and LCDLs. This bit is not self-clearing." range="" rwaccess="RW"/>
    <bitfield id="INHVT" width="1" begin="0" end="0" resetval="0x0" description="VT Calculation Inhibit: Inhibits calculation of the next VT compensated delay line values. A value of 1 will initiate a stop of the VT compensation logic. The bit DDRPHY_PGSR1[30] (VSTOP) will be set to a logic x1 when VT compensation has stopped.This bit should be set to 1 during writes to the delay line registers. A value of 0 will re-enable the VT compensation logic." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PGCR7" acronym="DDRPHY_PGCR7" offset="0x2C" width="32" description="PHY General Configuration Register 7">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ACRSVD_7_6" width="2" begin="7" end="6" resetval="0x0" description="These bits are reserved for future AC special PHY modes but the registers are already connected to existing (unused) AC phy_mode bits." range="" rwaccess="RW"/>
    <bitfield id="ACCALCLK" width="1" begin="5" end="5" resetval="0x0" description="AC Calibration Clock Select: Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="ACRCLKMD" width="1" begin="4" end="4" resetval="0x0" description="AC read Clock Mode: Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="ACDLDT" width="1" begin="3" end="3" resetval="0x0" description="AC DDL Load Type: Specifies how the delay select signal is applied to the AC delay lines. This is only applicable to DDLs that have their delay select signals pipelined, such address/command LCDL" range="" rwaccess="RW"/>
    <bitfield id="ACRSVD_2" width="1" begin="2" end="2" resetval="0x0" description="This bit is reserved for future AC special PHY modes but the register is already connected to existing (unused) AC phy_mode bits." range="" rwaccess="RW"/>
    <bitfield id="ACDTOSEL" width="1" begin="1" end="1" resetval="0x0" description="AC Digital Test Output Select: This is used to select the AC internal signals that should be driven on the two AC digital test outputs (phy_status[1:0]) signals. Valid values for AC digital test output bit 0 (phy_status[0]) are:" range="" rwaccess="RW"/>
    <bitfield id="ACTMODE" width="1" begin="0" end="0" resetval="0x0" description="AC Test Mode: This is used to enable special test mode in the AC macro. Valid values are:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PGSR0" acronym="DDRPHY_PGSR0" offset="0x30" width="32" description="PHY General Status Register 0">
    <bitfield id="APLOCK" width="1" begin="31" end="31" resetval="0x0" description="AC PLL Lock: Indicates, if set, that the AC PLL has locked. This is a direct status of the AC PLL lock pin." range="" rwaccess="R"/>
    <bitfield id="SRDERR" width="1" begin="30" end="30" resetval="0x0" description="Static Read Error: Indicates if set that there is an error in static read training. Static read training not supported in this release." range="" rwaccess="R"/>
    <bitfield id="CAWRN" width="1" begin="29" end="29" resetval="0x0" description="CA Training Warning: Indicates if set that there is a warning in LPDDR3 CA training." range="" rwaccess="R"/>
    <bitfield id="CAERR" width="1" begin="28" end="28" resetval="0x0" description="CA Training Error: Indicates if set that there is an error in LPDDR3 CA training." range="" rwaccess="R"/>
    <bitfield id="WEERR" width="1" begin="27" end="27" resetval="0x0" description="Write Eye Training Error: Indicates if set that there is an error in write eye training." range="" rwaccess="R"/>
    <bitfield id="REERR" width="1" begin="26" end="26" resetval="0x0" description="Read Eye Training Error: Indicates if set that there is an error in read eye training." range="" rwaccess="R"/>
    <bitfield id="WDERR" width="1" begin="25" end="25" resetval="0x0" description="Write Bit Deskew Error: Indicates if set that there is an error in write bit deskew." range="" rwaccess="R"/>
    <bitfield id="RDERR" width="1" begin="24" end="24" resetval="0x0" description="Read Bit Deskew Error: Indicates if set that there is an error in read bit deskew." range="" rwaccess="R"/>
    <bitfield id="WLAERR" width="1" begin="23" end="23" resetval="0x0" description="Write Leveling Adjustment Error: Indicates if set that there is an error in write leveling adjustment." range="" rwaccess="R"/>
    <bitfield id="QSGERR" width="1" begin="22" end="22" resetval="0x0" description="DQS Gate Training Error: Indicates if set that there is an error in DQS gate training." range="" rwaccess="R"/>
    <bitfield id="WLERR" width="1" begin="21" end="21" resetval="0x0" description="Write Leveling Error: Indicates if set that there is an error in write leveling." range="" rwaccess="R"/>
    <bitfield id="ZCERR" width="1" begin="20" end="20" resetval="0x0" description="Impedance Calibration Error: Indicates if set that there is an error in impedance calibration." range="" rwaccess="R"/>
    <bitfield id="VERR" width="1" begin="19" end="19" resetval="0x0" description="VREF Training Error: Indicates if set that there is and error in VREF training." range="" rwaccess="R"/>
    <bitfield id="DQS2DQERR" width="1" begin="18" end="18" resetval="0x0" description="Write DQS2DQ training Error: Indicates if set that there is an error in DQS2DQ training." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQS2DQDONE" width="1" begin="15" end="15" resetval="0x0" description="Write DQS2DQ training done. Indicates if set that write DQS2DQ training has completed." range="" rwaccess="R"/>
    <bitfield id="VDONE" width="1" begin="14" end="14" resetval="0x0" description="VREF Training Done: Indicates if set that DRAM and Host VREF training has completed." range="" rwaccess="R"/>
    <bitfield id="SRDDONE" width="1" begin="13" end="13" resetval="0x0" description="Static Read Done: Indicates if set that static read training has completed. Static read training not supported in this release." range="" rwaccess="R"/>
    <bitfield id="CADONE" width="1" begin="12" end="12" resetval="0x0" description="CA Training Done: Indicates if set that LPDDR3 CA training has completed." range="" rwaccess="R"/>
    <bitfield id="WEDONE" width="1" begin="11" end="11" resetval="0x0" description="Write Eye Training Done: Indicates if set that write eye training has completed." range="" rwaccess="R"/>
    <bitfield id="REDONE" width="1" begin="10" end="10" resetval="0x0" description="Read Eye Training Done: Indicates if set that read eye training has completed." range="" rwaccess="R"/>
    <bitfield id="WDDONE" width="1" begin="9" end="9" resetval="0x0" description="Write Bit Deskew Done: Indicates if set that write bit deskew has completed." range="" rwaccess="R"/>
    <bitfield id="RDDONE" width="1" begin="8" end="8" resetval="0x0" description="Read Bit Deskew Done: Indicates if set that read bit deskew has completed." range="" rwaccess="R"/>
    <bitfield id="WLADONE" width="1" begin="7" end="7" resetval="0x0" description="Write Leveling Adjustment Done: Indicates if set that write leveling adjustment has completed." range="" rwaccess="R"/>
    <bitfield id="QSGDONE" width="1" begin="6" end="6" resetval="0x0" description="DQS Gate Training Done: Indicates if set that DQS gate training has completed." range="" rwaccess="R"/>
    <bitfield id="WLDONE" width="1" begin="5" end="5" resetval="0x0" description="Write Leveling Done: Indicates if set that write leveling has completed." range="" rwaccess="R"/>
    <bitfield id="DIDONE" width="1" begin="4" end="4" resetval="0x0" description="DRAM Initialization Done: Indicates if set that DRAM initialization has completed." range="" rwaccess="R"/>
    <bitfield id="ZCDONE" width="1" begin="3" end="3" resetval="0x0" description="Impedance Calibration Done: Indicates if set that impedance calibration has completed." range="" rwaccess="R"/>
    <bitfield id="DCDONE" width="1" begin="2" end="2" resetval="0x0" description="Digital Delay Line (DDL) Calibration Done: Indicates if set that DDL calibration has completed." range="" rwaccess="R"/>
    <bitfield id="PLDONE" width="1" begin="1" end="1" resetval="0x0" description="PLL Lock Done: Indicates if set that PLL locking has completed." range="" rwaccess="R"/>
    <bitfield id="IDONE" width="1" begin="0" end="0" resetval="0x0" description="Initialization Done: Indicates if set that the DDR system initialization has completed. This bit is set after all the selected initialization routines in DDRPHY_PIR register have completed. Wait at least 32 DDRSS_PHY_CTL_CLK cycles after this is first observed to be 1b1 before starting/resuming traffic to DRAM or triggering new DDRPHY_PIR[INIT]." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_PGSR1" acronym="DDRPHY_PGSR1" offset="0x34" width="32" description="PHY General Status Register 1">
    <bitfield id="PARERR" width="1" begin="31" end="31" resetval="0x0" description="RDIMM Parity Error: Indicates, if set, that there was a parity error (i.e. err_out_n/alert_n was sampled low) during one of the transactions to the RDIMM buffer chip or DDR4 DRAM device. This bit remains asserted until cleared by the DDRPHY_PIR[CLRSR]." range="" rwaccess="R"/>
    <bitfield id="VTSTOP" width="1" begin="30" end="30" resetval="0x0" description="VT Stop: Indicates if set that the VT calculation logic has stopped computing the next values for the VT compensated delay line values. After assertion of the DDRPHY_PGCR6[INHVT], the VTSTOP bit should be read to ensure all VT compensation logic has stopped computations before writing to the delay line registers." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="29" end="25" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DLTCODE" width="24" begin="24" end="1" resetval="0x0" description="Delay Line Test Code for AC macro 0:" range="" rwaccess="R"/>
    <bitfield id="DLTDONE" width="1" begin="0" end="0" resetval="0x0" description="Delay Line Test Done for AC macro 0:" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_PGSR2" acronym="DDRPHY_PGSR2" offset="0x38" width="32" description="PHY General Status Register 2">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DLTCODE" width="24" begin="24" end="1" resetval="0x0" description="Delay Line Test Code for AC macro 1:" range="" rwaccess="R"/>
    <bitfield id="DLTDONE" width="1" begin="0" end="0" resetval="0x0" description="Delay Line Test Done for AC macro 1:" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_PTR0" acronym="DDRPHY_PTR0" offset="0x40" width="32" description="PHY Timing Register 0">
    <bitfield id="TPLLPD" width="11" begin="31" end="21" resetval="0x320" description="PLL Power-Down Time: Number of DDRSS_PHY_CTL_CLK cycles that the PLL must remain in power-down mode, i.e. number of clock cycles from when PLL power-down pin is asserted to when PLL power-down pin is de-asserted. This must correspond to a value that is equal to or more than 1us. Default value corresponds to 1us at 1600 MHz DRAM clock." range="" rwaccess="RW"/>
    <bitfield id="TPLLGS" width="15" begin="20" end="6" resetval="0x856" description="PLL Gear Shift Time: Number of DDRSS_PHY_CTL_CLK cycles from when the PLL reset pin is de-asserted to when the PLL gear shift pin is de-asserted. This must correspond to a value that is equal to or more than 4us." range="" rwaccess="RW"/>
    <bitfield id="TPHYRST" width="6" begin="5" end="0" resetval="0x10" description="PHY Reset Time: Number of DDRSS_PHY_CTL_CLK cycles that the PHY reset must remain asserted after PHY calibration is done before the reset to the PHY is de-asserted. This is used to extend the reset to the PHY so that the reset is asserted for some clock cycles after the clocks are stable. Valid values are 5&#8217;d1-5&#8217;d63." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PTR1" acronym="DDRPHY_PTR1" offset="0x44" width="32" description="PHY Timing Register 1">
    <bitfield id="TPLLLOCK" width="16" begin="31" end="16" resetval="0xD056" description="PLL Lock Time: Number of DDRSS_PHY_CTL_CLK cycles for the PLL to stabilize and lock, i.e. number of clock cycles from when the PLL reset pin is de-asserted to when the PLL has lock and is ready for use. This must correspond to a value that is equal to or more than 25us at 1600MHz DRAM clock." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TPLLRST" width="13" begin="12" end="0" resetval="0x12C0" description="PLL Reset Time: Number of DDRSS_PHY_CTL_CLK cycles that the PLL must remain in reset mode, i.e. number of clock cycles from when PLL power-down pin is de-asserted and PLL reset pin is asserted to when PLL reset pin is de-asserted. This must correspond to a value that is equal to or more than 9us." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PTR2" acronym="DDRPHY_PTR2" offset="0x48" width="32" description="PHY Timing Register 2">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TWLDLYS" width="5" begin="19" end="15" resetval="0x10" description="Programming value (number of controller clock cycles) in this register adds the delay from the end of tWLDQSEN time to the first rising edge of DQS. This is used in Write Level Training Only." range="" rwaccess="RW"/>
    <bitfield id="TCALH" width="5" begin="14" end="10" resetval="0xF" description="Calibration Hold Time: Number of controller clock cycles from when the clock was disabled (cal_clk_en de-asserted) to when calibration is enable (cal_en asserted). The default value is the recommended minimum value." range="" rwaccess="RW"/>
    <bitfield id="TCALS" width="5" begin="9" end="5" resetval="0xF" description="Calibration Setup Time: Number of controller clock cycles from when calibration is enabled (cal_en asserted) to when the calibration clock is asserted again (cal_clk_en asserted).). The default value is the recommended minimum value." range="" rwaccess="RW"/>
    <bitfield id="TCALON" width="5" begin="4" end="0" resetval="0xF" description="Calibration On Time: Number of controller clock cycles that the calibration clock is enabled (cal_clk_en asserted). The default value is the recommended minimum value." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PTR3" acronym="DDRPHY_PTR3" offset="0x4C" width="32" description="PHY Timing Register 3">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TDINIT0" width="23" begin="22" end="0" resetval="0x00411810" description="DRAM Initialization Time 0:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PTR4" acronym="DDRPHY_PTR4" offset="0x50" width="32" description="PHY Timing Register 4">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TDINIT1" width="13" begin="12" end="0" resetval="0x10AA" description="DRAM Initialization Time 1:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PTR5" acronym="DDRPHY_PTR5" offset="0x54" width="32" description="PHY Timing Register 5">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TDINIT2" width="19" begin="18" end="0" resetval="0x00068268" description="DRAM Initialization Time 2:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PTR6" acronym="DDRPHY_PTR6" offset="0x58" width="32" description="PHY Timing Register 6">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TDINIT4" width="7" begin="26" end="20" resetval="0x40" description="DRAM Initialization Time 4:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="19" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TDINIT3" width="12" begin="11" end="0" resetval="0x855" description="DRAM Initialization Time 3:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PLLCR0" acronym="DDRPHY_PLLCR0" offset="0x68" width="32" description="PLL Control Register 0 (Type B PLL Only)">
    <bitfield id="PLLBYP" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass: Bypasses the PLL if set to 1b1." range="" rwaccess="RW"/>
    <bitfield id="PLLRST" width="1" begin="30" end="30" resetval="0x0" description="PLL Rest: Resets the PLLs by driving the PLL reset pin. This bit is not self-clearing and a 1b0 must be written to de-assert the reset." range="" rwaccess="RW"/>
    <bitfield id="PLLPD" width="1" begin="29" end="29" resetval="0x0" description="PLL Power Down: Puts the PLLs in power down mode by driving the PLL power down pin. This bit is not self-clearing and a 1b0 must be written to de-assert the power-down." range="" rwaccess="RW"/>
    <bitfield id="RSTOPM" width="1" begin="28" end="28" resetval="0x0" description="Reference Stop Mode. Connects to pin REF_STOP_MODE. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="FRQSEL" width="4" begin="27" end="24" resetval="0x0" description="PLL Frequency Select: Selects the operating range of the PLL. Settings are specific to PLL type." range="" rwaccess="RW"/>
    <bitfield id="RLOCKM" width="1" begin="23" end="23" resetval="0x0" description="Relock Mode: Enables, if set, rapid relocking mode." range="" rwaccess="RW"/>
    <bitfield id="CPPC" width="6" begin="22" end="17" resetval="0xE" description="Charge Pump Proportional Current Control. Connects to pin CPPROP_CTRL on the PLL. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="CPIC" width="4" begin="16" end="13" resetval="0x0" description="Charge Pump Integrating Current Control. Connects to pin CP_INT_CTRL on the PLL. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="GSHIFT" width="1" begin="12" end="12" resetval="0x0" description="Gear Shift: Enables, if set, rapid locking mode. Connects to pin GEAR_SHIFT on the PLL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ATOEN" width="1" begin="8" end="8" resetval="0x0" description="Analog Test Enable (ATOEN): Selects the analog test signal that should be driven on the analog test output pin. Otherwise the analog test output is tri-stated. This allows analog test output pins from multiple PLLs to be connected together. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="ATC" width="4" begin="7" end="4" resetval="0x0" description="Analog Test Control: Controls PLL input pins pll_ana_test_sel[3:0]. Selects various PLL analog test signals to be brought out via PLL analog test output pin (pll_ato)." range="" rwaccess="RW"/>
    <bitfield id="DTC" width="4" begin="3" end="0" resetval="0x0" description="Digital Test Control: Controls PLL input pins pll_dig_test_sel. Selects various PLL digital test signals and other test mode signals to be brought out via bit [1] of the PLL digital test output (pll_dto[1])." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DXCCR" acronym="DDRPHY_DXCCR" offset="0x88" width="32" description="DATX8 Common Configuration Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads" range="" rwaccess="R"/>
    <bitfield id="RKLOOP" width="1" begin="29" end="29" resetval="0x1" description="Rank looping (per-rank eye centering) enable. Enables, if set, the read and write eye centering algorithms to be executed in a loop for all the system ranks, storing individual LCDL centering values for each rank. If this bit is not set, read and write centering are only executed for the configured DDRPHY_DTCR0. DTRANK, although the result is replicated to all rank LCDLs" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="28" end="7" resetval="0x0" description="Reserved.Return zeroes on reads" range="" rwaccess="R"/>
    <bitfield id="DQS2DQMPER" width="4" begin="6" end="3" resetval="0x7" description="Write DQS2DQ training measurement period: Sets the tDQS2DQ delay measurement period. Valid values for measurement period are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="Reserved.Return zeroes on reads" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DSGCR" acronym="DDRPHY_DSGCR" offset="0x90" width="32" description="DDR System General Configuration Register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDBICLSEL" width="1" begin="27" end="27" resetval="0x0" description="When RDBI enabled, this bit is used to select RDBI CL calculation, if it is 1, calculation will use RDBICL, otherwise use default calculation. This is applicable only in DDR4 mode." range="" rwaccess="RW"/>
    <bitfield id="RDBICL" width="3" begin="26" end="24" resetval="0x2" description="When RDBI enabled, if RDBICLSEL is asserted, RDBI CL adjust using this value. This is applicable only in DDR4 mode." range="" rwaccess="RW"/>
    <bitfield id="PHYZUEN" width="1" begin="23" end="23" resetval="0x1" description="PHY Impedance Update Enable: Specifies, if set, that in addition to DDL VT update, the PHY should also perform impedance calibration (update) whenever there is a DFI update request from the PHY." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSTOE" width="1" begin="21" end="21" resetval="0x1" description="SDRAM Reset Output Enable: Enables, when set, the output driver on the I/O for SDRAM RST# pin." range="" rwaccess="RW"/>
    <bitfield id="SDRMODE" width="2" begin="20" end="19" resetval="0x0" description="Single Data Rate Mode: Indicates if the controller or the PHY is configured to run in single data rate (SDR) mode. The default is both the controller and the PHY running in half data rate (HDR) mode. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ATOAE" width="1" begin="17" end="17" resetval="0x0" description="ATO Analog Test Enable: Enables, if set, the analog test output (ATO) I/O." range="" rwaccess="RW"/>
    <bitfield id="DTOOE" width="1" begin="16" end="16" resetval="0x0" description="DTO Output Enable: Enables, when set, the output driver on the I/O for DTO pins." range="" rwaccess="RW"/>
    <bitfield id="DTOIOM" width="1" begin="15" end="15" resetval="0x0" description="DTO I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for DTO pins." range="" rwaccess="RW"/>
    <bitfield id="DTOPDR" width="1" begin="14" end="14" resetval="0x1" description="DTO Power Down Receiver: Powers down, when set, the input receiver on the I/O for DTO pins." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0x0" description="Reserved.Return zeroes on reads" range="" rwaccess="R"/>
    <bitfield id="DTOODT" width="1" begin="12" end="12" resetval="0x0" description="DTO On-Die Termination: Enables, when set, the on-die termination on the I/O for DTO pins." range="" rwaccess="RW"/>
    <bitfield id="PUAD" width="6" begin="11" end="6" resetval="0x4" description="PHY Update Acknowledge Delay: Specifies the number of clock cycles that the indication for the completion of PHY update from the PHY to the controller should be delayed. This essentially delays the de-assertion of dfi_ctrlup_ack and dfi_phyupd_req signals by 2* PUAD clocks relative to the time when the delay lines or I/Os are updated." range="" rwaccess="RW"/>
    <bitfield id="CUAEN" width="1" begin="5" end="5" resetval="0x1" description="Controller Update Acknowledge Enable: Specifies, if set, that the PHY should issue controller update acknowledge when the DFI controller update request is asserted. By default the PHY sends acknowledge for controller initiated update requests." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads" range="" rwaccess="R"/>
    <bitfield id="MSTRVER" width="1" begin="3" end="3" resetval="0x1" description="Master version: This field indicates the version of the PHY Master Interface currently in use." range="" rwaccess="RW"/>
    <bitfield id="CTLZUEN" width="1" begin="2" end="2" resetval="0x0" description="Controller Impedance Update Enable: Specifies, if set, that in addition to DDL VT update, the PHY should also perform impedance calibration (update) whenever there is a DFI update request." range="" rwaccess="RW"/>
    <bitfield id="MREN" width="1" begin="1" end="1" resetval="0x0" description="Master Request Enable. When set HIGH, PHY will generate DFI PHY Master Request when any internal block requests for the DFI bus and expects an ACK from the controller in return." range="" rwaccess="RW"/>
    <bitfield id="PUREN" width="1" begin="0" end="0" resetval="0x1" description="PHY Update Request Enable: Specifies if set, that the PHY should issue PHY-initiated update request when there is DDL VT drift." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ODTCR" acronym="DDRPHY_ODTCR" offset="0x98" width="32" description="ODT Configuration Register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WRODT_RSVD" width="10" begin="27" end="18" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WRODT" width="2" begin="17" end="16" resetval="0x1" description="Write ODT." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDODT_RSVD" width="10" begin="11" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDODT" width="2" begin="1" end="0" resetval="0x0" description="Read ODT." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_GPR0" acronym="DDRPHY_GPR0" offset="0xC0" width="32" description="General Purpose Register 0">
    <bitfield id="GPR0" width="32" begin="31" end="0" resetval="0x0" description="General Purpose Register 0: General purpose register bits." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_GPR1" acronym="DDRPHY_GPR1" offset="0xC4" width="32" description="General Purpose Register 1">
    <bitfield id="GPR1" width="32" begin="31" end="0" resetval="0x0" description="General Purpose Register 1: General purpose register bits." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DCR" acronym="DDRPHY_DCR" offset="0x100" width="32" description="DRAM Configuration Register">
    <bitfield id="GEARDN" width="1" begin="31" end="31" resetval="0x0" description="DDR4 Gear Down timing If set, the PUB will generate AC bus signals to the SDRAM with a modified 2-cycle (2T) timing, lining the signals with the rising edge of the SDRAM clock instead of in quadrature to it." range="" rwaccess="RW"/>
    <bitfield id="UBG" width="1" begin="30" end="30" resetval="0x0" description="Un-used Bank Group: Indicates if set that BG[1] pin of PHY is unused and not connected to the memory (for example, UDIMM x16). In such scenario, Output Enable for BG[1] IO may be disabled from DDRPHY_ACIOCR3[BGOEMODE] register field." range="" rwaccess="RW"/>
    <bitfield id="UDIMM" width="1" begin="29" end="29" resetval="0x0" description="Un-buffered DIMM Address Mirroring: Indicates if set that there is address mirroring on the second rank of an unbuffered DIMM (the rank connected to CS#[1]). In this case, the PUB re-scrambles the bank and address when sending mode register commands to the second rank. This only applies to PUB internal SDRAM transactions. Transactions generated by the controller must make its own adjustments when using an un-buffered DIMM. DDRPHY_DCR[NOSRA] must be set if address mirroring is enabled." range="" rwaccess="RW"/>
    <bitfield id="DDR2T" width="1" begin="28" end="28" resetval="0x0" description="DDR 2T Timing: Indicates if set that 2T timing should be used by PUB internally generated SDRAM transactions. This bit should be programmed to 1b0 during AC bist loopback or when used with LPDDR3 or LPDDR4 DRAMs." range="" rwaccess="RW"/>
    <bitfield id="NOSRA" width="1" begin="27" end="27" resetval="0x0" description="No Simultaneous Rank Access: Specifies if set that simultaneous rank access on the same clock cycle is not allowed. This means that multiple chip select signals should not be asserted at the same time. This may be required on some DIMM systems." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="26" end="18" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="BYTEMASK" width="8" begin="17" end="10" resetval="0x1" description="Byte Mask: Mask applied to all beats of read data on all bytes lanes during read DQS gate training. This allows training to be conducted based on selected bit(s) from the byte lanes.Note that this mask applies in DDR3 MPR operation mode as well and must be in keeping with the PDQ field setting." range="" rwaccess="RW"/>
    <bitfield id="DDRTYPE" width="2" begin="9" end="8" resetval="0x0" description="DDR Type: Selects the DDR type for the specified DDR mode." range="" rwaccess="RW"/>
    <bitfield id="MPRDQ" width="1" begin="7" end="7" resetval="0x0" description="Multi-Purpose Register (MPR) DQ: Specifies the value that is driven on non-primary DQ pins during MPR reads. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="PDQ" width="3" begin="6" end="4" resetval="0x0" description="Primary DQ: Specifies the DQ pin in a byte that is designated as a primary pin for Multi-Purpose Register (MPR) reads. Valid values are 0 to 7 for DQ[0] to DQ[7] respectively." range="" rwaccess="RW"/>
    <bitfield id="DDR8BNK" width="1" begin="3" end="3" resetval="0x1" description="DDR 8-Bank: Indicates if set that the SDRAM used has 8 banks. tRPA = tRP+1 and tFAW are used for 8-bank DRAMs, other tRPA = tRP and no tFAW is used. Note that a setting of 1 for DRAMs that have fewer than 8 banks still results in correct functionality but less tighter DRAM command spacing for the parameters described here." range="" rwaccess="RW"/>
    <bitfield id="DDRMD" width="3" begin="2" end="0" resetval="0x5" description="DDR Mode: SDRAM DDR mode. Valid values are:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTPR0" acronym="DDRPHY_DTPR0" offset="0x110" width="32" description="DRAM Timing Parameters Register 0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TRRD" width="5" begin="28" end="24" resetval="0x10" description="Activate to activate command delay (different banks). Valid values are 1 to 31. For DDR4, use tRRD_L (RAS-to-RAS delay for same bank group). Larger values give more conservative command-tocommand timings." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TRAS" width="7" begin="22" end="16" resetval="0x5A" description="Activate to precharge command delay. Larger values give more conservative command-to-command timings." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TRP" width="7" begin="14" end="8" resetval="0x2D" description="Precharge command period: The minimum time between a precharge command and any other command. In LPDDR3 mode, set this parameter as per tRPab(slow) - max(27ns,3nCK). Also in LPDDR3 mode, PUB adds an offset of 8 to the register value. For all other protocols, set to the min specified value of tRP. Larger values give more conservative command-to-command timings." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TRTP" width="5" begin="4" end="0" resetval="0x8" description="Internal minimum read to precharge command delay for DDR3 and LPDDR3 modes. Valid values are 2 to 15. Larger values give more conservative command-to-command timings. In DDR4/LPDDR4 mode, tRTP is decoded based on corresponding MR register fields; this field is unused (don&#8217;tcare). DDR 4: Uses MR0[13], MR0[11:9] instead LPDDR4: Uses MR2[2:0] instead" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTPR1" acronym="DDRPHY_DTPR1" offset="0x114" width="32" description="DRAM Timing Parameters Register 1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TWLMRD" width="7" begin="30" end="24" resetval="0x56" description="Minimum delay from when write leveling mode is programmed to the first DQS/DQS# rising edge. Larger values give more conservative command-to-command timings." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TFAW" width="7" begin="22" end="16" resetval="0x56" description="4-bank activate period. No more than 4-bank activate commands may be issued in a given tFAW period. Only applies to 8-bank devices. Valid values are 2 to 127. Larger values give more conservative command-to-command timings." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TMOD" width="3" begin="10" end="8" resetval="0x4" description="Load mode update delay (DDR4 and DDR3 only). The minimum time between a load mode register command and a non-load mode register command. Valid values for DDR4 are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TMRD" width="5" begin="4" end="0" resetval="0x1E" description="Load mode cycle time: The minimum time between a load mode register command and any other command. For DDR3 this is the minimum time between two load mode register commands. An offset is applied in some DRAM modes to extend the range of the register as follows:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTPR2" acronym="DDRPHY_DTPR2" offset="0x118" width="32" description="DRAM Timing Parameters Register 2">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TRTW" width="1" begin="28" end="28" resetval="0x0" description="Read to Write command delay. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="27" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TRTODT" width="1" begin="24" end="24" resetval="0x0" description="Read to ODT delay. Setting to 1 increases read-to-write transaction spacing by 1 DRAM clock cycle. This is intended a programmable margin for host ODT turn-off timing." range="" rwaccess="RW"/>
    <bitfield id="TCMDCKE" width="4" begin="23" end="20" resetval="0x3" description="LPDDR4 mode only. tCMDCKE - Delay from Valid command to CKE Input low. Also used for tESCKE - Delay from SRE command to CKE Input low" range="" rwaccess="RW"/>
    <bitfield id="TCKE" width="4" begin="19" end="16" resetval="0xB" description="CKE minimum pulse width. Also specifies the minimum time that the SDRAM must remain in power down or self refresh mode. For DDR3 and LPDDR3, this parameter must be set to the value of tCKESR which is usually bigger than the value of tCKE. Valid values are 2 to 15. Larger values give more conservative command-to-command timings." range="" rwaccess="RW"/>
    <bitfield id="TVRCG" width="3" begin="15" end="13" resetval="0x7" description="tVRCG_ENABLE/VRCG_DISABLE - VREF high current mode enable/Disable time for MR13 MRW during DRAM initialization in LPDDR4 mode. Number of DRAM clocks required to meet tVRCG_ENABLE/VRCG_DISABLE timing. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="12" end="10" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TXS" width="10" begin="9" end="0" resetval="0x1D0" description="Self refresh exit delay. The minimum time between a self refresh exit command and any other command. This parameter must be set to the maximum of the various minimum self refresh exit delay parameters specified in the SDRAM datasheet, i.e. max(tXS, tXSDLL) for DDR3 and DDR4. Valid values are 2 to 1023. For LPDDR3 and LPDDR4 mode, program this value to set tXSR as specified in the SDRAM datasheet. Larger values give more conservative command-to-command timings." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTPR3" acronym="DDRPHY_DTPR3" offset="0x11C" width="32" description="DRAM Timing Parameters Register 3">
    <bitfield id="TOFDX" width="3" begin="31" end="29" resetval="0x0" description="ODT turn-off delay extension. The delays are in clock cycles. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="TCCD" width="3" begin="28" end="26" resetval="0x0" description="Read to read and write to write command delay. In DDR4 mode, this field is ignored and MR6.tCCDL is used instead. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="TDLLK" width="10" begin="25" end="16" resetval="0x180" description="DLL locking time. The PUB adds an offset of 128 to this programmed register value to derive the final tDLLK value. Valid values are 0 to 1023, giving valid tDLLK values of 128 to 1151. Default value gives tDLLK value of 512." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TDQSCKMAX" width="4" begin="11" end="8" resetval="0x8" description="Maximum DQS output access time from CK/CK# (LPDDR3/4 only). This value is used for implementing read-to-write spacing. Valid values are 1 to 8. Programming larger values increase read-to-write timing margins; smaller value optimize read-to-write scheduling (provided protocol requirements are still met)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TDQSCK" width="3" begin="2" end="0" resetval="0x4" description="DQS output access time from CK/CK# (LPDDR3/4 only). This value is used for computing the read latency. Valid values are 1 to 8." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTPR4" acronym="DDRPHY_DTPR4" offset="0x120" width="32" description="DRAM Timing Parameters Register 4">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TAOND_TAOFD" width="2" begin="29" end="28" resetval="0x0" description="ODT turn-on/turn-off delays. The delays are in clock cycles. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TRFC" width="10" begin="25" end="16" resetval="0x1C0" description="Refresh-to-Refresh: Indicates the minimum time, in clock cycles, between two refresh commands or between a refresh and an active command. This is derived from the minimum refresh interval from the datasheet, tRFC(min), divided by the clock cycle time. The default number of clock cycles is for the largest JEDEC tRFC(min parameter value supported. Larger values give more conservative command-to-command timings." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TWLO" width="6" begin="13" end="8" resetval="0x2B" description="Write leveling output delay: Number of clock cycles from when write leveling DQS is driven high by the control block to when the results from the SDRAM on DQ is sampled by the control block. This must include the SDRAM tWLO timing parameter plus the round trip delay from control block to SDRAM back to control block. Larger values give more conservative command-to-command timings." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TXP" width="5" begin="4" end="0" resetval="0x10" description="Power down exit delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTPR5" acronym="DDRPHY_DTPR5" offset="0x124" width="32" description="DRAM Timing Parameters Register 5">
    <bitfield id="TODTUP" width="8" begin="31" end="24" resetval="0x20" description="LPDDR4 CA ODT value update time in DRAM clocks. This timing parameter is used during MRW to MR11 during PUB DRAM initialization. The default value of 32 DRAM clocks is to meet timing requirement of 20ns at 3200Mbps speed. Larger values give more conservative command-to-command timings." range="" rwaccess="RW"/>
    <bitfield id="TRC" width="8" begin="23" end="16" resetval="0x87" description="Activate to activate command delay (same bank)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TRCD" width="7" begin="14" end="8" resetval="0x27" description="Activate to read or write delay. Minimum time from when an activate command is issued to when a read or write to the activated row can be issued. In LPDDR3 mode, use tRCD(slow) - max(24ns,3nCK) to set this parameter. Also PUB adds an offset of 8 to the register value. In DDR3, DDR4, and LPDDR4 modes, no offset is added. Larger values give more conservative command-to-command timings." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TWTR" width="5" begin="4" end="0" resetval="0x16" description="DRAM Internal write to read command delay. For DDR4, use tWTR_L (write-to-read delay for same bank group). Larger values give more conservative command-to-command timings." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTPR6" acronym="DDRPHY_DTPR6" offset="0x128" width="32" description="DRAM Timing Parameters Register 6">
    <bitfield id="PUBWLEN" width="1" begin="31" end="31" resetval="0x0" description="PUB Write Latency Enable: Specifies, if set, that the PUB should use the write latency specified in DDRPHY_DTPR6[PUBWL]. Otherwise, if not set, the PUB write latency is automatically calculated from the mode register settings." range="" rwaccess="RW"/>
    <bitfield id="PUBRLEN" width="1" begin="30" end="30" resetval="0x0" description="PUB Read Latency Enable: Specifies, if set, that the PUB should use the read latency specified in DDRPHY_DTPR6[PUBRL]. Otherwise, if not set, the PUB read latency is automatically calculated from the mode register settings." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="29" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PUBWL" width="6" begin="13" end="8" resetval="0x5" description="Write Latency: Specifies the write latency that should be used inside the PUB when DDRPHY_DTPR6[PUBWL] is set to 1. Valid values are 1 to 31. If PUBWLEN is not set, then the PUB write latency is automatically calculated from the mode register settings." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PUBRL" width="6" begin="5" end="0" resetval="0x5" description="Read Latency: Specifies the read latency that should be used inside the PUB when DDRPHY_DTPR6[PUBRLEN] is set to 1. Valid values are 1 to 31. If PUBRL is not set, then the PUB read latency is automatically calculated from the mode register settings." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_SCHCR0" acronym="DDRPHY_SCHCR0" offset="0x168" width="32" description="Scheduler Command Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SCHDQV" width="9" begin="24" end="16" resetval="0x0" description="Scheduler Command DQ Value. Specifies the value to be driven on the DQ bus during a mode register set command in per-DRAM addressability mode (DDR4 only). Each bit specifies a value to be driven on all DQ bits for a lane. Bit [0] is for the DQ bits on lane 0, bit [1] is for the DQ bits on lane 1, etc." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SP_CMD" width="4" begin="11" end="8" resetval="0x0" description="Special Command codes: Only applicable when CMD field is set to SPECIAL_COMMAND(4&#8217;b0111) Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="CMD" width="4" begin="7" end="4" resetval="0x0" description="Specifies the Command to be issued. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="SCHTRIG" width="4" begin="3" end="0" resetval="0x0" description="Mode Register Command Trigger: Initialization Trigger: A write of &#8216;1&#8217; to this bit triggers the mode register command FSM to issue commands specified in bits [11:2] of this register. A bit setting of 1 means the step will be executed as part of the sequence, while a setting of &#8216;0&#8217; means the step will be bypassed. The Mod Register Set trigger bit is self-clearing." range="" rwaccess="RW1C"/>
  </register>
  <register id="DDRPHY_SCHCR1" acronym="DDRPHY_SCHCR1" offset="0x16C" width="32" description="Scheduler Command Register 1">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SCADDR" width="20" begin="27" end="8" resetval="0x0" description="Scheduler Command Address Specifies the value to be driven on the address bus." range="" rwaccess="RW"/>
    <bitfield id="SCBG" width="2" begin="7" end="6" resetval="0x0" description="Scheduler Command Bank Group: Specifies the value to be driven on BG[1:0] ." range="" rwaccess="RW"/>
    <bitfield id="SCBK" width="2" begin="5" end="4" resetval="0x0" description="Scheduler Command Bank Address: Specifies the value to be driven on BA[1:0] ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ALLRANK" width="1" begin="2" end="2" resetval="0x0" description="All Ranks enabled: When set the commands issued by the mode register command FSM are set to all ranks." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_MR0_DDR3" acronym="DDRPHY_MR0_DDR3" offset="0x180" width="32" description="DDR3 Mode Register 0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="3" begin="15" end="13" resetval="0x0" description="Reserved.These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="PD" width="1" begin="12" end="12" resetval="0x0" description="Power-Down Control: Controls the exit time for power-down modes. Refer to SDRAM datasheet for details on power-down modes. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="WR" width="3" begin="11" end="9" resetval="0x5" description="Write Recovery: This is the value of the write recovery in clock cycles. It is calculated by dividing the datasheet write recovery time, tWR (ns) by the datasheet clock cycle time, tCK (ns) and rounding up a non-integer value to the next integer. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DR" width="1" begin="8" end="8" resetval="0x0" description="DLL Reset: Writing a 1b1 to this bit will reset the SDRAM DLL. The recommendation is to program this bit to 1b0 at all times." range="" rwaccess="RW"/>
    <bitfield id="TM" width="1" begin="7" end="7" resetval="0x0" description="Operating Mode: Selects either normal operating mode (0) or test mode (1). Test mode is RESERVED for the manufacturer and should not be used." range="" rwaccess="RW"/>
    <bitfield id="CL_6_4" width="3" begin="6" end="4" resetval="0x5" description="CAS Latency: The delay, in clock cycles, between when the SDRAM registers receive a read command to when data is available. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="BT" width="1" begin="3" end="3" resetval="0x0" description="Burst Type: Indicates whether a burst is sequential (0) or interleaved (1)." range="" rwaccess="RW"/>
    <bitfield id="CL_2" width="1" begin="2" end="2" resetval="0x0" description="CAS Latency: The delay, in clock cycles, between when the SDRAM registers receive a read command to when data is available. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="BL" width="2" begin="1" end="0" resetval="0x2" description="Burst Length: Determines the maximum number of column locations that can be accessed during a given read or write command. Valid values are:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR0_DDR4" acronym="DDRPHY_MR0_DDR4" offset="0x180" width="32" description="DDR4 Mode Register 0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="2" begin="15" end="14" resetval="0x0" description="Reserved.These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="WR_13" width="1" begin="13" end="13" resetval="0x0" description="Write Recovery and Read to Precharge" range="" rwaccess="RW"/>
    <bitfield id="CL_12" width="1" begin="12" end="12" resetval="0x0" description="CAS Latency: The delay, in clock cycles, between when the SDRAM registers a read command to when data is available. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="WR_11_9" width="3" begin="11" end="9" resetval="0x5" description="Write Recovery and Read to Precharge: Write Recovery and Read to Precharge. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DR" width="1" begin="8" end="8" resetval="0x0" description="DLL Reset: Writing a 1b1 to this bit will reset the SDRAM DLL. The recommendation is to program this bit to 1b0 at all times." range="" rwaccess="RW"/>
    <bitfield id="TM" width="1" begin="7" end="7" resetval="0x0" description="Operating Mode: Selects either normal operating mode (0) or test mode (1). Test mode is RESERVED for the manufacturer and should not be used." range="" rwaccess="RW"/>
    <bitfield id="CL_6_4" width="3" begin="6" end="4" resetval="0x5" description="CAS Latency: The delay, in clock cycles, between when the SDRAM registers receive a read command to when data is available. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="BT" width="1" begin="3" end="3" resetval="0x0" description="Burst Type: Indicates whether a burst is sequential (0) or interleaved (1)." range="" rwaccess="RW"/>
    <bitfield id="CL_2" width="1" begin="2" end="2" resetval="0x0" description="CAS Latency: The delay, in clock cycles, between when the SDRAM registers receive a read command to when data is available. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="BL" width="2" begin="1" end="0" resetval="0x2" description="Burst Length: Determines the maximum number of column locations that can be accessed during a given read or write command. Valid values are:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR1" acronym="DDRPHY_MR1" offset="0x184" width="32" description="LPDDR4 Mode Register 1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="8" begin="15" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDPST" width="1" begin="7" end="7" resetval="0x0" description="Read Postamble Length" range="" rwaccess="RW"/>
    <bitfield id="NWR" width="3" begin="6" end="4" resetval="0x0" description="Write-recovery for auto-precharge command" range="" rwaccess="RW"/>
    <bitfield id="RDPRE" width="1" begin="3" end="3" resetval="0x0" description="Read Preamble Type" range="" rwaccess="RW"/>
    <bitfield id="WRPRE" width="1" begin="2" end="2" resetval="0x1" description="Write Preamble length" range="" rwaccess="RW"/>
    <bitfield id="BL" width="2" begin="1" end="0" resetval="0x0" description="Burst length:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR1_DDR3" acronym="DDRPHY_MR1_DDR3" offset="0x184" width="32" description="DDR3 Mode Register 1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD_15_13" width="3" begin="15" end="13" resetval="0x0" description="Reserved.These are JEDEC reserved bits for DDR3 and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="QOFF" width="1" begin="12" end="12" resetval="0x0" description="Output Enable/Disable: When 1b0, all outputs function normal; when 1b1 all SDRAM outputs are disabled removing output buffer current. This feature is intended to be used for IDD characterization of read current and should not be used in normal operation." range="" rwaccess="RW"/>
    <bitfield id="TDQS" width="1" begin="11" end="11" resetval="0x0" description="Termination Data Strobe: When enabled (1b1) TDQS provides additional termination resistance outputs that may be useful in some system configurations. Refer to the SDRAM datasheet for details." range="" rwaccess="RW"/>
    <bitfield id="RSVD_10" width="1" begin="10" end="10" resetval="0x0" description="Reserved.This is a JEDEC reserved bit for DDR3 and is recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="RTT_9" width="1" begin="9" end="9" resetval="0x0" description="On Die Termination: Selects the effective resistance for SDRAM on die termination. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RSVD_8" width="1" begin="8" end="8" resetval="0x0" description="Reserved.This is a JEDEC reserved bit for DDR3 and is recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="LEVEL" width="1" begin="7" end="7" resetval="0x0" description="Write Leveling Enable: Enables write-leveling when set." range="" rwaccess="RW"/>
    <bitfield id="RTT_6" width="1" begin="6" end="6" resetval="0x0" description="On Die Termination: Selects the effective resistance for SDRAM on die termination. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DIC_5" width="1" begin="5" end="5" resetval="0x0" description="Output Driver Impedance Control: Controls the output drive strength. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="AL" width="2" begin="4" end="3" resetval="0x0" description="Posted CAS Additive Latency: Setting additive latency that allows read and write commands to be issued to the SDRAM earlier than normal (refer to SDRAM datasheet for details). Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RTT_2" width="1" begin="2" end="2" resetval="0x1" description="On Die Termination: Selects the effective resistance for SDRAM on die termination. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DIC_1" width="1" begin="1" end="1" resetval="0x0" description="Output Driver Impedance Control: Controls the output drive strength. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DE" width="1" begin="0" end="0" resetval="0x0" description="DLL Enable/Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR1_DDR4" acronym="DDRPHY_MR1_DDR4" offset="0x184" width="32" description="DDR4 Mode Register 1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD_15_13" width="3" begin="15" end="13" resetval="0x0" description="Reserved.These are JEDEC reserved bits for DDR4 and is recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="QOFF" width="1" begin="12" end="12" resetval="0x0" description="Output Enable/Disable: When &#8216;0&#8217;, all outputs function normal; when &#8216;1&#8217; all SDRAM outputs are disabled removing output buffer current. This feature is intended to be used for IDD characterization of read current and should not be used in normal operation." range="" rwaccess="RW"/>
    <bitfield id="TDQS" width="1" begin="11" end="11" resetval="0x0" description="Termination Data Strobe: When enabled (&#8216;1&#8217;) TDQS provides additional termination resistance outputs that may be useful in some system configurations. Refer to the SDRAM datasheet for details." range="" rwaccess="RW"/>
    <bitfield id="RTT" width="3" begin="10" end="8" resetval="0x0" description="On Die Termination: Selects the effective resistance for SDRAM on die termination. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="LEVEL" width="1" begin="7" end="7" resetval="0x0" description="Write Leveling Enable: Enables write-leveling when set." range="" rwaccess="RW"/>
    <bitfield id="RSVD_6_5" width="2" begin="6" end="5" resetval="0x0" description="Reserved.These are JEDEC reserved bits for DDR4 and is recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="AL" width="2" begin="4" end="3" resetval="0x0" description="Posted CAS Additive Latency: Setting additive latency that allows read and write commands to be issued to the SDRAM earlier than normal (refer to SDRAM datasheet for details). Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DIC" width="2" begin="2" end="1" resetval="0x2" description="Output Driver Impedance Control: Controls the output drive strength. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DE" width="1" begin="0" end="0" resetval="0x0" description="DLL Enable/Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR2" acronym="DDRPHY_MR2" offset="0x188" width="32" description="LPDDR4 Mode Register 2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="8" begin="15" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WRL" width="1" begin="7" end="7" resetval="0x0" description="Write Leveling" range="" rwaccess="RW"/>
    <bitfield id="WLS" width="1" begin="6" end="6" resetval="0x0" description="Write Latency Set" range="" rwaccess="RW"/>
    <bitfield id="WL" width="3" begin="5" end="3" resetval="0x0" description="WL Set A (MR2 OP[6] = 0b)" range="" rwaccess="RW"/>
    <bitfield id="RL" width="3" begin="2" end="0" resetval="0x0" description="RL and nRTP for DBI-RD Disabled (MR3 OP[6] =0b)" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR2_DDR3" acronym="DDRPHY_MR2_DDR3" offset="0x188" width="32" description="DDR3 Mode Register 2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD_15_13" width="5" begin="15" end="11" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="RTTWR" width="2" begin="10" end="9" resetval="0x0" description="Dynamic ODT: Selects RTT for dynamic ODT. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RSVD_8" width="1" begin="8" end="8" resetval="0x0" description="Reserved.This bit is JEDEC reserved and is recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="SRT" width="1" begin="7" end="7" resetval="0x0" description="Self-Refresh Temperature Range: Selects either normal (&#8216;0&#8217;) or extended (&#8216;1&#8217;) operating temperature range during self-refresh." range="" rwaccess="RW"/>
    <bitfield id="ASR" width="1" begin="6" end="6" resetval="0x0" description="Auto Self-Refresh: When enabled (&#8216;1&#8217;), SDRAM automatically provides self-refresh power management functions for all supported operating temperature values. Otherwise the SRT bit must be programmed to indicate the temperature range." range="" rwaccess="RW"/>
    <bitfield id="CWL" width="3" begin="5" end="3" resetval="0x0" description="CAS Write Latency: The delay, in clock cycles, between when the SDRAM registers receive a write command to when write data is available. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="PASR" width="3" begin="2" end="0" resetval="0x0" description="Partial Array Self Refresh: Specifies that data located in areas of the array beyond the specified location will be lost if self refresh is entered. Valid settings for 4 banks are:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR2_DDR4" acronym="DDRPHY_MR2_DDR4" offset="0x188" width="32" description="DDR4 Mode Register 2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD_15_14" width="2" begin="15" end="14" resetval="0x0" description="Reserved.This bit is JEDEC reserved and is recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="TRR" width="1" begin="13" end="13" resetval="0x0" description="TRR Mode setting:" range="" rwaccess="RW"/>
    <bitfield id="WRCRC" width="1" begin="12" end="12" resetval="0x0" description="Write CRC. When &#8216;`1&#8217;, CRC is enabled for write operation." range="" rwaccess="RW"/>
    <bitfield id="RTTWR" width="3" begin="11" end="9" resetval="0x0" description="Dynamic ODT: Selects RTT for dynamic ODT. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="TRR_BGN_8" width="1" begin="8" end="8" resetval="0x0" description="Defines the bank group (BGn) to which TRR will be applied" range="" rwaccess="RW"/>
    <bitfield id="LPASR" width="2" begin="7" end="6" resetval="0x0" description="Low Power Array Self Refresh (LP ASR). Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="CWL" width="3" begin="5" end="3" resetval="0x0" description="CAS Write Latency: The delay, in clock cycles, between when the SDRAM registers a write command to when write data is available. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="TRR_BGN_2" width="1" begin="2" end="2" resetval="0x0" description="Defines the bank group (BGn) to which TRR will be applied" range="" rwaccess="RW"/>
    <bitfield id="TRR_BAN" width="2" begin="1" end="0" resetval="0x0" description="Defines which bank (BAn) the target row is located." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR3" acronym="DDRPHY_MR3" offset="0x18C" width="32" description="LPDDR4 Mode Register 3">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DBIWR" width="1" begin="7" end="7" resetval="0x0" description="DBI-write enable" range="" rwaccess="RW"/>
    <bitfield id="DBIRD" width="1" begin="6" end="6" resetval="0x0" description="DBI-read enable" range="" rwaccess="RW"/>
    <bitfield id="PDDS" width="3" begin="5" end="3" resetval="0x6" description="Pull-down drive strength" range="" rwaccess="RW"/>
    <bitfield id="RSVD" width="1" begin="2" end="2" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="WRPST" width="1" begin="1" end="1" resetval="0x0" description="Write Post-amble Length" range="" rwaccess="RW"/>
    <bitfield id="PUCAL" width="1" begin="0" end="0" resetval="0x1" description="Pull-up calibration point" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR3_DDR3" acronym="DDRPHY_MR3_DDR3" offset="0x18C" width="32" description="DDR3 Mode Register 3">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="13" begin="15" end="3" resetval="0x6" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="MPR" width="1" begin="2" end="2" resetval="0x0" description="Multi-Purpose Register Enable: Enables, if set, that read data should come from the Multi-Purpose Register. Otherwise read data come from the DRAM array." range="" rwaccess="RW"/>
    <bitfield id="MPRLOC" width="2" begin="1" end="0" resetval="0x1" description="Multi-Purpose Register (MPR) Location: Selects MPR data location: Valid value are:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR3_DDR4" acronym="DDRPHY_MR3_DDR4" offset="0x18C" width="32" description="DDR4 Mode Register 3">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="3" begin="15" end="13" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="MPRRF" width="2" begin="12" end="11" resetval="0x0" description="Multi-Purpose Register Read Format Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="WCL" width="2" begin="10" end="9" resetval="0x0" description="Write Command Latency when CRC and DM are enabled. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="FGRM" width="3" begin="8" end="6" resetval="0x0" description="Fine Granularity Refresh Mode. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="TSR" width="1" begin="5" end="5" resetval="0x1" description="Temp sensor readout" range="" rwaccess="RW"/>
    <bitfield id="PDA" width="1" begin="4" end="4" resetval="0x1" description="Per DRAM Addressability: Enables, when set, per DRAM addressability to select a device on a rank." range="" rwaccess="RW"/>
    <bitfield id="GDM" width="1" begin="3" end="3" resetval="0x0" description="Geardown Mode: Specifies the internal clocking rate used for geardown mode:" range="" rwaccess="RW"/>
    <bitfield id="MPRO" width="1" begin="2" end="2" resetval="0x0" description="Multi-Purpose Operation: Enables, if set, normal MPR operation. Otherwise MPR operation is to write or read data to/from the MPR." range="" rwaccess="RW"/>
    <bitfield id="MPRPSEL" width="2" begin="1" end="0" resetval="0x1" description="Multi-Purpose Register (MPR) Page Selection: Selects MPR data location: Valid value are:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR4" acronym="DDRPHY_MR4" offset="0x190" width="32" description="LPDDR4 Mode Register 4">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="8" begin="7" end="0" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR4_DDR3" acronym="DDRPHY_MR4_DDR3" offset="0x190" width="32" description="DDR3 Mode Register 4">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR4_DDR4" acronym="DDRPHY_MR4_DDR4" offset="0x190" width="32" description="DDR4 Mode Register 4">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD_15_13" width="3" begin="15" end="13" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="WRP" width="1" begin="12" end="12" resetval="0x0" description="Write Preamble. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RDP" width="1" begin="11" end="11" resetval="0x0" description="Read Preamble" range="" rwaccess="RW"/>
    <bitfield id="RPTM" width="1" begin="10" end="10" resetval="0x0" description="Read Preamble Training Mode" range="" rwaccess="RW"/>
    <bitfield id="SRA" width="1" begin="9" end="9" resetval="0x0" description="Self Refresh Abord" range="" rwaccess="RW"/>
    <bitfield id="CS2CMDL" width="3" begin="8" end="6" resetval="0x0" description="CS to Command Latency Mode Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RSVD1" width="1" begin="5" end="5" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="IVM" width="1" begin="4" end="4" resetval="0x0" description="Internal Vref Monitor:" range="" rwaccess="RW"/>
    <bitfield id="TCRM" width="1" begin="3" end="3" resetval="0x0" description="Temperature Controlled Refresh Mode" range="" rwaccess="RW"/>
    <bitfield id="TCRR" width="1" begin="2" end="2" resetval="0x0" description="Temperature Controlled Refresh Range" range="" rwaccess="RW"/>
    <bitfield id="MPDM" width="1" begin="1" end="1" resetval="0x0" description="Maximum Power Down Mode" range="" rwaccess="RW"/>
    <bitfield id="RSVD_0" width="1" begin="0" end="0" resetval="0x0" description="This is a JEDEC reserved bit and is recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR5" acronym="DDRPHY_MR5" offset="0x194" width="32" description="LPDDR4 Mode Register 5">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="8" begin="7" end="0" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR5_DDR3" acronym="DDRPHY_MR5_DDR3" offset="0x194" width="32" description="DDR3 Mode Register 5">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x400" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR5_DDR4" acronym="DDRPHY_MR5_DDR4" offset="0x194" width="32" description="DDR4 Mode Register 5">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="3" begin="15" end="13" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="RDBI" width="1" begin="12" end="12" resetval="0x0" description="Read DBI" range="" rwaccess="RW"/>
    <bitfield id="WDBI" width="1" begin="11" end="11" resetval="0x0" description="Write DBI" range="" rwaccess="RW"/>
    <bitfield id="DM" width="1" begin="10" end="10" resetval="0x1" description="Data Mask" range="" rwaccess="RW"/>
    <bitfield id="CAPPE" width="1" begin="9" end="9" resetval="0x0" description="CA parity Persistent Error" range="" rwaccess="RW"/>
    <bitfield id="RTTPARK" width="3" begin="8" end="6" resetval="0x0" description="RTT_PARK Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="ODTIBPD" width="1" begin="5" end="5" resetval="0x0" description="ODT Input Buffer during Power Down mode" range="" rwaccess="RW"/>
    <bitfield id="CAPES" width="1" begin="4" end="4" resetval="0x0" description="C/A Parity Error Status" range="" rwaccess="RW"/>
    <bitfield id="CRCEC" width="1" begin="3" end="3" resetval="0x0" description="CRC Error Clear" range="" rwaccess="RW"/>
    <bitfield id="CAPM" width="3" begin="2" end="0" resetval="0x0" description="C/A Parity Latency Mode Valid values are:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR6" acronym="DDRPHY_MR6" offset="0x198" width="32" description="LPDDR4 Mode Register 6">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="8" begin="7" end="0" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR6_DDR3" acronym="DDRPHY_MR6_DDR3" offset="0x198" width="32" description="DDR3 Mode Register 6">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x400" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR6_DDR4" acronym="DDRPHY_MR6_DDR4" offset="0x198" width="32" description="DDR4 Mode Register 6">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD_15_13" width="3" begin="15" end="13" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="TCCDL" width="3" begin="12" end="10" resetval="0x1" description="CAS_n to CAS_n command delay for same bank group (tCCD_L). Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RSVD_9_8" width="2" begin="9" end="8" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="VDDQTEN" width="1" begin="7" end="7" resetval="0x0" description="VrefDQ Training Enable" range="" rwaccess="RW"/>
    <bitfield id="VDQTRG" width="1" begin="6" end="6" resetval="0x0" description="VrefDQ Training Range" range="" rwaccess="RW"/>
    <bitfield id="VDQTVAL" width="6" begin="5" end="0" resetval="0x0" description="VrefDQ Training Values Refer to the JEDEC spec for more information" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR7" acronym="DDRPHY_MR7" offset="0x19C" width="32" description="LPDDR4 Mode Register 7">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="8" begin="7" end="0" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR7_DDR3" acronym="DDRPHY_MR7_DDR3" offset="0x19C" width="32" description="LPDDR2 Mode Register 7">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR7_DDR4" acronym="DDRPHY_MR7_DDR4" offset="0x19C" width="32" description="DDR4 Mode Register 7">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD_15_0" width="16" begin="15" end="0" resetval="0x0" description="Reserve for future use." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR11" acronym="DDRPHY_MR11" offset="0x1AC" width="32" description="LPDDR4 Mode Register 11">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD_7" width="1" begin="7" end="7" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="CAODT" width="3" begin="6" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RSVD_3" width="1" begin="3" end="3" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="DQODT" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR11_DDR3" acronym="DDRPHY_MR11_DDR3" offset="0x1AC" width="32" description="DDR3 Mode Register 11">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR11_DDR4" acronym="DDRPHY_MR11_DDR4" offset="0x1AC" width="32" description="DDR4 Mode Register 11">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR12" acronym="DDRPHY_MR12" offset="0x1B0" width="32" description="LPDDR4 Mode Register 12">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="1" begin="7" end="7" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="VR_CA" width="1" begin="6" end="6" resetval="0x1" description="VREF DQ Range select 0b: Range[0] enabled 1b: Range[1] enabled" range="" rwaccess="RW"/>
    <bitfield id="VREF_CA" width="6" begin="5" end="0" resetval="0xD" description="Controls the VREF(ca) levels for Frequency-Set-Point[1:0]. Values from either VR(ca)[0] or VR(ca)[1] may be selected by setting VR-CA appropriately." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR12_DDR3" acronym="DDRPHY_MR12_DDR3" offset="0x1B0" width="32" description="DDR3 Mode Register 12">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x4D" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR12_DDR4" acronym="DDRPHY_MR12_DDR4" offset="0x1B0" width="32" description="DDR4 Mode Register 12">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x4D" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR13" acronym="DDRPHY_MR13" offset="0x1B4" width="32" description="LPDDR4 Mode Register 13">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="FSPOP" width="1" begin="7" end="7" resetval="0x0" description="Frequency Set Point Operation mode" range="" rwaccess="RW"/>
    <bitfield id="FSPWR" width="1" begin="6" end="6" resetval="0x0" description="Frequency Set Point Write enable" range="" rwaccess="RW"/>
    <bitfield id="DMD" width="1" begin="5" end="5" resetval="0x0" description="Data mask disable:" range="" rwaccess="RW"/>
    <bitfield id="RRO" width="1" begin="4" end="4" resetval="0x0" description="Refresh Rate Option" range="" rwaccess="RW"/>
    <bitfield id="VRCG" width="1" begin="3" end="3" resetval="0x1" description="Vref current generator:" range="" rwaccess="RW"/>
    <bitfield id="VRO" width="1" begin="2" end="2" resetval="0x0" description="Vref Output:" range="" rwaccess="RW"/>
    <bitfield id="RPT" width="1" begin="1" end="1" resetval="0x0" description="Read Preamble Training Mode" range="" rwaccess="RW"/>
    <bitfield id="CBT" width="1" begin="0" end="0" resetval="0x0" description="Command Bus Training:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR13_DDR3" acronym="DDRPHY_MR13_DDR3" offset="0x1B4" width="32" description="DDR3 Mode Register 13">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x8" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR13_DDR4" acronym="DDRPHY_MR13_DDR4" offset="0x1B4" width="32" description="DDR4 Mode Register 13">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x8" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR14" acronym="DDRPHY_MR14" offset="0x1B8" width="32" description="LPDDR4 Mode Register 14">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="1" begin="7" end="7" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="VR_DQ" width="1" begin="6" end="6" resetval="0x1" description="VREF DQ Range select 0b: Range[0] enabled 1b: Range[1] enabled" range="" rwaccess="RW"/>
    <bitfield id="VREF_DQ" width="6" begin="5" end="0" resetval="0xD" description="Controls the VREF(dq) levels for Frequency-Set-Point[1:0]. Values from either VR(dq)[0] or VR(dq)[1] may be selected by setting VR_DQ appropriately." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR14_DDR3" acronym="DDRPHY_MR14_DDR3" offset="0x1B8" width="32" description="DDR3 Mode Register 14">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x4D" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR14_DDR4" acronym="DDRPHY_MR14_DDR4" offset="0x1B8" width="32" description="DDR4 Mode Register 14">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x4D" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR22" acronym="DDRPHY_MR22" offset="0x1D8" width="32" description="LPDDR4 Mode Register 22">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="ODTD_CA" width="1" begin="5" end="5" resetval="0x0" description="CA ODT termination disable" range="" rwaccess="RW"/>
    <bitfield id="ODTE_CS" width="1" begin="4" end="4" resetval="0x0" description="ODT CS override" range="" rwaccess="RW"/>
    <bitfield id="ODTE_CK" width="1" begin="3" end="3" resetval="0x0" description="ODT CK override" range="" rwaccess="RW"/>
    <bitfield id="CODT" width="3" begin="2" end="0" resetval="0x0" description="Host ODT value for DRAM Voh calibration" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR22_DDR3" acronym="DDRPHY_MR22_DDR3" offset="0x1D8" width="32" description="DDR3 Mode Register 22">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR22_DDR4" acronym="DDRPHY_MR22_DDR4" offset="0x1D8" width="32" description="DDR4 Mode Register 22">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTCR0" acronym="DDRPHY_DTCR0" offset="0x200" width="32" description="Data Training Configuration Register 0">
    <bitfield id="RFSHDT" width="4" begin="31" end="28" resetval="0x8" description="Refresh During Training: A non-zero value specifies that a burst of refreshes equal to the number specified in this field inserted during training. Refer to the registers DDRPHY_PGCR2[TREFPRD] to define the refresh period. Programming with value of 0 in this register field will not insert any Refresh during training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DTDRS" width="2" begin="25" end="24" resetval="0x0" description="Data Training Debug Rank Select: Selects the rank during training debug mode." range="" rwaccess="RW"/>
    <bitfield id="DTEXG" width="1" begin="23" end="23" resetval="0x0" description="Data Training with Early/Extended Gate: Specifies if set that the DQS gate training should be performed with an early/extended gate as specified in DDRPHY_DX8SLnDQSCTL[DQSGX]. DTEXG=1 is not supported." range="" rwaccess="RW"/>
    <bitfield id="DTEXD" width="1" begin="22" end="22" resetval="0x0" description="Data Training Extended Write DQS: Enables, if set, an extended write DQS whereby two additional pulses of DQS are added as post-amble to a burst of writes. Generally this should only be enabled when running read bit deskew with the intention of performing read eye deskew prior to running write leveling adjustment." range="" rwaccess="RW"/>
    <bitfield id="DTDSTP" width="1" begin="21" end="21" resetval="0x0" description="Data Training Debug Step: A write of &#8216;1&#8217; to this bit steps the data training algorithm through a single step. This bit is self clearing." range="" rwaccess="RW1C"/>
    <bitfield id="DTDEN" width="1" begin="20" end="20" resetval="0x0" description="Data Training Debug Enable: Enables, if set, the data training to run in a single-step debug mode. In this mode, DTDSTP must be repeatedly asserted to step through the data training." range="" rwaccess="RW"/>
    <bitfield id="DTDBS" width="4" begin="19" end="16" resetval="0x0" description="Data Training Debug Byte Select: Selects the byte during data training debug mode." range="" rwaccess="RW"/>
    <bitfield id="DTRDBITR" width="2" begin="15" end="14" resetval="0x2" description="Data Training read DBI deskewing configuration. Configures the data training read bit deskewing algorithm optional RDBI deskew functionality. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DTBDC" width="1" begin="13" end="13" resetval="0x1" description="Data Training Bit Deskew Centering: Enables, if set, eye centering capability during write and read bit deskew training." range="" rwaccess="RW"/>
    <bitfield id="DTWBDDM" width="1" begin="12" end="12" resetval="0x1" description="Data Training Write Bit Deskew Data Mask. If set it enables write bit deskew of the data mask." range="" rwaccess="RW"/>
    <bitfield id="RFSHEN" width="4" begin="11" end="8" resetval="0x1" description="Refreshes Issued During Entry to Training:" range="" rwaccess="RW"/>
    <bitfield id="DTCMPD" width="1" begin="7" end="7" resetval="0x1" description="Data Training Compare Data: Specifies, if set, that DQS gate training should also check if the returning read data is correct. Otherwise data-training only checks if the correct number of DQS edges were returned." range="" rwaccess="RW"/>
    <bitfield id="DTMPR" width="1" begin="6" end="6" resetval="0x1" description="Data Training Using MPR: Specifies, if set, that DQS gate training should use the SDRAM Multi-Purpose Register (MPR) register. Otherwise data-training is performed by first writing to some locations in the SDRAM and then reading them back." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="MPCWEYE" width="1" begin="4" end="4" resetval="0x0" description="WEYE Training using MPC FIFO Commands: This is applicable in LPDDR4 mode. When this bit is set to 1, WEYE training will be performed with MPC FIFO commands instead of normal Writes/Reads" range="" rwaccess="RW"/>
    <bitfield id="DTRPTN" width="4" begin="3" end="0" resetval="0x7" description="Data Training Repeat Number: Repeat number used to confirm stability of DDR write or read. The valid values are 1 to 15." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTCR1" acronym="DDRPHY_DTCR1" offset="0x204" width="32" description="Data Training Configuration Register 1">
    <bitfield id="RANKEN_RSVD" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RANKEN" width="2" begin="17" end="16" resetval="0x3" description="Rank Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DTRANK" width="2" begin="13" end="12" resetval="0x0" description="Data Training Rank: Selects the SDRAM rank to be used during data bit deskew." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDLVLGDIFF" width="3" begin="10" end="8" resetval="0x2" description="Read Leveling Gate Sampling Difference: width of DQS sampling window. Encoded as a fraction of the DDR clock period follows:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDLVLGS" width="3" begin="6" end="4" resetval="0x3" description="Read Leveling Gate Shift: delay reduction to apply to gate after it has been aligned to DQS. Encoded as a fraction of the DDR clock period follows:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDPRMVL_TRN" width="1" begin="2" end="2" resetval="0x1" description="Read Preamble Training enable: engages read preamble training mode in DDR4 DRAM during gate training" range="" rwaccess="RW"/>
    <bitfield id="RDLVLEN" width="1" begin="1" end="1" resetval="0x1" description="Read Leveling Enable: Run a DQS sampling scheme using the gate to align the rising edges of DQS and the gate after which a delay reduction is applied to the gate (see RDLVLGS)." range="" rwaccess="RW"/>
    <bitfield id="BSTEN" width="1" begin="0" end="0" resetval="0x1" description="Basic Gate Training Enable: Runs a trial and error algorithm to progressively evaluate gate positions and narrow down to a working one" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTAR0" acronym="DDRPHY_DTAR0" offset="0x208" width="32" description="Data Training Address Register 0">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="MPRLOC" width="2" begin="29" end="28" resetval="0x0" description="Multi-Purpose Register (MPR) Location: Selects MPR data location to use as a training pattern during gate training. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DTBGBK1" width="4" begin="27" end="24" resetval="0x4" description="Data Training Bank Group and Bank Address: Selects the SDRAM bank group and bank address to be used during data training in DDR4 and LPDDR4 modes only. When in DDR4 mode, DTBGBK1[27:27] specifies the bank group and DTBGBK1[25:24] specifies the bank address. When not in DDR4 mode, DTBGBK1 is not applicable." range="" rwaccess="RW"/>
    <bitfield id="DTBGBK0" width="4" begin="23" end="20" resetval="0x0" description="Data Training Bank Group and Bank Address: Selects the SDRAM bank group and bank address to be used during data training. When in DDR4 mode, DTBGBK0[23:22] specifies the bank group and DTBGBK0[21:20] specifies the bank address. When not in DDR4 or LPDDR4 modes DTBGBK0[22:20] specify the bank address." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DTROW" width="18" begin="17" end="0" resetval="0x0" description="Data Training Row Address: Selects the SDRAM row address to be used during data training." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTAR1" acronym="DDRPHY_DTAR1" offset="0x20C" width="32" description="Data Training Address Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DTCOL1" width="9" begin="24" end="16" resetval="0x1" description="Data Training Column Address: Selects the SDRAM column address to be used during data training. Specified in multiples of 8 such that the address used is {DTCOL1,3&#8217;b000}. For LPDDR4, specified in multiples of 16 such that the address used is (DTCOLn,4'b0000)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DTCOL0" width="9" begin="8" end="0" resetval="0x0" description="Data Training Column Address: Selects the SDRAM column address to be used during data training. Specified in multiples of 8 such that the address used is {DTCOL0,3&#8217;b000}. For LPDDR4, specified in multiples of 16 such that the address used is (DTCOLn,4'b0000)." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTAR2" acronym="DDRPHY_DTAR2" offset="0x210" width="32" description="Data Training Address Register 2">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DTCOL3" width="9" begin="24" end="16" resetval="0x3" description="Data Training Column Address: Selects the SDRAM column address to be used during data training. Specified in multiples of 8 such that the address used is {DTCOL3,3&#8217;b000}. For LPDDR4, specified in multiples of 16 such that the address used is (DTCOLn,4'b0000)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DTCOL2" width="9" begin="8" end="0" resetval="0x2" description="Data Training Column Address: Selects the SDRAM column address to be used during data training. Specified in multiples of 8 such that the address used is {DTCOL2,3&#8217;b000}. For LPDDR4, specified in multiples of 16 such that the address used is (DTCOLn,4'b0000)." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTDR0" acronym="DDRPHY_DTDR0" offset="0x218" width="32" description="Data Training Data Register 0">
    <bitfield id="DTBYTE3" width="8" begin="31" end="24" resetval="0xDD" description="Data Training Data: The fourth beat of data used during non-MPRbased QS gate training (basic algorithm). This same data byte is used for each Byte Lane." range="" rwaccess="RW"/>
    <bitfield id="DTBYTE2" width="8" begin="23" end="16" resetval="0x22" description="Data Training Data: The third beat of data used during non-MPRbased QS gate training (basic algorithm). This same data byte is used for each Byte Lane." range="" rwaccess="RW"/>
    <bitfield id="DTBYTE1" width="8" begin="15" end="8" resetval="0xEE" description="Data Training Data: The second beat of data used during non-MPRbased QS gate training (basic algorithm). This same data byte is used for each Byte Lane." range="" rwaccess="RW"/>
    <bitfield id="DTBYTE0" width="8" begin="7" end="0" resetval="0x11" description="Data Training Data: The first beat of data used during non-MPRbased QS gate training (basic algorithm). This same data byte is used for each Byte Lane." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTDR1" acronym="DDRPHY_DTDR1" offset="0x21C" width="32" description="Data Training Data Register 1">
    <bitfield id="DTBYTE7" width="8" begin="31" end="24" resetval="0x77" description="Data Training Data: The eighth beat of data used during non-MPRbased QS gate training (basic algorithm). This same data byte is used for each Byte Lane." range="" rwaccess="RW"/>
    <bitfield id="DTBYTE6" width="8" begin="23" end="16" resetval="0x88" description="Data Training Data: The seventh beat of data used during non-MPRbased QS gate training (basic algorithm). This same data byte is used for each Byte Lane." range="" rwaccess="RW"/>
    <bitfield id="DTBYTE5" width="8" begin="15" end="8" resetval="0xBB" description="Data Training Data: The sixth beat of data used during non-MPR-based QS gate training (basic algorithm). This same data byte is used for each Byte Lane." range="" rwaccess="RW"/>
    <bitfield id="DTBYTE4" width="8" begin="7" end="0" resetval="0x44" description="Data Training Data: The fifth beat of data used during non-MPR-based QS gate training (basic algorithm). This same data byte is used for each Byte Lane." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTEDR0" acronym="DDRPHY_DTEDR0" offset="0x230" width="32" description="Data Training Eye Data Register 0">
    <bitfield id="WDQBMX" width="8" begin="31" end="24" resetval="0x0" description="This field is the delay that is added to all write dq BDLs during write eye centering to detect the right DQ edges." range="" rwaccess="R"/>
    <bitfield id="WDQBMN" width="6" begin="23" end="18" resetval="0x0" description="This field is the delay that is added to all write dq BDLs during write eye centering to detect the left DQ edges." range="" rwaccess="R"/>
    <bitfield id="WDQLMX" width="9" begin="17" end="9" resetval="0x0" description="Data Training WDQ LCDL Maximum." range="" rwaccess="R"/>
    <bitfield id="WDQLMN" width="9" begin="8" end="0" resetval="0x0" description="Data Training WDQ LCDL Minimum." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DTEDR1" acronym="DDRPHY_DTEDR1" offset="0x234" width="32" description="Data Training Eye Data Register 1">
    <bitfield id="RDQSBMX" width="8" begin="31" end="24" resetval="0x0" description="This field is the delay that is added to all read dq BDLs during read eye centering to detect the right DQ edges that are sampled by RDQS." range="" rwaccess="R"/>
    <bitfield id="RDQSBMN" width="6" begin="23" end="18" resetval="0x0" description="This field is the delay that is added to all read dq BDLs during read eye centering to detect the left DQ edges that are sampled by RDQS." range="" rwaccess="R"/>
    <bitfield id="RDQSLMX" width="9" begin="17" end="9" resetval="0x0" description="Data Training RDQS LCDL Maximum." range="" rwaccess="R"/>
    <bitfield id="RDQSLMN" width="9" begin="8" end="0" resetval="0x0" description="Data Training RDQS LCDL Minimum." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DTEDR2" acronym="DDRPHY_DTEDR2" offset="0x238" width="32" description="Data Training Eye Data Register 2">
    <bitfield id="RDQSNBMX" width="8" begin="31" end="24" resetval="0x0" description="This field is the delay that is added to all read dq BDLs during read eye centering to detect the left DQ edges that are sampled by RDQSN." range="" rwaccess="R"/>
    <bitfield id="RDQSNBMN" width="6" begin="23" end="18" resetval="0x0" description="This field is the delay that is added to all read dq BDLs during read eye centering to detect the left DQ edges that are sampled by RDQSN." range="" rwaccess="R"/>
    <bitfield id="RDQSNLMX" width="9" begin="17" end="9" resetval="0x0" description="Data Training RDQSN LCDL Maximum." range="" rwaccess="R"/>
    <bitfield id="RDQSNLMN" width="9" begin="8" end="0" resetval="0x0" description="Data Training RDQSN LCDL Minimum." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_VTDR" acronym="DDRPHY_VTDR" offset="0x23C" width="32" description="VREF Training Data Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="HVREFMX" width="7" begin="30" end="24" resetval="0x7F" description="Host IOVREF Maximum." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="HVREFMN" width="7" begin="22" end="16" resetval="0x0" description="Host IO VREF Minimum." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DVREFMX" width="6" begin="13" end="8" resetval="0x3F" description="DRAM DQ VREF Maximum." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DVREFMN" width="6" begin="5" end="0" resetval="0x0" description="DRAM DQ VREF Minimum." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_PGCR8" acronym="DDRPHY_PGCR8" offset="0x248" width="32" description="PHY General Configuration Register 8">
    <bitfield id="INC_DQS2DQ_CF" width="4" begin="31" end="28" resetval="0x0" description="Counter Cycles Factor" range="" rwaccess="RW"/>
    <bitfield id="INC_DQS2DQ_CM" width="8" begin="27" end="20" resetval="0x0" description="Counter Cycle Multiplier" range="" rwaccess="RW"/>
    <bitfield id="INC_DQS2DQ_RANKEN_RSVD" width="2" begin="19" end="18" resetval="0x0" description="Rank Enable" range="" rwaccess="R"/>
    <bitfield id="INC_DQS2DQ_RANKEN" width="2" begin="17" end="16" resetval="0x3" description="Rank Enable" range="" rwaccess="RW"/>
    <bitfield id="INC_DQS2DQ_MODE" width="1" begin="15" end="15" resetval="0x0" description="Self Incremental DQS2DQ Training" range="" rwaccess="RW"/>
    <bitfield id="INC_DQS2DQ_EN" width="1" begin="14" end="14" resetval="0x0" description="Incremental DQS2DQ Training: when set the DQS2DQ delay update logic is active and Incremental DQS2DQ training is performed." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="13" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="BSWAPMSB" width="9" begin="8" end="0" resetval="0xAA" description="When a bit is set, it indicates that the corresponding PHY byte lane is connected to MSByte of the LPDDR4 DRAM 16 bit instance it is connected to." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DQSDR0" acronym="DDRPHY_DQSDR0" offset="0x250" width="32" description="DQS Drift Register 0">
    <bitfield id="DFTDLY" width="4" begin="31" end="28" resetval="0x0" description="Number of delay taps by which the DQS gate LCDL will be updated when DQS drift is detected. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DFTZQUP" width="1" begin="27" end="27" resetval="0x0" description="Drift Impedance Update: Specifies if set that the PUB should also update the I/O impedance whenever it requests and get granted the DFI bus from the controller for DQS drift updates. This feature is not supported in this revision of the PUB." range="" rwaccess="RW"/>
    <bitfield id="DFTDDLUP" width="1" begin="26" end="26" resetval="0x0" description="Drift DDL Update: Specifies if set that the PUB should also update DDLs whenever it requests and get granted the DFI bus from the controller for DQS drift updates. This feature is not supported in this revision of the PUB." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="25" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DFTRDSPC" width="2" begin="21" end="20" resetval="0x0" description="Drift Read Spacing. Specifies by how much the reads that are generated by the PUB for drift compensation should be spaced from each when either DDRPHY_DQSDR0[DFTIDLRD] or DDRPHY_DQSDR0[DFTB2BRD] is set to a value greater than 1. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DFTB2BRD" width="4" begin="19" end="16" resetval="0x8" description="Drift Back-to-Back Reads: Specifies the number of reads that the PUB should generate when it is configured to break long continuous back-to-back reads from the controller to allow it to sense drift. This is useful if the PUB is configured not to detect drift on every cycle, i.e. when DFTGPULSE is set to 4b000." range="" rwaccess="RW"/>
    <bitfield id="DFTIDLRD" width="4" begin="15" end="12" resetval="0x8" description="Drift Idle Reads: Specifies the number of reads that the PUB should generate when it is configured to issue periodic reads when there have been no reads from the controller for a programmable number of clock cycles. Valid values are 1 (specified by 4b0001) to 15 (specified by 4b1111)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DFTGPULSE" width="4" begin="7" end="4" resetval="0x0" description="Gate Pulse Enable: Specifies the DDR clocks when the qs_gate signal is 1b0 when the gate is supposed to be open. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DFTUPMODE" width="2" begin="3" end="2" resetval="0x0" description="DQS Drift Update Mode: Specifies the DQS update mode to use. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DFTDTMODE" width="1" begin="1" end="1" resetval="0x0" description="DQS Drift Detection Mode: Specifies the DQS detection mode to use. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DFTDTEN" width="1" begin="0" end="0" resetval="0x0" description="DQS Drift Detection Enable: Indicates when set that the DQS drift monitoring and delay update logic is active. Valid values are:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DQSDR1" acronym="DDRPHY_DQSDR1" offset="0x254" width="32" description="DQS Drift Register 1">
    <bitfield id="DFTUPDACKF" width="3" begin="31" end="29" resetval="0x5" description="Drift DFI Update Request ACK to DQS Drift FSM issuing IDLE Read&#8217;s Cycles Factor: Specifies the multiplication factor for the value specified in DDRPHY_DQSDR1[DFTUPDACKC]. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DFTUPDACKC" width="5" begin="28" end="24" resetval="0x8" description="Drift DFI Update Request ACK to DQS Drift FSM issuing IDLE Read&#8217;s Cycles: Specifies the number wait of clock cycles from Drift DFI Update request ACK to Drift FSM issuing IDLE Reads . The value specified in this field is multiplied by a factor specified in DDRPHY_DQSDR1[DFTUPDACKF]. Specifying a value of 0 disables the thw wait cycles." range="" rwaccess="RW"/>
    <bitfield id="DFTRDB2BF" width="4" begin="23" end="20" resetval="0x0" description="Drift Back-to-Back Read Cycles Factor: Specifies the multiplication factor for the value specified in DQSDR.DFTRDB2BC. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DFTRDIDLF" width="4" begin="19" end="16" resetval="0x0" description="Drift Idle Read Cycles Factor: Specifies the multiplication factor for the value specified in DQSDR.DFTRDIDLC. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DFTRDB2BC" width="8" begin="15" end="8" resetval="0x0" description="Drift Back-to-Back Read Cycles: Specifies the number of continuous back-to-back read clock cycles from the controller after which the PUB should interrupt the controller so that it can update drift. This is useful if the PUB is configured not to detect drift on every cycle, i.e. when DFTGPULSE is set to 4&#8217;b000. The value specified in this field is multiplied by a factor specified in DDRPHY_DQSDR1[DFTRDB2BF]. Specifying a value of 0 disables the PUB from interrupting controller back-to-back reads." range="" rwaccess="RW"/>
    <bitfield id="DFTRDIDLC" width="8" begin="7" end="0" resetval="0x0" description="Drift Idle Read Cycles: Specifies the number of clock cycles after which the PUB should generate reads when there have been no reads from the controller. The value specified in this field is multiplied by a factor specified in DDRPHY_DQSDR1[DFTRDIDLF]. Specifying a value of 0 disables the PUB from issuing these reads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DQSDR2" acronym="DDRPHY_DQSDR2" offset="0x258" width="32" description="DQS Drift Register 2">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DFTTHRSH" width="8" begin="23" end="16" resetval="0x0" description="Drift Threshold: Specifies the minimum number of DQS drift detections in one direction in order to declare it as a valid DQS drift. Any drift in the opposite direction before hitting this threshold will reset the detection counter." range="" rwaccess="RW"/>
    <bitfield id="DFTMNTPRD" width="16" begin="15" end="0" resetval="0x0" description="Drift Monitor Period: Specifies the minimum number of clock cycles between two drift monitor events. This field controls how often the drift status from the DATX8 is sampled by the PUB and used to compensate the drift. Note that this field only controls the minimum period of drift monitoring/compensation. The maximum period will depend on how often the reads are sent to the DRAM using either the controller or the PUB (using the DDRPHY_DQSDR0[DFTIDLRD] or DDRPHY_DQSDR0[DFTB2BRD] files). All values are valid and indicate that drift should be monitored every (DFTMNTPRD+1) CTL clocks." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_BISTRR" acronym="DDRPHY_BISTRR" offset="0x400" width="32" description="BIST Run Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="BPRBST" width="1" begin="29" end="29" resetval="0x0" description="PRBS Type. Determines the type of PRBS pattern used when BDXDPAT/BACDPAT is 2&#8217;b10." range="" rwaccess="RW"/>
    <bitfield id="BSOMA" width="1" begin="28" end="28" resetval="0x0" description="BIST Stop On Maximum Address. In infinite mode (BINF == 0x1), terminate the BIST operation once the address has incremented up to the maximum specified (BISTARn registers)." range="" rwaccess="RW"/>
    <bitfield id="BACDPAT" width="2" begin="27" end="26" resetval="0x0" description="BIST AC Data Pattern: Selects the data pattern used during BIST AC loopback. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="BCCSEL" width="1" begin="25" end="25" resetval="0x0" description="BIST Clock Cycle Select: Selects the clock numbers on which the AC loopback data is written into the FIFO. Data is written into the loopback FIFO every two clock cycles. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="BCKSEL" width="2" begin="24" end="23" resetval="0x0" description="BIST CK Select: Selects the CK that should be used to register the AC loopback signals from the I/Os. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="BDXSEL" width="4" begin="22" end="19" resetval="0xF" description="BIST DATX8 Select: Select the byte lane for comparison of loopback/read data. When programmed value is larger than (pNO_OF_BYTES -1) all byte lanes are compared together; otherwise a single byte lane is used for comparison. When all bytes are selected, the status of bit error counters (DDRPHY_BISTBER2, DDRPHY_BISTBER3) and fail word (DDRPHY_BISTFWR2, DDRPHY_BISTFWR1[DMWEBS]) should be ignored." range="" rwaccess="RW"/>
    <bitfield id="BDXDPAT" width="2" begin="18" end="17" resetval="0x0" description="BIST DxData Pattern: Selects the data pattern used during BIST Dx.Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="BDMEN" width="1" begin="16" end="16" resetval="0x0" description="BIST Data Mask Enable: Enables if set that the data mask BIST should be included in the BIST run, i.e. data pattern generated and loopback data compared - valid for loopback mode where write DBI (DDR4/LPDDR4 only) is not enabled. BIST DBI Enable: If DDR4 Write DBI is enabled (MR5[WDBI]) and DDRPHY_DX8SLnDXCTL2[WDBI] is set to 1, set BDMEN to 1 to invert data as appropriate and generate the corresponding DBI; set to 0 to drive out the original un-inverted data pattern (DBI will be driven high throughout in DDR4 and 0 in LPDDR4)." range="" rwaccess="RW"/>
    <bitfield id="BACEN" width="1" begin="15" end="15" resetval="0x0" description="BIST AC Enable: Enables the running of BIST on the address/command lane PHY." range="" rwaccess="RW"/>
    <bitfield id="BDXEN" width="1" begin="14" end="14" resetval="0x0" description="BIST DATX8 Enable: Enables the running of BIST on the data byte lane PHYs." range="" rwaccess="RW"/>
    <bitfield id="BSONF" width="1" begin="13" end="13" resetval="0x0" description="BIST Stop On Nth Fail: Specifies if set that the BIST should stop when an nth data word or address/command comparison error has been encountered." range="" rwaccess="RW"/>
    <bitfield id="NFAIL" width="8" begin="12" end="5" resetval="0x0" description="Number of Failures: Specifies the number of failures after which the execution of commands and the capture of read data should stop if BSONF bit of this register is set. Execution of commands and the capture of read data will stop after (NFAIL+1) failures if BSONF is set." range="" rwaccess="RW"/>
    <bitfield id="BINF" width="1" begin="4" end="4" resetval="0x0" description="BIST Infinite Run: Specifies if set that the BIST should be run indefinitely until when it is either stopped or a failure has been encountered or if BSOMA is set to 0x1 when the maximum address is reached." range="" rwaccess="RW"/>
    <bitfield id="BMODE" width="1" begin="3" end="3" resetval="0x0" description="BIST Mode: Selects the mode in which BIST is run. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="BINST" width="3" begin="2" end="0" resetval="0x0" description="BIST Instruction: Selects the BIST instruction to be executed Valid values are:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_BISTWCR" acronym="DDRPHY_BISTWCR" offset="0x404" width="32" description="BIST Word Count Register">
    <bitfield id="BACWCNT" width="16" begin="31" end="16" resetval="0x20" description="BIST AC Word Count: Indicates the number of words to generate during BIST." range="" rwaccess="RW"/>
    <bitfield id="BDXWCNT" width="16" begin="15" end="0" resetval="0x20" description="BIST Word Count for DX: Indicates the number of words to generate during BIST. This must be a multiple of DRAM burst length (BL) divided by 2, e.g. for BL=8, valid values are 4, 8, 12, 16, and so on." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_BISTMSKR0" acronym="DDRPHY_BISTMSKR0" offset="0x408" width="32" description="BIST Mask Register 0">
    <bitfield id="CSMSK_RSVD" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="CSMSK" width="2" begin="21" end="20" resetval="0x0" description="Mask bit for each of the up to 12 CS_N bits." range="" rwaccess="RW"/>
    <bitfield id="ACTMSK" width="1" begin="19" end="19" resetval="0x0" description="Mask bit for the RAS" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="AMSK" width="18" begin="17" end="0" resetval="0x0" description="Mask bit for each of the up to 16 address bits." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_BISTMSKR1" acronym="DDRPHY_BISTMSKR1" offset="0x40C" width="32" description="BIST Mask Register 1">
    <bitfield id="DMMSK" width="4" begin="31" end="28" resetval="0x0" description="Mask bit for the data mask (DM) bit." range="" rwaccess="RW"/>
    <bitfield id="PARINMSK" width="1" begin="27" end="27" resetval="0x0" description="Mask bit for the PAR_IN. Only for DIMM parity support." range="" rwaccess="RW"/>
    <bitfield id="CIDMSK_RSVD" width="2" begin="26" end="25" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="CIDMSK" width="1" begin="24" end="24" resetval="0x0" description="Mask bits for each of the up to 3 Chip ID bits." range="" rwaccess="RW"/>
    <bitfield id="ODTMSK_RSVD" width="6" begin="23" end="18" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ODTMSK" width="2" begin="17" end="16" resetval="0x0" description="Mask bit for each of the up to 8 ODT bits." range="" rwaccess="RW"/>
    <bitfield id="CKEMSK_RSVD" width="6" begin="15" end="10" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="CKEMSK" width="2" begin="9" end="8" resetval="0x0" description="Mask bit for each of the up to 8 CKE bits." range="" rwaccess="RW"/>
    <bitfield id="BAMSK" width="4" begin="7" end="4" resetval="0x0" description="Mask bit for each of the up to 4 bank address bits." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTMSKR2" acronym="DDRPHY_BISTMSKR2" offset="0x410" width="32" description="BIST Mask Register 2">
    <bitfield id="DQMSK" width="32" begin="31" end="0" resetval="0x0" description="DQMSK[7:0] is beat0/4 for each of the 8 DQ bits DQMSK[15:8] is beat1/5 for each of the 8 DQ bits DQMSK[23:16] is beat2/6 for each of the 8 DQ bits DQMSK[31:24] is beat3/7 for each of the 8 DQ bits" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_BISTLSR" acronym="DDRPHY_BISTLSR" offset="0x414" width="32" description="BIST LFSR Seed Register">
    <bitfield id="SEED" width="32" begin="31" end="0" resetval="0x1234ABCD" description="LFSR seed for pseudo-random BIST patterns." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_BISTAR0" acronym="DDRPHY_BISTAR0" offset="0x418" width="32" description="BIST Address Register 0">
    <bitfield id="BBANK" width="4" begin="31" end="28" resetval="0x0" description="BIST Bank Address: Selects the SDRAM bank address to be used during BIST." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="27" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="BCOL" width="12" begin="11" end="0" resetval="0x0" description="BIST Column Address: Selects the SDRAM column address to be used during BIST. The lower bits of this address must be &#8220;0000&#8221; for BL16, &#8220;000&#8221; for BL8, &#8220;00&#8221; for BL4 and &#8220;0&#8221; for BL2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_BISTAR1" acronym="DDRPHY_BISTAR1" offset="0x41C" width="32" description="BIST Address Register 1">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="BMRANK" width="4" begin="19" end="16" resetval="0xF" description="BIST Maximum Rank: Specifies the maximum SDRAM rank to be used during BIST. The default value is set to maximum ranks minus 1. Example default shown here is for a 16-rank system" range="" rwaccess="RW"/>
    <bitfield id="BAINC" width="12" begin="15" end="4" resetval="0x0" description="BIST Address Increment: Selects the value by which the SDRAM address is incremented for each write/read access. This value must be at the beginning of a burst boundary, i.e. the lower bits must be &#8220;0000&#8221; for BL16, &#8220;000&#8221; for BL8, &#8220;00&#8221; for BL4 and &#8220;0&#8221; for BL2." range="" rwaccess="RW"/>
    <bitfield id="BRANK" width="4" begin="3" end="0" resetval="0x0" description="BIST Rank: Selects the SDRAM rank to be used during BIST. Valid values range from 0 to maximum ranks minus 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_BISTAR2" acronym="DDRPHY_BISTAR2" offset="0x420" width="32" description="BIST Address Register 2">
    <bitfield id="BMBANK" width="4" begin="31" end="28" resetval="0xF" description="BIST Maximum Bank Address: Specifies the maximum SDRAM bank address to be used during BIST before the address increments to the next rank." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="27" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="BMCOL" width="12" begin="11" end="0" resetval="0xFFF" description="BIST Maximum Column Address: Specifies the maximum SDRAM column address to be used during BIST before the address increments to the next row." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_BISTAR3" acronym="DDRPHY_BISTAR3" offset="0x424" width="32" description="BIST Address Register 3">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="BROW" width="18" begin="17" end="0" resetval="0x0" description="BIST Row Address: Selects the SDRAM row address to be used during BIST." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_BISTAR4" acronym="DDRPHY_BISTAR4" offset="0x428" width="32" description="BIST Address Register 4">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="BMROW" width="18" begin="17" end="0" resetval="0x0003FFFF" description="BIST Maximum Row Address: Specifies the maximum SDRAM row address to be used during BIST before the address increments to the next bank." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_BISTUDPR" acronym="DDRPHY_BISTUDPR" offset="0x42C" width="32" description="BIST User Data Pattern Register">
    <bitfield id="BUDP1" width="16" begin="31" end="16" resetval="0xFFFF" description="BIST User Data Pattern 1:" range="" rwaccess="RW"/>
    <bitfield id="BUDP0" width="16" begin="15" end="0" resetval="0x0" description="BIST User Data Pattern 0:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_BISTGSR" acronym="DDRPHY_BISTGSR" offset="0x430" width="32" description="BIST General Status Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RASBER" width="2" begin="29" end="28" resetval="0x0" description="RAS_n/ACT_n Bit Error: Indicates the number of bit errors on RAS/ACT_n" range="" rwaccess="R"/>
    <bitfield id="DMBER" width="8" begin="27" end="20" resetval="0x0" description="DM Bit Error: Indicates the number of bit errors on data mask (DM) bit. DMBER[1:0] are for even DQS cycles first DM beat, and DMBER[3:2] are for even DQS cycles second DM beat. Similarly, DMBER[5:4] are for odd DQS cycles first DM beat, and DMBER[7:6] are for odd DQS cycles second DM beat." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="19" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="BDXERR" width="9" begin="10" end="2" resetval="0x0" description="BIST Data Error: indicates if set that there is a data comparison error in the byte lane. There can be single or multiple byte lanes with error, depending upon DDRPHY_BISTRR[BDXSEL] setting." range="" rwaccess="R"/>
    <bitfield id="BACERR" width="1" begin="1" end="1" resetval="0x0" description="BIST Address/Command Error: indicates if set that there is a data comparison error in the address/command lane." range="" rwaccess="R"/>
    <bitfield id="BDONE" width="1" begin="0" end="0" resetval="0x0" description="BIST Done: Indicates if set that the BIST has finished executing. This bit is reset to zero when BIST is triggered." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTWER0" acronym="DDRPHY_BISTWER0" offset="0x434" width="32" description="BIST Word Error Register 0">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ACWER" width="18" begin="17" end="0" resetval="0x0" description="Address/Command Word Error: Indicates the number of word errors on the address/command lane. An error on any bit of the address/command bus increments the error count." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTWER1" acronym="DDRPHY_BISTWER1" offset="0x438" width="32" description="BIST Word Error Register 1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DXWER" width="16" begin="15" end="0" resetval="0x0" description="Byte Word Error: Indicates the number of word errors on the byte lane. An error on any bit of the data bus including the data mask bit increments the error count." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTBER0" acronym="DDRPHY_BISTBER0" offset="0x43C" width="32" description="BIST Bit Error Register 0">
    <bitfield id="ABER" width="32" begin="31" end="0" resetval="0x0" description="Address Bit Error: Each group of two bits indicate the bit error count on each of the up to 16 address bits. [1:0] is the error count for A[0], [3:2] for A[1], and so on." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTBER1" acronym="DDRPHY_BISTBER1" offset="0x440" width="32" description="BIST Bit Error Register 1">
    <bitfield id="CSBER_RSVD" width="20" begin="31" end="12" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="CSBER" width="4" begin="11" end="8" resetval="0x0" description="CS_N Bit Error." range="" rwaccess="R"/>
    <bitfield id="BABER" width="8" begin="7" end="0" resetval="0x0" description="Bank Address Bit Error: Each group of two bits indicate the bit error count on each of the up to 4 bank address bits. [1:0] is the error count for BA[0], [3:2] for BA[1], and so on." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTBER2" acronym="DDRPHY_BISTBER2" offset="0x444" width="32" description="BIST Bit Error Register 2">
    <bitfield id="DQBER0" width="32" begin="31" end="0" resetval="0x0" description="Data Bit Error: The error count for even DQS cycles. The first 16 bits indicate the error count for the first data beat (i.e. the data driven out on DQ[7:0] on the rising edge of DQS). The second 16 bits indicate the error on the second data beat (i.e. the error count of the data driven out on DQ[7:0] on the falling edge of DQS). For each of the 16bit group, the first 2 bits are for DQ[0], the second for DQ[1], and so on." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTBER3" acronym="DDRPHY_BISTBER3" offset="0x448" width="32" description="BIST Bit Error Register 3">
    <bitfield id="DQBER1" width="32" begin="31" end="0" resetval="0x0" description="Data Bit Error: The error count for odd DQS cycles. The first 16 bits indicate the error count for the first data beat (i.e. the data driven out on DQ[7:0] on the rising edge of DQS). The second 16 bits indicate the error on the second data beat (i.e. the error count of the data driven out on DQ[7:0] on the falling edge of DQS). For each of the 16bit group, the first 2 bits are for DQ[0], the second for DQ[1], and so on." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTBER4" acronym="DDRPHY_BISTBER4" offset="0x44C" width="32" description="BIST Bit Error Register 4">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CIDBER_RSVD" width="4" begin="13" end="10" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="CIDBER" width="2" begin="9" end="8" resetval="0x0" description="Chip ID Bit Error." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ABER" width="4" begin="3" end="0" resetval="0x0" description="Address Bit Error: Each group of two bits indicate the bit error count on each of the 2 most-significant address bits. [1:0] is the error count for A[16] and [3:2] for A[17]." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTWCSR" acronym="DDRPHY_BISTWCSR" offset="0x450" width="32" description="BIST Word Count Status Register">
    <bitfield id="DXWCNT" width="16" begin="31" end="16" resetval="0x0" description="Byte Word Count: Indicates the number of words received from the byte lane." range="" rwaccess="R"/>
    <bitfield id="ACWCNT" width="16" begin="15" end="0" resetval="0x0" description="Address/Command Word Count: Indicates the number of words received from the address/command lane." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTFWR0" acronym="DDRPHY_BISTFWR0" offset="0x454" width="32" description="BIST Fail Word Register 0">
    <bitfield id="CSWEBS_RSVD" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="CSWEBS" width="2" begin="21" end="20" resetval="0x0" description="Bit status during a word error for each of the up to 12 CS# bits." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ACTWEBS" width="1" begin="18" end="18" resetval="0x0" description="Bit status during a word error for the RAS." range="" rwaccess="R"/>
    <bitfield id="AWEBS" width="18" begin="17" end="0" resetval="0x0" description="Bit status during a word error for each of the up to 16 address bits." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTFWR1" acronym="DDRPHY_BISTFWR1" offset="0x458" width="32" description="BIST Fail Word Register 1">
    <bitfield id="DMWEBS" width="4" begin="31" end="28" resetval="0x0" description="Bit status during a word error for the data mask (DM) bit. DMWEBS [0] is for the first DM beat, DMWEBS [1] is for the second DM beat, and so on." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CIDWEBS_RSVD" width="2" begin="22" end="21" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="CIDWEBS" width="1" begin="20" end="20" resetval="0x0" description="Bit status during a word error for each of the up to 3 chip ID bits." range="" rwaccess="R"/>
    <bitfield id="BAWEBS" width="4" begin="19" end="16" resetval="0x0" description="Bit status during a word error for each of the up to 3 bank address bits." range="" rwaccess="R"/>
    <bitfield id="ODTWEBS_RSVD" width="6" begin="15" end="10" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ODTWEBS" width="2" begin="9" end="8" resetval="0x0" description="Bit status during a word error for each of the up to 8 ODT bits." range="" rwaccess="R"/>
    <bitfield id="CKEWEBS_RSVD" width="6" begin="7" end="2" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="CKEWEBS" width="2" begin="1" end="0" resetval="0x0" description="Bit status during a word error for each of the up to 8 CKE bits." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTFWR2" acronym="DDRPHY_BISTFWR2" offset="0x45C" width="32" description="BIST Fail Word Register 2">
    <bitfield id="DQWEBS" width="32" begin="31" end="0" resetval="0x0" description="Bit status during a word error for each of the 8 data (DQ) bits. The first 8 bits indicate the status of the first data beat (i.e. the status of the data driven out on DQ[7:0] on the rising edge of DQS). The second 8 bits indicate the status of the second data beat (i.e. the status of the data driven out on DQ[7:0] on the falling edge of DQS), and so on. For each of the 8-bit group, the first bit is for DQ[0], the second bit is for DQ[1], and so on." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTBER5" acronym="DDRPHY_BISTBER5" offset="0x460" width="32" description="BIST Bit Error Register 5">
    <bitfield id="ODTBER_RSVD" width="12" begin="31" end="20" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ODTBER" width="4" begin="19" end="16" resetval="0x0" description="ODT Bit Error." range="" rwaccess="R"/>
    <bitfield id="CKEBER_RSVD" width="12" begin="15" end="4" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="CKEBER" width="4" begin="3" end="0" resetval="0x0" description="CKE Bit Error." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_RANKIDR" acronym="DDRPHY_RANKIDR" offset="0x4DC" width="32" description="Rank ID Register">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RANKRID" width="4" begin="19" end="16" resetval="0x0" description="Rank Read ID: Selects one of the up to 4 rank registers that should be read during a configuration register access. Valid values are" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RANKWID" width="4" begin="3" end="0" resetval="0x0" description="Rank Write ID: Selects one of the up to 4 rank registers that should be written during a configuration register access. Valid values are" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_RIOCR0" acronym="DDRPHY_RIOCR0" offset="0x4E0" width="32" description="Rank I/O Configuration Register 0">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_RIOCR1" acronym="DDRPHY_RIOCR1" offset="0x4E4" width="32" description="Rank I/O Configuration Register 1">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_RIOCR2" acronym="DDRPHY_RIOCR2" offset="0x4E8" width="32" description="Rank I/O Configuration Register 2">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="COEMODE_RSVD" width="4" begin="29" end="26" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="COEMODE" width="2" begin="25" end="24" resetval="0x0" description="SDRAM C Output Enable (OE) Mode Selection." range="" rwaccess="RW"/>
    <bitfield id="CSOEMODE_RSVD" width="20" begin="23" end="4" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="CSOEMODE" width="4" begin="3" end="0" resetval="0x0" description="SDRAM CS_n Output Enable (OE) Mode Selection." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_RIOCR3" acronym="DDRPHY_RIOCR3" offset="0x4EC" width="32" description="Rank I/O Configuration Register 3">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_RIOCR4" acronym="DDRPHY_RIOCR4" offset="0x4F0" width="32" description="Rank I/O Configuration Register 4">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKEOEMODE_RSVD" width="12" begin="15" end="4" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="CKEOEMODE" width="4" begin="3" end="0" resetval="0x5" description="SDRAM CKE Output Enable (OE) Mode Selection." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_RIOCR5" acronym="DDRPHY_RIOCR5" offset="0x4F4" width="32" description="Rank I/O Configuration Register 5">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ODTOEMODE_RSVD" width="12" begin="15" end="4" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ODTOEMODE" width="4" begin="3" end="0" resetval="0x5" description="SDRAM On-die Termination Output Enable (OE) Mode Selection." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACIOCR0" acronym="DDRPHY_ACIOCR0" offset="0x500" width="32" description="AC I/O Configuration Register 0">
    <bitfield id="ACSR" width="2" begin="31" end="30" resetval="0x0" description="Address/Command Slew Rate: Selects slew rate of the I/O for all address and command pins." range="" rwaccess="RW"/>
    <bitfield id="RSTIOM" width="1" begin="29" end="29" resetval="0x1" description="SDRAM Reset I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for SDRAM Reset." range="" rwaccess="RW"/>
    <bitfield id="RSTPDR" width="1" begin="28" end="28" resetval="0x1" description="SDRAM Reset Power Down Receiver: Powers down, when set, the input receiver on the I/O for SDRAM RST# pin." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSTODT" width="1" begin="26" end="26" resetval="0x0" description="SDRAM Reset On-Die Termination: Enables, when set, the on-die termination on the I/O for SDRAM RST# pin." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="25" end="24" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ESR" width="8" begin="23" end="16" resetval="0x7" description="Decoupling Capacitance ESR Control in D5M I/O ring." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ACPNUMSEL" width="2" begin="11" end="10" resetval="0x0" description="Address/Command custom pin mapping configuration" range="" rwaccess="RW"/>
    <bitfield id="CKDCC" width="4" begin="9" end="6" resetval="0x0" description="CK Duty Cycle Correction" range="" rwaccess="RW"/>
    <bitfield id="ACPDRMODE" width="2" begin="5" end="4" resetval="0x0" description="AC Power Down Receiver mode for AC CK, CK_N" range="" rwaccess="RW"/>
    <bitfield id="ACODTMODE" width="2" begin="3" end="2" resetval="0x0" description="Address/Command On-Die mode for AC, CK, CK_N" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ACRANKCLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Control delayed or non-delayed clock to CS_N/ODT/CKE AC slices. This bit is used in LPDDR4 CBT." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACIOCR1" acronym="DDRPHY_ACIOCR1" offset="0x504" width="32" description="AC I/O Configuration Register 1">
    <bitfield id="AOEMODE" width="32" begin="31" end="0" resetval="0x0" description="SDRAM Address OE Mode Selection. Bits [1:0] for A[0], bits [3:2] for A[1] &#8230; bits [31:30] for A[15] Valid values are:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACIOCR2" acronym="DDRPHY_ACIOCR2" offset="0x508" width="32" description="AC I/O Configuration Register 2">
    <bitfield id="CLKGENCLKGATE" width="1" begin="31" end="31" resetval="0x0" description="Clock Generator and Control Clock Gate: When set to 1, this signal will gate (stop) the clocks to all registers inside the clock generator block and the Control block." range="" rwaccess="RW"/>
    <bitfield id="ACOECLKGATE0" width="1" begin="30" end="30" resetval="0x0" description="I/O Output Enable Clock Gate for AC Macro 0:" range="" rwaccess="RW"/>
    <bitfield id="ACPDRCLKGATE0" width="1" begin="29" end="29" resetval="0x0" description="I/O Power-Down Receiver Clock Gate fro AC Macro 0:" range="" rwaccess="RW"/>
    <bitfield id="ACTECLKGATE0" width="1" begin="28" end="28" resetval="0x0" description="I/O Terminate Enable Clock Gate for AC Macro 0:" range="" rwaccess="RW"/>
    <bitfield id="CKNCLKGATE0" width="2" begin="27" end="26" resetval="0x0" description="CK# Clock Gate for AC Macro 0:" range="" rwaccess="RW"/>
    <bitfield id="CKCLKGATE0" width="2" begin="25" end="24" resetval="0x0" description="CK Clock Gate for AC Macro 0:" range="" rwaccess="RW"/>
    <bitfield id="ACCLKGATE0" width="24" begin="23" end="0" resetval="0x0" description="Address/Command Clock Gate for AC Macro 0:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACIOCR3" acronym="DDRPHY_ACIOCR3" offset="0x50C" width="32" description="AC I/O Configuration Register 3">
    <bitfield id="PAROEMODE" width="2" begin="31" end="30" resetval="0x0" description="SDRAM Parity Output Enable (OE) Mode Selection" range="" rwaccess="RW"/>
    <bitfield id="BGOEMODE" width="4" begin="29" end="26" resetval="0x0" description="SDRAM Bank Group Output Enable (OE) Mode Selection. Bits [1:0] for BG[0], bits [3:2] for BG[1]. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="BAOEMODE" width="4" begin="25" end="22" resetval="0x0" description="SDRAM Bank Address Output Enable (OE) Mode Selection. Bits [1:0] for BA[0], bits [3:2] for BA[1]. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="A17OEMODE" width="2" begin="21" end="20" resetval="0x0" description="SDRAM A[17] Output Enable (OE) Mode Selection. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="A16OEMODE" width="2" begin="19" end="18" resetval="0x0" description="SDRAM A[16] / RAS_n Output Enable (OE) Mode Selection. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="ACTOEMODE" width="2" begin="17" end="16" resetval="0x0" description="SDRAM ACT_n Output Enable (OE) Mode Selection (DDR4 only). Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKOEMODE_RSVD" width="4" begin="7" end="4" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="CKOEMODE" width="4" begin="3" end="0" resetval="0x5" description="SDRAM CK Output Enable (OE) Mode Selection." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACIOCR4" acronym="DDRPHY_ACIOCR4" offset="0x510" width="32" description="AC I/O Configuration Register 4">
    <bitfield id="LBCLKGATE" width="1" begin="31" end="31" resetval="0x0" description="Loopback Clock Gate for the AC macros: When set to 1, this signal will gate (stop) the clock to all registers inside the AC address/command loopback (LB) slices and loopback read valid slices." range="" rwaccess="RW"/>
    <bitfield id="ACOECLKGATE1" width="1" begin="30" end="30" resetval="0x0" description="I/O Output Enable Clock Gate for AC Macro 1:" range="" rwaccess="RW"/>
    <bitfield id="ACPDRCLKGATE1" width="1" begin="29" end="29" resetval="0x0" description="I/O Power-Down Receiver Clock Gate for AC Macro 1:" range="" rwaccess="RW"/>
    <bitfield id="ACTECLKGATE1" width="1" begin="28" end="28" resetval="0x0" description="I/O Terminate Enable Clock Gate for AC Macro 1:" range="" rwaccess="RW"/>
    <bitfield id="CKNCLKGATE1" width="2" begin="27" end="26" resetval="0x0" description="CK# Clock Gate for AC Macro 1:" range="" rwaccess="RW"/>
    <bitfield id="CKCLKGATE1" width="2" begin="25" end="24" resetval="0x0" description="CK Clock Gate for AC Macro 1:" range="" rwaccess="RW"/>
    <bitfield id="ACCLKGATE1" width="24" begin="23" end="0" resetval="0x0" description="Address/Command Clock Gate for AC Macro 1:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACIOCR5" acronym="DDRPHY_ACIOCR5" offset="0x514" width="32" description="AC I/O Configuration Register 5">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ACVREFIOM" width="3" begin="27" end="25" resetval="0x0" description="IOM bits for PVREF and PVREFE cells in AC IO ring" range="" rwaccess="RW"/>
    <bitfield id="ACXIOM" width="3" begin="24" end="22" resetval="0x0" description="I/O Mode: I/O Mode select" range="" rwaccess="RW"/>
    <bitfield id="ACTXM" width="11" begin="21" end="11" resetval="0x0" description="AC IO transmitter mode" range="" rwaccess="RW"/>
    <bitfield id="ACRXM" width="11" begin="10" end="0" resetval="0x0" description="AC IO receiver mode. Controls AC gain, DC gain, CTLE ON/OFF etc." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_IOVCR0" acronym="DDRPHY_IOVCR0" offset="0x520" width="32" description="IO VREF Control Register 0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ACREFPEN" width="1" begin="28" end="28" resetval="0x0" description="Address/command lane VREF Pad Enable: Enables the pass gate between (to connect) VREF and PAD." range="" rwaccess="RW"/>
    <bitfield id="ACREFEEN" width="2" begin="27" end="26" resetval="0x3" description="Address/command lane External VREF Enable: Enables the generation of VREF value for external address/command lane differential IO buffers." range="" rwaccess="RW"/>
    <bitfield id="ACREFSEN" width="1" begin="25" end="25" resetval="0x1" description="Address/command lane Single-End VREF Enable: Enables the generation of VREF value for internal address/command lane single-end IO buffers." range="" rwaccess="RW"/>
    <bitfield id="ACREFIEN" width="1" begin="24" end="24" resetval="0x1" description="Address/command lane Internal VREF Enable: Enables the generation of VREF value for internal address/command lane differential IO buffers." range="" rwaccess="RW"/>
    <bitfield id="ACREFESELRANGE" width="1" begin="23" end="23" resetval="0x0" description="External VREF generator REFSEL range select" range="" rwaccess="RW"/>
    <bitfield id="ACREFESEL" width="7" begin="22" end="16" resetval="0x0" description="Address/command lane External VREF Select: Selects the generated VREF value for external byte lane I/Os." range="" rwaccess="RW"/>
    <bitfield id="ACREFSSELRANGE" width="1" begin="15" end="15" resetval="0x0" description="Single ended VREF generator REFSEL range select." range="" rwaccess="RW"/>
    <bitfield id="ACREFSSEL" width="7" begin="14" end="8" resetval="0x0" description="Address/command lane Single-End VREF Select: Selects the generated VREF value for internal address/command lane single-end I/O buffers." range="" rwaccess="RW"/>
    <bitfield id="ACVREFISELRANGE" width="1" begin="7" end="7" resetval="0x0" description="Internal VREF generator REFSEL range select" range="" rwaccess="RW"/>
    <bitfield id="ACVREFISEL" width="7" begin="6" end="0" resetval="0x0" description="REFSEL Control for internal AC IOs: Selects the generated VREF value for internal AC IOs." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_VTCR0" acronym="DDRPHY_VTCR0" offset="0x528" width="32" description="VREF Training Control Register 0">
    <bitfield id="TVREF" width="3" begin="31" end="29" resetval="0x7" description="Number of DDRSS_PHY_CTL_CLK required to meet vref step timing (short, middle, long) requirements plus (DWC_NO_RANKS * tmod). Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DVEN" width="1" begin="28" end="28" resetval="0x1" description="DRM DQ VREF training Enable: When set, DQ VREF training will be performed for all enabled byte lanes and all enabled ranks." range="" rwaccess="RW"/>
    <bitfield id="PDAEN" width="1" begin="27" end="27" resetval="0x0" description="Per Device Addressability Enable: When Enabled, each device will receive VREF DQ values independently." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="VWCR" width="4" begin="25" end="22" resetval="0x0" description="VREF Word Count: This register is used to program the number of words to generate during write/read for each loop in VREF training. No of words generated = (VWCR + 1) * 8" range="" rwaccess="RW"/>
    <bitfield id="DVSS" width="4" begin="21" end="18" resetval="0x0" description="DRAM DQ VREF step size used during DRAM VREF training. The register value of N indicates step size of (N+1). The valid step sizes are 1 to 16." range="" rwaccess="RW"/>
    <bitfield id="DVMAX" width="6" begin="17" end="12" resetval="0x32" description="Maximum VREF limit value used during DRAM VREF training." range="" rwaccess="RW"/>
    <bitfield id="DVMIN" width="6" begin="11" end="6" resetval="0x0" description="Minimum VREF limit value used during DRAM VREF training." range="" rwaccess="RW"/>
    <bitfield id="DVINIT" width="6" begin="5" end="0" resetval="0x19" description="Initial DRAM DQ VREF value used during DRAM VREF training." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_VTCR1" acronym="DDRPHY_VTCR1" offset="0x52C" width="32" description="VREF Training Control Register 1">
    <bitfield id="HVSS" width="4" begin="31" end="28" resetval="0x0" description="Host VREF step size used during VREF training. The register value of N indicates step size of (N+1).The valid step sizes are 1 to 16." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="HVMAX" width="7" begin="26" end="20" resetval="0x7F" description="Maximum VREF limit value used during Host VREF training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="HVMIN" width="7" begin="18" end="12" resetval="0x0" description="Minimum VREF limit value used during Host VREF training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SHRNK" width="2" begin="10" end="9" resetval="0x0" description="Static Host Vref Rank Value: When SHREN is enabled, SHRNK [1:0] will be used for Vref rank control for all DQ IO buffers." range="" rwaccess="RW"/>
    <bitfield id="SHREN" width="1" begin="8" end="8" resetval="0x0" description="Static Host Vref Rank Enable: When Enabled, vref rank control for all DQ IO buffers will be static i.e. SHRNK [1:0]. When Disabled, vref rank control for DQ IOs will be dynamically changing based on rank of read command. Single-rank systems or designs that do not include a PVREF_DAC IO cell should always use SHREN=1b1." range="" rwaccess="RW"/>
    <bitfield id="TVREFIO" width="3" begin="7" end="5" resetval="0x3" description="Number of DDRSS_PHY_CTL_CLK required to meet (&amp;amp;gt; 200ns) VREF Settling timing requirements during Host IO VREF training. The valid values are:" range="" rwaccess="RW"/>
    <bitfield id="EOFF" width="2" begin="4" end="3" resetval="0x2" description="Eye LCDL Offset value for VREF training: Following are the valid values:Note:" range="" rwaccess="RW"/>
    <bitfield id="ENUM" width="1" begin="2" end="2" resetval="0x0" description="Number of LCDL Eye points for which VREF training is repeated. The valid values are:" range="" rwaccess="RW"/>
    <bitfield id="HVEN" width="1" begin="1" end="1" resetval="0x1" description="HOST (IO) internal VREF training Enable: When Set, IO VREF training will be performed for all enabled byte lanes and all enabled ranks." range="" rwaccess="RW"/>
    <bitfield id="HVIO" width="1" begin="0" end="0" resetval="0x0" description="Host IO Type Control: Controls whether IO VREF value will be used per rank or common across all ranks." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACBDLR0" acronym="DDRPHY_ACBDLR0" offset="0x540" width="32" description="AC Bit Delay Line Register 0">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CK3BD" width="6" begin="29" end="24" resetval="0x0" description="CK3 Bit Delay: Delay select for the BDL on CK3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CK2BD" width="6" begin="21" end="16" resetval="0x0" description="CK2 Bit Delay: Delay select for the BDL on CK2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CK1BD" width="6" begin="13" end="8" resetval="0x0" description="CK1 Bit Delay: Delay select for the BDL on CK1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CK0BD" width="6" begin="5" end="0" resetval="0x0" description="CK0 Bit Delay: Delay select for the BDL on CK0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACBDLR1" acronym="DDRPHY_ACBDLR1" offset="0x544" width="32" description="AC Bit Delay Line Register 1">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PARBD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on Parity." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A16BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on Address A[16]. In DDR3 mode this pin is connected to WE." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A17BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on Address A[17]. When not in DDR4 mode, this pin is connected to CAS." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ACTBD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on ACTN." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACBDLR2" acronym="DDRPHY_ACBDLR2" offset="0x548" width="32" description="AC Bit Delay Line Register 2">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="BG1BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on BG[1]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="BG0BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on BG[0]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="BA1BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on BA[1]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="BA0BD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on BA[0]." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACBDLR3" acronym="DDRPHY_ACBDLR3" offset="0x54C" width="32" description="AC Bit Delay Line Register 3">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CS3BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on CS[3]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CS2BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on CS[2]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CS1BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on CS[1]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CS0BD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on CS[0]." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACBDLR4" acronym="DDRPHY_ACBDLR4" offset="0x550" width="32" description="AC Bit Delay Line Register 4">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ODT3BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on ODT[3]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ODT2BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on ODT[2]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ODT1BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on ODT[1]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ODT0BD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on ODT[0]." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACBDLR5" acronym="DDRPHY_ACBDLR5" offset="0x554" width="32" description="AC Bit Delay Line Register 5">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKE3BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on CKE[3]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKE2BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on CKE[2]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKE1BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on CKE[1]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKE0BD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on CKE[0]." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACBDLR6" acronym="DDRPHY_ACBDLR6" offset="0x558" width="32" description="AC Bit Delay Line Register 6">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A03BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on Address A[3]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A02BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on Address A[2]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A01BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on Address A[1]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A00BD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on Address A[0]." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACBDLR7" acronym="DDRPHY_ACBDLR7" offset="0x55C" width="32" description="AC Bit Delay Line Register 7">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A07BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on Address A[7]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A06BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on Address A[6]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A05BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on Address A[5]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A04BD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on Address A[4]." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACBDLR8" acronym="DDRPHY_ACBDLR8" offset="0x560" width="32" description="AC Bit Delay Line Register 8">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A11BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on Address A[11]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A10BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on Address A[10]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A09BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on Address A[9]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A08BD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on Address A[8]." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACBDLR9" acronym="DDRPHY_ACBDLR9" offset="0x564" width="32" description="AC Bit Delay Line Register 9">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A15BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on Address A[15]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A14BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on Address A[14]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A13BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on Address A[13]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A12BD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on Address A[12]." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACBDLR10" acronym="DDRPHY_ACBDLR10" offset="0x568" width="32" description="AC Bit Delay Line Register 10">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CID2BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on Chip ID CID[2]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CID1BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on Chip ID CID[1]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CID0BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on Chip ID CID[0]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_ACBDLR11" acronym="DDRPHY_ACBDLR11" offset="0x56C" width="32" description="AC Bit Delay Line Register 11">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CS7BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on CS[7]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CS6BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on CS[6]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CS5BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on CS[5]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CS4BD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on CS[4]." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_ACBDLR12" acronym="DDRPHY_ACBDLR12" offset="0x570" width="32" description="AC Bit Delay Line Register 12">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CS11BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on CS[11]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CS10BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on CS[10]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CS9BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on CS[9]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CS8BD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on CS[8]." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_ACBDLR13" acronym="DDRPHY_ACBDLR13" offset="0x574" width="32" description="AC Bit Delay Line Register 13">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ODT7BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on ODT[7]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ODT6BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on ODT[6]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ODT5BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on ODT[5]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ODT4BD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on ODT[4]." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_ACBDLR14" acronym="DDRPHY_ACBDLR14" offset="0x578" width="32" description="AC Bit Delay Line Register 14">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKE7BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on CKE[7]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKE6BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on CKE[6]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKE5BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on CKE[5]" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKE4BD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on CKE[4]" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_ACBDLR15" acronym="DDRPHY_ACBDLR15" offset="0x57C" width="32" description="AC Bit Delay Line Register 15">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="OEBD" width="6" begin="21" end="16" resetval="0x0" description="OE Bit Delay: Delay select for the BDL on OE." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TEBD" width="6" begin="13" end="8" resetval="0x0" description="TE Bit Delay: Delay select for the BDL on TE." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PDRBD" width="6" begin="5" end="0" resetval="0x0" description="PDR Bit Delay: Delay select for the BDL on PDR." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACBDLR16" acronym="DDRPHY_ACBDLR16" offset="0x580" width="32" description="AC Bit Delay Line Register 16">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKN3BD" width="6" begin="29" end="24" resetval="0x0" description="CKN3 Bit Delay: Delay select for the BDL on CKN3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKN2BD" width="6" begin="21" end="16" resetval="0x0" description="CKN2 Bit Delay: Delay select for the BDL on CKN2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKN1BD" width="6" begin="13" end="8" resetval="0x0" description="CKN1 Bit Delay: Delay select for the BDL on CKN1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKN0BD" width="6" begin="5" end="0" resetval="0x0" description="CKN0 Bit Delay: Delay select for the BDL on CKN0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACLCDLR" acronym="DDRPHY_ACLCDLR" offset="0x584" width="32" description="AC Local Calibrated Delay Line Register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ACD1" width="9" begin="24" end="16" resetval="0x0" description="Address/Command Delay for AC Macro 1:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ACD" width="9" begin="8" end="0" resetval="0x0" description="Address/Command Delay for AC Macro 0:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACMDLR0" acronym="DDRPHY_ACMDLR0" offset="0x5A0" width="32" description="AC Master Delay Line Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TPRD" width="9" begin="24" end="16" resetval="0x0" description="Target Period: Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="IPRD" width="9" begin="8" end="0" resetval="0x0" description="Initial Period: Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACMDLR1" acronym="DDRPHY_ACMDLR1" offset="0x5A4" width="32" description="AC Master Delay Line Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="MDLD1" width="9" begin="24" end="16" resetval="0x0" description="MDL Delay for AC Macro 1:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="MDLD" width="9" begin="8" end="0" resetval="0x0" description="MDL Delay for AC Macro 0:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ZQCR" acronym="DDRPHY_ZQCR" offset="0x680" width="32" description="ZQ Impedance Control Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ZQREFISELRANGE" width="1" begin="25" end="25" resetval="0x0" description="ZQ Internal VREF generator REFSEL range select: selects the ZQ internal VREF generator&#8217;s voltage range." range="" rwaccess="RW"/>
    <bitfield id="PGWAIT_FRQB" width="6" begin="24" end="19" resetval="0x11" description="Programmable Wait for frequency B: specifies the number of clock cycles to remain in the WAIT state of the Impedance Controller FSM Calculated as ceiling[40 ns/Frq B period] Default: DDR3-1600" range="" rwaccess="RW"/>
    <bitfield id="PGWAIT_FRQA" width="6" begin="18" end="13" resetval="0x11" description="Programmable Wait for frequency A: specifies the number of clock cycles to remain in the WAIT state of the Impedance Controller FSM Calculated as ceiling[40 ns/Frq A period] Default: DDR3-1600" range="" rwaccess="RW"/>
    <bitfield id="ZQREFPEN" width="1" begin="12" end="12" resetval="0x0" description="ZQ VREF Pad Enable: Enables the pass gate between (to connect) VREF and PAD." range="" rwaccess="RW"/>
    <bitfield id="ZQREFIEN" width="1" begin="11" end="11" resetval="0x1" description="ZQ Internal VREF Enable: Enables the generation of VREF for ZQ internal I/Os." range="" rwaccess="RW"/>
    <bitfield id="ODT_MODE" width="2" begin="10" end="9" resetval="0x2" description="Choice of termination mode. This field controls how DDRPHY_ZQnPR0[ZPROG_HOST_ODT] field is used" range="" rwaccess="RW"/>
    <bitfield id="FORCE_ZCAL_VT_UPDATE" width="1" begin="8" end="8" resetval="0x0" description="When set to 1b1, forces a ZCAL VT update to the impedance calibration FSM. A write of 1b1 must be followed by a write of 1b0 to disable the request. This is a good alternative to the PHY and DFI update request signals." range="" rwaccess="RW"/>
    <bitfield id="IODLMT" width="3" begin="7" end="5" resetval="0x2" description="IO VT Drift Limit: Specifies the minimum change in the Impedance calibration VT code in one direction which should result in a DFI Control/PHY update request. The limit is specified in terms of binary ZCTRL values. A value of 1b0 disables the assertion of the IO VT drift status signal." range="" rwaccess="RW"/>
    <bitfield id="AVGEN" width="1" begin="4" end="4" resetval="0x1" description="Averaging algorithm enable, if set, enables averaging algorithm" range="" rwaccess="RW"/>
    <bitfield id="AVGMAX" width="2" begin="3" end="2" resetval="0x2" description="Maximum number of averaging rounds to be used by averaging algorithm. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="ZCALT" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ZQPD" width="1" begin="0" end="0" resetval="0x0" description="ZQ Power Down; Powers down, if set, all PZQ cells" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ZQ0PR0" acronym="DDRPHY_ZQ0PR0" offset="0x684" width="32" description="ZQ n Impedance Control Program Register 0">
    <bitfield id="PD_DRV_ZDEN" width="1" begin="31" end="31" resetval="0x0" description="pull-down Drive strength ZCTRL over-ride Enable: When this bit is set, it allows users to directly drive the drive strength bits of the impedance control using the data programmed in the DDRPHY_ZQnOR[ZDATA] field. Otherwise, the ZCTRL is generated automatically by the impedance control logic. This bit takes precedence over ZSEGBYP bit." range="" rwaccess="RW"/>
    <bitfield id="PU_DRV_ZDEN" width="1" begin="30" end="30" resetval="0x0" description="pull-up Drive strength ZCTRL over-ride Enable: When this bit is set, it allows users to directly drive the drive strength bits of the impedance control using the data programmed in the DDRPHY_ZQnOR[ZDATA] field. Otherwise, the ZCTRL is generated automatically by the impedance control logic. This bit takes precedence over ZSEGBYP bit. Every time this bit is set, is recommended that ZSEGBYP is also set, so that the override codes reach to I/Os immediately. Every time this bit is set, is recommended that ZSEGBYP is also set, so that the override codes reach to I/Os immediately." range="" rwaccess="RW"/>
    <bitfield id="PD_ODT_ZDEN" width="1" begin="29" end="29" resetval="0x0" description="pull-down termination ZCTRL over-ride Enable: When this bit is set, it allows users to directly drive the termination bits of the impedance control using the data programmed in the DDRPHY_ZQnOR[ZDATA] field. Otherwise, the ZCTRL is generated automatically by the impedance control logic. This bit takes precedence over ZSEGBYP bit. Every time this bit is set, is recommended that ZSEGBYP is also set, so that the override codes reach to I/Os immediately." range="" rwaccess="RW"/>
    <bitfield id="PU_ODT_ZDEN" width="1" begin="28" end="28" resetval="0x0" description="pull-up Termination ZCTRL over-ride Enable: When this bit is set, it allows users to directly drive the termination bits of the impedance control using the data programmed in the DDRPHY_ZQnOR[ZDATA] field. Otherwise, the ZCTRL is generated automatically by the impedance control logic. This bit takes precedence over ZSEGBYP bit. Every time this bit is set, is recommended that ZSEGBYP is also set, so that the override codes reach to I/Os immediately." range="" rwaccess="RW"/>
    <bitfield id="ZSEGBYP" width="1" begin="27" end="27" resetval="0x0" description="Calibration segment bypass. When set bypass the current calibration segment during automatic calibration" range="" rwaccess="RW"/>
    <bitfield id="ZLE_MODE" width="2" begin="26" end="25" resetval="0x0" description="VREF latch mode controls the mode in which the ZLE pin of the PVREF cell is driven by the PUB. The ZLE pin is responsible for latching the ZCTRL from the PUB ZQ onto the PVREF cell." range="" rwaccess="RW"/>
    <bitfield id="ODT_ADJUST" width="3" begin="24" end="22" resetval="0x0" description="Termination adjustment. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="PD_DRV_ADJUST" width="3" begin="21" end="19" resetval="0x0" description="pull-down drive strength adjustment. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="PU_DRV_ADJUST" width="3" begin="18" end="16" resetval="0x0" description="pull-up drive strength adjustment. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="ZPROG_DRAM_ODT" width="4" begin="15" end="12" resetval="0x7" description="Impedance Divide Ratio: Selects the external resistor divide ratio to be used for DRAM side termination calibration. This field is used only for LPDDR4 calibration to control the host side pull up drive strength. When using LPDDR4 SDRAM with VSS termination, program both the ZPROG_DRAM_ODT and ZPROG_ASYM_PU_DRV to the same value which is the desired Driver Pull-Up." range="" rwaccess="RW"/>
    <bitfield id="ZPROG_HOST_ODT" width="4" begin="11" end="8" resetval="0x7" description="Impedance Divide Ratio: Selects the external resistor divide ratio to be used for host-side termination calibration. For DDR3 calibration, this field controls both PU and PD termination" range="" rwaccess="RW"/>
    <bitfield id="ZPROG_ASYM_DRV_PD" width="4" begin="7" end="4" resetval="0xB" description="Impedance Divide Ratio: Select the external resistor divide ratio to be used for pull-down drive calibration during asymmetric drive strength calibration. If symmetric drive strength calibration is desired, program this register field to the same value as ZPROG_ASYM_PU_DRV." range="" rwaccess="RW"/>
    <bitfield id="ZPROG_ASYM_DRV_PU" width="4" begin="3" end="0" resetval="0xB" description="Impedance Divide Ratio: Select the external resistor divide ratio to be used for pull-up drive calibration during asymmetric drive strength calibration. If symmetric drive strength calibration is desired, program this register field to the same value as ZPROG_ASYM_PD_DRV. When using LPDDR4 SDRAM with VSS termination, the Pull-Up drive strength is determined by the value in the 'ZPROG_DRAM_ODT' field. For easier readability, program both the ZPROG_DRAM_ODT and ZPROG_ASYM_PU_DRV to the same value which is the desired Driver Pull-Up." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ZQ0PR1" acronym="DDRPHY_ZQ0PR1" offset="0x688" width="32" description="ZQ n Impedance Control Program Register 1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="PU_REFSEL" width="7" begin="14" end="8" resetval="0xB" description="pull-up REFSEL for PZCTRL cell. Recommended values" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="PD_REFSEL" width="7" begin="6" end="0" resetval="0xB" description="pull-down REFSEL for PZCTRL cell. Recommended values" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ZQ0DR0" acronym="DDRPHY_ZQ0DR0" offset="0x68C" width="32" description="ZQ n Impedance Control Data Register 0">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PU_DRV_RESULT" width="10" begin="25" end="16" resetval="0x200" description="pull-up drive strength calibration code result: Data value as a result of calibration or VT updates or can be used to directly drive the impedance control. The calibration result is updated either after the first calibration completes or when a VT drift related update is performed." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PD_DRV_RESULT" width="10" begin="9" end="0" resetval="0x200" description="pull-down drive strength calibration code result: Data value as a result of calibration or VT updates or can be used to directly drive the impedance control. The calibration result is updated either after the first calibration completes or when a VT drift related update is performed." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_ZQ0DR1" acronym="DDRPHY_ZQ0DR1" offset="0x690" width="32" description="ZQ n Impedance Control Data Register 1">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PU_ODT_RESULT" width="10" begin="25" end="16" resetval="0x0" description="pull-up termination calibration code result: Data value as a result of calibration or VT updates or can be used to directly drive the impedance control. The calibration result is updated either after the first calibration completes or when a VT drift related update is performed." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PD_ODT_RESULT" width="10" begin="9" end="0" resetval="0x0" description="pull-down termination calibration code result: Data value as a result of calibration or VT updates or can be used to directly drive the impedance control. The calibration result is updated either after the first calibration completes or when a VT drift related update is performed." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_ZQ0OR0" acronym="DDRPHY_ZQ0OR0" offset="0x694" width="32" description="ZQ n Impedance Control Override Data Register 0">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PU_DRV_OVRD" width="10" begin="25" end="16" resetval="0x0" description="Override value for the pull-up output impedance and is controlled by DDRPHY_ZQnPR0[DRV_PU_ZDEN]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PD_DRV_OVRD" width="10" begin="9" end="0" resetval="0x0" description="Override value for the pull-down output impedance and is controlled by DDRPHY_ZQnPR0[DRV_PD_ZDEN]" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ZQ0OR1" acronym="DDRPHY_ZQ0OR1" offset="0x698" width="32" description="ZQ n Impedance Control Override Data Register 1">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PU_ODT_OVRD" width="10" begin="25" end="16" resetval="0x0" description="Override value for the pull-up termination and is controlled by DDRPHY_ZQnPR0[ODT_PU_ZDEN]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PD_ODT_OVRD" width="10" begin="9" end="0" resetval="0x0" description="Override value for the pull-down termination and is controlled by DDRPHY_ZQnPR0[ODT_PD_ZDEN]" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ZQ0SR" acronym="DDRPHY_ZQ0SR" offset="0x69C" width="32" description="ZQ n Impedance Control Status Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="PD_ODT_SAT" width="1" begin="13" end="13" resetval="0x0" description="pull-down termination strength code saturated due to termination strength adjustment setting in DDRPHY_ZQnPR register. Will be zero only in DDR3 mode. If this is set to 1b1, the adjustment factor or ZPROG setting for the corresponding segment needs to be scaled." range="" rwaccess="R"/>
    <bitfield id="PU_ODT_SAT" width="1" begin="12" end="12" resetval="0x0" description="pull-up termination strength code saturated due to termination strength adjustment setting in DDRPHY_ZQnPR register. Will be zero only in DDR3 mode. If this is set to 1b1, the adjustment factor or ZPROG setting for the corresponding segment needs to be scaled." range="" rwaccess="R"/>
    <bitfield id="PD_DRV_SAT" width="1" begin="11" end="11" resetval="0x0" description="pull-down drive strength code saturated due to drive strength adjustment setting in DDRPHY_ZQnPR register. Will be non-zero only in DDR4 mode. If this is set to 1b1, the adjustment factor or ZPROG setting for the corresponding segment needs to be scaled." range="" rwaccess="R"/>
    <bitfield id="PU_DRV_SAT" width="1" begin="10" end="10" resetval="0x0" description="pull-up drive strength code saturated due to drive strength adjustment setting in DDRPHY_ZQnPR register. Will be non-zero only in DDR4 mode. If this is set to 1b1, the adjustment factor or ZPROG setting for the corresponding segment needs to be scaled." range="" rwaccess="R"/>
    <bitfield id="ZDONE" width="1" begin="9" end="9" resetval="0x0" description="Impedance Calibration Done: Indicates that the first round of impedance calibration has completed. Any time impedance calibration is restarted (after a ZCAL bypass exit or ZCAL configuration register write), this bit goes back to &#8216;0&#8217; till all segments are re-calibrated, following which this bit returns to &#8216;1&#8217;." range="" rwaccess="R"/>
    <bitfield id="ZERR" width="1" begin="8" end="8" resetval="0x0" description="Impedance Calibration Error: If set, indicates that there was an error during impedance calibration." range="" rwaccess="R"/>
    <bitfield id="OPU" width="2" begin="7" end="6" resetval="0x0" description="On-die termination (ODT) pull-up calibration status. Valid status encodings are:" range="" rwaccess="R"/>
    <bitfield id="OPD" width="2" begin="5" end="4" resetval="0x0" description="On-die termination (ODT) pull-down calibration status. Valid status encodings are:" range="" rwaccess="R"/>
    <bitfield id="ZPU" width="2" begin="3" end="2" resetval="0x0" description="Output impedance pull-up calibration status. Valid status encodings are:" range="" rwaccess="R"/>
    <bitfield id="ZPD" width="2" begin="1" end="0" resetval="0x0" description="Output impedance pull-down calibration status. Valid status encodings are:" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_ZQ1PR0" acronym="DDRPHY_ZQ1PR0" offset="0x6A4" width="32" description="ZQ n Impedance Control Program Register 0">
    <bitfield id="PD_DRV_ZDEN" width="1" begin="31" end="31" resetval="0x0" description="pull-down Drive strength ZCTRL over-ride Enable: When this bit is set, it allows users to directly drive the drive strength bits of the impedance control using the data programmed in the DDRPHY_ZQnOR[ZDATA] field. Otherwise, the ZCTRL is generated automatically by the impedance control logic. This bit takes precedence over ZSEGBYP bit." range="" rwaccess="RW"/>
    <bitfield id="PU_DRV_ZDEN" width="1" begin="30" end="30" resetval="0x0" description="pull-up Drive strength ZCTRL over-ride Enable: When this bit is set, it allows users to directly drive the drive strength bits of the impedance control using the data programmed in the DDRPHY_ZQnOR[ZDATA] field. Otherwise, the ZCTRL is generated automatically by the impedance control logic. This bit takes precedence over ZSEGBYP bit. Every time this bit is set, is recommended that ZSEGBYP is also set, so that the override codes reach to I/Os immediately. Every time this bit is set, is recommended that ZSEGBYP is also set, so that the override codes reach to I/Os immediately." range="" rwaccess="RW"/>
    <bitfield id="PD_ODT_ZDEN" width="1" begin="29" end="29" resetval="0x0" description="pull-down termination ZCTRL over-ride Enable: When this bit is set, it allows users to directly drive the termination bits of the impedance control using the data programmed in the DDRPHY_ZQnOR[ZDATA] field. Otherwise, the ZCTRL is generated automatically by the impedance control logic. This bit takes precedence over ZSEGBYP bit. Every time this bit is set, is recommended that ZSEGBYP is also set, so that the override codes reach to I/Os immediately." range="" rwaccess="RW"/>
    <bitfield id="PU_ODT_ZDEN" width="1" begin="28" end="28" resetval="0x0" description="pull-up Termination ZCTRL over-ride Enable: When this bit is set, it allows users to directly drive the termination bits of the impedance control using the data programmed in the DDRPHY_ZQnOR[ZDATA] field. Otherwise, the ZCTRL is generated automatically by the impedance control logic. This bit takes precedence over ZSEGBYP bit. Every time this bit is set, is recommended that ZSEGBYP is also set, so that the override codes reach to I/Os immediately." range="" rwaccess="RW"/>
    <bitfield id="ZSEGBYP" width="1" begin="27" end="27" resetval="0x0" description="Calibration segment bypass. When set bypass the current calibration segment during automatic calibration" range="" rwaccess="RW"/>
    <bitfield id="ZLE_MODE" width="2" begin="26" end="25" resetval="0x0" description="VREF latch mode controls the mode in which the ZLE pin of the PVREF cell is driven by the PUB. The ZLE pin is responsible for latching the ZCTRL from the PUB ZQ onto the PVREF cell." range="" rwaccess="RW"/>
    <bitfield id="ODT_ADJUST" width="3" begin="24" end="22" resetval="0x0" description="Termination adjustment. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="PD_DRV_ADJUST" width="3" begin="21" end="19" resetval="0x0" description="pull-down drive strength adjustment. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="PU_DRV_ADJUST" width="3" begin="18" end="16" resetval="0x0" description="pull-up drive strength adjustment. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="ZPROG_DRAM_ODT" width="4" begin="15" end="12" resetval="0x7" description="Impedance Divide Ratio: Selects the external resistor divide ratio to be used for DRAM side termination calibration. This field is used only for LPDDR4 calibration to control the host side pull up drive strength. When using LPDDR4 SDRAM with VSS termination, program both the ZPROG_DRAM_ODT and ZPROG_ASYM_PU_DRV to the same value which is the desired Driver Pull-Up." range="" rwaccess="RW"/>
    <bitfield id="ZPROG_HOST_ODT" width="4" begin="11" end="8" resetval="0x7" description="Impedance Divide Ratio: Selects the external resistor divide ratio to be used for host-side termination calibration. For DDR3 calibration, this field controls both PU and PD termination" range="" rwaccess="RW"/>
    <bitfield id="ZPROG_ASYM_DRV_PD" width="4" begin="7" end="4" resetval="0xB" description="Impedance Divide Ratio: Select the external resistor divide ratio to be used for pull-down drive calibration during asymmetric drive strength calibration. If symmetric drive strength calibration is desired, program this register field to the same value as ZPROG_ASYM_PU_DRV." range="" rwaccess="RW"/>
    <bitfield id="ZPROG_ASYM_DRV_PU" width="4" begin="3" end="0" resetval="0xB" description="Impedance Divide Ratio: Select the external resistor divide ratio to be used for pull-up drive calibration during asymmetric drive strength calibration. If symmetric drive strength calibration is desired, program this register field to the same value as ZPROG_ASYM_PD_DRV. When using LPDDR4 SDRAM with VSS termination, the Pull-Up drive strength is determined by the value in the 'ZPROG_DRAM_ODT' field. For easier readability, program both the ZPROG_DRAM_ODT and ZPROG_ASYM_PU_DRV to the same value which is the desired Driver Pull-Up." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ZQ1PR1" acronym="DDRPHY_ZQ1PR1" offset="0x6A8" width="32" description="ZQ n Impedance Control Program Register 1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="PU_REFSEL" width="7" begin="14" end="8" resetval="0xB" description="pull-up REFSEL for PZCTRL cell. Recommended values" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="PD_REFSEL" width="7" begin="6" end="0" resetval="0xB" description="pull-down REFSEL for PZCTRL cell. Recommended values" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ZQ1DR0" acronym="DDRPHY_ZQ1DR0" offset="0x6AC" width="32" description="ZQ n Impedance Control Data Register 0">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PU_DRV_RESULT" width="10" begin="25" end="16" resetval="0x200" description="pull-up drive strength calibration code result: Data value as a result of calibration or VT updates or can be used to directly drive the impedance control. The calibration result is updated either after the first calibration completes or when a VT drift related update is performed." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PD_DRV_RESULT" width="10" begin="9" end="0" resetval="0x200" description="pull-down drive strength calibration code result: Data value as a result of calibration or VT updates or can be used to directly drive the impedance control. The calibration result is updated either after the first calibration completes or when a VT drift related update is performed." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_ZQ1DR1" acronym="DDRPHY_ZQ1DR1" offset="0x6B0" width="32" description="ZQ n Impedance Control Data Register 1">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PU_ODT_RESULT" width="10" begin="25" end="16" resetval="0x0" description="pull-up termination calibration code result: Data value as a result of calibration or VT updates or can be used to directly drive the impedance control. The calibration result is updated either after the first calibration completes or when a VT drift related update is performed." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PD_ODT_RESULT" width="10" begin="9" end="0" resetval="0x0" description="pull-down termination calibration code result: Data value as a result of calibration or VT updates or can be used to directly drive the impedance control. The calibration result is updated either after the first calibration completes or when a VT drift related update is performed." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_ZQ1OR0" acronym="DDRPHY_ZQ1OR0" offset="0x6B4" width="32" description="ZQ n Impedance Control Override Data Register 0">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PU_DRV_OVRD" width="10" begin="25" end="16" resetval="0x0" description="Override value for the pull-up output impedance and is controlled by DDRPHY_ZQnPR0[DRV_PU_ZDEN]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PD_DRV_OVRD" width="10" begin="9" end="0" resetval="0x0" description="Override value for the pull-down output impedance and is controlled by DDRPHY_ZQnPR0[DRV_PD_ZDEN]" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ZQ1OR1" acronym="DDRPHY_ZQ1OR1" offset="0x6B8" width="32" description="ZQ n Impedance Control Override Data Register 1">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PU_ODT_OVRD" width="10" begin="25" end="16" resetval="0x0" description="Override value for the pull-up termination and is controlled by DDRPHY_ZQnPR0[ODT_PU_ZDEN]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PD_ODT_OVRD" width="10" begin="9" end="0" resetval="0x0" description="Override value for the pull-down termination and is controlled by DDRPHY_ZQnPR0[ODT_PD_ZDEN]" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ZQ1SR" acronym="DDRPHY_ZQ1SR" offset="0x6BC" width="32" description="ZQ n Impedance Control Status Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="PD_ODT_SAT" width="1" begin="13" end="13" resetval="0x0" description="pull-down termination strength code saturated due to termination strength adjustment setting in DDRPHY_ZQnPR register. Will be zero only in DDR3 mode. If this is set to 1b1, the adjustment factor or ZPROG setting for the corresponding segment needs to be scaled." range="" rwaccess="R"/>
    <bitfield id="PU_ODT_SAT" width="1" begin="12" end="12" resetval="0x0" description="pull-up termination strength code saturated due to termination strength adjustment setting in DDRPHY_ZQnPR register. Will be zero only in DDR3 mode. If this is set to 1b1, the adjustment factor or ZPROG setting for the corresponding segment needs to be scaled." range="" rwaccess="R"/>
    <bitfield id="PD_DRV_SAT" width="1" begin="11" end="11" resetval="0x0" description="pull-down drive strength code saturated due to drive strength adjustment setting in DDRPHY_ZQnPR register. Will be non-zero only in DDR4 mode. If this is set to 1b1, the adjustment factor or ZPROG setting for the corresponding segment needs to be scaled." range="" rwaccess="R"/>
    <bitfield id="PU_DRV_SAT" width="1" begin="10" end="10" resetval="0x0" description="pull-up drive strength code saturated due to drive strength adjustment setting in DDRPHY_ZQnPR register. Will be non-zero only in DDR4 mode. If this is set to 1b1, the adjustment factor or ZPROG setting for the corresponding segment needs to be scaled." range="" rwaccess="R"/>
    <bitfield id="ZDONE" width="1" begin="9" end="9" resetval="0x0" description="Impedance Calibration Done: Indicates that the first round of impedance calibration has completed. Any time impedance calibration is restarted (after a ZCAL bypass exit or ZCAL configuration register write), this bit goes back to &#8216;0&#8217; till all segments are re-calibrated, following which this bit returns to &#8216;1&#8217;." range="" rwaccess="R"/>
    <bitfield id="ZERR" width="1" begin="8" end="8" resetval="0x0" description="Impedance Calibration Error: If set, indicates that there was an error during impedance calibration." range="" rwaccess="R"/>
    <bitfield id="OPU" width="2" begin="7" end="6" resetval="0x0" description="On-die termination (ODT) pull-up calibration status. Valid status encodings are:" range="" rwaccess="R"/>
    <bitfield id="OPD" width="2" begin="5" end="4" resetval="0x0" description="On-die termination (ODT) pull-down calibration status. Valid status encodings are:" range="" rwaccess="R"/>
    <bitfield id="ZPU" width="2" begin="3" end="2" resetval="0x0" description="Output impedance pull-up calibration status. Valid status encodings are:" range="" rwaccess="R"/>
    <bitfield id="ZPD" width="2" begin="1" end="0" resetval="0x0" description="Output impedance pull-down calibration status. Valid status encodings are:" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0GCR0" acronym="DDRPHY_DX0GCR0" offset="0x700" width="32" description="DATX8 n General Configuration Register 0">
    <bitfield id="CALBYP" width="1" begin="31" end="31" resetval="0x0" description="Calibration Bypass: Prevents, if set, period measurement calibration from automatically triggering after PHY initialization." range="" rwaccess="RW"/>
    <bitfield id="MDLEN" width="1" begin="30" end="30" resetval="0x1" description="Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is combined with the common DATX8 MDL enable bit." range="" rwaccess="RW"/>
    <bitfield id="CODTSHFT" width="2" begin="29" end="28" resetval="0x0" description="Configurable ODT(TE) phase shift applicable only when DDRPHY_DX8SLnDXCTL2[CRDEN] = 1'b1." range="" rwaccess="RW"/>
    <bitfield id="DQSDCC" width="4" begin="27" end="24" resetval="0x0" description="DQS Duty Cycle Correction" range="" rwaccess="RW"/>
    <bitfield id="RDDLY" width="4" begin="23" end="20" resetval="0x7" description="Number of Cycles (in terms of ctl_rd_clk) to generate ctl_dx_get_static_rd input for the respective byte lane of the PHY. Valid only when RDMODE is set as static response mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="19" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSNSEPDR" width="1" begin="13" end="13" resetval="0x0" description="DQSNSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQSN gate. This bit controls the PDRSE pin on the PDQS cell." range="" rwaccess="RW"/>
    <bitfield id="DQSSEPDR" width="1" begin="12" end="12" resetval="0x0" description="DQSSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQS gate. This bit controls the PDRSE pin on the PDQS cell." range="" rwaccess="RW"/>
    <bitfield id="RTTOAL" width="1" begin="11" end="11" resetval="0x0" description="RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RTTOH" width="2" begin="10" end="9" resetval="0x1" description="RTT Output Hold: Indicates the number of clock cycles, which range from 2 - 5, after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to &#8216;0&#8217;) when using dynamic ODT control. ODT is disabled almost RTTOH clock cycles after the read postamble." range="" rwaccess="RW"/>
    <bitfield id="CPDRSHFT" width="2" begin="8" end="7" resetval="0x0" description="Configurable PDR phase shift. applicable only when DDRPHY_DX8SLnDXCTL2[CRDEN] = 1'b1." range="" rwaccess="RW"/>
    <bitfield id="DQSRPD" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DQSGPDR" width="1" begin="5" end="5" resetval="0x0" description="DQSG Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQS gate." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGODT" width="1" begin="3" end="3" resetval="0x0" description="DQSG On-Die Termination: Enables, when set, the on-die termination (TE pin) on the I/O for DQS gate. Note that in typical usage, DQSGOE will always be on, rendering this control bit meaningless." range="" rwaccess="RW"/>
    <bitfield id="DQSGOE" width="1" begin="2" end="2" resetval="0x1" description="DQSG Output Enable: Enables, when set, the output driver (OE pin) on the I/O for DQS gate." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0GCR1" acronym="DDRPHY_DX0GCR1" offset="0x704" width="32" description="DATX8 n General Configuration Register 1">
    <bitfield id="DXPDRMODE" width="16" begin="31" end="16" resetval="0x0" description="Enables the PDR mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="QSNSEL" width="1" begin="14" end="14" resetval="0x1" description="Selects the delayed or non-delayed read data strobe #" range="" rwaccess="RW"/>
    <bitfield id="QSSEL" width="1" begin="13" end="13" resetval="0x1" description="Selects the delayed or non-delayed read data strobe" range="" rwaccess="RW"/>
    <bitfield id="OEEN" width="1" begin="12" end="12" resetval="0x1" description="Output Enable Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the I/O output enable (D) slice" range="" rwaccess="RW"/>
    <bitfield id="PDREN" width="1" begin="11" end="11" resetval="0x1" description="I/O Power-Down Receiver Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the I/O power-down receiver (D) slice." range="" rwaccess="RW"/>
    <bitfield id="TEEN" width="1" begin="10" end="10" resetval="0x1" description="I/O Terminate Enable Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the I/O terminate enable (D) slice." range="" rwaccess="RW"/>
    <bitfield id="DSEN" width="1" begin="9" end="9" resetval="0x1" description="Data Strobe, Data Strobe # , Read Data Valid, Read Data Strobe , Read Data Strobe Gate , Control Clock Gate and Clock Generator Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the corresponding block. Read Data Strobe, Read Data Strobe#, Read Data Strobe gate Enable: Enables, when set to 1" range="" rwaccess="RW"/>
    <bitfield id="DMEN" width="1" begin="8" end="8" resetval="0x1" description="Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered data output (D) slice. Read Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered read data input (Q) slice. Read Data Mask Enable: Enables, if set to 1, the read data path." range="" rwaccess="RW"/>
    <bitfield id="DQEN" width="8" begin="7" end="0" resetval="0xFF" description="Enables DQ corresponding to each bit in a byte" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0GCR2" acronym="DDRPHY_DX0GCR2" offset="0x708" width="32" description="DATX8 n General Configuration Register 2">
    <bitfield id="DXOEMODE" width="16" begin="31" end="16" resetval="0x0" description="Enables the OE mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DXTEMODE" width="16" begin="15" end="0" resetval="0x0" description="Enables the TE (ODT) mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0GCR3" acronym="DDRPHY_DX0GCR3" offset="0x70C" width="32" description="DATX8 n General Configuration Register 3">
    <bitfield id="OEBVT" width="1" begin="31" end="31" resetval="0x1" description="Output Enable BDL VT Compensation: Enables, if set the VT drift compensation of the output enable bit delay line." range="" rwaccess="RW"/>
    <bitfield id="TEBVT" width="1" begin="30" end="30" resetval="0x1" description="Termination Enable BDL VT Compensation: Enables, if set the VT drift compensation of the termination enable bit delay line." range="" rwaccess="RW"/>
    <bitfield id="RDBVT" width="1" begin="29" end="29" resetval="0x1" description="Read Data BDL VT Compensation: Enables, if set the VT drift compensation of the read data bit delay lines." range="" rwaccess="RW"/>
    <bitfield id="WDBVT" width="1" begin="28" end="28" resetval="0x1" description="Write Data BDL VT Compensation: Enables, if set the VT drift compensation of the write data bit delay lines." range="" rwaccess="RW"/>
    <bitfield id="RGLVT" width="1" begin="27" end="27" resetval="0x1" description="Read DQS Gating LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the read DQS gating LCDL." range="" rwaccess="RW"/>
    <bitfield id="RDLVT" width="1" begin="26" end="26" resetval="0x1" description="Read DQS LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the read DQS LCDL." range="" rwaccess="RW"/>
    <bitfield id="WDLVT" width="1" begin="25" end="25" resetval="0x1" description="Write DQ LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the write DQ LCDL." range="" rwaccess="RW"/>
    <bitfield id="WLLVT" width="1" begin="24" end="24" resetval="0x1" description="Write Leveling LCDL Delay VT Compensation: Enables, if set, the VT drift compensation of the write leveling LCDL." range="" rwaccess="RW"/>
    <bitfield id="RGSLVT" width="1" begin="23" end="23" resetval="0x1" description="Read DQS Gating Status LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the read DQS gating status LCDL." range="" rwaccess="RW"/>
    <bitfield id="PDRBVT" width="1" begin="22" end="22" resetval="0x1" description="Power Down Receiver BDL VT Compensation: Enables, if set the VT drift compensation of the power down receiver bit delay line." range="" rwaccess="RW"/>
    <bitfield id="DSNOEMODE" width="2" begin="21" end="20" resetval="0x0" description="Enables the OE mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DSNTEMODE" width="2" begin="19" end="18" resetval="0x0" description="Enables the TE mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DSNPDRMODE" width="2" begin="17" end="16" resetval="0x0" description="Enables the PDR mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DMOEMODE" width="2" begin="15" end="14" resetval="0x0" description="Enables the OE mode values for DM. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DMTEMODE" width="2" begin="13" end="12" resetval="0x0" description="Enables the TE mode values for DM. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DMPDRMODE" width="2" begin="11" end="10" resetval="0x0" description="Enables the PDR mode values for DM. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDSBVT" width="1" begin="8" end="8" resetval="0x1" description="Write Data Strobe BDL VT Compensation: Enables, if set the VT drift compensation of the write data strobe bit delay line." range="" rwaccess="RW"/>
    <bitfield id="DSOEMODE" width="2" begin="7" end="6" resetval="0x0" description="Enables the OE mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DSTEMODE" width="2" begin="5" end="4" resetval="0x0" description="Enables the TE mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DSPDRMODE" width="2" begin="3" end="2" resetval="0x2" description="Enables the PDR mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RDMBVT" width="1" begin="1" end="1" resetval="0x1" description="Read Data Mask BDL VT Compensation: Enables, if set the VT drift compensation of the read data mask bit delay lines." range="" rwaccess="RW"/>
    <bitfield id="WDMBVT" width="1" begin="0" end="0" resetval="0x1" description="Write Data Mask BDL VT Compensation: Enables, if set the VT drift compensation of the write data mask bit delay lines." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0GCR4" acronym="DDRPHY_DX0GCR4" offset="0x710" width="32" description="DATX8 n General Configuration Register 4">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Byte lane VREF IOM (Used only by D4MU IOs)" range="" rwaccess="R"/>
    <bitfield id="DXREFPEN" width="1" begin="28" end="28" resetval="0x0" description="Byte Lane VREF Pad Enable: Enables the pass gate between (to connect) VREF and PAD." range="" rwaccess="RW"/>
    <bitfield id="DXREFEEN" width="2" begin="27" end="26" resetval="0x3" description="Byte Lane External VREF Enable: Enables the generation of VREF value for external byte lane differential IO buffers." range="" rwaccess="RW"/>
    <bitfield id="DXREFSEN" width="1" begin="25" end="25" resetval="0x1" description="Byte Lane Single-End VREF Enable: Enables the generation of VREF value for internal byte lane single-end IO buffers. This is for DQSG loopback read gating path which is single ended. The Vref value is defined in DDRPHY_DXnGCR4[DXREFSSEL]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFESELRANGE" width="1" begin="23" end="23" resetval="0x0" description="External VREF generator REFSEL range select" range="" rwaccess="RW"/>
    <bitfield id="DXREFESEL" width="7" begin="22" end="16" resetval="0x0" description="Byte Lane External VREF Select: Selects the generated VREF value for external byte lane I/Os." range="" rwaccess="RW"/>
    <bitfield id="DXREFSSELRANGE" width="1" begin="15" end="15" resetval="0x0" description="Selects generated MVREFSE range used for PDQS IO (read DQS gate)" range="" rwaccess="RW"/>
    <bitfield id="DXREFSSEL" width="7" begin="14" end="8" resetval="0x0" description="Selects reference value for single ended comparator in PDQS IO (read DQS gate)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFIEN" width="4" begin="5" end="2" resetval="0xF" description="VREF Enable control for DQ IO (Single Ended) buffers of a byte lane. This applies to DQ and DM I/Os" range="" rwaccess="RW"/>
    <bitfield id="DXREFIMON" width="2" begin="1" end="0" resetval="0x0" description="VRMON control for DQ IO (Single Ended) buffers of a byte lane." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0GCR5" acronym="DDRPHY_DX0GCR5" offset="0x714" width="32" description="DATX8 n General Configuration Register 5">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR3" width="7" begin="30" end="24" resetval="0x9" description="Rank3: Select value of internally generated Vref for PDDRIO" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR2" width="7" begin="22" end="16" resetval="0x9" description="Rank2: Select value of internally generated Vref for PDDRIO" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR1" width="7" begin="14" end="8" resetval="0x9" description="Rank1: Select value of internally generated Vref for PDDRIO" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR0" width="7" begin="6" end="0" resetval="0x9" description="Rank0: Select value of internally generated Vref for PDDRIO" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0GCR6" acronym="DDRPHY_DX0GCR6" offset="0x718" width="32" description="DATX8 n General Configuration Register 6">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR3" width="6" begin="29" end="24" resetval="0x9" description="DRAM DQ VREF Select for Rank3: Selects the generated VREF value for external DRAM device.." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR2" width="6" begin="21" end="16" resetval="0x9" description="DRAM DQ VREF Select for Rank2: Selects the generated VREF value for external DRAM device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR1" width="6" begin="13" end="8" resetval="0x9" description="DRAM DQ VREF Select for Rank1: Selects the generated VREF value for external DRAM device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR0" width="6" begin="5" end="0" resetval="0x9" description="DRAM DQ VREF Select for Rank0: Selects the generated VREF value for external DRAM device." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0GCR7" acronym="DDRPHY_DX0GCR7" offset="0x71C" width="32" description="DATX8 n General Configuration Register 7">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DCALTYPE" width="1" begin="9" end="9" resetval="0x0" description="DDL Calibration Type: Select the algorithm in DDL Calibration. Select the algorithm as follows:" range="" rwaccess="RW"/>
    <bitfield id="DCALSVAL" width="9" begin="8" end="0" resetval="0x100" description="DDL Calibration Starting Value: Initial LCDL delay select value in DDL Calibration." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0DQMAP0" acronym="DDRPHY_DX0DQMAP0" offset="0x728" width="32" description="DATX8 n DQ/DM Mapping Register 0">
    <bitfield id="MAPOK" width="1" begin="31" end="31" resetval="0x1" description="Checksum bit. MAPOK is set to '1' if and only if all DQxMAP fields in DDRPHY_DXnDQMAP0 and DDRPHY_DXnDQMAP1 are uniquely set to values in the correct range (0 to 8)." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="30" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4MAP" width="4" begin="19" end="16" resetval="0x4" description="DQ bit 4 DATX8 slice mapping index. Value range of 0 to 8. See DQ0MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ3MAP" width="4" begin="15" end="12" resetval="0x3" description="DQ bit 3 DATX8 slice mapping index. Value range of 0 to 8. See DQ0MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ2MAP" width="4" begin="11" end="8" resetval="0x2" description="DQ bit 2 DATX8 slice mapping index. Value range of 0 to 8. See DQ0MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ1MAP" width="4" begin="7" end="4" resetval="0x1" description="DQ bit 1 DATX8 slice mapping index. Value range of 0 to 8. See DQ0MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ0MAP" width="4" begin="3" end="0" resetval="0x0" description="DQ bit 0 DATX8 slice mapping index. Value range of 0 to 8. The programmed value defines the DATX8 DQ/DM slice order that the byte lane DQ[0] bit is mapped to; for example, setting DQ0MAP to 0x5 will configure DQ[0] for this byte lane to be routed to the 6th DATX8 DQ slice counted from the bottom (or from the left in vertical slice implementations)." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0DQMAP1" acronym="DDRPHY_DX0DQMAP1" offset="0x72C" width="32" description="DATX8 n DQ/DM Mapping Register 1">
    <bitfield id="MAPOK" width="1" begin="31" end="31" resetval="0x1" description="Checksum bit. MAPOK is set to '1' if and only if all DQxMAP fields in DDRPHY_DXnDQMAP0 and DDRPHY_DXnDQMAP1 are uniquely set to values in the correct range (0 to 9)." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMMAP" width="4" begin="15" end="12" resetval="0x8" description="DM bit DATX8 slice mapping index. Value range of 0 to 8. See DQ5MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ7MAP" width="4" begin="11" end="8" resetval="0x7" description="DQ bit 7 DATX8 slice mapping index. Value range of 0 to 8. See DQ5MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ6MAP" width="4" begin="7" end="4" resetval="0x6" description="DQ bit 6 DATX8 slice mapping index. Value range of 0 to 8. See DQ5MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ5MAP" width="4" begin="3" end="0" resetval="0x5" description="DQ bit 5 DATX8 slice mapping index. Value range of 0 to 8. The programmed value defines the DATX8 DQ/DM slice order that the byte lane DQ[5] bit is mapped to; for example, setting DQ6MAP to 0x2 will configure DQ[5] for this byte lane to be routed to the 2nd DATX8 DQ slice counted from the bottom (or from the left in vertical slice implementations)." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0BDLR0" acronym="DDRPHY_DX0BDLR0" offset="0x740" width="32" description="DATX8 n Bit Delay Line Register 0">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ3WBD" width="6" begin="29" end="24" resetval="0x0" description="DQ3 Write Bit Delay: Delay select for the BDL on DQ3 write path" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ2WBD" width="6" begin="21" end="16" resetval="0x0" description="DQ2 Write Bit Delay: Delay select for the BDL on DQ2 write path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ1WBD" width="6" begin="13" end="8" resetval="0x0" description="DQ1 Write Bit Delay: Delay select for the BDL on DQ1 write path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ0WBD" width="6" begin="5" end="0" resetval="0x0" description="DQ0 Write Bit Delay: Delay select for the BDL on DQ0 write path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0BDLR1" acronym="DDRPHY_DX0BDLR1" offset="0x744" width="32" description="DATX8 n Bit Delay Line Register 1">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ7WBD" width="6" begin="29" end="24" resetval="0x0" description="DQ7 Write Bit Delay: Delay select for the BDL on DQ7 write path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ6WBD" width="6" begin="21" end="16" resetval="0x0" description="DQ6 Write Bit Delay: Delay select for the BDL on DQ6 write path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ5WBD" width="6" begin="13" end="8" resetval="0x0" description="DQ5 Write Bit Delay: Delay select for the BDL on DQ5 write path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4WBD" width="6" begin="5" end="0" resetval="0x0" description="DQ4 Write Bit Delay: Delay select for the BDL on DQ4 write path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0BDLR2" acronym="DDRPHY_DX0BDLR2" offset="0x748" width="32" description="DATX8 n Bit Delay Line Register 2">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSNWBD" width="6" begin="29" end="24" resetval="0x0" description="DQSN Write Bit Delay: Delay select for the BDL on DQSN write path" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSOEBD" width="6" begin="21" end="16" resetval="0x0" description="DQS/DM/DQ Output Enable Bit Delay: Delay select for the BDL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSWBD" width="6" begin="13" end="8" resetval="0x0" description="DQS Write Bit Delay: Delay select for the BDL on DQS write path" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMWBD" width="6" begin="5" end="0" resetval="0x0" description="DM Write Bit Delay: Delay select for the BDL on DM write path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0BDLR3" acronym="DDRPHY_DX0BDLR3" offset="0x750" width="32" description="DATX8 n Bit Delay Line Register 3">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ3RBD" width="6" begin="29" end="24" resetval="0x0" description="DQ3 Read Bit Delay: Delay select for the BDL on DQ3 read path" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ2RBD" width="6" begin="21" end="16" resetval="0x0" description="DQ2 Read Bit Delay: Delay select for the BDL on DQ2 read path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ1RBD" width="6" begin="13" end="8" resetval="0x0" description="DQ1 Read Bit Delay: Delay select for the BDL on DQ1 read path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ0RBD" width="6" begin="5" end="0" resetval="0x0" description="DQ0 Read Bit Delay: Delay select for the BDL on DQ0 read path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0BDLR4" acronym="DDRPHY_DX0BDLR4" offset="0x754" width="32" description="DATX8 n Bit Delay Line Register 4">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ7RBD" width="6" begin="29" end="24" resetval="0x0" description="DQ7 Read Bit Delay: Delay select for the BDL on DQ7 read path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ6RBD" width="6" begin="21" end="16" resetval="0x0" description="DQ6 Read Bit Delay: Delay select for the BDL on DQ6 read path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ5RBD" width="6" begin="13" end="8" resetval="0x0" description="DQ5 Read Bit Delay: Delay select for the BDL on DQ5 read path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4RBD" width="6" begin="5" end="0" resetval="0x0" description="DQ4 Read Bit Delay: Delay select for the BDL on DQ4 read path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0BDLR5" acronym="DDRPHY_DX0BDLR5" offset="0x758" width="32" description="DATX8 n Bit Delay Line Register 5">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMRBD" width="6" begin="5" end="0" resetval="0x0" description="DM Read Bit Delay: Delay select for the BDL on DM read path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0BDLR6" acronym="DDRPHY_DX0BDLR6" offset="0x760" width="32" description="DATX8 n Bit Delay Line Register 6">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TERBD" width="6" begin="21" end="16" resetval="0x0" description="Termination Enable Bit Delay: Delay select for the BDL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PDRBD" width="6" begin="13" end="8" resetval="0x0" description="Power down receiver Bit Delay: Delay select for the BDL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0LCDLR0" acronym="DDRPHY_DX0LCDLR0" offset="0x780" width="32" description="DATX8 n Local Calibrated Delay Line Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLD" width="9" begin="8" end="0" resetval="0x0" description="Write Leveling Delay: Delay select for the write leveling (WL) LCDL. This register is updated by hardware during write leveling." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0LCDLR1" acronym="DDRPHY_DX0LCDLR1" offset="0x784" width="32" description="DATX8 n Local Calibrated Delay Line Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDQD" width="9" begin="8" end="0" resetval="0x0" description="Write Data Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0LCDLR2" acronym="DDRPHY_DX0LCDLR2" offset="0x788" width="32" description="DATX8 n Local Calibrated Delay Line Register 2">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGD" width="9" begin="8" end="0" resetval="0x0" description="DQS Gating Delay: Delay select for the DQS gating (DQSG) LCDL This field is updated by hardware during:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0LCDLR3" acronym="DDRPHY_DX0LCDLR3" offset="0x78C" width="32" description="DATX8 n Local Calibrated Delay Line Register 3">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDQSD" width="9" begin="8" end="0" resetval="0x0" description="Read DQS Delay: Delay select for the read DQS (RDQS) LCDL. This field is updated by hardware in the following cases:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0LCDLR4" acronym="DDRPHY_DX0LCDLR4" offset="0x790" width="32" description="DATX8 n Local Calibrated Delay Line Register 4">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDQSND" width="9" begin="8" end="0" resetval="0x0" description="Read DQSN Delay: Delay select for the read DQSN (RDQSN) LCDL. This field is updated by hardware in the following cases:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0LCDLR5" acronym="DDRPHY_DX0LCDLR5" offset="0x794" width="32" description="DATX8 n Local Calibrated Delay Line Register 5">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGSD" width="9" begin="8" end="0" resetval="0x0" description="DQS Gate Status Delay: Delay select for the DQS gate status (DQSGS) LCDL." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0MDLR0" acronym="DDRPHY_DX0MDLR0" offset="0x7A0" width="32" description="DATX8 n Master Delay Line Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TPRD" width="9" begin="24" end="16" resetval="0x0" description="Target Period: Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="IPRD" width="9" begin="8" end="0" resetval="0x0" description="Initial Period: Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0MDLR1" acronym="DDRPHY_DX0MDLR1" offset="0x7A4" width="32" description="DATX8 n Master Delay Line Register 1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="MDLD" width="9" begin="8" end="0" resetval="0x0" description="MDL Delay: Delay select for the LCDL for the Master Delay Line." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0GTR0" acronym="DDRPHY_DX0GTR0" offset="0x7C0" width="32" description="DATX8 n General Timing Register 0">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDQSL" width="3" begin="26" end="24" resetval="0x0" description="DQ write path latency pipeline: Write data is pipelined by (WLSL + WDQSL). Total write data pipeline is: [Write leveling system latency] + WDQSL/2 DRAM clock periods This value is adjusted by LPDDR4 tDQS2DQ training and write eye centering. Any update in DDRPHY_DXnLCDLR1[WDQD] will update this field after 20 DDRSS_PHY_CTL_CLK clock cycles. Reading this field shows the number of pipelines (UI delays) written into DDRPHY_DXnLCDLR1[WDQD] field. Make sure content of this register field is not overwritten by the software." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="WLSL" width="4" begin="19" end="16" resetval="0x2" description="Write Leveling System Latency: Used to adjust the write latency after write leveling. This field is for the byte when in x8 mode Valid values:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="12" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DGSL" width="5" begin="4" end="0" resetval="0x0" description="DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data. This is used to compensate for board delays and other system delays. Power-up default is 0x00 (i.e. no extra clock cycles required). Valid values are 0 to 18 and each increment adds a half SDRAM CK period." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0RSR0" acronym="DDRPHY_DX0RSR0" offset="0x7D0" width="32" description="DATX8 n Rank Status Register 0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="QSGERR" width="16" begin="15" end="0" resetval="0x0" description="DQS Gate Training Error: Indicates if set that there is an error in DQS gate training of the byte in x8 mode One bit for each of the up to 16 ranks." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0RSR1" acronym="DDRPHY_DX0RSR1" offset="0x7D4" width="32" description="DATX8 n Rank Status Register 1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDLVLERR" width="16" begin="15" end="0" resetval="0x0" description="Read Leveling Error: Indicates, if set, that there is an error in read leveling training of the byte in x8 mode One bit for each of the up to 16 ranks." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0RSR2" acronym="DDRPHY_DX0RSR2" offset="0x7D8" width="32" description="DATX8 n Rank Status Register 2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLAWN" width="16" begin="15" end="0" resetval="0x0" description="Write Latency Adjustment &#8220;DQS off on some DQ lines&#8221; warning. One bit per rank indicates that, for that rank, the WLA algorithm found some DQ lines where the read data sequence did not match the expected comparison signatures. This is for the byte in x8 mode" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0RSR3" acronym="DDRPHY_DX0RSR3" offset="0x7DC" width="32" description="DATX8 n Rank Status Register 3">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLAERR" width="16" begin="15" end="0" resetval="0x0" description="Write Latency Adjustment error: Indicates, for each of the system ranks, that an error occurred in the WLA algorithm. This is for the byte in x8 mode" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0GSR0" acronym="DDRPHY_DX0GSR0" offset="0x7E0" width="32" description="DATX8 n General Status Register 0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLDQ" width="1" begin="30" end="30" resetval="0x0" description="Write Leveling DQ Status: Captures the write leveling DQ status from the DRAM during software write leveling." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="29" end="26" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="GDQSPRD" width="9" begin="25" end="17" resetval="0x0" description="Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated." range="" rwaccess="R"/>
    <bitfield id="DPLOCK" width="1" begin="16" end="16" resetval="0x0" description="DATX8 PLL Lock: Indicates, if set, that DATX8 PLL has locked. This is a direct status of the DATX8 PLL lock pin." range="" rwaccess="R"/>
    <bitfield id="WLPRD" width="9" begin="15" end="7" resetval="0x0" description="Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated." range="" rwaccess="R"/>
    <bitfield id="WLERR" width="1" begin="6" end="6" resetval="0x0" description="Write Leveling Error: Indicates, if set, that there is a write leveling error in the DATX8." range="" rwaccess="R"/>
    <bitfield id="WLDONE" width="1" begin="5" end="5" resetval="0x0" description="Write Leveling Done: Indicates, if set, that the DATX8 has completed write leveling." range="" rwaccess="R"/>
    <bitfield id="WLCAL" width="1" begin="4" end="4" resetval="0x0" description="Write Leveling Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line." range="" rwaccess="R"/>
    <bitfield id="GDQSCAL" width="1" begin="3" end="3" resetval="0x0" description="Read DQS gating Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL." range="" rwaccess="R"/>
    <bitfield id="RDQSNCAL" width="1" begin="2" end="2" resetval="0x0" description="Read DQS# Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL." range="" rwaccess="R"/>
    <bitfield id="RDQSCAL" width="1" begin="1" end="1" resetval="0x0" description="Read DQS Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL." range="" rwaccess="R"/>
    <bitfield id="WDQCAL" width="1" begin="0" end="0" resetval="0x0" description="Write DQ Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0GSR1" acronym="DDRPHY_DX0GSR1" offset="0x7E4" width="32" description="DATX8 n General Status Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DLTCODE" width="24" begin="24" end="1" resetval="0x0" description="Delay Line Test Code: Returns the code measured by the PHY control block that corresponds to the period of the DATX8 delay line digital test output." range="" rwaccess="R"/>
    <bitfield id="DLTDONE" width="1" begin="0" end="0" resetval="0x0" description="Delay Line Test Done: Indicates, if set, that the PHY control block has finished doing period measurement of the DATX8 delay line digital test output." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0GSR2" acronym="DDRPHY_DX0GSR2" offset="0x7E8" width="32" description="DATX8 n General Status Register 2">
    <bitfield id="GSDQSPRD" width="9" begin="31" end="23" resetval="0x0" description="Read DQS gating Status Period: Returns the DDR clock period measured by the read DQS gating status LCDL during calibration. This value is PVT compensated." range="" rwaccess="R"/>
    <bitfield id="GSDQSCAL" width="1" begin="22" end="22" resetval="0x0" description="Read DQS Gating Status Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating status LCDL." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SRDERR" width="1" begin="20" end="20" resetval="0x0" description="Static Read Error: Indicates, if set, that the DATX8 has encountered an error during execution of the static read training. Static read training not supported in this release." range="" rwaccess="R"/>
    <bitfield id="DQS2DQERR" width="8" begin="19" end="12" resetval="0x0" description="Write DQS2DQ training error: Indicates, if set, that the DATX8 has encountered an error during execution of the write DQS2DQ training Each 2 bits indicate error on one rank. (e.g. bits [13:12] shows error on rank 0) Status encoding are:" range="" rwaccess="R"/>
    <bitfield id="ESTAT" width="4" begin="11" end="8" resetval="0x0" description="Error Status: If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution." range="" rwaccess="R"/>
    <bitfield id="WEWN" width="1" begin="7" end="7" resetval="0x0" description="Write Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write eye centering training." range="" rwaccess="R"/>
    <bitfield id="WEERR" width="1" begin="6" end="6" resetval="0x0" description="Write Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write eye centering training." range="" rwaccess="R"/>
    <bitfield id="REWN" width="1" begin="5" end="5" resetval="0x0" description="Read Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read eye centering training." range="" rwaccess="R"/>
    <bitfield id="REERR" width="1" begin="4" end="4" resetval="0x0" description="Read Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read eye centering training." range="" rwaccess="R"/>
    <bitfield id="WDWN" width="1" begin="3" end="3" resetval="0x0" description="Write Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write bit deskew training." range="" rwaccess="R"/>
    <bitfield id="WDERR" width="1" begin="2" end="2" resetval="0x0" description="Write Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write bit deskew training." range="" rwaccess="R"/>
    <bitfield id="RDWN" width="1" begin="1" end="1" resetval="0x0" description="Read Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read bit deskew training." range="" rwaccess="R"/>
    <bitfield id="RDERR" width="1" begin="0" end="0" resetval="0x0" description="Read Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read bit deskew training." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0GSR3" acronym="DDRPHY_DX0GSR3" offset="0x7EC" width="32" description="DATX8 n General Status Register 3">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ESTAT" width="3" begin="26" end="24" resetval="0x0" description="VREF Training Error Status Code: Indicates which phase of error check failed. Valid status encodings are: ESTAT[0] = Init vref check failed. ESTAT[1] = Final check for DRAM VREF failed ESTAT[2] = Final check for Host VREF failed." range="" rwaccess="R"/>
    <bitfield id="DVWRN" width="4" begin="23" end="20" resetval="0x0" description="DRAM VREF Training Warning: Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank." range="" rwaccess="R"/>
    <bitfield id="DVERR" width="4" begin="19" end="16" resetval="0x0" description="DRAM VREF Training Error: Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank." range="" rwaccess="R"/>
    <bitfield id="HVWRN" width="4" begin="15" end="12" resetval="0x0" description="Host VREF Training Warning: Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank." range="" rwaccess="R"/>
    <bitfield id="HVERR" width="4" begin="11" end="8" resetval="0x0" description="Host VREF Training Error: Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SRDPC" width="2" begin="1" end="0" resetval="0x0" description="Static Read Delay Pass Count: This read only field provides information regarding the trained RDDLY value in DDRPHY_DXnGCR0[23:20]. Valid status encodings are:" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0GSR4" acronym="DDRPHY_DX0GSR4" offset="0x7F0" width="32" description="DATX8 n General Status Register 4">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="25" end="17" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0GSR5" acronym="DDRPHY_DX0GSR5" offset="0x7F4" width="32" description="DATX8 n General Status Register 5">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="19" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0GSR6" acronym="DDRPHY_DX0GSR6" offset="0x7F8" width="32" description="DATX8 n General Status Register 6">
    <bitfield id="DBDQ" width="8" begin="31" end="24" resetval="0x0" description="Capture DB DQ[7:0], bits [31:28] is for DQ[7:4] for upper nibble, bits [27:24] is for DQ[3:0] for lower nibble. This Register bits is used for software based LPDDR3 CA training and Software based LPDDR4 Command Bus Training." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1GCR0" acronym="DDRPHY_DX1GCR0" offset="0x800" width="32" description="DATX8 n General Configuration Register 0">
    <bitfield id="CALBYP" width="1" begin="31" end="31" resetval="0x0" description="Calibration Bypass: Prevents, if set, period measurement calibration from automatically triggering after PHY initialization." range="" rwaccess="RW"/>
    <bitfield id="MDLEN" width="1" begin="30" end="30" resetval="0x1" description="Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is combined with the common DATX8 MDL enable bit." range="" rwaccess="RW"/>
    <bitfield id="CODTSHFT" width="2" begin="29" end="28" resetval="0x0" description="Configurable ODT(TE) phase shift applicable only when DDRPHY_DX8SLnDXCTL2[CRDEN] = 1'b1." range="" rwaccess="RW"/>
    <bitfield id="DQSDCC" width="4" begin="27" end="24" resetval="0x0" description="DQS Duty Cycle Correction" range="" rwaccess="RW"/>
    <bitfield id="RDDLY" width="4" begin="23" end="20" resetval="0x7" description="Number of Cycles (in terms of ctl_rd_clk) to generate ctl_dx_get_static_rd input for the respective byte lane of the PHY. Valid only when RDMODE is set as static response mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="19" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSNSEPDR" width="1" begin="13" end="13" resetval="0x0" description="DQSNSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQSN gate. This bit controls the PDRSE pin on the PDQS cell." range="" rwaccess="RW"/>
    <bitfield id="DQSSEPDR" width="1" begin="12" end="12" resetval="0x0" description="DQSSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQS gate. This bit controls the PDRSE pin on the PDQS cell." range="" rwaccess="RW"/>
    <bitfield id="RTTOAL" width="1" begin="11" end="11" resetval="0x0" description="RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RTTOH" width="2" begin="10" end="9" resetval="0x1" description="RTT Output Hold: Indicates the number of clock cycles, which range from 2 - 5, after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to &#8216;0&#8217;) when using dynamic ODT control. ODT is disabled almost RTTOH clock cycles after the read postamble." range="" rwaccess="RW"/>
    <bitfield id="CPDRSHFT" width="2" begin="8" end="7" resetval="0x0" description="Configurable PDR phase shift. applicable only when DDRPHY_DX8SLnDXCTL2[CRDEN] = 1'b1." range="" rwaccess="RW"/>
    <bitfield id="DQSRPD" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DQSGPDR" width="1" begin="5" end="5" resetval="0x0" description="DQSG Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQS gate." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGODT" width="1" begin="3" end="3" resetval="0x0" description="DQSG On-Die Termination: Enables, when set, the on-die termination (TE pin) on the I/O for DQS gate. Note that in typical usage, DQSGOE will always be on, rendering this control bit meaningless." range="" rwaccess="RW"/>
    <bitfield id="DQSGOE" width="1" begin="2" end="2" resetval="0x1" description="DQSG Output Enable: Enables, when set, the output driver (OE pin) on the I/O for DQS gate." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1GCR1" acronym="DDRPHY_DX1GCR1" offset="0x804" width="32" description="DATX8 n General Configuration Register 1">
    <bitfield id="DXPDRMODE" width="16" begin="31" end="16" resetval="0x0" description="Enables the PDR mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="QSNSEL" width="1" begin="14" end="14" resetval="0x1" description="Selects the delayed or non-delayed read data strobe #" range="" rwaccess="RW"/>
    <bitfield id="QSSEL" width="1" begin="13" end="13" resetval="0x1" description="Selects the delayed or non-delayed read data strobe" range="" rwaccess="RW"/>
    <bitfield id="OEEN" width="1" begin="12" end="12" resetval="0x1" description="Output Enable Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the I/O output enable (D) slice" range="" rwaccess="RW"/>
    <bitfield id="PDREN" width="1" begin="11" end="11" resetval="0x1" description="I/O Power-Down Receiver Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the I/O power-down receiver (D) slice." range="" rwaccess="RW"/>
    <bitfield id="TEEN" width="1" begin="10" end="10" resetval="0x1" description="I/O Terminate Enable Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the I/O terminate enable (D) slice." range="" rwaccess="RW"/>
    <bitfield id="DSEN" width="1" begin="9" end="9" resetval="0x1" description="Data Strobe, Data Strobe # , Read Data Valid, Read Data Strobe , Read Data Strobe Gate , Control Clock Gate and Clock Generator Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the corresponding block. Read Data Strobe, Read Data Strobe#, Read Data Strobe gate Enable: Enables, when set to 1" range="" rwaccess="RW"/>
    <bitfield id="DMEN" width="1" begin="8" end="8" resetval="0x1" description="Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered data output (D) slice. Read Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered read data input (Q) slice. Read Data Mask Enable: Enables, if set to 1, the read data path." range="" rwaccess="RW"/>
    <bitfield id="DQEN" width="8" begin="7" end="0" resetval="0xFF" description="Enables DQ corresponding to each bit in a byte" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1GCR2" acronym="DDRPHY_DX1GCR2" offset="0x808" width="32" description="DATX8 n General Configuration Register 2">
    <bitfield id="DXOEMODE" width="16" begin="31" end="16" resetval="0x0" description="Enables the OE mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DXTEMODE" width="16" begin="15" end="0" resetval="0x0" description="Enables the TE (ODT) mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1GCR3" acronym="DDRPHY_DX1GCR3" offset="0x80C" width="32" description="DATX8 n General Configuration Register 3">
    <bitfield id="OEBVT" width="1" begin="31" end="31" resetval="0x1" description="Output Enable BDL VT Compensation: Enables, if set the VT drift compensation of the output enable bit delay line." range="" rwaccess="RW"/>
    <bitfield id="TEBVT" width="1" begin="30" end="30" resetval="0x1" description="Termination Enable BDL VT Compensation: Enables, if set the VT drift compensation of the termination enable bit delay line." range="" rwaccess="RW"/>
    <bitfield id="RDBVT" width="1" begin="29" end="29" resetval="0x1" description="Read Data BDL VT Compensation: Enables, if set the VT drift compensation of the read data bit delay lines." range="" rwaccess="RW"/>
    <bitfield id="WDBVT" width="1" begin="28" end="28" resetval="0x1" description="Write Data BDL VT Compensation: Enables, if set the VT drift compensation of the write data bit delay lines." range="" rwaccess="RW"/>
    <bitfield id="RGLVT" width="1" begin="27" end="27" resetval="0x1" description="Read DQS Gating LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the read DQS gating LCDL." range="" rwaccess="RW"/>
    <bitfield id="RDLVT" width="1" begin="26" end="26" resetval="0x1" description="Read DQS LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the read DQS LCDL." range="" rwaccess="RW"/>
    <bitfield id="WDLVT" width="1" begin="25" end="25" resetval="0x1" description="Write DQ LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the write DQ LCDL." range="" rwaccess="RW"/>
    <bitfield id="WLLVT" width="1" begin="24" end="24" resetval="0x1" description="Write Leveling LCDL Delay VT Compensation: Enables, if set, the VT drift compensation of the write leveling LCDL." range="" rwaccess="RW"/>
    <bitfield id="RGSLVT" width="1" begin="23" end="23" resetval="0x1" description="Read DQS Gating Status LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the read DQS gating status LCDL." range="" rwaccess="RW"/>
    <bitfield id="PDRBVT" width="1" begin="22" end="22" resetval="0x1" description="Power Down Receiver BDL VT Compensation: Enables, if set the VT drift compensation of the power down receiver bit delay line." range="" rwaccess="RW"/>
    <bitfield id="DSNOEMODE" width="2" begin="21" end="20" resetval="0x0" description="Enables the OE mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DSNTEMODE" width="2" begin="19" end="18" resetval="0x0" description="Enables the TE mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DSNPDRMODE" width="2" begin="17" end="16" resetval="0x0" description="Enables the PDR mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DMOEMODE" width="2" begin="15" end="14" resetval="0x0" description="Enables the OE mode values for DM. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DMTEMODE" width="2" begin="13" end="12" resetval="0x0" description="Enables the TE mode values for DM. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DMPDRMODE" width="2" begin="11" end="10" resetval="0x0" description="Enables the PDR mode values for DM. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDSBVT" width="1" begin="8" end="8" resetval="0x1" description="Write Data Strobe BDL VT Compensation: Enables, if set the VT drift compensation of the write data strobe bit delay line." range="" rwaccess="RW"/>
    <bitfield id="DSOEMODE" width="2" begin="7" end="6" resetval="0x0" description="Enables the OE mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DSTEMODE" width="2" begin="5" end="4" resetval="0x0" description="Enables the TE mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DSPDRMODE" width="2" begin="3" end="2" resetval="0x2" description="Enables the PDR mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RDMBVT" width="1" begin="1" end="1" resetval="0x1" description="Read Data Mask BDL VT Compensation: Enables, if set the VT drift compensation of the read data mask bit delay lines." range="" rwaccess="RW"/>
    <bitfield id="WDMBVT" width="1" begin="0" end="0" resetval="0x1" description="Write Data Mask BDL VT Compensation: Enables, if set the VT drift compensation of the write data mask bit delay lines." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1GCR4" acronym="DDRPHY_DX1GCR4" offset="0x810" width="32" description="DATX8 n General Configuration Register 4">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Byte lane VREF IOM (Used only by D4MU IOs)" range="" rwaccess="R"/>
    <bitfield id="DXREFPEN" width="1" begin="28" end="28" resetval="0x0" description="Byte Lane VREF Pad Enable: Enables the pass gate between (to connect) VREF and PAD." range="" rwaccess="RW"/>
    <bitfield id="DXREFEEN" width="2" begin="27" end="26" resetval="0x3" description="Byte Lane External VREF Enable: Enables the generation of VREF value for external byte lane differential IO buffers." range="" rwaccess="RW"/>
    <bitfield id="DXREFSEN" width="1" begin="25" end="25" resetval="0x1" description="Byte Lane Single-End VREF Enable: Enables the generation of VREF value for internal byte lane single-end IO buffers. This is for DQSG loopback read gating path which is single ended. The Vref value is defined in DDRPHY_DXnGCR4[DXREFSSEL]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFESELRANGE" width="1" begin="23" end="23" resetval="0x0" description="External VREF generator REFSEL range select" range="" rwaccess="RW"/>
    <bitfield id="DXREFESEL" width="7" begin="22" end="16" resetval="0x0" description="Byte Lane External VREF Select: Selects the generated VREF value for external byte lane I/Os." range="" rwaccess="RW"/>
    <bitfield id="DXREFSSELRANGE" width="1" begin="15" end="15" resetval="0x0" description="Selects generated MVREFSE range used for PDQS IO (read DQS gate)" range="" rwaccess="RW"/>
    <bitfield id="DXREFSSEL" width="7" begin="14" end="8" resetval="0x0" description="Selects reference value for single ended comparator in PDQS IO (read DQS gate)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFIEN" width="4" begin="5" end="2" resetval="0xF" description="VREF Enable control for DQ IO (Single Ended) buffers of a byte lane. This applies to DQ and DM I/Os" range="" rwaccess="RW"/>
    <bitfield id="DXREFIMON" width="2" begin="1" end="0" resetval="0x0" description="VRMON control for DQ IO (Single Ended) buffers of a byte lane." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1GCR5" acronym="DDRPHY_DX1GCR5" offset="0x814" width="32" description="DATX8 n General Configuration Register 5">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR3" width="7" begin="30" end="24" resetval="0x9" description="Rank3: Select value of internally generated Vref for PDDRIO" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR2" width="7" begin="22" end="16" resetval="0x9" description="Rank2: Select value of internally generated Vref for PDDRIO" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR1" width="7" begin="14" end="8" resetval="0x9" description="Rank1: Select value of internally generated Vref for PDDRIO" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR0" width="7" begin="6" end="0" resetval="0x9" description="Rank0: Select value of internally generated Vref for PDDRIO" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1GCR6" acronym="DDRPHY_DX1GCR6" offset="0x818" width="32" description="DATX8 n General Configuration Register 6">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR3" width="6" begin="29" end="24" resetval="0x9" description="DRAM DQ VREF Select for Rank3: Selects the generated VREF value for external DRAM device.." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR2" width="6" begin="21" end="16" resetval="0x9" description="DRAM DQ VREF Select for Rank2: Selects the generated VREF value for external DRAM device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR1" width="6" begin="13" end="8" resetval="0x9" description="DRAM DQ VREF Select for Rank1: Selects the generated VREF value for external DRAM device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR0" width="6" begin="5" end="0" resetval="0x9" description="DRAM DQ VREF Select for Rank0: Selects the generated VREF value for external DRAM device." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1GCR7" acronym="DDRPHY_DX1GCR7" offset="0x81C" width="32" description="DATX8 n General Configuration Register 7">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DCALTYPE" width="1" begin="9" end="9" resetval="0x0" description="DDL Calibration Type: Select the algorithm in DDL Calibration. Select the algorithm as follows:" range="" rwaccess="RW"/>
    <bitfield id="DCALSVAL" width="9" begin="8" end="0" resetval="0x100" description="DDL Calibration Starting Value: Initial LCDL delay select value in DDL Calibration." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1DQMAP0" acronym="DDRPHY_DX1DQMAP0" offset="0x828" width="32" description="DATX8 n DQ/DM Mapping Register 0">
    <bitfield id="MAPOK" width="1" begin="31" end="31" resetval="0x1" description="Checksum bit. MAPOK is set to '1' if and only if all DQxMAP fields in DDRPHY_DXnDQMAP0 and DDRPHY_DXnDQMAP1 are uniquely set to values in the correct range (0 to 8)." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="30" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4MAP" width="4" begin="19" end="16" resetval="0x4" description="DQ bit 4 DATX8 slice mapping index. Value range of 0 to 8. See DQ0MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ3MAP" width="4" begin="15" end="12" resetval="0x3" description="DQ bit 3 DATX8 slice mapping index. Value range of 0 to 8. See DQ0MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ2MAP" width="4" begin="11" end="8" resetval="0x2" description="DQ bit 2 DATX8 slice mapping index. Value range of 0 to 8. See DQ0MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ1MAP" width="4" begin="7" end="4" resetval="0x1" description="DQ bit 1 DATX8 slice mapping index. Value range of 0 to 8. See DQ0MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ0MAP" width="4" begin="3" end="0" resetval="0x0" description="DQ bit 0 DATX8 slice mapping index. Value range of 0 to 8. The programmed value defines the DATX8 DQ/DM slice order that the byte lane DQ[0] bit is mapped to; for example, setting DQ0MAP to 0x5 will configure DQ[0] for this byte lane to be routed to the 6th DATX8 DQ slice counted from the bottom (or from the left in vertical slice implementations)." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1DQMAP1" acronym="DDRPHY_DX1DQMAP1" offset="0x82C" width="32" description="DATX8 n DQ/DM Mapping Register 1">
    <bitfield id="MAPOK" width="1" begin="31" end="31" resetval="0x1" description="Checksum bit. MAPOK is set to '1' if and only if all DQxMAP fields in DDRPHY_DXnDQMAP0 and DDRPHY_DXnDQMAP1 are uniquely set to values in the correct range (0 to 9)." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMMAP" width="4" begin="15" end="12" resetval="0x8" description="DM bit DATX8 slice mapping index. Value range of 0 to 8. See DQ5MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ7MAP" width="4" begin="11" end="8" resetval="0x7" description="DQ bit 7 DATX8 slice mapping index. Value range of 0 to 8. See DQ5MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ6MAP" width="4" begin="7" end="4" resetval="0x6" description="DQ bit 6 DATX8 slice mapping index. Value range of 0 to 8. See DQ5MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ5MAP" width="4" begin="3" end="0" resetval="0x5" description="DQ bit 5 DATX8 slice mapping index. Value range of 0 to 8. The programmed value defines the DATX8 DQ/DM slice order that the byte lane DQ[5] bit is mapped to; for example, setting DQ6MAP to 0x2 will configure DQ[5] for this byte lane to be routed to the 2nd DATX8 DQ slice counted from the bottom (or from the left in vertical slice implementations)." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1BDLR0" acronym="DDRPHY_DX1BDLR0" offset="0x840" width="32" description="DATX8 n Bit Delay Line Register 0">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ3WBD" width="6" begin="29" end="24" resetval="0x0" description="DQ3 Write Bit Delay: Delay select for the BDL on DQ3 write path" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ2WBD" width="6" begin="21" end="16" resetval="0x0" description="DQ2 Write Bit Delay: Delay select for the BDL on DQ2 write path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ1WBD" width="6" begin="13" end="8" resetval="0x0" description="DQ1 Write Bit Delay: Delay select for the BDL on DQ1 write path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ0WBD" width="6" begin="5" end="0" resetval="0x0" description="DQ0 Write Bit Delay: Delay select for the BDL on DQ0 write path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1BDLR1" acronym="DDRPHY_DX1BDLR1" offset="0x844" width="32" description="DATX8 n Bit Delay Line Register 1">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ7WBD" width="6" begin="29" end="24" resetval="0x0" description="DQ7 Write Bit Delay: Delay select for the BDL on DQ7 write path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ6WBD" width="6" begin="21" end="16" resetval="0x0" description="DQ6 Write Bit Delay: Delay select for the BDL on DQ6 write path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ5WBD" width="6" begin="13" end="8" resetval="0x0" description="DQ5 Write Bit Delay: Delay select for the BDL on DQ5 write path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4WBD" width="6" begin="5" end="0" resetval="0x0" description="DQ4 Write Bit Delay: Delay select for the BDL on DQ4 write path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1BDLR2" acronym="DDRPHY_DX1BDLR2" offset="0x848" width="32" description="DATX8 n Bit Delay Line Register 2">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSNWBD" width="6" begin="29" end="24" resetval="0x0" description="DQSN Write Bit Delay: Delay select for the BDL on DQSN write path" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSOEBD" width="6" begin="21" end="16" resetval="0x0" description="DQS/DM/DQ Output Enable Bit Delay: Delay select for the BDL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSWBD" width="6" begin="13" end="8" resetval="0x0" description="DQS Write Bit Delay: Delay select for the BDL on DQS write path" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMWBD" width="6" begin="5" end="0" resetval="0x0" description="DM Write Bit Delay: Delay select for the BDL on DM write path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1BDLR3" acronym="DDRPHY_DX1BDLR3" offset="0x850" width="32" description="DATX8 n Bit Delay Line Register 3">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ3RBD" width="6" begin="29" end="24" resetval="0x0" description="DQ3 Read Bit Delay: Delay select for the BDL on DQ3 read path" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ2RBD" width="6" begin="21" end="16" resetval="0x0" description="DQ2 Read Bit Delay: Delay select for the BDL on DQ2 read path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ1RBD" width="6" begin="13" end="8" resetval="0x0" description="DQ1 Read Bit Delay: Delay select for the BDL on DQ1 read path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ0RBD" width="6" begin="5" end="0" resetval="0x0" description="DQ0 Read Bit Delay: Delay select for the BDL on DQ0 read path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1BDLR4" acronym="DDRPHY_DX1BDLR4" offset="0x854" width="32" description="DATX8 n Bit Delay Line Register 4">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ7RBD" width="6" begin="29" end="24" resetval="0x0" description="DQ7 Read Bit Delay: Delay select for the BDL on DQ7 read path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ6RBD" width="6" begin="21" end="16" resetval="0x0" description="DQ6 Read Bit Delay: Delay select for the BDL on DQ6 read path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ5RBD" width="6" begin="13" end="8" resetval="0x0" description="DQ5 Read Bit Delay: Delay select for the BDL on DQ5 read path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4RBD" width="6" begin="5" end="0" resetval="0x0" description="DQ4 Read Bit Delay: Delay select for the BDL on DQ4 read path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1BDLR5" acronym="DDRPHY_DX1BDLR5" offset="0x858" width="32" description="DATX8 n Bit Delay Line Register 5">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMRBD" width="6" begin="5" end="0" resetval="0x0" description="DM Read Bit Delay: Delay select for the BDL on DM read path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1BDLR6" acronym="DDRPHY_DX1BDLR6" offset="0x860" width="32" description="DATX8 n Bit Delay Line Register 6">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TERBD" width="6" begin="21" end="16" resetval="0x0" description="Termination Enable Bit Delay: Delay select for the BDL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PDRBD" width="6" begin="13" end="8" resetval="0x0" description="Power down receiver Bit Delay: Delay select for the BDL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1LCDLR0" acronym="DDRPHY_DX1LCDLR0" offset="0x880" width="32" description="DATX8 n Local Calibrated Delay Line Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLD" width="9" begin="8" end="0" resetval="0x0" description="Write Leveling Delay: Delay select for the write leveling (WL) LCDL. This register is updated by hardware during write leveling." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1LCDLR1" acronym="DDRPHY_DX1LCDLR1" offset="0x884" width="32" description="DATX8 n Local Calibrated Delay Line Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDQD" width="9" begin="8" end="0" resetval="0x0" description="Write Data Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1LCDLR2" acronym="DDRPHY_DX1LCDLR2" offset="0x888" width="32" description="DATX8 n Local Calibrated Delay Line Register 2">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGD" width="9" begin="8" end="0" resetval="0x0" description="DQS Gating Delay: Delay select for the DQS gating (DQSG) LCDL This field is updated by hardware during:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1LCDLR3" acronym="DDRPHY_DX1LCDLR3" offset="0x88C" width="32" description="DATX8 n Local Calibrated Delay Line Register 3">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDQSD" width="9" begin="8" end="0" resetval="0x0" description="Read DQS Delay: Delay select for the read DQS (RDQS) LCDL. This field is updated by hardware in the following cases:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1LCDLR4" acronym="DDRPHY_DX1LCDLR4" offset="0x890" width="32" description="DATX8 n Local Calibrated Delay Line Register 4">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDQSND" width="9" begin="8" end="0" resetval="0x0" description="Read DQSN Delay: Delay select for the read DQSN (RDQSN) LCDL. This field is updated by hardware in the following cases:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1LCDLR5" acronym="DDRPHY_DX1LCDLR5" offset="0x894" width="32" description="DATX8 n Local Calibrated Delay Line Register 5">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGSD" width="9" begin="8" end="0" resetval="0x0" description="DQS Gate Status Delay: Delay select for the DQS gate status (DQSGS) LCDL." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1MDLR0" acronym="DDRPHY_DX1MDLR0" offset="0x8A0" width="32" description="DATX8 n Master Delay Line Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TPRD" width="9" begin="24" end="16" resetval="0x0" description="Target Period: Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="IPRD" width="9" begin="8" end="0" resetval="0x0" description="Initial Period: Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1MDLR1" acronym="DDRPHY_DX1MDLR1" offset="0x8A4" width="32" description="DATX8 n Master Delay Line Register 1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="MDLD" width="9" begin="8" end="0" resetval="0x0" description="MDL Delay: Delay select for the LCDL for the Master Delay Line." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1GTR0" acronym="DDRPHY_DX1GTR0" offset="0x8C0" width="32" description="DATX8 n General Timing Register 0">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDQSL" width="3" begin="26" end="24" resetval="0x0" description="DQ write path latency pipeline: Write data is pipelined by (WLSL + WDQSL). Total write data pipeline is: [Write leveling system latency] + WDQSL/2 DRAM clock periods This value is adjusted by LPDDR4 tDQS2DQ training and write eye centering. Any update in DDRPHY_DXnLCDLR1[WDQD] will update this field after 20 DDRSS_PHY_CTL_CLK clock cycles. Reading this field shows the number of pipelines (UI delays) written into DDRPHY_DXnLCDLR1[WDQD] field. Make sure content of this register field is not overwritten by the software." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="WLSL" width="4" begin="19" end="16" resetval="0x2" description="Write Leveling System Latency: Used to adjust the write latency after write leveling. This field is for the byte when in x8 mode Valid values:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="12" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DGSL" width="5" begin="4" end="0" resetval="0x0" description="DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data. This is used to compensate for board delays and other system delays. Power-up default is 0x00 (i.e. no extra clock cycles required). Valid values are 0 to 18 and each increment adds a half SDRAM CK period." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1RSR0" acronym="DDRPHY_DX1RSR0" offset="0x8D0" width="32" description="DATX8 n Rank Status Register 0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="QSGERR" width="16" begin="15" end="0" resetval="0x0" description="DQS Gate Training Error: Indicates if set that there is an error in DQS gate training of the byte in x8 mode One bit for each of the up to 16 ranks." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1RSR1" acronym="DDRPHY_DX1RSR1" offset="0x8D4" width="32" description="DATX8 n Rank Status Register 1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDLVLERR" width="16" begin="15" end="0" resetval="0x0" description="Read Leveling Error: Indicates, if set, that there is an error in read leveling training of the byte in x8 mode One bit for each of the up to 16 ranks." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1RSR2" acronym="DDRPHY_DX1RSR2" offset="0x8D8" width="32" description="DATX8 n Rank Status Register 2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLAWN" width="16" begin="15" end="0" resetval="0x0" description="Write Latency Adjustment &#8220;DQS off on some DQ lines&#8221; warning. One bit per rank indicates that, for that rank, the WLA algorithm found some DQ lines where the read data sequence did not match the expected comparison signatures. This is for the byte in x8 mode" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1RSR3" acronym="DDRPHY_DX1RSR3" offset="0x8DC" width="32" description="DATX8 n Rank Status Register 3">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLAERR" width="16" begin="15" end="0" resetval="0x0" description="Write Latency Adjustment error: Indicates, for each of the system ranks, that an error occurred in the WLA algorithm. This is for the byte in x8 mode" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1GSR0" acronym="DDRPHY_DX1GSR0" offset="0x8E0" width="32" description="DATX8 n General Status Register 0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLDQ" width="1" begin="30" end="30" resetval="0x0" description="Write Leveling DQ Status: Captures the write leveling DQ status from the DRAM during software write leveling." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="29" end="26" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="GDQSPRD" width="9" begin="25" end="17" resetval="0x0" description="Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated." range="" rwaccess="R"/>
    <bitfield id="DPLOCK" width="1" begin="16" end="16" resetval="0x0" description="DATX8 PLL Lock: Indicates, if set, that DATX8 PLL has locked. This is a direct status of the DATX8 PLL lock pin." range="" rwaccess="R"/>
    <bitfield id="WLPRD" width="9" begin="15" end="7" resetval="0x0" description="Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated." range="" rwaccess="R"/>
    <bitfield id="WLERR" width="1" begin="6" end="6" resetval="0x0" description="Write Leveling Error: Indicates, if set, that there is a write leveling error in the DATX8." range="" rwaccess="R"/>
    <bitfield id="WLDONE" width="1" begin="5" end="5" resetval="0x0" description="Write Leveling Done: Indicates, if set, that the DATX8 has completed write leveling." range="" rwaccess="R"/>
    <bitfield id="WLCAL" width="1" begin="4" end="4" resetval="0x0" description="Write Leveling Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line." range="" rwaccess="R"/>
    <bitfield id="GDQSCAL" width="1" begin="3" end="3" resetval="0x0" description="Read DQS gating Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL." range="" rwaccess="R"/>
    <bitfield id="RDQSNCAL" width="1" begin="2" end="2" resetval="0x0" description="Read DQS# Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL." range="" rwaccess="R"/>
    <bitfield id="RDQSCAL" width="1" begin="1" end="1" resetval="0x0" description="Read DQS Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL." range="" rwaccess="R"/>
    <bitfield id="WDQCAL" width="1" begin="0" end="0" resetval="0x0" description="Write DQ Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1GSR1" acronym="DDRPHY_DX1GSR1" offset="0x8E4" width="32" description="DATX8 n General Status Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DLTCODE" width="24" begin="24" end="1" resetval="0x0" description="Delay Line Test Code: Returns the code measured by the PHY control block that corresponds to the period of the DATX8 delay line digital test output." range="" rwaccess="R"/>
    <bitfield id="DLTDONE" width="1" begin="0" end="0" resetval="0x0" description="Delay Line Test Done: Indicates, if set, that the PHY control block has finished doing period measurement of the DATX8 delay line digital test output." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1GSR2" acronym="DDRPHY_DX1GSR2" offset="0x8E8" width="32" description="DATX8 n General Status Register 2">
    <bitfield id="GSDQSPRD" width="9" begin="31" end="23" resetval="0x0" description="Read DQS gating Status Period: Returns the DDR clock period measured by the read DQS gating status LCDL during calibration. This value is PVT compensated." range="" rwaccess="R"/>
    <bitfield id="GSDQSCAL" width="1" begin="22" end="22" resetval="0x0" description="Read DQS Gating Status Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating status LCDL." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SRDERR" width="1" begin="20" end="20" resetval="0x0" description="Static Read Error: Indicates, if set, that the DATX8 has encountered an error during execution of the static read training. Static read training not supported in this release." range="" rwaccess="R"/>
    <bitfield id="DQS2DQERR" width="8" begin="19" end="12" resetval="0x0" description="Write DQS2DQ training error: Indicates, if set, that the DATX8 has encountered an error during execution of the write DQS2DQ training Each 2 bits indicate error on one rank. (e.g. bits [13:12] shows error on rank 0) Status encoding are:" range="" rwaccess="R"/>
    <bitfield id="ESTAT" width="4" begin="11" end="8" resetval="0x0" description="Error Status: If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution." range="" rwaccess="R"/>
    <bitfield id="WEWN" width="1" begin="7" end="7" resetval="0x0" description="Write Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write eye centering training." range="" rwaccess="R"/>
    <bitfield id="WEERR" width="1" begin="6" end="6" resetval="0x0" description="Write Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write eye centering training." range="" rwaccess="R"/>
    <bitfield id="REWN" width="1" begin="5" end="5" resetval="0x0" description="Read Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read eye centering training." range="" rwaccess="R"/>
    <bitfield id="REERR" width="1" begin="4" end="4" resetval="0x0" description="Read Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read eye centering training." range="" rwaccess="R"/>
    <bitfield id="WDWN" width="1" begin="3" end="3" resetval="0x0" description="Write Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write bit deskew training." range="" rwaccess="R"/>
    <bitfield id="WDERR" width="1" begin="2" end="2" resetval="0x0" description="Write Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write bit deskew training." range="" rwaccess="R"/>
    <bitfield id="RDWN" width="1" begin="1" end="1" resetval="0x0" description="Read Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read bit deskew training." range="" rwaccess="R"/>
    <bitfield id="RDERR" width="1" begin="0" end="0" resetval="0x0" description="Read Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read bit deskew training." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1GSR3" acronym="DDRPHY_DX1GSR3" offset="0x8EC" width="32" description="DATX8 n General Status Register 3">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ESTAT" width="3" begin="26" end="24" resetval="0x0" description="VREF Training Error Status Code: Indicates which phase of error check failed. Valid status encodings are: ESTAT[0] = Init vref check failed. ESTAT[1] = Final check for DRAM VREF failed ESTAT[2] = Final check for Host VREF failed." range="" rwaccess="R"/>
    <bitfield id="DVWRN" width="4" begin="23" end="20" resetval="0x0" description="DRAM VREF Training Warning: Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank." range="" rwaccess="R"/>
    <bitfield id="DVERR" width="4" begin="19" end="16" resetval="0x0" description="DRAM VREF Training Error: Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank." range="" rwaccess="R"/>
    <bitfield id="HVWRN" width="4" begin="15" end="12" resetval="0x0" description="Host VREF Training Warning: Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank." range="" rwaccess="R"/>
    <bitfield id="HVERR" width="4" begin="11" end="8" resetval="0x0" description="Host VREF Training Error: Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SRDPC" width="2" begin="1" end="0" resetval="0x0" description="Static Read Delay Pass Count: This read only field provides information regarding the trained RDDLY value in DDRPHY_DXnGCR0[23:20]. Valid status encodings are:" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1GSR4" acronym="DDRPHY_DX1GSR4" offset="0x8F0" width="32" description="DATX8 n General Status Register 4">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="25" end="17" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1GSR5" acronym="DDRPHY_DX1GSR5" offset="0x8F4" width="32" description="DATX8 n General Status Register 5">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="19" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1GSR6" acronym="DDRPHY_DX1GSR6" offset="0x8F8" width="32" description="DATX8 n General Status Register 6">
    <bitfield id="DBDQ" width="8" begin="31" end="24" resetval="0x0" description="Capture DB DQ[7:0], bits [31:28] is for DQ[7:4] for upper nibble, bits [27:24] is for DQ[3:0] for lower nibble. This Register bits is used for software based LPDDR3 CA training and Software based LPDDR4 Command Bus Training." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2GCR0" acronym="DDRPHY_DX2GCR0" offset="0x900" width="32" description="DATX8 n General Configuration Register 0">
    <bitfield id="CALBYP" width="1" begin="31" end="31" resetval="0x0" description="Calibration Bypass: Prevents, if set, period measurement calibration from automatically triggering after PHY initialization." range="" rwaccess="RW"/>
    <bitfield id="MDLEN" width="1" begin="30" end="30" resetval="0x1" description="Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is combined with the common DATX8 MDL enable bit." range="" rwaccess="RW"/>
    <bitfield id="CODTSHFT" width="2" begin="29" end="28" resetval="0x0" description="Configurable ODT(TE) phase shift applicable only when DDRPHY_DX8SLnDXCTL2[CRDEN] = 1'b1." range="" rwaccess="RW"/>
    <bitfield id="DQSDCC" width="4" begin="27" end="24" resetval="0x0" description="DQS Duty Cycle Correction" range="" rwaccess="RW"/>
    <bitfield id="RDDLY" width="4" begin="23" end="20" resetval="0x7" description="Number of Cycles (in terms of ctl_rd_clk) to generate ctl_dx_get_static_rd input for the respective byte lane of the PHY. Valid only when RDMODE is set as static response mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="19" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSNSEPDR" width="1" begin="13" end="13" resetval="0x0" description="DQSNSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQSN gate. This bit controls the PDRSE pin on the PDQS cell." range="" rwaccess="RW"/>
    <bitfield id="DQSSEPDR" width="1" begin="12" end="12" resetval="0x0" description="DQSSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQS gate. This bit controls the PDRSE pin on the PDQS cell." range="" rwaccess="RW"/>
    <bitfield id="RTTOAL" width="1" begin="11" end="11" resetval="0x0" description="RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RTTOH" width="2" begin="10" end="9" resetval="0x1" description="RTT Output Hold: Indicates the number of clock cycles, which range from 2 - 5, after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to &#8216;0&#8217;) when using dynamic ODT control. ODT is disabled almost RTTOH clock cycles after the read postamble." range="" rwaccess="RW"/>
    <bitfield id="CPDRSHFT" width="2" begin="8" end="7" resetval="0x0" description="Configurable PDR phase shift. applicable only when DDRPHY_DX8SLnDXCTL2[CRDEN] = 1'b1." range="" rwaccess="RW"/>
    <bitfield id="DQSRPD" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DQSGPDR" width="1" begin="5" end="5" resetval="0x0" description="DQSG Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQS gate." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGODT" width="1" begin="3" end="3" resetval="0x0" description="DQSG On-Die Termination: Enables, when set, the on-die termination (TE pin) on the I/O for DQS gate. Note that in typical usage, DQSGOE will always be on, rendering this control bit meaningless." range="" rwaccess="RW"/>
    <bitfield id="DQSGOE" width="1" begin="2" end="2" resetval="0x1" description="DQSG Output Enable: Enables, when set, the output driver (OE pin) on the I/O for DQS gate." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2GCR1" acronym="DDRPHY_DX2GCR1" offset="0x904" width="32" description="DATX8 n General Configuration Register 1">
    <bitfield id="DXPDRMODE" width="16" begin="31" end="16" resetval="0x0" description="Enables the PDR mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="QSNSEL" width="1" begin="14" end="14" resetval="0x1" description="Selects the delayed or non-delayed read data strobe #" range="" rwaccess="RW"/>
    <bitfield id="QSSEL" width="1" begin="13" end="13" resetval="0x1" description="Selects the delayed or non-delayed read data strobe" range="" rwaccess="RW"/>
    <bitfield id="OEEN" width="1" begin="12" end="12" resetval="0x1" description="Output Enable Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the I/O output enable (D) slice" range="" rwaccess="RW"/>
    <bitfield id="PDREN" width="1" begin="11" end="11" resetval="0x1" description="I/O Power-Down Receiver Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the I/O power-down receiver (D) slice." range="" rwaccess="RW"/>
    <bitfield id="TEEN" width="1" begin="10" end="10" resetval="0x1" description="I/O Terminate Enable Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the I/O terminate enable (D) slice." range="" rwaccess="RW"/>
    <bitfield id="DSEN" width="1" begin="9" end="9" resetval="0x1" description="Data Strobe, Data Strobe # , Read Data Valid, Read Data Strobe , Read Data Strobe Gate , Control Clock Gate and Clock Generator Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the corresponding block. Read Data Strobe, Read Data Strobe#, Read Data Strobe gate Enable: Enables, when set to 1" range="" rwaccess="RW"/>
    <bitfield id="DMEN" width="1" begin="8" end="8" resetval="0x1" description="Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered data output (D) slice. Read Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered read data input (Q) slice. Read Data Mask Enable: Enables, if set to 1, the read data path." range="" rwaccess="RW"/>
    <bitfield id="DQEN" width="8" begin="7" end="0" resetval="0xFF" description="Enables DQ corresponding to each bit in a byte" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2GCR2" acronym="DDRPHY_DX2GCR2" offset="0x908" width="32" description="DATX8 n General Configuration Register 2">
    <bitfield id="DXOEMODE" width="16" begin="31" end="16" resetval="0x0" description="Enables the OE mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DXTEMODE" width="16" begin="15" end="0" resetval="0x0" description="Enables the TE (ODT) mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2GCR3" acronym="DDRPHY_DX2GCR3" offset="0x90C" width="32" description="DATX8 n General Configuration Register 3">
    <bitfield id="OEBVT" width="1" begin="31" end="31" resetval="0x1" description="Output Enable BDL VT Compensation: Enables, if set the VT drift compensation of the output enable bit delay line." range="" rwaccess="RW"/>
    <bitfield id="TEBVT" width="1" begin="30" end="30" resetval="0x1" description="Termination Enable BDL VT Compensation: Enables, if set the VT drift compensation of the termination enable bit delay line." range="" rwaccess="RW"/>
    <bitfield id="RDBVT" width="1" begin="29" end="29" resetval="0x1" description="Read Data BDL VT Compensation: Enables, if set the VT drift compensation of the read data bit delay lines." range="" rwaccess="RW"/>
    <bitfield id="WDBVT" width="1" begin="28" end="28" resetval="0x1" description="Write Data BDL VT Compensation: Enables, if set the VT drift compensation of the write data bit delay lines." range="" rwaccess="RW"/>
    <bitfield id="RGLVT" width="1" begin="27" end="27" resetval="0x1" description="Read DQS Gating LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the read DQS gating LCDL." range="" rwaccess="RW"/>
    <bitfield id="RDLVT" width="1" begin="26" end="26" resetval="0x1" description="Read DQS LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the read DQS LCDL." range="" rwaccess="RW"/>
    <bitfield id="WDLVT" width="1" begin="25" end="25" resetval="0x1" description="Write DQ LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the write DQ LCDL." range="" rwaccess="RW"/>
    <bitfield id="WLLVT" width="1" begin="24" end="24" resetval="0x1" description="Write Leveling LCDL Delay VT Compensation: Enables, if set, the VT drift compensation of the write leveling LCDL." range="" rwaccess="RW"/>
    <bitfield id="RGSLVT" width="1" begin="23" end="23" resetval="0x1" description="Read DQS Gating Status LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the read DQS gating status LCDL." range="" rwaccess="RW"/>
    <bitfield id="PDRBVT" width="1" begin="22" end="22" resetval="0x1" description="Power Down Receiver BDL VT Compensation: Enables, if set the VT drift compensation of the power down receiver bit delay line." range="" rwaccess="RW"/>
    <bitfield id="DSNOEMODE" width="2" begin="21" end="20" resetval="0x0" description="Enables the OE mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DSNTEMODE" width="2" begin="19" end="18" resetval="0x0" description="Enables the TE mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DSNPDRMODE" width="2" begin="17" end="16" resetval="0x0" description="Enables the PDR mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DMOEMODE" width="2" begin="15" end="14" resetval="0x0" description="Enables the OE mode values for DM. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DMTEMODE" width="2" begin="13" end="12" resetval="0x0" description="Enables the TE mode values for DM. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DMPDRMODE" width="2" begin="11" end="10" resetval="0x0" description="Enables the PDR mode values for DM. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDSBVT" width="1" begin="8" end="8" resetval="0x1" description="Write Data Strobe BDL VT Compensation: Enables, if set the VT drift compensation of the write data strobe bit delay line." range="" rwaccess="RW"/>
    <bitfield id="DSOEMODE" width="2" begin="7" end="6" resetval="0x0" description="Enables the OE mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DSTEMODE" width="2" begin="5" end="4" resetval="0x0" description="Enables the TE mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DSPDRMODE" width="2" begin="3" end="2" resetval="0x2" description="Enables the PDR mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RDMBVT" width="1" begin="1" end="1" resetval="0x1" description="Read Data Mask BDL VT Compensation: Enables, if set the VT drift compensation of the read data mask bit delay lines." range="" rwaccess="RW"/>
    <bitfield id="WDMBVT" width="1" begin="0" end="0" resetval="0x1" description="Write Data Mask BDL VT Compensation: Enables, if set the VT drift compensation of the write data mask bit delay lines." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2GCR4" acronym="DDRPHY_DX2GCR4" offset="0x910" width="32" description="DATX8 n General Configuration Register 4">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Byte lane VREF IOM (Used only by D4MU IOs)" range="" rwaccess="R"/>
    <bitfield id="DXREFPEN" width="1" begin="28" end="28" resetval="0x0" description="Byte Lane VREF Pad Enable: Enables the pass gate between (to connect) VREF and PAD." range="" rwaccess="RW"/>
    <bitfield id="DXREFEEN" width="2" begin="27" end="26" resetval="0x3" description="Byte Lane External VREF Enable: Enables the generation of VREF value for external byte lane differential IO buffers." range="" rwaccess="RW"/>
    <bitfield id="DXREFSEN" width="1" begin="25" end="25" resetval="0x1" description="Byte Lane Single-End VREF Enable: Enables the generation of VREF value for internal byte lane single-end IO buffers. This is for DQSG loopback read gating path which is single ended. The Vref value is defined in DDRPHY_DXnGCR4[DXREFSSEL]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFESELRANGE" width="1" begin="23" end="23" resetval="0x0" description="External VREF generator REFSEL range select" range="" rwaccess="RW"/>
    <bitfield id="DXREFESEL" width="7" begin="22" end="16" resetval="0x0" description="Byte Lane External VREF Select: Selects the generated VREF value for external byte lane I/Os." range="" rwaccess="RW"/>
    <bitfield id="DXREFSSELRANGE" width="1" begin="15" end="15" resetval="0x0" description="Selects generated MVREFSE range used for PDQS IO (read DQS gate)" range="" rwaccess="RW"/>
    <bitfield id="DXREFSSEL" width="7" begin="14" end="8" resetval="0x0" description="Selects reference value for single ended comparator in PDQS IO (read DQS gate)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFIEN" width="4" begin="5" end="2" resetval="0xF" description="VREF Enable control for DQ IO (Single Ended) buffers of a byte lane. This applies to DQ and DM I/Os" range="" rwaccess="RW"/>
    <bitfield id="DXREFIMON" width="2" begin="1" end="0" resetval="0x0" description="VRMON control for DQ IO (Single Ended) buffers of a byte lane." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2GCR5" acronym="DDRPHY_DX2GCR5" offset="0x914" width="32" description="DATX8 n General Configuration Register 5">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR3" width="7" begin="30" end="24" resetval="0x9" description="Rank3: Select value of internally generated Vref for PDDRIO" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR2" width="7" begin="22" end="16" resetval="0x9" description="Rank2: Select value of internally generated Vref for PDDRIO" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR1" width="7" begin="14" end="8" resetval="0x9" description="Rank1: Select value of internally generated Vref for PDDRIO" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR0" width="7" begin="6" end="0" resetval="0x9" description="Rank0: Select value of internally generated Vref for PDDRIO" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2GCR6" acronym="DDRPHY_DX2GCR6" offset="0x918" width="32" description="DATX8 n General Configuration Register 6">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR3" width="6" begin="29" end="24" resetval="0x9" description="DRAM DQ VREF Select for Rank3: Selects the generated VREF value for external DRAM device.." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR2" width="6" begin="21" end="16" resetval="0x9" description="DRAM DQ VREF Select for Rank2: Selects the generated VREF value for external DRAM device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR1" width="6" begin="13" end="8" resetval="0x9" description="DRAM DQ VREF Select for Rank1: Selects the generated VREF value for external DRAM device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR0" width="6" begin="5" end="0" resetval="0x9" description="DRAM DQ VREF Select for Rank0: Selects the generated VREF value for external DRAM device." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2GCR7" acronym="DDRPHY_DX2GCR7" offset="0x91C" width="32" description="DATX8 n General Configuration Register 7">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DCALTYPE" width="1" begin="9" end="9" resetval="0x0" description="DDL Calibration Type: Select the algorithm in DDL Calibration. Select the algorithm as follows:" range="" rwaccess="RW"/>
    <bitfield id="DCALSVAL" width="9" begin="8" end="0" resetval="0x100" description="DDL Calibration Starting Value: Initial LCDL delay select value in DDL Calibration." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2DQMAP0" acronym="DDRPHY_DX2DQMAP0" offset="0x928" width="32" description="DATX8 n DQ/DM Mapping Register 0">
    <bitfield id="MAPOK" width="1" begin="31" end="31" resetval="0x1" description="Checksum bit. MAPOK is set to '1' if and only if all DQxMAP fields in DDRPHY_DXnDQMAP0 and DDRPHY_DXnDQMAP1 are uniquely set to values in the correct range (0 to 8)." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="30" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4MAP" width="4" begin="19" end="16" resetval="0x4" description="DQ bit 4 DATX8 slice mapping index. Value range of 0 to 8. See DQ0MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ3MAP" width="4" begin="15" end="12" resetval="0x3" description="DQ bit 3 DATX8 slice mapping index. Value range of 0 to 8. See DQ0MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ2MAP" width="4" begin="11" end="8" resetval="0x2" description="DQ bit 2 DATX8 slice mapping index. Value range of 0 to 8. See DQ0MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ1MAP" width="4" begin="7" end="4" resetval="0x1" description="DQ bit 1 DATX8 slice mapping index. Value range of 0 to 8. See DQ0MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ0MAP" width="4" begin="3" end="0" resetval="0x0" description="DQ bit 0 DATX8 slice mapping index. Value range of 0 to 8. The programmed value defines the DATX8 DQ/DM slice order that the byte lane DQ[0] bit is mapped to; for example, setting DQ0MAP to 0x5 will configure DQ[0] for this byte lane to be routed to the 6th DATX8 DQ slice counted from the bottom (or from the left in vertical slice implementations)." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2DQMAP1" acronym="DDRPHY_DX2DQMAP1" offset="0x92C" width="32" description="DATX8 n DQ/DM Mapping Register 1">
    <bitfield id="MAPOK" width="1" begin="31" end="31" resetval="0x1" description="Checksum bit. MAPOK is set to '1' if and only if all DQxMAP fields in DDRPHY_DXnDQMAP0 and DDRPHY_DXnDQMAP1 are uniquely set to values in the correct range (0 to 9)." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMMAP" width="4" begin="15" end="12" resetval="0x8" description="DM bit DATX8 slice mapping index. Value range of 0 to 8. See DQ5MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ7MAP" width="4" begin="11" end="8" resetval="0x7" description="DQ bit 7 DATX8 slice mapping index. Value range of 0 to 8. See DQ5MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ6MAP" width="4" begin="7" end="4" resetval="0x6" description="DQ bit 6 DATX8 slice mapping index. Value range of 0 to 8. See DQ5MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ5MAP" width="4" begin="3" end="0" resetval="0x5" description="DQ bit 5 DATX8 slice mapping index. Value range of 0 to 8. The programmed value defines the DATX8 DQ/DM slice order that the byte lane DQ[5] bit is mapped to; for example, setting DQ6MAP to 0x2 will configure DQ[5] for this byte lane to be routed to the 2nd DATX8 DQ slice counted from the bottom (or from the left in vertical slice implementations)." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2BDLR0" acronym="DDRPHY_DX2BDLR0" offset="0x940" width="32" description="DATX8 n Bit Delay Line Register 0">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ3WBD" width="6" begin="29" end="24" resetval="0x0" description="DQ3 Write Bit Delay: Delay select for the BDL on DQ3 write path" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ2WBD" width="6" begin="21" end="16" resetval="0x0" description="DQ2 Write Bit Delay: Delay select for the BDL on DQ2 write path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ1WBD" width="6" begin="13" end="8" resetval="0x0" description="DQ1 Write Bit Delay: Delay select for the BDL on DQ1 write path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ0WBD" width="6" begin="5" end="0" resetval="0x0" description="DQ0 Write Bit Delay: Delay select for the BDL on DQ0 write path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2BDLR1" acronym="DDRPHY_DX2BDLR1" offset="0x944" width="32" description="DATX8 n Bit Delay Line Register 1">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ7WBD" width="6" begin="29" end="24" resetval="0x0" description="DQ7 Write Bit Delay: Delay select for the BDL on DQ7 write path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ6WBD" width="6" begin="21" end="16" resetval="0x0" description="DQ6 Write Bit Delay: Delay select for the BDL on DQ6 write path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ5WBD" width="6" begin="13" end="8" resetval="0x0" description="DQ5 Write Bit Delay: Delay select for the BDL on DQ5 write path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4WBD" width="6" begin="5" end="0" resetval="0x0" description="DQ4 Write Bit Delay: Delay select for the BDL on DQ4 write path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2BDLR2" acronym="DDRPHY_DX2BDLR2" offset="0x948" width="32" description="DATX8 n Bit Delay Line Register 2">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSNWBD" width="6" begin="29" end="24" resetval="0x0" description="DQSN Write Bit Delay: Delay select for the BDL on DQSN write path" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSOEBD" width="6" begin="21" end="16" resetval="0x0" description="DQS/DM/DQ Output Enable Bit Delay: Delay select for the BDL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSWBD" width="6" begin="13" end="8" resetval="0x0" description="DQS Write Bit Delay: Delay select for the BDL on DQS write path" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMWBD" width="6" begin="5" end="0" resetval="0x0" description="DM Write Bit Delay: Delay select for the BDL on DM write path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2BDLR3" acronym="DDRPHY_DX2BDLR3" offset="0x950" width="32" description="DATX8 n Bit Delay Line Register 3">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ3RBD" width="6" begin="29" end="24" resetval="0x0" description="DQ3 Read Bit Delay: Delay select for the BDL on DQ3 read path" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ2RBD" width="6" begin="21" end="16" resetval="0x0" description="DQ2 Read Bit Delay: Delay select for the BDL on DQ2 read path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ1RBD" width="6" begin="13" end="8" resetval="0x0" description="DQ1 Read Bit Delay: Delay select for the BDL on DQ1 read path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ0RBD" width="6" begin="5" end="0" resetval="0x0" description="DQ0 Read Bit Delay: Delay select for the BDL on DQ0 read path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2BDLR4" acronym="DDRPHY_DX2BDLR4" offset="0x954" width="32" description="DATX8 n Bit Delay Line Register 4">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ7RBD" width="6" begin="29" end="24" resetval="0x0" description="DQ7 Read Bit Delay: Delay select for the BDL on DQ7 read path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ6RBD" width="6" begin="21" end="16" resetval="0x0" description="DQ6 Read Bit Delay: Delay select for the BDL on DQ6 read path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ5RBD" width="6" begin="13" end="8" resetval="0x0" description="DQ5 Read Bit Delay: Delay select for the BDL on DQ5 read path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4RBD" width="6" begin="5" end="0" resetval="0x0" description="DQ4 Read Bit Delay: Delay select for the BDL on DQ4 read path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2BDLR5" acronym="DDRPHY_DX2BDLR5" offset="0x958" width="32" description="DATX8 n Bit Delay Line Register 5">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMRBD" width="6" begin="5" end="0" resetval="0x0" description="DM Read Bit Delay: Delay select for the BDL on DM read path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2BDLR6" acronym="DDRPHY_DX2BDLR6" offset="0x960" width="32" description="DATX8 n Bit Delay Line Register 6">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TERBD" width="6" begin="21" end="16" resetval="0x0" description="Termination Enable Bit Delay: Delay select for the BDL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PDRBD" width="6" begin="13" end="8" resetval="0x0" description="Power down receiver Bit Delay: Delay select for the BDL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2LCDLR0" acronym="DDRPHY_DX2LCDLR0" offset="0x980" width="32" description="DATX8 n Local Calibrated Delay Line Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLD" width="9" begin="8" end="0" resetval="0x0" description="Write Leveling Delay: Delay select for the write leveling (WL) LCDL. This register is updated by hardware during write leveling." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2LCDLR1" acronym="DDRPHY_DX2LCDLR1" offset="0x984" width="32" description="DATX8 n Local Calibrated Delay Line Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDQD" width="9" begin="8" end="0" resetval="0x0" description="Write Data Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2LCDLR2" acronym="DDRPHY_DX2LCDLR2" offset="0x988" width="32" description="DATX8 n Local Calibrated Delay Line Register 2">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGD" width="9" begin="8" end="0" resetval="0x0" description="DQS Gating Delay: Delay select for the DQS gating (DQSG) LCDL This field is updated by hardware during:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2LCDLR3" acronym="DDRPHY_DX2LCDLR3" offset="0x98C" width="32" description="DATX8 n Local Calibrated Delay Line Register 3">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDQSD" width="9" begin="8" end="0" resetval="0x0" description="Read DQS Delay: Delay select for the read DQS (RDQS) LCDL. This field is updated by hardware in the following cases:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2LCDLR4" acronym="DDRPHY_DX2LCDLR4" offset="0x990" width="32" description="DATX8 n Local Calibrated Delay Line Register 4">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDQSND" width="9" begin="8" end="0" resetval="0x0" description="Read DQSN Delay: Delay select for the read DQSN (RDQSN) LCDL. This field is updated by hardware in the following cases:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2LCDLR5" acronym="DDRPHY_DX2LCDLR5" offset="0x994" width="32" description="DATX8 n Local Calibrated Delay Line Register 5">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGSD" width="9" begin="8" end="0" resetval="0x0" description="DQS Gate Status Delay: Delay select for the DQS gate status (DQSGS) LCDL." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2MDLR0" acronym="DDRPHY_DX2MDLR0" offset="0x9A0" width="32" description="DATX8 n Master Delay Line Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TPRD" width="9" begin="24" end="16" resetval="0x0" description="Target Period: Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="IPRD" width="9" begin="8" end="0" resetval="0x0" description="Initial Period: Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2MDLR1" acronym="DDRPHY_DX2MDLR1" offset="0x9A4" width="32" description="DATX8 n Master Delay Line Register 1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="MDLD" width="9" begin="8" end="0" resetval="0x0" description="MDL Delay: Delay select for the LCDL for the Master Delay Line." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2GTR0" acronym="DDRPHY_DX2GTR0" offset="0x9C0" width="32" description="DATX8 n General Timing Register 0">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDQSL" width="3" begin="26" end="24" resetval="0x0" description="DQ write path latency pipeline: Write data is pipelined by (WLSL + WDQSL). Total write data pipeline is: [Write leveling system latency] + WDQSL/2 DRAM clock periods This value is adjusted by LPDDR4 tDQS2DQ training and write eye centering. Any update in DDRPHY_DXnLCDLR1[WDQD] will update this field after 20 DDRSS_PHY_CTL_CLK clock cycles. Reading this field shows the number of pipelines (UI delays) written into DDRPHY_DXnLCDLR1[WDQD] field. Make sure content of this register field is not overwritten by the software." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="WLSL" width="4" begin="19" end="16" resetval="0x2" description="Write Leveling System Latency: Used to adjust the write latency after write leveling. This field is for the byte when in x8 mode Valid values:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="12" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DGSL" width="5" begin="4" end="0" resetval="0x0" description="DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data. This is used to compensate for board delays and other system delays. Power-up default is 0x00 (i.e. no extra clock cycles required). Valid values are 0 to 18 and each increment adds a half SDRAM CK period." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2RSR0" acronym="DDRPHY_DX2RSR0" offset="0x9D0" width="32" description="DATX8 n Rank Status Register 0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="QSGERR" width="16" begin="15" end="0" resetval="0x0" description="DQS Gate Training Error: Indicates if set that there is an error in DQS gate training of the byte in x8 mode One bit for each of the up to 16 ranks." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2RSR1" acronym="DDRPHY_DX2RSR1" offset="0x9D4" width="32" description="DATX8 n Rank Status Register 1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDLVLERR" width="16" begin="15" end="0" resetval="0x0" description="Read Leveling Error: Indicates, if set, that there is an error in read leveling training of the byte in x8 mode One bit for each of the up to 16 ranks." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2RSR2" acronym="DDRPHY_DX2RSR2" offset="0x9D8" width="32" description="DATX8 n Rank Status Register 2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLAWN" width="16" begin="15" end="0" resetval="0x0" description="Write Latency Adjustment &#8220;DQS off on some DQ lines&#8221; warning. One bit per rank indicates that, for that rank, the WLA algorithm found some DQ lines where the read data sequence did not match the expected comparison signatures. This is for the byte in x8 mode" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2RSR3" acronym="DDRPHY_DX2RSR3" offset="0x9DC" width="32" description="DATX8 n Rank Status Register 3">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLAERR" width="16" begin="15" end="0" resetval="0x0" description="Write Latency Adjustment error: Indicates, for each of the system ranks, that an error occurred in the WLA algorithm. This is for the byte in x8 mode" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2GSR0" acronym="DDRPHY_DX2GSR0" offset="0x9E0" width="32" description="DATX8 n General Status Register 0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLDQ" width="1" begin="30" end="30" resetval="0x0" description="Write Leveling DQ Status: Captures the write leveling DQ status from the DRAM during software write leveling." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="29" end="26" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="GDQSPRD" width="9" begin="25" end="17" resetval="0x0" description="Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated." range="" rwaccess="R"/>
    <bitfield id="DPLOCK" width="1" begin="16" end="16" resetval="0x0" description="DATX8 PLL Lock: Indicates, if set, that DATX8 PLL has locked. This is a direct status of the DATX8 PLL lock pin." range="" rwaccess="R"/>
    <bitfield id="WLPRD" width="9" begin="15" end="7" resetval="0x0" description="Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated." range="" rwaccess="R"/>
    <bitfield id="WLERR" width="1" begin="6" end="6" resetval="0x0" description="Write Leveling Error: Indicates, if set, that there is a write leveling error in the DATX8." range="" rwaccess="R"/>
    <bitfield id="WLDONE" width="1" begin="5" end="5" resetval="0x0" description="Write Leveling Done: Indicates, if set, that the DATX8 has completed write leveling." range="" rwaccess="R"/>
    <bitfield id="WLCAL" width="1" begin="4" end="4" resetval="0x0" description="Write Leveling Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line." range="" rwaccess="R"/>
    <bitfield id="GDQSCAL" width="1" begin="3" end="3" resetval="0x0" description="Read DQS gating Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL." range="" rwaccess="R"/>
    <bitfield id="RDQSNCAL" width="1" begin="2" end="2" resetval="0x0" description="Read DQS# Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL." range="" rwaccess="R"/>
    <bitfield id="RDQSCAL" width="1" begin="1" end="1" resetval="0x0" description="Read DQS Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL." range="" rwaccess="R"/>
    <bitfield id="WDQCAL" width="1" begin="0" end="0" resetval="0x0" description="Write DQ Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2GSR1" acronym="DDRPHY_DX2GSR1" offset="0x9E4" width="32" description="DATX8 n General Status Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DLTCODE" width="24" begin="24" end="1" resetval="0x0" description="Delay Line Test Code: Returns the code measured by the PHY control block that corresponds to the period of the DATX8 delay line digital test output." range="" rwaccess="R"/>
    <bitfield id="DLTDONE" width="1" begin="0" end="0" resetval="0x0" description="Delay Line Test Done: Indicates, if set, that the PHY control block has finished doing period measurement of the DATX8 delay line digital test output." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2GSR2" acronym="DDRPHY_DX2GSR2" offset="0x9E8" width="32" description="DATX8 n General Status Register 2">
    <bitfield id="GSDQSPRD" width="9" begin="31" end="23" resetval="0x0" description="Read DQS gating Status Period: Returns the DDR clock period measured by the read DQS gating status LCDL during calibration. This value is PVT compensated." range="" rwaccess="R"/>
    <bitfield id="GSDQSCAL" width="1" begin="22" end="22" resetval="0x0" description="Read DQS Gating Status Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating status LCDL." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SRDERR" width="1" begin="20" end="20" resetval="0x0" description="Static Read Error: Indicates, if set, that the DATX8 has encountered an error during execution of the static read training. Static read training not supported in this release." range="" rwaccess="R"/>
    <bitfield id="DQS2DQERR" width="8" begin="19" end="12" resetval="0x0" description="Write DQS2DQ training error: Indicates, if set, that the DATX8 has encountered an error during execution of the write DQS2DQ training Each 2 bits indicate error on one rank. (e.g. bits [13:12] shows error on rank 0) Status encoding are:" range="" rwaccess="R"/>
    <bitfield id="ESTAT" width="4" begin="11" end="8" resetval="0x0" description="Error Status: If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution." range="" rwaccess="R"/>
    <bitfield id="WEWN" width="1" begin="7" end="7" resetval="0x0" description="Write Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write eye centering training." range="" rwaccess="R"/>
    <bitfield id="WEERR" width="1" begin="6" end="6" resetval="0x0" description="Write Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write eye centering training." range="" rwaccess="R"/>
    <bitfield id="REWN" width="1" begin="5" end="5" resetval="0x0" description="Read Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read eye centering training." range="" rwaccess="R"/>
    <bitfield id="REERR" width="1" begin="4" end="4" resetval="0x0" description="Read Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read eye centering training." range="" rwaccess="R"/>
    <bitfield id="WDWN" width="1" begin="3" end="3" resetval="0x0" description="Write Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write bit deskew training." range="" rwaccess="R"/>
    <bitfield id="WDERR" width="1" begin="2" end="2" resetval="0x0" description="Write Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write bit deskew training." range="" rwaccess="R"/>
    <bitfield id="RDWN" width="1" begin="1" end="1" resetval="0x0" description="Read Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read bit deskew training." range="" rwaccess="R"/>
    <bitfield id="RDERR" width="1" begin="0" end="0" resetval="0x0" description="Read Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read bit deskew training." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2GSR3" acronym="DDRPHY_DX2GSR3" offset="0x9EC" width="32" description="DATX8 n General Status Register 3">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ESTAT" width="3" begin="26" end="24" resetval="0x0" description="VREF Training Error Status Code: Indicates which phase of error check failed. Valid status encodings are: ESTAT[0] = Init vref check failed. ESTAT[1] = Final check for DRAM VREF failed ESTAT[2] = Final check for Host VREF failed." range="" rwaccess="R"/>
    <bitfield id="DVWRN" width="4" begin="23" end="20" resetval="0x0" description="DRAM VREF Training Warning: Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank." range="" rwaccess="R"/>
    <bitfield id="DVERR" width="4" begin="19" end="16" resetval="0x0" description="DRAM VREF Training Error: Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank." range="" rwaccess="R"/>
    <bitfield id="HVWRN" width="4" begin="15" end="12" resetval="0x0" description="Host VREF Training Warning: Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank." range="" rwaccess="R"/>
    <bitfield id="HVERR" width="4" begin="11" end="8" resetval="0x0" description="Host VREF Training Error: Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SRDPC" width="2" begin="1" end="0" resetval="0x0" description="Static Read Delay Pass Count: This read only field provides information regarding the trained RDDLY value in DDRPHY_DXnGCR0[23:20]. Valid status encodings are:" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2GSR4" acronym="DDRPHY_DX2GSR4" offset="0x9F0" width="32" description="DATX8 n General Status Register 4">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="25" end="17" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2GSR5" acronym="DDRPHY_DX2GSR5" offset="0x9F4" width="32" description="DATX8 n General Status Register 5">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="19" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2GSR6" acronym="DDRPHY_DX2GSR6" offset="0x9F8" width="32" description="DATX8 n General Status Register 6">
    <bitfield id="DBDQ" width="8" begin="31" end="24" resetval="0x0" description="Capture DB DQ[7:0], bits [31:28] is for DQ[7:4] for upper nibble, bits [27:24] is for DQ[3:0] for lower nibble. This Register bits is used for software based LPDDR3 CA training and Software based LPDDR4 Command Bus Training." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3GCR0" acronym="DDRPHY_DX3GCR0" offset="0xA00" width="32" description="DATX8 n General Configuration Register 0">
    <bitfield id="CALBYP" width="1" begin="31" end="31" resetval="0x0" description="Calibration Bypass: Prevents, if set, period measurement calibration from automatically triggering after PHY initialization." range="" rwaccess="RW"/>
    <bitfield id="MDLEN" width="1" begin="30" end="30" resetval="0x1" description="Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is combined with the common DATX8 MDL enable bit." range="" rwaccess="RW"/>
    <bitfield id="CODTSHFT" width="2" begin="29" end="28" resetval="0x0" description="Configurable ODT(TE) phase shift applicable only when DDRPHY_DX8SLnDXCTL2[CRDEN] = 1'b1." range="" rwaccess="RW"/>
    <bitfield id="DQSDCC" width="4" begin="27" end="24" resetval="0x0" description="DQS Duty Cycle Correction" range="" rwaccess="RW"/>
    <bitfield id="RDDLY" width="4" begin="23" end="20" resetval="0x7" description="Number of Cycles (in terms of ctl_rd_clk) to generate ctl_dx_get_static_rd input for the respective byte lane of the PHY. Valid only when RDMODE is set as static response mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="19" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSNSEPDR" width="1" begin="13" end="13" resetval="0x0" description="DQSNSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQSN gate. This bit controls the PDRSE pin on the PDQS cell." range="" rwaccess="RW"/>
    <bitfield id="DQSSEPDR" width="1" begin="12" end="12" resetval="0x0" description="DQSSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQS gate. This bit controls the PDRSE pin on the PDQS cell." range="" rwaccess="RW"/>
    <bitfield id="RTTOAL" width="1" begin="11" end="11" resetval="0x0" description="RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RTTOH" width="2" begin="10" end="9" resetval="0x1" description="RTT Output Hold: Indicates the number of clock cycles, which range from 2 - 5, after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to &#8216;0&#8217;) when using dynamic ODT control. ODT is disabled almost RTTOH clock cycles after the read postamble." range="" rwaccess="RW"/>
    <bitfield id="CPDRSHFT" width="2" begin="8" end="7" resetval="0x0" description="Configurable PDR phase shift. applicable only when DDRPHY_DX8SLnDXCTL2[CRDEN] = 1'b1." range="" rwaccess="RW"/>
    <bitfield id="DQSRPD" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DQSGPDR" width="1" begin="5" end="5" resetval="0x0" description="DQSG Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQS gate." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGODT" width="1" begin="3" end="3" resetval="0x0" description="DQSG On-Die Termination: Enables, when set, the on-die termination (TE pin) on the I/O for DQS gate. Note that in typical usage, DQSGOE will always be on, rendering this control bit meaningless." range="" rwaccess="RW"/>
    <bitfield id="DQSGOE" width="1" begin="2" end="2" resetval="0x1" description="DQSG Output Enable: Enables, when set, the output driver (OE pin) on the I/O for DQS gate." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3GCR1" acronym="DDRPHY_DX3GCR1" offset="0xA04" width="32" description="DATX8 n General Configuration Register 1">
    <bitfield id="DXPDRMODE" width="16" begin="31" end="16" resetval="0x0" description="Enables the PDR mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="QSNSEL" width="1" begin="14" end="14" resetval="0x1" description="Selects the delayed or non-delayed read data strobe #" range="" rwaccess="RW"/>
    <bitfield id="QSSEL" width="1" begin="13" end="13" resetval="0x1" description="Selects the delayed or non-delayed read data strobe" range="" rwaccess="RW"/>
    <bitfield id="OEEN" width="1" begin="12" end="12" resetval="0x1" description="Output Enable Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the I/O output enable (D) slice" range="" rwaccess="RW"/>
    <bitfield id="PDREN" width="1" begin="11" end="11" resetval="0x1" description="I/O Power-Down Receiver Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the I/O power-down receiver (D) slice." range="" rwaccess="RW"/>
    <bitfield id="TEEN" width="1" begin="10" end="10" resetval="0x1" description="I/O Terminate Enable Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the I/O terminate enable (D) slice." range="" rwaccess="RW"/>
    <bitfield id="DSEN" width="1" begin="9" end="9" resetval="0x1" description="Data Strobe, Data Strobe # , Read Data Valid, Read Data Strobe , Read Data Strobe Gate , Control Clock Gate and Clock Generator Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the corresponding block. Read Data Strobe, Read Data Strobe#, Read Data Strobe gate Enable: Enables, when set to 1" range="" rwaccess="RW"/>
    <bitfield id="DMEN" width="1" begin="8" end="8" resetval="0x1" description="Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered data output (D) slice. Read Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered read data input (Q) slice. Read Data Mask Enable: Enables, if set to 1, the read data path." range="" rwaccess="RW"/>
    <bitfield id="DQEN" width="8" begin="7" end="0" resetval="0xFF" description="Enables DQ corresponding to each bit in a byte" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3GCR2" acronym="DDRPHY_DX3GCR2" offset="0xA08" width="32" description="DATX8 n General Configuration Register 2">
    <bitfield id="DXOEMODE" width="16" begin="31" end="16" resetval="0x0" description="Enables the OE mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DXTEMODE" width="16" begin="15" end="0" resetval="0x0" description="Enables the TE (ODT) mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3GCR3" acronym="DDRPHY_DX3GCR3" offset="0xA0C" width="32" description="DATX8 n General Configuration Register 3">
    <bitfield id="OEBVT" width="1" begin="31" end="31" resetval="0x1" description="Output Enable BDL VT Compensation: Enables, if set the VT drift compensation of the output enable bit delay line." range="" rwaccess="RW"/>
    <bitfield id="TEBVT" width="1" begin="30" end="30" resetval="0x1" description="Termination Enable BDL VT Compensation: Enables, if set the VT drift compensation of the termination enable bit delay line." range="" rwaccess="RW"/>
    <bitfield id="RDBVT" width="1" begin="29" end="29" resetval="0x1" description="Read Data BDL VT Compensation: Enables, if set the VT drift compensation of the read data bit delay lines." range="" rwaccess="RW"/>
    <bitfield id="WDBVT" width="1" begin="28" end="28" resetval="0x1" description="Write Data BDL VT Compensation: Enables, if set the VT drift compensation of the write data bit delay lines." range="" rwaccess="RW"/>
    <bitfield id="RGLVT" width="1" begin="27" end="27" resetval="0x1" description="Read DQS Gating LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the read DQS gating LCDL." range="" rwaccess="RW"/>
    <bitfield id="RDLVT" width="1" begin="26" end="26" resetval="0x1" description="Read DQS LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the read DQS LCDL." range="" rwaccess="RW"/>
    <bitfield id="WDLVT" width="1" begin="25" end="25" resetval="0x1" description="Write DQ LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the write DQ LCDL." range="" rwaccess="RW"/>
    <bitfield id="WLLVT" width="1" begin="24" end="24" resetval="0x1" description="Write Leveling LCDL Delay VT Compensation: Enables, if set, the VT drift compensation of the write leveling LCDL." range="" rwaccess="RW"/>
    <bitfield id="RGSLVT" width="1" begin="23" end="23" resetval="0x1" description="Read DQS Gating Status LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the read DQS gating status LCDL." range="" rwaccess="RW"/>
    <bitfield id="PDRBVT" width="1" begin="22" end="22" resetval="0x1" description="Power Down Receiver BDL VT Compensation: Enables, if set the VT drift compensation of the power down receiver bit delay line." range="" rwaccess="RW"/>
    <bitfield id="DSNOEMODE" width="2" begin="21" end="20" resetval="0x0" description="Enables the OE mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DSNTEMODE" width="2" begin="19" end="18" resetval="0x0" description="Enables the TE mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DSNPDRMODE" width="2" begin="17" end="16" resetval="0x0" description="Enables the PDR mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DMOEMODE" width="2" begin="15" end="14" resetval="0x0" description="Enables the OE mode values for DM. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DMTEMODE" width="2" begin="13" end="12" resetval="0x0" description="Enables the TE mode values for DM. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DMPDRMODE" width="2" begin="11" end="10" resetval="0x0" description="Enables the PDR mode values for DM. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDSBVT" width="1" begin="8" end="8" resetval="0x1" description="Write Data Strobe BDL VT Compensation: Enables, if set the VT drift compensation of the write data strobe bit delay line." range="" rwaccess="RW"/>
    <bitfield id="DSOEMODE" width="2" begin="7" end="6" resetval="0x0" description="Enables the OE mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DSTEMODE" width="2" begin="5" end="4" resetval="0x0" description="Enables the TE mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DSPDRMODE" width="2" begin="3" end="2" resetval="0x2" description="Enables the PDR mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RDMBVT" width="1" begin="1" end="1" resetval="0x1" description="Read Data Mask BDL VT Compensation: Enables, if set the VT drift compensation of the read data mask bit delay lines." range="" rwaccess="RW"/>
    <bitfield id="WDMBVT" width="1" begin="0" end="0" resetval="0x1" description="Write Data Mask BDL VT Compensation: Enables, if set the VT drift compensation of the write data mask bit delay lines." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3GCR4" acronym="DDRPHY_DX3GCR4" offset="0xA10" width="32" description="DATX8 n General Configuration Register 4">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Byte lane VREF IOM (Used only by D4MU IOs)" range="" rwaccess="R"/>
    <bitfield id="DXREFPEN" width="1" begin="28" end="28" resetval="0x0" description="Byte Lane VREF Pad Enable: Enables the pass gate between (to connect) VREF and PAD." range="" rwaccess="RW"/>
    <bitfield id="DXREFEEN" width="2" begin="27" end="26" resetval="0x3" description="Byte Lane External VREF Enable: Enables the generation of VREF value for external byte lane differential IO buffers." range="" rwaccess="RW"/>
    <bitfield id="DXREFSEN" width="1" begin="25" end="25" resetval="0x1" description="Byte Lane Single-End VREF Enable: Enables the generation of VREF value for internal byte lane single-end IO buffers. This is for DQSG loopback read gating path which is single ended. The Vref value is defined in DDRPHY_DXnGCR4[DXREFSSEL]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFESELRANGE" width="1" begin="23" end="23" resetval="0x0" description="External VREF generator REFSEL range select" range="" rwaccess="RW"/>
    <bitfield id="DXREFESEL" width="7" begin="22" end="16" resetval="0x0" description="Byte Lane External VREF Select: Selects the generated VREF value for external byte lane I/Os." range="" rwaccess="RW"/>
    <bitfield id="DXREFSSELRANGE" width="1" begin="15" end="15" resetval="0x0" description="Selects generated MVREFSE range used for PDQS IO (read DQS gate)" range="" rwaccess="RW"/>
    <bitfield id="DXREFSSEL" width="7" begin="14" end="8" resetval="0x0" description="Selects reference value for single ended comparator in PDQS IO (read DQS gate)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFIEN" width="4" begin="5" end="2" resetval="0xF" description="VREF Enable control for DQ IO (Single Ended) buffers of a byte lane. This applies to DQ and DM I/Os" range="" rwaccess="RW"/>
    <bitfield id="DXREFIMON" width="2" begin="1" end="0" resetval="0x0" description="VRMON control for DQ IO (Single Ended) buffers of a byte lane." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3GCR5" acronym="DDRPHY_DX3GCR5" offset="0xA14" width="32" description="DATX8 n General Configuration Register 5">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR3" width="7" begin="30" end="24" resetval="0x9" description="Rank3: Select value of internally generated Vref for PDDRIO" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR2" width="7" begin="22" end="16" resetval="0x9" description="Rank2: Select value of internally generated Vref for PDDRIO" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR1" width="7" begin="14" end="8" resetval="0x9" description="Rank1: Select value of internally generated Vref for PDDRIO" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR0" width="7" begin="6" end="0" resetval="0x9" description="Rank0: Select value of internally generated Vref for PDDRIO" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3GCR6" acronym="DDRPHY_DX3GCR6" offset="0xA18" width="32" description="DATX8 n General Configuration Register 6">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR3" width="6" begin="29" end="24" resetval="0x9" description="DRAM DQ VREF Select for Rank3: Selects the generated VREF value for external DRAM device.." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR2" width="6" begin="21" end="16" resetval="0x9" description="DRAM DQ VREF Select for Rank2: Selects the generated VREF value for external DRAM device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR1" width="6" begin="13" end="8" resetval="0x9" description="DRAM DQ VREF Select for Rank1: Selects the generated VREF value for external DRAM device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR0" width="6" begin="5" end="0" resetval="0x9" description="DRAM DQ VREF Select for Rank0: Selects the generated VREF value for external DRAM device." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3GCR7" acronym="DDRPHY_DX3GCR7" offset="0xA1C" width="32" description="DATX8 n General Configuration Register 7">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DCALTYPE" width="1" begin="9" end="9" resetval="0x0" description="DDL Calibration Type: Select the algorithm in DDL Calibration. Select the algorithm as follows:" range="" rwaccess="RW"/>
    <bitfield id="DCALSVAL" width="9" begin="8" end="0" resetval="0x100" description="DDL Calibration Starting Value: Initial LCDL delay select value in DDL Calibration." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3DQMAP0" acronym="DDRPHY_DX3DQMAP0" offset="0xA28" width="32" description="DATX8 n DQ/DM Mapping Register 0">
    <bitfield id="MAPOK" width="1" begin="31" end="31" resetval="0x1" description="Checksum bit. MAPOK is set to '1' if and only if all DQxMAP fields in DDRPHY_DXnDQMAP0 and DDRPHY_DXnDQMAP1 are uniquely set to values in the correct range (0 to 8)." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="30" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4MAP" width="4" begin="19" end="16" resetval="0x4" description="DQ bit 4 DATX8 slice mapping index. Value range of 0 to 8. See DQ0MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ3MAP" width="4" begin="15" end="12" resetval="0x3" description="DQ bit 3 DATX8 slice mapping index. Value range of 0 to 8. See DQ0MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ2MAP" width="4" begin="11" end="8" resetval="0x2" description="DQ bit 2 DATX8 slice mapping index. Value range of 0 to 8. See DQ0MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ1MAP" width="4" begin="7" end="4" resetval="0x1" description="DQ bit 1 DATX8 slice mapping index. Value range of 0 to 8. See DQ0MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ0MAP" width="4" begin="3" end="0" resetval="0x0" description="DQ bit 0 DATX8 slice mapping index. Value range of 0 to 8. The programmed value defines the DATX8 DQ/DM slice order that the byte lane DQ[0] bit is mapped to; for example, setting DQ0MAP to 0x5 will configure DQ[0] for this byte lane to be routed to the 6th DATX8 DQ slice counted from the bottom (or from the left in vertical slice implementations)." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3DQMAP1" acronym="DDRPHY_DX3DQMAP1" offset="0xA2C" width="32" description="DATX8 n DQ/DM Mapping Register 1">
    <bitfield id="MAPOK" width="1" begin="31" end="31" resetval="0x1" description="Checksum bit. MAPOK is set to '1' if and only if all DQxMAP fields in DDRPHY_DXnDQMAP0 and DDRPHY_DXnDQMAP1 are uniquely set to values in the correct range (0 to 9)." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMMAP" width="4" begin="15" end="12" resetval="0x8" description="DM bit DATX8 slice mapping index. Value range of 0 to 8. See DQ5MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ7MAP" width="4" begin="11" end="8" resetval="0x7" description="DQ bit 7 DATX8 slice mapping index. Value range of 0 to 8. See DQ5MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ6MAP" width="4" begin="7" end="4" resetval="0x6" description="DQ bit 6 DATX8 slice mapping index. Value range of 0 to 8. See DQ5MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ5MAP" width="4" begin="3" end="0" resetval="0x5" description="DQ bit 5 DATX8 slice mapping index. Value range of 0 to 8. The programmed value defines the DATX8 DQ/DM slice order that the byte lane DQ[5] bit is mapped to; for example, setting DQ6MAP to 0x2 will configure DQ[5] for this byte lane to be routed to the 2nd DATX8 DQ slice counted from the bottom (or from the left in vertical slice implementations)." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3BDLR0" acronym="DDRPHY_DX3BDLR0" offset="0xA40" width="32" description="DATX8 n Bit Delay Line Register 0">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ3WBD" width="6" begin="29" end="24" resetval="0x0" description="DQ3 Write Bit Delay: Delay select for the BDL on DQ3 write path" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ2WBD" width="6" begin="21" end="16" resetval="0x0" description="DQ2 Write Bit Delay: Delay select for the BDL on DQ2 write path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ1WBD" width="6" begin="13" end="8" resetval="0x0" description="DQ1 Write Bit Delay: Delay select for the BDL on DQ1 write path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ0WBD" width="6" begin="5" end="0" resetval="0x0" description="DQ0 Write Bit Delay: Delay select for the BDL on DQ0 write path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3BDLR1" acronym="DDRPHY_DX3BDLR1" offset="0xA44" width="32" description="DATX8 n Bit Delay Line Register 1">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ7WBD" width="6" begin="29" end="24" resetval="0x0" description="DQ7 Write Bit Delay: Delay select for the BDL on DQ7 write path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ6WBD" width="6" begin="21" end="16" resetval="0x0" description="DQ6 Write Bit Delay: Delay select for the BDL on DQ6 write path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ5WBD" width="6" begin="13" end="8" resetval="0x0" description="DQ5 Write Bit Delay: Delay select for the BDL on DQ5 write path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4WBD" width="6" begin="5" end="0" resetval="0x0" description="DQ4 Write Bit Delay: Delay select for the BDL on DQ4 write path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3BDLR2" acronym="DDRPHY_DX3BDLR2" offset="0xA48" width="32" description="DATX8 n Bit Delay Line Register 2">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSNWBD" width="6" begin="29" end="24" resetval="0x0" description="DQSN Write Bit Delay: Delay select for the BDL on DQSN write path" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSOEBD" width="6" begin="21" end="16" resetval="0x0" description="DQS/DM/DQ Output Enable Bit Delay: Delay select for the BDL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSWBD" width="6" begin="13" end="8" resetval="0x0" description="DQS Write Bit Delay: Delay select for the BDL on DQS write path" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMWBD" width="6" begin="5" end="0" resetval="0x0" description="DM Write Bit Delay: Delay select for the BDL on DM write path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3BDLR3" acronym="DDRPHY_DX3BDLR3" offset="0xA50" width="32" description="DATX8 n Bit Delay Line Register 3">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ3RBD" width="6" begin="29" end="24" resetval="0x0" description="DQ3 Read Bit Delay: Delay select for the BDL on DQ3 read path" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ2RBD" width="6" begin="21" end="16" resetval="0x0" description="DQ2 Read Bit Delay: Delay select for the BDL on DQ2 read path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ1RBD" width="6" begin="13" end="8" resetval="0x0" description="DQ1 Read Bit Delay: Delay select for the BDL on DQ1 read path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ0RBD" width="6" begin="5" end="0" resetval="0x0" description="DQ0 Read Bit Delay: Delay select for the BDL on DQ0 read path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3BDLR4" acronym="DDRPHY_DX3BDLR4" offset="0xA54" width="32" description="DATX8 n Bit Delay Line Register 4">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ7RBD" width="6" begin="29" end="24" resetval="0x0" description="DQ7 Read Bit Delay: Delay select for the BDL on DQ7 read path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ6RBD" width="6" begin="21" end="16" resetval="0x0" description="DQ6 Read Bit Delay: Delay select for the BDL on DQ6 read path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ5RBD" width="6" begin="13" end="8" resetval="0x0" description="DQ5 Read Bit Delay: Delay select for the BDL on DQ5 read path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4RBD" width="6" begin="5" end="0" resetval="0x0" description="DQ4 Read Bit Delay: Delay select for the BDL on DQ4 read path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3BDLR5" acronym="DDRPHY_DX3BDLR5" offset="0xA58" width="32" description="DATX8 n Bit Delay Line Register 5">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMRBD" width="6" begin="5" end="0" resetval="0x0" description="DM Read Bit Delay: Delay select for the BDL on DM read path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3BDLR6" acronym="DDRPHY_DX3BDLR6" offset="0xA60" width="32" description="DATX8 n Bit Delay Line Register 6">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TERBD" width="6" begin="21" end="16" resetval="0x0" description="Termination Enable Bit Delay: Delay select for the BDL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PDRBD" width="6" begin="13" end="8" resetval="0x0" description="Power down receiver Bit Delay: Delay select for the BDL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3LCDLR0" acronym="DDRPHY_DX3LCDLR0" offset="0xA80" width="32" description="DATX8 n Local Calibrated Delay Line Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLD" width="9" begin="8" end="0" resetval="0x0" description="Write Leveling Delay: Delay select for the write leveling (WL) LCDL. This register is updated by hardware during write leveling." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3LCDLR1" acronym="DDRPHY_DX3LCDLR1" offset="0xA84" width="32" description="DATX8 n Local Calibrated Delay Line Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDQD" width="9" begin="8" end="0" resetval="0x0" description="Write Data Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3LCDLR2" acronym="DDRPHY_DX3LCDLR2" offset="0xA88" width="32" description="DATX8 n Local Calibrated Delay Line Register 2">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGD" width="9" begin="8" end="0" resetval="0x0" description="DQS Gating Delay: Delay select for the DQS gating (DQSG) LCDL This field is updated by hardware during:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3LCDLR3" acronym="DDRPHY_DX3LCDLR3" offset="0xA8C" width="32" description="DATX8 n Local Calibrated Delay Line Register 3">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDQSD" width="9" begin="8" end="0" resetval="0x0" description="Read DQS Delay: Delay select for the read DQS (RDQS) LCDL. This field is updated by hardware in the following cases:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3LCDLR4" acronym="DDRPHY_DX3LCDLR4" offset="0xA90" width="32" description="DATX8 n Local Calibrated Delay Line Register 4">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDQSND" width="9" begin="8" end="0" resetval="0x0" description="Read DQSN Delay: Delay select for the read DQSN (RDQSN) LCDL. This field is updated by hardware in the following cases:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3LCDLR5" acronym="DDRPHY_DX3LCDLR5" offset="0xA94" width="32" description="DATX8 n Local Calibrated Delay Line Register 5">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGSD" width="9" begin="8" end="0" resetval="0x0" description="DQS Gate Status Delay: Delay select for the DQS gate status (DQSGS) LCDL." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3MDLR0" acronym="DDRPHY_DX3MDLR0" offset="0xAA0" width="32" description="DATX8 n Master Delay Line Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TPRD" width="9" begin="24" end="16" resetval="0x0" description="Target Period: Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="IPRD" width="9" begin="8" end="0" resetval="0x0" description="Initial Period: Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3MDLR1" acronym="DDRPHY_DX3MDLR1" offset="0xAA4" width="32" description="DATX8 n Master Delay Line Register 1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="MDLD" width="9" begin="8" end="0" resetval="0x0" description="MDL Delay: Delay select for the LCDL for the Master Delay Line." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3GTR0" acronym="DDRPHY_DX3GTR0" offset="0xAC0" width="32" description="DATX8 n General Timing Register 0">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDQSL" width="3" begin="26" end="24" resetval="0x0" description="DQ write path latency pipeline: Write data is pipelined by (WLSL + WDQSL). Total write data pipeline is: [Write leveling system latency] + WDQSL/2 DRAM clock periods This value is adjusted by LPDDR4 tDQS2DQ training and write eye centering. Any update in DDRPHY_DXnLCDLR1[WDQD] will update this field after 20 DDRSS_PHY_CTL_CLK clock cycles. Reading this field shows the number of pipelines (UI delays) written into DDRPHY_DXnLCDLR1[WDQD] field. Make sure content of this register field is not overwritten by the software." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="WLSL" width="4" begin="19" end="16" resetval="0x2" description="Write Leveling System Latency: Used to adjust the write latency after write leveling. This field is for the byte when in x8 mode Valid values:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="12" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DGSL" width="5" begin="4" end="0" resetval="0x0" description="DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data. This is used to compensate for board delays and other system delays. Power-up default is 0x00 (i.e. no extra clock cycles required). Valid values are 0 to 18 and each increment adds a half SDRAM CK period." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3RSR0" acronym="DDRPHY_DX3RSR0" offset="0xAD0" width="32" description="DATX8 n Rank Status Register 0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="QSGERR" width="16" begin="15" end="0" resetval="0x0" description="DQS Gate Training Error: Indicates if set that there is an error in DQS gate training of the byte in x8 mode One bit for each of the up to 16 ranks." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3RSR1" acronym="DDRPHY_DX3RSR1" offset="0xAD4" width="32" description="DATX8 n Rank Status Register 1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDLVLERR" width="16" begin="15" end="0" resetval="0x0" description="Read Leveling Error: Indicates, if set, that there is an error in read leveling training of the byte in x8 mode One bit for each of the up to 16 ranks." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3RSR2" acronym="DDRPHY_DX3RSR2" offset="0xAD8" width="32" description="DATX8 n Rank Status Register 2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLAWN" width="16" begin="15" end="0" resetval="0x0" description="Write Latency Adjustment &#8220;DQS off on some DQ lines&#8221; warning. One bit per rank indicates that, for that rank, the WLA algorithm found some DQ lines where the read data sequence did not match the expected comparison signatures. This is for the byte in x8 mode" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3RSR3" acronym="DDRPHY_DX3RSR3" offset="0xADC" width="32" description="DATX8 n Rank Status Register 3">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLAERR" width="16" begin="15" end="0" resetval="0x0" description="Write Latency Adjustment error: Indicates, for each of the system ranks, that an error occurred in the WLA algorithm. This is for the byte in x8 mode" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3GSR0" acronym="DDRPHY_DX3GSR0" offset="0xAE0" width="32" description="DATX8 n General Status Register 0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLDQ" width="1" begin="30" end="30" resetval="0x0" description="Write Leveling DQ Status: Captures the write leveling DQ status from the DRAM during software write leveling." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="29" end="26" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="GDQSPRD" width="9" begin="25" end="17" resetval="0x0" description="Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated." range="" rwaccess="R"/>
    <bitfield id="DPLOCK" width="1" begin="16" end="16" resetval="0x0" description="DATX8 PLL Lock: Indicates, if set, that DATX8 PLL has locked. This is a direct status of the DATX8 PLL lock pin." range="" rwaccess="R"/>
    <bitfield id="WLPRD" width="9" begin="15" end="7" resetval="0x0" description="Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated." range="" rwaccess="R"/>
    <bitfield id="WLERR" width="1" begin="6" end="6" resetval="0x0" description="Write Leveling Error: Indicates, if set, that there is a write leveling error in the DATX8." range="" rwaccess="R"/>
    <bitfield id="WLDONE" width="1" begin="5" end="5" resetval="0x0" description="Write Leveling Done: Indicates, if set, that the DATX8 has completed write leveling." range="" rwaccess="R"/>
    <bitfield id="WLCAL" width="1" begin="4" end="4" resetval="0x0" description="Write Leveling Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line." range="" rwaccess="R"/>
    <bitfield id="GDQSCAL" width="1" begin="3" end="3" resetval="0x0" description="Read DQS gating Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL." range="" rwaccess="R"/>
    <bitfield id="RDQSNCAL" width="1" begin="2" end="2" resetval="0x0" description="Read DQS# Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL." range="" rwaccess="R"/>
    <bitfield id="RDQSCAL" width="1" begin="1" end="1" resetval="0x0" description="Read DQS Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL." range="" rwaccess="R"/>
    <bitfield id="WDQCAL" width="1" begin="0" end="0" resetval="0x0" description="Write DQ Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3GSR1" acronym="DDRPHY_DX3GSR1" offset="0xAE4" width="32" description="DATX8 n General Status Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DLTCODE" width="24" begin="24" end="1" resetval="0x0" description="Delay Line Test Code: Returns the code measured by the PHY control block that corresponds to the period of the DATX8 delay line digital test output." range="" rwaccess="R"/>
    <bitfield id="DLTDONE" width="1" begin="0" end="0" resetval="0x0" description="Delay Line Test Done: Indicates, if set, that the PHY control block has finished doing period measurement of the DATX8 delay line digital test output." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3GSR2" acronym="DDRPHY_DX3GSR2" offset="0xAE8" width="32" description="DATX8 n General Status Register 2">
    <bitfield id="GSDQSPRD" width="9" begin="31" end="23" resetval="0x0" description="Read DQS gating Status Period: Returns the DDR clock period measured by the read DQS gating status LCDL during calibration. This value is PVT compensated." range="" rwaccess="R"/>
    <bitfield id="GSDQSCAL" width="1" begin="22" end="22" resetval="0x0" description="Read DQS Gating Status Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating status LCDL." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SRDERR" width="1" begin="20" end="20" resetval="0x0" description="Static Read Error: Indicates, if set, that the DATX8 has encountered an error during execution of the static read training. Static read training not supported in this release." range="" rwaccess="R"/>
    <bitfield id="DQS2DQERR" width="8" begin="19" end="12" resetval="0x0" description="Write DQS2DQ training error: Indicates, if set, that the DATX8 has encountered an error during execution of the write DQS2DQ training Each 2 bits indicate error on one rank. (e.g. bits [13:12] shows error on rank 0) Status encoding are:" range="" rwaccess="R"/>
    <bitfield id="ESTAT" width="4" begin="11" end="8" resetval="0x0" description="Error Status: If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution." range="" rwaccess="R"/>
    <bitfield id="WEWN" width="1" begin="7" end="7" resetval="0x0" description="Write Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write eye centering training." range="" rwaccess="R"/>
    <bitfield id="WEERR" width="1" begin="6" end="6" resetval="0x0" description="Write Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write eye centering training." range="" rwaccess="R"/>
    <bitfield id="REWN" width="1" begin="5" end="5" resetval="0x0" description="Read Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read eye centering training." range="" rwaccess="R"/>
    <bitfield id="REERR" width="1" begin="4" end="4" resetval="0x0" description="Read Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read eye centering training." range="" rwaccess="R"/>
    <bitfield id="WDWN" width="1" begin="3" end="3" resetval="0x0" description="Write Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write bit deskew training." range="" rwaccess="R"/>
    <bitfield id="WDERR" width="1" begin="2" end="2" resetval="0x0" description="Write Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write bit deskew training." range="" rwaccess="R"/>
    <bitfield id="RDWN" width="1" begin="1" end="1" resetval="0x0" description="Read Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read bit deskew training." range="" rwaccess="R"/>
    <bitfield id="RDERR" width="1" begin="0" end="0" resetval="0x0" description="Read Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read bit deskew training." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3GSR3" acronym="DDRPHY_DX3GSR3" offset="0xAEC" width="32" description="DATX8 n General Status Register 3">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ESTAT" width="3" begin="26" end="24" resetval="0x0" description="VREF Training Error Status Code: Indicates which phase of error check failed. Valid status encodings are: ESTAT[0] = Init vref check failed. ESTAT[1] = Final check for DRAM VREF failed ESTAT[2] = Final check for Host VREF failed." range="" rwaccess="R"/>
    <bitfield id="DVWRN" width="4" begin="23" end="20" resetval="0x0" description="DRAM VREF Training Warning: Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank." range="" rwaccess="R"/>
    <bitfield id="DVERR" width="4" begin="19" end="16" resetval="0x0" description="DRAM VREF Training Error: Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank." range="" rwaccess="R"/>
    <bitfield id="HVWRN" width="4" begin="15" end="12" resetval="0x0" description="Host VREF Training Warning: Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank." range="" rwaccess="R"/>
    <bitfield id="HVERR" width="4" begin="11" end="8" resetval="0x0" description="Host VREF Training Error: Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SRDPC" width="2" begin="1" end="0" resetval="0x0" description="Static Read Delay Pass Count: This read only field provides information regarding the trained RDDLY value in DDRPHY_DXnGCR0[23:20]. Valid status encodings are:" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3GSR4" acronym="DDRPHY_DX3GSR4" offset="0xAF0" width="32" description="DATX8 n General Status Register 4">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="25" end="17" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3GSR5" acronym="DDRPHY_DX3GSR5" offset="0xAF4" width="32" description="DATX8 n General Status Register 5">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="19" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3GSR6" acronym="DDRPHY_DX3GSR6" offset="0xAF8" width="32" description="DATX8 n General Status Register 6">
    <bitfield id="DBDQ" width="8" begin="31" end="24" resetval="0x0" description="Capture DB DQ[7:0], bits [31:28] is for DQ[7:4] for upper nibble, bits [27:24] is for DQ[3:0] for lower nibble. This Register bits is used for software based LPDDR3 CA training and Software based LPDDR4 Command Bus Training." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4GCR0" acronym="DDRPHY_DX4GCR0" offset="0xB00" width="32" description="DATX8 n General Configuration Register 0">
    <bitfield id="CALBYP" width="1" begin="31" end="31" resetval="0x0" description="Calibration Bypass: Prevents, if set, period measurement calibration from automatically triggering after PHY initialization." range="" rwaccess="RW"/>
    <bitfield id="MDLEN" width="1" begin="30" end="30" resetval="0x1" description="Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is combined with the common DATX8 MDL enable bit." range="" rwaccess="RW"/>
    <bitfield id="CODTSHFT" width="2" begin="29" end="28" resetval="0x0" description="Configurable ODT(TE) phase shift applicable only when DDRPHY_DX8SLnDXCTL2[CRDEN] = 1'b1." range="" rwaccess="RW"/>
    <bitfield id="DQSDCC" width="4" begin="27" end="24" resetval="0x0" description="DQS Duty Cycle Correction" range="" rwaccess="RW"/>
    <bitfield id="RDDLY" width="4" begin="23" end="20" resetval="0x7" description="Number of Cycles (in terms of ctl_rd_clk) to generate ctl_dx_get_static_rd input for the respective byte lane of the PHY. Valid only when RDMODE is set as static response mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="19" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSNSEPDR" width="1" begin="13" end="13" resetval="0x0" description="DQSNSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQSN gate. This bit controls the PDRSE pin on the PDQS cell." range="" rwaccess="RW"/>
    <bitfield id="DQSSEPDR" width="1" begin="12" end="12" resetval="0x0" description="DQSSE Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQS gate. This bit controls the PDRSE pin on the PDQS cell." range="" rwaccess="RW"/>
    <bitfield id="RTTOAL" width="1" begin="11" end="11" resetval="0x0" description="RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RTTOH" width="2" begin="10" end="9" resetval="0x1" description="RTT Output Hold: Indicates the number of clock cycles, which range from 2 - 5, after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to &#8216;0&#8217;) when using dynamic ODT control. ODT is disabled almost RTTOH clock cycles after the read postamble." range="" rwaccess="RW"/>
    <bitfield id="CPDRSHFT" width="2" begin="8" end="7" resetval="0x0" description="Configurable PDR phase shift. applicable only when DDRPHY_DX8SLnDXCTL2[CRDEN] = 1'b1." range="" rwaccess="RW"/>
    <bitfield id="DQSRPD" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DQSGPDR" width="1" begin="5" end="5" resetval="0x0" description="DQSG Power Down Receiver: Powers down, if set, the input receiver on the I/O for DQS gate." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGODT" width="1" begin="3" end="3" resetval="0x0" description="DQSG On-Die Termination: Enables, when set, the on-die termination (TE pin) on the I/O for DQS gate. Note that in typical usage, DQSGOE will always be on, rendering this control bit meaningless." range="" rwaccess="RW"/>
    <bitfield id="DQSGOE" width="1" begin="2" end="2" resetval="0x1" description="DQSG Output Enable: Enables, when set, the output driver (OE pin) on the I/O for DQS gate." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4GCR1" acronym="DDRPHY_DX4GCR1" offset="0xB04" width="32" description="DATX8 n General Configuration Register 1">
    <bitfield id="DXPDRMODE" width="16" begin="31" end="16" resetval="0x0" description="Enables the PDR mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="QSNSEL" width="1" begin="14" end="14" resetval="0x1" description="Selects the delayed or non-delayed read data strobe #" range="" rwaccess="RW"/>
    <bitfield id="QSSEL" width="1" begin="13" end="13" resetval="0x1" description="Selects the delayed or non-delayed read data strobe" range="" rwaccess="RW"/>
    <bitfield id="OEEN" width="1" begin="12" end="12" resetval="0x1" description="Output Enable Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the I/O output enable (D) slice" range="" rwaccess="RW"/>
    <bitfield id="PDREN" width="1" begin="11" end="11" resetval="0x1" description="I/O Power-Down Receiver Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the I/O power-down receiver (D) slice." range="" rwaccess="RW"/>
    <bitfield id="TEEN" width="1" begin="10" end="10" resetval="0x1" description="I/O Terminate Enable Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the I/O terminate enable (D) slice." range="" rwaccess="RW"/>
    <bitfield id="DSEN" width="1" begin="9" end="9" resetval="0x1" description="Data Strobe, Data Strobe # , Read Data Valid, Read Data Strobe , Read Data Strobe Gate , Control Clock Gate and Clock Generator Clock Gate: When set to 0, this signal will gate (stop) the clocks to all registers inside the corresponding block. Read Data Strobe, Read Data Strobe#, Read Data Strobe gate Enable: Enables, when set to 1" range="" rwaccess="RW"/>
    <bitfield id="DMEN" width="1" begin="8" end="8" resetval="0x1" description="Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered data output (D) slice. Read Data Mask Clock Gate: When set to 0, this signal will gate (stop) the clock to all registers inside a correspondingly numbered read data input (Q) slice. Read Data Mask Enable: Enables, if set to 1, the read data path." range="" rwaccess="RW"/>
    <bitfield id="DQEN" width="8" begin="7" end="0" resetval="0x7F" description="Enables DQ corresponding to each bit in a byte" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4GCR2" acronym="DDRPHY_DX4GCR2" offset="0xB08" width="32" description="DATX8 n General Configuration Register 2">
    <bitfield id="DXOEMODE" width="16" begin="31" end="16" resetval="0x0" description="Enables the OE mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DXTEMODE" width="16" begin="15" end="0" resetval="0x0" description="Enables the TE (ODT) mode values for DQ[7:0]. The bit [1:0] is for DQ[0], bit[3:2] for DQ[1] etc. Valid values are:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4GCR3" acronym="DDRPHY_DX4GCR3" offset="0xB0C" width="32" description="DATX8 n General Configuration Register 3">
    <bitfield id="OEBVT" width="1" begin="31" end="31" resetval="0x1" description="Output Enable BDL VT Compensation: Enables, if set the VT drift compensation of the output enable bit delay line." range="" rwaccess="RW"/>
    <bitfield id="TEBVT" width="1" begin="30" end="30" resetval="0x1" description="Termination Enable BDL VT Compensation: Enables, if set the VT drift compensation of the termination enable bit delay line." range="" rwaccess="RW"/>
    <bitfield id="RDBVT" width="1" begin="29" end="29" resetval="0x1" description="Read Data BDL VT Compensation: Enables, if set the VT drift compensation of the read data bit delay lines." range="" rwaccess="RW"/>
    <bitfield id="WDBVT" width="1" begin="28" end="28" resetval="0x1" description="Write Data BDL VT Compensation: Enables, if set the VT drift compensation of the write data bit delay lines." range="" rwaccess="RW"/>
    <bitfield id="RGLVT" width="1" begin="27" end="27" resetval="0x1" description="Read DQS Gating LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the read DQS gating LCDL." range="" rwaccess="RW"/>
    <bitfield id="RDLVT" width="1" begin="26" end="26" resetval="0x1" description="Read DQS LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the read DQS LCDL." range="" rwaccess="RW"/>
    <bitfield id="WDLVT" width="1" begin="25" end="25" resetval="0x1" description="Write DQ LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the write DQ LCDL." range="" rwaccess="RW"/>
    <bitfield id="WLLVT" width="1" begin="24" end="24" resetval="0x1" description="Write Leveling LCDL Delay VT Compensation: Enables, if set, the VT drift compensation of the write leveling LCDL." range="" rwaccess="RW"/>
    <bitfield id="RGSLVT" width="1" begin="23" end="23" resetval="0x1" description="Read DQS Gating Status LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the read DQS gating status LCDL." range="" rwaccess="RW"/>
    <bitfield id="PDRBVT" width="1" begin="22" end="22" resetval="0x1" description="Power Down Receiver BDL VT Compensation: Enables, if set the VT drift compensation of the power down receiver bit delay line." range="" rwaccess="RW"/>
    <bitfield id="DSNOEMODE" width="2" begin="21" end="20" resetval="0x0" description="Enables the OE mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DSNTEMODE" width="2" begin="19" end="18" resetval="0x0" description="Enables the TE mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DSNPDRMODE" width="2" begin="17" end="16" resetval="0x0" description="Enables the PDR mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DMOEMODE" width="2" begin="15" end="14" resetval="0x0" description="Enables the OE mode values for DM. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DMTEMODE" width="2" begin="13" end="12" resetval="0x0" description="Enables the TE mode values for DM. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DMPDRMODE" width="2" begin="11" end="10" resetval="0x0" description="Enables the PDR mode values for DM. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDSBVT" width="1" begin="8" end="8" resetval="0x1" description="Write Data Strobe BDL VT Compensation: Enables, if set the VT drift compensation of the write data strobe bit delay line." range="" rwaccess="RW"/>
    <bitfield id="DSOEMODE" width="2" begin="7" end="6" resetval="0x0" description="Enables the OE mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DSTEMODE" width="2" begin="5" end="4" resetval="0x0" description="Enables the TE mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DSPDRMODE" width="2" begin="3" end="2" resetval="0x2" description="Enables the PDR mode values for DQS. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RDMBVT" width="1" begin="1" end="1" resetval="0x1" description="Read Data Mask BDL VT Compensation: Enables, if set the VT drift compensation of the read data mask bit delay lines." range="" rwaccess="RW"/>
    <bitfield id="WDMBVT" width="1" begin="0" end="0" resetval="0x1" description="Write Data Mask BDL VT Compensation: Enables, if set the VT drift compensation of the write data mask bit delay lines." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4GCR4" acronym="DDRPHY_DX4GCR4" offset="0xB10" width="32" description="DATX8 n General Configuration Register 4">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Byte lane VREF IOM (Used only by D4MU IOs)" range="" rwaccess="R"/>
    <bitfield id="DXREFPEN" width="1" begin="28" end="28" resetval="0x0" description="Byte Lane VREF Pad Enable: Enables the pass gate between (to connect) VREF and PAD." range="" rwaccess="RW"/>
    <bitfield id="DXREFEEN" width="2" begin="27" end="26" resetval="0x3" description="Byte Lane External VREF Enable: Enables the generation of VREF value for external byte lane differential IO buffers." range="" rwaccess="RW"/>
    <bitfield id="DXREFSEN" width="1" begin="25" end="25" resetval="0x1" description="Byte Lane Single-End VREF Enable: Enables the generation of VREF value for internal byte lane single-end IO buffers. This is for DQSG loopback read gating path which is single ended. The Vref value is defined in DDRPHY_DXnGCR4[DXREFSSEL]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFESELRANGE" width="1" begin="23" end="23" resetval="0x0" description="External VREF generator REFSEL range select" range="" rwaccess="RW"/>
    <bitfield id="DXREFESEL" width="7" begin="22" end="16" resetval="0x0" description="Byte Lane External VREF Select: Selects the generated VREF value for external byte lane I/Os." range="" rwaccess="RW"/>
    <bitfield id="DXREFSSELRANGE" width="1" begin="15" end="15" resetval="0x0" description="Selects generated MVREFSE range used for PDQS IO (read DQS gate)" range="" rwaccess="RW"/>
    <bitfield id="DXREFSSEL" width="7" begin="14" end="8" resetval="0x0" description="Selects reference value for single ended comparator in PDQS IO (read DQS gate)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFIEN" width="4" begin="5" end="2" resetval="0xF" description="VREF Enable control for DQ IO (Single Ended) buffers of a byte lane. This applies to DQ and DM I/Os" range="" rwaccess="RW"/>
    <bitfield id="DXREFIMON" width="2" begin="1" end="0" resetval="0x0" description="VRMON control for DQ IO (Single Ended) buffers of a byte lane." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4GCR5" acronym="DDRPHY_DX4GCR5" offset="0xB14" width="32" description="DATX8 n General Configuration Register 5">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR3" width="7" begin="30" end="24" resetval="0x9" description="Rank3: Select value of internally generated Vref for PDDRIO" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR2" width="7" begin="22" end="16" resetval="0x9" description="Rank2: Select value of internally generated Vref for PDDRIO" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR1" width="7" begin="14" end="8" resetval="0x9" description="Rank1: Select value of internally generated Vref for PDDRIO" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR0" width="7" begin="6" end="0" resetval="0x9" description="Rank0: Select value of internally generated Vref for PDDRIO" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4GCR6" acronym="DDRPHY_DX4GCR6" offset="0xB18" width="32" description="DATX8 n General Configuration Register 6">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR3" width="6" begin="29" end="24" resetval="0x9" description="DRAM DQ VREF Select for Rank3: Selects the generated VREF value for external DRAM device.." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR2" width="6" begin="21" end="16" resetval="0x9" description="DRAM DQ VREF Select for Rank2: Selects the generated VREF value for external DRAM device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR1" width="6" begin="13" end="8" resetval="0x9" description="DRAM DQ VREF Select for Rank1: Selects the generated VREF value for external DRAM device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR0" width="6" begin="5" end="0" resetval="0x9" description="DRAM DQ VREF Select for Rank0: Selects the generated VREF value for external DRAM device." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4GCR7" acronym="DDRPHY_DX4GCR7" offset="0xB1C" width="32" description="DATX8 n General Configuration Register 7">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DCALTYPE" width="1" begin="9" end="9" resetval="0x0" description="DDL Calibration Type: Select the algorithm in DDL Calibration. Select the algorithm as follows:" range="" rwaccess="RW"/>
    <bitfield id="DCALSVAL" width="9" begin="8" end="0" resetval="0x100" description="DDL Calibration Starting Value: Initial LCDL delay select value in DDL Calibration." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4DQMAP0" acronym="DDRPHY_DX4DQMAP0" offset="0xB28" width="32" description="DATX8 n DQ/DM Mapping Register 0">
    <bitfield id="MAPOK" width="1" begin="31" end="31" resetval="0x1" description="Checksum bit. MAPOK is set to '1' if and only if all DQxMAP fields in DDRPHY_DXnDQMAP0 and DDRPHY_DXnDQMAP1 are uniquely set to values in the correct range (0 to 8)." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="30" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4MAP" width="4" begin="19" end="16" resetval="0x4" description="DQ bit 4 DATX8 slice mapping index. Value range of 0 to 8. See DQ0MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ3MAP" width="4" begin="15" end="12" resetval="0x3" description="DQ bit 3 DATX8 slice mapping index. Value range of 0 to 8. See DQ0MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ2MAP" width="4" begin="11" end="8" resetval="0x2" description="DQ bit 2 DATX8 slice mapping index. Value range of 0 to 8. See DQ0MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ1MAP" width="4" begin="7" end="4" resetval="0x1" description="DQ bit 1 DATX8 slice mapping index. Value range of 0 to 8. See DQ0MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ0MAP" width="4" begin="3" end="0" resetval="0x0" description="DQ bit 0 DATX8 slice mapping index. Value range of 0 to 8. The programmed value defines the DATX8 DQ/DM slice order that the byte lane DQ[0] bit is mapped to; for example, setting DQ0MAP to 0x5 will configure DQ[0] for this byte lane to be routed to the 6th DATX8 DQ slice counted from the bottom (or from the left in vertical slice implementations)." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4DQMAP1" acronym="DDRPHY_DX4DQMAP1" offset="0xB2C" width="32" description="DATX8 n DQ/DM Mapping Register 1">
    <bitfield id="MAPOK" width="1" begin="31" end="31" resetval="0x1" description="Checksum bit. MAPOK is set to '1' if and only if all DQxMAP fields in DDRPHY_DXnDQMAP0 and DDRPHY_DXnDQMAP1 are uniquely set to values in the correct range (0 to 9)." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMMAP" width="4" begin="15" end="12" resetval="0x8" description="DM bit DATX8 slice mapping index. Value range of 0 to 8. See DQ5MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ7MAP" width="4" begin="11" end="8" resetval="0x7" description="DQ bit 7 DATX8 slice mapping index. Value range of 0 to 8. See DQ5MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ6MAP" width="4" begin="7" end="4" resetval="0x6" description="DQ bit 6 DATX8 slice mapping index. Value range of 0 to 8. See DQ5MAP description" range="" rwaccess="RW"/>
    <bitfield id="DQ5MAP" width="4" begin="3" end="0" resetval="0x5" description="DQ bit 5 DATX8 slice mapping index. Value range of 0 to 8. The programmed value defines the DATX8 DQ/DM slice order that the byte lane DQ[5] bit is mapped to; for example, setting DQ6MAP to 0x2 will configure DQ[5] for this byte lane to be routed to the 2nd DATX8 DQ slice counted from the bottom (or from the left in vertical slice implementations)." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4BDLR0" acronym="DDRPHY_DX4BDLR0" offset="0xB40" width="32" description="DATX8 n Bit Delay Line Register 0">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ3WBD" width="6" begin="29" end="24" resetval="0x0" description="DQ3 Write Bit Delay: Delay select for the BDL on DQ3 write path" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ2WBD" width="6" begin="21" end="16" resetval="0x0" description="DQ2 Write Bit Delay: Delay select for the BDL on DQ2 write path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ1WBD" width="6" begin="13" end="8" resetval="0x0" description="DQ1 Write Bit Delay: Delay select for the BDL on DQ1 write path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ0WBD" width="6" begin="5" end="0" resetval="0x0" description="DQ0 Write Bit Delay: Delay select for the BDL on DQ0 write path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4BDLR1" acronym="DDRPHY_DX4BDLR1" offset="0xB44" width="32" description="DATX8 n Bit Delay Line Register 1">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ7WBD" width="6" begin="29" end="24" resetval="0x0" description="DQ7 Write Bit Delay: Delay select for the BDL on DQ7 write path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ6WBD" width="6" begin="21" end="16" resetval="0x0" description="DQ6 Write Bit Delay: Delay select for the BDL on DQ6 write path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ5WBD" width="6" begin="13" end="8" resetval="0x0" description="DQ5 Write Bit Delay: Delay select for the BDL on DQ5 write path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4WBD" width="6" begin="5" end="0" resetval="0x0" description="DQ4 Write Bit Delay: Delay select for the BDL on DQ4 write path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4BDLR2" acronym="DDRPHY_DX4BDLR2" offset="0xB48" width="32" description="DATX8 n Bit Delay Line Register 2">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSNWBD" width="6" begin="29" end="24" resetval="0x0" description="DQSN Write Bit Delay: Delay select for the BDL on DQSN write path" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSOEBD" width="6" begin="21" end="16" resetval="0x0" description="DQS/DM/DQ Output Enable Bit Delay: Delay select for the BDL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSWBD" width="6" begin="13" end="8" resetval="0x0" description="DQS Write Bit Delay: Delay select for the BDL on DQS write path" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMWBD" width="6" begin="5" end="0" resetval="0x0" description="DM Write Bit Delay: Delay select for the BDL on DM write path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4BDLR3" acronym="DDRPHY_DX4BDLR3" offset="0xB50" width="32" description="DATX8 n Bit Delay Line Register 3">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ3RBD" width="6" begin="29" end="24" resetval="0x0" description="DQ3 Read Bit Delay: Delay select for the BDL on DQ3 read path" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ2RBD" width="6" begin="21" end="16" resetval="0x0" description="DQ2 Read Bit Delay: Delay select for the BDL on DQ2 read path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ1RBD" width="6" begin="13" end="8" resetval="0x0" description="DQ1 Read Bit Delay: Delay select for the BDL on DQ1 read path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ0RBD" width="6" begin="5" end="0" resetval="0x0" description="DQ0 Read Bit Delay: Delay select for the BDL on DQ0 read path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4BDLR4" acronym="DDRPHY_DX4BDLR4" offset="0xB54" width="32" description="DATX8 n Bit Delay Line Register 4">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ7RBD" width="6" begin="29" end="24" resetval="0x0" description="DQ7 Read Bit Delay: Delay select for the BDL on DQ7 read path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ6RBD" width="6" begin="21" end="16" resetval="0x0" description="DQ6 Read Bit Delay: Delay select for the BDL on DQ6 read path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ5RBD" width="6" begin="13" end="8" resetval="0x0" description="DQ5 Read Bit Delay: Delay select for the BDL on DQ5 read path." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4RBD" width="6" begin="5" end="0" resetval="0x0" description="DQ4 Read Bit Delay: Delay select for the BDL on DQ4 read path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4BDLR5" acronym="DDRPHY_DX4BDLR5" offset="0xB58" width="32" description="DATX8 n Bit Delay Line Register 5">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMRBD" width="6" begin="5" end="0" resetval="0x0" description="DM Read Bit Delay: Delay select for the BDL on DM read path." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4BDLR6" acronym="DDRPHY_DX4BDLR6" offset="0xB60" width="32" description="DATX8 n Bit Delay Line Register 6">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TERBD" width="6" begin="21" end="16" resetval="0x0" description="Termination Enable Bit Delay: Delay select for the BDL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PDRBD" width="6" begin="13" end="8" resetval="0x0" description="Power down receiver Bit Delay: Delay select for the BDL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4LCDLR0" acronym="DDRPHY_DX4LCDLR0" offset="0xB80" width="32" description="DATX8 n Local Calibrated Delay Line Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLD" width="9" begin="8" end="0" resetval="0x0" description="Write Leveling Delay: Delay select for the write leveling (WL) LCDL. This register is updated by hardware during write leveling." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4LCDLR1" acronym="DDRPHY_DX4LCDLR1" offset="0xB84" width="32" description="DATX8 n Local Calibrated Delay Line Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDQD" width="9" begin="8" end="0" resetval="0x0" description="Write Data Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4LCDLR2" acronym="DDRPHY_DX4LCDLR2" offset="0xB88" width="32" description="DATX8 n Local Calibrated Delay Line Register 2">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGD" width="9" begin="8" end="0" resetval="0x0" description="DQS Gating Delay: Delay select for the DQS gating (DQSG) LCDL This field is updated by hardware during:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4LCDLR3" acronym="DDRPHY_DX4LCDLR3" offset="0xB8C" width="32" description="DATX8 n Local Calibrated Delay Line Register 3">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDQSD" width="9" begin="8" end="0" resetval="0x0" description="Read DQS Delay: Delay select for the read DQS (RDQS) LCDL. This field is updated by hardware in the following cases:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4LCDLR4" acronym="DDRPHY_DX4LCDLR4" offset="0xB90" width="32" description="DATX8 n Local Calibrated Delay Line Register 4">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDQSND" width="9" begin="8" end="0" resetval="0x0" description="Read DQSN Delay: Delay select for the read DQSN (RDQSN) LCDL. This field is updated by hardware in the following cases:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4LCDLR5" acronym="DDRPHY_DX4LCDLR5" offset="0xB94" width="32" description="DATX8 n Local Calibrated Delay Line Register 5">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGSD" width="9" begin="8" end="0" resetval="0x0" description="DQS Gate Status Delay: Delay select for the DQS gate status (DQSGS) LCDL." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4MDLR0" acronym="DDRPHY_DX4MDLR0" offset="0xBA0" width="32" description="DATX8 n Master Delay Line Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TPRD" width="9" begin="24" end="16" resetval="0x0" description="Target Period: Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="IPRD" width="9" begin="8" end="0" resetval="0x0" description="Initial Period: Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4MDLR1" acronym="DDRPHY_DX4MDLR1" offset="0xBA4" width="32" description="DATX8 n Master Delay Line Register 1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="MDLD" width="9" begin="8" end="0" resetval="0x0" description="MDL Delay: Delay select for the LCDL for the Master Delay Line." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4GTR0" acronym="DDRPHY_DX4GTR0" offset="0xBC0" width="32" description="DATX8 n General Timing Register 0">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDQSL" width="3" begin="26" end="24" resetval="0x0" description="DQ write path latency pipeline: Write data is pipelined by (WLSL + WDQSL). Total write data pipeline is: [Write leveling system latency] + WDQSL/2 DRAM clock periods This value is adjusted by LPDDR4 tDQS2DQ training and write eye centering. Any update in DDRPHY_DXnLCDLR1[WDQD] will update this field after 20 DDRSS_PHY_CTL_CLK clock cycles. Reading this field shows the number of pipelines (UI delays) written into DDRPHY_DXnLCDLR1[WDQD] field. Make sure content of this register field is not overwritten by the software." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="WLSL" width="4" begin="19" end="16" resetval="0x2" description="Write Leveling System Latency: Used to adjust the write latency after write leveling. This field is for the byte when in x8 mode Valid values:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="12" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DGSL" width="5" begin="4" end="0" resetval="0x0" description="DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data. This is used to compensate for board delays and other system delays. Power-up default is 0x00 (i.e. no extra clock cycles required). Valid values are 0 to 18 and each increment adds a half SDRAM CK period." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4RSR0" acronym="DDRPHY_DX4RSR0" offset="0xBD0" width="32" description="DATX8 n Rank Status Register 0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="QSGERR" width="16" begin="15" end="0" resetval="0x0" description="DQS Gate Training Error: Indicates if set that there is an error in DQS gate training of the byte in x8 mode One bit for each of the up to 16 ranks." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4RSR1" acronym="DDRPHY_DX4RSR1" offset="0xBD4" width="32" description="DATX8 n Rank Status Register 1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDLVLERR" width="16" begin="15" end="0" resetval="0x0" description="Read Leveling Error: Indicates, if set, that there is an error in read leveling training of the byte in x8 mode One bit for each of the up to 16 ranks." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4RSR2" acronym="DDRPHY_DX4RSR2" offset="0xBD8" width="32" description="DATX8 n Rank Status Register 2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLAWN" width="16" begin="15" end="0" resetval="0x0" description="Write Latency Adjustment &#8220;DQS off on some DQ lines&#8221; warning. One bit per rank indicates that, for that rank, the WLA algorithm found some DQ lines where the read data sequence did not match the expected comparison signatures. This is for the byte in x8 mode" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4RSR3" acronym="DDRPHY_DX4RSR3" offset="0xBDC" width="32" description="DATX8 n Rank Status Register 3">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLAERR" width="16" begin="15" end="0" resetval="0x0" description="Write Latency Adjustment error: Indicates, for each of the system ranks, that an error occurred in the WLA algorithm. This is for the byte in x8 mode" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4GSR0" acronym="DDRPHY_DX4GSR0" offset="0xBE0" width="32" description="DATX8 n General Status Register 0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLDQ" width="1" begin="30" end="30" resetval="0x0" description="Write Leveling DQ Status: Captures the write leveling DQ status from the DRAM during software write leveling." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="29" end="26" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="GDQSPRD" width="9" begin="25" end="17" resetval="0x0" description="Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated." range="" rwaccess="R"/>
    <bitfield id="DPLOCK" width="1" begin="16" end="16" resetval="0x0" description="DATX8 PLL Lock: Indicates, if set, that DATX8 PLL has locked. This is a direct status of the DATX8 PLL lock pin." range="" rwaccess="R"/>
    <bitfield id="WLPRD" width="9" begin="15" end="7" resetval="0x0" description="Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated." range="" rwaccess="R"/>
    <bitfield id="WLERR" width="1" begin="6" end="6" resetval="0x0" description="Write Leveling Error: Indicates, if set, that there is a write leveling error in the DATX8." range="" rwaccess="R"/>
    <bitfield id="WLDONE" width="1" begin="5" end="5" resetval="0x0" description="Write Leveling Done: Indicates, if set, that the DATX8 has completed write leveling." range="" rwaccess="R"/>
    <bitfield id="WLCAL" width="1" begin="4" end="4" resetval="0x0" description="Write Leveling Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line." range="" rwaccess="R"/>
    <bitfield id="GDQSCAL" width="1" begin="3" end="3" resetval="0x0" description="Read DQS gating Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL." range="" rwaccess="R"/>
    <bitfield id="RDQSNCAL" width="1" begin="2" end="2" resetval="0x0" description="Read DQS# Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL." range="" rwaccess="R"/>
    <bitfield id="RDQSCAL" width="1" begin="1" end="1" resetval="0x0" description="Read DQS Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL." range="" rwaccess="R"/>
    <bitfield id="WDQCAL" width="1" begin="0" end="0" resetval="0x0" description="Write DQ Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4GSR1" acronym="DDRPHY_DX4GSR1" offset="0xBE4" width="32" description="DATX8 n General Status Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DLTCODE" width="24" begin="24" end="1" resetval="0x0" description="Delay Line Test Code: Returns the code measured by the PHY control block that corresponds to the period of the DATX8 delay line digital test output." range="" rwaccess="R"/>
    <bitfield id="DLTDONE" width="1" begin="0" end="0" resetval="0x0" description="Delay Line Test Done: Indicates, if set, that the PHY control block has finished doing period measurement of the DATX8 delay line digital test output." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4GSR2" acronym="DDRPHY_DX4GSR2" offset="0xBE8" width="32" description="DATX8 n General Status Register 2">
    <bitfield id="GSDQSPRD" width="9" begin="31" end="23" resetval="0x0" description="Read DQS gating Status Period: Returns the DDR clock period measured by the read DQS gating status LCDL during calibration. This value is PVT compensated." range="" rwaccess="R"/>
    <bitfield id="GSDQSCAL" width="1" begin="22" end="22" resetval="0x0" description="Read DQS Gating Status Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating status LCDL." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SRDERR" width="1" begin="20" end="20" resetval="0x0" description="Static Read Error: Indicates, if set, that the DATX8 has encountered an error during execution of the static read training. Static read training not supported in this release." range="" rwaccess="R"/>
    <bitfield id="DQS2DQERR" width="8" begin="19" end="12" resetval="0x0" description="Write DQS2DQ training error: Indicates, if set, that the DATX8 has encountered an error during execution of the write DQS2DQ training Each 2 bits indicate error on one rank. (e.g. bits [13:12] shows error on rank 0) Status encoding are:" range="" rwaccess="R"/>
    <bitfield id="ESTAT" width="4" begin="11" end="8" resetval="0x0" description="Error Status: If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution." range="" rwaccess="R"/>
    <bitfield id="WEWN" width="1" begin="7" end="7" resetval="0x0" description="Write Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write eye centering training." range="" rwaccess="R"/>
    <bitfield id="WEERR" width="1" begin="6" end="6" resetval="0x0" description="Write Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write eye centering training." range="" rwaccess="R"/>
    <bitfield id="REWN" width="1" begin="5" end="5" resetval="0x0" description="Read Eye Centering Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read eye centering training." range="" rwaccess="R"/>
    <bitfield id="REERR" width="1" begin="4" end="4" resetval="0x0" description="Read Eye Centering Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read eye centering training." range="" rwaccess="R"/>
    <bitfield id="WDWN" width="1" begin="3" end="3" resetval="0x0" description="Write Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the write bit deskew training." range="" rwaccess="R"/>
    <bitfield id="WDERR" width="1" begin="2" end="2" resetval="0x0" description="Write Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the write bit deskew training." range="" rwaccess="R"/>
    <bitfield id="RDWN" width="1" begin="1" end="1" resetval="0x0" description="Read Bit Deskew Warning: Indicates, if set, that the DATX8 has encountered a warning during execution of the read bit deskew training." range="" rwaccess="R"/>
    <bitfield id="RDERR" width="1" begin="0" end="0" resetval="0x0" description="Read Bit Deskew Error: Indicates, if set, that the DATX8 has encountered an error during execution of the read bit deskew training." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4GSR3" acronym="DDRPHY_DX4GSR3" offset="0xBEC" width="32" description="DATX8 n General Status Register 3">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ESTAT" width="3" begin="26" end="24" resetval="0x0" description="VREF Training Error Status Code: Indicates which phase of error check failed. Valid status encodings are: ESTAT[0] = Init vref check failed. ESTAT[1] = Final check for DRAM VREF failed ESTAT[2] = Final check for Host VREF failed." range="" rwaccess="R"/>
    <bitfield id="DVWRN" width="4" begin="23" end="20" resetval="0x0" description="DRAM VREF Training Warning: Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank." range="" rwaccess="R"/>
    <bitfield id="DVERR" width="4" begin="19" end="16" resetval="0x0" description="DRAM VREF Training Error: Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank." range="" rwaccess="R"/>
    <bitfield id="HVWRN" width="4" begin="15" end="12" resetval="0x0" description="Host VREF Training Warning: Indicates if set that there an warning in VREF was Training. Each bit indicates error for one rank." range="" rwaccess="R"/>
    <bitfield id="HVERR" width="4" begin="11" end="8" resetval="0x0" description="Host VREF Training Error: Indicates if set that there an error in VREF was Training. Each bit indicates error for one rank." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SRDPC" width="2" begin="1" end="0" resetval="0x0" description="Static Read Delay Pass Count: This read only field provides information regarding the trained RDDLY value in DDRPHY_DXnGCR0[23:20]. Valid status encodings are:" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4GSR4" acronym="DDRPHY_DX4GSR4" offset="0xBF0" width="32" description="DATX8 n General Status Register 4">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="25" end="17" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4GSR5" acronym="DDRPHY_DX4GSR5" offset="0xBF4" width="32" description="DATX8 n General Status Register 5">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="19" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4GSR6" acronym="DDRPHY_DX4GSR6" offset="0xBF8" width="32" description="DATX8 n General Status Register 6">
    <bitfield id="DBDQ" width="8" begin="31" end="24" resetval="0x0" description="Capture DB DQ[7:0], bits [31:28] is for DQ[7:4] for upper nibble, bits [27:24] is for DQ[3:0] for lower nibble. This Register bits is used for software based LPDDR3 CA training and Software based LPDDR4 Command Bus Training." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX8SL1OSC" acronym="DDRPHY_DX8SL1OSC" offset="0x1440" width="32" description="DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="GATEDXRDCLK" width="2" begin="29" end="28" resetval="0x0" description="Enable Clock Gating for DX ctl_rd_clk: Enables, when set, clock gating for power saving. Valid values are: Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="GATEDXDDRCLK" width="2" begin="27" end="26" resetval="0x0" description="Enable Clock Gating for DX DDRSS_BYP_4X_CLK: Enables, when set, clock gating for power saving. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="GATEDXCTLCLK" width="2" begin="25" end="24" resetval="0x0" description="Enable Clock Gating for DX DDRSS_PHY_CTL_CLK: Enables, when set, clock gating for power saving. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="CLKLEVEL" width="2" begin="23" end="22" resetval="0x0" description="Selects the level to which clocks will be stalled when clock gating is enabled in PHY. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="LBMODE" width="1" begin="21" end="21" resetval="0x0" description="Loopback Mode: Indicates, if set, that the PHY/PUB is in loopback mode." range="" rwaccess="RW"/>
    <bitfield id="LBGSDQS" width="1" begin="20" end="20" resetval="0x0" description="Load GSDQS LCDL with 2x the calibrated GSDQSPRD value (equivalent to one CK period). This bit must only be used when initializing the GSDQS 180 degree offset for IO assisted gating mode. This bit is self clearing." range="" rwaccess="RW1C"/>
    <bitfield id="LBGDQS" width="2" begin="19" end="18" resetval="0x0" description="Loopback DQS Gating: Selects the DQS gating mode that should be used when the PHY is in loopback mode, including BIST loopback mode. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="LBDQSS" width="1" begin="17" end="17" resetval="0x0" description="Loopback DQS Shift: Selects how the read DQS is shifted during loopback to ensure that the read DQS is centered into the read data eye. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="PHYHRST" width="1" begin="16" end="16" resetval="0x1" description="PHY High-Speed Reset: A write of 1b0 to this bit resets the DATX8 macros without resetting PUB logic. This bit is not self-clearing and a 1b1 must be written to de-assert the reset." range="" rwaccess="RW"/>
    <bitfield id="PHYFRST" width="1" begin="15" end="15" resetval="0x1" description="PHY FIFO Reset: A write of 1b0 to this bit resets the DATX8 FIFOs without resetting PUB logic. This bit is not self-clearing and a 1b1 must be written to de-assert the reset." range="" rwaccess="RW"/>
    <bitfield id="DLTST" width="1" begin="14" end="14" resetval="0x0" description="Delay Line Test Start: A write of 1b1 to this bit will trigger delay line oscillator mode period measurement. This bit is not self clearing and needs to be reset to 1b0 before the measurement can be re-triggered." range="" rwaccess="RW"/>
    <bitfield id="DLTMODE" width="1" begin="13" end="13" resetval="0x0" description="Delay Line Test Mode: Selects, if set, the delay line oscillator test mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="12" end="11" resetval="0x3" description="Reserved.Caution, do not write to this register field." range="" rwaccess="RW"/>
    <bitfield id="OSCWDDL" width="2" begin="10" end="9" resetval="0x3" description="Oscillator Mode Write-Data Delay Line Select: Selects which of the two write data (WDQ) LCDLs is active. The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="8" end="7" resetval="0x3" description="Reserved.Caution, do not write to this register field." range="" rwaccess="RW"/>
    <bitfield id="OSCWDL" width="2" begin="6" end="5" resetval="0x3" description="Oscillator Mode Write-Leveling Delay Line Select: Selects which of the two write leveling LCDLs is active. The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="OSCDIV" width="4" begin="4" end="1" resetval="0xF" description="Oscillator Mode Division: Specifies the factor by which the delay line oscillator mode output is divided down before it is output on the delay line digital test output pin dl_dto. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="OSCEN" width="1" begin="0" end="0" resetval="0x0" description="Oscillator Enable: Enables, if set, the delay line oscillation." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL1PLLCR0" acronym="DDRPHY_DX8SL1PLLCR0" offset="0x1444" width="32" description="DAXT8 0-1 PLL Control Register 0">
    <bitfield id="PLLBYP" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass: Bypasses the PLL if set to 1b1." range="" rwaccess="RW"/>
    <bitfield id="PLLRST" width="1" begin="30" end="30" resetval="0x0" description="PLL Reset: Resets the PLLs by driving the PLL reset pin. This bit is not self-clearing and a 1b0 must be written to de-assert the reset." range="" rwaccess="RW"/>
    <bitfield id="PLLPD" width="1" begin="29" end="29" resetval="0x0" description="PLL Power Down: Puts the PLLs in power down mode by driving the PLL power down pin. This bit is not self-clearing and a 1b0 must be written to de-assert the power-down." range="" rwaccess="RW"/>
    <bitfield id="RSTOPM" width="1" begin="28" end="28" resetval="0x0" description="Reference Stop Mode. Connects to pin REF_STOP_MODE. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="FRQSEL" width="4" begin="27" end="24" resetval="0x0" description="PLL Frequency Select: Selects the operating range of the PLL. Settings are specific to PLL type." range="" rwaccess="RW"/>
    <bitfield id="RLOCKM" width="1" begin="23" end="23" resetval="0x0" description="Relock Mode: Enables, if set, rapid relocking mode." range="" rwaccess="RW"/>
    <bitfield id="CPPC" width="6" begin="22" end="17" resetval="0xE" description="Charge Pump Proportional Current Control. Connects to pin CPPROP_CTRL on the PLL. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="CPIC" width="4" begin="16" end="13" resetval="0x0" description="Charge Pump Integrating Current Control. Connects to pin CP_INT_CTRL on the PLL. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="GSHIFT" width="1" begin="12" end="12" resetval="0x0" description="Gear Shift: Enables, if set, rapid locking mode. Connects to pin GEAR_SHIFT on the PLL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ATOEN" width="1" begin="8" end="8" resetval="0x0" description="Analog Test Enable (ATOEN): Selects the analog test signal that should be driven on the analog test output pin. Otherwise the analog test output is tri-stated. This allows analog test output pins from multiple PLLs to be connected together. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="ATC" width="4" begin="7" end="4" resetval="0x0" description="Analog Test Control: Controls PLL input pins pll_ana_test_sel[3:0]. Selects various PLL analog test signals to be brought out via PLL analog test output pin (pll_ato)." range="" rwaccess="RW"/>
    <bitfield id="DTC" width="4" begin="3" end="0" resetval="0x0" description="Digital Test Control: Controls PLL input pins pll_dig_test_sel. Selects various PLL digital test signals and other test mode signals to be brought out via bit [1] of the PLL digital test output (pll_dto[1])." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL1PLLCR1" acronym="DDRPHY_DX8SL1PLLCR1" offset="0x1448" width="32" description="DAXT8 0-1 PLL Control Register 1 (Type B PLL Only)">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PLLPROG" width="16" begin="21" end="6" resetval="0x0" description="Connects to the PLL PLL_PROG bus." range="" rwaccess="RW"/>
    <bitfield id="BYPVREGCP" width="1" begin="5" end="5" resetval="0x0" description="Bypass PLL vreg_cp" range="" rwaccess="RW"/>
    <bitfield id="BYPVREGDIG" width="1" begin="4" end="4" resetval="0x0" description="Bypass PLL vreg_dig." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LOCKPS" width="1" begin="2" end="2" resetval="0x0" description="Lock Detector Phase Select. Connects to pin LOCK_PHASE_SEL on the PLL." range="" rwaccess="RW"/>
    <bitfield id="LOCKCS" width="1" begin="1" end="1" resetval="0x0" description="Lock Detector Counter Select. Connects to pin LOCK_COUNT_SEL on the PLL." range="" rwaccess="RW"/>
    <bitfield id="LOCKDS" width="1" begin="0" end="0" resetval="0x0" description="Lock Detector Select. Connects to pin LOCK_DET_SEL on the PLL on the PLL." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL1PLLCR2" acronym="DDRPHY_DX8SL1PLLCR2" offset="0x144C" width="32" description="DAXT8 0-1 PLL Control Register 2 (Type B PLL Only)">
    <bitfield id="PLLCTRL_31_0" width="32" begin="31" end="0" resetval="0x0" description="Connects to bits [31:0] of the PLL general control bus PLL_CTRL." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL1PLLCR3" acronym="DDRPHY_DX8SL1PLLCR3" offset="0x1450" width="32" description="DAXT8 0-1 PLL Control Register 3 (Type B PLL Only)">
    <bitfield id="PLLCTRL_63_32" width="32" begin="31" end="0" resetval="0x0" description="Connects to bits [63:32] of the PLL general control bus PLL_CTRL." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL1PLLCR4" acronym="DDRPHY_DX8SL1PLLCR4" offset="0x1454" width="32" description="DAXT8 0-1 PLL Control Register 4 (Type B PLL Only)">
    <bitfield id="PLLCTRL_95_64" width="32" begin="31" end="0" resetval="0x0" description="Connects to bits [95:64] of the PLL general control bus PLL_CTRL." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL1PLLCR5" acronym="DDRPHY_DX8SL1PLLCR5" offset="0x1458" width="32" description="DAXT8 0-1 PLL Control Register 5 (Type B PLL Only)">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PLLCTRL_103_96" width="8" begin="7" end="0" resetval="0x0" description="Connects to bits [103:96] of the PLL general control bus PLL_CTRL." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL1DQSCTL" acronym="DDRPHY_DX8SL1DQSCTL" offset="0x145C" width="32" description="DATX8 0-1 DQS Control Register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RRRMODE" width="1" begin="24" end="24" resetval="0x1" description="Read Path Rise-to-Rise Mode: Indicates if set that the PHY mission mode is configured to run in rise-to-rise mode for the read path. Otherwise, if not set, the PHY mission mode for the read path is running in rise-to-fall mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WRRMODE" width="1" begin="21" end="21" resetval="0x1" description="Write Path Rise-to-Rise Mode: Indicates if set that the PHY mission mode is configured to run in rise-to-rise mode for the write path. Otherwise, if not set, the PHY mission mode for the write path is running in rise-to-fall mode." range="" rwaccess="RW"/>
    <bitfield id="DQSGX" width="2" begin="20" end="19" resetval="0x0" description="DQS Gate Extension: Specifies if set that the read DQS gate will be extended. This should be set ONLY when used with DQS pull-down and DQSn pull-up (DDRPHY_DX8SLnDQSCTL[DQSRES]&amp;amp;gt;0000 and DDRPHY_DX8SLnDQSCTL[DQSNRES]&amp;amp;gt;0000) and only in systems with no DQS termination or mid-rail DQS termination. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="LPPLLPD" width="1" begin="18" end="18" resetval="0x1" description="Low Power PLL Power Down: Specifies if set that the PHY should respond to the DFI low power opportunity request and power down the PLL of the byte if the wakeup time request satisfies the LPWAKEUP_THRSH. LPWAKEUP_THRSH is the Minimum threshold value of tlp_wakeup required to make phy go into low power mode by powering down PLL. The value of the dfi_lp_wakeup signal at the time that the dfi_lp_data_req &amp;amp;amp; dfi_lp_ctrl_req signal is de-asserted sets the tlp_wakeup time. The value is in tems of number clock cycles." range="" rwaccess="RW"/>
    <bitfield id="LPIOPD" width="1" begin="17" end="17" resetval="0x1" description="Low Power I/O Power Down: Specifies if set that the PHY should respond to the DFI low power opportunity request and power down the I/Os of the byte." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PDAMODE" width="1" begin="15" end="15" resetval="0x0" description="Set PDA mode timing. If this bit is set by the MCTL, the DFI write commands are delayed by 2 SDRAM clock cycles, while at the same time the DQ data will be advanced with respect to the DQS. This allows the MCTL to satisfy the t_PDA_S timing requirement. This register field must be set in conjunction with DDRPHY_PGCR4[18] for PDA mode to be properly enabled/disabled." range="" rwaccess="RW"/>
    <bitfield id="QSCNTEN" width="1" begin="14" end="14" resetval="0x1" description="QS Counter Enable. Enables, if set, the counting of DQS edges for automatic shut-off of DQS gate. If turned off, the gate is closed using the gate signal from the PUB." range="" rwaccess="RW"/>
    <bitfield id="UDQIOM" width="1" begin="13" end="13" resetval="0x0" description="Unused DQ I/O Mode: Selects SSTL mode (when set to 1b0) or CMOS mode (when set to 1b1) of the I/O for unused DQ pins." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="12" end="10" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DXSR" width="2" begin="9" end="8" resetval="0x0" description="Data Slew Rate: Selects slew rate of the I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros." range="" rwaccess="RW"/>
    <bitfield id="DQSNRES" width="4" begin="7" end="4" resetval="0x0" description="DQS# Resistor: DQS_c glitch suppression resistor controls" range="" rwaccess="RW"/>
    <bitfield id="DQSRES" width="4" begin="3" end="0" resetval="0x0" description="DQS Resistor: DQS_t glitch suppression resistor controls" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL1DDLCTL" acronym="DDRPHY_DX8SL1DDLCTL" offset="0x1464" width="32" description="DATX8 0-1 DDL Control Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DLYLDTM" width="1" begin="26" end="26" resetval="0x0" description="Delay Load Timing: Specifies the timing of the signal that is used to load the new delay select values into the LCDL when switching between ranks that have different delays. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DXDDLLDT" width="1" begin="25" end="25" resetval="0x0" description="DX DDL Load Type: Specifies how a new delay select value is applied to the delay line. This is only applicable to DDLs that have their delay select signals pipelined, such write leveling LCDL and read DQS gating LCDL. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="24" end="23" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DXDDLLD" width="5" begin="22" end="18" resetval="0x0" description="DATX8 DDL Delay Select Dynamic Load: Specifies whether the registers inside the DATX8 that hold the delay select signal of DATX8 DDL should be dynamically loaded only when the delay select changes or should be continuously (always) loaded. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DXDDLBYP" width="16" begin="17" end="2" resetval="0x0" description="DATX8 DDL Bypass: Specifies, if set to 1b1 that the DDL delay should be bypassed. Otherwise the DDL bypass is turned off. Different bits control different DATX8 DDLs as follows:" range="" rwaccess="RW"/>
    <bitfield id="DDLBYPMODE" width="2" begin="1" end="0" resetval="0x2" description="Controls DDL Bypass Mode" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL1DXCTL1" acronym="DDRPHY_DX8SL1DXCTL1" offset="0x1468" width="32" description="DATX8 0-1 DX Control Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DXCALCLK" width="1" begin="24" end="24" resetval="0x0" description="DATX Calibration Clock Select: Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DXRCLKMD" width="1" begin="23" end="23" resetval="0x0" description="DATX8 read Clock Mode: Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DXDTOSEL" width="2" begin="21" end="20" resetval="0x0" description="DATX8 Digital Test Output Select: This is used to select the DATX8 internal signals that should be driven on the two DATX8 digital test outputs (phy_status[3:2]) signals. Valid values for DATX8 digital test output bit 0 (phy_status[2]) are:Valid values for digital test out bit 1[1] (phy_status[3]) are:" range="" rwaccess="RW"/>
    <bitfield id="DXGSMD" width="1" begin="19" end="19" resetval="0x0" description="Read DQS gating status mode: Indicates if set that the read DQS gating status that is stored in the DQS read FIFO is the gate input. Otherwise, if not set, the registered DQS gate status is stores in the FIFO" range="" rwaccess="RW"/>
    <bitfield id="DXQSDBYP" width="1" begin="18" end="18" resetval="0x1" description="Read DQS/DQS# delay load bypass mode. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DXGDBYP" width="1" begin="17" end="17" resetval="0x0" description="Read DQS gate delay load bypass mode. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DXTMODE" width="1" begin="16" end="16" resetval="0x0" description="DATX8 Test Mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX8SL1DXCTL2" acronym="DDRPHY_DX8SL1DXCTL2" offset="0x146C" width="32" description="DATX8 0-1 DX Control Register 2">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CRDEN" width="1" begin="23" end="23" resetval="0x0" description="Configurable Read Data Enable:" range="" rwaccess="RW"/>
    <bitfield id="POSOEX" width="3" begin="22" end="20" resetval="0x1" description="OE extension during post-amble" range="" rwaccess="RW"/>
    <bitfield id="PREOEX" width="2" begin="19" end="18" resetval="0x2" description="OE extension during pre-amble" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="IOAG" width="1" begin="16" end="16" resetval="0x0" description="I/O-assisted Gate Select (experimental read gate mode)" range="" rwaccess="RW"/>
    <bitfield id="IOLB" width="1" begin="15" end="15" resetval="0x0" description="DATX8 I/O Loop-Back Select: Selects where inside the I/O the loop-back of signals happens. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="LPWAKEUP_THRSH" width="4" begin="12" end="9" resetval="0xC" description="Low Power Wakeup Threshold: If dfi_lp_wakeup is greater than this threshold value, PLLs will be powered down when entering DFI low power mode. The value of the dfi_lp_wakeup signal at the time that the dfi_lp_ctrl_req or dfi_lp_data_req signal is asserted sets the tlp_wakeup time. Valid values in tems of number clock cycles are:" range="" rwaccess="RW"/>
    <bitfield id="RDBI" width="1" begin="8" end="8" resetval="0x0" description="Read Data Bus Inversion Enable: when set to 1b1 (and MR5[12] is set to 1b11b1 in DDR4 mode and MR3[6] is set to 1'b1 in LPDDR4 mode). PUB performs data bus inversion on the DRAM read data; when set to 1b0, the read data and DM_n/DBI_n signal are passed on to the controller as is." range="" rwaccess="RW"/>
    <bitfield id="WDBI" width="1" begin="7" end="7" resetval="0x0" description="Write Data Bus Inversion Enable: when set to 1b1 (and MR5[11:10] is set to 2b10 in DDR4 and MR3[7] is set to 1'b1 in LPDDR4 mode), PUB generates the write DBI on the DM_n/DBI_n signal. Not supported with write CRC." range="" rwaccess="RW"/>
    <bitfield id="PRFBYP" width="1" begin="6" end="6" resetval="0x0" description="Pub Read FIFO Bypass: When set to 1b1, the read capture FIFO inside PUB is bypassed. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RDMODE" width="2" begin="5" end="4" resetval="0x0" description="DATX8 Receive FIFO Read Mode. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DISRST" width="1" begin="3" end="3" resetval="0x0" description="Disables the Read FIFO reset: When set, read receive fifo can&#8217;t be reset from ctl_dx_rdfifo_rstn input. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DQSGLB" width="2" begin="2" end="1" resetval="0x0" description="Read DQS Gate, DQS, DQS# I/O Loopback: Controls the loopback signal (LB) on the I/O that is used to drive the read DQS gate, DQS and DQS#. This also selects the type of gating used since it controls the signal driven on the DI output of this PDQSG I/O. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX8SL1IOCR" acronym="DDRPHY_DX8SL1IOCR" offset="0x1470" width="32" description="DATX8 0-1 I/O Configuration Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DXDACRANGE" width="3" begin="30" end="28" resetval="0x0" description="PVREF_DAC REFSEL range select" range="" rwaccess="RW"/>
    <bitfield id="DXVREFIOM" width="3" begin="27" end="25" resetval="0x0" description="IOM bits for PVREF, PVREF_DAC and PVREFE cells in DX IO ring" range="" rwaccess="RW"/>
    <bitfield id="DXIOM" width="3" begin="24" end="22" resetval="0x0" description="I/O Mode: I/O Mode select" range="" rwaccess="RW"/>
    <bitfield id="DXTXM" width="11" begin="21" end="11" resetval="0x0" description="DX IO transmitter mode" range="" rwaccess="RW"/>
    <bitfield id="DXRXM" width="11" begin="10" end="0" resetval="0x0" description="DX IO receiver mode" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL2OSC" acronym="DDRPHY_DX8SL2OSC" offset="0x1480" width="32" description="DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="GATEDXRDCLK" width="2" begin="29" end="28" resetval="0x0" description="Enable Clock Gating for DX ctl_rd_clk: Enables, when set, clock gating for power saving. Valid values are: Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="GATEDXDDRCLK" width="2" begin="27" end="26" resetval="0x0" description="Enable Clock Gating for DX DDRSS_BYP_4X_CLK: Enables, when set, clock gating for power saving. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="GATEDXCTLCLK" width="2" begin="25" end="24" resetval="0x0" description="Enable Clock Gating for DX DDRSS_PHY_CTL_CLK: Enables, when set, clock gating for power saving. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="CLKLEVEL" width="2" begin="23" end="22" resetval="0x0" description="Selects the level to which clocks will be stalled when clock gating is enabled in PHY. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="LBMODE" width="1" begin="21" end="21" resetval="0x0" description="Loopback Mode: Indicates, if set, that the PHY/PUB is in loopback mode." range="" rwaccess="RW"/>
    <bitfield id="LBGSDQS" width="1" begin="20" end="20" resetval="0x0" description="Load GSDQS LCDL with 2x the calibrated GSDQSPRD value (equivalent to one CK period). This bit must only be used when initializing the GSDQS 180 degree offset for IO assisted gating mode. This bit is self clearing." range="" rwaccess="RW1C"/>
    <bitfield id="LBGDQS" width="2" begin="19" end="18" resetval="0x0" description="Loopback DQS Gating: Selects the DQS gating mode that should be used when the PHY is in loopback mode, including BIST loopback mode. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="LBDQSS" width="1" begin="17" end="17" resetval="0x0" description="Loopback DQS Shift: Selects how the read DQS is shifted during loopback to ensure that the read DQS is centered into the read data eye. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="PHYHRST" width="1" begin="16" end="16" resetval="0x1" description="PHY High-Speed Reset: A write of 1b0 to this bit resets the DATX8 macros without resetting PUB logic. This bit is not self-clearing and a 1b1 must be written to de-assert the reset." range="" rwaccess="RW"/>
    <bitfield id="PHYFRST" width="1" begin="15" end="15" resetval="0x1" description="PHY FIFO Reset: A write of 1b0 to this bit resets the DATX8 FIFOs without resetting PUB logic. This bit is not self-clearing and a 1b1 must be written to de-assert the reset." range="" rwaccess="RW"/>
    <bitfield id="DLTST" width="1" begin="14" end="14" resetval="0x0" description="Delay Line Test Start: A write of 1b1 to this bit will trigger delay line oscillator mode period measurement. This bit is not self clearing and needs to be reset to 1b0 before the measurement can be re-triggered." range="" rwaccess="RW"/>
    <bitfield id="DLTMODE" width="1" begin="13" end="13" resetval="0x0" description="Delay Line Test Mode: Selects, if set, the delay line oscillator test mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="12" end="11" resetval="0x3" description="Reserved.Caution, do not write to this register field." range="" rwaccess="RW"/>
    <bitfield id="OSCWDDL" width="2" begin="10" end="9" resetval="0x3" description="Oscillator Mode Write-Data Delay Line Select: Selects which of the two write data (WDQ) LCDLs is active. The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="8" end="7" resetval="0x3" description="Reserved.Caution, do not write to this register field." range="" rwaccess="RW"/>
    <bitfield id="OSCWDL" width="2" begin="6" end="5" resetval="0x3" description="Oscillator Mode Write-Leveling Delay Line Select: Selects which of the two write leveling LCDLs is active. The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="OSCDIV" width="4" begin="4" end="1" resetval="0xF" description="Oscillator Mode Division: Specifies the factor by which the delay line oscillator mode output is divided down before it is output on the delay line digital test output pin dl_dto. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="OSCEN" width="1" begin="0" end="0" resetval="0x0" description="Oscillator Enable: Enables, if set, the delay line oscillation." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL2PLLCR0" acronym="DDRPHY_DX8SL2PLLCR0" offset="0x1484" width="32" description="DAXT8 0-1 PLL Control Register 0">
    <bitfield id="PLLBYP" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass: Bypasses the PLL if set to 1b1." range="" rwaccess="RW"/>
    <bitfield id="PLLRST" width="1" begin="30" end="30" resetval="0x0" description="PLL Reset: Resets the PLLs by driving the PLL reset pin. This bit is not self-clearing and a 1b0 must be written to de-assert the reset." range="" rwaccess="RW"/>
    <bitfield id="PLLPD" width="1" begin="29" end="29" resetval="0x0" description="PLL Power Down: Puts the PLLs in power down mode by driving the PLL power down pin. This bit is not self-clearing and a 1b0 must be written to de-assert the power-down." range="" rwaccess="RW"/>
    <bitfield id="RSTOPM" width="1" begin="28" end="28" resetval="0x0" description="Reference Stop Mode. Connects to pin REF_STOP_MODE. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="FRQSEL" width="4" begin="27" end="24" resetval="0x0" description="PLL Frequency Select: Selects the operating range of the PLL. Settings are specific to PLL type." range="" rwaccess="RW"/>
    <bitfield id="RLOCKM" width="1" begin="23" end="23" resetval="0x0" description="Relock Mode: Enables, if set, rapid relocking mode." range="" rwaccess="RW"/>
    <bitfield id="CPPC" width="6" begin="22" end="17" resetval="0xE" description="Charge Pump Proportional Current Control. Connects to pin CPPROP_CTRL on the PLL. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="CPIC" width="4" begin="16" end="13" resetval="0x0" description="Charge Pump Integrating Current Control. Connects to pin CP_INT_CTRL on the PLL. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="GSHIFT" width="1" begin="12" end="12" resetval="0x0" description="Gear Shift: Enables, if set, rapid locking mode. Connects to pin GEAR_SHIFT on the PLL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ATOEN" width="1" begin="8" end="8" resetval="0x0" description="Analog Test Enable (ATOEN): Selects the analog test signal that should be driven on the analog test output pin. Otherwise the analog test output is tri-stated. This allows analog test output pins from multiple PLLs to be connected together. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="ATC" width="4" begin="7" end="4" resetval="0x0" description="Analog Test Control: Controls PLL input pins pll_ana_test_sel[3:0]. Selects various PLL analog test signals to be brought out via PLL analog test output pin (pll_ato)." range="" rwaccess="RW"/>
    <bitfield id="DTC" width="4" begin="3" end="0" resetval="0x0" description="Digital Test Control: Controls PLL input pins pll_dig_test_sel. Selects various PLL digital test signals and other test mode signals to be brought out via bit [1] of the PLL digital test output (pll_dto[1])." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL2PLLCR1" acronym="DDRPHY_DX8SL2PLLCR1" offset="0x1488" width="32" description="DAXT8 0-1 PLL Control Register 1 (Type B PLL Only)">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PLLPROG" width="16" begin="21" end="6" resetval="0x0" description="Connects to the PLL PLL_PROG bus." range="" rwaccess="RW"/>
    <bitfield id="BYPVREGCP" width="1" begin="5" end="5" resetval="0x0" description="Bypass PLL vreg_cp" range="" rwaccess="RW"/>
    <bitfield id="BYPVREGDIG" width="1" begin="4" end="4" resetval="0x0" description="Bypass PLL vreg_dig." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LOCKPS" width="1" begin="2" end="2" resetval="0x0" description="Lock Detector Phase Select. Connects to pin LOCK_PHASE_SEL on the PLL." range="" rwaccess="RW"/>
    <bitfield id="LOCKCS" width="1" begin="1" end="1" resetval="0x0" description="Lock Detector Counter Select. Connects to pin LOCK_COUNT_SEL on the PLL." range="" rwaccess="RW"/>
    <bitfield id="LOCKDS" width="1" begin="0" end="0" resetval="0x0" description="Lock Detector Select. Connects to pin LOCK_DET_SEL on the PLL on the PLL." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL2PLLCR2" acronym="DDRPHY_DX8SL2PLLCR2" offset="0x148C" width="32" description="DAXT8 0-1 PLL Control Register 2 (Type B PLL Only)">
    <bitfield id="PLLCTRL_31_0" width="32" begin="31" end="0" resetval="0x0" description="Connects to bits [31:0] of the PLL general control bus PLL_CTRL." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL2PLLCR3" acronym="DDRPHY_DX8SL2PLLCR3" offset="0x1490" width="32" description="DAXT8 0-1 PLL Control Register 3 (Type B PLL Only)">
    <bitfield id="PLLCTRL_63_32" width="32" begin="31" end="0" resetval="0x0" description="Connects to bits [63:32] of the PLL general control bus PLL_CTRL." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL2PLLCR4" acronym="DDRPHY_DX8SL2PLLCR4" offset="0x1494" width="32" description="DAXT8 0-1 PLL Control Register 4 (Type B PLL Only)">
    <bitfield id="PLLCTRL_95_64" width="32" begin="31" end="0" resetval="0x0" description="Connects to bits [95:64] of the PLL general control bus PLL_CTRL." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL2PLLCR5" acronym="DDRPHY_DX8SL2PLLCR5" offset="0x1498" width="32" description="DAXT8 0-1 PLL Control Register 5 (Type B PLL Only)">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PLLCTRL_103_96" width="8" begin="7" end="0" resetval="0x0" description="Connects to bits [103:96] of the PLL general control bus PLL_CTRL." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL2DQSCTL" acronym="DDRPHY_DX8SL2DQSCTL" offset="0x149C" width="32" description="DATX8 0-1 DQS Control Register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RRRMODE" width="1" begin="24" end="24" resetval="0x1" description="Read Path Rise-to-Rise Mode: Indicates if set that the PHY mission mode is configured to run in rise-to-rise mode for the read path. Otherwise, if not set, the PHY mission mode for the read path is running in rise-to-fall mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WRRMODE" width="1" begin="21" end="21" resetval="0x1" description="Write Path Rise-to-Rise Mode: Indicates if set that the PHY mission mode is configured to run in rise-to-rise mode for the write path. Otherwise, if not set, the PHY mission mode for the write path is running in rise-to-fall mode." range="" rwaccess="RW"/>
    <bitfield id="DQSGX" width="2" begin="20" end="19" resetval="0x0" description="DQS Gate Extension: Specifies if set that the read DQS gate will be extended. This should be set ONLY when used with DQS pull-down and DQSn pull-up (DDRPHY_DX8SLnDQSCTL[DQSRES]&amp;amp;gt;0000 and DDRPHY_DX8SLnDQSCTL[DQSNRES]&amp;amp;gt;0000) and only in systems with no DQS termination or mid-rail DQS termination. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="LPPLLPD" width="1" begin="18" end="18" resetval="0x1" description="Low Power PLL Power Down: Specifies if set that the PHY should respond to the DFI low power opportunity request and power down the PLL of the byte if the wakeup time request satisfies the LPWAKEUP_THRSH. LPWAKEUP_THRSH is the Minimum threshold value of tlp_wakeup required to make phy go into low power mode by powering down PLL. The value of the dfi_lp_wakeup signal at the time that the dfi_lp_data_req&amp;amp;amp;dfi_lp_ctrl_req signal is de-asserted sets the tlp_wakeup time. The value is in tems of number clock cycles." range="" rwaccess="RW"/>
    <bitfield id="LPIOPD" width="1" begin="17" end="17" resetval="0x1" description="Low Power I/O Power Down: Specifies if set that the PHY should respond to the DFI low power opportunity request and power down the I/Os of the byte." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PDAMODE" width="1" begin="15" end="15" resetval="0x0" description="Set PDA mode timing. If this bit is set by the MCTL, the DFI write commands are delayed by 2 SDRAM clock cycles, while at the same time the DQ data will be advanced with respect to the DQS. This allows the MCTL to satisfy the t_PDA_S timing requirement. This register field must be set in conjunction with DDRPHY_PGCR4[18] for PDA mode to be properly enabled/disabled." range="" rwaccess="RW"/>
    <bitfield id="QSCNTEN" width="1" begin="14" end="14" resetval="0x1" description="QS Counter Enable. Enables, if set, the counting of DQS edges for automatic shut-off of DQS gate. If turned off, the gate is closed using the gate signal from the PUB." range="" rwaccess="RW"/>
    <bitfield id="UDQIOM" width="1" begin="13" end="13" resetval="0x0" description="Unused DQ I/O Mode: Selects SSTL mode (when set to 1b0) or CMOS mode (when set to 1b1) of the I/O for unused DQ pins." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="12" end="10" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DXSR" width="2" begin="9" end="8" resetval="0x0" description="Data Slew Rate: Selects slew rate of the I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros." range="" rwaccess="RW"/>
    <bitfield id="DQSNRES" width="4" begin="7" end="4" resetval="0x0" description="DQS# Resistor: DQS_c glitch suppression resistor controls" range="" rwaccess="RW"/>
    <bitfield id="DQSRES" width="4" begin="3" end="0" resetval="0x0" description="DQS Resistor: DQS_t glitch suppression resistor controls" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL2DDLCTL" acronym="DDRPHY_DX8SL2DDLCTL" offset="0x14A4" width="32" description="DATX8 0-1 DDL Control Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DLYLDTM" width="1" begin="26" end="26" resetval="0x0" description="Delay Load Timing: Specifies the timing of the signal that is used to load the new delay select values into the LCDL when switching between ranks that have different delays. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DXDDLLDT" width="1" begin="25" end="25" resetval="0x0" description="DX DDL Load Type: Specifies how a new delay select value is applied to the delay line. This is only applicable to DDLs that have their delay select signals pipelined, such write leveling LCDL and read DQS gating LCDL. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="24" end="23" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DXDDLLD" width="5" begin="22" end="18" resetval="0x0" description="DATX8 DDL Delay Select Dynamic Load: Specifies whether the registers inside the DATX8 that hold the delay select signal of DATX8 DDL should be dynamically loaded only when the delay select changes or should be continuously (always) loaded. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DXDDLBYP" width="16" begin="17" end="2" resetval="0x0" description="DATX8 DDL Bypass: Specifies, if set to 1b1 that the DDL delay should be bypassed. Otherwise the DDL bypass is turned off. Different bits control different DATX8 DDLs as follows:" range="" rwaccess="RW"/>
    <bitfield id="DDLBYPMODE" width="2" begin="1" end="0" resetval="0x2" description="Controls DDL Bypass Mode" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL2DXCTL1" acronym="DDRPHY_DX8SL2DXCTL1" offset="0x14A8" width="32" description="DATX8 0-1 DX Control Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DXCALCLK" width="1" begin="24" end="24" resetval="0x0" description="DATX Calibration Clock Select: Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DXRCLKMD" width="1" begin="23" end="23" resetval="0x0" description="DATX8 read Clock Mode: Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DXDTOSEL" width="2" begin="21" end="20" resetval="0x0" description="DATX8 Digital Test Output Select: This is used to select the DATX8 internal signals that should be driven on the two DATX8 digital test outputs (phy_status[3:2]) signals. Valid values for DATX8 digital test output bit 0 (phy_status[2]) are:" range="" rwaccess="RW"/>
    <bitfield id="DXGSMD" width="1" begin="19" end="19" resetval="0x0" description="Read DQS gating status mode: Indicates if set that the read DQS gating status that is stored in the DQS read FIFO is the gate input. Otherwise, if not set, the registered DQS gate status is stores in the FIFO" range="" rwaccess="RW"/>
    <bitfield id="DXQSDBYP" width="1" begin="18" end="18" resetval="0x1" description="Read DQS/DQS# delay load bypass mode. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DXGDBYP" width="1" begin="17" end="17" resetval="0x0" description="Read DQS gate delay load bypass mode. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DXTMODE" width="1" begin="16" end="16" resetval="0x0" description="DATX8 Test Mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX8SL2DXCTL2" acronym="DDRPHY_DX8SL2DXCTL2" offset="0x14AC" width="32" description="DATX8 0-1 DX Control Register 2">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CRDEN" width="1" begin="23" end="23" resetval="0x0" description="Configurable Read Data Enable:" range="" rwaccess="RW"/>
    <bitfield id="POSOEX" width="3" begin="22" end="20" resetval="0x1" description="OE extension during post-amble" range="" rwaccess="RW"/>
    <bitfield id="PREOEX" width="2" begin="19" end="18" resetval="0x2" description="OE extension during pre-amble" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="IOAG" width="1" begin="16" end="16" resetval="0x0" description="I/O-assisted Gate Select (experimental read gate mode)" range="" rwaccess="RW"/>
    <bitfield id="IOLB" width="1" begin="15" end="15" resetval="0x0" description="DATX8 I/O Loop-Back Select: Selects where inside the I/O the loop-back of signals happens. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="LPWAKEUP_THRSH" width="4" begin="12" end="9" resetval="0xC" description="Low Power Wakeup Threshold: If dfi_lp_wakeup is greater than this threshold value, PLLs will be powered down when entering DFI low power mode. The value of the dfi_lp_wakeup signal at the time that the dfi_lp_ctrl_req or dfi_lp_data_req signal is asserted sets the tlp_wakeup time. Valid values in tems of number clock cycles are:" range="" rwaccess="RW"/>
    <bitfield id="RDBI" width="1" begin="8" end="8" resetval="0x0" description="Read Data Bus Inversion Enable: when set to 1b1 (and MR5[12] is set to 1b11b1 in DDR4 mode and MR3[6] is set to 1'b1 in LPDDR4 mode). PUB performs data bus inversion on the DRAM read data; when set to 1b0, the read data and DM_n/DBI_n signal are passed on to the controller as is." range="" rwaccess="RW"/>
    <bitfield id="WDBI" width="1" begin="7" end="7" resetval="0x0" description="Write Data Bus Inversion Enable: when set to 1b1 (and MR5[11:10] is set to 2b10 in DDR4 and MR3[7] is set to 1'b1 in LPDDR4 mode), PUB generates the write DBI on the DM_n/DBI_n signal. Not supported with write CRC." range="" rwaccess="RW"/>
    <bitfield id="PRFBYP" width="1" begin="6" end="6" resetval="0x0" description="Pub Read FIFO Bypass: When set to 1b1, the read capture FIFO inside PUB is bypassed. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RDMODE" width="2" begin="5" end="4" resetval="0x0" description="DATX8 Receive FIFO Read Mode. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DISRST" width="1" begin="3" end="3" resetval="0x0" description="Disables the Read FIFO reset: When set, read receive fifo can&#8217;t be reset from ctl_dx_rdfifo_rstn input. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DQSGLB" width="2" begin="2" end="1" resetval="0x0" description="Read DQS Gate, DQS, DQS# I/O Loopback: Controls the loopback signal (LB) on the I/O that is used to drive the read DQS gate, DQS and DQS#. This also selects the type of gating used since it controls the signal driven on the DI output of this PDQSG I/O. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX8SL2IOCR" acronym="DDRPHY_DX8SL2IOCR" offset="0x14B0" width="32" description="DATX8 0-1 I/O Configuration Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DXDACRANGE" width="3" begin="30" end="28" resetval="0x0" description="PVREF_DAC REFSEL range select" range="" rwaccess="RW"/>
    <bitfield id="DXVREFIOM" width="3" begin="27" end="25" resetval="0x0" description="IOM bits for PVREF, PVREF_DAC and PVREFE cells in DX IO ring" range="" rwaccess="RW"/>
    <bitfield id="DXIOM" width="3" begin="24" end="22" resetval="0x0" description="I/O Mode: I/O Mode select" range="" rwaccess="RW"/>
    <bitfield id="DXTXM" width="11" begin="21" end="11" resetval="0x0" description="DX IO transmitter mode" range="" rwaccess="RW"/>
    <bitfield id="DXRXM" width="11" begin="10" end="0" resetval="0x0" description="DX IO receiver mode" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SLBOSC" acronym="DDRPHY_DX8SLBOSC" offset="0x17C0" width="32" description="DATX8 0-8 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="GATEDXRDCLK" width="2" begin="29" end="28" resetval="0x0" description="Enable Clock Gating for DX ctl_rd_clk: Enables, when set, clock gating for power saving. Valid values are:" range="" rwaccess="W"/>
    <bitfield id="GATEDXDDRCLK" width="2" begin="27" end="26" resetval="0x0" description="Enable Clock Gating for DX DDRSS_BYP_4X_CLK: Enables, when set, clock gating for power saving. Valid values are:" range="" rwaccess="W"/>
    <bitfield id="GATEDXCTLCLK" width="2" begin="25" end="24" resetval="0x0" description="Enable Clock Gating for DX DDRSS_PHY_CTL_CLK: Enables, when set, clock gating for power saving. Valid values are:" range="" rwaccess="W"/>
    <bitfield id="CLKLEVEL" width="2" begin="23" end="22" resetval="0x0" description="Selects the level to which clocks will be stalled when clock gating is enabled in PHY. Valid values are:" range="" rwaccess="W"/>
    <bitfield id="LBMODE" width="1" begin="21" end="21" resetval="0x0" description="Loopback Mode: Indicates, if set, that the PHY/PUB is in loopback mode." range="" rwaccess="W"/>
    <bitfield id="LBGSDQS" width="1" begin="20" end="20" resetval="0x0" description="Load GSDQS LCDL with 2x the calibrated GSDQSPRD value (equivalent to one CK period). This bit must only be used when initializing the GSDQS 180 degree offset for IO assisted gating mode. This bit is self clearing." range="" rwaccess="W"/>
    <bitfield id="LBGDQS" width="2" begin="19" end="18" resetval="0x0" description="Loopback DQS Gating: Selects the DQS gating mode that should be used when the PHY is in loopback mode, including BIST loopback mode. Valid values are:" range="" rwaccess="W"/>
    <bitfield id="LBDQSS" width="1" begin="17" end="17" resetval="0x0" description="Loopback DQS Shift: Selects how the read DQS is shifted during loopback to ensure that the read DQS is centered into the read data eye. Valid values are:" range="" rwaccess="W"/>
    <bitfield id="PHYHRST" width="1" begin="16" end="16" resetval="0x0" description="PHY High-Speed Reset: A write of 1b0 to this bit resets the DATX8 macros without resetting PUB logic. This bit is not self-clearing and a 1b1 must be written to de-assert the reset." range="" rwaccess="W"/>
    <bitfield id="PHYFRST" width="1" begin="15" end="15" resetval="0x0" description="PHY FIFO Reset: A write of 1b0 to this bit resets the DATX8 FIFOs without resetting PUB logic. This bit is not self-clearing and a 1b1 must be written to de-assert the reset." range="" rwaccess="W"/>
    <bitfield id="DLTST" width="1" begin="14" end="14" resetval="0x0" description="Delay Line Test Start: A write of 1b1 to this bit will trigger delay line oscillator mode period measurement. This bit is not self clearing and needs to be reset to 1b0 before the measurement can be re-triggered." range="" rwaccess="W"/>
    <bitfield id="DLTMODE" width="1" begin="13" end="13" resetval="0x0" description="Delay Line Test Mode: Selects, if set, the delay line oscillator test mode." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="12" end="11" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="W"/>
    <bitfield id="OSCWDDL" width="2" begin="10" end="9" resetval="0x0" description="Oscillator Mode Write-Data Delay Line Select: Selects which of the two write data (WDQ) LCDLs is active. The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are:" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="8" end="7" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="W"/>
    <bitfield id="OSCWDL" width="2" begin="6" end="5" resetval="0x0" description="Oscillator Mode Write-Leveling Delay Line Select: Selects which of the two write leveling LCDLs is active. The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are:" range="" rwaccess="W"/>
    <bitfield id="OSCDIV" width="4" begin="4" end="1" resetval="0x0" description="Oscillator Mode Division: Specifies the factor by which the delay line oscillator mode output is divided down before it is output on the delay line digital test output pin dl_dto. Valid values are:" range="" rwaccess="W"/>
    <bitfield id="OSCEN" width="1" begin="0" end="0" resetval="0x0" description="Oscillator Enable: Enables, if set, the delay line oscillation." range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX8SLBPLLCR0" acronym="DDRPHY_DX8SLBPLLCR0" offset="0x17C4" width="32" description="DAXT8 0-8 PLL Control Register 0">
    <bitfield id="PLLBYP" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass: Bypasses the PLL if set to 1b1." range="" rwaccess="W"/>
    <bitfield id="PLLRST" width="1" begin="30" end="30" resetval="0x0" description="PLL Reset: Resets the PLLs by driving the PLL reset pin. This bit is not self-clearing and a 1b0 must be written to de-assert the reset." range="" rwaccess="W"/>
    <bitfield id="PLLPD" width="1" begin="29" end="29" resetval="0x0" description="PLL Power Down: Puts the PLLs in power down mode by driving the PLL power down pin. This bit is not self-clearing and a 1b0 must be written to de-assert the power-down." range="" rwaccess="W"/>
    <bitfield id="RSTOPM" width="1" begin="28" end="28" resetval="0x0" description="Reference Stop Mode. Connects to pin REF_STOP_MODE. Valid values are:" range="" rwaccess="W"/>
    <bitfield id="FRQSEL" width="4" begin="27" end="24" resetval="0x0" description="PLL Frequency Select: Selects the operating range of the PLL. Settings are specific to PLL type." range="" rwaccess="W"/>
    <bitfield id="RLOCKM" width="1" begin="23" end="23" resetval="0x0" description="Relock Mode: Enables, if set, rapid relocking mode." range="" rwaccess="W"/>
    <bitfield id="CPPC" width="6" begin="22" end="17" resetval="0x0" description="Charge Pump Proportional Current Control. Connects to pin CPPROP_CTRL on the PLL. Valid values are:" range="" rwaccess="W"/>
    <bitfield id="CPIC" width="4" begin="16" end="13" resetval="0x0" description="Charge Pump Integrating Current Control. Connects to pin CP_INT_CTRL on the PLL. Valid values are:" range="" rwaccess="W"/>
    <bitfield id="GSHIFT" width="1" begin="12" end="12" resetval="0x0" description="Gear Shift: Enables, if set, rapid locking mode. Connects to pin GEAR_SHIFT on the PLL." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="ATOEN" width="1" begin="8" end="8" resetval="0x0" description="Analog Test Enable (ATOEN): Selects the analog test signal that should be driven on the analog test output pin. Otherwise the analog test output is tri-stated. This allows analog test output pins from multiple PLLs to be connected together. Valid values are:" range="" rwaccess="W"/>
    <bitfield id="ATC" width="4" begin="7" end="4" resetval="0x0" description="Analog Test Control: Controls PLL input pins pll_ana_test_sel[3:0]. Selects various PLL analog test signals to be brought out via PLL analog test output pin (pll_ato)." range="" rwaccess="W"/>
    <bitfield id="DTC" width="4" begin="3" end="0" resetval="0x0" description="Digital Test Control: Controls PLL input pins pll_dig_test_sel. Selects various PLL digital test signals and other test mode signals to be brought out via bit [1] of the PLL digital test output (pll_dto[1])." range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX8SLBPLLCR1" acronym="DDRPHY_DX8SLBPLLCR1" offset="0x17C8" width="32" description="DAXT8 0-8 PLL Control Register 1 (Type B PLL Only)">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="PLLPROG" width="16" begin="21" end="6" resetval="0x0" description="Connects to the PLL PLL_PROG bus." range="" rwaccess="W"/>
    <bitfield id="BYPVREGCP" width="1" begin="5" end="5" resetval="0x0" description="Bypass PLL vreg_cp" range="" rwaccess="W"/>
    <bitfield id="BYPVREGDIG" width="1" begin="4" end="4" resetval="0x0" description="Bypass PLL vreg_dig." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="LOCKPS" width="1" begin="2" end="2" resetval="0x0" description="Lock Detector Phase Select. Connects to pin LOCK_PHASE_SEL on the PLL." range="" rwaccess="W"/>
    <bitfield id="LOCKCS" width="1" begin="1" end="1" resetval="0x0" description="Lock Detector Counter Select. Connects to pin LOCK_COUNT_SEL on the PLL." range="" rwaccess="W"/>
    <bitfield id="LOCKDS" width="1" begin="0" end="0" resetval="0x0" description="Lock Detector Select. Connects to pin LOCK_DET_SEL on the PLL on the PLL." range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX8SLBPLLCR2" acronym="DDRPHY_DX8SLBPLLCR2" offset="0x17CC" width="32" description="DAXT8 0-8 PLL Control Register 2 (Type B PLL Only)">
    <bitfield id="PLLCTRL_31_0" width="32" begin="31" end="0" resetval="0x0" description="Connects to bits [31:0] of the PLL general control bus PLL_CTRL." range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX8SLBPLLCR3" acronym="DDRPHY_DX8SLBPLLCR3" offset="0x17D0" width="32" description="DAXT8 0-8 PLL Control Register 3 (Type B PLL Only)">
    <bitfield id="PLLCTRL_63_32" width="32" begin="31" end="0" resetval="0x0" description="Connects to bits [63:32] of the PLL general control bus PLL_CTRL." range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX8SLBPLLCR4" acronym="DDRPHY_DX8SLBPLLCR4" offset="0x17D4" width="32" description="DAXT8 0-8 PLL Control Register 4 (Type B PLL Only)">
    <bitfield id="PLLCTRL_95_64" width="32" begin="31" end="0" resetval="0x0" description="Connects to bits [95:64] of the PLL general control bus PLL_CTRL." range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX8SLBPLLCR5" acronym="DDRPHY_DX8SLBPLLCR5" offset="0x17D8" width="32" description="DAXT8 0-8 PLL Control Register 5 (Type B PLL Only)">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="PLLCTRL_103_96" width="8" begin="7" end="0" resetval="0x0" description="Connects to bits [103:96] of the PLL general control bus PLL_CTRL." range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX8SLBDQSCTL" acronym="DDRPHY_DX8SLBDQSCTL" offset="0x17DC" width="32" description="DATX8 0-8 DQS Control Register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="RRRMODE" width="1" begin="24" end="24" resetval="0x0" description="Read Path Rise-to-Rise Mode: Indicates if set that the PHY mission mode is configured to run in rise-to-rise mode for the read path. Otherwise, if not set, the PHY mission mode for the read path is running in rise-to-fall mode." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="WRRMODE" width="1" begin="21" end="21" resetval="0x0" description="Write Path Rise-to-Rise Mode: Indicates if set that the PHY mission mode is configured to run in rise-to-rise mode for the write path. Otherwise, if not set, the PHY mission mode for the write path is running in rise-to-fall mode." range="" rwaccess="W"/>
    <bitfield id="DQSGX" width="2" begin="20" end="19" resetval="0x0" description="DQS Gate Extension: Specifies if set that the read DQS gate will be extended. This should be set ONLY when used with DQS pull-down and DQSn pull-up. Valid values are:" range="" rwaccess="W"/>
    <bitfield id="LPPLLPD" width="1" begin="18" end="18" resetval="0x0" description="Low Power PLL Power Down: Specifies if set that the PHY should respond to the DFI low power opportunity request and power down the PLL of the byte if the wakeup time request satisfies the LPWAKEUP_THRSH. LPWAKEUP_THRSH is the Minimum threshold value of tlp_wakeup required to make phy go into low power mode by powering down PLL. The value of the dfi_lp_wakeup signal at the time that the dfi_lp_data_req&amp;amp;amp;dfi_lp_ctrl_req signal is de-asserted sets the tlp_wakeup time. The value is in tems of number clock cycles." range="" rwaccess="W"/>
    <bitfield id="LPIOPD" width="1" begin="17" end="17" resetval="0x0" description="Low Power I/O Power Down: Specifies if set that the PHY should respond to the DFI low power opportunity request and power down the I/Os of the byte." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="PDAMODE" width="1" begin="15" end="15" resetval="0x0" description="Set PDA mode timing. If this bit is set by the MCTL, the DFI write commands are delayed by 2 SDRAM clock cycles, while at the same time the DQ data is advanced with respect to the DQS. This allows the MCTL to satisfy the t_PDA_S timing requirement. This register field must be set in conjunction with DDRPHY_PGCR4[18] for PDA mode to be properly enabled/disabled." range="" rwaccess="W"/>
    <bitfield id="QSCNTEN" width="1" begin="14" end="14" resetval="0x0" description="QS Counter Enable. Enables, if set, the counting of DQS edges for automatic shut-off of DQS gate. If turned off, the gate is closed using the gate signal from the PUB." range="" rwaccess="W"/>
    <bitfield id="UDQIOM" width="1" begin="13" end="13" resetval="0x0" description="Unused DQ I/O Mode: Selects SSTL mode (when set to 1b0) or CMOS mode (when set to 1b1) of the I/O for unused DQ pins." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="3" begin="12" end="10" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="DXSR" width="2" begin="9" end="8" resetval="0x0" description="Data Slew Rate: Selects slew rate of the I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros." range="" rwaccess="W"/>
    <bitfield id="DQSNRES" width="4" begin="7" end="4" resetval="0x0" description="DQS# Resistor: DQS_c glitch suppression resistor controls" range="" rwaccess="W"/>
    <bitfield id="DQSRES" width="4" begin="3" end="0" resetval="0x0" description="DQS Resistor: DQS_t glitch suppression resistor controls" range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX8SLBTRNCTL" acronym="DDRPHY_DX8SLBTRNCTL" offset="0x17E0" width="32" description="DATX8 0-8 Training Control Register">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX8SLBDDLCTL" acronym="DDRPHY_DX8SLBDDLCTL" offset="0x17E4" width="32" description="DATX8 0-8 DDL Control Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="DLYLDTM" width="1" begin="26" end="26" resetval="0x0" description="Delay Load Timing: Specifies the timing of the signal that is used to load the new delay select values into the LCDL when switching between ranks that have different delays. Valid values are:" range="" rwaccess="W"/>
    <bitfield id="DXDDLLDT" width="1" begin="25" end="25" resetval="0x0" description="DX DDL Load Type: Specifies how a new delay select value is applied to the delay line. This is only applicable to DDLs that have their delay select signals pipelined, such write leveling LCDL and read DQS gating LCDL. Valid values are:" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="24" end="23" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="DXDDLLD" width="5" begin="22" end="18" resetval="0x0" description="DATX8 DDL Delay Select Dynamic Load: Specifies whether the registers inside the DATX8 that hold the delay select signal of DATX8 DDL should be dynamically loaded only when the delay select changes or should be continuously (always) loaded. Valid values are:" range="" rwaccess="W"/>
    <bitfield id="DXDDLBYP" width="16" begin="17" end="2" resetval="0x0" description="DATX8 DDL Bypass: Specifies, if set to 1b1 that the DDL delay should be bypassed. Otherwise the DDL bypass is turned off. Different bits control different DATX8 DDLs as follows:" range="" rwaccess="W"/>
    <bitfield id="DDLBYPMODE" width="2" begin="1" end="0" resetval="0x0" description="Controls DATX8 DDL Bypass Modes. Valid values are:" range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX8SLBDXCTL1" acronym="DDRPHY_DX8SLBDXCTL1" offset="0x17E8" width="32" description="DATX8 0-8 DX Control Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="DXCALCLK" width="1" begin="24" end="24" resetval="0x0" description="DATX Calibration Clock Select: Valid values are:" range="" rwaccess="W"/>
    <bitfield id="DXRCLKMD" width="1" begin="23" end="23" resetval="0x0" description="DATX8 read Clock Mode: Valid values are:" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="DXDTOSEL" width="2" begin="21" end="20" resetval="0x0" description="DATX8 Digital Test Output Select: This is used to select the DATX8 internal signals that should be driven on the two DATX8 digital test outputs (phy_status[3:2]) signals. Valid values for DATX8 digital test output bit 0 (phy_status[2]) are:" range="" rwaccess="W"/>
    <bitfield id="DXGSMD" width="1" begin="19" end="19" resetval="0x0" description="Read DQS gating status mode: Indicates if set that the read DQS gating status that is stored in the DQS read FIFO is the gate input. Otherwise, if not set, the registered DQS gate status is stores in the FIFO" range="" rwaccess="W"/>
    <bitfield id="DXQSDBYP" width="1" begin="18" end="18" resetval="0x0" description="Read DQS/DQS# delay load bypass mode. Valid values are:" range="" rwaccess="W"/>
    <bitfield id="DXGDBYP" width="1" begin="17" end="17" resetval="0x0" description="Read DQS gate delay load bypass mode. Valid values are:" range="" rwaccess="W"/>
    <bitfield id="DXTMODE" width="1" begin="16" end="16" resetval="0x0" description="DATX8 Test Mode: This is used to enable special test mode in the DATX8 macro. Valid values are:" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX8SLBDXCTL2" acronym="DDRPHY_DX8SLBDXCTL2" offset="0x17EC" width="32" description="DATX8 0-8 DX Control Register 2">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="CRDEN" width="1" begin="23" end="23" resetval="0x0" description="Configurable Read Data Enable:" range="" rwaccess="W"/>
    <bitfield id="POSOEX" width="3" begin="22" end="20" resetval="0x0" description="OE extension during post-amble" range="" rwaccess="W"/>
    <bitfield id="PREOEX" width="2" begin="19" end="18" resetval="0x0" description="OE extension during pre-amble" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="IOAG" width="1" begin="16" end="16" resetval="0x0" description="I/O-assisted Gate Select (experimental read gate mode)" range="" rwaccess="W"/>
    <bitfield id="IOLB" width="1" begin="15" end="15" resetval="0x0" description="I/O Loop-Back Select: Selects where inside the I/O the loop-back of signals happens. Valid values are:" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="LPWAKEUP_THRSH" width="4" begin="12" end="9" resetval="0x0" description="Low Power Wakeup Threshold: If dfi_lp_wakeup is greater than this threshold value, PLLs will be powered down when entering DFI low power mode. The value of the dfi_lp_wakeup signal at the time that the dfi_lp_ctrl_req or dfi_lp_data_req signal is asserted sets the tlp_wakeup time. Valid values in tems of number clock cycles are:" range="" rwaccess="W"/>
    <bitfield id="RDBI" width="1" begin="8" end="8" resetval="0x0" description="Read Data Bus Inversion Enable: when set to 1b1 (and MR5[12] is set 1b1 in DDR4 mode and MR3[6] is set to 1'b1 in LPDDR4 mode), PUB performs data bus inversion on the DRAM read data; when set to 1b0, the read data and DM_n/DBI_n signal are passed on to the controller as is." range="" rwaccess="W"/>
    <bitfield id="WDBI" width="1" begin="7" end="7" resetval="0x0" description="Write Data Bus Inversion Enable: when set to 1b1 (and MR5[11:10] is set to 2b10 in in DDR4 and MR3[7] is set to 1'b1 in LPDDR4 mode, PUB generates the write DBI on the DM_n/DBI_n signal. Not supported with write CRC." range="" rwaccess="W"/>
    <bitfield id="PRFBYP" width="1" begin="6" end="6" resetval="0x0" description="Pub Read FIFO Bypass: When set to 1b1, the read capture FIFO inside PUB is bypassed. Valid values are:" range="" rwaccess="W"/>
    <bitfield id="RDMODE" width="2" begin="5" end="4" resetval="0x0" description="DATX8 Receive FIFO Read Mode. Valid values are:" range="" rwaccess="W"/>
    <bitfield id="DISRST" width="1" begin="3" end="3" resetval="0x0" description="Disables the Read FIFO reset: When set, read receive fifo can&#8217;t be reset from ctl_dx_rdfifo_rstn input. Valid values are:" range="" rwaccess="W"/>
    <bitfield id="DQSGLB" width="2" begin="2" end="1" resetval="0x0" description="Read DQS Gate, DQS, DQS# I/O Loopback: Controls the loopback signal (LB) on the I/O that is used to drive the read DQS gate, DQS and DQS#. This also selects the type of gating used since it controls the signal driven on the DI output of this PDQSG I/O. Valid values are:" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX8SLBIOCR" acronym="DDRPHY_DX8SLBIOCR" offset="0x17F0" width="32" description="DATX8 0-8 I/O Configuration Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="DXDACRANGE" width="3" begin="30" end="28" resetval="0x0" description="PVREF_DAC REFSEL range select" range="" rwaccess="W"/>
    <bitfield id="DXVREFIOM" width="3" begin="27" end="25" resetval="0x0" description="IOM bits for PVREF, PVREF_DAC and PVREFE cells in DX IO ring" range="" rwaccess="W"/>
    <bitfield id="DXIOM" width="3" begin="24" end="22" resetval="0x0" description="I/O Mode: I/O Mode select" range="" rwaccess="W"/>
    <bitfield id="DXTXM" width="11" begin="21" end="11" resetval="0x0" description="DX IO transmitter mode" range="" rwaccess="W"/>
    <bitfield id="DXRXM" width="11" begin="10" end="0" resetval="0x0" description="DX IO receiver mode" range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX4SLBIOCR" acronym="DDRPHY_DX4SLBIOCR" offset="0x17F4" width="32" description="DATX4 0-8 I/O Configuration Register">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
  </register>
</module>
