\hypertarget{group__SMBUS__peripheral__mode}{}\doxysection{S\+M\+B\+US peripheral mode}
\label{group__SMBUS__peripheral__mode}\index{SMBUS peripheral mode@{SMBUS peripheral mode}}
S\+M\+B\+US peripheral mode 的协作图\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__SMBUS__peripheral__mode}
\end{center}
\end{figure}
\doxysubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__SMBUS__peripheral__mode_ga219f1a9519ebb3c12bc21045fb5fbacc}{S\+M\+B\+U\+S\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+M\+O\+D\+E\+\_\+\+S\+M\+B\+U\+S\+\_\+\+H\+O\+ST}}~(uint32\+\_\+t)(I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+US $\vert$ I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+T\+Y\+PE $\vert$ I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+A\+RP)
\item 
\#define \mbox{\hyperlink{group__SMBUS__peripheral__mode_ga58135a2226dc75d5627434bcc72d69d5}{S\+M\+B\+U\+S\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+M\+O\+D\+E\+\_\+\+S\+M\+B\+U\+S\+\_\+\+S\+L\+A\+VE}}~I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+US
\item 
\#define \mbox{\hyperlink{group__SMBUS__peripheral__mode_gacbcd4481e0cf3e1b58b43604b78f5645}{S\+M\+B\+U\+S\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+M\+O\+D\+E\+\_\+\+S\+M\+B\+U\+S\+\_\+\+S\+L\+A\+V\+E\+\_\+\+A\+RP}}~(uint32\+\_\+t)(I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+US $\vert$ I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+A\+RP)
\end{DoxyCompactItemize}


\doxysubsection{详细描述}


\doxysubsection{宏定义说明}
\mbox{\Hypertarget{group__SMBUS__peripheral__mode_ga219f1a9519ebb3c12bc21045fb5fbacc}\label{group__SMBUS__peripheral__mode_ga219f1a9519ebb3c12bc21045fb5fbacc}} 
\index{SMBUS peripheral mode@{SMBUS peripheral mode}!SMBUS\_PERIPHERAL\_MODE\_SMBUS\_HOST@{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_HOST}}
\index{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_HOST@{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_HOST}!SMBUS peripheral mode@{SMBUS peripheral mode}}
\doxysubsubsection{\texorpdfstring{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_HOST}{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_HOST}}
{\footnotesize\ttfamily \#define S\+M\+B\+U\+S\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+M\+O\+D\+E\+\_\+\+S\+M\+B\+U\+S\+\_\+\+H\+O\+ST~(uint32\+\_\+t)(I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+US $\vert$ I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+T\+Y\+PE $\vert$ I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+A\+RP)}



在文件 stm32f4xx\+\_\+hal\+\_\+smbus.\+h 第 314 行定义.

\mbox{\Hypertarget{group__SMBUS__peripheral__mode_ga58135a2226dc75d5627434bcc72d69d5}\label{group__SMBUS__peripheral__mode_ga58135a2226dc75d5627434bcc72d69d5}} 
\index{SMBUS peripheral mode@{SMBUS peripheral mode}!SMBUS\_PERIPHERAL\_MODE\_SMBUS\_SLAVE@{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_SLAVE}}
\index{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_SLAVE@{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_SLAVE}!SMBUS peripheral mode@{SMBUS peripheral mode}}
\doxysubsubsection{\texorpdfstring{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_SLAVE}{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_SLAVE}}
{\footnotesize\ttfamily \#define S\+M\+B\+U\+S\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+M\+O\+D\+E\+\_\+\+S\+M\+B\+U\+S\+\_\+\+S\+L\+A\+VE~I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+US}



在文件 stm32f4xx\+\_\+hal\+\_\+smbus.\+h 第 315 行定义.

\mbox{\Hypertarget{group__SMBUS__peripheral__mode_gacbcd4481e0cf3e1b58b43604b78f5645}\label{group__SMBUS__peripheral__mode_gacbcd4481e0cf3e1b58b43604b78f5645}} 
\index{SMBUS peripheral mode@{SMBUS peripheral mode}!SMBUS\_PERIPHERAL\_MODE\_SMBUS\_SLAVE\_ARP@{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_SLAVE\_ARP}}
\index{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_SLAVE\_ARP@{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_SLAVE\_ARP}!SMBUS peripheral mode@{SMBUS peripheral mode}}
\doxysubsubsection{\texorpdfstring{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_SLAVE\_ARP}{SMBUS\_PERIPHERAL\_MODE\_SMBUS\_SLAVE\_ARP}}
{\footnotesize\ttfamily \#define S\+M\+B\+U\+S\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+M\+O\+D\+E\+\_\+\+S\+M\+B\+U\+S\+\_\+\+S\+L\+A\+V\+E\+\_\+\+A\+RP~(uint32\+\_\+t)(I2\+C\+\_\+\+C\+R1\+\_\+\+S\+M\+B\+US $\vert$ I2\+C\+\_\+\+C\+R1\+\_\+\+E\+N\+A\+RP)}



在文件 stm32f4xx\+\_\+hal\+\_\+smbus.\+h 第 316 行定义.

