Flow report for project_2_309
Sat Nov 24 14:52:06 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------+
; Flow Summary                                                        ;
+-----------------------+---------------------------------------------+
; Flow Status           ; Successful - Sat Nov 24 14:52:06 2018       ;
; Quartus Prime Version ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name         ; project_2_309                               ;
; Top-level Entity Name ; stage1                                      ;
; Family                ; MAX V                                       ;
; Device                ; 5M1270ZT144C5                               ;
; Timing Models         ; Final                                       ;
; Total logic elements  ; 70 / 1,270 ( 6 % )                          ;
; Total pins            ; 70 / 114 ( 61 % )                           ;
; Total virtual pins    ; 0                                           ;
; UFM blocks            ; 0 / 1 ( 0 % )                               ;
+-----------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/24/2018 14:51:46 ;
; Main task         ; Compilation         ;
; Revision Name     ; project_2_309       ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                               ;
+-------------------------------+---------------------------------+---------------+-------------+----------------+
; Assignment Name               ; Value                           ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------+---------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID         ; 250699841932800.154305130605898 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT        ; Vhdl                            ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL           ; ModelSim-Altera (VHDL)          ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                ; 1 ps                            ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP        ; 85                              ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP        ; 0                               ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION ; No Heat Sink With Still Air     ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY      ; output_files                    ; --            ; --          ; --             ;
; TOP_LEVEL_ENTITY              ; stage1                          ; project_2_309 ; --          ; --             ;
+-------------------------------+---------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:14     ; 1.0                     ; 936 MB              ; 00:00:32                           ;
; Fitter                    ; 00:00:02     ; 1.0                     ; 1078 MB             ; 00:00:02                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 791 MB              ; 00:00:00                           ;
; TimeQuest Timing Analyzer ; 00:00:01     ; 1.0                     ; 714 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 1022 MB             ; 00:00:00                           ;
; Total                     ; 00:00:18     ; --                      ; --                  ; 00:00:35                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                 ;
+---------------------------+----------------------+----------------+------------+----------------+
; Module Name               ; Machine Hostname     ; OS Name        ; OS Version ; Processor type ;
+---------------------------+----------------------+----------------+------------+----------------+
; Analysis & Synthesis      ; puneet-Inspiron-5559 ; Ubuntu 16.04.5 ; 16         ; x86_64         ;
; Fitter                    ; puneet-Inspiron-5559 ; Ubuntu 16.04.5 ; 16         ; x86_64         ;
; Assembler                 ; puneet-Inspiron-5559 ; Ubuntu 16.04.5 ; 16         ; x86_64         ;
; TimeQuest Timing Analyzer ; puneet-Inspiron-5559 ; Ubuntu 16.04.5 ; 16         ; x86_64         ;
; EDA Netlist Writer        ; puneet-Inspiron-5559 ; Ubuntu 16.04.5 ; 16         ; x86_64         ;
+---------------------------+----------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off project_2_309 -c project_2_309
quartus_fit --read_settings_files=off --write_settings_files=off project_2_309 -c project_2_309
quartus_asm --read_settings_files=off --write_settings_files=off project_2_309 -c project_2_309
quartus_sta project_2_309 -c project_2_309
quartus_eda --read_settings_files=off --write_settings_files=off project_2_309 -c project_2_309



