[06/14 18:19:17      0s] 
[06/14 18:19:17      0s] Cadence Innovus(TM) Implementation System.
[06/14 18:19:17      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/14 18:19:17      0s] 
[06/14 18:19:17      0s] Version:	v19.16-s053_1, built Mon Aug 31 13:16:01 PDT 2020
[06/14 18:19:17      0s] Options:	
[06/14 18:19:17      0s] Date:		Wed Jun 14 18:19:17 2023
[06/14 18:19:17      0s] Host:		mo.ece.pdx.edu (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (1core*32cpus*Intel Xeon E312xx (Sandy Bridge, IBRS update) 16384KB)
[06/14 18:19:17      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[06/14 18:19:17      0s] 
[06/14 18:19:17      0s] License:
[06/14 18:19:17      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[06/14 18:19:17      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/14 18:19:36     16s] @(#)CDS: Innovus v19.16-s053_1 (64bit) 08/31/2020 13:16 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/14 18:19:36     16s] @(#)CDS: NanoRoute 19.16-s053_1 NR200827-1939/19_16-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[06/14 18:19:36     16s] @(#)CDS: AAE 19.16-s019 (64bit) 08/31/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/14 18:19:36     16s] @(#)CDS: CTE 19.16-s019_1 () Aug 22 2020 00:37:42 ( )
[06/14 18:19:36     16s] @(#)CDS: SYNTECH 19.16-s010_1 () Aug 17 2020 09:10:13 ( )
[06/14 18:19:36     16s] @(#)CDS: CPE v19.16-s038
[06/14 18:19:36     16s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/14 18:19:36     16s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[06/14 18:19:36     16s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[06/14 18:19:36     16s] @(#)CDS: RCDB 11.14.18
[06/14 18:19:36     16s] @(#)CDS: STYLUS 19.10-s018_1 (06/12/2020 04:43 PDT)
[06/14 18:19:36     16s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_17286_mo.ece.pdx.edu_amaso_w4v2xi.

[06/14 18:19:36     16s] Change the soft stacksize limit to 0.2%RAM (170 mbytes). Set global soft_stack_size_limit to change the value.
[06/14 18:19:38     17s] Sourcing startup file ./enc.tcl
[06/14 18:19:38     17s] <CMD> alias fs set top_design fifo1_sram
[06/14 18:19:38     17s] <CMD> alias f set top_design fifo1
[06/14 18:19:38     17s] <CMD> alias o set top_design ORCA_TOP
[06/14 18:19:38     17s] <CMD> alias e set top_design ExampleRocketSystem
[06/14 18:19:38     17s] <CMD> alias lp set top_design mv_lp_top
[06/14 18:19:38     17s] <CMD> set_table_style -name report_timing -max_widths { 8,6,23,70} -no_frame_fix_width
[06/14 18:19:38     17s] **WARN: (TCLCMD-1083):	'-no_frame_fix_width are global controls that affect all of the various timing reports.  The -name option is used to specify a report-specific behavior, and therefore cannot be used with these global options. You should use a separate set_table_style command to specify the desired global options. You can then use additional set_table_style commands to refine the behaviors of specific timing reports.'
[06/14 18:19:38     17s] <CMD> set_global report_timing_format  {delay arrival slew load fanout cell hpin}
[06/14 18:19:38     17s] 
[06/14 18:19:38     17s] **INFO:  MMMC transition support version v31-84 
[06/14 18:19:38     17s] 
[06/14 18:19:38     17s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/14 18:19:38     17s] <CMD> suppressMessage ENCEXT-2799
[06/14 18:19:38     17s] <CMD> win
[06/14 18:19:56     21s] <CMD> lp
[06/14 18:20:05     22s] ### Start verbose source output (echo mode) for '../../mv_lp_top.design_config.tcl' ...
[06/14 18:20:05     22s] # set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
# set top_design ${top_design}
# set FCL 1
# set add_ios 0
# set pad_design 0
# set design_size {100 100}
# set design_io_border 10
# set dc_floorplanning 1
# set enable_dft 0
# set innovus_enable_manual_macro_placement 0
# set split_constraints 0
# set rtl_list [list ../rtl/$top_design.sv]
# set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
# set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
# set slow_metal 1p9m_Cmax_-40
# set fast_metal 1p9m_Cmax_-40
# set synth_corners $slow_corner
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32?vt_pg_ "
# if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
### End verbose source output for '../../mv_lp_top.design_config.tcl'.
[06/14 18:20:05     22s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/14 18:20:05     22s] <CMD> set search_path {}
[06/14 18:20:05     23s] <CMD> set init_lef_file {../../cadence_cap_tech/tech.lef saed32sram.lef saed32nm_lvt_1p9m.lef saed32nm_hvt_1p9m.lef saed32nm_rvt_1p9m.lef}
[06/14 18:20:05     23s] <CMD> set init_design_netlisttype Verilog
[06/14 18:20:05     23s] <CMD> set init_verilog ../../syn/outputs/mv_lp_top.genus.vg
[06/14 18:20:05     23s] <CMD> set init_top_cell mv_lp_top
[06/14 18:20:05     23s] <CMD> set init_pwr_net {VDDH VDDL}
[06/14 18:20:05     23s] <CMD> set init_gnd_net VSS
[06/14 18:20:05     23s] <CMD> set init_mmmc_file mmmc.tcl
[06/14 18:20:05     23s] <CMD> all_constraint_modes -active
[06/14 18:20:05     23s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[06/14 18:20:05     23s] <CMD> init_design
[06/14 18:20:05     23s] #% Begin Load MMMC data ... (date=06/14 18:20:05, mem=526.8M)
[06/14 18:20:06     23s] #% End Load MMMC data ... (date=06/14 18:20:06, total cpu=0:00:00.0, real=0:00:01.0, peak res=527.0M, current mem=527.0M)
[06/14 18:20:06     23s] 
[06/14 18:20:06     23s] Loading LEF file ../../cadence_cap_tech/tech.lef ...
[06/14 18:20:06     23s] 
[06/14 18:20:06     23s] Loading LEF file saed32sram.lef ...
[06/14 18:20:06     23s] Set DBUPerIGU to M2 pitch 152.
[06/14 18:20:06     23s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[06/14 18:20:06     23s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[06/14 18:20:06     23s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32sram.lef at line 197399.
[06/14 18:20:06     23s] 
[06/14 18:20:06     23s] Loading LEF file saed32nm_lvt_1p9m.lef ...
[06/14 18:20:06     23s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[06/14 18:20:06     23s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[06/14 18:20:06     23s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_lvt_1p9m.lef at line 67466.
[06/14 18:20:06     23s] 
[06/14 18:20:06     23s] Loading LEF file saed32nm_hvt_1p9m.lef ...
[06/14 18:20:07     24s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[06/14 18:20:07     24s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[06/14 18:20:07     24s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_hvt_1p9m.lef at line 191962.
[06/14 18:20:07     24s] 
[06/14 18:20:07     24s] Loading LEF file saed32nm_rvt_1p9m.lef ...
[06/14 18:20:07     24s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[06/14 18:20:07     24s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[06/14 18:20:07     24s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_rvt_1p9m.lef at line 148040.
[06/14 18:20:07     24s] 
[06/14 18:20:07     24s] viaInitial starts at Wed Jun 14 18:20:07 2023
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR_C' and 'VIA12SQ_C'.
[06/14 18:20:07     24s] Type 'man IMPPP-543' for more detail.
[06/14 18:20:07     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG_C' and 'VIA12SQ_C'.
[06/14 18:20:07     24s] Type 'man IMPPP-543' for more detail.
[06/14 18:20:07     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR' and 'VIA12SQ_C'.
[06/14 18:20:07     24s] Type 'man IMPPP-543' for more detail.
[06/14 18:20:07     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG' and 'VIA12SQ_C'.
[06/14 18:20:07     24s] Type 'man IMPPP-543' for more detail.
[06/14 18:20:07     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR_C' and 'VIA23SQ_C'.
[06/14 18:20:07     24s] Type 'man IMPPP-543' for more detail.
[06/14 18:20:07     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG_C' and 'VIA23SQ_C'.
[06/14 18:20:07     24s] Type 'man IMPPP-543' for more detail.
[06/14 18:20:07     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR' and 'VIA23SQ_C'.
[06/14 18:20:07     24s] Type 'man IMPPP-543' for more detail.
[06/14 18:20:07     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG' and 'VIA23SQ_C'.
[06/14 18:20:07     24s] Type 'man IMPPP-543' for more detail.
[06/14 18:20:07     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR_C' and 'VIA34SQ_C'.
[06/14 18:20:07     24s] Type 'man IMPPP-543' for more detail.
[06/14 18:20:07     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG_C' and 'VIA34SQ_C'.
[06/14 18:20:07     24s] Type 'man IMPPP-543' for more detail.
[06/14 18:20:07     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR' and 'VIA34SQ_C'.
[06/14 18:20:07     24s] Type 'man IMPPP-543' for more detail.
[06/14 18:20:07     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG' and 'VIA34SQ_C'.
[06/14 18:20:07     24s] Type 'man IMPPP-543' for more detail.
[06/14 18:20:07     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR_C' and 'VIA45SQ_C'.
[06/14 18:20:07     24s] Type 'man IMPPP-543' for more detail.
[06/14 18:20:07     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG_C' and 'VIA45SQ_C'.
[06/14 18:20:07     24s] Type 'man IMPPP-543' for more detail.
[06/14 18:20:07     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR' and 'VIA45SQ_C'.
[06/14 18:20:07     24s] Type 'man IMPPP-543' for more detail.
[06/14 18:20:07     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG' and 'VIA45SQ_C'.
[06/14 18:20:07     24s] Type 'man IMPPP-543' for more detail.
[06/14 18:20:07     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR_C' and 'VIA56SQ_C'.
[06/14 18:20:07     24s] Type 'man IMPPP-543' for more detail.
[06/14 18:20:07     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG_C' and 'VIA56SQ_C'.
[06/14 18:20:07     24s] Type 'man IMPPP-543' for more detail.
[06/14 18:20:07     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR' and 'VIA56SQ_C'.
[06/14 18:20:07     24s] Type 'man IMPPP-543' for more detail.
[06/14 18:20:07     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG' and 'VIA56SQ_C'.
[06/14 18:20:07     24s] Type 'man IMPPP-543' for more detail.
[06/14 18:20:07     24s] **WARN: (EMS-27):	Message (IMPPP-543) has exceeded the current message display limit of 20.
[06/14 18:20:07     24s] To increase the message display limit, refer to the product command reference manual.
[06/14 18:20:07     24s] viaInitial ends at Wed Jun 14 18:20:07 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[06/14 18:20:07     24s] Loading view definition file from mmmc.tcl
[06/14 18:20:07     24s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib' ...
[06/14 18:20:08     25s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84713)
[06/14 18:20:08     25s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84764)
[06/14 18:20:08     25s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84815)
[06/14 18:20:08     25s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120153)
[06/14 18:20:08     25s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120204)
[06/14 18:20:08     25s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120255)
[06/14 18:20:08     25s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226791 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[06/14 18:20:08     25s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226792 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[06/14 18:20:08     25s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226793 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[06/14 18:20:08     26s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[06/14 18:20:08     26s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[06/14 18:20:08     26s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[06/14 18:20:08     26s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[06/14 18:20:08     26s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[06/14 18:20:08     26s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[06/14 18:20:08     26s] Read 294 cells in library 'saed32hvt_ss0p75vn40c' 
[06/14 18:20:08     26s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ss0p75vn40c.lib' ...
[06/14 18:20:08     26s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3438 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ss0p75vn40c.lib)
[06/14 18:20:08     26s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3439 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ss0p75vn40c.lib)
[06/14 18:20:08     26s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3440 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ss0p75vn40c.lib)
[06/14 18:20:08     26s] Read 20 cells in library 'saed32hvt_pg_ss0p75vn40c' 
[06/14 18:20:08     26s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
[06/14 18:20:08     26s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
[06/14 18:20:08     26s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
[06/14 18:20:08     26s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
[06/14 18:20:08     26s] Read 24 cells in library 'saed32hvt_dlvl_ss0p75vn40c_i0p95v' 
[06/14 18:20:08     26s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
[06/14 18:20:08     26s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
[06/14 18:20:08     26s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
[06/14 18:20:08     26s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
[06/14 18:20:08     26s] Read 12 cells in library 'saed32hvt_ulvl_ss0p75vn40c_i0p75v' 
[06/14 18:20:08     26s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
[06/14 18:20:09     26s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
[06/14 18:20:09     26s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
[06/14 18:20:09     26s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
[06/14 18:20:09     26s] Read 24 cells in library 'saed32hvt_dlvl_ss0p75vn40c_i0p75v' 
[06/14 18:20:09     26s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib' ...
[06/14 18:20:09     26s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84613)
[06/14 18:20:09     26s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84664)
[06/14 18:20:09     26s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84715)
[06/14 18:20:09     26s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120053)
[06/14 18:20:09     26s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120104)
[06/14 18:20:09     26s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120155)
[06/14 18:20:09     27s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226348 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[06/14 18:20:09     27s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226349 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[06/14 18:20:09     27s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226350 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[06/14 18:20:09     27s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[06/14 18:20:09     27s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[06/14 18:20:09     27s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[06/14 18:20:09     27s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[06/14 18:20:09     27s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[06/14 18:20:09     27s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[06/14 18:20:09     27s] Read 294 cells in library 'saed32hvt_ss0p95vn40c' 
[06/14 18:20:09     27s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ss0p95vn40c.lib' ...
[06/14 18:20:10     27s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3438 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ss0p95vn40c.lib)
[06/14 18:20:10     27s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3439 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ss0p95vn40c.lib)
[06/14 18:20:10     27s] Message <TECHLIB-1161> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/14 18:20:10     27s] Read 20 cells in library 'saed32hvt_pg_ss0p95vn40c' 
[06/14 18:20:10     27s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
[06/14 18:20:10     27s] Read 12 cells in library 'saed32hvt_ulvl_ss0p95vn40c_i0p75v' 
[06/14 18:20:10     27s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib' ...
[06/14 18:20:10     27s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84611)
[06/14 18:20:10     27s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84662)
[06/14 18:20:10     27s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84713)
[06/14 18:20:10     27s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120051)
[06/14 18:20:10     27s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120102)
[06/14 18:20:10     27s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120153)
[06/14 18:20:10     28s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[06/14 18:20:10     28s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[06/14 18:20:10     28s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[06/14 18:20:10     28s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[06/14 18:20:10     28s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[06/14 18:20:10     28s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[06/14 18:20:10     28s] Read 294 cells in library 'saed32rvt_ss0p75vn40c' 
[06/14 18:20:10     28s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_pg_ss0p75vn40c.lib' ...
[06/14 18:20:11     28s] Read 20 cells in library 'saed32rvt_pg_ss0p75vn40c' 
[06/14 18:20:11     28s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
[06/14 18:20:11     28s] Read 24 cells in library 'saed32rvt_dlvl_ss0p75vn40c_i0p95v' 
[06/14 18:20:11     28s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
[06/14 18:20:11     28s] Read 12 cells in library 'saed32rvt_ulvl_ss0p75vn40c_i0p75v' 
[06/14 18:20:11     28s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
[06/14 18:20:11     28s] Read 24 cells in library 'saed32rvt_dlvl_ss0p75vn40c_i0p75v' 
[06/14 18:20:11     28s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib' ...
[06/14 18:20:11     28s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84607)
[06/14 18:20:11     28s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84658)
[06/14 18:20:11     28s] Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/14 18:20:11     29s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
[06/14 18:20:11     29s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
[06/14 18:20:11     29s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/14 18:20:12     29s] Read 294 cells in library 'saed32rvt_ss0p95vn40c' 
[06/14 18:20:12     29s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_pg_ss0p95vn40c.lib' ...
[06/14 18:20:12     29s] Read 20 cells in library 'saed32rvt_pg_ss0p95vn40c' 
[06/14 18:20:12     29s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
[06/14 18:20:12     29s] Read 12 cells in library 'saed32rvt_ulvl_ss0p95vn40c_i0p75v' 
[06/14 18:20:12     29s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib' ...
[06/14 18:20:12     30s] Read 294 cells in library 'saed32lvt_ss0p75vn40c' 
[06/14 18:20:12     30s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_pg_ss0p75vn40c.lib' ...
[06/14 18:20:12     30s] Read 20 cells in library 'saed32lvt_pg_ss0p75vn40c' 
[06/14 18:20:12     30s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
[06/14 18:20:13     30s] Read 24 cells in library 'saed32lvt_dlvl_ss0p75vn40c_i0p95v' 
[06/14 18:20:13     30s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
[06/14 18:20:13     30s] Read 12 cells in library 'saed32lvt_ulvl_ss0p75vn40c_i0p75v' 
[06/14 18:20:13     30s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
[06/14 18:20:13     30s] Read 24 cells in library 'saed32lvt_dlvl_ss0p75vn40c_i0p75v' 
[06/14 18:20:13     30s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib' ...
[06/14 18:20:13     31s] Read 294 cells in library 'saed32lvt_ss0p95vn40c' 
[06/14 18:20:14     31s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_pg_ss0p95vn40c.lib' ...
[06/14 18:20:14     31s] Read 20 cells in library 'saed32lvt_pg_ss0p95vn40c' 
[06/14 18:20:14     31s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
[06/14 18:20:14     31s] Read 12 cells in library 'saed32lvt_ulvl_ss0p95vn40c_i0p75v' 
[06/14 18:20:14     31s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib' ...
[06/14 18:20:14     32s] Read 35 cells in library 'saed32sram_ss0p95vn40c' 
[06/14 18:20:14     32s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95vn40c.lib' ...
[06/14 18:20:15     33s] Read 294 cells in library 'saed32hvt_ff0p95vn40c' 
[06/14 18:20:15     33s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ff0p95vn40c.lib' ...
[06/14 18:20:15     33s] Read 20 cells in library 'saed32hvt_pg_ff0p95vn40c' 
[06/14 18:20:15     33s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
[06/14 18:20:15     33s] Read 24 cells in library 'saed32hvt_dlvl_ff0p95vn40c_i1p16v' 
[06/14 18:20:15     33s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
[06/14 18:20:15     33s] Read 12 cells in library 'saed32hvt_ulvl_ff0p95vn40c_i0p95v' 
[06/14 18:20:15     33s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
[06/14 18:20:15     33s] Read 24 cells in library 'saed32hvt_dlvl_ff0p95vn40c_i0p95v' 
[06/14 18:20:15     33s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.lib' ...
[06/14 18:20:16     34s] Read 294 cells in library 'saed32hvt_ff1p16vn40c' 
[06/14 18:20:16     34s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ff1p16vn40c.lib' ...
[06/14 18:20:16     34s] Read 20 cells in library 'saed32hvt_pg_ff1p16vn40c' 
[06/14 18:20:16     34s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
[06/14 18:20:16     34s] Read 12 cells in library 'saed32hvt_ulvl_ff1p16vn40c_i1p16v' 
[06/14 18:20:16     34s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
[06/14 18:20:16     34s] Read 24 cells in library 'saed32hvt_dlvl_ff1p16vn40c_i1p16v' 
[06/14 18:20:16     34s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
[06/14 18:20:16     34s] Read 12 cells in library 'saed32hvt_ulvl_ff1p16vn40c_i0p95v' 
[06/14 18:20:16     34s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib' ...
[06/14 18:20:17     35s] Read 294 cells in library 'saed32rvt_ff0p95vn40c' 
[06/14 18:20:17     35s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_pg_ff0p95vn40c.lib' ...
[06/14 18:20:17     35s] Read 20 cells in library 'saed32rvt_pg_ff0p95vn40c' 
[06/14 18:20:17     35s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
[06/14 18:20:17     35s] Read 24 cells in library 'saed32rvt_dlvl_ff0p95vn40c_i1p16v' 
[06/14 18:20:17     35s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
[06/14 18:20:17     35s] Read 12 cells in library 'saed32rvt_ulvl_ff0p95vn40c_i0p95v' 
[06/14 18:20:17     35s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
[06/14 18:20:17     35s] Read 24 cells in library 'saed32rvt_dlvl_ff0p95vn40c_i0p95v' 
[06/14 18:20:17     35s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib' ...
[06/14 18:20:18     36s] Read 294 cells in library 'saed32rvt_ff1p16vn40c' 
[06/14 18:20:18     36s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_pg_ff1p16vn40c.lib' ...
[06/14 18:20:18     36s] Read 20 cells in library 'saed32rvt_pg_ff1p16vn40c' 
[06/14 18:20:18     36s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
[06/14 18:20:18     36s] Read 12 cells in library 'saed32rvt_ulvl_ff1p16vn40c_i1p16v' 
[06/14 18:20:18     36s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
[06/14 18:20:18     36s] Read 24 cells in library 'saed32rvt_dlvl_ff1p16vn40c_i1p16v' 
[06/14 18:20:18     36s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
[06/14 18:20:18     36s] Read 12 cells in library 'saed32rvt_ulvl_ff1p16vn40c_i0p95v' 
[06/14 18:20:18     36s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff0p95vn40c.lib' ...
[06/14 18:20:19     37s] Read 294 cells in library 'saed32lvt_ff0p95vn40c' 
[06/14 18:20:19     37s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_pg_ff0p95vn40c.lib' ...
[06/14 18:20:19     37s] Read 20 cells in library 'saed32lvt_pg_ff0p95vn40c' 
[06/14 18:20:19     37s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
[06/14 18:20:19     37s] Read 24 cells in library 'saed32lvt_dlvl_ff0p95vn40c_i1p16v' 
[06/14 18:20:19     37s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
[06/14 18:20:19     37s] Read 12 cells in library 'saed32lvt_ulvl_ff0p95vn40c_i0p95v' 
[06/14 18:20:19     37s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
[06/14 18:20:19     37s] Read 24 cells in library 'saed32lvt_dlvl_ff0p95vn40c_i0p95v' 
[06/14 18:20:19     37s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff1p16vn40c.lib' ...
[06/14 18:20:20     38s] Read 294 cells in library 'saed32lvt_ff1p16vn40c' 
[06/14 18:20:20     38s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_pg_ff1p16vn40c.lib' ...
[06/14 18:20:20     38s] Read 20 cells in library 'saed32lvt_pg_ff1p16vn40c' 
[06/14 18:20:20     38s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
[06/14 18:20:20     38s] Read 12 cells in library 'saed32lvt_ulvl_ff1p16vn40c_i1p16v' 
[06/14 18:20:20     38s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
[06/14 18:20:20     38s] Read 24 cells in library 'saed32lvt_dlvl_ff1p16vn40c_i1p16v' 
[06/14 18:20:20     38s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
[06/14 18:20:20     38s] Read 12 cells in library 'saed32lvt_ulvl_ff1p16vn40c_i0p95v' 
[06/14 18:20:20     38s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib' ...
[06/14 18:20:21     39s] Read 35 cells in library 'saed32sram_ff1p16vn40c' 
[06/14 18:20:21     39s] Ending "PreSetAnalysisView" (total cpu=0:00:14.7, real=0:00:14.0, peak res=750.3M, current mem=597.6M)
[06/14 18:20:21     39s] *** End library_loading (cpu=0.25min, real=0.23min, mem=62.4M, fe_cpu=0.66min, fe_real=1.07min, fe_mem=855.3M) ***
[06/14 18:20:21     39s] #% Begin Load netlist data ... (date=06/14 18:20:21, mem=597.6M)
[06/14 18:20:21     39s] *** Begin netlist parsing (mem=855.3M) ***
[06/14 18:20:21     39s] Created 1085 new cells from 56 timing libraries.
[06/14 18:20:21     39s] Reading netlist ...
[06/14 18:20:21     39s] Backslashed names will retain backslash and a trailing blank character.
[06/14 18:20:21     39s] Reading verilog netlist '../../syn/outputs/mv_lp_top.genus.vg'
[06/14 18:20:21     39s] 
[06/14 18:20:21     39s] *** Memory Usage v#1 (Current mem = 855.312M, initial mem = 289.684M) ***
[06/14 18:20:21     39s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=855.3M) ***
[06/14 18:20:21     39s] #% End Load netlist data ... (date=06/14 18:20:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=633.4M, current mem=633.4M)
[06/14 18:20:21     39s] Set top cell to mv_lp_top.
[06/14 18:20:22     40s] Hooked 4378 DB cells to tlib cells.
[06/14 18:20:22     40s] Ending "BindLib:" (total cpu=0:00:01.0, real=0:00:01.0, peak res=767.9M, current mem=767.9M)
[06/14 18:20:22     40s] Starting recursive module instantiation check.
[06/14 18:20:22     40s] No recursion found.
[06/14 18:20:22     40s] Building hierarchical netlist for Cell mv_lp_top ...
[06/14 18:20:22     40s] *** Netlist is unique.
[06/14 18:20:22     40s] Setting Std. cell height to 1672 DBU (smallest netlist inst).
[06/14 18:20:22     40s] ** info: there are 4383 modules.
[06/14 18:20:22     40s] ** info: there are 150 stdCell insts.
[06/14 18:20:22     40s] ** info: there are 10 multi-height stdCell insts (2 stdCells)
[06/14 18:20:22     40s] 
[06/14 18:20:22     40s] *** Memory Usage v#1 (Current mem = 961.738M, initial mem = 289.684M) ***
[06/14 18:20:22     40s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/14 18:20:22     40s] Type 'man IMPFP-3961' for more detail.
[06/14 18:20:22     40s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/14 18:20:22     40s] Type 'man IMPFP-3961' for more detail.
[06/14 18:20:22     40s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/14 18:20:22     40s] Type 'man IMPFP-3961' for more detail.
[06/14 18:20:22     40s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/14 18:20:22     40s] Type 'man IMPFP-3961' for more detail.
[06/14 18:20:22     40s] Horizontal Layer M1 offset = 0 (derived)
[06/14 18:20:22     40s] Vertical Layer M2 offset = 0 (derived)
[06/14 18:20:22     40s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[06/14 18:20:22     40s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[06/14 18:20:22     40s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[06/14 18:20:22     40s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[06/14 18:20:22     40s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[06/14 18:20:22     40s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[06/14 18:20:22     40s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[06/14 18:20:22     40s] Set Default Net Delay as 1000 ps.
[06/14 18:20:22     40s] Set Default Net Load as 0.5 pF. 
[06/14 18:20:22     40s] Set Default Input Pin Transition as 0.1 ps.
[06/14 18:20:23     41s] Extraction setup Started 
[06/14 18:20:23     41s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[06/14 18:20:23     41s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap ...
[06/14 18:20:23     41s] Process name: saed32nm_1p9m_Cmax.
[06/14 18:20:23     41s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap ...
[06/14 18:20:23     41s] Process name: saed32nm_1p9m_Cmin.
[06/14 18:20:23     41s] Importing multi-corner RC tables ... 
[06/14 18:20:23     41s] Summary of Active RC-Corners : 
[06/14 18:20:23     41s]  
[06/14 18:20:23     41s]  Analysis View: test_worst_scenario
[06/14 18:20:23     41s]     RC-Corner Name        : cmax
[06/14 18:20:23     41s]     RC-Corner Index       : 0
[06/14 18:20:23     41s]     RC-Corner Temperature : -40 Celsius
[06/14 18:20:23     41s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
[06/14 18:20:23     41s]     RC-Corner PreRoute Res Factor         : 1
[06/14 18:20:23     41s]     RC-Corner PreRoute Cap Factor         : 1
[06/14 18:20:23     41s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/14 18:20:23     41s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/14 18:20:23     41s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/14 18:20:23     41s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/14 18:20:23     41s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/14 18:20:23     41s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/14 18:20:23     41s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/14 18:20:23     41s]  
[06/14 18:20:23     41s]  Analysis View: func_worst_scenario
[06/14 18:20:23     41s]     RC-Corner Name        : cmax
[06/14 18:20:23     41s]     RC-Corner Index       : 0
[06/14 18:20:23     41s]     RC-Corner Temperature : -40 Celsius
[06/14 18:20:23     41s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
[06/14 18:20:23     41s]     RC-Corner PreRoute Res Factor         : 1
[06/14 18:20:23     41s]     RC-Corner PreRoute Cap Factor         : 1
[06/14 18:20:23     41s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/14 18:20:23     41s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/14 18:20:23     41s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/14 18:20:23     41s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/14 18:20:23     41s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/14 18:20:23     41s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/14 18:20:23     41s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/14 18:20:23     41s]  
[06/14 18:20:23     41s]  Analysis View: test_best_scenario
[06/14 18:20:23     41s]     RC-Corner Name        : cmin
[06/14 18:20:23     41s]     RC-Corner Index       : 1
[06/14 18:20:23     41s]     RC-Corner Temperature : -40 Celsius
[06/14 18:20:23     41s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
[06/14 18:20:23     41s]     RC-Corner PreRoute Res Factor         : 1
[06/14 18:20:23     41s]     RC-Corner PreRoute Cap Factor         : 1
[06/14 18:20:23     41s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/14 18:20:23     41s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/14 18:20:23     41s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/14 18:20:23     41s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/14 18:20:23     41s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/14 18:20:23     41s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/14 18:20:23     41s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/14 18:20:23     41s]  
[06/14 18:20:23     41s]  Analysis View: func_best_scenario
[06/14 18:20:23     41s]     RC-Corner Name        : cmin
[06/14 18:20:23     41s]     RC-Corner Index       : 1
[06/14 18:20:23     41s]     RC-Corner Temperature : -40 Celsius
[06/14 18:20:23     41s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
[06/14 18:20:23     41s]     RC-Corner PreRoute Res Factor         : 1
[06/14 18:20:23     41s]     RC-Corner PreRoute Cap Factor         : 1
[06/14 18:20:23     41s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/14 18:20:23     41s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/14 18:20:23     41s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/14 18:20:23     41s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/14 18:20:23     41s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/14 18:20:23     41s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/14 18:20:23     41s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/14 18:20:23     41s] LayerId::1 widthSet size::4
[06/14 18:20:23     41s] LayerId::2 widthSet size::4
[06/14 18:20:23     41s] LayerId::3 widthSet size::4
[06/14 18:20:23     41s] LayerId::4 widthSet size::4
[06/14 18:20:23     41s] LayerId::5 widthSet size::4
[06/14 18:20:23     41s] LayerId::6 widthSet size::4
[06/14 18:20:23     41s] LayerId::7 widthSet size::4
[06/14 18:20:23     41s] LayerId::8 widthSet size::4
[06/14 18:20:23     41s] LayerId::9 widthSet size::4
[06/14 18:20:23     41s] LayerId::10 widthSet size::2
[06/14 18:20:23     41s] Updating RC grid for preRoute extraction ...
[06/14 18:20:23     41s] Initializing multi-corner capacitance tables ... 
[06/14 18:20:23     41s] Initializing multi-corner resistance tables ...
[06/14 18:20:23     41s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[06/14 18:20:23     41s] *Info: initialize multi-corner CTS.
[06/14 18:20:24     41s] Ending "SetAnalysisView" (total cpu=0:00:00.3, real=0:00:01.0, peak res=950.8M, current mem=701.7M)
[06/14 18:20:24     41s] Reading timing constraints file '../../constraints/mv_lp_top.sdc' ...
[06/14 18:20:24     41s] Current (total cpu=0:00:41.9, real=0:01:07, peak res=950.8M, current mem=921.3M)
[06/14 18:20:24     42s] INFO (CTE): Constraints read successfully.
[06/14 18:20:24     42s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=962.0M, current mem=962.0M)
[06/14 18:20:24     42s] Current (total cpu=0:00:42.1, real=0:01:07, peak res=962.0M, current mem=962.0M)
[06/14 18:20:24     42s] Reading timing constraints file '../../constraints/mv_lp_top.sdc' ...
[06/14 18:20:24     42s] Current (total cpu=0:00:42.1, real=0:01:07, peak res=962.0M, current mem=962.0M)
[06/14 18:20:24     42s] INFO (CTE): Constraints read successfully.
[06/14 18:20:24     42s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=962.3M, current mem=962.3M)
[06/14 18:20:25     42s] Current (total cpu=0:00:42.2, real=0:01:08, peak res=962.3M, current mem=962.3M)
[06/14 18:20:25     42s] Reading timing constraints file '../../constraints/mv_lp_top.sdc' ...
[06/14 18:20:25     42s] Current (total cpu=0:00:42.2, real=0:01:08, peak res=962.3M, current mem=962.3M)
[06/14 18:20:25     42s] INFO (CTE): Constraints read successfully.
[06/14 18:20:25     42s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=962.7M, current mem=962.7M)
[06/14 18:20:25     42s] Current (total cpu=0:00:42.3, real=0:01:08, peak res=962.7M, current mem=962.7M)
[06/14 18:20:25     42s] Reading timing constraints file '../../constraints/mv_lp_top.sdc' ...
[06/14 18:20:25     42s] Current (total cpu=0:00:42.3, real=0:01:08, peak res=962.7M, current mem=962.7M)
[06/14 18:20:25     42s] INFO (CTE): Constraints read successfully.
[06/14 18:20:25     42s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=963.0M, current mem=963.0M)
[06/14 18:20:25     42s] Current (total cpu=0:00:42.4, real=0:01:08, peak res=963.0M, current mem=963.0M)
[06/14 18:20:25     42s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[06/14 18:20:25     42s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/14 18:20:25     42s] Creating Cell Server ...(0, 1, 1, 1)
[06/14 18:20:25     42s] Summary for sequential cells identification: 
[06/14 18:20:25     42s]   Identified SBFF number: 138
[06/14 18:20:25     42s]   Identified MBFF number: 0
[06/14 18:20:25     42s]   Identified SB Latch number: 0
[06/14 18:20:25     42s]   Identified MB Latch number: 0
[06/14 18:20:25     42s]   Not identified SBFF number: 180
[06/14 18:20:25     42s]   Not identified MBFF number: 0
[06/14 18:20:25     42s]   Not identified SB Latch number: 0
[06/14 18:20:25     42s]   Not identified MB Latch number: 0
[06/14 18:20:25     42s]   Number of sequential cells which are not FFs: 78
[06/14 18:20:25     42s] Total number of combinational cells: 402
[06/14 18:20:25     42s] Total number of sequential cells: 396
[06/14 18:20:25     42s] Total number of tristate cells: 18
[06/14 18:20:25     42s] Total number of level shifter cells: 108
[06/14 18:20:25     42s] Total number of power gating cells: 0
[06/14 18:20:25     42s] Total number of isolation cells: 48
[06/14 18:20:25     42s] Total number of power switch cells: 60
[06/14 18:20:25     42s] Total number of pulse generator cells: 0
[06/14 18:20:25     42s] Total number of always on buffers: 0
[06/14 18:20:25     42s] Total number of retention cells: 0
[06/14 18:20:25     42s] List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
[06/14 18:20:25     42s] Total number of usable buffers: 5
[06/14 18:20:25     42s] List of unusable buffers:
[06/14 18:20:25     42s] Total number of unusable buffers: 0
[06/14 18:20:25     42s] List of usable inverters: IBUFFX2_LVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT IBUFFX2_HVT INVX8_RVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT
[06/14 18:20:25     42s] Total number of usable inverters: 36
[06/14 18:20:25     42s] List of unusable inverters:
[06/14 18:20:25     42s] Total number of unusable inverters: 0
[06/14 18:20:25     42s] List of identified usable delay cells: DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT
[06/14 18:20:25     42s] Total number of identified usable delay cells: 19
[06/14 18:20:25     42s] List of identified unusable delay cells:
[06/14 18:20:25     42s] Total number of identified unusable delay cells: 0
[06/14 18:20:25     42s] Creating Cell Server, finished. 
[06/14 18:20:25     42s] 
[06/14 18:20:25     42s] Deleting Cell Server ...
[06/14 18:20:25     42s] 
[06/14 18:20:25     42s] *** Summary of all messages that are not suppressed in this session:
[06/14 18:20:25     42s] Severity  ID               Count  Summary                                  
[06/14 18:20:25     42s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[06/14 18:20:25     42s] WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
[06/14 18:20:25     42s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[06/14 18:20:25     42s] WARNING   TECHLIB-302         72  No function defined for cell '%s'. The c...
[06/14 18:20:25     42s] WARNING   TECHLIB-1161       168  The library level attribute %s on line %...
[06/14 18:20:25     42s] WARNING   TECHLIB-1277        72  The %s '%s' has been defined for %s %s '...
[06/14 18:20:25     42s] *** Message Summary: 345 warning(s), 0 error(s)
[06/14 18:20:25     42s] 
[06/14 18:20:25     42s] <CMD> read_power_intent -1801 ../../syn/rtl/mv_lp_top.upf
[06/14 18:20:25     42s] Reading power intent file ../../syn/rtl/mv_lp_top.upf ...
[06/14 18:20:25     42s] Checking power intent
[06/14 18:20:25     42s] Checking scoped supply_net connected to top-level supply_net
[06/14 18:20:25     42s] IEEE1801_RUNTIME: checking scoped supply_net: cpu=0:00:00.00 real=0:00:00.00
[06/14 18:20:25     42s] Checking supply_set/supply_net
[06/14 18:20:25     42s] IEEE1801_RUNTIME: checking pst supplies: cpu=0:00:00.00 real=0:00:00.00
[06/14 18:20:25     42s] Setting boundaryports(3) from port_attr
[06/14 18:20:25     42s] IEEE1801_RUNTIME: checking port_attribute: cpu=0:00:00.00 real=0:00:00.00
[06/14 18:20:25     42s] IEEE1801_RUNTIME: checking related_supply_net: cpu=0:00:00.00 real=0:00:00.00
[06/14 18:20:25     42s] <CMD> commit_power_intent -verbose
[06/14 18:20:25     43s] IEEE1801_RUNTIME: freeTimingGraph: cpu=0:00:00.19 real=0:00:00.00
[06/14 18:20:25     43s] COMMIT_1801: commit_logic_port_net 
[06/14 18:20:25     43s] IEEE1801_RUNTIME: commit_logic_port/net: cpu=0:00:00.00 real=0:00:00.00
[06/14 18:20:25     43s] COMMIT_1801: commit_supply_net 
[06/14 18:20:25     43s] ::MSV::createSupplyPort VSS -dir input -type ground
[06/14 18:20:25     43s] ::MSV::createSupplyPort VDDH -dir input -type power
[06/14 18:20:25     43s] ::MSV::createSupplyPort VDDL -dir input -type power
[06/14 18:20:25     43s] ::MSV::createSupplyNet VDDH -type power
[06/14 18:20:25     43s] ::MSV::createSupplyNet VDDL_gated_modd -type power
[06/14 18:20:25     43s] ::MSV::createSupplyNet VDDL -type power
[06/14 18:20:25     43s] ::MSV::createSupplyNet VDDH_gated_moda -type power
[06/14 18:20:25     43s] ::MSV::createSupplyNet VDDL_gated_modc -type power
[06/14 18:20:25     43s] ::MSV::createSupplyNet VDDH_gated_modb -type power
[06/14 18:20:25     43s] ::MSV::createSupplyNet VSS -type ground
[06/14 18:20:25     43s] IEEE1801_RUNTIME: commit_supply_net: cpu=0:00:00.01 real=0:00:00.00
[06/14 18:20:25     43s] COMMIT_1801: commit_power_domain 
[06/14 18:20:25     43s] ::MSV::createPowerDomain pd_moda -alwaysOn false
[06/14 18:20:25     43s] ::MSV::modifyPowerDomainMember pd_moda  -instances {modA_inst} -power { (VDDH_gated_moda:VDD VDDL)} -ground { (VSS:VSS)}
[06/14 18:20:25     43s] ::MSV::createPowerDomain pd_modb -alwaysOn false
[06/14 18:20:25     43s] ::MSV::modifyPowerDomainMember pd_modb  -instances {modB_inst} -power { (VDDH_gated_modb:VDD VDDL)} -ground { (VSS:VSS)}
[06/14 18:20:25     43s] ::MSV::createPowerDomain pd_modc -alwaysOn false
[06/14 18:20:25     43s] ::MSV::modifyPowerDomainMember pd_modc  -instances {modC_inst} -power { (VDDL_gated_modc:VDD VDDL)} -ground { (VSS:VSS)}
[06/14 18:20:25     43s] ::MSV::createPowerDomain pd_modd -alwaysOn false
[06/14 18:20:25     43s] ::MSV::modifyPowerDomainMember pd_modd  -instances {modD_inst} -power { (VDDL_gated_modd:VDD VDDL)} -ground { (VSS:VSS)}
[06/14 18:20:25     43s] ::MSV::createPowerDomain pd_top -default
[06/14 18:20:25     43s] ::MSV::modifyPowerDomainMember pd_top  -instances * -power { (VDDH:VDD VDDL)} -ground { (VSS:VSS)}
[06/14 18:20:26     43s] ::MSV::createPowerDomain _internal_VDDL_VSS_
[06/14 18:20:26     43s] ::MSV::setPowerDomainPGNets _internal_VDDL_VSS_ -power VDDL -ground VSS
[06/14 18:20:26     43s] ::MSV::setPowerDomainSupplySet _internal_VDDL_VSS_ -primary _ss_VDDL_VSS_
[06/14 18:20:26     43s] ::MSV::PD::setIsPdInternal _internal_VDDL_VSS_
[06/14 18:20:26     43s] IEEE1801_RUNTIME: commit_power_domain: cpu=0:00:00.03 real=0:00:01.00
[06/14 18:20:26     43s] COMMIT_1801: commit_global_connect -no_related_pg
[06/14 18:20:26     43s] COMMIT_1801: commit_supplynet_connect 
[06/14 18:20:26     43s] IEEE1801_RUNTIME: commit_global_connect: cpu=0:00:00.00 real=0:00:00.00
[06/14 18:20:26     43s] ::MSV::createSupplySet pd_moda_primary_ss_ -power VDDH_gated_moda -ground VSS
[06/14 18:20:26     43s] ::MSV::createSupplySet pd_modc_primary_ss_ -power VDDL_gated_modc -ground VSS
[06/14 18:20:26     43s] ::MSV::createSupplySet _ss_VDDL_VSS_ -power VDDL -ground VSS
[06/14 18:20:26     43s] ::MSV::createSupplySet pd_modb_primary_ss_ -power VDDH_gated_modb -ground VSS
[06/14 18:20:26     43s] ::MSV::createSupplySet pd_top_primary_ss_ -power VDDH -ground VSS
[06/14 18:20:26     43s] ::MSV::createSupplySet pd_modd_primary_ss_ -power VDDL_gated_modd -ground VSS
[06/14 18:20:26     43s] ::MSV::setPowerDomainPGNets pd_moda -power VDDH_gated_moda -ground VSS
[06/14 18:20:26     43s] ::MSV::setPowerDomainPGNets pd_modb -power VDDH_gated_modb -ground VSS
[06/14 18:20:26     43s] ::MSV::setPowerDomainPGNets pd_modc -power VDDL_gated_modc -ground VSS
[06/14 18:20:26     43s] ::MSV::setPowerDomainPGNets pd_modd -power VDDL_gated_modd -ground VSS
[06/14 18:20:26     43s] ::MSV::setPowerDomainPGNets pd_top -power VDDH -ground VSS
[06/14 18:20:26     43s] ::MSV::addUpfPortState pg_moda_ps/VDDH_gated_moda -state {power_on 1.16} -state {power_off off} -net VDDH_gated_moda
[06/14 18:20:26     43s] ::MSV::addUpfPortState pg_modd_ps/VDDL_gated_modd -state {power_on 0.85} -state {power_off off} -net VDDL_gated_modd
[06/14 18:20:26     43s] ::MSV::addUpfPortState VSS -state {gnd 0.0} -net VSS
[06/14 18:20:26     43s] ::MSV::addUpfPortState VDDH -state {power_on 1.16} -state {power_off off} -net VDDH
[06/14 18:20:26     43s] ::MSV::addUpfPortState pg_modc_ps/VDDL_gated_modc -state {power_on 0.85} -state {power_off off} -net VDDL_gated_modc
[06/14 18:20:26     43s] ::MSV::addUpfPortState VDDL -state {power_on 0.85} -state {power_off off} -net VDDL
[06/14 18:20:26     43s] ::MSV::addUpfPortState pg_modb_ps/VDDH_gated_modb -state {power_on 1.16} -state {power_off off} -net VDDH_gated_modb
[06/14 18:20:26     43s] ::MSV::createUpfPst MV_gated -supplies {VDDH VDDL VSS pg_moda_ps/VDDH_gated_moda pg_modb_ps/VDDH_gated_modb pg_modc_ps/VDDL_gated_modc pg_modd_ps/VDDL_gated_modd}
[06/14 18:20:26     43s] ::MSV::addUpfPstState s0 -pst MV_gated -state {power_on power_on gnd power_on power_on power_on power_on}
[06/14 18:20:26     43s] ::MSV::addUpfPstState s1 -pst MV_gated -state {power_on power_on gnd power_off power_on power_on power_off}
[06/14 18:20:26     43s] ::MSV::addUpfPstState s2 -pst MV_gated -state {power_on power_on gnd power_on power_on power_off power_off}
[06/14 18:20:26     43s] IEEE1801_RUNTIME: commit_power_mode: cpu=0:00:00.01 real=0:00:00.00
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLORAOX2_RVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLORAOX1_RVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLANDX8_RVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLANDX4_RVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLANDX2_RVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLANDX1_RVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLANDAOX8_RVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLANDAOX4_RVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLANDAOX2_RVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLANDAOX1_RVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLORX8_RVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLORX4_RVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLORX2_RVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLORX1_RVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLORAOX8_RVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLORAOX4_RVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENCLX2_RVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENCLX1_RVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENCLSSX8_RVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENCLSSX4_RVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENCLSSX2_RVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENCLSSX1_RVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENX8_RVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENX4_RVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENX2_RVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENX1_RVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENSSX8_RVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENSSX4_RVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENSSX2_RVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENSSX1_RVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENCLX8_RVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENCLX4_RVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSUPENX8_RVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSUPENX4_RVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSUPENX2_RVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSUPENX1_RVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSUPENCLX8_RVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSUPENCLX4_RVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSUPENCLX2_RVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSUPENCLX1_RVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLORAOX2_HVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLORAOX1_HVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLANDX8_HVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLANDX4_HVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLANDX2_HVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLANDX1_HVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLANDAOX8_HVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLANDAOX4_HVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLANDAOX2_HVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLANDAOX1_HVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLORX8_HVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLORX4_HVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLORX2_HVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLORX1_HVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLORAOX8_HVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLORAOX4_HVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENCLX2_HVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENCLX1_HVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENCLSSX8_HVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENCLSSX4_HVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENCLSSX2_HVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENCLSSX1_HVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENX8_HVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENX4_HVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENX2_HVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENX1_HVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENSSX8_HVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENSSX4_HVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENSSX2_HVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENSSX1_HVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENCLX8_HVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENCLX4_HVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSUPENX8_HVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSUPENX4_HVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSUPENX2_HVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSUPENX1_HVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSUPENCLX8_HVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSUPENCLX4_HVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSUPENCLX2_HVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSUPENCLX1_HVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLORAOX2_LVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLORAOX1_LVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLANDX8_LVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLANDX4_LVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLANDX2_LVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLANDX1_LVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLANDAOX8_LVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLANDAOX4_LVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLANDAOX2_LVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLANDAOX1_LVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLORX8_LVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLORX4_LVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLORX2_LVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLORX1_LVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLORAOX8_LVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation ISOLORAOX4_LVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENCLX2_LVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENCLX1_LVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENCLSSX8_LVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENCLSSX4_LVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENCLSSX2_LVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENCLSSX1_LVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENX8_LVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENX4_LVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENX2_LVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENX1_LVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENSSX8_LVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENSSX4_LVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENSSX2_LVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENSSX1_LVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENCLX8_LVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSDNENCLX4_LVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSUPENX8_LVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSUPENX4_LVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSUPENX2_LVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSUPENX1_LVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSUPENCLX8_LVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSUPENCLX4_LVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSUPENCLX2_LVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -isolation LSUPENCLX1_LVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENCLX2_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENCLX1_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENCLSSX8_RVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENCLSSX4_RVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENCLSSX2_RVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENCLSSX1_RVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNSSX4_RVT -output_power VDDL -output_ground VSS -direction down -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNSSX2_RVT -output_power VDDL -output_ground VSS -direction down -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNSSX1_RVT -output_power VDDL -output_ground VSS -direction down -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENX8_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENX4_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENX2_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENX1_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENSSX8_RVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENSSX4_RVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENSSX2_RVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENSSX1_RVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENCLX8_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENCLX4_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPENX8_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPENX4_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPENX2_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPENX1_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPENCLX8_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPENCLX4_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPENCLX2_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPENCLX1_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNX8_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNX4_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNX2_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNX1_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNSSX8_RVT -output_power VDDL -output_ground VSS -direction down -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPX8_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPX4_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPX2_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPX1_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENCLX2_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENCLX1_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENCLSSX8_HVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENCLSSX4_HVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENCLSSX2_HVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENCLSSX1_HVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNSSX4_HVT -output_power VDDL -output_ground VSS -direction down -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNSSX2_HVT -output_power VDDL -output_ground VSS -direction down -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNSSX1_HVT -output_power VDDL -output_ground VSS -direction down -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENX8_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENX4_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENX2_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENX1_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENSSX8_HVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENSSX4_HVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENSSX2_HVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENSSX1_HVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENCLX8_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENCLX4_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPENX8_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPENX4_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPENX2_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPENX1_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPENCLX8_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPENCLX4_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPENCLX2_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPENCLX1_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNX8_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNX4_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNX2_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNX1_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNSSX8_HVT -output_power VDDL -output_ground VSS -direction down -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPX8_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPX4_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPX2_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPX1_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENCLX2_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENCLX1_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENCLSSX8_LVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENCLSSX4_LVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENCLSSX2_LVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENCLSSX1_LVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNSSX4_LVT -output_power VDDL -output_ground VSS -direction down -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNSSX2_LVT -output_power VDDL -output_ground VSS -direction down -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNSSX1_LVT -output_power VDDL -output_ground VSS -direction down -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENX8_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENX4_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENX2_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENX1_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENSSX8_LVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENSSX4_LVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENSSX2_LVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENSSX1_LVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENCLX8_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNENCLX4_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPENX8_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPENX4_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPENX2_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPENX1_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPENCLX8_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPENCLX4_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPENCLX2_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPENCLX1_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNX8_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNX4_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNX2_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNX1_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSDNSSX8_LVT -output_power VDDL -output_ground VSS -direction down -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPX8_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPX4_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPX2_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -level_shifter LSUPX1_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOT2X8_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOT2X4_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOT2X32_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOT2X2_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOT2X16_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEADX16_RVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEAD2X8_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEAD2X4_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEAD2X32_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEAD2X2_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEAD2X16_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOTX8_RVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOTX4_RVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOTX32_RVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOTX2_RVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOTX16_RVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEADX8_RVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEADX4_RVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEADX32_RVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEADX2_RVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOT2X8_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOT2X4_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOT2X32_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOT2X2_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOT2X16_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEADX16_HVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEAD2X8_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEAD2X4_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEAD2X32_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEAD2X2_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEAD2X16_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOTX8_HVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOTX4_HVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOTX32_HVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOTX2_HVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOTX16_HVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEADX8_HVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEADX4_HVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEADX32_HVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEADX2_HVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOT2X8_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOT2X4_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOT2X32_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOT2X2_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOT2X16_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEADX16_LVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEAD2X8_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEAD2X4_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEAD2X32_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEAD2X2_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEAD2X16_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOTX8_LVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOTX4_LVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOTX32_LVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOTX2_LVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch FOOTX16_LVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEADX8_LVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEADX4_LVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEADX32_LVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -power_switch HEADX2_LVT -always_on_pin  {SLEEP} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRASRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRASRQX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRASRQX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRASRNX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRASRNX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRARX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRARX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNARX2_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNARX1_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFARX2_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFARX1_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRASX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRASX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRASRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRASRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRARX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRARX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNX2_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNX1_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRASX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRASX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRASRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRASRNX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRARX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRARX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNARX2_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNARX1_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFARX2_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFARX1_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFX2_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFX1_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRSSRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRSSRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRARX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRARX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNX2_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNX1_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRASX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRASX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRASRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRASRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRASRQX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRASRQX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRASRNX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFX2_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFX1_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRSSRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRSSRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRASX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRASX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRASRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRASRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRASRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRASRQX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRASRQX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRASRNX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRASRNX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRARX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRARX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNARX2_HVT -cell_type RDFFNAR -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNARX1_HVT -cell_type RDFFNAR -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFARX2_HVT -cell_type RDFFAR -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFARX1_HVT -cell_type RDFFAR -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRASX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRASX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRASRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRASRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRARX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRARX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNX2_HVT -cell_type RDFFN -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNX1_HVT -cell_type RDFFN -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRASX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRASX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRASRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRASRNX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRARX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRARX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNARX2_HVT -cell_type RSDFFNAR -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNARX1_HVT -cell_type RSDFFNAR -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFARX2_HVT -cell_type RSDFFAR -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFARX1_HVT -cell_type RSDFFAR -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFX2_HVT -cell_type RDFF -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFX1_HVT -cell_type RDFF -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRSSRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRSSRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRARX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRARX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNX2_HVT -cell_type RSDFFN -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNX1_HVT -cell_type RSDFFN -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRASX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRASX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRASRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRASRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRASRQX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRASRQX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRASRNX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFX2_HVT -cell_type RSDFF -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFX1_HVT -cell_type RSDFF -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRSSRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRSSRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRASX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRASX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRASRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRASRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRASRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRASRQX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRASRQX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRASRNX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRASRNX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRARX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRARX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNARX2_LVT -cell_type RDFFNAR -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNARX1_LVT -cell_type RDFFNAR -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFARX2_LVT -cell_type RDFFAR -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFARX1_LVT -cell_type RDFFAR -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRASX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRASX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRASRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRASRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRARX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRARX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNX2_LVT -cell_type RDFFN -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNX1_LVT -cell_type RDFFN -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRASX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRASX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFNSRASRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRASRNX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRARX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRARX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNARX2_LVT -cell_type RSDFFNAR -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNARX1_LVT -cell_type RSDFFNAR -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFARX2_LVT -cell_type RSDFFAR -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFARX1_LVT -cell_type RSDFFAR -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFX2_LVT -cell_type RDFF -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFX1_LVT -cell_type RDFF -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRSSRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RDFFSRSSRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRARX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRARX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNX2_LVT -cell_type RSDFFN -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNX1_LVT -cell_type RSDFFN -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRASX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRASX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRASRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRASRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRASRQX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRASRQX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFNSRASRNX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFX2_LVT -cell_type RSDFF -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFX1_LVT -cell_type RSDFF -always_on_pin  {RETN} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRSSRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRSSRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRASX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRASX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRASRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -retention RSDFFSRASRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AODFFNARX2_RVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AODFFNARX1_RVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AODFFARX2_RVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AODFFARX1_RVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AOBUFX4_RVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AOBUFX2_RVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AOBUFX1_RVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AOINVX4_RVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AOINVX2_RVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AOINVX1_RVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AODFFNARX2_HVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AODFFNARX1_HVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AODFFARX2_HVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AODFFARX1_HVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AOBUFX4_HVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AOBUFX2_HVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AOBUFX1_HVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AOINVX4_HVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AOINVX2_HVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AOINVX1_HVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AODFFNARX2_LVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AODFFNARX1_LVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AODFFARX2_LVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AODFFARX1_LVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AOBUFX4_LVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AOBUFX2_LVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AOBUFX1_LVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AOINVX4_LVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AOINVX2_LVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] defineLowPowerCell -always_on AOINVX1_LVT -always_on_pin  {VDDG} -from_lib
[06/14 18:20:26     43s] ::MSV::setMsvPinConstraint iso_en
[06/14 18:20:26     43s] ::MSV::setUpfPinDupConstraint pd_moda { modA_inst/A2B} -applies_to both
[06/14 18:20:26     43s] ::MSV::setUpfPinDupConstraint pd_modc { modC_inst/C2B} -applies_to both
[06/14 18:20:26     43s] ::MSV::setUpfPinDupConstraint pd_modc { modC_inst/C2A} -applies_to both
[06/14 18:20:26     43s] ::MSV::setUpfPinDupConstraint pd_modd { modD_inst/D2B} -applies_to both
[06/14 18:20:26     43s] ::MSV::setUpfPinDupConstraint pd_modd { modD_inst/D2A} -applies_to both
[06/14 18:20:26     43s] ::MSV::setUpfPinDupConstraint pd_moda { modA_inst/A2C} -applies_to both
[06/14 18:20:26     43s] ::MSV::setUpfPinDupConstraint pd_modc { modC_inst/C2B}
[06/14 18:20:26     43s] ::MSV::setUpfPinDupConstraint pd_modd { modD_inst/D2B}
[06/14 18:20:26     43s] ::MSV::setUpfPinDupConstraint pd_moda { modA_inst/A2C}
[06/14 18:20:26     43s] ::MSV::setUpfPinDupConstraint pd_modb { modB_inst/B2C}
[06/14 18:20:26     43s] ::MSV::setUpfPinDupConstraint pd_modd { modD_inst/W}
[06/14 18:20:26     43s] ::MSV::setUpfPinDupConstraint pd_modc { modC_inst/X}
[06/14 18:20:26     43s] ::MSV::setUpfPinDupConstraint pd_modc { modC_inst/C2A}
[06/14 18:20:26     43s] ::MSV::setUpfPinDupConstraint pd_modd { modD_inst/D2A}
[06/14 18:20:26     43s] ::MSV::setUpfPinDupConstraint pd_moda { modA_inst/A2D}
[06/14 18:20:26     43s] ::MSV::setUpfPinDupConstraint pd_modb { modB_inst/B2D}
[06/14 18:20:26     43s] ::MSV::createSupplySet pd_moda_primary_ss_ -power VDDH_gated_moda -ground VSS
[06/14 18:20:26     43s] ::MSV::createSupplySet pd_modc_primary_ss_ -power VDDL_gated_modc -ground VSS
[06/14 18:20:26     43s] ::MSV::createSupplySet _ss_VDDL_VSS_ -power VDDL -ground VSS
[06/14 18:20:26     43s] ::MSV::createSupplySet pd_modb_primary_ss_ -power VDDH_gated_modb -ground VSS
[06/14 18:20:26     43s] ::MSV::createSupplySet pd_top_primary_ss_ -power VDDH -ground VSS
[06/14 18:20:26     43s] ::MSV::createSupplySet pd_modd_primary_ss_ -power VDDL_gated_modd -ground VSS
[06/14 18:20:26     43s] ::MSV::setPowerDomainPGNets pd_moda -power VDDH_gated_moda -ground VSS
[06/14 18:20:26     43s] ::MSV::setPowerDomainSupplySet pd_moda -primary pd_moda_primary_ss_
[06/14 18:20:26     43s] ::MSV::setPowerDomainPGNets pd_modb -power VDDH_gated_modb -ground VSS
[06/14 18:20:26     43s] ::MSV::setPowerDomainSupplySet pd_modb -primary pd_modb_primary_ss_
[06/14 18:20:26     43s] ::MSV::setPowerDomainPGNets pd_modc -power VDDL_gated_modc -ground VSS
[06/14 18:20:26     43s] ::MSV::setPowerDomainSupplySet pd_modc -primary pd_modc_primary_ss_
[06/14 18:20:26     43s] ::MSV::setPowerDomainPGNets pd_modd -power VDDL_gated_modd -ground VSS
[06/14 18:20:26     43s] ::MSV::setPowerDomainSupplySet pd_modd -primary pd_modd_primary_ss_
[06/14 18:20:26     43s] ::MSV::setPowerDomainPGNets pd_top -power VDDH -ground VSS
[06/14 18:20:26     43s] ::MSV::setPowerDomainSupplySet pd_top -primary pd_top_primary_ss_
[06/14 18:20:26     43s] ::MSV::setPowerDomainPGNets _internal_VDDL_VSS_ -power VDDL -ground VSS
[06/14 18:20:26     43s] ::MSV::setPowerDomainSupplySet _internal_VDDL_VSS_ -primary _ss_VDDL_VSS_
[06/14 18:20:26     43s] ::MSV::PD::setIsPdInternal _internal_VDDL_VSS_
[06/14 18:20:26     43s] IEEE1801_RUNTIME: define_low_power_cells: cpu=0:00:00.23 real=0:00:00.00
[06/14 18:20:26     43s] Current (total cpu=0:00:43.5, real=0:01:09, peak res=1026.5M, current mem=1019.4M)
[06/14 18:20:26     43s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1035.6M, current mem=1035.6M)
[06/14 18:20:26     43s] Current (total cpu=0:00:43.6, real=0:01:09, peak res=1035.6M, current mem=1035.6M)
[06/14 18:20:26     43s] Current (total cpu=0:00:43.7, real=0:01:09, peak res=1035.6M, current mem=1035.6M)
[06/14 18:20:26     43s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1035.9M, current mem=1035.9M)
[06/14 18:20:26     43s] Current (total cpu=0:00:43.8, real=0:01:09, peak res=1035.9M, current mem=1035.9M)
[06/14 18:20:26     43s] Current (total cpu=0:00:43.8, real=0:01:09, peak res=1035.9M, current mem=1035.9M)
[06/14 18:20:26     43s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1036.3M, current mem=1036.3M)
[06/14 18:20:26     43s] Current (total cpu=0:00:43.9, real=0:01:09, peak res=1036.3M, current mem=1036.3M)
[06/14 18:20:26     43s] Current (total cpu=0:00:44.0, real=0:01:09, peak res=1036.3M, current mem=1036.3M)
[06/14 18:20:26     44s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1036.6M, current mem=1036.6M)
[06/14 18:20:26     44s] Current (total cpu=0:00:44.0, real=0:01:09, peak res=1036.6M, current mem=1036.6M)
[06/14 18:20:26     44s] IEEE1801_RUNTIME: buildTimingGraph: cpu=0:00:00.71 real=0:00:00.00
[06/14 18:20:26     44s] Cell 'HEADX2_HVT' has been added to powerDomain pd_modc connection specification.
[06/14 18:20:26     44s] Cell 'HEADX2_HVT' has been added to powerDomain pd_modb connection specification.
[06/14 18:20:26     44s] Cell 'HEADX2_HVT' has been added to powerDomain pd_modd connection specification.
[06/14 18:20:26     44s] Cell 'HEADX2_HVT' has been added to powerDomain pd_moda connection specification.
[06/14 18:20:26     44s] ::MSV::modifyPowerDomainMember pd_top -cells ISOLANDAOX1_HVT -power {(VDDH_gated_moda:VDD->pd_moda) (VDDL_gated_modc:VDDG->pd_modc) } -ground {}
[06/14 18:20:26     44s] Cell 'ISOLANDAOX1_HVT' has been added to powerDomain pd_top connection specification.
[06/14 18:20:26     44s] ::MSV::modifyPowerDomainMember pd_top -cells ISOLORAOX1_HVT -power {(VDDL_gated_modc:VDD->pd_modc) (VDDH:VDDG) } -ground {}
[06/14 18:20:26     44s] Cell 'ISOLORAOX1_HVT' has been added to powerDomain pd_top connection specification.
[06/14 18:20:26     44s] ::MSV::modifyPowerDomainMember pd_top -cells ISOLORAOX1_HVT -power {(VDDL_gated_modc:VDD->pd_modc) (VDDH:VDDG) (VDDL_gated_modd:VDD->pd_modd) } -ground {}
[06/14 18:20:26     44s] Cell 'ISOLORAOX1_HVT' has been added to powerDomain pd_top connection specification.
[06/14 18:20:26     44s] ::MSV::modifyPowerDomainMember pd_top -cells LSUPX1_HVT -power {(VDDH:VDDL) (VDDH:VDDH) } -ground {}
[06/14 18:20:26     44s] Cell 'LSUPX1_HVT' has been added to powerDomain pd_top connection specification.
[06/14 18:20:26     44s] ::MSV::modifyPowerDomainMember pd_top -cells LSUPX1_HVT -power {(VDDH:VDDL) (VDDH:VDDH) (VDDL_gated_modc:VDDL->pd_modc) } -ground {}
[06/14 18:20:26     44s] Cell 'LSUPX1_HVT' has been added to powerDomain pd_top connection specification.
[06/14 18:20:26     44s] ::MSV::modifyPowerDomainMember pd_top -cells LSUPX1_HVT -power {(VDDH:VDDL) (VDDH:VDDH) (VDDL_gated_modc:VDDL->pd_modc) (VDDL_gated_modd:VDDL->pd_modd) } -ground {}
[06/14 18:20:26     44s] Cell 'LSUPX1_HVT' has been added to powerDomain pd_top connection specification.
[06/14 18:20:26     44s] IEEE1801_RUNTIME: GNC_connect_existing_iso_shifter: cpu=0:00:00.02 real=0:00:00.00
[06/14 18:20:26     44s] IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
[06/14 18:20:26     44s] IEEE1801_RUNTIME: replaceAlwaysOnAssignBuffer: cpu=0:00:00.00 real=0:00:00.00
[06/14 18:20:26     44s] COMMIT_1801: commit_power_switch pg_modc_ps 
[06/14 18:20:26     44s] pg_net VDDL_gated_modc is the primary pg_net of VDDL
[06/14 18:20:26     44s] ::MSV::modifyPowerDomainMember pd_modc -cells HEADX2_HVT -power { (VDDL_gated_modc:VDD) (VDDL:VDDG)}
[06/14 18:20:26     44s] Cell 'HEADX2_HVT' has been added to powerDomain pd_modc connection specification.
[06/14 18:20:26     44s] COMMIT_1801: commit_power_switch pg_modb_ps 
[06/14 18:20:26     44s] pg_net VDDH_gated_modb is the primary pg_net of VDDH
[06/14 18:20:26     44s] ::MSV::modifyPowerDomainMember pd_modb -cells HEADX2_HVT -power { (VDDH_gated_modb:VDD) (VDDH:VDDG)}
[06/14 18:20:26     44s] Cell 'HEADX2_HVT' has been added to powerDomain pd_modb connection specification.
[06/14 18:20:26     44s] COMMIT_1801: commit_power_switch pg_modd_ps 
[06/14 18:20:26     44s] pg_net VDDL_gated_modd is the primary pg_net of VDDL
[06/14 18:20:26     44s] ::MSV::modifyPowerDomainMember pd_modd -cells HEADX2_HVT -power { (VDDL_gated_modd:VDD) (VDDL:VDDG)}
[06/14 18:20:26     44s] Cell 'HEADX2_HVT' has been added to powerDomain pd_modd connection specification.
[06/14 18:20:26     44s] COMMIT_1801: commit_power_switch pg_moda_ps 
[06/14 18:20:26     44s] pg_net VDDH_gated_moda is the primary pg_net of VDDH
[06/14 18:20:26     44s] ::MSV::modifyPowerDomainMember pd_moda -cells HEADX2_HVT -power { (VDDH_gated_moda:VDD) (VDDH:VDDG)}
[06/14 18:20:26     44s] Cell 'HEADX2_HVT' has been added to powerDomain pd_moda connection specification.
[06/14 18:20:26     44s] IEEE1801_RUNTIME: commit_power_switch: cpu=0:00:00.02 real=0:00:00.00
[06/14 18:20:26     44s] IEEE1801_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
[06/14 18:20:26     44s] COMMIT_1801: commit_isolation iso_pg_moda_b {}
[06/14 18:20:27     44s] ::MSV::commitUpfIsoStrategy iso_pg_moda_b -domain pd_moda -lib_cells {ISOLANDAOX1_LVT ISOLANDAOX2_LVT ISOLANDAOX4_LVT ISOLANDAOX8_LVT ISOLANDX1_LVT ISOLANDX2_LVT ISOLANDX4_LVT ISOLANDX8_LVT ISOLANDAOX1_HVT ISOLANDAOX2_HVT ISOLANDAOX4_HVT ISOLANDAOX8_HVT ISOLANDX1_HVT ISOLANDX2_HVT ISOLANDX4_HVT ISOLANDX8_HVT ISOLANDAOX1_RVT ISOLANDAOX2_RVT ISOLANDAOX4_RVT ISOLANDAOX8_RVT ISOLANDX1_RVT ISOLANDX2_RVT ISOLANDX4_RVT ISOLANDX8_RVT LSUPENCLX1_LVT LSUPENCLX2_LVT LSUPENCLX4_LVT LSUPENCLX8_LVT LSDNENCLX4_LVT LSDNENCLX8_LVT LSDNENCLSSX1_LVT LSDNENCLSSX2_LVT LSDNENCLSSX4_LVT LSDNENCLSSX8_LVT LSDNENCLX1_LVT LSDNENCLX2_LVT LSUPENCLX1_HVT LSUPENCLX2_HVT LSUPENCLX4_HVT LSUPENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX8_HVT LSDNENCLSSX1_HVT LSDNENCLSSX2_HVT LSDNENCLSSX4_HVT LSDNENCLSSX8_HVT LSDNENCLX1_HVT LSDNENCLX2_HVT LSUPENCLX1_RVT LSUPENCLX2_RVT LSUPENCLX4_RVT LSUPENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX8_RVT LSDNENCLSSX1_RVT LSDNENCLSSX2_RVT LSDNENCLSSX4_RVT LSDNENCLSSX8_RVT LSDNENCLX1_RVT LSDNENCLX2_RVT} -isolation_signal iso_en -isolation_sense 1 -elements {modA_inst/A2B} -applies_to {both} -location {parent} -clamp_value {0} -isolation_power_net VDDH -isolation_ground_net VSS
[06/14 18:20:27     44s] INFO: isolation strategy iso_pg_moda_b: added 0 isolation insts
[06/14 18:20:27     44s] commit_isolation iso_pg_moda_b 
[06/14 18:20:27     44s] COMMIT_1801: commit_isolation iso_pg_modc_b {}
[06/14 18:20:27     44s] ::MSV::commitUpfIsoStrategy iso_pg_modc_b -domain pd_modc -lib_cells {ISOLORAOX4_LVT ISOLORAOX8_LVT ISOLORX1_LVT ISOLORX2_LVT ISOLORX4_LVT ISOLORX8_LVT ISOLORAOX1_LVT ISOLORAOX2_LVT ISOLORAOX4_HVT ISOLORAOX8_HVT ISOLORX1_HVT ISOLORX2_HVT ISOLORX4_HVT ISOLORX8_HVT ISOLORAOX1_HVT ISOLORAOX2_HVT ISOLORAOX4_RVT ISOLORAOX8_RVT ISOLORX1_RVT ISOLORX2_RVT ISOLORX4_RVT ISOLORX8_RVT ISOLORAOX1_RVT ISOLORAOX2_RVT LSUPENX1_LVT LSUPENX2_LVT LSUPENX4_LVT LSUPENX8_LVT LSDNENSSX1_LVT LSDNENSSX2_LVT LSDNENSSX4_LVT LSDNENSSX8_LVT LSDNENX1_LVT LSDNENX2_LVT LSDNENX4_LVT LSDNENX8_LVT LSUPENX1_HVT LSUPENX2_HVT LSUPENX4_HVT LSUPENX8_HVT LSDNENSSX1_HVT LSDNENSSX2_HVT LSDNENSSX4_HVT LSDNENSSX8_HVT LSDNENX1_HVT LSDNENX2_HVT LSDNENX4_HVT LSDNENX8_HVT LSUPENX1_RVT LSUPENX2_RVT LSUPENX4_RVT LSUPENX8_RVT LSDNENSSX1_RVT LSDNENSSX2_RVT LSDNENSSX4_RVT LSDNENSSX8_RVT LSDNENX1_RVT LSDNENX2_RVT LSDNENX4_RVT LSDNENX8_RVT} -isolation_signal iso_en -isolation_sense 1 -elements {modC_inst/C2B} -applies_to {both} -location {parent} -clamp_value {1} -isolation_power_net VDDL -isolation_ground_net VSS
[06/14 18:20:27     44s] INFO: isolation strategy iso_pg_modc_b: added 0 isolation insts
[06/14 18:20:27     44s] commit_isolation iso_pg_modc_b 
[06/14 18:20:27     44s] COMMIT_1801: commit_isolation iso_pg_modc_a {}
[06/14 18:20:27     44s] ::MSV::commitUpfIsoStrategy iso_pg_modc_a -domain pd_modc -lib_cells {ISOLORAOX4_LVT ISOLORAOX8_LVT ISOLORX1_LVT ISOLORX2_LVT ISOLORX4_LVT ISOLORX8_LVT ISOLORAOX1_LVT ISOLORAOX2_LVT ISOLORAOX4_HVT ISOLORAOX8_HVT ISOLORX1_HVT ISOLORX2_HVT ISOLORX4_HVT ISOLORX8_HVT ISOLORAOX1_HVT ISOLORAOX2_HVT ISOLORAOX4_RVT ISOLORAOX8_RVT ISOLORX1_RVT ISOLORX2_RVT ISOLORX4_RVT ISOLORX8_RVT ISOLORAOX1_RVT ISOLORAOX2_RVT LSUPENX1_LVT LSUPENX2_LVT LSUPENX4_LVT LSUPENX8_LVT LSDNENSSX1_LVT LSDNENSSX2_LVT LSDNENSSX4_LVT LSDNENSSX8_LVT LSDNENX1_LVT LSDNENX2_LVT LSDNENX4_LVT LSDNENX8_LVT LSUPENX1_HVT LSUPENX2_HVT LSUPENX4_HVT LSUPENX8_HVT LSDNENSSX1_HVT LSDNENSSX2_HVT LSDNENSSX4_HVT LSDNENSSX8_HVT LSDNENX1_HVT LSDNENX2_HVT LSDNENX4_HVT LSDNENX8_HVT LSUPENX1_RVT LSUPENX2_RVT LSUPENX4_RVT LSUPENX8_RVT LSDNENSSX1_RVT LSDNENSSX2_RVT LSDNENSSX4_RVT LSDNENSSX8_RVT LSDNENX1_RVT LSDNENX2_RVT LSDNENX4_RVT LSDNENX8_RVT} -isolation_signal iso_en -isolation_sense 1 -elements {modC_inst/C2A} -applies_to {both} -location {parent} -clamp_value {1} -isolation_power_net VDDL -isolation_ground_net VSS
[06/14 18:20:27     44s] INFO: isolation strategy iso_pg_modc_a: added 0 isolation insts
[06/14 18:20:27     44s] commit_isolation iso_pg_modc_a 
[06/14 18:20:27     44s] COMMIT_1801: commit_isolation iso_pg_modd_b {}
[06/14 18:20:27     44s] ::MSV::commitUpfIsoStrategy iso_pg_modd_b -domain pd_modd -lib_cells {ISOLORAOX4_LVT ISOLORAOX8_LVT ISOLORX1_LVT ISOLORX2_LVT ISOLORX4_LVT ISOLORX8_LVT ISOLORAOX1_LVT ISOLORAOX2_LVT ISOLORAOX4_HVT ISOLORAOX8_HVT ISOLORX1_HVT ISOLORX2_HVT ISOLORX4_HVT ISOLORX8_HVT ISOLORAOX1_HVT ISOLORAOX2_HVT ISOLORAOX4_RVT ISOLORAOX8_RVT ISOLORX1_RVT ISOLORX2_RVT ISOLORX4_RVT ISOLORX8_RVT ISOLORAOX1_RVT ISOLORAOX2_RVT LSUPENX1_LVT LSUPENX2_LVT LSUPENX4_LVT LSUPENX8_LVT LSDNENSSX1_LVT LSDNENSSX2_LVT LSDNENSSX4_LVT LSDNENSSX8_LVT LSDNENX1_LVT LSDNENX2_LVT LSDNENX4_LVT LSDNENX8_LVT LSUPENX1_HVT LSUPENX2_HVT LSUPENX4_HVT LSUPENX8_HVT LSDNENSSX1_HVT LSDNENSSX2_HVT LSDNENSSX4_HVT LSDNENSSX8_HVT LSDNENX1_HVT LSDNENX2_HVT LSDNENX4_HVT LSDNENX8_HVT LSUPENX1_RVT LSUPENX2_RVT LSUPENX4_RVT LSUPENX8_RVT LSDNENSSX1_RVT LSDNENSSX2_RVT LSDNENSSX4_RVT LSDNENSSX8_RVT LSDNENX1_RVT LSDNENX2_RVT LSDNENX4_RVT LSDNENX8_RVT} -isolation_signal iso_en -isolation_sense 1 -elements {modD_inst/D2B} -applies_to {both} -location {parent} -clamp_value {1} -isolation_power_net VDDL -isolation_ground_net VSS
[06/14 18:20:27     44s] INFO: isolation strategy iso_pg_modd_b: added 0 isolation insts
[06/14 18:20:27     44s] commit_isolation iso_pg_modd_b 
[06/14 18:20:27     44s] COMMIT_1801: commit_isolation iso_pg_modd_a {}
[06/14 18:20:27     44s] ::MSV::commitUpfIsoStrategy iso_pg_modd_a -domain pd_modd -lib_cells {ISOLORAOX4_LVT ISOLORAOX8_LVT ISOLORX1_LVT ISOLORX2_LVT ISOLORX4_LVT ISOLORX8_LVT ISOLORAOX1_LVT ISOLORAOX2_LVT ISOLORAOX4_HVT ISOLORAOX8_HVT ISOLORX1_HVT ISOLORX2_HVT ISOLORX4_HVT ISOLORX8_HVT ISOLORAOX1_HVT ISOLORAOX2_HVT ISOLORAOX4_RVT ISOLORAOX8_RVT ISOLORX1_RVT ISOLORX2_RVT ISOLORX4_RVT ISOLORX8_RVT ISOLORAOX1_RVT ISOLORAOX2_RVT LSUPENX1_LVT LSUPENX2_LVT LSUPENX4_LVT LSUPENX8_LVT LSDNENSSX1_LVT LSDNENSSX2_LVT LSDNENSSX4_LVT LSDNENSSX8_LVT LSDNENX1_LVT LSDNENX2_LVT LSDNENX4_LVT LSDNENX8_LVT LSUPENX1_HVT LSUPENX2_HVT LSUPENX4_HVT LSUPENX8_HVT LSDNENSSX1_HVT LSDNENSSX2_HVT LSDNENSSX4_HVT LSDNENSSX8_HVT LSDNENX1_HVT LSDNENX2_HVT LSDNENX4_HVT LSDNENX8_HVT LSUPENX1_RVT LSUPENX2_RVT LSUPENX4_RVT LSUPENX8_RVT LSDNENSSX1_RVT LSDNENSSX2_RVT LSDNENSSX4_RVT LSDNENSSX8_RVT LSDNENX1_RVT LSDNENX2_RVT LSDNENX4_RVT LSDNENX8_RVT} -isolation_signal iso_en -isolation_sense 1 -elements {modD_inst/D2A} -applies_to {both} -location {parent} -clamp_value {1} -isolation_power_net VDDL -isolation_ground_net VSS
[06/14 18:20:27     44s] INFO: isolation strategy iso_pg_modd_a: added 0 isolation insts
[06/14 18:20:27     44s] commit_isolation iso_pg_modd_a 
[06/14 18:20:27     44s] COMMIT_1801: commit_isolation iso_pg_moda_c {}
[06/14 18:20:27     44s] ::MSV::commitUpfIsoStrategy iso_pg_moda_c -domain pd_moda -lib_cells {ISOLANDAOX1_LVT ISOLANDAOX2_LVT ISOLANDAOX4_LVT ISOLANDAOX8_LVT ISOLANDX1_LVT ISOLANDX2_LVT ISOLANDX4_LVT ISOLANDX8_LVT ISOLANDAOX1_HVT ISOLANDAOX2_HVT ISOLANDAOX4_HVT ISOLANDAOX8_HVT ISOLANDX1_HVT ISOLANDX2_HVT ISOLANDX4_HVT ISOLANDX8_HVT ISOLANDAOX1_RVT ISOLANDAOX2_RVT ISOLANDAOX4_RVT ISOLANDAOX8_RVT ISOLANDX1_RVT ISOLANDX2_RVT ISOLANDX4_RVT ISOLANDX8_RVT LSUPENCLX1_LVT LSUPENCLX2_LVT LSUPENCLX4_LVT LSUPENCLX8_LVT LSDNENCLX4_LVT LSDNENCLX8_LVT LSDNENCLSSX1_LVT LSDNENCLSSX2_LVT LSDNENCLSSX4_LVT LSDNENCLSSX8_LVT LSDNENCLX1_LVT LSDNENCLX2_LVT LSUPENCLX1_HVT LSUPENCLX2_HVT LSUPENCLX4_HVT LSUPENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX8_HVT LSDNENCLSSX1_HVT LSDNENCLSSX2_HVT LSDNENCLSSX4_HVT LSDNENCLSSX8_HVT LSDNENCLX1_HVT LSDNENCLX2_HVT LSUPENCLX1_RVT LSUPENCLX2_RVT LSUPENCLX4_RVT LSUPENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX8_RVT LSDNENCLSSX1_RVT LSDNENCLSSX2_RVT LSDNENCLSSX4_RVT LSDNENCLSSX8_RVT LSDNENCLX1_RVT LSDNENCLX2_RVT} -isolation_signal iso_en -isolation_sense 1 -elements {modA_inst/A2C} -applies_to {both} -location {parent} -clamp_value {0} -isolation_power_net VDDH -isolation_ground_net VSS
[06/14 18:20:27     44s] INFO: isolation strategy iso_pg_moda_c: added 0 isolation insts
[06/14 18:20:27     44s] commit_isolation iso_pg_moda_c 
[06/14 18:20:27     44s] IEEE1801_RUNTIME: commit_isolation: cpu=0:00:00.09 real=0:00:01.00
[06/14 18:20:27     44s] COMMIT_1801: commit_level_shifter ls_modc2modb {}
[06/14 18:20:27     44s] ::MSV::commitUpfLsStrategy ls_modc2modb -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/C2B} -location {parent} -rule {low_to_high}
[06/14 18:20:27     44s] INFO: level_shifter strategy ls_modc2modb: added 1 level_shifter insts
[06/14 18:20:27     44s] commit_level_shifter ls_modc2modb 
[06/14 18:20:27     44s] COMMIT_1801: commit_level_shifter ls_modd2modb {}
[06/14 18:20:27     44s] ::MSV::commitUpfLsStrategy ls_modd2modb -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/D2B} -location {parent} -rule {low_to_high}
[06/14 18:20:27     44s] INFO: level_shifter strategy ls_modd2modb: added 1 level_shifter insts
[06/14 18:20:27     44s] commit_level_shifter ls_modd2modb 
[06/14 18:20:27     44s] COMMIT_1801: commit_level_shifter ls_moda2modc {}
[06/14 18:20:27     44s] ::MSV::commitUpfLsStrategy ls_moda2modc -domain pd_moda -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modA_inst/A2C} -location {parent} -rule {high_to_low}
[06/14 18:20:27     44s] INFO: level_shifter strategy ls_moda2modc: added 1 level_shifter insts
[06/14 18:20:27     44s] commit_level_shifter ls_moda2modc 
[06/14 18:20:27     44s] COMMIT_1801: commit_level_shifter ls_modb2modc {}
[06/14 18:20:27     44s] ::MSV::commitUpfLsStrategy ls_modb2modc -domain pd_modb -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modB_inst/B2C} -location {parent} -rule {high_to_low}
[06/14 18:20:27     44s] INFO: level_shifter strategy ls_modb2modc: added 1 level_shifter insts
[06/14 18:20:27     44s] commit_level_shifter ls_modb2modc 
[06/14 18:20:27     44s] COMMIT_1801: commit_level_shifter ls_modd2top {}
[06/14 18:20:27     44s] ::MSV::commitUpfLsStrategy ls_modd2top -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/W} -location {parent} -rule {low_to_high}
[06/14 18:20:27     44s] INFO: level_shifter strategy ls_modd2top: added 0 level_shifter insts
[06/14 18:20:27     44s] commit_level_shifter ls_modd2top 
[06/14 18:20:27     44s] COMMIT_1801: commit_level_shifter ls_modc2top {}
[06/14 18:20:27     44s] ::MSV::commitUpfLsStrategy ls_modc2top -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/X} -location {parent} -rule {low_to_high}
[06/14 18:20:27     44s] INFO: level_shifter strategy ls_modc2top: added 0 level_shifter insts
[06/14 18:20:27     44s] commit_level_shifter ls_modc2top 
[06/14 18:20:27     44s] COMMIT_1801: commit_level_shifter ls_modc2moda {}
[06/14 18:20:27     44s] ::MSV::commitUpfLsStrategy ls_modc2moda -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/C2A} -location {parent} -rule {low_to_high}
[06/14 18:20:27     44s] INFO: level_shifter strategy ls_modc2moda: added 1 level_shifter insts
[06/14 18:20:27     44s] commit_level_shifter ls_modc2moda 
[06/14 18:20:27     44s] COMMIT_1801: commit_level_shifter ls_modd2moda {}
[06/14 18:20:27     44s] ::MSV::commitUpfLsStrategy ls_modd2moda -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/D2A} -location {parent} -rule {low_to_high}
[06/14 18:20:27     44s] INFO: level_shifter strategy ls_modd2moda: added 1 level_shifter insts
[06/14 18:20:27     44s] commit_level_shifter ls_modd2moda 
[06/14 18:20:27     44s] COMMIT_1801: commit_level_shifter ls_moda2modd {}
[06/14 18:20:27     44s] ::MSV::commitUpfLsStrategy ls_moda2modd -domain pd_moda -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modA_inst/A2D} -location {parent} -rule {high_to_low}
[06/14 18:20:27     44s] INFO: level_shifter strategy ls_moda2modd: added 1 level_shifter insts
[06/14 18:20:27     44s] commit_level_shifter ls_moda2modd 
[06/14 18:20:27     44s] COMMIT_1801: commit_level_shifter ls_modb2modd {}
[06/14 18:20:27     44s] ::MSV::commitUpfLsStrategy ls_modb2modd -domain pd_modb -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modB_inst/B2D} -location {parent} -rule {high_to_low}
[06/14 18:20:27     44s] INFO: level_shifter strategy ls_modb2modd: added 1 level_shifter insts
[06/14 18:20:27     44s] commit_level_shifter ls_modb2modd 
[06/14 18:20:27     44s] IEEE1801_RUNTIME: commit_level_shifter: cpu=0:00:00.03 real=0:00:00.00
[06/14 18:20:27     44s] IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
[06/14 18:20:27     44s] IEEE1801_RUNTIME: initIsoLSNeededBetweenPowerDomains: cpu=0:00:00.00 real=0:00:00.00
[06/14 18:20:27     44s] Creating Cell Server ...(0, 1, 1, 1)
[06/14 18:20:27     44s] Summary for sequential cells identification: 
[06/14 18:20:27     44s]   Identified SBFF number: 126
[06/14 18:20:27     44s]   Identified MBFF number: 0
[06/14 18:20:27     44s]   Identified SB Latch number: 0
[06/14 18:20:27     44s]   Identified MB Latch number: 0
[06/14 18:20:27     44s]   Not identified SBFF number: 180
[06/14 18:20:27     44s]   Not identified MBFF number: 0
[06/14 18:20:27     44s]   Not identified SB Latch number: 0
[06/14 18:20:27     44s]   Not identified MB Latch number: 0
[06/14 18:20:27     44s]   Number of sequential cells which are not FFs: 78
[06/14 18:20:27     44s] Total number of combinational cells: 384
[06/14 18:20:27     44s] Total number of sequential cells: 204
[06/14 18:20:27     44s] Total number of tristate cells: 18
[06/14 18:20:27     44s] Total number of level shifter cells: 108
[06/14 18:20:27     44s] Total number of power gating cells: 0
[06/14 18:20:27     44s] Total number of isolation cells: 48
[06/14 18:20:27     44s] Total number of power switch cells: 60
[06/14 18:20:27     44s] Total number of pulse generator cells: 0
[06/14 18:20:27     44s] Total number of always on buffers: 30
[06/14 18:20:27     44s] Total number of retention cells: 180
[06/14 18:20:27     44s] List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
[06/14 18:20:27     44s] Total number of usable buffers: 5
[06/14 18:20:27     44s] List of unusable buffers:
[06/14 18:20:27     44s] Total number of unusable buffers: 0
[06/14 18:20:27     44s] List of usable inverters: IBUFFX2_LVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT IBUFFX2_HVT INVX8_RVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT
[06/14 18:20:27     44s] Total number of usable inverters: 36
[06/14 18:20:27     44s] List of unusable inverters:
[06/14 18:20:27     44s] Total number of unusable inverters: 0
[06/14 18:20:27     44s] List of identified usable delay cells: DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT
[06/14 18:20:27     44s] Total number of identified usable delay cells: 19
[06/14 18:20:27     44s] List of identified unusable delay cells:
[06/14 18:20:27     44s] Total number of identified unusable delay cells: 0
[06/14 18:20:27     44s] Creating Cell Server, finished. 
[06/14 18:20:27     44s] 
[06/14 18:20:27     44s] Deleting Cell Server ...
[06/14 18:20:27     44s] check Iso/LS needed between power domains
[06/14 18:20:27     44s] finished checking Iso/LS needed between power domains
[06/14 18:20:27     44s] finished commitUpf -verbose
[06/14 18:20:27     44s] <CMD> floorPlan -s 100 100 10 10 10 10 -flip s -coreMarginsBy io
[06/14 18:20:27     44s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 10.032000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/14 18:20:27     44s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 10.032000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/14 18:20:27     44s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 10.032000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/14 18:20:27     44s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 10.032000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/14 18:20:27     44s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/14 18:20:27     44s] Type 'man IMPFP-3961' for more detail.
[06/14 18:20:27     44s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/14 18:20:27     44s] Type 'man IMPFP-3961' for more detail.
[06/14 18:20:27     44s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/14 18:20:27     44s] Type 'man IMPFP-3961' for more detail.
[06/14 18:20:27     44s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/14 18:20:27     44s] Type 'man IMPFP-3961' for more detail.
[06/14 18:20:27     44s] Horizontal Layer M1 offset = 0 (derived)
[06/14 18:20:27     44s] Vertical Layer M2 offset = 0 (derived)
[06/14 18:20:27     44s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[06/14 18:20:27     44s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[06/14 18:20:27     44s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[06/14 18:20:27     44s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[06/14 18:20:27     44s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[06/14 18:20:27     44s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[06/14 18:20:27     44s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[06/14 18:20:27     44s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/14 18:20:27     44s] <CMD> setPinAssignMode -pinEditInBatch true
[06/14 18:20:27     44s] <CMD> get_message -id GLOBAL-100 -suppress
[06/14 18:20:27     44s] <CMD> get_message -id GLOBAL-100 -suppress
[06/14 18:20:27     44s] <CMD> editPin -edge 0 -pin {A B C D E upf_clk} -layer M6 -spreadDirection counterclockwise -spreadType START -offsetStart 25 -spacing 10 -unit MICRON -fixedPin 1
[06/14 18:20:30     48s] Successfully spread [6] pins.
[06/14 18:20:30     48s] editPin : finished (cpu = 0:00:03.9 real = 0:00:03.0, mem = 1326.7M).
[06/14 18:20:30     48s] <CMD> get_message -id GLOBAL-100 -suppress
[06/14 18:20:30     48s] <CMD> get_message -id GLOBAL-100 -suppress
[06/14 18:20:30     48s] <CMD> editPin -edge 2 -pin {P Q R S T W X Y Z sleep_moda sleep_modb sleep_modc sleep_modd iso_en} -layer M6 -spreadDirection counterclockwise -spreadType START -offsetStart 20 -spacing 8 -unit MICRON -fixedPin 1
[06/14 18:20:30     48s] Successfully spread [14] pins.
[06/14 18:20:30     48s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1326.7M).
[06/14 18:20:30     48s] <CMD> setPinAssignMode -pinEditInBatch false
[06/14 18:20:30     48s] <CMD> modifyPowerDomainAttr pd_moda -box 30 30 50 50 -minGaps {5 5 5 5}
[06/14 18:20:30     48s] Power Domain 'pd_moda'.
[06/14 18:20:30     48s] 	  Boundary = 29.9440 30.0960 49.9440 50.0960
[06/14 18:20:30     48s] 	   minGaps = T:5.0000 B:5.0000 L:5.0000 R:5.0000
[06/14 18:20:30     48s] 	   rsExts  = T:0.0000 B:0.0000 L:0.0000 R:0.0000
[06/14 18:20:30     48s] 	   core2Side = T:0.0000 B:0.0000 L:0.0000 R:0.0000
[06/14 18:20:30     48s] 	   rowSpaceType = 2
[06/14 18:20:30     48s] 	   rowSpacing = 0.0000
[06/14 18:20:30     48s] 	   rowFlip = first
[06/14 18:20:30     48s] 	   site = unit
[06/14 18:20:30     48s] <CMD> modifyPowerDomainAttr pd_modb -box 30 70 50 90 -minGaps {5 5 5 5}
[06/14 18:20:30     48s] Power Domain 'pd_modb'.
[06/14 18:20:30     48s] 	  Boundary = 29.9440 70.2240 49.9440 90.2240
[06/14 18:20:30     48s] 	   minGaps = T:5.0000 B:5.0000 L:5.0000 R:5.0000
[06/14 18:20:30     48s] 	   rsExts  = T:0.0000 B:0.0000 L:0.0000 R:0.0000
[06/14 18:20:30     48s] 	   core2Side = T:0.0000 B:0.0000 L:0.0000 R:0.0000
[06/14 18:20:30     48s] 	   rowSpaceType = 2
[06/14 18:20:30     48s] 	   rowSpacing = 0.0000
[06/14 18:20:30     48s] 	   rowFlip = first
[06/14 18:20:30     48s] 	   site = unit
[06/14 18:20:30     48s] <CMD> modifyPowerDomainAttr pd_modc -box 70 70 90 90 -minGaps {5 5 5 5}
[06/14 18:20:30     48s] Power Domain 'pd_modc'.
[06/14 18:20:30     48s] 	  Boundary = 70.0720 70.2240 90.0720 90.2240
[06/14 18:20:30     48s] 	   minGaps = T:5.0000 B:5.0000 L:5.0000 R:5.0000
[06/14 18:20:30     48s] 	   rsExts  = T:0.0000 B:0.0000 L:0.0000 R:0.0000
[06/14 18:20:30     48s] 	   core2Side = T:0.0000 B:0.0000 L:0.0000 R:0.0000
[06/14 18:20:30     48s] 	   rowSpaceType = 2
[06/14 18:20:30     48s] 	   rowSpacing = 0.0000
[06/14 18:20:30     48s] 	   rowFlip = first
[06/14 18:20:30     48s] 	   site = unit
[06/14 18:20:30     48s] <CMD> modifyPowerDomainAttr pd_modd -box 70 30 90 50 -minGaps {5 5 5 5}
[06/14 18:20:30     48s] Power Domain 'pd_modd'.
[06/14 18:20:30     48s] 	  Boundary = 70.0720 30.0960 90.0720 50.0960
[06/14 18:20:30     48s] 	   minGaps = T:5.0000 B:5.0000 L:5.0000 R:5.0000
[06/14 18:20:30     48s] 	   rsExts  = T:0.0000 B:0.0000 L:0.0000 R:0.0000
[06/14 18:20:30     48s] 	   core2Side = T:0.0000 B:0.0000 L:0.0000 R:0.0000
[06/14 18:20:30     48s] 	   rowSpaceType = 2
[06/14 18:20:30     48s] 	   rowSpacing = 0.0000
[06/14 18:20:30     48s] 	   rowFlip = first
[06/14 18:20:30     48s] 	   site = unit
[06/14 18:20:30     48s] <CMD> planDesign
[06/14 18:20:30     48s] #% Begin planDesign (date=06/14 18:20:30, mem=1152.6M)
[06/14 18:20:30     48s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1319.1M
[06/14 18:20:30     48s] Deleted 0 physical inst  (cell - / prefix -).
[06/14 18:20:30     48s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1319.1M
[06/14 18:20:30     48s] ***** New seed flow = 1. *****  
[06/14 18:20:30     48s] Ignore PD Guides: numIgnoredGuide = 5 
[06/14 18:20:30     48s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:20:30     48s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:20:30     48s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:20:30     48s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:20:30     48s] INFO: #ExclusiveGroups=0
[06/14 18:20:30     48s] INFO: There are no Exclusive Groups.
[06/14 18:20:30     48s] Extracting standard cell pins and blockage ...... 
[06/14 18:20:30     48s] Pin and blockage extraction finished
[06/14 18:20:30     48s] Extracting macro/IO cell pins and blockage ...... 
[06/14 18:20:30     48s] Pin and blockage extraction finished
[06/14 18:20:30     48s] *** Starting "NanoPlace(TM) placement v#2 (mem=1319.9M)" ...
[06/14 18:20:30     48s] Creating Cell Server ...(0, 0, 0, 0)
[06/14 18:20:30     48s] Summary for sequential cells identification: 
[06/14 18:20:30     48s]   Identified SBFF number: 126
[06/14 18:20:30     48s]   Identified MBFF number: 0
[06/14 18:20:30     48s]   Identified SB Latch number: 0
[06/14 18:20:30     48s]   Identified MB Latch number: 0
[06/14 18:20:30     48s]   Not identified SBFF number: 180
[06/14 18:20:30     48s]   Not identified MBFF number: 0
[06/14 18:20:30     48s]   Not identified SB Latch number: 0
[06/14 18:20:30     48s]   Not identified MB Latch number: 0
[06/14 18:20:30     48s]   Number of sequential cells which are not FFs: 78
[06/14 18:20:30     48s]  Visiting view : test_worst_scenario
[06/14 18:20:30     48s]    : PowerDomain = pd_moda : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:20:30     48s]    : PowerDomain = pd_moda : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:20:30     48s]    : PowerDomain = pd_modb : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:20:30     48s]    : PowerDomain = pd_modb : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:20:30     48s]    : PowerDomain = pd_modc : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:20:30     48s]    : PowerDomain = pd_modc : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:20:30     48s]    : PowerDomain = pd_modd : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:20:30     48s]    : PowerDomain = pd_modd : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:20:30     48s]    : PowerDomain = pd_top : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:20:30     48s]    : PowerDomain = pd_top : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:20:30     48s]  Visiting view : func_worst_scenario
[06/14 18:20:30     48s]    : PowerDomain = pd_moda : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:20:30     48s]    : PowerDomain = pd_moda : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:20:30     48s]    : PowerDomain = pd_modb : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:20:30     48s]    : PowerDomain = pd_modb : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:20:30     48s]    : PowerDomain = pd_modc : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:20:30     48s]    : PowerDomain = pd_modc : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:20:30     48s]    : PowerDomain = pd_modd : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:20:30     48s]    : PowerDomain = pd_modd : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:20:30     48s]    : PowerDomain = pd_top : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:20:30     48s]    : PowerDomain = pd_top : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:20:30     48s]  Visiting view : test_best_scenario
[06/14 18:20:30     48s]    : PowerDomain = pd_moda : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:20:30     48s]    : PowerDomain = pd_moda : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:20:30     48s]    : PowerDomain = pd_modb : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:20:30     48s]    : PowerDomain = pd_modb : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:20:30     48s]    : PowerDomain = pd_modc : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:20:30     48s]    : PowerDomain = pd_modc : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:20:30     48s]    : PowerDomain = pd_modd : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:20:30     48s]    : PowerDomain = pd_modd : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:20:30     48s]    : PowerDomain = pd_top : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:20:30     48s]    : PowerDomain = pd_top : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:20:30     48s]  Visiting view : func_best_scenario
[06/14 18:20:30     48s]    : PowerDomain = pd_moda : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:20:30     48s]    : PowerDomain = pd_moda : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:20:30     48s]    : PowerDomain = pd_modb : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:20:30     48s]    : PowerDomain = pd_modb : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:20:30     48s]    : PowerDomain = pd_modc : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:20:30     48s]    : PowerDomain = pd_modc : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:20:30     48s]    : PowerDomain = pd_modd : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:20:30     48s]    : PowerDomain = pd_modd : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:20:30     48s]    : PowerDomain = pd_top : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:20:30     48s]    : PowerDomain = pd_top : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:20:30     48s]  Setting StdDelay to 18.40
[06/14 18:20:30     48s] Creating Cell Server, finished. 
[06/14 18:20:30     48s] 
[06/14 18:20:30     48s] Wait...
[06/14 18:20:32     50s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:02.4 mem=1408.4M) ***
[06/14 18:20:35     53s] *** Build Virtual Sizing Timing Model
[06/14 18:20:35     53s] (cpu=0:00:05.2 mem=1420.2M) ***
[06/14 18:20:35     53s] No user-set net weight.
[06/14 18:20:35     53s] Net fanout histogram:
[06/14 18:20:35     53s] 2		: 104 (61.2%) nets
[06/14 18:20:35     53s] 3		: 40 (23.5%) nets
[06/14 18:20:35     53s] 4     -	14	: 23 (13.5%) nets
[06/14 18:20:35     53s] 15    -	39	: 3 (1.8%) nets
[06/14 18:20:35     53s] 40    -	79	: 0 (0.0%) nets
[06/14 18:20:35     53s] 80    -	159	: 0 (0.0%) nets
[06/14 18:20:35     53s] 160   -	319	: 0 (0.0%) nets
[06/14 18:20:35     53s] 320   -	639	: 0 (0.0%) nets
[06/14 18:20:35     53s] 640   -	1279	: 0 (0.0%) nets
[06/14 18:20:35     53s] 1280  -	2559	: 0 (0.0%) nets
[06/14 18:20:35     53s] 2560  -	5119	: 0 (0.0%) nets
[06/14 18:20:35     53s] 5120+		: 0 (0.0%) nets
[06/14 18:20:35     53s] no activity file in design. spp won't run.
[06/14 18:20:35     53s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[06/14 18:20:35     53s] z: 2, totalTracks: 1
[06/14 18:20:35     53s] z: 4, totalTracks: 1
[06/14 18:20:35     53s] z: 6, totalTracks: 1
[06/14 18:20:35     53s] z: 8, totalTracks: 1
[06/14 18:20:36     54s] #spOpts: N=32 
[06/14 18:20:36     54s] #std cell=162 (0 fixed + 162 movable) #buf cell=6 #inv cell=43 #block=0 (0 floating + 0 preplaced)
[06/14 18:20:36     54s] #ioInst=0 #net=170 #term=508 #term/net=2.99, #fixedIo=0, #floatIo=0, #fixedPin=20, #floatPin=0
[06/14 18:20:36     54s] stdCell: 148 single + 14 double + 0 multi
[06/14 18:20:36     54s] Total standard cell length = 0.3599 (mm), area = 0.0007 (mm^2)
[06/14 18:20:36     54s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1441.0M
[06/14 18:20:36     54s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1441.0M
[06/14 18:20:36     54s] **WARN: (IMPSP-362):	Site 'unit' has one std.Cell height, so ignoring its X-symmetry.
[06/14 18:20:36     54s] Type 'man IMPSP-362' for more detail.
[06/14 18:20:36     54s] Core basic site is unit
[06/14 18:20:36     54s] Use non-trimmed site array because memory saving is not enough.
[06/14 18:20:36     54s] SiteArray: non-trimmed site array dimensions = 59 x 658
[06/14 18:20:36     54s] SiteArray: use 184,320 bytes
[06/14 18:20:36     54s] SiteArray: current memory after site array memory allocation 1442.3M
[06/14 18:20:36     54s] SiteArray: FP blocked sites are writable
[06/14 18:20:36     54s] Estimated cell power/ground rail width = 0.209 um
[06/14 18:20:36     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 18:20:36     54s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1442.3M
[06/14 18:20:36     54s] Process 0 wires and vias for routing blockage and capacity analysis
[06/14 18:20:36     54s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1442.3M
[06/14 18:20:36     54s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.120, REAL:0.124, MEM:1442.3M
[06/14 18:20:36     54s] 
[06/14 18:20:36     54s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.128, MEM:1442.3M
[06/14 18:20:36     54s] OPERPROF: Starting pre-place ADS at level 1, MEM:1442.3M
[06/14 18:20:36     54s] 
[06/14 18:20:36     54s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1442.3M
[06/14 18:20:36     54s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1442.3M
[06/14 18:20:36     54s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1442.3M
[06/14 18:20:36     54s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1442.3M
[06/14 18:20:36     54s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1442.3M
[06/14 18:20:36     54s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1442.3M
[06/14 18:20:36     54s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1442.3M
[06/14 18:20:36     54s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1442.3M
[06/14 18:20:36     54s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1442.3M
[06/14 18:20:36     54s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1442.3M
[06/14 18:20:36     54s] 
[06/14 18:20:36     54s] ADSU 0.086 -> 0.088. GS 13.376
[06/14 18:20:36     54s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.004, MEM:1442.3M
[06/14 18:20:36     54s] 
[06/14 18:20:36     54s] Average module density = 0.088.
[06/14 18:20:36     54s] Density for module 'pd_modd' = 0.276.
[06/14 18:20:36     54s]        = stdcell_area 398 sites (101 um^2) / alloc_area 1441 sites (366 um^2).
[06/14 18:20:36     54s] Density for module 'pd_modc' = 0.266.
[06/14 18:20:36     54s]        = stdcell_area 384 sites (98 um^2) / alloc_area 1441 sites (366 um^2).
[06/14 18:20:36     54s] Density for module 'pd_modb' = 0.262.
[06/14 18:20:36     54s]        = stdcell_area 378 sites (96 um^2) / alloc_area 1441 sites (366 um^2).
[06/14 18:20:36     54s] Density for module 'pd_moda' = 0.269.
[06/14 18:20:36     54s]        = stdcell_area 388 sites (99 um^2) / alloc_area 1441 sites (366 um^2).
[06/14 18:20:36     54s]        = stdcell_area 1016 sites (258 um^2) / alloc_area 23518 sites (5977 um^2).
[06/14 18:20:36     54s] Density for the design = 0.088.
[06/14 18:20:36     54s]        = stdcell_area 2564 sites (652 um^2) / alloc_area 29282 sites (7442 um^2).
[06/14 18:20:36     54s] Pin Density = 0.01309.
[06/14 18:20:36     54s]             = total # of pins 508 / total area 38822.
[06/14 18:20:36     54s] OPERPROF: Starting spMPad at level 1, MEM:1442.3M
[06/14 18:20:36     54s] OPERPROF:   Starting spContextMPad at level 2, MEM:1442.3M
[06/14 18:20:36     54s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1442.3M
[06/14 18:20:36     54s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1442.3M
[06/14 18:20:36     54s] 
[06/14 18:20:36     54s] 
[06/14 18:20:36     54s] Initial padding reaches pin density 0.339 for pd_modd
[06/14 18:20:36     54s] InitPadU 0.276 -> 0.349 for pd_modd
[06/14 18:20:36     54s] Initial padding reaches pin density 0.338 for pd_modc
[06/14 18:20:36     54s] InitPadU 0.266 -> 0.336 for pd_modc
[06/14 18:20:36     54s] Initial padding reaches pin density 0.339 for pd_modb
[06/14 18:20:36     54s] InitPadU 0.262 -> 0.325 for pd_modb
[06/14 18:20:36     54s] Initial padding reaches pin density 0.339 for pd_moda
[06/14 18:20:36     54s] InitPadU 0.269 -> 0.314 for pd_moda
[06/14 18:20:36     54s] Initial padding reaches pin density 0.341 for top
[06/14 18:20:36     54s] InitPadU 0.043 -> 0.049 for top
[06/14 18:20:36     54s] Fence Initialization: numPrefixFence = 4,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
[06/14 18:20:36     54s] 
[06/14 18:20:36     54s] === lastAutoLevel = 7 
[06/14 18:20:36     54s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1443.8M
[06/14 18:20:36     54s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1443.8M
[06/14 18:20:36     54s] OPERPROF: Starting spInitNetWt at level 1, MEM:1443.8M
[06/14 18:20:36     54s] 0 delay mode for cte enabled initNetWt.
[06/14 18:20:36     54s] no activity file in design. spp won't run.
[06/14 18:20:36     54s] [spp] 0
[06/14 18:20:36     54s] [adp] 0:1:1:3
[06/14 18:20:36     54s] 0 delay mode for cte disabled initNetWt.
[06/14 18:20:36     54s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.010, REAL:0.010, MEM:1443.8M
[06/14 18:20:36     54s] OPERPROF: Starting npMain at level 1, MEM:1443.8M
[06/14 18:20:37     54s] Iteration  1: Total net bbox = 3.453e+03 (2.41e+03 1.04e+03)
[06/14 18:20:37     54s]               Est.  stn bbox = 3.809e+03 (2.66e+03 1.15e+03)
[06/14 18:20:37     54s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.7M
[06/14 18:20:37     54s] OPERPROF: Finished npMain at level 1, CPU:0.020, REAL:1.025, MEM:1444.3M
[06/14 18:20:37     54s] User specified -module_cluster_mode =  0 
[06/14 18:20:37     54s] OPERPROF: Starting npMain at level 1, MEM:1444.3M
[06/14 18:20:37     54s] Iteration  2: Total net bbox = 3.453e+03 (2.41e+03 1.04e+03)
[06/14 18:20:37     54s]               Est.  stn bbox = 3.809e+03 (2.66e+03 1.15e+03)
[06/14 18:20:37     54s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1444.3M
[06/14 18:20:37     54s] Iteration  3: Total net bbox = 3.661e+03 (2.27e+03 1.39e+03)
[06/14 18:20:37     54s]               Est.  stn bbox = 4.052e+03 (2.52e+03 1.54e+03)
[06/14 18:20:37     54s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.0M
[06/14 18:20:37     54s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.022, MEM:1444.6M
[06/14 18:20:37     54s] OPERPROF: Starting npMain at level 1, MEM:1444.6M
[06/14 18:20:37     54s] Iteration  4: Total net bbox = 3.601e+03 (2.26e+03 1.34e+03)
[06/14 18:20:37     54s]               Est.  stn bbox = 3.992e+03 (2.51e+03 1.48e+03)
[06/14 18:20:37     54s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.3M
[06/14 18:20:37     54s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.023, MEM:1444.9M
[06/14 18:20:37     54s] OPERPROF: Starting npMain at level 1, MEM:1444.9M
[06/14 18:20:37     54s] exp_mt_sequential is set from setPlaceMode option to 1
[06/14 18:20:37     54s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[06/14 18:20:37     54s] place_exp_mt_interval set to default 32
[06/14 18:20:37     54s] place_exp_mt_interval_bias (first half) set to default 0.750000
[06/14 18:20:37     54s] Iteration  5: Total net bbox = 3.317e+03 (2.23e+03 1.09e+03)
[06/14 18:20:37     54s]               Est.  stn bbox = 3.745e+03 (2.50e+03 1.25e+03)
[06/14 18:20:37     54s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.4M
[06/14 18:20:37     54s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.049, MEM:1445.1M
[06/14 18:20:37     54s]  RelinkConst: Total constraint = 4, Relinked 0 constraints . 
[06/14 18:20:37     54s] User specified -fenceSpacing =  -1.0000 
[06/14 18:20:37     54s] User specified fence spacing: -1.0000 um
[06/14 18:20:37     54s] *** The nonConstraint instance area ratio is 0.017907 
[06/14 18:20:37     54s] *** The prefixed-fenceArea/coreBoxArea is 0.110963, The auto-ConstraintArea/coreBoxArea is 0.000000 
[06/14 18:20:37     54s] Start Auto fence creation, hasNoConInst = 1  .
[06/14 18:20:37     54s] 
[06/14 18:20:37     54s] ================== Start Auto-Fence Creation ==================
[06/14 18:20:37     54s] User define fence spacing: -1.0000 um
[06/14 18:20:37     54s] Number of Movable Guide      : 0
[06/14 18:20:37     54s] Number of Movable Region     : 0
[06/14 18:20:37     54s] Number of Movable Fence      : 0
[06/14 18:20:37     54s] Number of Movable Soft Guide : 0
[06/14 18:20:37     54s] Total Movable Objects        : 0 (non-group: 0, group: 0)
[06/14 18:20:37     54s] Total Prefixed Objects       : 4
[06/14 18:20:37     54s] Total Partition Cut Objects  : 0
[06/14 18:20:37     54s] 
[06/14 18:20:37     54s] 
[06/14 18:20:37     54s] 
[06/14 18:20:37     54s] Number of Nested Objects    : 0
[06/14 18:20:37     54s] Number of Non-Nested Objects: 0
[06/14 18:20:37     54s] Number of Nested Sets       : 0
[06/14 18:20:37     54s] Number of Master&Clone Pairs: 0
[06/14 18:20:37     54s] 
[06/14 18:20:37     54s] Fence Spacing: 2.0000 um
[06/14 18:20:37     54s] Snap Spacing: X(0.1520 um), Y(1.6720 um)
[06/14 18:20:37     54s] Fence2Core Spaceing: 0.0000 um
[06/14 18:20:37     54s] 
[06/14 18:20:37     54s] ==== Design Information ====
[06/14 18:20:37     54s] Core site: (10032, 10032) - (110048, 110048)
[06/14 18:20:37     54s] Design Whitespace% : 100.00%
[06/14 18:20:37     54s] Maximum Logical Level: 0
[06/14 18:20:37     54s] Has Non-constraint Instance: 1
[06/14 18:20:37     54s] Allow Disjoint Whitespace: 0
[06/14 18:20:37     54s] 
[06/14 18:20:37     54s] ==To Place Non-Nested Objects==
[06/14 18:20:37     54s] Targets: 
[06/14 18:20:37     54s] Number of Total Targets: 0
[06/14 18:20:37     54s] 
[06/14 18:20:37     54s] ================== Finished Auto-Fence Creation ===============
[06/14 18:20:37     54s] *** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 1445.1M, mem_delta = 0.0M) ***
[06/14 18:20:37     54s] End Auto fence creation 1.
[06/14 18:20:37     54s] Iteration  6: Total net bbox = 3.379e+03 (2.26e+03 1.12e+03)
[06/14 18:20:37     54s]               Est.  stn bbox = 3.806e+03 (2.53e+03 1.27e+03)
[06/14 18:20:37     54s]               cpu = 0:00:00.1 real = 468553:20:37 mem = 1445.1M
[06/14 18:20:37     54s] *** cost = 3.379e+03 (2.26e+03 1.12e+03) (cpu for global=0:00:00.1) real=468553:20:37***
[06/14 18:20:37     54s] net ignore based on current view = 0
[06/14 18:20:37     54s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1445.1M
[06/14 18:20:37     54s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1444.9M
[06/14 18:20:37     54s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[06/14 18:20:37     54s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
[06/14 18:20:37     54s] *** Free Virtual Timing Model ...(mem=1338.8M)
[06/14 18:20:37     54s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:20:37     54s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:20:37     54s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:20:37     54s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:20:37     54s] checkFence: found no fence violation.
[06/14 18:20:37     54s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/14 18:20:37     54s] Checking routing tracks.....
[06/14 18:20:37     54s] Checking other grids.....
[06/14 18:20:37     54s] Checking FINFET Grid is on Manufacture Grid.....
[06/14 18:20:37     54s] Checking core/die box is on Grid.....
[06/14 18:20:37     54s] Checking snap rule ......
[06/14 18:20:37     54s] Checking Row is on grid......
[06/14 18:20:37     54s] Checking AreaIO row.....
[06/14 18:20:37     54s] Checking row out of die ...
[06/14 18:20:37     54s] Checking routing blockage.....
[06/14 18:20:37     54s] Checking components.....
[06/14 18:20:37     54s] Checking IO Pads out of die...
[06/14 18:20:37     54s] Checking constraints (guide/region/fence).....
[06/14 18:20:37     54s] **WARN: (IMPFP-7400):	Module modD_insts vertexes (70.0720000000 , 50.0960000000) (90.0720000000 , 50.0960000000) (90.0720000000 , 30.0960000000)  are NOT on InstanceGrid. Please use command fpiGetSnapRule to check current Grid settings. And use command fpiSetSnapRule to change which grid to snap to. Use command setPreference SnapAllCorners 1(0) control if all vertexes need snap to grid.
[06/14 18:20:37     54s] **WARN: (IMPFP-7400):	Module modC_insts vertexes (70.0720000000 , 90.2240000000) (90.0720000000 , 90.2240000000) (90.0720000000 , 70.2240000000)  are NOT on InstanceGrid. Please use command fpiGetSnapRule to check current Grid settings. And use command fpiSetSnapRule to change which grid to snap to. Use command setPreference SnapAllCorners 1(0) control if all vertexes need snap to grid.
[06/14 18:20:37     54s] **WARN: (IMPFP-7400):	Module modB_insts vertexes (29.9440000000 , 90.2240000000) (49.9440000000 , 90.2240000000) (49.9440000000 , 70.2240000000)  are NOT on InstanceGrid. Please use command fpiGetSnapRule to check current Grid settings. And use command fpiSetSnapRule to change which grid to snap to. Use command setPreference SnapAllCorners 1(0) control if all vertexes need snap to grid.
[06/14 18:20:37     54s] **WARN: (IMPFP-7400):	Module modA_insts vertexes (29.9440000000 , 50.0960000000) (49.9440000000 , 50.0960000000) (49.9440000000 , 30.0960000000)  are NOT on InstanceGrid. Please use command fpiGetSnapRule to check current Grid settings. And use command fpiSetSnapRule to change which grid to snap to. Use command setPreference SnapAllCorners 1(0) control if all vertexes need snap to grid.
[06/14 18:20:37     54s] Checking groups.....
[06/14 18:20:37     54s] 
[06/14 18:20:37     54s] Checking Preroutes.....
[06/14 18:20:37     54s] No. of regular pre-routes not on tracks : 0 
[06/14 18:20:37     54s] 
[06/14 18:20:37     54s] Reporting Utilizations.....
[06/14 18:20:37     54s] 
[06/14 18:20:37     54s] Core utilization  = 6.514167
[06/14 18:20:37     54s] TU for constraint module  modD_inst = 25.287328
[06/14 18:20:37     54s] TU for constraint module  modC_inst = 24.397824
[06/14 18:20:37     54s] TU for constraint module  modB_inst = 24.016608
[06/14 18:20:37     54s] TU for constraint module  modA_inst = 24.651968
[06/14 18:20:37     54s] TU for group pd_moda = 24.651968
[06/14 18:20:37     54s] TU for group pd_modb = 24.016608
[06/14 18:20:37     54s] TU for group pd_modc = 24.397824
[06/14 18:20:37     54s] TU for group pd_modd = 25.287328
[06/14 18:20:37     54s] TU for group pd_top = 2.215427
[06/14 18:20:37     54s] Effective Utilizations
[06/14 18:20:37     54s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:20:37     54s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:20:37     54s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:20:37     54s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:20:37     54s] z: 2, totalTracks: 1
[06/14 18:20:37     54s] z: 4, totalTracks: 1
[06/14 18:20:37     54s] z: 6, totalTracks: 1
[06/14 18:20:37     54s] z: 8, totalTracks: 1
[06/14 18:20:37     54s] #spOpts: N=32 
[06/14 18:20:37     54s] All LLGs are deleted
[06/14 18:20:37     54s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1340.2M
[06/14 18:20:37     54s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1340.2M
[06/14 18:20:37     54s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1340.2M
[06/14 18:20:37     54s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1340.2M
[06/14 18:20:37     54s] Core basic site is unit
[06/14 18:20:38     54s] SiteArray: non-trimmed site array dimensions = 59 x 658
[06/14 18:20:38     54s] SiteArray: use 184,320 bytes
[06/14 18:20:38     54s] SiteArray: current memory after site array memory allocation 1340.3M
[06/14 18:20:38     54s] SiteArray: FP blocked sites are writable
[06/14 18:20:38     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 18:20:38     54s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1340.3M
[06/14 18:20:38     54s] Process 0 wires and vias for routing blockage and capacity analysis
[06/14 18:20:38     54s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1340.3M
[06/14 18:20:38     54s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.120, REAL:0.121, MEM:1340.3M
[06/14 18:20:38     54s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.122, MEM:1340.3M
[06/14 18:20:38     54s] 
[06/14 18:20:38     54s] Average module density = 0.085.
[06/14 18:20:38     54s] Density for module 'pd_modd' = 0.276.
[06/14 18:20:38     54s]        = stdcell_area 398 sites (101 um^2) / alloc_area 1441 sites (366 um^2).
[06/14 18:20:38     54s] Density for module 'pd_modc' = 0.266.
[06/14 18:20:38     54s]        = stdcell_area 384 sites (98 um^2) / alloc_area 1441 sites (366 um^2).
[06/14 18:20:38     54s] Density for module 'pd_modb' = 0.262.
[06/14 18:20:38     54s]        = stdcell_area 378 sites (96 um^2) / alloc_area 1441 sites (366 um^2).
[06/14 18:20:38     54s] Density for module 'pd_moda' = 0.269.
[06/14 18:20:38     54s]        = stdcell_area 388 sites (99 um^2) / alloc_area 1441 sites (366 um^2).
[06/14 18:20:38     54s]        = stdcell_area 1016 sites (258 um^2) / alloc_area 24566 sites (6243 um^2).
[06/14 18:20:38     54s] Density for the design = 0.085.
[06/14 18:20:38     54s]        = stdcell_area 2564 sites (652 um^2) / alloc_area 30330 sites (7708 um^2).
[06/14 18:20:38     54s] Pin Density = 0.01406.
[06/14 18:20:38     54s]             = total # of pins 546 / total area 38822.
[06/14 18:20:38     54s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1340.3M
[06/14 18:20:38     54s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1340.2M
[06/14 18:20:38     54s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/14 18:20:38     54s] 
[06/14 18:20:38     54s] *** Summary of all messages that are not suppressed in this session:
[06/14 18:20:38     54s] Severity  ID               Count  Summary                                  
[06/14 18:20:38     54s] WARNING   IMPFP-7400           4  %s are NOT on %s. Please use command %s ...
[06/14 18:20:38     54s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[06/14 18:20:38     54s] *** Message Summary: 5 warning(s), 0 error(s)
[06/14 18:20:38     54s] 
[06/14 18:20:38     54s] #% End planDesign (date=06/14 18:20:38, total cpu=0:00:06.6, real=0:00:08.0, peak res=1294.0M, current mem=1175.2M)
[06/14 18:20:38     54s] <CMD> addPowerSwitch -powerDomain pd_moda -globalSwitchCellName HEADX2_HVT -1801PowerSwitchRuleName pg_moda_ps -column -horizontalPitch 5 -noDoubleHeightCheck -checkerBoard -enableNetIn sleep_moda
[06/14 18:20:38     54s] **WARN: (IMPPSO-192):	The specified -enableNetIn is different from the power intent rule net: sleep_moda != sleep_moda_N0 in rule pg_moda_ps.
[06/14 18:20:38     54s] The net name defined in cpf rule will be ignored. Please correct the net name if it's not the expected enable input net.
[06/14 18:20:38     54s] Start building column switches.
[06/14 18:20:38     54s] Create switch for column at x coord = 29.944
[06/14 18:20:38     54s] Create switch for column at x coord = 34.944
[06/14 18:20:38     54s] Create switch for column at x coord = 39.944
[06/14 18:20:38     54s] Create switch for column at x coord = 44.944
[06/14 18:20:38     54s] Applying level_shifter rules 
[06/14 18:20:38     54s] COMMIT_1801: commit_level_shifter ls_modc2modb 
[06/14 18:20:38     54s] ::MSV::commitUpfLsStrategy ls_modc2modb -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/C2B} -location {parent} -rule {low_to_high}
[06/14 18:20:38     54s] INFO: level_shifter strategy ls_modc2modb: added 0 level_shifter insts
[06/14 18:20:38     54s] COMMIT_1801: commit_level_shifter ls_modd2modb 
[06/14 18:20:38     54s] ::MSV::commitUpfLsStrategy ls_modd2modb -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/D2B} -location {parent} -rule {low_to_high}
[06/14 18:20:38     54s] INFO: level_shifter strategy ls_modd2modb: added 0 level_shifter insts
[06/14 18:20:38     54s] COMMIT_1801: commit_level_shifter ls_moda2modc 
[06/14 18:20:38     54s] ::MSV::commitUpfLsStrategy ls_moda2modc -domain pd_moda -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modA_inst/A2C} -location {parent} -rule {high_to_low}
[06/14 18:20:38     54s] INFO: level_shifter strategy ls_moda2modc: added 0 level_shifter insts
[06/14 18:20:38     54s] COMMIT_1801: commit_level_shifter ls_modb2modc 
[06/14 18:20:38     54s] ::MSV::commitUpfLsStrategy ls_modb2modc -domain pd_modb -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modB_inst/B2C} -location {parent} -rule {high_to_low}
[06/14 18:20:38     54s] INFO: level_shifter strategy ls_modb2modc: added 0 level_shifter insts
[06/14 18:20:38     54s] COMMIT_1801: commit_level_shifter ls_modd2top 
[06/14 18:20:38     54s] ::MSV::commitUpfLsStrategy ls_modd2top -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/W} -location {parent} -rule {low_to_high}
[06/14 18:20:38     54s] INFO: level_shifter strategy ls_modd2top: added 0 level_shifter insts
[06/14 18:20:38     54s] COMMIT_1801: commit_level_shifter ls_modc2top 
[06/14 18:20:38     54s] ::MSV::commitUpfLsStrategy ls_modc2top -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/X} -location {parent} -rule {low_to_high}
[06/14 18:20:38     54s] INFO: level_shifter strategy ls_modc2top: added 0 level_shifter insts
[06/14 18:20:38     54s] COMMIT_1801: commit_level_shifter ls_modc2moda 
[06/14 18:20:38     54s] ::MSV::commitUpfLsStrategy ls_modc2moda -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/C2A} -location {parent} -rule {low_to_high}
[06/14 18:20:38     54s] INFO: level_shifter strategy ls_modc2moda: added 0 level_shifter insts
[06/14 18:20:38     54s] COMMIT_1801: commit_level_shifter ls_modd2moda 
[06/14 18:20:38     54s] ::MSV::commitUpfLsStrategy ls_modd2moda -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/D2A} -location {parent} -rule {low_to_high}
[06/14 18:20:38     54s] INFO: level_shifter strategy ls_modd2moda: added 0 level_shifter insts
[06/14 18:20:38     54s] COMMIT_1801: commit_level_shifter ls_moda2modd 
[06/14 18:20:38     54s] ::MSV::commitUpfLsStrategy ls_moda2modd -domain pd_moda -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modA_inst/A2D} -location {parent} -rule {high_to_low}
[06/14 18:20:38     54s] INFO: level_shifter strategy ls_moda2modd: added 0 level_shifter insts
[06/14 18:20:38     54s] COMMIT_1801: commit_level_shifter ls_modb2modd 
[06/14 18:20:38     54s] ::MSV::commitUpfLsStrategy ls_modb2modd -domain pd_modb -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modB_inst/B2D} -location {parent} -rule {high_to_low}
[06/14 18:20:38     54s] INFO: level_shifter strategy ls_modb2modd: added 0 level_shifter insts
[06/14 18:20:38     54s] 
[06/14 18:20:38     54s] Total number of switches inserted in pd_moda: 10
[06/14 18:20:38     54s] Total number of nets inserted in pd_moda: 0
[06/14 18:20:38     54s] Total number of columns inserted in pd_moda: 4
[06/14 18:20:38     54s] 
[06/14 18:20:38     54s] Verifing row coverage by pso switches.
[06/14 18:20:38     54s] **WARN: (IMPPSO-306):	row @(29.944 46.816) with site unit is not covered by a switch.
[06/14 18:20:38     54s] Type 'man IMPPSO-306' for more details.
[06/14 18:20:38     54s] 
[06/14 18:20:38     54s] 
[06/14 18:20:38     54s] Switch generated for: pd_moda
[06/14 18:20:38     54s] 
[06/14 18:20:38     54s] Power switch instances inserted at top level.
[06/14 18:20:38     54s] 
[06/14 18:20:38     54s] 
[06/14 18:20:38     54s] Total number of switches added to pd_moda : 10
[06/14 18:20:38     54s] Total number of instances added to pd_moda : 10
[06/14 18:20:38     54s] addPowerSwitch finished successfully.
[06/14 18:20:38     54s] <CMD> addPowerSwitch -powerDomain pd_modb -globalSwitchCellName HEADX2_HVT -1801PowerSwitchRuleName pg_modb_ps -column -horizontalPitch 5 -noDoubleHeightCheck -checkerBoard -enableNetIn sleep_modb
[06/14 18:20:38     54s] **WARN: (IMPPSO-192):	The specified -enableNetIn is different from the power intent rule net: sleep_modb != sleep_modb_N0 in rule pg_modb_ps.
[06/14 18:20:38     54s] The net name defined in cpf rule will be ignored. Please correct the net name if it's not the expected enable input net.
[06/14 18:20:38     55s] Start building column switches.
[06/14 18:20:38     55s] Create switch for column at x coord = 29.944
[06/14 18:20:38     55s] Create switch for column at x coord = 34.944
[06/14 18:20:38     55s] Create switch for column at x coord = 39.944
[06/14 18:20:38     55s] Create switch for column at x coord = 44.944
[06/14 18:20:38     55s] Applying level_shifter rules 
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_modc2modb 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_modc2modb -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/C2B} -location {parent} -rule {low_to_high}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_modc2modb: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_modd2modb 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_modd2modb -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/D2B} -location {parent} -rule {low_to_high}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_modd2modb: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_moda2modc 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_moda2modc -domain pd_moda -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modA_inst/A2C} -location {parent} -rule {high_to_low}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_moda2modc: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_modb2modc 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_modb2modc -domain pd_modb -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modB_inst/B2C} -location {parent} -rule {high_to_low}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_modb2modc: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_modd2top 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_modd2top -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/W} -location {parent} -rule {low_to_high}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_modd2top: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_modc2top 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_modc2top -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/X} -location {parent} -rule {low_to_high}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_modc2top: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_modc2moda 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_modc2moda -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/C2A} -location {parent} -rule {low_to_high}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_modc2moda: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_modd2moda 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_modd2moda -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/D2A} -location {parent} -rule {low_to_high}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_modd2moda: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_moda2modd 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_moda2modd -domain pd_moda -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modA_inst/A2D} -location {parent} -rule {high_to_low}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_moda2modd: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_modb2modd 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_modb2modd -domain pd_modb -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modB_inst/B2D} -location {parent} -rule {high_to_low}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_modb2modd: added 0 level_shifter insts
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] Total number of switches inserted in pd_modb: 10
[06/14 18:20:38     55s] Total number of nets inserted in pd_modb: 0
[06/14 18:20:38     55s] Total number of columns inserted in pd_modb: 4
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] Verifing row coverage by pso switches.
[06/14 18:20:38     55s] **WARN: (IMPPSO-306):	row @(29.944 86.944) with site unit is not covered by a switch.
[06/14 18:20:38     55s] Type 'man IMPPSO-306' for more details.
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] Switch generated for: pd_modb
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] Power switch instances inserted at top level.
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] Total number of switches added to pd_modb : 10
[06/14 18:20:38     55s] Total number of instances added to pd_modb : 10
[06/14 18:20:38     55s] addPowerSwitch finished successfully.
[06/14 18:20:38     55s] <CMD> addPowerSwitch -powerDomain pd_modc -globalSwitchCellName HEADX2_HVT -1801PowerSwitchRuleName pg_modc_ps -column -horizontalPitch 5 -noDoubleHeightCheck -checkerBoard -enableNetIn sleep_modc
[06/14 18:20:38     55s] **WARN: (IMPPSO-192):	The specified -enableNetIn is different from the power intent rule net: sleep_modc != sleep_modc_N0 in rule pg_modc_ps.
[06/14 18:20:38     55s] The net name defined in cpf rule will be ignored. Please correct the net name if it's not the expected enable input net.
[06/14 18:20:38     55s] Start building column switches.
[06/14 18:20:38     55s] Create switch for column at x coord = 70.072
[06/14 18:20:38     55s] Create switch for column at x coord = 75.072
[06/14 18:20:38     55s] Create switch for column at x coord = 80.072
[06/14 18:20:38     55s] Create switch for column at x coord = 85.072
[06/14 18:20:38     55s] Applying level_shifter rules 
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_modc2modb 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_modc2modb -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/C2B} -location {parent} -rule {low_to_high}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_modc2modb: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_modd2modb 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_modd2modb -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/D2B} -location {parent} -rule {low_to_high}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_modd2modb: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_moda2modc 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_moda2modc -domain pd_moda -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modA_inst/A2C} -location {parent} -rule {high_to_low}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_moda2modc: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_modb2modc 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_modb2modc -domain pd_modb -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modB_inst/B2C} -location {parent} -rule {high_to_low}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_modb2modc: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_modd2top 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_modd2top -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/W} -location {parent} -rule {low_to_high}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_modd2top: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_modc2top 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_modc2top -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/X} -location {parent} -rule {low_to_high}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_modc2top: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_modc2moda 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_modc2moda -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/C2A} -location {parent} -rule {low_to_high}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_modc2moda: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_modd2moda 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_modd2moda -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/D2A} -location {parent} -rule {low_to_high}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_modd2moda: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_moda2modd 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_moda2modd -domain pd_moda -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modA_inst/A2D} -location {parent} -rule {high_to_low}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_moda2modd: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_modb2modd 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_modb2modd -domain pd_modb -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modB_inst/B2D} -location {parent} -rule {high_to_low}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_modb2modd: added 0 level_shifter insts
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] Total number of switches inserted in pd_modc: 10
[06/14 18:20:38     55s] Total number of nets inserted in pd_modc: 0
[06/14 18:20:38     55s] Total number of columns inserted in pd_modc: 4
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] Verifing row coverage by pso switches.
[06/14 18:20:38     55s] **WARN: (IMPPSO-306):	row @(70.072 86.944) with site unit is not covered by a switch.
[06/14 18:20:38     55s] Type 'man IMPPSO-306' for more details.
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] Switch generated for: pd_modc
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] Power switch instances inserted at top level.
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] Total number of switches added to pd_modc : 10
[06/14 18:20:38     55s] Total number of instances added to pd_modc : 10
[06/14 18:20:38     55s] addPowerSwitch finished successfully.
[06/14 18:20:38     55s] <CMD> addPowerSwitch -powerDomain pd_modd -globalSwitchCellName HEADX2_HVT -1801PowerSwitchRuleName pg_modd_ps -column -horizontalPitch 5 -noDoubleHeightCheck -checkerBoard -enableNetIn sleep_modd
[06/14 18:20:38     55s] **WARN: (IMPPSO-192):	The specified -enableNetIn is different from the power intent rule net: sleep_modd != sleep_modd_N0 in rule pg_modd_ps.
[06/14 18:20:38     55s] The net name defined in cpf rule will be ignored. Please correct the net name if it's not the expected enable input net.
[06/14 18:20:38     55s] Start building column switches.
[06/14 18:20:38     55s] Create switch for column at x coord = 70.072
[06/14 18:20:38     55s] Create switch for column at x coord = 75.072
[06/14 18:20:38     55s] Create switch for column at x coord = 80.072
[06/14 18:20:38     55s] Create switch for column at x coord = 85.072
[06/14 18:20:38     55s] Applying level_shifter rules 
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_modc2modb 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_modc2modb -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/C2B} -location {parent} -rule {low_to_high}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_modc2modb: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_modd2modb 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_modd2modb -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/D2B} -location {parent} -rule {low_to_high}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_modd2modb: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_moda2modc 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_moda2modc -domain pd_moda -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modA_inst/A2C} -location {parent} -rule {high_to_low}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_moda2modc: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_modb2modc 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_modb2modc -domain pd_modb -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modB_inst/B2C} -location {parent} -rule {high_to_low}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_modb2modc: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_modd2top 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_modd2top -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/W} -location {parent} -rule {low_to_high}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_modd2top: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_modc2top 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_modc2top -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/X} -location {parent} -rule {low_to_high}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_modc2top: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_modc2moda 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_modc2moda -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/C2A} -location {parent} -rule {low_to_high}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_modc2moda: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_modd2moda 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_modd2moda -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/D2A} -location {parent} -rule {low_to_high}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_modd2moda: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_moda2modd 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_moda2modd -domain pd_moda -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modA_inst/A2D} -location {parent} -rule {high_to_low}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_moda2modd: added 0 level_shifter insts
[06/14 18:20:38     55s] COMMIT_1801: commit_level_shifter ls_modb2modd 
[06/14 18:20:38     55s] ::MSV::commitUpfLsStrategy ls_modb2modd -domain pd_modb -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modB_inst/B2D} -location {parent} -rule {high_to_low}
[06/14 18:20:38     55s] INFO: level_shifter strategy ls_modb2modd: added 0 level_shifter insts
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] Total number of switches inserted in pd_modd: 10
[06/14 18:20:38     55s] Total number of nets inserted in pd_modd: 0
[06/14 18:20:38     55s] Total number of columns inserted in pd_modd: 4
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] Verifing row coverage by pso switches.
[06/14 18:20:38     55s] **WARN: (IMPPSO-306):	row @(70.072 46.816) with site unit is not covered by a switch.
[06/14 18:20:38     55s] Type 'man IMPPSO-306' for more details.
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] Switch generated for: pd_modd
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] Power switch instances inserted at top level.
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] Total number of switches added to pd_modd : 10
[06/14 18:20:38     55s] Total number of instances added to pd_modd : 10
[06/14 18:20:38     55s] addPowerSwitch finished successfully.
[06/14 18:20:38     55s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -all
[06/14 18:20:38     55s] <CMD> globalNetConnect VDDH -type pgpin -pin VDDH -all
[06/14 18:20:38     55s] <CMD> globalNetConnect VDDL -type pgpin -pin VDDL -all
[06/14 18:20:38     55s] <CMD> globalNetConnect VDDH_gated_moda -type pgpin -pin VDD -powerDomain pd_moda
[06/14 18:20:38     55s] <CMD> globalNetConnect VDDH -type pgpin -pin VDD -instanceBasename *moda*HEAD*
[06/14 18:20:38     55s] <CMD> globalNetConnect VDDH_gated_moda -type pgpin -pin VDDG -instanceBasename *moda*HEAD*
[06/14 18:20:38     55s] <CMD> globalNetConnect VDDH_gated_modb -type pgpin -pin VDD -powerDomain pd_modb
[06/14 18:20:38     55s] <CMD> globalNetConnect VDDH -type pgpin -pin VDD -instanceBasename *modb*HEAD*
[06/14 18:20:38     55s] <CMD> globalNetConnect VDDH_gated_modb -type pgpin -pin VDDG -instanceBasename *modb*HEAD*
[06/14 18:20:38     55s] <CMD> globalNetConnect VDDL_gated_modc -type pgpin -pin VDD -powerDomain pd_modc
[06/14 18:20:38     55s] <CMD> globalNetConnect VDDL -type pgpin -pin VDD -instanceBasename *modc*HEAD*
[06/14 18:20:38     55s] <CMD> globalNetConnect VDDL_gated_modc -type pgpin -pin VDDG -instanceBasename *modc*HEAD*
[06/14 18:20:38     55s] <CMD> globalNetConnect VDDL_gated_modd -type pgpin -pin VDD -powerDomain pd_modd
[06/14 18:20:38     55s] <CMD> globalNetConnect VDDL -type pgpin -pin VDD -instanceBasename *modd*HEAD*
[06/14 18:20:38     55s] <CMD> globalNetConnect VDDL_gated_modd -type pgpin -pin VDDG -instanceBasename *modd*HEAD*
[06/14 18:20:38     55s] <CMD> select_obj pd_top
[06/14 18:20:38     55s] <CMD> addRing -type core_rings -nets {VDDH VDDL VSS} -layer {top M9 left M8 bottom M9 right M8} -offset 2 -width 1 -spacing 1
[06/14 18:20:38     55s] #% Begin addRing (date=06/14 18:20:38, mem=1177.5M)
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1339.5M)
[06/14 18:20:38     55s] The power planner has cut rows, and such rows will be considered to be placement objects.
[06/14 18:20:38     55s] Ring generation is complete.
[06/14 18:20:38     55s] vias are now being generated.
[06/14 18:20:38     55s] addRing created 12 wires.
[06/14 18:20:38     55s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[06/14 18:20:38     55s] +--------+----------------+----------------+
[06/14 18:20:38     55s] |  Layer |     Created    |     Deleted    |
[06/14 18:20:38     55s] +--------+----------------+----------------+
[06/14 18:20:38     55s] |   M8   |        6       |       NA       |
[06/14 18:20:38     55s] |  VIA8  |       12       |        0       |
[06/14 18:20:38     55s] |   M9   |        6       |       NA       |
[06/14 18:20:38     55s] +--------+----------------+----------------+
[06/14 18:20:38     55s] #% End addRing (date=06/14 18:20:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.2M, current mem=1179.2M)
[06/14 18:20:38     55s] <CMD> addStripe -nets {VDDH VDDL VSS} -direction vertical -layer M8 -width 1 -start_offset 3 -spacing 3 -set_to_set_distance 10 -power_domains pd_top
[06/14 18:20:38     55s] #% Begin addStripe (date=06/14 18:20:38, mem=1179.2M)
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] Initialize fgc environment(mem: 1339.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1339.9M)
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_85_40_9' was increased to (85.120003 40.127998) (87.248001 43.501999) because cell geometry (85.120003 43.442001) (87.248001 43.501999) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_85_40_9' was increased to (85.120003 40.098000) (87.248001 43.501999) because cell geometry (85.120003 40.098000) (87.248001 40.158001) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_85_33_8' was increased to (85.120003 33.439999) (87.248001 36.813999) because cell geometry (85.120003 36.754002) (87.248001 36.813999) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_85_33_8' was increased to (85.120003 33.410000) (87.248001 36.813999) because cell geometry (85.120003 33.410000) (87.248001 33.470001) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_43_7' was increased to (80.103996 43.472000) (82.232002 46.846001) because cell geometry (80.103996 46.785999) (82.232002 46.846001) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_43_7' was increased to (80.103996 43.442001) (82.232002 46.846001) because cell geometry (80.103996 43.442001) (82.232002 43.501999) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_36_6' was increased to (80.103996 36.784000) (82.232002 40.158001) because cell geometry (80.103996 40.098000) (82.232002 40.158001) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_36_6' was increased to (80.103996 36.754002) (82.232002 40.158001) because cell geometry (80.103996 36.754002) (82.232002 36.813999) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_30_5' was increased to (80.103996 30.096001) (82.232002 33.470001) because cell geometry (80.103996 33.410000) (82.232002 33.470001) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_30_5' was increased to (80.103996 30.066000) (82.232002 33.470001) because cell geometry (80.103996 30.066000) (82.232002 30.125999) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_75_40_4' was increased to (75.087997 40.127998) (77.216003 43.501999) because cell geometry (75.087997 43.442001) (77.216003 43.501999) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_75_40_4' was increased to (75.087997 40.098000) (77.216003 43.501999) because cell geometry (75.087997 40.098000) (77.216003 40.158001) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_75_33_3' was increased to (75.087997 33.439999) (77.216003 36.813999) because cell geometry (75.087997 36.754002) (77.216003 36.813999) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_75_33_3' was increased to (75.087997 33.410000) (77.216003 36.813999) because cell geometry (75.087997 33.410000) (77.216003 33.470001) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_43_2' was increased to (70.071999 43.472000) (72.199997 46.846001) because cell geometry (70.071999 46.785999) (72.199997 46.846001) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_43_2' was increased to (70.071999 43.442001) (72.199997 46.846001) because cell geometry (70.071999 43.442001) (72.199997 43.501999) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_36_1' was increased to (70.071999 36.784000) (72.199997 40.158001) because cell geometry (70.071999 40.098000) (72.199997 40.158001) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_36_1' was increased to (70.071999 36.754002) (72.199997 40.158001) because cell geometry (70.071999 36.754002) (72.199997 36.813999) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_30_0' was increased to (70.071999 30.096001) (72.199997 33.470001) because cell geometry (70.071999 33.410000) (72.199997 33.470001) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_30_0' was increased to (70.071999 30.066000) (72.199997 33.470001) because cell geometry (70.071999 30.066000) (72.199997 30.125999) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[06/14 18:20:38     55s] To increase the message display limit, refer to the product command reference manual.
[06/14 18:20:38     55s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1339.9M)
[06/14 18:20:38     55s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1339.9M)
[06/14 18:20:38     55s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1339.9M)
[06/14 18:20:38     55s] Starting stripe generation ...
[06/14 18:20:38     55s] Non-Default Mode Option Settings :
[06/14 18:20:38     55s]   NONE
[06/14 18:20:38     55s] Stripe generation is complete.
[06/14 18:20:38     55s] vias are now being generated.
[06/14 18:20:38     55s] addStripe created 53 wires.
[06/14 18:20:38     55s] ViaGen created 58 vias, deleted 0 via to avoid violation.
[06/14 18:20:38     55s] +--------+----------------+----------------+
[06/14 18:20:38     55s] |  Layer |     Created    |     Deleted    |
[06/14 18:20:38     55s] +--------+----------------+----------------+
[06/14 18:20:38     55s] |   M8   |       53       |       NA       |
[06/14 18:20:38     55s] |  VIA8  |       58       |        0       |
[06/14 18:20:38     55s] +--------+----------------+----------------+
[06/14 18:20:38     55s] #% End addStripe (date=06/14 18:20:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=1180.2M, current mem=1180.2M)
[06/14 18:20:38     55s] <CMD> addStripe -nets {VDDH VDDL VSS} -direction horizontal -layer M9 -width 1 -start_offset 3 -spacing 3 -set_to_set_distance 10 -power_domains pd_top
[06/14 18:20:38     55s] #% Begin addStripe (date=06/14 18:20:38, mem=1180.2M)
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] Initialize fgc environment(mem: 1340.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1340.0M)
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_85_40_9' was increased to (85.120003 40.127998) (87.248001 43.501999) because cell geometry (85.120003 43.442001) (87.248001 43.501999) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_85_40_9' was increased to (85.120003 40.098000) (87.248001 43.501999) because cell geometry (85.120003 40.098000) (87.248001 40.158001) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_85_33_8' was increased to (85.120003 33.439999) (87.248001 36.813999) because cell geometry (85.120003 36.754002) (87.248001 36.813999) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_85_33_8' was increased to (85.120003 33.410000) (87.248001 36.813999) because cell geometry (85.120003 33.410000) (87.248001 33.470001) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_43_7' was increased to (80.103996 43.472000) (82.232002 46.846001) because cell geometry (80.103996 46.785999) (82.232002 46.846001) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_43_7' was increased to (80.103996 43.442001) (82.232002 46.846001) because cell geometry (80.103996 43.442001) (82.232002 43.501999) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_36_6' was increased to (80.103996 36.784000) (82.232002 40.158001) because cell geometry (80.103996 40.098000) (82.232002 40.158001) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_36_6' was increased to (80.103996 36.754002) (82.232002 40.158001) because cell geometry (80.103996 36.754002) (82.232002 36.813999) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_30_5' was increased to (80.103996 30.096001) (82.232002 33.470001) because cell geometry (80.103996 33.410000) (82.232002 33.470001) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_30_5' was increased to (80.103996 30.066000) (82.232002 33.470001) because cell geometry (80.103996 30.066000) (82.232002 30.125999) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_75_40_4' was increased to (75.087997 40.127998) (77.216003 43.501999) because cell geometry (75.087997 43.442001) (77.216003 43.501999) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_75_40_4' was increased to (75.087997 40.098000) (77.216003 43.501999) because cell geometry (75.087997 40.098000) (77.216003 40.158001) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_75_33_3' was increased to (75.087997 33.439999) (77.216003 36.813999) because cell geometry (75.087997 36.754002) (77.216003 36.813999) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_75_33_3' was increased to (75.087997 33.410000) (77.216003 36.813999) because cell geometry (75.087997 33.410000) (77.216003 33.470001) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_43_2' was increased to (70.071999 43.472000) (72.199997 46.846001) because cell geometry (70.071999 46.785999) (72.199997 46.846001) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_43_2' was increased to (70.071999 43.442001) (72.199997 46.846001) because cell geometry (70.071999 43.442001) (72.199997 43.501999) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_36_1' was increased to (70.071999 36.784000) (72.199997 40.158001) because cell geometry (70.071999 40.098000) (72.199997 40.158001) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_36_1' was increased to (70.071999 36.754002) (72.199997 40.158001) because cell geometry (70.071999 36.754002) (72.199997 36.813999) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_30_0' was increased to (70.071999 30.096001) (72.199997 33.470001) because cell geometry (70.071999 33.410000) (72.199997 33.470001) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_30_0' was increased to (70.071999 30.066000) (72.199997 33.470001) because cell geometry (70.071999 30.066000) (72.199997 30.125999) was outside the original block boundary.
[06/14 18:20:38     55s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:38     55s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[06/14 18:20:38     55s] To increase the message display limit, refer to the product command reference manual.
[06/14 18:20:38     55s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1340.0M)
[06/14 18:20:38     55s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1340.0M)
[06/14 18:20:38     55s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1340.0M)
[06/14 18:20:38     55s] Starting stripe generation ...
[06/14 18:20:38     55s] Non-Default Mode Option Settings :
[06/14 18:20:38     55s]   NONE
[06/14 18:20:38     55s] Stripe generation is complete.
[06/14 18:20:38     55s] vias are now being generated.
[06/14 18:20:38     55s] addStripe created 53 wires.
[06/14 18:20:38     55s] ViaGen created 279 vias, deleted 0 via to avoid violation.
[06/14 18:20:38     55s] +--------+----------------+----------------+
[06/14 18:20:38     55s] |  Layer |     Created    |     Deleted    |
[06/14 18:20:38     55s] +--------+----------------+----------------+
[06/14 18:20:38     55s] |  VIA8  |       279      |        0       |
[06/14 18:20:38     55s] |   M9   |       53       |       NA       |
[06/14 18:20:38     55s] +--------+----------------+----------------+
[06/14 18:20:38     55s] #% End addStripe (date=06/14 18:20:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=1180.3M, current mem=1180.3M)
[06/14 18:20:38     55s] <CMD> sroute -nets {VSS VDDH}
[06/14 18:20:38     55s] #% Begin sroute (date=06/14 18:20:38, mem=1180.3M)
[06/14 18:20:38     55s] *** Begin SPECIAL ROUTE on Wed Jun 14 18:20:38 2023 ***
[06/14 18:20:38     55s] SPECIAL ROUTE ran on directory: /home/amaso/common/Documents/ECE530/final_prj-530_alex_and_jie/apr/work
[06/14 18:20:38     55s] SPECIAL ROUTE ran on machine: mo.ece.pdx.edu (Linux 3.10.0-1160.88.1.el7.x86_64 Xeon 2.60Ghz)
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] Begin option processing ...
[06/14 18:20:38     55s] srouteConnectPowerBump set to false
[06/14 18:20:38     55s] routeSelectNet set to "VSS VDDH"
[06/14 18:20:38     55s] routeSpecial set to true
[06/14 18:20:38     55s] srouteConnectConverterPin set to false
[06/14 18:20:38     55s] srouteFollowCorePinEnd set to 3
[06/14 18:20:38     55s] srouteJogControl set to "preferWithChanges differentLayer"
[06/14 18:20:38     55s] sroutePadPinAllPorts set to true
[06/14 18:20:38     55s] sroutePreserveExistingRoutes set to true
[06/14 18:20:38     55s] srouteRoutePowerBarPortOnBothDir set to true
[06/14 18:20:38     55s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2472.00 megs.
[06/14 18:20:38     55s] 
[06/14 18:20:38     55s] Reading DB technology information...
[06/14 18:20:38     55s] Finished reading DB technology information.
[06/14 18:20:38     55s] Reading floorplan and netlist information...
[06/14 18:20:38     55s] Finished reading floorplan and netlist information.
[06/14 18:20:39     56s] Read in 21 layers, 10 routing layers, 1 overlap layer
[06/14 18:20:39     56s] Read in 1050 macros, 32 used
[06/14 18:20:39     56s] Read in 107 components
[06/14 18:20:39     56s]   107 core components: 67 unplaced, 0 placed, 40 fixed
[06/14 18:20:39     56s] Read in 20 physical pins
[06/14 18:20:39     56s]   20 physical pins: 0 unplaced, 0 placed, 20 fixed
[06/14 18:20:39     56s] Read in 3 logical pins
[06/14 18:20:39     56s] Read in 20 nets
[06/14 18:20:39     56s] Read in 7 special nets, 3 routed
[06/14 18:20:39     56s] Read in 279 terminals
[06/14 18:20:39     56s] 2 nets selected.
[06/14 18:20:39     56s] 
[06/14 18:20:39     56s] Begin power routing ...
[06/14 18:20:39     56s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDDH net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/14 18:20:39     56s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDDH net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/14 18:20:39     56s] Type 'man IMPSR-1256' for more detail.
[06/14 18:20:39     56s] Cannot find any AREAIO class pad pin of net VDDH. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/14 18:20:39     56s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/14 18:20:39     56s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/14 18:20:39     56s] Type 'man IMPSR-1256' for more detail.
[06/14 18:20:39     56s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/14 18:20:39     56s] CPU time for FollowPin 0 seconds
[06/14 18:20:39     56s] CPU time for FollowPin 0 seconds
[06/14 18:20:39     56s]   Number of IO ports routed: 0
[06/14 18:20:39     56s]   Number of Block ports routed: 0
[06/14 18:20:39     56s]   Number of Stripe ports routed: 56
[06/14 18:20:39     56s]   Number of Core ports routed: 256  ignored: 48
[06/14 18:20:39     56s]   Number of Pad ports routed: 0
[06/14 18:20:39     56s]   Number of Power Bump ports routed: 0
[06/14 18:20:39     56s]   Number of Followpin connections: 152
[06/14 18:20:39     56s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2474.00 megs.
[06/14 18:20:39     56s] 
[06/14 18:20:39     56s] 
[06/14 18:20:39     56s] 
[06/14 18:20:39     56s]  Begin updating DB with routing results ...
[06/14 18:20:39     56s]  Updating DB with 20 io pins ...
[06/14 18:20:39     56s]  Updating DB with 0 via definition ...
[06/14 18:20:39     56s] sroute created 464 wires.
[06/14 18:20:39     56s] ViaGen created 4338 vias, deleted 4 vias to avoid violation.
[06/14 18:20:39     56s] +--------+----------------+----------------+
[06/14 18:20:39     56s] |  Layer |     Created    |     Deleted    |
[06/14 18:20:39     56s] +--------+----------------+----------------+
[06/14 18:20:39     56s] |   M1   |       408      |       NA       |
[06/14 18:20:39     56s] |  VIA1  |       618      |        0       |
[06/14 18:20:39     56s] |  VIA2  |       618      |        0       |
[06/14 18:20:39     56s] |  VIA3  |       618      |        0       |
[06/14 18:20:39     56s] |  VIA4  |       618      |        0       |
[06/14 18:20:39     56s] |  VIA5  |       618      |        0       |
[06/14 18:20:39     56s] |  VIA6  |       618      |        0       |
[06/14 18:20:39     56s] |  VIA7  |       618      |        0       |
[06/14 18:20:39     56s] |   M8   |       32       |       NA       |
[06/14 18:20:39     56s] |  VIA8  |       12       |        4       |
[06/14 18:20:39     56s] |   M9   |       24       |       NA       |
[06/14 18:20:39     56s] +--------+----------------+----------------+
[06/14 18:20:39     56s] #% End sroute (date=06/14 18:20:39, total cpu=0:00:01.0, real=0:00:01.0, peak res=1185.6M, current mem=1185.6M)
[06/14 18:20:39     56s] <CMD> sroute -nets {VSS VDDL}
[06/14 18:20:39     56s] #% Begin sroute (date=06/14 18:20:39, mem=1185.6M)
[06/14 18:20:39     56s] *** Begin SPECIAL ROUTE on Wed Jun 14 18:20:39 2023 ***
[06/14 18:20:39     56s] SPECIAL ROUTE ran on directory: /home/amaso/common/Documents/ECE530/final_prj-530_alex_and_jie/apr/work
[06/14 18:20:39     56s] SPECIAL ROUTE ran on machine: mo.ece.pdx.edu (Linux 3.10.0-1160.88.1.el7.x86_64 Xeon 2.60Ghz)
[06/14 18:20:39     56s] 
[06/14 18:20:39     56s] Begin option processing ...
[06/14 18:20:39     56s] srouteConnectPowerBump set to false
[06/14 18:20:39     56s] routeSelectNet set to "VSS VDDL"
[06/14 18:20:39     56s] routeSpecial set to true
[06/14 18:20:39     56s] srouteConnectConverterPin set to false
[06/14 18:20:39     56s] srouteFollowCorePinEnd set to 3
[06/14 18:20:39     56s] srouteJogControl set to "preferWithChanges differentLayer"
[06/14 18:20:39     56s] sroutePadPinAllPorts set to true
[06/14 18:20:39     56s] sroutePreserveExistingRoutes set to true
[06/14 18:20:39     56s] srouteRoutePowerBarPortOnBothDir set to true
[06/14 18:20:39     56s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2474.00 megs.
[06/14 18:20:39     56s] 
[06/14 18:20:39     56s] Reading DB technology information...
[06/14 18:20:39     56s] Finished reading DB technology information.
[06/14 18:20:39     56s] Reading floorplan and netlist information...
[06/14 18:20:39     56s] Finished reading floorplan and netlist information.
[06/14 18:20:40     57s] Read in 21 layers, 10 routing layers, 1 overlap layer
[06/14 18:20:40     57s] Read in 1050 macros, 32 used
[06/14 18:20:40     57s] Read in 107 components
[06/14 18:20:40     57s]   107 core components: 67 unplaced, 0 placed, 40 fixed
[06/14 18:20:40     57s] Read in 20 physical pins
[06/14 18:20:40     57s]   20 physical pins: 0 unplaced, 0 placed, 20 fixed
[06/14 18:20:40     57s] Read in 3 logical pins
[06/14 18:20:40     57s] Read in 20 nets
[06/14 18:20:40     57s] Read in 7 special nets, 3 routed
[06/14 18:20:40     57s] Read in 279 terminals
[06/14 18:20:40     57s] 2 nets selected.
[06/14 18:20:40     57s] 
[06/14 18:20:40     57s] Begin power routing ...
[06/14 18:20:40     57s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDDL net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/14 18:20:40     57s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDDL net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/14 18:20:40     57s] Type 'man IMPSR-1256' for more detail.
[06/14 18:20:40     57s] Cannot find any AREAIO class pad pin of net VDDL. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/14 18:20:40     57s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/14 18:20:40     57s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/14 18:20:40     57s] Type 'man IMPSR-1256' for more detail.
[06/14 18:20:40     57s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/14 18:20:40     57s] **WARN: (IMPSR-472):	Cannot find any standard cell pin connected to net VDDL on layer M1.
[06/14 18:20:40     57s] Change pin layer by option -corePinLayer, or use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[06/14 18:20:40     57s] CPU time for FollowPin 0 seconds
[06/14 18:20:40     57s]   Number of IO ports routed: 0
[06/14 18:20:40     57s]   Number of Block ports routed: 0
[06/14 18:20:40     57s]   Number of Stripe ports routed: 28
[06/14 18:20:40     57s]   Number of Core ports routed: 0
[06/14 18:20:40     57s]   Number of Pad ports routed: 0
[06/14 18:20:40     57s]   Number of Power Bump ports routed: 0
[06/14 18:20:40     57s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2474.00 megs.
[06/14 18:20:40     57s] 
[06/14 18:20:40     57s] 
[06/14 18:20:40     57s] 
[06/14 18:20:40     57s]  Begin updating DB with routing results ...
[06/14 18:20:40     57s]  Updating DB with 20 io pins ...
[06/14 18:20:40     57s]  Updating DB with 0 via definition ...
[06/14 18:20:40     57s] sroute created 28 wires.
[06/14 18:20:40     57s] ViaGen created 8 vias, deleted 4 vias to avoid violation.
[06/14 18:20:40     57s] +--------+----------------+----------------+
[06/14 18:20:40     57s] |  Layer |     Created    |     Deleted    |
[06/14 18:20:40     57s] +--------+----------------+----------------+
[06/14 18:20:40     57s] |   M8   |       16       |       NA       |
[06/14 18:20:40     57s] |  VIA8  |        8       |        4       |
[06/14 18:20:40     57s] |   M9   |       12       |       NA       |
[06/14 18:20:40     57s] +--------+----------------+----------------+
[06/14 18:20:40     57s] #% End sroute (date=06/14 18:20:40, total cpu=0:00:00.7, real=0:00:01.0, peak res=1186.1M, current mem=1186.1M)
[06/14 18:20:40     57s] <CMD> deselect_obj -all
[06/14 18:20:40     57s] <CMD> select_obj pd_moda
[06/14 18:20:40     57s] <CMD> addRing -type block_rings -nets {VDDH VSS} -layer {top M5 left M6 bottom M5 right M6} -offset 1 -width 1 -spacing 1 -around power_domain
[06/14 18:20:40     57s] #% Begin addRing (date=06/14 18:20:40, mem=1186.1M)
[06/14 18:20:40     57s] 
[06/14 18:20:40     57s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.1M)
[06/14 18:20:40     57s] Ring generation is complete.
[06/14 18:20:40     57s] vias are now being generated.
[06/14 18:20:40     57s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (50.94, 33.03) (50.98, 34.03).
[06/14 18:20:40     57s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (50.94, 43.03) (50.98, 44.03).
[06/14 18:20:40     57s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M1 at (27.94, 28.39) (34.03, 28.45)
[06/14 18:20:40     57s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M1 at (27.94, 51.80) (34.03, 51.86)
[06/14 18:20:40     57s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (52.94, 31.03) (52.98, 32.03).
[06/14 18:20:40     57s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (52.94, 31.03) (52.98, 32.03).
[06/14 18:20:40     57s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (52.94, 31.03) (52.98, 32.03).
[06/14 18:20:40     57s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (52.94, 41.03) (52.98, 42.03).
[06/14 18:20:40     57s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (52.94, 41.03) (52.98, 42.03).
[06/14 18:20:40     57s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (52.94, 41.03) (52.98, 42.03).
[06/14 18:20:40     57s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (52.94, 51.03) (52.98, 52.03).
[06/14 18:20:40     57s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M1 at (25.94, 26.72) (32.03, 26.78)
[06/14 18:20:40     57s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M1 at (51.03, 26.72) (53.94, 26.78)
[06/14 18:20:40     57s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M1 at (25.94, 53.47) (32.03, 53.53)
[06/14 18:20:40     57s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M1 at (51.03, 53.47) (53.94, 53.53)
[06/14 18:20:40     57s] addRing created 8 wires.
[06/14 18:20:40     57s] ViaGen created 207 vias, deleted 18 vias to avoid violation.
[06/14 18:20:40     57s] +--------+----------------+----------------+
[06/14 18:20:40     57s] |  Layer |     Created    |     Deleted    |
[06/14 18:20:40     57s] +--------+----------------+----------------+
[06/14 18:20:40     57s] |  VIA1  |       32       |        0       |
[06/14 18:20:40     57s] |  VIA2  |       32       |        0       |
[06/14 18:20:40     57s] |  VIA3  |       32       |        0       |
[06/14 18:20:40     57s] |  VIA4  |       32       |        0       |
[06/14 18:20:40     57s] |   M5   |        4       |       NA       |
[06/14 18:20:40     57s] |  VIA5  |       44       |        6       |
[06/14 18:20:40     57s] |   M6   |        4       |       NA       |
[06/14 18:20:40     57s] |  VIA6  |       15       |        6       |
[06/14 18:20:40     57s] |  VIA7  |       15       |        6       |
[06/14 18:20:40     57s] |  VIA8  |        5       |        0       |
[06/14 18:20:40     57s] +--------+----------------+----------------+
[06/14 18:20:40     57s] #% End addRing (date=06/14 18:20:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1186.7M, current mem=1186.7M)
[06/14 18:20:40     57s] <CMD> addStripe -nets {VDDH VSS} -direction vertical -layer M4 -width 0.2 -start_offset 1 -spacing 1 -set_to_set_distance 4 -power_domains pd_moda
[06/14 18:20:40     57s] #% Begin addStripe (date=06/14 18:20:40, mem=1186.7M)
[06/14 18:20:40     57s] 
[06/14 18:20:40     57s] Initialize fgc environment(mem: 1344.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.7M)
[06/14 18:20:40     57s] **WARN: (IMPPP-4033):	The net 'VDDH' is not a primary but secondary net of the power domain pd_moda.
[06/14 18:20:40     57s] Type 'man IMPPP-4033' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_43_2' was increased to (29.944000 43.472000) (32.071999 46.846001) because cell geometry (29.944000 46.785999) (32.071999 46.846001) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_43_2' was increased to (29.944000 43.442001) (32.071999 46.846001) because cell geometry (29.944000 43.442001) (32.071999 43.501999) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_36_1' was increased to (29.944000 36.784000) (32.071999 40.158001) because cell geometry (29.944000 40.098000) (32.071999 40.158001) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_36_1' was increased to (29.944000 36.754002) (32.071999 40.158001) because cell geometry (29.944000 36.754002) (32.071999 36.813999) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_30_0' was increased to (29.944000 30.096001) (32.071999 33.470001) because cell geometry (29.944000 33.410000) (32.071999 33.470001) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_30_0' was increased to (29.944000 30.066000) (32.071999 33.470001) because cell geometry (29.944000 30.066000) (32.071999 30.125999) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_43_7' was increased to (39.976002 43.472000) (42.104000 46.846001) because cell geometry (39.976002 46.785999) (42.104000 46.846001) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_43_7' was increased to (39.976002 43.442001) (42.104000 46.846001) because cell geometry (39.976002 43.442001) (42.104000 43.501999) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_44_40_9' was increased to (44.992001 40.127998) (47.119999 43.501999) because cell geometry (44.992001 43.442001) (47.119999 43.501999) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_44_40_9' was increased to (44.992001 40.098000) (47.119999 43.501999) because cell geometry (44.992001 40.098000) (47.119999 40.158001) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_44_33_8' was increased to (44.992001 33.439999) (47.119999 36.813999) because cell geometry (44.992001 36.754002) (47.119999 36.813999) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_44_33_8' was increased to (44.992001 33.410000) (47.119999 36.813999) because cell geometry (44.992001 33.410000) (47.119999 33.470001) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_36_6' was increased to (39.976002 36.784000) (42.104000 40.158001) because cell geometry (39.976002 40.098000) (42.104000 40.158001) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_36_6' was increased to (39.976002 36.754002) (42.104000 40.158001) because cell geometry (39.976002 36.754002) (42.104000 36.813999) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_30_5' was increased to (39.976002 30.096001) (42.104000 33.470001) because cell geometry (39.976002 33.410000) (42.104000 33.470001) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_30_5' was increased to (39.976002 30.066000) (42.104000 33.470001) because cell geometry (39.976002 30.066000) (42.104000 30.125999) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_34_40_4' was increased to (34.959999 40.127998) (37.088001 43.501999) because cell geometry (34.959999 43.442001) (37.088001 43.501999) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_34_40_4' was increased to (34.959999 40.098000) (37.088001 43.501999) because cell geometry (34.959999 40.098000) (37.088001 40.158001) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_34_33_3' was increased to (34.959999 33.439999) (37.088001 36.813999) because cell geometry (34.959999 36.754002) (37.088001 36.813999) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_34_33_3' was increased to (34.959999 33.410000) (37.088001 36.813999) because cell geometry (34.959999 33.410000) (37.088001 33.470001) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.7M)
[06/14 18:20:40     57s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.7M)
[06/14 18:20:40     57s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.7M)
[06/14 18:20:40     57s] Starting stripe generation ...
[06/14 18:20:40     57s] Non-Default Mode Option Settings :
[06/14 18:20:40     57s]   NONE
[06/14 18:20:40     57s] Stripe generation is complete.
[06/14 18:20:40     57s] vias are now being generated.
[06/14 18:20:40     57s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (30.94, 33.03) (30.98, 33.33).
[06/14 18:20:40     57s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (30.94, 33.55) (30.98, 34.03).
[06/14 18:20:40     57s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (30.94, 43.03) (30.98, 43.36).
[06/14 18:20:40     57s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (30.94, 43.59) (30.98, 44.03).
[06/14 18:20:40     57s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (43.03, 30.10) (43.14, 50.10)
[06/14 18:20:40     57s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (43.03, 30.10) (43.14, 50.10)
[06/14 18:20:40     57s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (43.03, 30.10) (43.14, 50.10)
[06/14 18:20:40     57s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (43.03, 30.10) (43.14, 50.10)
[06/14 18:20:40     57s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (43.03, 30.10) (43.14, 50.10)
[06/14 18:20:40     57s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (43.03, 30.10) (43.14, 50.10)
[06/14 18:20:40     57s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (46.94, 33.03) (46.98, 34.03).
[06/14 18:20:40     57s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (46.94, 43.03) (46.98, 44.03).
[06/14 18:20:40     57s] addStripe created 15 wires.
[06/14 18:20:40     57s] ViaGen created 260 vias, deleted 0 via to avoid violation.
[06/14 18:20:40     57s] +--------+----------------+----------------+
[06/14 18:20:40     57s] |  Layer |     Created    |     Deleted    |
[06/14 18:20:40     57s] +--------+----------------+----------------+
[06/14 18:20:40     57s] |  VIA1  |       60       |        0       |
[06/14 18:20:40     57s] |  VIA2  |       60       |        0       |
[06/14 18:20:40     57s] |  VIA3  |       60       |        0       |
[06/14 18:20:40     57s] |   M4   |       15       |       NA       |
[06/14 18:20:40     57s] |  VIA4  |       16       |        0       |
[06/14 18:20:40     57s] |  VIA5  |       16       |        0       |
[06/14 18:20:40     57s] |  VIA6  |       16       |        0       |
[06/14 18:20:40     57s] |  VIA7  |       16       |        0       |
[06/14 18:20:40     57s] |  VIA8  |       16       |        0       |
[06/14 18:20:40     57s] +--------+----------------+----------------+
[06/14 18:20:40     57s] #% End addStripe (date=06/14 18:20:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=1186.8M, current mem=1186.8M)
[06/14 18:20:40     57s] <CMD> addStripe -nets {VDDH_gated_moda VSS} -direction horizontal -layer M3 -width 0.2 -start_offset 1 -spacing 1 -set_to_set_distance 4 -power_domains pd_moda
[06/14 18:20:40     57s] #% Begin addStripe (date=06/14 18:20:40, mem=1186.8M)
[06/14 18:20:40     57s] 
[06/14 18:20:40     57s] Initialize fgc environment(mem: 1344.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.7M)
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_43_2' was increased to (29.944000 43.472000) (32.071999 46.846001) because cell geometry (29.944000 46.785999) (32.071999 46.846001) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_43_2' was increased to (29.944000 43.442001) (32.071999 46.846001) because cell geometry (29.944000 43.442001) (32.071999 43.501999) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_36_1' was increased to (29.944000 36.784000) (32.071999 40.158001) because cell geometry (29.944000 40.098000) (32.071999 40.158001) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_36_1' was increased to (29.944000 36.754002) (32.071999 40.158001) because cell geometry (29.944000 36.754002) (32.071999 36.813999) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_29_30_0' was increased to (29.944000 30.096001) (32.071999 33.470001) because cell geometry (29.944000 33.410000) (32.071999 33.470001) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_43_7' was increased to (39.976002 43.472000) (42.104000 46.846001) because cell geometry (39.976002 46.785999) (42.104000 46.846001) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_43_7' was increased to (39.976002 43.442001) (42.104000 46.846001) because cell geometry (39.976002 43.442001) (42.104000 43.501999) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_44_40_9' was increased to (44.992001 40.127998) (47.119999 43.501999) because cell geometry (44.992001 43.442001) (47.119999 43.501999) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_44_40_9' was increased to (44.992001 40.098000) (47.119999 43.501999) because cell geometry (44.992001 40.098000) (47.119999 40.158001) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_44_33_8' was increased to (44.992001 33.439999) (47.119999 36.813999) because cell geometry (44.992001 36.754002) (47.119999 36.813999) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_44_33_8' was increased to (44.992001 33.410000) (47.119999 36.813999) because cell geometry (44.992001 33.410000) (47.119999 33.470001) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_36_6' was increased to (39.976002 36.784000) (42.104000 40.158001) because cell geometry (39.976002 40.098000) (42.104000 40.158001) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_36_6' was increased to (39.976002 36.754002) (42.104000 40.158001) because cell geometry (39.976002 36.754002) (42.104000 36.813999) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_39_30_5' was increased to (39.976002 30.096001) (42.104000 33.470001) because cell geometry (39.976002 33.410000) (42.104000 33.470001) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_34_40_4' was increased to (34.959999 40.127998) (37.088001 43.501999) because cell geometry (34.959999 43.442001) (37.088001 43.501999) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_34_40_4' was increased to (34.959999 40.098000) (37.088001 43.501999) because cell geometry (34.959999 40.098000) (37.088001 40.158001) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_34_33_3' was increased to (34.959999 33.439999) (37.088001 36.813999) because cell geometry (34.959999 36.754002) (37.088001 36.813999) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_moda_1_HEADX2_HVT_34_33_3' was increased to (34.959999 33.410000) (37.088001 36.813999) because cell geometry (34.959999 33.410000) (37.088001 33.470001) was outside the original block boundary.
[06/14 18:20:40     57s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:40     57s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.7M)
[06/14 18:20:40     57s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.7M)
[06/14 18:20:40     57s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.7M)
[06/14 18:20:40     57s] Starting stripe generation ...
[06/14 18:20:40     57s] Non-Default Mode Option Settings :
[06/14 18:20:40     57s]   NONE
[06/14 18:20:40     57s] Stripe generation is complete.
[06/14 18:20:40     57s] vias are now being generated.
[06/14 18:20:40     57s] addStripe created 20 wires.
[06/14 18:20:40     57s] ViaGen created 75 vias, deleted 0 via to avoid violation.
[06/14 18:20:40     57s] +--------+----------------+----------------+
[06/14 18:20:40     57s] |  Layer |     Created    |     Deleted    |
[06/14 18:20:40     57s] +--------+----------------+----------------+
[06/14 18:20:40     57s] |   M3   |       20       |       NA       |
[06/14 18:20:40     57s] |  VIA3  |       35       |        0       |
[06/14 18:20:40     57s] |  VIA4  |       10       |        0       |
[06/14 18:20:40     57s] |  VIA5  |       10       |        0       |
[06/14 18:20:40     57s] |  VIA6  |       10       |        0       |
[06/14 18:20:40     57s] |  VIA7  |       10       |        0       |
[06/14 18:20:40     57s] +--------+----------------+----------------+
[06/14 18:20:40     57s] #% End addStripe (date=06/14 18:20:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=1186.8M, current mem=1186.8M)
[06/14 18:20:40     57s] <CMD> sroute -connect secondaryPowerPin -powerDomains pd_moda
[06/14 18:20:40     57s] #% Begin sroute (date=06/14 18:20:40, mem=1186.8M)
[06/14 18:20:40     57s] **WARN: (IMPSR-4064):	sroute -connect { secondaryPowerPin } connects level shifter secondary power pins in the special nets. Specify the net name with option -secondaryPinNet. Ignore connecting level shifter secondary power pins for now.
[06/14 18:20:40     57s] *** Begin SPECIAL ROUTE on Wed Jun 14 18:20:40 2023 ***
[06/14 18:20:40     57s] SPECIAL ROUTE ran on directory: /home/amaso/common/Documents/ECE530/final_prj-530_alex_and_jie/apr/work
[06/14 18:20:40     57s] SPECIAL ROUTE ran on machine: mo.ece.pdx.edu (Linux 3.10.0-1160.88.1.el7.x86_64 Xeon 2.60Ghz)
[06/14 18:20:40     57s] 
[06/14 18:20:40     57s] Begin option processing ...
[06/14 18:20:40     57s] srouteConnectPowerBump set to false
[06/14 18:20:40     57s] routeSpecial set to true
[06/14 18:20:40     57s] srouteConnectBlockPin set to false
[06/14 18:20:40     57s] srouteConnectCorePin set to false
[06/14 18:20:40     57s] srouteConnectPadPin set to false
[06/14 18:20:40     57s] srouteConnectStripe set to false
[06/14 18:20:40     57s] srouteFollowCorePinEnd set to 3
[06/14 18:20:40     57s] srouteFollowPadPin set to false
[06/14 18:20:40     57s] srouteJogControl set to "preferWithChanges differentLayer"
[06/14 18:20:40     57s] sroutePadPinAllPorts set to true
[06/14 18:20:40     57s] sroutePowerDomain set to "pd_moda"
[06/14 18:20:40     57s] sroutePreserveExistingRoutes set to true
[06/14 18:20:40     57s] srouteRoutePowerBarPortOnBothDir set to true
[06/14 18:20:40     57s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2474.00 megs.
[06/14 18:20:40     57s] 
[06/14 18:20:40     57s] Reading DB technology information...
[06/14 18:20:40     57s] Finished reading DB technology information.
[06/14 18:20:40     57s] Reading floorplan and netlist information...
[06/14 18:20:40     57s] Finished reading floorplan and netlist information.
[06/14 18:20:41     58s] Read in 21 layers, 10 routing layers, 1 overlap layer
[06/14 18:20:41     58s] Read in 1050 macros, 32 used
[06/14 18:20:41     58s] Read in 107 components
[06/14 18:20:41     58s]   107 core components: 67 unplaced, 0 placed, 40 fixed
[06/14 18:20:41     58s] Read in 20 physical pins
[06/14 18:20:41     58s]   20 physical pins: 0 unplaced, 0 placed, 20 fixed
[06/14 18:20:41     58s] Read in 3 logical pins
[06/14 18:20:41     58s] Read in 20 nets
[06/14 18:20:41     58s] Read in 7 special nets, 4 routed
[06/14 18:20:41     58s] Read in 279 terminals
[06/14 18:20:41     58s] Begin power routing ...
[06/14 18:20:41     58s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (31.14, 44.27) (31.14, 44.38).
[06/14 18:20:41     58s] **WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
[06/14 18:20:41     58s] **WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
[06/14 18:20:41     58s] **WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
[06/14 18:20:41     58s] **WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
[06/14 18:20:41     58s]   Number of Core ports routed: 8  open: 1
[06/14 18:20:41     58s]   Number of Followpin connections: 8
[06/14 18:20:41     58s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2474.00 megs.
[06/14 18:20:41     58s] 
[06/14 18:20:41     58s] 
[06/14 18:20:41     58s] 
[06/14 18:20:41     58s]  Begin updating DB with routing results ...
[06/14 18:20:41     58s]  Updating DB with 20 io pins ...
[06/14 18:20:41     58s]  Updating DB with 0 via definition ...
[06/14 18:20:41     58s] sroute created 16 wires.
[06/14 18:20:41     58s] ViaGen created 40 vias, deleted 0 via to avoid violation.
[06/14 18:20:41     58s] +--------+----------------+----------------+
[06/14 18:20:41     58s] |  Layer |     Created    |     Deleted    |
[06/14 18:20:41     58s] +--------+----------------+----------------+
[06/14 18:20:41     58s] |   M1   |       12       |       NA       |
[06/14 18:20:41     58s] |  VIA1  |       10       |        0       |
[06/14 18:20:41     58s] |  VIA2  |       10       |        0       |
[06/14 18:20:41     58s] |  VIA3  |       10       |        0       |
[06/14 18:20:41     58s] |   M4   |        4       |       NA       |
[06/14 18:20:41     58s] |  VIA4  |        2       |        0       |
[06/14 18:20:41     58s] |  VIA5  |        2       |        0       |
[06/14 18:20:41     58s] |  VIA6  |        2       |        0       |
[06/14 18:20:41     58s] |  VIA7  |        2       |        0       |
[06/14 18:20:41     58s] |  VIA8  |        2       |        0       |
[06/14 18:20:41     58s] +--------+----------------+----------------+
[06/14 18:20:41     58s] #% End sroute (date=06/14 18:20:41, total cpu=0:00:00.7, real=0:00:01.0, peak res=1186.8M, current mem=1186.7M)
[06/14 18:20:41     58s] <CMD> deselect_obj -all
[06/14 18:20:41     58s] <CMD> select_obj pd_modb
[06/14 18:20:41     58s] <CMD> addRing -type block_rings -nets {VDDH VSS} -layer {top M5 left M6 bottom M5 right M6} -offset 1 -width 1 -spacing 1 -around power_domain
[06/14 18:20:41     58s] #% Begin addRing (date=06/14 18:20:41, mem=1186.7M)
[06/14 18:20:41     58s] 
[06/14 18:20:41     58s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.2M)
[06/14 18:20:41     58s] Ring generation is complete.
[06/14 18:20:41     58s] vias are now being generated.
[06/14 18:20:41     58s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (50.94, 73.03) (50.98, 74.03).
[06/14 18:20:41     58s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (50.94, 83.03) (50.98, 84.03).
[06/14 18:20:41     58s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M1 at (27.94, 68.52) (34.03, 68.58)
[06/14 18:20:41     58s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M1 at (27.94, 91.93) (34.03, 91.99)
[06/14 18:20:41     58s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (52.94, 71.03) (52.98, 72.03).
[06/14 18:20:41     58s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (52.94, 71.03) (52.98, 72.03).
[06/14 18:20:41     58s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (52.94, 71.03) (52.98, 72.03).
[06/14 18:20:41     58s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (52.94, 81.03) (52.98, 82.03).
[06/14 18:20:41     58s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (52.94, 81.03) (52.98, 82.03).
[06/14 18:20:41     58s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (52.94, 81.03) (52.98, 82.03).
[06/14 18:20:41     58s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (52.94, 91.03) (52.98, 92.03).
[06/14 18:20:41     58s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M1 at (25.94, 66.85) (32.03, 66.91)
[06/14 18:20:41     58s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M1 at (51.03, 66.85) (53.94, 66.91)
[06/14 18:20:41     58s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M1 at (25.94, 93.60) (32.03, 93.66)
[06/14 18:20:41     58s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M1 at (51.03, 93.60) (53.94, 93.66)
[06/14 18:20:41     58s] addRing created 8 wires.
[06/14 18:20:41     58s] ViaGen created 207 vias, deleted 18 vias to avoid violation.
[06/14 18:20:41     58s] +--------+----------------+----------------+
[06/14 18:20:41     58s] |  Layer |     Created    |     Deleted    |
[06/14 18:20:41     58s] +--------+----------------+----------------+
[06/14 18:20:41     58s] |  VIA1  |       32       |        0       |
[06/14 18:20:41     58s] |  VIA2  |       32       |        0       |
[06/14 18:20:41     58s] |  VIA3  |       32       |        0       |
[06/14 18:20:41     58s] |  VIA4  |       32       |        0       |
[06/14 18:20:41     58s] |   M5   |        4       |       NA       |
[06/14 18:20:41     58s] |  VIA5  |       44       |        6       |
[06/14 18:20:41     58s] |   M6   |        4       |       NA       |
[06/14 18:20:41     58s] |  VIA6  |       15       |        6       |
[06/14 18:20:41     58s] |  VIA7  |       15       |        6       |
[06/14 18:20:41     58s] |  VIA8  |        5       |        0       |
[06/14 18:20:41     58s] +--------+----------------+----------------+
[06/14 18:20:41     58s] #% End addRing (date=06/14 18:20:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1187.2M, current mem=1187.2M)
[06/14 18:20:41     58s] <CMD> addStripe -nets {VDDH VSS} -direction vertical -layer M4 -width 0.2 -start_offset 1 -spacing 1 -set_to_set_distance 4 -power_domains pd_modb
[06/14 18:20:41     58s] #% Begin addStripe (date=06/14 18:20:41, mem=1187.2M)
[06/14 18:20:41     58s] 
[06/14 18:20:41     58s] Initialize fgc environment(mem: 1344.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.8M)
[06/14 18:20:41     58s] **WARN: (IMPPP-4033):	The net 'VDDH' is not a primary but secondary net of the power domain pd_modb.
[06/14 18:20:41     58s] Type 'man IMPPP-4033' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_29_83_2' was increased to (29.944000 83.599998) (32.071999 86.973999) because cell geometry (29.944000 86.914001) (32.071999 86.973999) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_29_83_2' was increased to (29.944000 83.570000) (32.071999 86.973999) because cell geometry (29.944000 83.570000) (32.071999 83.629997) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_29_76_1' was increased to (29.944000 76.912003) (32.071999 80.286003) because cell geometry (29.944000 80.225998) (32.071999 80.286003) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_29_76_1' was increased to (29.944000 76.882004) (32.071999 80.286003) because cell geometry (29.944000 76.882004) (32.071999 76.942001) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_29_70_0' was increased to (29.944000 70.223999) (32.071999 73.598000) because cell geometry (29.944000 73.538002) (32.071999 73.598000) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_29_70_0' was increased to (29.944000 70.194000) (32.071999 73.598000) because cell geometry (29.944000 70.194000) (32.071999 70.253998) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_44_73_8' was increased to (44.992001 73.568001) (47.119999 76.942001) because cell geometry (44.992001 76.882004) (47.119999 76.942001) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_44_73_8' was increased to (44.992001 73.538002) (47.119999 76.942001) because cell geometry (44.992001 73.538002) (47.119999 73.598000) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_34_73_3' was increased to (34.959999 73.568001) (37.088001 76.942001) because cell geometry (34.959999 76.882004) (37.088001 76.942001) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_34_73_3' was increased to (34.959999 73.538002) (37.088001 76.942001) because cell geometry (34.959999 73.538002) (37.088001 73.598000) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_39_70_5' was increased to (39.976002 70.223999) (42.104000 73.598000) because cell geometry (39.976002 73.538002) (42.104000 73.598000) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_39_70_5' was increased to (39.976002 70.194000) (42.104000 73.598000) because cell geometry (39.976002 70.194000) (42.104000 70.253998) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_44_80_9' was increased to (44.992001 80.255997) (47.119999 83.629997) because cell geometry (44.992001 83.570000) (47.119999 83.629997) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_44_80_9' was increased to (44.992001 80.225998) (47.119999 83.629997) because cell geometry (44.992001 80.225998) (47.119999 80.286003) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_39_83_7' was increased to (39.976002 83.599998) (42.104000 86.973999) because cell geometry (39.976002 86.914001) (42.104000 86.973999) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_39_83_7' was increased to (39.976002 83.570000) (42.104000 86.973999) because cell geometry (39.976002 83.570000) (42.104000 83.629997) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_39_76_6' was increased to (39.976002 76.912003) (42.104000 80.286003) because cell geometry (39.976002 80.225998) (42.104000 80.286003) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_39_76_6' was increased to (39.976002 76.882004) (42.104000 80.286003) because cell geometry (39.976002 76.882004) (42.104000 76.942001) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_34_80_4' was increased to (34.959999 80.255997) (37.088001 83.629997) because cell geometry (34.959999 83.570000) (37.088001 83.629997) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_34_80_4' was increased to (34.959999 80.225998) (37.088001 83.629997) because cell geometry (34.959999 80.225998) (37.088001 80.286003) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.8M)
[06/14 18:20:41     58s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.8M)
[06/14 18:20:41     58s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.8M)
[06/14 18:20:41     58s] Starting stripe generation ...
[06/14 18:20:41     58s] Non-Default Mode Option Settings :
[06/14 18:20:41     58s]   NONE
[06/14 18:20:41     58s] Stripe generation is complete.
[06/14 18:20:41     58s] vias are now being generated.
[06/14 18:20:41     58s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (30.94, 73.03) (30.98, 73.45).
[06/14 18:20:41     58s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (30.94, 73.68) (30.98, 74.03).
[06/14 18:20:41     58s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (30.94, 83.03) (30.98, 83.49).
[06/14 18:20:41     58s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (30.94, 83.71) (30.98, 84.03).
[06/14 18:20:41     58s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (43.03, 70.22) (43.14, 90.22)
[06/14 18:20:41     58s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (43.03, 70.22) (43.14, 90.22)
[06/14 18:20:41     58s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (43.03, 70.22) (43.14, 90.22)
[06/14 18:20:41     58s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (43.03, 70.22) (43.14, 90.22)
[06/14 18:20:41     58s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (43.03, 70.22) (43.14, 90.22)
[06/14 18:20:41     58s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (43.03, 70.22) (43.14, 90.22)
[06/14 18:20:41     58s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (46.94, 73.03) (46.98, 74.03).
[06/14 18:20:41     58s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (46.94, 83.03) (46.98, 84.03).
[06/14 18:20:41     58s] addStripe created 15 wires.
[06/14 18:20:41     58s] ViaGen created 260 vias, deleted 0 via to avoid violation.
[06/14 18:20:41     58s] +--------+----------------+----------------+
[06/14 18:20:41     58s] |  Layer |     Created    |     Deleted    |
[06/14 18:20:41     58s] +--------+----------------+----------------+
[06/14 18:20:41     58s] |  VIA1  |       60       |        0       |
[06/14 18:20:41     58s] |  VIA2  |       60       |        0       |
[06/14 18:20:41     58s] |  VIA3  |       60       |        0       |
[06/14 18:20:41     58s] |   M4   |       15       |       NA       |
[06/14 18:20:41     58s] |  VIA4  |       16       |        0       |
[06/14 18:20:41     58s] |  VIA5  |       16       |        0       |
[06/14 18:20:41     58s] |  VIA6  |       16       |        0       |
[06/14 18:20:41     58s] |  VIA7  |       16       |        0       |
[06/14 18:20:41     58s] |  VIA8  |       16       |        0       |
[06/14 18:20:41     58s] +--------+----------------+----------------+
[06/14 18:20:41     58s] #% End addStripe (date=06/14 18:20:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1187.3M, current mem=1187.3M)
[06/14 18:20:41     58s] <CMD> addStripe -nets {VDDH_gated_modb VSS} -direction horizontal -layer M3 -width 0.2 -start_offset 1 -spacing 1 -set_to_set_distance 4 -power_domains pd_modb
[06/14 18:20:41     58s] #% Begin addStripe (date=06/14 18:20:41, mem=1187.3M)
[06/14 18:20:41     58s] 
[06/14 18:20:41     58s] Initialize fgc environment(mem: 1344.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.9M)
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_29_83_2' was increased to (29.944000 83.599998) (32.071999 86.973999) because cell geometry (29.944000 86.914001) (32.071999 86.973999) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_29_83_2' was increased to (29.944000 83.570000) (32.071999 86.973999) because cell geometry (29.944000 83.570000) (32.071999 83.629997) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_29_76_1' was increased to (29.944000 76.912003) (32.071999 80.286003) because cell geometry (29.944000 80.225998) (32.071999 80.286003) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_29_76_1' was increased to (29.944000 76.882004) (32.071999 80.286003) because cell geometry (29.944000 76.882004) (32.071999 76.942001) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_29_70_0' was increased to (29.944000 70.223999) (32.071999 73.598000) because cell geometry (29.944000 73.538002) (32.071999 73.598000) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_44_73_8' was increased to (44.992001 73.568001) (47.119999 76.942001) because cell geometry (44.992001 76.882004) (47.119999 76.942001) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_44_73_8' was increased to (44.992001 73.538002) (47.119999 76.942001) because cell geometry (44.992001 73.538002) (47.119999 73.598000) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_34_73_3' was increased to (34.959999 73.568001) (37.088001 76.942001) because cell geometry (34.959999 76.882004) (37.088001 76.942001) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_34_73_3' was increased to (34.959999 73.538002) (37.088001 76.942001) because cell geometry (34.959999 73.538002) (37.088001 73.598000) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_39_70_5' was increased to (39.976002 70.223999) (42.104000 73.598000) because cell geometry (39.976002 73.538002) (42.104000 73.598000) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_44_80_9' was increased to (44.992001 80.255997) (47.119999 83.629997) because cell geometry (44.992001 83.570000) (47.119999 83.629997) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_44_80_9' was increased to (44.992001 80.225998) (47.119999 83.629997) because cell geometry (44.992001 80.225998) (47.119999 80.286003) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_39_83_7' was increased to (39.976002 83.599998) (42.104000 86.973999) because cell geometry (39.976002 86.914001) (42.104000 86.973999) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_39_83_7' was increased to (39.976002 83.570000) (42.104000 86.973999) because cell geometry (39.976002 83.570000) (42.104000 83.629997) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_39_76_6' was increased to (39.976002 76.912003) (42.104000 80.286003) because cell geometry (39.976002 80.225998) (42.104000 80.286003) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_39_76_6' was increased to (39.976002 76.882004) (42.104000 80.286003) because cell geometry (39.976002 76.882004) (42.104000 76.942001) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_34_80_4' was increased to (34.959999 80.255997) (37.088001 83.629997) because cell geometry (34.959999 83.570000) (37.088001 83.629997) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modb_1_HEADX2_HVT_34_80_4' was increased to (34.959999 80.225998) (37.088001 83.629997) because cell geometry (34.959999 80.225998) (37.088001 80.286003) was outside the original block boundary.
[06/14 18:20:41     58s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:41     58s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.9M)
[06/14 18:20:41     58s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.9M)
[06/14 18:20:41     58s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.9M)
[06/14 18:20:41     58s] Starting stripe generation ...
[06/14 18:20:41     58s] Non-Default Mode Option Settings :
[06/14 18:20:41     58s]   NONE
[06/14 18:20:41     58s] Stripe generation is complete.
[06/14 18:20:41     58s] vias are now being generated.
[06/14 18:20:41     58s] addStripe created 20 wires.
[06/14 18:20:41     58s] ViaGen created 75 vias, deleted 0 via to avoid violation.
[06/14 18:20:41     58s] +--------+----------------+----------------+
[06/14 18:20:41     58s] |  Layer |     Created    |     Deleted    |
[06/14 18:20:41     58s] +--------+----------------+----------------+
[06/14 18:20:41     58s] |   M3   |       20       |       NA       |
[06/14 18:20:41     58s] |  VIA3  |       35       |        0       |
[06/14 18:20:41     58s] |  VIA4  |       10       |        0       |
[06/14 18:20:41     58s] |  VIA5  |       10       |        0       |
[06/14 18:20:41     58s] |  VIA6  |       10       |        0       |
[06/14 18:20:41     58s] |  VIA7  |       10       |        0       |
[06/14 18:20:41     58s] +--------+----------------+----------------+
[06/14 18:20:41     58s] #% End addStripe (date=06/14 18:20:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1187.3M, current mem=1187.3M)
[06/14 18:20:41     58s] <CMD> sroute -connect secondaryPowerPin -powerDomains pd_modb
[06/14 18:20:41     58s] #% Begin sroute (date=06/14 18:20:41, mem=1187.3M)
[06/14 18:20:41     58s] **WARN: (IMPSR-4064):	sroute -connect { secondaryPowerPin } connects level shifter secondary power pins in the special nets. Specify the net name with option -secondaryPinNet. Ignore connecting level shifter secondary power pins for now.
[06/14 18:20:41     58s] *** Begin SPECIAL ROUTE on Wed Jun 14 18:20:41 2023 ***
[06/14 18:20:41     58s] SPECIAL ROUTE ran on directory: /home/amaso/common/Documents/ECE530/final_prj-530_alex_and_jie/apr/work
[06/14 18:20:41     58s] SPECIAL ROUTE ran on machine: mo.ece.pdx.edu (Linux 3.10.0-1160.88.1.el7.x86_64 Xeon 2.60Ghz)
[06/14 18:20:41     58s] 
[06/14 18:20:41     58s] Begin option processing ...
[06/14 18:20:41     58s] srouteConnectPowerBump set to false
[06/14 18:20:41     58s] routeSpecial set to true
[06/14 18:20:41     58s] srouteConnectBlockPin set to false
[06/14 18:20:41     58s] srouteConnectCorePin set to false
[06/14 18:20:41     58s] srouteConnectPadPin set to false
[06/14 18:20:41     58s] srouteConnectStripe set to false
[06/14 18:20:41     58s] srouteFollowCorePinEnd set to 3
[06/14 18:20:41     58s] srouteFollowPadPin set to false
[06/14 18:20:41     58s] srouteJogControl set to "preferWithChanges differentLayer"
[06/14 18:20:41     58s] sroutePadPinAllPorts set to true
[06/14 18:20:41     58s] sroutePowerDomain set to "pd_modb"
[06/14 18:20:41     58s] sroutePreserveExistingRoutes set to true
[06/14 18:20:41     58s] srouteRoutePowerBarPortOnBothDir set to true
[06/14 18:20:41     58s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2474.00 megs.
[06/14 18:20:41     58s] 
[06/14 18:20:41     58s] Reading DB technology information...
[06/14 18:20:42     58s] Finished reading DB technology information.
[06/14 18:20:42     58s] Reading floorplan and netlist information...
[06/14 18:20:42     58s] Finished reading floorplan and netlist information.
[06/14 18:20:42     59s] Read in 21 layers, 10 routing layers, 1 overlap layer
[06/14 18:20:42     59s] Read in 1050 macros, 32 used
[06/14 18:20:42     59s] Read in 107 components
[06/14 18:20:42     59s]   107 core components: 67 unplaced, 0 placed, 40 fixed
[06/14 18:20:42     59s] Read in 20 physical pins
[06/14 18:20:42     59s]   20 physical pins: 0 unplaced, 0 placed, 20 fixed
[06/14 18:20:42     59s] Read in 3 logical pins
[06/14 18:20:42     59s] Read in 20 nets
[06/14 18:20:42     59s] Read in 7 special nets, 5 routed
[06/14 18:20:42     59s] Read in 279 terminals
[06/14 18:20:42     59s] Begin power routing ...
[06/14 18:20:42     59s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (31.14, 84.40) (31.14, 84.51).
[06/14 18:20:42     59s] **WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
[06/14 18:20:42     59s] **WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
[06/14 18:20:42     59s] **WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
[06/14 18:20:42     59s] **WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
[06/14 18:20:42     59s]   Number of Core ports routed: 8  open: 1
[06/14 18:20:42     59s]   Number of Followpin connections: 8
[06/14 18:20:42     59s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2474.00 megs.
[06/14 18:20:42     59s] 
[06/14 18:20:42     59s] 
[06/14 18:20:42     59s] 
[06/14 18:20:42     59s]  Begin updating DB with routing results ...
[06/14 18:20:42     59s]  Updating DB with 20 io pins ...
[06/14 18:20:42     59s]  Updating DB with 0 via definition ...
[06/14 18:20:42     59s] sroute created 16 wires.
[06/14 18:20:42     59s] ViaGen created 40 vias, deleted 0 via to avoid violation.
[06/14 18:20:42     59s] +--------+----------------+----------------+
[06/14 18:20:42     59s] |  Layer |     Created    |     Deleted    |
[06/14 18:20:42     59s] +--------+----------------+----------------+
[06/14 18:20:42     59s] |   M1   |       12       |       NA       |
[06/14 18:20:42     59s] |  VIA1  |       10       |        0       |
[06/14 18:20:42     59s] |  VIA2  |       10       |        0       |
[06/14 18:20:42     59s] |  VIA3  |       10       |        0       |
[06/14 18:20:42     59s] |   M4   |        4       |       NA       |
[06/14 18:20:42     59s] |  VIA4  |        2       |        0       |
[06/14 18:20:42     59s] |  VIA5  |        2       |        0       |
[06/14 18:20:42     59s] |  VIA6  |        2       |        0       |
[06/14 18:20:42     59s] |  VIA7  |        2       |        0       |
[06/14 18:20:42     59s] |  VIA8  |        2       |        0       |
[06/14 18:20:42     59s] +--------+----------------+----------------+
[06/14 18:20:42     59s] #% End sroute (date=06/14 18:20:42, total cpu=0:00:00.8, real=0:00:01.0, peak res=1189.0M, current mem=1189.0M)
[06/14 18:20:42     59s] <CMD> deselect_obj -all
[06/14 18:20:42     59s] <CMD> select_obj pd_modc
[06/14 18:20:42     59s] <CMD> addRing -type block_rings -nets {VDDL VSS} -layer {top M5 left M6 bottom M5 right M6} -offset 1 -width 1 -spacing 1 -around power_domain
[06/14 18:20:42     59s] #% Begin addRing (date=06/14 18:20:42, mem=1189.0M)
[06/14 18:20:42     59s] 
[06/14 18:20:42     59s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1346.5M)
[06/14 18:20:42     59s] Ring generation is complete.
[06/14 18:20:42     59s] vias are now being generated.
[06/14 18:20:42     59s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (92.07, 77.03) (92.07, 78.03).
[06/14 18:20:42     59s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (92.07, 77.03) (92.07, 78.03).
[06/14 18:20:42     59s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (92.07, 87.03) (92.07, 88.03).
[06/14 18:20:42     59s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (92.07, 87.03) (92.07, 88.03).
[06/14 18:20:42     59s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (94.07, 71.03) (94.07, 72.03).
[06/14 18:20:42     59s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (94.07, 71.03) (94.07, 72.03).
[06/14 18:20:42     59s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (94.07, 71.03) (94.07, 72.03).
[06/14 18:20:42     59s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (94.07, 81.03) (94.07, 82.03).
[06/14 18:20:42     59s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (94.07, 81.03) (94.07, 82.03).
[06/14 18:20:42     59s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (94.07, 81.03) (94.07, 82.03).
[06/14 18:20:42     59s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (94.07, 91.03) (94.07, 92.03).
[06/14 18:20:42     59s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M1 at (66.07, 66.85) (72.03, 66.91)
[06/14 18:20:42     59s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M1 at (91.03, 66.85) (94.07, 66.91)
[06/14 18:20:42     59s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M1 at (66.07, 93.60) (72.03, 93.66)
[06/14 18:20:42     59s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M1 at (91.03, 93.60) (94.07, 93.66)
[06/14 18:20:42     59s] addRing created 8 wires.
[06/14 18:20:42     59s] ViaGen created 139 vias, deleted 14 vias to avoid violation.
[06/14 18:20:42     59s] +--------+----------------+----------------+
[06/14 18:20:42     59s] |  Layer |     Created    |     Deleted    |
[06/14 18:20:42     59s] +--------+----------------+----------------+
[06/14 18:20:42     59s] |  VIA1  |       18       |        0       |
[06/14 18:20:42     59s] |  VIA2  |       18       |        0       |
[06/14 18:20:42     59s] |  VIA3  |       18       |        0       |
[06/14 18:20:42     59s] |  VIA4  |       18       |        0       |
[06/14 18:20:42     59s] |   M5   |        4       |       NA       |
[06/14 18:20:42     59s] |  VIA5  |       32       |        4       |
[06/14 18:20:42     59s] |   M6   |        4       |       NA       |
[06/14 18:20:42     59s] |  VIA6  |       15       |        4       |
[06/14 18:20:42     59s] |  VIA7  |       15       |        4       |
[06/14 18:20:42     59s] |  VIA8  |        5       |        2       |
[06/14 18:20:42     59s] +--------+----------------+----------------+
[06/14 18:20:42     59s] #% End addRing (date=06/14 18:20:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1189.5M, current mem=1189.5M)
[06/14 18:20:42     59s] <CMD> addStripe -nets {VDDL VSS} -direction vertical -layer M4 -width 0.2 -start_offset 1 -spacing 1 -set_to_set_distance 4 -power_domains pd_modc
[06/14 18:20:42     59s] #% Begin addStripe (date=06/14 18:20:42, mem=1189.5M)
[06/14 18:20:42     59s] 
[06/14 18:20:42     59s] Initialize fgc environment(mem: 1347.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1347.1M)
[06/14 18:20:42     59s] **WARN: (IMPPP-4033):	The net 'VDDL' is not a primary but secondary net of the power domain pd_modc.
[06/14 18:20:42     59s] Type 'man IMPPP-4033' for more detail.
[06/14 18:20:42     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_85_73_8' was increased to (85.120003 73.568001) (87.248001 76.942001) because cell geometry (85.120003 76.882004) (87.248001 76.942001) was outside the original block boundary.
[06/14 18:20:42     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:42     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_85_73_8' was increased to (85.120003 73.538002) (87.248001 76.942001) because cell geometry (85.120003 73.538002) (87.248001 73.598000) was outside the original block boundary.
[06/14 18:20:42     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:42     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_75_73_3' was increased to (75.087997 73.568001) (77.216003 76.942001) because cell geometry (75.087997 76.882004) (77.216003 76.942001) was outside the original block boundary.
[06/14 18:20:42     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:42     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_75_73_3' was increased to (75.087997 73.538002) (77.216003 76.942001) because cell geometry (75.087997 73.538002) (77.216003 73.598000) was outside the original block boundary.
[06/14 18:20:42     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:42     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_70_70_0' was increased to (70.071999 70.223999) (72.199997 73.598000) because cell geometry (70.071999 73.538002) (72.199997 73.598000) was outside the original block boundary.
[06/14 18:20:42     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:42     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_70_70_0' was increased to (70.071999 70.194000) (72.199997 73.598000) because cell geometry (70.071999 70.194000) (72.199997 70.253998) was outside the original block boundary.
[06/14 18:20:42     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:42     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_80_70_5' was increased to (80.103996 70.223999) (82.232002 73.598000) because cell geometry (80.103996 73.538002) (82.232002 73.598000) was outside the original block boundary.
[06/14 18:20:42     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:42     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_80_70_5' was increased to (80.103996 70.194000) (82.232002 73.598000) because cell geometry (80.103996 70.194000) (82.232002 70.253998) was outside the original block boundary.
[06/14 18:20:42     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:42     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_85_80_9' was increased to (85.120003 80.255997) (87.248001 83.629997) because cell geometry (85.120003 83.570000) (87.248001 83.629997) was outside the original block boundary.
[06/14 18:20:42     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:42     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_85_80_9' was increased to (85.120003 80.225998) (87.248001 83.629997) because cell geometry (85.120003 80.225998) (87.248001 80.286003) was outside the original block boundary.
[06/14 18:20:42     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:42     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_80_83_7' was increased to (80.103996 83.599998) (82.232002 86.973999) because cell geometry (80.103996 86.914001) (82.232002 86.973999) was outside the original block boundary.
[06/14 18:20:42     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:42     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_80_83_7' was increased to (80.103996 83.570000) (82.232002 86.973999) because cell geometry (80.103996 83.570000) (82.232002 83.629997) was outside the original block boundary.
[06/14 18:20:42     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:42     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_80_76_6' was increased to (80.103996 76.912003) (82.232002 80.286003) because cell geometry (80.103996 80.225998) (82.232002 80.286003) was outside the original block boundary.
[06/14 18:20:42     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:42     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_80_76_6' was increased to (80.103996 76.882004) (82.232002 80.286003) because cell geometry (80.103996 76.882004) (82.232002 76.942001) was outside the original block boundary.
[06/14 18:20:42     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:42     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_75_80_4' was increased to (75.087997 80.255997) (77.216003 83.629997) because cell geometry (75.087997 83.570000) (77.216003 83.629997) was outside the original block boundary.
[06/14 18:20:42     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:42     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_75_80_4' was increased to (75.087997 80.225998) (77.216003 83.629997) because cell geometry (75.087997 80.225998) (77.216003 80.286003) was outside the original block boundary.
[06/14 18:20:42     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:42     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_70_83_2' was increased to (70.071999 83.599998) (72.199997 86.973999) because cell geometry (70.071999 86.914001) (72.199997 86.973999) was outside the original block boundary.
[06/14 18:20:42     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:42     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_70_83_2' was increased to (70.071999 83.570000) (72.199997 86.973999) because cell geometry (70.071999 83.570000) (72.199997 83.629997) was outside the original block boundary.
[06/14 18:20:42     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:42     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_70_76_1' was increased to (70.071999 76.912003) (72.199997 80.286003) because cell geometry (70.071999 80.225998) (72.199997 80.286003) was outside the original block boundary.
[06/14 18:20:42     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:42     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_70_76_1' was increased to (70.071999 76.882004) (72.199997 80.286003) because cell geometry (70.071999 76.882004) (72.199997 76.942001) was outside the original block boundary.
[06/14 18:20:42     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:42     59s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1347.1M)
[06/14 18:20:42     59s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1347.1M)
[06/14 18:20:42     59s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1347.1M)
[06/14 18:20:42     59s] Starting stripe generation ...
[06/14 18:20:42     59s] Non-Default Mode Option Settings :
[06/14 18:20:42     59s]   NONE
[06/14 18:20:42     59s] Stripe generation is complete.
[06/14 18:20:42     59s] vias are now being generated.
[06/14 18:20:42     59s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M7 at (71.27, 77.03) (71.27, 78.03).
[06/14 18:20:42     59s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M7 at (71.27, 77.03) (71.27, 78.03).
[06/14 18:20:42     59s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M7 at (71.27, 87.06) (71.27, 88.03).
[06/14 18:20:42     59s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M7 at (71.27, 87.06) (71.27, 88.03).
[06/14 18:20:42     59s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M7 at (83.27, 77.03) (83.27, 78.03).
[06/14 18:20:42     59s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M7 at (83.27, 77.03) (83.27, 78.03).
[06/14 18:20:42     59s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M7 at (83.27, 87.03) (83.27, 88.03).
[06/14 18:20:42     59s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M7 at (83.27, 87.03) (83.27, 88.03).
[06/14 18:20:42     59s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (87.07, 70.22) (87.27, 90.22)
[06/14 18:20:42     59s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (87.07, 70.22) (87.27, 90.22)
[06/14 18:20:42     59s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (87.07, 70.22) (87.27, 90.22)
[06/14 18:20:42     59s] addStripe created 15 wires.
[06/14 18:20:42     59s] ViaGen created 170 vias, deleted 0 via to avoid violation.
[06/14 18:20:42     59s] +--------+----------------+----------------+
[06/14 18:20:42     59s] |  Layer |     Created    |     Deleted    |
[06/14 18:20:42     59s] +--------+----------------+----------------+
[06/14 18:20:42     59s] |  VIA1  |       30       |        0       |
[06/14 18:20:42     59s] |  VIA2  |       30       |        0       |
[06/14 18:20:42     59s] |  VIA3  |       30       |        0       |
[06/14 18:20:42     59s] |   M4   |       15       |       NA       |
[06/14 18:20:42     59s] |  VIA4  |       16       |        0       |
[06/14 18:20:42     59s] |  VIA5  |       16       |        0       |
[06/14 18:20:42     59s] |  VIA6  |       16       |        0       |
[06/14 18:20:42     59s] |  VIA7  |       16       |        0       |
[06/14 18:20:42     59s] |  VIA8  |       16       |        0       |
[06/14 18:20:42     59s] +--------+----------------+----------------+
[06/14 18:20:43     59s] #% End addStripe (date=06/14 18:20:42, total cpu=0:00:00.1, real=0:00:01.0, peak res=1189.6M, current mem=1189.6M)
[06/14 18:20:43     59s] <CMD> addStripe -nets {VDDL_gated_modc VSS} -direction horizontal -layer M3 -width 0.2 -start_offset 1 -spacing 1 -set_to_set_distance 4 -power_domains pd_modc
[06/14 18:20:43     59s] #% Begin addStripe (date=06/14 18:20:43, mem=1189.6M)
[06/14 18:20:43     59s] 
[06/14 18:20:43     59s] Initialize fgc environment(mem: 1347.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1347.2M)
[06/14 18:20:43     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_85_73_8' was increased to (85.120003 73.568001) (87.248001 76.942001) because cell geometry (85.120003 76.882004) (87.248001 76.942001) was outside the original block boundary.
[06/14 18:20:43     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:43     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_85_73_8' was increased to (85.120003 73.538002) (87.248001 76.942001) because cell geometry (85.120003 73.538002) (87.248001 73.598000) was outside the original block boundary.
[06/14 18:20:43     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:43     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_75_73_3' was increased to (75.087997 73.568001) (77.216003 76.942001) because cell geometry (75.087997 76.882004) (77.216003 76.942001) was outside the original block boundary.
[06/14 18:20:43     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:43     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_75_73_3' was increased to (75.087997 73.538002) (77.216003 76.942001) because cell geometry (75.087997 73.538002) (77.216003 73.598000) was outside the original block boundary.
[06/14 18:20:43     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:43     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_70_70_0' was increased to (70.071999 70.223999) (72.199997 73.598000) because cell geometry (70.071999 73.538002) (72.199997 73.598000) was outside the original block boundary.
[06/14 18:20:43     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:43     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_80_70_5' was increased to (80.103996 70.223999) (82.232002 73.598000) because cell geometry (80.103996 73.538002) (82.232002 73.598000) was outside the original block boundary.
[06/14 18:20:43     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:43     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_85_80_9' was increased to (85.120003 80.255997) (87.248001 83.629997) because cell geometry (85.120003 83.570000) (87.248001 83.629997) was outside the original block boundary.
[06/14 18:20:43     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:43     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_85_80_9' was increased to (85.120003 80.225998) (87.248001 83.629997) because cell geometry (85.120003 80.225998) (87.248001 80.286003) was outside the original block boundary.
[06/14 18:20:43     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:43     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_80_83_7' was increased to (80.103996 83.599998) (82.232002 86.973999) because cell geometry (80.103996 86.914001) (82.232002 86.973999) was outside the original block boundary.
[06/14 18:20:43     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:43     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_80_83_7' was increased to (80.103996 83.570000) (82.232002 86.973999) because cell geometry (80.103996 83.570000) (82.232002 83.629997) was outside the original block boundary.
[06/14 18:20:43     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:43     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_80_76_6' was increased to (80.103996 76.912003) (82.232002 80.286003) because cell geometry (80.103996 80.225998) (82.232002 80.286003) was outside the original block boundary.
[06/14 18:20:43     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:43     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_80_76_6' was increased to (80.103996 76.882004) (82.232002 80.286003) because cell geometry (80.103996 76.882004) (82.232002 76.942001) was outside the original block boundary.
[06/14 18:20:43     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:43     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_75_80_4' was increased to (75.087997 80.255997) (77.216003 83.629997) because cell geometry (75.087997 83.570000) (77.216003 83.629997) was outside the original block boundary.
[06/14 18:20:43     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:43     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_75_80_4' was increased to (75.087997 80.225998) (77.216003 83.629997) because cell geometry (75.087997 80.225998) (77.216003 80.286003) was outside the original block boundary.
[06/14 18:20:43     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:43     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_70_83_2' was increased to (70.071999 83.599998) (72.199997 86.973999) because cell geometry (70.071999 86.914001) (72.199997 86.973999) was outside the original block boundary.
[06/14 18:20:43     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:43     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_70_83_2' was increased to (70.071999 83.570000) (72.199997 86.973999) because cell geometry (70.071999 83.570000) (72.199997 83.629997) was outside the original block boundary.
[06/14 18:20:43     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:43     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_70_76_1' was increased to (70.071999 76.912003) (72.199997 80.286003) because cell geometry (70.071999 80.225998) (72.199997 80.286003) was outside the original block boundary.
[06/14 18:20:43     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:43     59s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modc_1_HEADX2_HVT_70_76_1' was increased to (70.071999 76.882004) (72.199997 80.286003) because cell geometry (70.071999 76.882004) (72.199997 76.942001) was outside the original block boundary.
[06/14 18:20:43     59s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:43     59s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1347.2M)
[06/14 18:20:43     59s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1347.2M)
[06/14 18:20:43     59s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1347.2M)
[06/14 18:20:43     59s] Starting stripe generation ...
[06/14 18:20:43     59s] Non-Default Mode Option Settings :
[06/14 18:20:43     59s]   NONE
[06/14 18:20:43     59s] Stripe generation is complete.
[06/14 18:20:43     59s] vias are now being generated.
[06/14 18:20:43     59s] addStripe created 10 wires.
[06/14 18:20:43     59s] ViaGen created 75 vias, deleted 0 via to avoid violation.
[06/14 18:20:43     59s] +--------+----------------+----------------+
[06/14 18:20:43     59s] |  Layer |     Created    |     Deleted    |
[06/14 18:20:43     59s] +--------+----------------+----------------+
[06/14 18:20:43     59s] |   M3   |       10       |       NA       |
[06/14 18:20:43     59s] |  VIA3  |       35       |        0       |
[06/14 18:20:43     59s] |  VIA4  |       10       |        0       |
[06/14 18:20:43     59s] |  VIA5  |       10       |        0       |
[06/14 18:20:43     59s] |  VIA6  |       10       |        0       |
[06/14 18:20:43     59s] |  VIA7  |       10       |        0       |
[06/14 18:20:43     59s] +--------+----------------+----------------+
[06/14 18:20:43     59s] #% End addStripe (date=06/14 18:20:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=1189.6M, current mem=1189.6M)
[06/14 18:20:43     59s] <CMD> sroute -connect secondaryPowerPin -powerDomains pd_modc
[06/14 18:20:43     59s] #% Begin sroute (date=06/14 18:20:43, mem=1189.6M)
[06/14 18:20:43     59s] **WARN: (IMPSR-4064):	sroute -connect { secondaryPowerPin } connects level shifter secondary power pins in the special nets. Specify the net name with option -secondaryPinNet. Ignore connecting level shifter secondary power pins for now.
[06/14 18:20:43     59s] *** Begin SPECIAL ROUTE on Wed Jun 14 18:20:43 2023 ***
[06/14 18:20:43     59s] SPECIAL ROUTE ran on directory: /home/amaso/common/Documents/ECE530/final_prj-530_alex_and_jie/apr/work
[06/14 18:20:43     59s] SPECIAL ROUTE ran on machine: mo.ece.pdx.edu (Linux 3.10.0-1160.88.1.el7.x86_64 Xeon 2.60Ghz)
[06/14 18:20:43     59s] 
[06/14 18:20:43     59s] Begin option processing ...
[06/14 18:20:43     59s] srouteConnectPowerBump set to false
[06/14 18:20:43     59s] routeSpecial set to true
[06/14 18:20:43     59s] srouteConnectBlockPin set to false
[06/14 18:20:43     59s] srouteConnectCorePin set to false
[06/14 18:20:43     59s] srouteConnectPadPin set to false
[06/14 18:20:43     59s] srouteConnectStripe set to false
[06/14 18:20:43     59s] srouteFollowCorePinEnd set to 3
[06/14 18:20:43     59s] srouteFollowPadPin set to false
[06/14 18:20:43     59s] srouteJogControl set to "preferWithChanges differentLayer"
[06/14 18:20:43     59s] sroutePadPinAllPorts set to true
[06/14 18:20:43     59s] sroutePowerDomain set to "pd_modc"
[06/14 18:20:43     59s] sroutePreserveExistingRoutes set to true
[06/14 18:20:43     59s] srouteRoutePowerBarPortOnBothDir set to true
[06/14 18:20:43     59s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2474.00 megs.
[06/14 18:20:43     59s] 
[06/14 18:20:43     59s] Reading DB technology information...
[06/14 18:20:43     60s] Finished reading DB technology information.
[06/14 18:20:43     60s] Reading floorplan and netlist information...
[06/14 18:20:43     60s] Finished reading floorplan and netlist information.
[06/14 18:20:43     60s] Read in 21 layers, 10 routing layers, 1 overlap layer
[06/14 18:20:43     60s] Read in 1050 macros, 32 used
[06/14 18:20:43     60s] Read in 107 components
[06/14 18:20:43     60s]   107 core components: 67 unplaced, 0 placed, 40 fixed
[06/14 18:20:43     60s] Read in 20 physical pins
[06/14 18:20:43     60s]   20 physical pins: 0 unplaced, 0 placed, 20 fixed
[06/14 18:20:43     60s] Read in 3 logical pins
[06/14 18:20:43     60s] Read in 20 nets
[06/14 18:20:43     60s] Read in 7 special nets, 6 routed
[06/14 18:20:43     60s] Read in 279 terminals
[06/14 18:20:43     60s] Begin power routing ...
[06/14 18:20:43     60s] **WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
[06/14 18:20:43     60s] **WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
[06/14 18:20:43     60s] **WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
[06/14 18:20:43     60s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (71.27, 84.40) (71.27, 84.51).
[06/14 18:20:43     60s] **WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
[06/14 18:20:43     60s]   Number of Core ports routed: 9
[06/14 18:20:43     60s]   Number of Followpin connections: 9
[06/14 18:20:43     60s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2474.00 megs.
[06/14 18:20:43     60s] 
[06/14 18:20:43     60s] 
[06/14 18:20:43     60s] 
[06/14 18:20:43     60s]  Begin updating DB with routing results ...
[06/14 18:20:43     60s]  Updating DB with 20 io pins ...
[06/14 18:20:43     60s]  Updating DB with 3 via definition ...
[06/14 18:20:43     60s] 
sroute post-processing starts at Wed Jun 14 18:20:43 2023
The viaGen is rebuilding shadow vias for net VDDL.
[06/14 18:20:43     60s] sroute post-processing ends at Wed Jun 14 18:20:43 2023
sroute created 21 wires.
[06/14 18:20:43     60s] ViaGen created 37 vias, deleted 0 via to avoid violation.
[06/14 18:20:43     60s] +--------+----------------+----------------+
[06/14 18:20:43     60s] |  Layer |     Created    |     Deleted    |
[06/14 18:20:43     60s] +--------+----------------+----------------+
[06/14 18:20:43     60s] |   M1   |       19       |       NA       |
[06/14 18:20:43     60s] |  VIA1  |        9       |        0       |
[06/14 18:20:43     60s] |  VIA2  |        9       |        0       |
[06/14 18:20:43     60s] |  VIA3  |        9       |        0       |
[06/14 18:20:43     60s] |   M4   |        2       |       NA       |
[06/14 18:20:43     60s] |  VIA4  |        3       |        0       |
[06/14 18:20:43     60s] |  VIA5  |        3       |        0       |
[06/14 18:20:43     60s] |  VIA6  |        2       |        0       |
[06/14 18:20:43     60s] |  VIA7  |        2       |        0       |
[06/14 18:20:43     60s] +--------+----------------+----------------+
[06/14 18:20:44     60s] #% End sroute (date=06/14 18:20:43, total cpu=0:00:00.8, real=0:00:01.0, peak res=1189.6M, current mem=1187.6M)
[06/14 18:20:44     60s] <CMD> deselect_obj -all
[06/14 18:20:44     60s] <CMD> select_obj pd_modd
[06/14 18:20:44     60s] <CMD> addRing -type block_rings -nets {VDDL VSS} -layer {top M5 left M6 bottom M5 right M6} -offset 1 -width 1 -spacing 1 -around power_domain
[06/14 18:20:44     60s] #% Begin addRing (date=06/14 18:20:44, mem=1187.6M)
[06/14 18:20:44     60s] 
[06/14 18:20:44     60s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1345.1M)
[06/14 18:20:44     60s] Ring generation is complete.
[06/14 18:20:44     60s] vias are now being generated.
[06/14 18:20:44     60s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (92.07, 37.03) (92.07, 38.03).
[06/14 18:20:44     60s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (92.07, 37.03) (92.07, 38.03).
[06/14 18:20:44     60s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (92.07, 47.03) (92.07, 48.03).
[06/14 18:20:44     60s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (92.07, 47.03) (92.07, 48.03).
[06/14 18:20:44     60s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (94.07, 31.03) (94.07, 32.03).
[06/14 18:20:44     60s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (94.07, 31.03) (94.07, 32.03).
[06/14 18:20:44     60s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (94.07, 31.03) (94.07, 32.03).
[06/14 18:20:44     60s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (94.07, 41.03) (94.07, 42.03).
[06/14 18:20:44     60s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (94.07, 41.03) (94.07, 42.03).
[06/14 18:20:44     60s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (94.07, 41.03) (94.07, 42.03).
[06/14 18:20:44     60s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M8 at (94.07, 51.03) (94.07, 52.03).
[06/14 18:20:44     60s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M1 at (66.07, 26.72) (72.03, 26.78)
[06/14 18:20:44     60s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M1 at (91.03, 26.72) (94.07, 26.78)
[06/14 18:20:44     60s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M1 at (66.07, 53.47) (72.03, 53.53)
[06/14 18:20:44     60s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M5 & M1 at (91.03, 53.47) (94.07, 53.53)
[06/14 18:20:44     60s] addRing created 8 wires.
[06/14 18:20:44     60s] ViaGen created 139 vias, deleted 14 vias to avoid violation.
[06/14 18:20:44     60s] +--------+----------------+----------------+
[06/14 18:20:44     60s] |  Layer |     Created    |     Deleted    |
[06/14 18:20:44     60s] +--------+----------------+----------------+
[06/14 18:20:44     60s] |  VIA1  |       18       |        0       |
[06/14 18:20:44     60s] |  VIA2  |       18       |        0       |
[06/14 18:20:44     60s] |  VIA3  |       18       |        0       |
[06/14 18:20:44     60s] |  VIA4  |       18       |        0       |
[06/14 18:20:44     60s] |   M5   |        4       |       NA       |
[06/14 18:20:44     60s] |  VIA5  |       32       |        4       |
[06/14 18:20:44     60s] |   M6   |        4       |       NA       |
[06/14 18:20:44     60s] |  VIA6  |       15       |        4       |
[06/14 18:20:44     60s] |  VIA7  |       15       |        4       |
[06/14 18:20:44     60s] |  VIA8  |        5       |        2       |
[06/14 18:20:44     60s] +--------+----------------+----------------+
[06/14 18:20:44     60s] #% End addRing (date=06/14 18:20:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1187.7M, current mem=1187.7M)
[06/14 18:20:44     60s] <CMD> addStripe -nets {VDDL VSS} -direction vertical -layer M4 -width 0.2 -start_offset 1 -spacing 1 -set_to_set_distance 4 -power_domains pd_modd
[06/14 18:20:44     60s] #% Begin addStripe (date=06/14 18:20:44, mem=1187.7M)
[06/14 18:20:44     60s] 
[06/14 18:20:44     60s] Initialize fgc environment(mem: 1345.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1345.3M)
[06/14 18:20:44     60s] **WARN: (IMPPP-4033):	The net 'VDDL' is not a primary but secondary net of the power domain pd_modd.
[06/14 18:20:44     60s] Type 'man IMPPP-4033' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_43_7' was increased to (80.103996 43.472000) (82.232002 46.846001) because cell geometry (80.103996 46.785999) (82.232002 46.846001) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_43_7' was increased to (80.103996 43.442001) (82.232002 46.846001) because cell geometry (80.103996 43.442001) (82.232002 43.501999) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_43_2' was increased to (70.071999 43.472000) (72.199997 46.846001) because cell geometry (70.071999 46.785999) (72.199997 46.846001) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_43_2' was increased to (70.071999 43.442001) (72.199997 46.846001) because cell geometry (70.071999 43.442001) (72.199997 43.501999) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_85_40_9' was increased to (85.120003 40.127998) (87.248001 43.501999) because cell geometry (85.120003 43.442001) (87.248001 43.501999) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_85_40_9' was increased to (85.120003 40.098000) (87.248001 43.501999) because cell geometry (85.120003 40.098000) (87.248001 40.158001) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_85_33_8' was increased to (85.120003 33.439999) (87.248001 36.813999) because cell geometry (85.120003 36.754002) (87.248001 36.813999) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_85_33_8' was increased to (85.120003 33.410000) (87.248001 36.813999) because cell geometry (85.120003 33.410000) (87.248001 33.470001) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_36_6' was increased to (80.103996 36.784000) (82.232002 40.158001) because cell geometry (80.103996 40.098000) (82.232002 40.158001) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_36_6' was increased to (80.103996 36.754002) (82.232002 40.158001) because cell geometry (80.103996 36.754002) (82.232002 36.813999) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_30_5' was increased to (80.103996 30.096001) (82.232002 33.470001) because cell geometry (80.103996 33.410000) (82.232002 33.470001) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_30_5' was increased to (80.103996 30.066000) (82.232002 33.470001) because cell geometry (80.103996 30.066000) (82.232002 30.125999) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_75_40_4' was increased to (75.087997 40.127998) (77.216003 43.501999) because cell geometry (75.087997 43.442001) (77.216003 43.501999) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_75_40_4' was increased to (75.087997 40.098000) (77.216003 43.501999) because cell geometry (75.087997 40.098000) (77.216003 40.158001) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_75_33_3' was increased to (75.087997 33.439999) (77.216003 36.813999) because cell geometry (75.087997 36.754002) (77.216003 36.813999) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_75_33_3' was increased to (75.087997 33.410000) (77.216003 36.813999) because cell geometry (75.087997 33.410000) (77.216003 33.470001) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_36_1' was increased to (70.071999 36.784000) (72.199997 40.158001) because cell geometry (70.071999 40.098000) (72.199997 40.158001) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_36_1' was increased to (70.071999 36.754002) (72.199997 40.158001) because cell geometry (70.071999 36.754002) (72.199997 36.813999) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_30_0' was increased to (70.071999 30.096001) (72.199997 33.470001) because cell geometry (70.071999 33.410000) (72.199997 33.470001) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_30_0' was increased to (70.071999 30.066000) (72.199997 33.470001) because cell geometry (70.071999 30.066000) (72.199997 30.125999) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1345.3M)
[06/14 18:20:44     60s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1345.3M)
[06/14 18:20:44     60s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1345.3M)
[06/14 18:20:44     60s] Starting stripe generation ...
[06/14 18:20:44     60s] Non-Default Mode Option Settings :
[06/14 18:20:44     60s]   NONE
[06/14 18:20:44     60s] Stripe generation is complete.
[06/14 18:20:44     60s] vias are now being generated.
[06/14 18:20:44     60s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M7 at (71.27, 37.03) (71.27, 38.03).
[06/14 18:20:44     60s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M7 at (71.27, 37.03) (71.27, 38.03).
[06/14 18:20:44     60s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M7 at (71.27, 47.03) (71.27, 48.03).
[06/14 18:20:44     60s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M7 at (71.27, 47.03) (71.27, 48.03).
[06/14 18:20:44     60s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M7 at (83.27, 37.03) (83.27, 38.03).
[06/14 18:20:44     60s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M7 at (83.27, 37.03) (83.27, 38.03).
[06/14 18:20:44     60s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M7 at (83.27, 47.03) (83.27, 48.03).
[06/14 18:20:44     60s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M7 at (83.27, 47.03) (83.27, 48.03).
[06/14 18:20:44     60s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (87.07, 30.10) (87.27, 50.10)
[06/14 18:20:44     60s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (87.07, 30.10) (87.27, 50.10)
[06/14 18:20:44     60s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M4 & M8 at (87.07, 30.10) (87.27, 50.10)
[06/14 18:20:44     60s] addStripe created 15 wires.
[06/14 18:20:44     60s] ViaGen created 170 vias, deleted 0 via to avoid violation.
[06/14 18:20:44     60s] +--------+----------------+----------------+
[06/14 18:20:44     60s] |  Layer |     Created    |     Deleted    |
[06/14 18:20:44     60s] +--------+----------------+----------------+
[06/14 18:20:44     60s] |  VIA1  |       30       |        0       |
[06/14 18:20:44     60s] |  VIA2  |       30       |        0       |
[06/14 18:20:44     60s] |  VIA3  |       30       |        0       |
[06/14 18:20:44     60s] |   M4   |       15       |       NA       |
[06/14 18:20:44     60s] |  VIA4  |       16       |        0       |
[06/14 18:20:44     60s] |  VIA5  |       16       |        0       |
[06/14 18:20:44     60s] |  VIA6  |       16       |        0       |
[06/14 18:20:44     60s] |  VIA7  |       16       |        0       |
[06/14 18:20:44     60s] |  VIA8  |       16       |        0       |
[06/14 18:20:44     60s] +--------+----------------+----------------+
[06/14 18:20:44     60s] #% End addStripe (date=06/14 18:20:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1187.8M, current mem=1187.8M)
[06/14 18:20:44     60s] <CMD> addStripe -nets {VDDL_gated_modd VSS} -direction horizontal -layer M3 -width 0.2 -start_offset 1 -spacing 1 -set_to_set_distance 4 -power_domains pd_modd
[06/14 18:20:44     60s] #% Begin addStripe (date=06/14 18:20:44, mem=1187.8M)
[06/14 18:20:44     60s] 
[06/14 18:20:44     60s] Initialize fgc environment(mem: 1345.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1345.3M)
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_43_7' was increased to (80.103996 43.472000) (82.232002 46.846001) because cell geometry (80.103996 46.785999) (82.232002 46.846001) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_43_7' was increased to (80.103996 43.442001) (82.232002 46.846001) because cell geometry (80.103996 43.442001) (82.232002 43.501999) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_43_2' was increased to (70.071999 43.472000) (72.199997 46.846001) because cell geometry (70.071999 46.785999) (72.199997 46.846001) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_43_2' was increased to (70.071999 43.442001) (72.199997 46.846001) because cell geometry (70.071999 43.442001) (72.199997 43.501999) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_85_40_9' was increased to (85.120003 40.127998) (87.248001 43.501999) because cell geometry (85.120003 43.442001) (87.248001 43.501999) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_85_40_9' was increased to (85.120003 40.098000) (87.248001 43.501999) because cell geometry (85.120003 40.098000) (87.248001 40.158001) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_85_33_8' was increased to (85.120003 33.439999) (87.248001 36.813999) because cell geometry (85.120003 36.754002) (87.248001 36.813999) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_85_33_8' was increased to (85.120003 33.410000) (87.248001 36.813999) because cell geometry (85.120003 33.410000) (87.248001 33.470001) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_36_6' was increased to (80.103996 36.784000) (82.232002 40.158001) because cell geometry (80.103996 40.098000) (82.232002 40.158001) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_36_6' was increased to (80.103996 36.754002) (82.232002 40.158001) because cell geometry (80.103996 36.754002) (82.232002 36.813999) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_80_30_5' was increased to (80.103996 30.096001) (82.232002 33.470001) because cell geometry (80.103996 33.410000) (82.232002 33.470001) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_75_40_4' was increased to (75.087997 40.127998) (77.216003 43.501999) because cell geometry (75.087997 43.442001) (77.216003 43.501999) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_75_40_4' was increased to (75.087997 40.098000) (77.216003 43.501999) because cell geometry (75.087997 40.098000) (77.216003 40.158001) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_75_33_3' was increased to (75.087997 33.439999) (77.216003 36.813999) because cell geometry (75.087997 36.754002) (77.216003 36.813999) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_75_33_3' was increased to (75.087997 33.410000) (77.216003 36.813999) because cell geometry (75.087997 33.410000) (77.216003 33.470001) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_36_1' was increased to (70.071999 36.784000) (72.199997 40.158001) because cell geometry (70.071999 40.098000) (72.199997 40.158001) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_36_1' was increased to (70.071999 36.754002) (72.199997 40.158001) because cell geometry (70.071999 36.754002) (72.199997 36.813999) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] **WARN: (IMPPP-133):	The block boundary of instance 'psoI_pd_modd_1_HEADX2_HVT_70_30_0' was increased to (70.071999 30.096001) (72.199997 33.470001) because cell geometry (70.071999 33.410000) (72.199997 33.470001) was outside the original block boundary.
[06/14 18:20:44     60s] Type 'man IMPPP-133' for more detail.
[06/14 18:20:44     60s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1345.3M)
[06/14 18:20:44     60s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1345.3M)
[06/14 18:20:44     60s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1345.3M)
[06/14 18:20:44     60s] Starting stripe generation ...
[06/14 18:20:44     60s] Non-Default Mode Option Settings :
[06/14 18:20:44     60s]   NONE
[06/14 18:20:44     60s] Stripe generation is complete.
[06/14 18:20:44     60s] vias are now being generated.
[06/14 18:20:44     61s] addStripe created 10 wires.
[06/14 18:20:44     61s] ViaGen created 75 vias, deleted 0 via to avoid violation.
[06/14 18:20:44     61s] +--------+----------------+----------------+
[06/14 18:20:44     61s] |  Layer |     Created    |     Deleted    |
[06/14 18:20:44     61s] +--------+----------------+----------------+
[06/14 18:20:44     61s] |   M3   |       10       |       NA       |
[06/14 18:20:44     61s] |  VIA3  |       35       |        0       |
[06/14 18:20:44     61s] |  VIA4  |       10       |        0       |
[06/14 18:20:44     61s] |  VIA5  |       10       |        0       |
[06/14 18:20:44     61s] |  VIA6  |       10       |        0       |
[06/14 18:20:44     61s] |  VIA7  |       10       |        0       |
[06/14 18:20:44     61s] +--------+----------------+----------------+
[06/14 18:20:44     61s] #% End addStripe (date=06/14 18:20:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1187.8M, current mem=1187.8M)
[06/14 18:20:44     61s] <CMD> sroute -connect secondaryPowerPin -powerDomains pd_modd
[06/14 18:20:44     61s] #% Begin sroute (date=06/14 18:20:44, mem=1187.8M)
[06/14 18:20:44     61s] **WARN: (IMPSR-4064):	sroute -connect { secondaryPowerPin } connects level shifter secondary power pins in the special nets. Specify the net name with option -secondaryPinNet. Ignore connecting level shifter secondary power pins for now.
[06/14 18:20:44     61s] *** Begin SPECIAL ROUTE on Wed Jun 14 18:20:44 2023 ***
[06/14 18:20:44     61s] SPECIAL ROUTE ran on directory: /home/amaso/common/Documents/ECE530/final_prj-530_alex_and_jie/apr/work
[06/14 18:20:44     61s] SPECIAL ROUTE ran on machine: mo.ece.pdx.edu (Linux 3.10.0-1160.88.1.el7.x86_64 Xeon 2.60Ghz)
[06/14 18:20:44     61s] 
[06/14 18:20:44     61s] Begin option processing ...
[06/14 18:20:44     61s] srouteConnectPowerBump set to false
[06/14 18:20:44     61s] routeSpecial set to true
[06/14 18:20:44     61s] srouteConnectBlockPin set to false
[06/14 18:20:44     61s] srouteConnectCorePin set to false
[06/14 18:20:44     61s] srouteConnectPadPin set to false
[06/14 18:20:44     61s] srouteConnectStripe set to false
[06/14 18:20:44     61s] srouteFollowCorePinEnd set to 3
[06/14 18:20:44     61s] srouteFollowPadPin set to false
[06/14 18:20:44     61s] srouteJogControl set to "preferWithChanges differentLayer"
[06/14 18:20:44     61s] sroutePadPinAllPorts set to true
[06/14 18:20:44     61s] sroutePowerDomain set to "pd_modd"
[06/14 18:20:44     61s] sroutePreserveExistingRoutes set to true
[06/14 18:20:44     61s] srouteRoutePowerBarPortOnBothDir set to true
[06/14 18:20:44     61s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2474.00 megs.
[06/14 18:20:44     61s] 
[06/14 18:20:44     61s] Reading DB technology information...
[06/14 18:20:44     61s] Finished reading DB technology information.
[06/14 18:20:44     61s] Reading floorplan and netlist information...
[06/14 18:20:44     61s] Finished reading floorplan and netlist information.
[06/14 18:20:44     61s] Read in 21 layers, 10 routing layers, 1 overlap layer
[06/14 18:20:44     61s] Read in 1050 macros, 32 used
[06/14 18:20:44     61s] Read in 107 components
[06/14 18:20:44     61s]   107 core components: 67 unplaced, 0 placed, 40 fixed
[06/14 18:20:44     61s] Read in 20 physical pins
[06/14 18:20:44     61s]   20 physical pins: 0 unplaced, 0 placed, 20 fixed
[06/14 18:20:44     61s] Read in 3 logical pins
[06/14 18:20:44     61s] Read in 20 nets
[06/14 18:20:44     61s] Read in 7 special nets, 7 routed
[06/14 18:20:44     61s] Read in 279 terminals
[06/14 18:20:44     61s] Begin power routing ...
[06/14 18:20:44     61s] **WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
[06/14 18:20:44     61s] **WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
[06/14 18:20:44     61s] **WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
[06/14 18:20:44     61s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (71.27, 44.27) (71.27, 44.38).
[06/14 18:20:44     61s] **WARN: (IMPSR-473):	Cannot find any cell inside power domain. Check the dimensions of the power domain to enclose the lower lef corners of all the cells in it.
[06/14 18:20:45     61s]   Number of Core ports routed: 9
[06/14 18:20:45     61s]   Number of Followpin connections: 9
[06/14 18:20:45     61s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2474.00 megs.
[06/14 18:20:45     61s] 
[06/14 18:20:45     61s] 
[06/14 18:20:45     61s] 
[06/14 18:20:45     61s]  Begin updating DB with routing results ...
[06/14 18:20:45     61s]  Updating DB with 20 io pins ...
[06/14 18:20:45     61s]  Updating DB with 3 via definition ...
[06/14 18:20:45     61s] 
sroute post-processing starts at Wed Jun 14 18:20:45 2023
The viaGen is rebuilding shadow vias for net VDDL.
[06/14 18:20:45     61s] sroute post-processing ends at Wed Jun 14 18:20:45 2023
sroute created 21 wires.
[06/14 18:20:45     61s] ViaGen created 37 vias, deleted 0 via to avoid violation.
[06/14 18:20:45     61s] +--------+----------------+----------------+
[06/14 18:20:45     61s] |  Layer |     Created    |     Deleted    |
[06/14 18:20:45     61s] +--------+----------------+----------------+
[06/14 18:20:45     61s] |   M1   |       19       |       NA       |
[06/14 18:20:45     61s] |  VIA1  |        9       |        0       |
[06/14 18:20:45     61s] |  VIA2  |        9       |        0       |
[06/14 18:20:45     61s] |  VIA3  |        9       |        0       |
[06/14 18:20:45     61s] |   M4   |        2       |       NA       |
[06/14 18:20:45     61s] |  VIA4  |        3       |        0       |
[06/14 18:20:45     61s] |  VIA5  |        3       |        0       |
[06/14 18:20:45     61s] |  VIA6  |        2       |        0       |
[06/14 18:20:45     61s] |  VIA7  |        2       |        0       |
[06/14 18:20:45     61s] +--------+----------------+----------------+
[06/14 18:20:45     61s] #% End sroute (date=06/14 18:20:45, total cpu=0:00:00.7, real=0:00:01.0, peak res=1190.6M, current mem=1190.6M)
[06/14 18:20:45     61s] <CMD> deselect_obj -all
[06/14 18:21:22     70s] <CMD> fit
[06/14 18:21:31     72s] <CMD> setLayerPreference node_layer -isVisible 0
[06/14 18:21:34     72s] <CMD> setLayerPreference M3 -isVisible 1
[06/14 18:21:35     73s] <CMD> setLayerPreference M4 -isVisible 1
[06/14 18:21:37     73s] <CMD> setLayerPreference M5 -isVisible 1
[06/14 18:21:42     74s] <CMD> setLayerPreference M6 -isVisible 1
[06/14 18:21:57     77s] <CMD> setLayerPreference M3 -isVisible 0
[06/14 18:21:58     77s] <CMD> setLayerPreference M4 -isVisible 0
[06/14 18:21:59     78s] <CMD> setLayerPreference M5 -isVisible 0
[06/14 18:21:59     78s] <CMD> setLayerPreference M6 -isVisible 0
[06/14 18:22:03     79s] <CMD> setLayerPreference M7 -isVisible 1
[06/14 18:22:04     79s] <CMD> setLayerPreference M8 -isVisible 1
[06/14 18:22:06     79s] <CMD> setLayerPreference M9 -isVisible 1
[06/14 18:22:34     84s] <CMD> place_opt_design
[06/14 18:22:34     84s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[06/14 18:22:34     84s] *** Starting GigaPlace ***
[06/14 18:22:34     84s] **INFO: user set placement options
[06/14 18:22:34     84s] setPlaceMode -MXPBoundaryLevel 7 -MXPConstraintFile {} -MXPControlSetting 0 -MXPLogicHierAware 0 -MXPPreplaceSetting 5 -MXPRefineSetting 17 -place_global_place_io_pins false -timingDriven true
[06/14 18:22:34     84s] **INFO: user set opt options
[06/14 18:22:34     84s] #optDebug: fT-E <X 2 3 1 0>
[06/14 18:22:34     84s] OPERPROF: Starting DPlace-Init at level 1, MEM:1356.8M
[06/14 18:22:34     84s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:22:34     84s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:22:34     84s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:22:34     84s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:22:34     84s] z: 2, totalTracks: 1
[06/14 18:22:34     84s] z: 4, totalTracks: 1
[06/14 18:22:34     84s] z: 6, totalTracks: 1
[06/14 18:22:34     84s] z: 8, totalTracks: 1
[06/14 18:22:34     84s] #spOpts: N=32 mergeVia=F 
[06/14 18:22:34     84s] All LLGs are deleted
[06/14 18:22:34     84s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1360.1M
[06/14 18:22:34     84s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.002, MEM:1360.3M
[06/14 18:22:34     84s] Built tsite-size lookup (1), and llgObj-siteIdx map (4)
[06/14 18:22:34     84s] # Building Core llgBox search-tree for 5 Llgs.
[06/14 18:22:34     84s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1360.3M
[06/14 18:22:34     84s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1360.3M
[06/14 18:22:34     84s] Core basic site is unit
[06/14 18:22:34     84s] SiteArray: non-trimmed site array dimensions = 59 x 658
[06/14 18:22:34     84s] SiteArray: use 184,320 bytes
[06/14 18:22:34     84s] SiteArray: current memory after site array memory allocation 1360.5M
[06/14 18:22:34     84s] SiteArray: FP blocked sites are writable
[06/14 18:22:34     84s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:22:34     84s] SiteArray: use 12,288 bytes
[06/14 18:22:34     84s] SiteArray: current memory after site array memory allocation 1360.5M
[06/14 18:22:34     84s] SiteArray: FP blocked sites are writable
[06/14 18:22:34     84s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:22:34     84s] SiteArray: use 12,288 bytes
[06/14 18:22:34     84s] SiteArray: current memory after site array memory allocation 1360.5M
[06/14 18:22:34     84s] SiteArray: FP blocked sites are writable
[06/14 18:22:34     84s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:22:34     84s] SiteArray: use 12,288 bytes
[06/14 18:22:34     84s] SiteArray: current memory after site array memory allocation 1360.5M
[06/14 18:22:34     84s] SiteArray: FP blocked sites are writable
[06/14 18:22:34     84s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:22:34     84s] SiteArray: use 12,288 bytes
[06/14 18:22:34     84s] SiteArray: current memory after site array memory allocation 1360.5M
[06/14 18:22:34     84s] SiteArray: FP blocked sites are writable
[06/14 18:22:34     84s] PD pd_top has 0 placeable physical insts.
[06/14 18:22:34     84s] PD pd_moda has 0 placeable physical insts.
[06/14 18:22:34     84s] PD pd_modb has 0 placeable physical insts.
[06/14 18:22:34     84s] PD pd_modc has 0 placeable physical insts.
[06/14 18:22:34     84s] PD pd_modd has 0 placeable physical insts.
[06/14 18:22:34     84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 18:22:34     84s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1360.5M
[06/14 18:22:34     84s] Process 6501 wires and vias for routing blockage and capacity analysis
[06/14 18:22:34     84s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.012, MEM:1360.5M
[06/14 18:22:34     84s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1360.5M
[06/14 18:22:34     84s] Process 563 wires and vias for routing blockage and capacity analysis
[06/14 18:22:34     84s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1360.5M
[06/14 18:22:34     84s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1360.5M
[06/14 18:22:34     84s] Process 563 wires and vias for routing blockage and capacity analysis
[06/14 18:22:34     84s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1360.5M
[06/14 18:22:34     84s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1360.5M
[06/14 18:22:34     84s] Process 466 wires and vias for routing blockage and capacity analysis
[06/14 18:22:34     84s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1360.5M
[06/14 18:22:34     84s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1360.5M
[06/14 18:22:34     84s] Process 466 wires and vias for routing blockage and capacity analysis
[06/14 18:22:34     84s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1360.5M
[06/14 18:22:34     84s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.140, REAL:0.145, MEM:1360.5M
[06/14 18:22:34     84s] OPERPROF:     Starting CMU at level 3, MEM:1360.5M
[06/14 18:22:34     84s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1360.5M
[06/14 18:22:34     84s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.148, MEM:1360.5M
[06/14 18:22:34     84s] 
[06/14 18:22:34     84s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1360.7MB).
[06/14 18:22:34     84s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.168, MEM:1360.7M
[06/14 18:22:34     84s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1360.7M
[06/14 18:22:34     84s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1360.7M
[06/14 18:22:34     84s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1360.4M
[06/14 18:22:34     84s] All LLGs are deleted
[06/14 18:22:34     84s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1353.8M
[06/14 18:22:34     84s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1353.8M
[06/14 18:22:34     84s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.012, MEM:1353.8M
[06/14 18:22:34     84s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/14 18:22:34     84s] -place_design_floorplan_mode false         # bool, default=false
[06/14 18:22:34     84s] [check_scan_connected]: number of scan connected with missing definition = 15, number of scan = 15, number of sequential = 32, percentage of missing scan cell = 46.88% (15 / 32)
[06/14 18:22:34     84s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 46.88% flops. Placement and timing QoR can be severely impacted in this case!
[06/14 18:22:34     84s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[06/14 18:22:34     84s] no activity file in design. spp won't run.
[06/14 18:22:34     84s] ### Time Record (colorize_geometry) is installed.
[06/14 18:22:34     84s] #Start colorize_geometry on Wed Jun 14 18:22:34 2023
[06/14 18:22:34     84s] #
[06/14 18:22:34     84s] ### Time Record (Pre Callback) is installed.
[06/14 18:22:34     84s] ### Time Record (Pre Callback) is uninstalled.
[06/14 18:22:34     84s] ### Time Record (DB Import) is installed.
[06/14 18:22:34     84s] #WARNING (NRDB-976) The TRACK STEP 0.1520 for preferred direction tracks is smaller than the PITCH 0.3040 for LAYER M3. This will cause routability problems for NanoRoute.
[06/14 18:22:34     84s] #WARNING (NRDB-976) The TRACK STEP 0.1520 for preferred direction tracks is smaller than the PITCH 0.3040 for LAYER M4. This will cause routability problems for NanoRoute.
[06/14 18:22:34     84s] #WARNING (NRDB-976) The TRACK STEP 0.1520 for preferred direction tracks is smaller than the PITCH 0.6080 for LAYER M5. This will cause routability problems for NanoRoute.
[06/14 18:22:34     84s] #WARNING (NRDB-976) The TRACK STEP 0.1520 for preferred direction tracks is smaller than the PITCH 0.6080 for LAYER M6. This will cause routability problems for NanoRoute.
[06/14 18:22:34     84s] #WARNING (NRDB-976) The TRACK STEP 0.1520 for preferred direction tracks is smaller than the PITCH 1.2160 for LAYER M7. This will cause routability problems for NanoRoute.
[06/14 18:22:34     84s] #WARNING (NRDB-976) The TRACK STEP 0.1520 for preferred direction tracks is smaller than the PITCH 1.2160 for LAYER M8. This will cause routability problems for NanoRoute.
[06/14 18:22:34     84s] #WARNING (NRDB-976) The TRACK STEP 0.2280 for preferred direction tracks is smaller than the PITCH 2.4320 for LAYER M9. This will cause routability problems for NanoRoute.
[06/14 18:22:34     84s] ### Time Record (DB Import) is uninstalled.
[06/14 18:22:34     84s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 
[06/14 18:22:34     84s] ### Time Record (Post Callback) is installed.
[06/14 18:22:34     84s] ### Time Record (Post Callback) is uninstalled.
[06/14 18:22:34     84s] #Cpu time = 00:00:00
[06/14 18:22:34     84s] #Elapsed time = 00:00:00
[06/14 18:22:34     84s] #Increased memory = 1.67 (MB)
[06/14 18:22:34     84s] #Total memory = 1200.99 (MB)
[06/14 18:22:34     84s] #Peak memory = 1293.96 (MB)
[06/14 18:22:34     84s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Wed Jun 14 18:22:34 2023
[06/14 18:22:34     84s] #
[06/14 18:22:34     84s] ### Time Record (colorize_geometry) is uninstalled.
[06/14 18:22:34     84s] ### 
[06/14 18:22:34     84s] ###   Scalability Statistics
[06/14 18:22:34     84s] ### 
[06/14 18:22:34     84s] ### ------------------------+----------------+----------------+----------------+
[06/14 18:22:34     84s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[06/14 18:22:34     84s] ### ------------------------+----------------+----------------+----------------+
[06/14 18:22:34     84s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[06/14 18:22:34     84s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[06/14 18:22:34     84s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[06/14 18:22:34     84s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[06/14 18:22:34     84s] ### ------------------------+----------------+----------------+----------------+
[06/14 18:22:34     84s] ### 
[06/14 18:22:34     84s] ### Creating LA Mngr. totSessionCpu=0:01:25 mem=1356.3M
[06/14 18:22:34     84s] ### Creating LA Mngr, finished. totSessionCpu=0:01:25 mem=1356.3M
[06/14 18:22:34     84s] *** Start deleteBufferTree ***
[06/14 18:22:34     85s] Turning on -handlePartition option for MSV flow
[06/14 18:22:34     85s] Info: Detect buffers to remove automatically.
[06/14 18:22:34     85s] Analyzing netlist ...
[06/14 18:22:34     85s] 
[06/14 18:22:34     85s] Creating Lib Analyzer ...
[06/14 18:22:34     85s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[06/14 18:22:34     85s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[06/14 18:22:34     85s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT DELLN1X2_LVT DELLN1X2_RVT DELLN1X2_HVT NBUFFX16_RVT NBUFFX16_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN2X2_HVT DELLN3X2_LVT DELLN3X2_RVT DELLN3X2_HVT NBUFFX32_RVT NBUFFX32_HVT)
[06/14 18:22:34     85s] 
[06/14 18:22:35     85s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:26 mem=1396.4M
[06/14 18:22:35     85s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:26 mem=1396.4M
[06/14 18:22:35     85s] Creating Lib Analyzer, finished. 
[06/14 18:22:35     85s] ### Creating TopoMgr, started
[06/14 18:22:35     85s] ### Creating TopoMgr, finished
[06/14 18:22:36     86s] Updating netlist
[06/14 18:22:36     86s] AAE DB initialization (MEM=1498.74 CPU=0:00:00.3 REAL=0:00:00.0) 
[06/14 18:22:36     87s] Start AAE Lib Loading. (MEM=1498.84)
[06/14 18:22:37     87s] End AAE Lib Loading. (MEM=1548.87 CPU=0:00:00.3 Real=0:00:01.0)
[06/14 18:22:37     87s] 
[06/14 18:22:37     87s] *summary: 22 instances (buffers/inverters) removed
[06/14 18:22:37     87s] *** Finish deleteBufferTree (0:00:02.6) ***
[06/14 18:22:37     87s] Deleting Cell Server ...
[06/14 18:22:37     87s] Deleting Lib Analyzer.
[06/14 18:22:37     87s] Effort level <high> specified for tdgp_reg2reg_default path_group
[06/14 18:22:37     87s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1520.7M
[06/14 18:22:37     87s] Deleted 0 physical inst  (cell - / prefix -).
[06/14 18:22:37     87s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1520.7M
[06/14 18:22:37     87s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:22:37     87s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:22:37     87s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:22:37     87s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:22:37     87s] INFO: #ExclusiveGroups=0
[06/14 18:22:37     87s] INFO: There are no Exclusive Groups.
[06/14 18:22:37     87s] No user-set net weight.
[06/14 18:22:37     87s] Net fanout histogram:
[06/14 18:22:37     87s] 2		: 95 (61.7%) nets
[06/14 18:22:37     87s] 3		: 28 (18.2%) nets
[06/14 18:22:37     87s] 4     -	14	: 30 (19.5%) nets
[06/14 18:22:37     87s] 15    -	39	: 1 (0.6%) nets
[06/14 18:22:37     87s] 40    -	79	: 0 (0.0%) nets
[06/14 18:22:37     87s] 80    -	159	: 0 (0.0%) nets
[06/14 18:22:37     87s] 160   -	319	: 0 (0.0%) nets
[06/14 18:22:37     87s] 320   -	639	: 0 (0.0%) nets
[06/14 18:22:37     87s] 640   -	1279	: 0 (0.0%) nets
[06/14 18:22:37     87s] 1280  -	2559	: 0 (0.0%) nets
[06/14 18:22:37     87s] 2560  -	5119	: 0 (0.0%) nets
[06/14 18:22:37     87s] 5120+		: 0 (0.0%) nets
[06/14 18:22:37     87s] no activity file in design. spp won't run.
[06/14 18:22:37     87s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[06/14 18:22:37     87s] Scan chains were not defined.
[06/14 18:22:37     87s] z: 2, totalTracks: 1
[06/14 18:22:37     87s] z: 4, totalTracks: 1
[06/14 18:22:37     87s] z: 6, totalTracks: 1
[06/14 18:22:37     87s] z: 8, totalTracks: 1
[06/14 18:22:37     87s] #spOpts: N=32 minPadR=1.1 
[06/14 18:22:37     87s] #std cell=185 (40 fixed + 145 movable) #buf cell=4 #inv cell=28 #block=0 (0 floating + 0 preplaced)
[06/14 18:22:37     87s] #ioInst=0 #net=154 #term=515 #term/net=3.34, #fixedIo=0, #floatIo=0, #fixedPin=20, #floatPin=0
[06/14 18:22:37     87s] stdCell: 131 single + 54 double + 0 multi
[06/14 18:22:37     87s] Total standard cell length = 0.4147 (mm), area = 0.0009 (mm^2)
[06/14 18:22:37     87s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1523.6M
[06/14 18:22:37     87s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1523.6M
[06/14 18:22:37     87s] Core basic site is unit
[06/14 18:22:37     87s] SiteArray: non-trimmed site array dimensions = 59 x 658
[06/14 18:22:37     87s] SiteArray: use 184,320 bytes
[06/14 18:22:37     87s] SiteArray: current memory after site array memory allocation 1523.8M
[06/14 18:22:37     87s] SiteArray: FP blocked sites are writable
[06/14 18:22:37     87s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:22:37     87s] SiteArray: use 12,288 bytes
[06/14 18:22:37     87s] SiteArray: current memory after site array memory allocation 1523.8M
[06/14 18:22:37     87s] SiteArray: FP blocked sites are writable
[06/14 18:22:37     87s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:22:37     87s] SiteArray: use 12,288 bytes
[06/14 18:22:37     87s] SiteArray: current memory after site array memory allocation 1523.9M
[06/14 18:22:37     87s] SiteArray: FP blocked sites are writable
[06/14 18:22:37     87s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:22:37     87s] SiteArray: use 12,288 bytes
[06/14 18:22:37     87s] SiteArray: current memory after site array memory allocation 1523.9M
[06/14 18:22:37     87s] SiteArray: FP blocked sites are writable
[06/14 18:22:37     87s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:22:37     87s] SiteArray: use 12,288 bytes
[06/14 18:22:37     87s] SiteArray: current memory after site array memory allocation 1523.9M
[06/14 18:22:37     87s] SiteArray: FP blocked sites are writable
[06/14 18:22:37     87s] PD pd_top has 0 placeable physical insts.
[06/14 18:22:37     87s] PD pd_moda has 0 placeable physical insts.
[06/14 18:22:37     87s] PD pd_modb has 0 placeable physical insts.
[06/14 18:22:37     87s] PD pd_modc has 0 placeable physical insts.
[06/14 18:22:37     87s] PD pd_modd has 0 placeable physical insts.
[06/14 18:22:37     87s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 18:22:37     87s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1523.9M
[06/14 18:22:37     87s] Process 6501 wires and vias for routing blockage and capacity analysis
[06/14 18:22:37     87s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.010, MEM:1523.9M
[06/14 18:22:37     87s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1523.9M
[06/14 18:22:37     87s] Process 563 wires and vias for routing blockage and capacity analysis
[06/14 18:22:37     87s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1523.9M
[06/14 18:22:37     87s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1523.9M
[06/14 18:22:37     87s] Process 563 wires and vias for routing blockage and capacity analysis
[06/14 18:22:37     87s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.002, MEM:1523.9M
[06/14 18:22:37     87s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1523.9M
[06/14 18:22:37     87s] Process 466 wires and vias for routing blockage and capacity analysis
[06/14 18:22:37     87s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1523.9M
[06/14 18:22:37     87s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1523.9M
[06/14 18:22:37     87s] Process 466 wires and vias for routing blockage and capacity analysis
[06/14 18:22:37     87s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1523.9M
[06/14 18:22:37     87s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.150, REAL:0.145, MEM:1523.9M
[06/14 18:22:37     87s] 
[06/14 18:22:37     87s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.150, REAL:0.149, MEM:1523.9M
[06/14 18:22:37     87s] OPERPROF: Starting pre-place ADS at level 1, MEM:1523.9M
[06/14 18:22:37     87s] 
[06/14 18:22:37     87s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1523.9M
[06/14 18:22:37     87s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1523.9M
[06/14 18:22:37     87s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1523.9M
[06/14 18:22:37     87s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1523.9M
[06/14 18:22:37     87s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1523.9M
[06/14 18:22:37     87s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.010, REAL:0.002, MEM:1524.0M
[06/14 18:22:37     87s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1524.0M
[06/14 18:22:37     87s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.001, MEM:1524.0M
[06/14 18:22:37     87s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.003, MEM:1524.0M
[06/14 18:22:37     87s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.003, MEM:1524.0M
[06/14 18:22:37     87s] 
[06/14 18:22:37     87s] ADSU 0.087 -> 0.088. GS 13.376
[06/14 18:22:37     87s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.006, MEM:1524.0M
[06/14 18:22:37     87s] 
[06/14 18:22:37     87s] Average module density = 0.306.
[06/14 18:22:37     87s] Density for module 'pd_modd' = 0.478.
[06/14 18:22:37     87s]        = stdcell_area 375 sites (95 um^2) / alloc_area 784 sites (199 um^2).
[06/14 18:22:37     87s] Density for module 'pd_modc' = 0.467.
[06/14 18:22:37     87s]        = stdcell_area 366 sites (93 um^2) / alloc_area 784 sites (199 um^2).
[06/14 18:22:37     87s] Density for module 'pd_modb' = 0.459.
[06/14 18:22:37     87s]        = stdcell_area 360 sites (91 um^2) / alloc_area 784 sites (199 um^2).
[06/14 18:22:37     87s] Density for module 'pd_moda' = 0.473.
[06/14 18:22:37     87s]        = stdcell_area 371 sites (94 um^2) / alloc_area 784 sites (199 um^2).
[06/14 18:22:37     87s] Density for the rest of the design = 0.038.
[06/14 18:22:37     87s]        = stdcell_area 892 sites (227 um^2) / alloc_area 23737 sites (6033 um^2).
[06/14 18:22:37     87s] Density for the design = 0.088.
[06/14 18:22:37     87s]        = stdcell_area 2364 sites (601 um^2) / alloc_area 26875 sites (6830 um^2).
[06/14 18:22:37     87s] Pin Density = 0.01327.
[06/14 18:22:37     87s]             = total # of pins 515 / total area 38822.
[06/14 18:22:37     87s] OPERPROF: Starting spMPad at level 1, MEM:1524.0M
[06/14 18:22:37     87s] OPERPROF:   Starting spContextMPad at level 2, MEM:1524.0M
[06/14 18:22:37     87s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1524.0M
[06/14 18:22:37     87s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1524.0M
[06/14 18:22:37     87s] 
[06/14 18:22:37     87s] 
[06/14 18:22:37     87s] Initial padding reaches pin density 0.406 for pd_modd
[06/14 18:22:37     87s] InitPadU 0.478 -> 0.543 for pd_modd
[06/14 18:22:37     87s] Initial padding reaches pin density 0.340 for pd_modc
[06/14 18:22:37     87s] InitPadU 0.467 -> 0.575 for pd_modc
[06/14 18:22:37     87s] Initial padding reaches pin density 0.344 for pd_modb
[06/14 18:22:37     87s] InitPadU 0.459 -> 0.561 for pd_modb
[06/14 18:22:37     87s] Initial padding reaches pin density 0.343 for pd_moda
[06/14 18:22:37     87s] InitPadU 0.473 -> 0.549 for pd_moda
[06/14 18:22:37     87s] Initial padding reaches pin density 0.344 for top
[06/14 18:22:37     87s] InitPadU 0.038 -> 0.043 for top
[06/14 18:22:37     87s] 
[06/14 18:22:37     87s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1524.0M
[06/14 18:22:37     87s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1524.0M
[06/14 18:22:37     87s] === lastAutoLevel = 7 
[06/14 18:22:37     87s] Init WL Bound For Global Placement... 
[06/14 18:22:37     87s] OPERPROF: Starting spInitNetWt at level 1, MEM:1524.0M
[06/14 18:22:37     87s] 0 delay mode for cte enabled initNetWt.
[06/14 18:22:37     87s] no activity file in design. spp won't run.
[06/14 18:22:37     87s] [spp] 0
[06/14 18:22:37     87s] [adp] 0:1:1:3
[06/14 18:22:37     87s] 0 delay mode for cte disabled initNetWt.
[06/14 18:22:37     87s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.130, REAL:0.118, MEM:1526.7M
[06/14 18:22:37     87s] Clock gating cells determined by native netlist tracing.
[06/14 18:22:37     87s] no activity file in design. spp won't run.
[06/14 18:22:37     87s] no activity file in design. spp won't run.
[06/14 18:22:37     87s] OPERPROF: Starting npMain at level 1, MEM:1526.7M
[06/14 18:22:37     87s] OPERPROF:   Starting npPlace at level 2, MEM:1527.4M
[06/14 18:22:37     87s] Iteration  1: Total net bbox = 2.590e+03 (1.75e+03 8.43e+02)
[06/14 18:22:37     87s]               Est.  stn bbox = 3.102e+03 (2.10e+03 1.00e+03)
[06/14 18:22:37     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1529.1M
[06/14 18:22:37     87s] Iteration  2: Total net bbox = 2.590e+03 (1.75e+03 8.43e+02)
[06/14 18:22:37     87s]               Est.  stn bbox = 3.102e+03 (2.10e+03 1.00e+03)
[06/14 18:22:37     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1529.1M
[06/14 18:22:37     87s] OPERPROF:     Starting InitSKP at level 3, MEM:1530.6M
[06/14 18:22:39     90s] *** Finished SKP initialization (cpu=0:00:02.3, real=0:00:02.0)***
[06/14 18:22:39     90s] OPERPROF:     Finished InitSKP at level 3, CPU:2.320, REAL:2.317, MEM:1595.9M
[06/14 18:22:39     90s] 
[06/14 18:22:39     90s] Active views After View pruning: 
[06/14 18:22:39     90s] test_worst_scenario
[06/14 18:22:40     90s] Iteration  3: Total net bbox = 2.205e+03 (1.45e+03 7.51e+02)
[06/14 18:22:40     90s]               Est.  stn bbox = 2.746e+03 (1.82e+03 9.28e+02)
[06/14 18:22:40     90s]               cpu = 0:00:02.4 real = 0:00:03.0 mem = 1572.8M
[06/14 18:22:40     90s] Iteration  4: Total net bbox = 3.022e+03 (1.87e+03 1.15e+03)
[06/14 18:22:40     90s]               Est.  stn bbox = 3.653e+03 (2.28e+03 1.37e+03)
[06/14 18:22:40     90s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1573.3M
[06/14 18:22:40     90s] Iteration  5: Total net bbox = 3.022e+03 (1.87e+03 1.15e+03)
[06/14 18:22:40     90s]               Est.  stn bbox = 3.653e+03 (2.28e+03 1.37e+03)
[06/14 18:22:40     90s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1573.3M
[06/14 18:22:40     90s] OPERPROF:   Finished npPlace at level 2, CPU:2.470, REAL:2.469, MEM:1571.5M
[06/14 18:22:40     90s] OPERPROF: Finished npMain at level 1, CPU:2.470, REAL:2.476, MEM:1567.6M
[06/14 18:22:40     90s] OPERPROF: Starting npMain at level 1, MEM:1567.6M
[06/14 18:22:40     90s] OPERPROF:   Starting npPlace at level 2, MEM:1567.6M
[06/14 18:22:40     90s] Iteration  6: Total net bbox = 3.236e+03 (1.95e+03 1.29e+03)
[06/14 18:22:40     90s]               Est.  stn bbox = 3.876e+03 (2.36e+03 1.52e+03)
[06/14 18:22:40     90s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1569.5M
[06/14 18:22:40     90s] OPERPROF:   Finished npPlace at level 2, CPU:0.120, REAL:0.125, MEM:1567.8M
[06/14 18:22:40     90s] OPERPROF: Finished npMain at level 1, CPU:0.130, REAL:0.132, MEM:1567.8M
[06/14 18:22:40     90s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1567.8M
[06/14 18:22:40     90s] Starting Early Global Route rough congestion estimation: mem = 1567.8M
[06/14 18:22:40     90s] (I)       Started Loading and Dumping File ( Curr Mem: 1568.84 MB )
[06/14 18:22:40     90s] (I)       Reading DB...
[06/14 18:22:40     90s] (I)       Read data from FE... (mem=1607.5M)
[06/14 18:22:40     90s] (I)       Read nodes and places... (mem=1607.5M)
[06/14 18:22:40     90s] (I)       Done Read nodes and places (cpu=0.000s, mem=1607.5M)
[06/14 18:22:40     90s] (I)       Read nets... (mem=1607.5M)
[06/14 18:22:40     90s] (I)       Done Read nets (cpu=0.010s, mem=1607.5M)
[06/14 18:22:40     90s] (I)       Done Read data from FE (cpu=0.010s, mem=1607.5M)
[06/14 18:22:40     90s] (I)       before initializing RouteDB syMemory usage = 1568.9 MB
[06/14 18:22:40     90s] (I)       Print mode             : 2
[06/14 18:22:40     90s] (I)       Stop if highly congested: false
[06/14 18:22:40     90s] (I)       Honor MSV route constraint: false
[06/14 18:22:40     90s] (I)       Maximum routing layer  : 127
[06/14 18:22:40     90s] (I)       Minimum routing layer  : 2
[06/14 18:22:40     90s] (I)       Supply scale factor H  : 1.00
[06/14 18:22:40     90s] (I)       Supply scale factor V  : 1.00
[06/14 18:22:40     90s] (I)       Tracks used by clock wire: 0
[06/14 18:22:40     90s] (I)       Reverse direction      : 
[06/14 18:22:40     90s] (I)       Honor partition pin guides: true
[06/14 18:22:40     90s] (I)       Route selected nets only: false
[06/14 18:22:40     90s] (I)       Route secondary PG pins: false
[06/14 18:22:40     90s] (I)       Second PG max fanout   : 2147483647
[06/14 18:22:40     90s] (I)       Assign partition pins  : false
[06/14 18:22:40     90s] (I)       Support large GCell    : true
[06/14 18:22:40     90s] (I)       Number of rows per GCell: 4
[06/14 18:22:40     90s] (I)       Max num rows per GCell : 32
[06/14 18:22:40     90s] (I)       Apply function for special wires: true
[06/14 18:22:40     90s] (I)       Layer by layer blockage reading: true
[06/14 18:22:40     90s] (I)       Offset calculation fix : true
[06/14 18:22:40     90s] (I)       Route stripe layer range: 
[06/14 18:22:40     90s] (I)       Honor partition fences : 
[06/14 18:22:40     90s] (I)       Honor partition pin    : 
[06/14 18:22:40     90s] (I)       Honor partition fences with feedthrough: 
[06/14 18:22:40     90s] (I)       Counted 7481 PG shapes. We will not process PG shapes layer by layer.
[06/14 18:22:40     90s] (I)       Use row-based GCell size
[06/14 18:22:40     90s] (I)       Use row-based GCell align
[06/14 18:22:40     90s] (I)       GCell unit size   : 1672
[06/14 18:22:40     90s] (I)       GCell multiplier  : 4
[06/14 18:22:40     90s] (I)       GCell row height  : 1672
[06/14 18:22:40     90s] (I)       Actual row height : 1672
[06/14 18:22:40     90s] (I)       GCell align ref   : 10032 10032
[06/14 18:22:40     90s] [NR-eGR] Track table information for default rule: 
[06/14 18:22:40     90s] [NR-eGR] M1 has no routable track
[06/14 18:22:40     90s] [NR-eGR] M2 has single uniform track structure
[06/14 18:22:40     90s] [NR-eGR] M3 has single uniform track structure
[06/14 18:22:40     90s] [NR-eGR] M4 has single uniform track structure
[06/14 18:22:40     90s] [NR-eGR] M5 has single uniform track structure
[06/14 18:22:40     90s] [NR-eGR] M6 has single uniform track structure
[06/14 18:22:40     90s] [NR-eGR] M7 has single uniform track structure
[06/14 18:22:40     90s] [NR-eGR] M8 has single uniform track structure
[06/14 18:22:40     90s] [NR-eGR] M9 has single uniform track structure
[06/14 18:22:40     90s] [NR-eGR] MRDL has single uniform track structure
[06/14 18:22:40     90s] (I)       ===========================================================================
[06/14 18:22:40     90s] (I)       == Report All Rule Vias ==
[06/14 18:22:40     90s] (I)       ===========================================================================
[06/14 18:22:40     90s] (I)        Via Rule : (Default)
[06/14 18:22:40     90s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/14 18:22:40     90s] (I)       ---------------------------------------------------------------------------
[06/14 18:22:40     90s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[06/14 18:22:40     90s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[06/14 18:22:40     90s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[06/14 18:22:40     90s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[06/14 18:22:40     90s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[06/14 18:22:40     90s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[06/14 18:22:40     90s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[06/14 18:22:40     90s] (I)        8   44 : VIA89                      43 : VIA89_C                  
[06/14 18:22:40     90s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[06/14 18:22:40     90s] (I)       10    0 : ---                         0 : ---                      
[06/14 18:22:40     90s] (I)       ===========================================================================
[06/14 18:22:40     90s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1568.86 MB )
[06/14 18:22:40     90s] [NR-eGR] Read 12716 PG shapes
[06/14 18:22:40     90s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] [NR-eGR] #Routing Blockages  : 0
[06/14 18:22:40     90s] [NR-eGR] #Instance Blockages : 0
[06/14 18:22:40     90s] [NR-eGR] #PG Blockages       : 12716
[06/14 18:22:40     90s] [NR-eGR] #Bump Blockages     : 0
[06/14 18:22:40     90s] [NR-eGR] #Boundary Blockages : 0
[06/14 18:22:40     90s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/14 18:22:40     90s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/14 18:22:40     90s] (I)       readDataFromPlaceDB
[06/14 18:22:40     90s] (I)       Read net information..
[06/14 18:22:40     90s] [NR-eGR] Read numTotalNets=154  numIgnoredNets=0
[06/14 18:22:40     90s] (I)       Read testcase time = 0.000 seconds
[06/14 18:22:40     90s] 
[06/14 18:22:40     90s] (I)       early_global_route_priority property id does not exist.
[06/14 18:22:40     90s] (I)       Start initializing grid graph
[06/14 18:22:40     90s] (I)       End initializing grid graph
[06/14 18:22:40     90s] (I)       Model blockages into capacity
[06/14 18:22:40     90s] (I)       Read Num Blocks=12716  Num Prerouted Wires=0  Num CS=0
[06/14 18:22:40     90s] (I)       Started Modeling ( Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       Started Modeling Layer 1 ( Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       Started Modeling Layer 2 ( Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       Layer 1 (V) : #blockages 1880 : #preroutes 0
[06/14 18:22:40     90s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       Started Modeling Layer 3 ( Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       Layer 2 (H) : #blockages 2084 : #preroutes 0
[06/14 18:22:40     90s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       Started Modeling Layer 4 ( Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       Layer 3 (V) : #blockages 1988 : #preroutes 0
[06/14 18:22:40     90s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       Started Modeling Layer 5 ( Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       Layer 4 (H) : #blockages 1712 : #preroutes 0
[06/14 18:22:40     90s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       Started Modeling Layer 6 ( Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       Layer 5 (V) : #blockages 1650 : #preroutes 0
[06/14 18:22:40     90s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       Started Modeling Layer 7 ( Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       Layer 6 (H) : #blockages 1540 : #preroutes 0
[06/14 18:22:40     90s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       Started Modeling Layer 8 ( Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       Layer 7 (V) : #blockages 1322 : #preroutes 0
[06/14 18:22:40     90s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       Started Modeling Layer 9 ( Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       Layer 8 (H) : #blockages 540 : #preroutes 0
[06/14 18:22:40     90s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       Started Modeling Layer 10 ( Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[06/14 18:22:40     90s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       -- layer congestion ratio --
[06/14 18:22:40     90s] (I)       Layer 1 : 0.100000
[06/14 18:22:40     90s] (I)       Layer 2 : 0.700000
[06/14 18:22:40     90s] (I)       Layer 3 : 0.700000
[06/14 18:22:40     90s] (I)       Layer 4 : 0.700000
[06/14 18:22:40     90s] (I)       Layer 5 : 0.700000
[06/14 18:22:40     90s] (I)       Layer 6 : 0.700000
[06/14 18:22:40     90s] (I)       Layer 7 : 0.700000
[06/14 18:22:40     90s] (I)       Layer 8 : 0.700000
[06/14 18:22:40     90s] (I)       Layer 9 : 0.700000
[06/14 18:22:40     90s] (I)       Layer 10 : 0.700000
[06/14 18:22:40     90s] (I)       ----------------------------
[06/14 18:22:40     90s] (I)       Number of ignored nets = 0
[06/14 18:22:40     90s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 18:22:40     90s] (I)       Number of clock nets = 1.  Ignored: No
[06/14 18:22:40     90s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 18:22:40     90s] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 18:22:40     90s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 18:22:40     90s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 18:22:40     90s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 18:22:40     90s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 18:22:40     90s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 18:22:40     90s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/14 18:22:40     90s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1569.3 MB
[06/14 18:22:40     90s] (I)       Ndr track 0 does not exist
[06/14 18:22:40     90s] (I)       Layer1  viaCost=300.00
[06/14 18:22:40     90s] (I)       Layer2  viaCost=300.00
[06/14 18:22:40     90s] (I)       Layer3  viaCost=100.00
[06/14 18:22:40     90s] (I)       Layer4  viaCost=300.00
[06/14 18:22:40     90s] (I)       Layer5  viaCost=100.00
[06/14 18:22:40     90s] (I)       Layer6  viaCost=300.00
[06/14 18:22:40     90s] (I)       Layer7  viaCost=100.00
[06/14 18:22:40     90s] (I)       Layer8  viaCost=200.00
[06/14 18:22:40     90s] (I)       Layer9  viaCost=900.00
[06/14 18:22:40     90s] (I)       ---------------------Grid Graph Info--------------------
[06/14 18:22:40     90s] (I)       Routing area        : (0, 0) - (120080, 120080)
[06/14 18:22:40     90s] (I)       Core area           : (10032, 10032) - (110048, 110048)
[06/14 18:22:40     90s] (I)       Site width          :   152  (dbu)
[06/14 18:22:40     90s] (I)       Row height          :  1672  (dbu)
[06/14 18:22:40     90s] (I)       GCell row height    :  1672  (dbu)
[06/14 18:22:40     90s] (I)       GCell width         :  6688  (dbu)
[06/14 18:22:40     90s] (I)       GCell height        :  6688  (dbu)
[06/14 18:22:40     90s] (I)       Grid                :    18    18    10
[06/14 18:22:40     90s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/14 18:22:40     90s] (I)       Vertical capacity   :     0  6688     0  6688     0  6688     0  6688     0  6688
[06/14 18:22:40     90s] (I)       Horizontal capacity :     0     0  6688     0  6688     0  6688     0  6688     0
[06/14 18:22:40     90s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[06/14 18:22:40     90s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[06/14 18:22:40     90s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[06/14 18:22:40     90s] (I)       Default pitch size  :   100   152   152   152   152   152   152   152   228  4864
[06/14 18:22:40     90s] (I)       First track coord   :     0   152   152   152   152   152   152   152   152  5016
[06/14 18:22:40     90s] (I)       Num tracks per GCell: 66.88 44.00 44.00 44.00 44.00 44.00 44.00 44.00 29.33  1.38
[06/14 18:22:40     90s] (I)       Total num of tracks :     0   789   789   789   789   789   789   789   526    24
[06/14 18:22:40     90s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/14 18:22:40     90s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/14 18:22:40     90s] (I)       --------------------------------------------------------
[06/14 18:22:40     90s] 
[06/14 18:22:40     90s] [NR-eGR] ============ Routing rule table ============
[06/14 18:22:40     90s] [NR-eGR] Rule id: 0  Nets: 154 
[06/14 18:22:40     90s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/14 18:22:40     90s] (I)       Pitch:  L1=100  L2=152  L3=152  L4=152  L5=152  L6=152  L7=152  L8=152  L9=228  L10=4864
[06/14 18:22:40     90s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/14 18:22:40     90s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/14 18:22:40     90s] [NR-eGR] ========================================
[06/14 18:22:40     90s] [NR-eGR] 
[06/14 18:22:40     90s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/14 18:22:40     90s] (I)       blocked tracks on layer2 : = 3244 / 14202 (22.84%)
[06/14 18:22:40     90s] (I)       blocked tracks on layer3 : = 1264 / 14202 (8.90%)
[06/14 18:22:40     90s] (I)       blocked tracks on layer4 : = 3304 / 14202 (23.26%)
[06/14 18:22:40     90s] (I)       blocked tracks on layer5 : = 1771 / 14202 (12.47%)
[06/14 18:22:40     90s] (I)       blocked tracks on layer6 : = 3242 / 14202 (22.83%)
[06/14 18:22:40     90s] (I)       blocked tracks on layer7 : = 1632 / 14202 (11.49%)
[06/14 18:22:40     90s] (I)       blocked tracks on layer8 : = 4994 / 14202 (35.16%)
[06/14 18:22:40     90s] (I)       blocked tracks on layer9 : = 3392 / 9468 (35.83%)
[06/14 18:22:40     90s] (I)       blocked tracks on layer10 : = 0 / 432 (0.00%)
[06/14 18:22:40     90s] (I)       After initializing earlyGlobalRoute syMemory usage = 1569.3 MB
[06/14 18:22:40     90s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       ============= Initialization =============
[06/14 18:22:40     90s] (I)       numLocalWires=252  numGlobalNetBranches=68  numLocalNetBranches=58
[06/14 18:22:40     90s] (I)       totalPins=515  totalGlobalPin=335 (65.05%)
[06/14 18:22:40     90s] (I)       Started Build MST ( Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       Generate topology with single threads
[06/14 18:22:40     90s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       total 2D Cap : 97350 = (46780 H, 50570 V)
[06/14 18:22:40     90s] (I)       ============  Phase 1a Route ============
[06/14 18:22:40     90s] (I)       Started Phase 1a ( Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/14 18:22:40     90s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1569.34 MB )
[06/14 18:22:40     90s] (I)       Usage: 512 = (282 H, 230 V) = (0.60% H, 0.45% V) = (1.886e+03um H, 1.538e+03um V)
[06/14 18:22:40     90s] (I)       
[06/14 18:22:40     90s] (I)       ============  Phase 1b Route ============
[06/14 18:22:40     90s] (I)       Usage: 512 = (282 H, 230 V) = (0.60% H, 0.45% V) = (1.886e+03um H, 1.538e+03um V)
[06/14 18:22:40     90s] (I)       
[06/14 18:22:40     90s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/14 18:22:40     90s] 
[06/14 18:22:40     90s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/14 18:22:40     90s] Finished Early Global Route rough congestion estimation: mem = 1569.4M
[06/14 18:22:40     90s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.030, REAL:0.028, MEM:1569.4M
[06/14 18:22:40     90s] earlyGlobalRoute rough estimation gcell size 4 row height
[06/14 18:22:40     90s] OPERPROF: Starting CDPad at level 1, MEM:1569.4M
[06/14 18:22:40     90s] CDPadU 0.103 -> 0.104. R=0.088, N=145, GS=6.688
[06/14 18:22:40     90s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.005, MEM:1569.4M
[06/14 18:22:40     90s] OPERPROF: Starting npMain at level 1, MEM:1569.4M
[06/14 18:22:40     90s] OPERPROF:   Starting npPlace at level 2, MEM:1569.4M
[06/14 18:22:40     90s] OPERPROF:   Finished npPlace at level 2, CPU:0.020, REAL:0.017, MEM:1569.6M
[06/14 18:22:40     90s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.024, MEM:1569.6M
[06/14 18:22:40     90s] Global placement CDP skipped at cutLevel 7.
[06/14 18:22:40     90s] Iteration  7: Total net bbox = 3.290e+03 (1.97e+03 1.32e+03)
[06/14 18:22:40     90s]               Est.  stn bbox = 3.929e+03 (2.38e+03 1.55e+03)
[06/14 18:22:40     90s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1569.6M
[06/14 18:22:40     90s] Iteration  8: Total net bbox = 3.290e+03 (1.97e+03 1.32e+03)
[06/14 18:22:40     90s]               Est.  stn bbox = 3.929e+03 (2.38e+03 1.55e+03)
[06/14 18:22:40     90s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1569.6M
[06/14 18:22:40     90s] OPERPROF: Starting npMain at level 1, MEM:1569.6M
[06/14 18:22:40     90s] OPERPROF:   Starting npPlace at level 2, MEM:1569.6M
[06/14 18:22:40     90s] Iteration  9: Total net bbox = 3.384e+03 (1.99e+03 1.40e+03)
[06/14 18:22:40     90s]               Est.  stn bbox = 4.036e+03 (2.40e+03 1.64e+03)
[06/14 18:22:40     90s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1571.7M
[06/14 18:22:40     90s] OPERPROF:   Finished npPlace at level 2, CPU:0.310, REAL:0.315, MEM:1570.3M
[06/14 18:22:40     90s] OPERPROF: Finished npMain at level 1, CPU:0.310, REAL:0.322, MEM:1570.3M
[06/14 18:22:40     90s] Iteration 10: Total net bbox = 3.458e+03 (2.04e+03 1.42e+03)
[06/14 18:22:40     90s]               Est.  stn bbox = 4.109e+03 (2.45e+03 1.66e+03)
[06/14 18:22:40     90s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1570.3M
[06/14 18:22:40     90s] [adp] clock
[06/14 18:22:40     90s] [adp] weight, nr nets, wire length
[06/14 18:22:40     90s] [adp]      0        1  138.769000
[06/14 18:22:40     90s] [adp] data
[06/14 18:22:40     90s] [adp] weight, nr nets, wire length
[06/14 18:22:40     90s] [adp]      0      173  3196.255000
[06/14 18:22:40     90s] [adp] 0.000000|0.000000|0.000000
[06/14 18:22:40     90s] Iteration 11: Total net bbox = 3.458e+03 (2.04e+03 1.42e+03)
[06/14 18:22:40     90s]               Est.  stn bbox = 4.109e+03 (2.45e+03 1.66e+03)
[06/14 18:22:40     90s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1570.3M
[06/14 18:22:40     90s] Clear WL Bound Manager after Global Placement... 
[06/14 18:22:40     90s] Finished Global Placement (cpu=0:00:03.0, real=0:00:03.0, mem=1570.3M)
[06/14 18:22:40     90s] 0 delay mode for cte disabled.
[06/14 18:22:40     90s] SKP cleared!
[06/14 18:22:40     90s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[06/14 18:22:40     90s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1568.7M
[06/14 18:22:40     90s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1568.5M
[06/14 18:22:40     90s] Solver runtime cpu: 0:00:00.4 real: 0:00:00.5
[06/14 18:22:40     90s] Core Placement runtime cpu: 0:00:02.9 real: 0:00:03.0
[06/14 18:22:40     90s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/14 18:22:40     90s] Type 'man IMPSP-9025' for more detail.
[06/14 18:22:40     90s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1561.4M
[06/14 18:22:40     90s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1561.4M
[06/14 18:22:40     90s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:22:40     90s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:22:40     90s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:22:40     90s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:22:40     90s] z: 2, totalTracks: 1
[06/14 18:22:40     90s] z: 4, totalTracks: 1
[06/14 18:22:40     90s] z: 6, totalTracks: 1
[06/14 18:22:40     90s] z: 8, totalTracks: 1
[06/14 18:22:40     90s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[06/14 18:22:40     90s] All LLGs are deleted
[06/14 18:22:40     90s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1561.4M
[06/14 18:22:40     90s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.002, MEM:1561.4M
[06/14 18:22:40     90s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1561.4M
[06/14 18:22:40     90s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1561.4M
[06/14 18:22:40     90s] Core basic site is unit
[06/14 18:22:40     91s] SiteArray: non-trimmed site array dimensions = 59 x 658
[06/14 18:22:40     91s] SiteArray: use 184,320 bytes
[06/14 18:22:40     91s] SiteArray: current memory after site array memory allocation 1561.6M
[06/14 18:22:40     91s] SiteArray: FP blocked sites are writable
[06/14 18:22:40     91s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:22:40     91s] SiteArray: use 12,288 bytes
[06/14 18:22:40     91s] SiteArray: current memory after site array memory allocation 1561.6M
[06/14 18:22:40     91s] SiteArray: FP blocked sites are writable
[06/14 18:22:40     91s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:22:40     91s] SiteArray: use 12,288 bytes
[06/14 18:22:40     91s] SiteArray: current memory after site array memory allocation 1561.6M
[06/14 18:22:40     91s] SiteArray: FP blocked sites are writable
[06/14 18:22:40     91s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:22:40     91s] SiteArray: use 12,288 bytes
[06/14 18:22:40     91s] SiteArray: current memory after site array memory allocation 1561.6M
[06/14 18:22:40     91s] SiteArray: FP blocked sites are writable
[06/14 18:22:40     91s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:22:40     91s] SiteArray: use 12,288 bytes
[06/14 18:22:40     91s] SiteArray: current memory after site array memory allocation 1561.6M
[06/14 18:22:40     91s] SiteArray: FP blocked sites are writable
[06/14 18:22:40     91s] PD pd_top has 0 placeable physical insts.
[06/14 18:22:40     91s] PD pd_moda has 0 placeable physical insts.
[06/14 18:22:40     91s] PD pd_modb has 0 placeable physical insts.
[06/14 18:22:40     91s] PD pd_modc has 0 placeable physical insts.
[06/14 18:22:40     91s] PD pd_modd has 0 placeable physical insts.
[06/14 18:22:40     91s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 18:22:40     91s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1561.6M
[06/14 18:22:40     91s] Process 6501 wires and vias for routing blockage and capacity analysis
[06/14 18:22:40     91s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.020, REAL:0.012, MEM:1561.6M
[06/14 18:22:40     91s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1561.6M
[06/14 18:22:40     91s] Process 563 wires and vias for routing blockage and capacity analysis
[06/14 18:22:40     91s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.001, MEM:1561.6M
[06/14 18:22:40     91s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1561.6M
[06/14 18:22:40     91s] Process 563 wires and vias for routing blockage and capacity analysis
[06/14 18:22:40     91s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.001, MEM:1561.6M
[06/14 18:22:40     91s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1561.6M
[06/14 18:22:40     91s] Process 466 wires and vias for routing blockage and capacity analysis
[06/14 18:22:40     91s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.010, REAL:0.001, MEM:1561.6M
[06/14 18:22:40     91s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1561.6M
[06/14 18:22:40     91s] Process 466 wires and vias for routing blockage and capacity analysis
[06/14 18:22:40     91s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.001, MEM:1561.6M
[06/14 18:22:40     91s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.170, REAL:0.160, MEM:1561.6M
[06/14 18:22:40     91s] OPERPROF:       Starting CMU at level 4, MEM:1561.6M
[06/14 18:22:40     91s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.009, MEM:1567.0M
[06/14 18:22:40     91s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.180, REAL:0.171, MEM:1567.0M
[06/14 18:22:40     91s] 
[06/14 18:22:40     91s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1567.0MB).
[06/14 18:22:40     91s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.200, REAL:0.189, MEM:1567.0M
[06/14 18:22:40     91s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.200, REAL:0.192, MEM:1567.0M
[06/14 18:22:40     91s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17286.1
[06/14 18:22:40     91s] OPERPROF: Starting RefinePlace at level 1, MEM:1567.0M
[06/14 18:22:40     91s] *** Starting refinePlace (0:01:31 mem=1567.0M) ***
[06/14 18:22:40     91s] Total net bbox length = 3.335e+03 (1.973e+03 1.362e+03) (ext = 1.206e+03)
[06/14 18:22:40     91s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[06/14 18:22:40     91s] Found at least one Level-Shifter 'ls_modb2modd_0_B2D' to be placed in gplace mode
[06/14 18:22:40     91s] **WARN: (IMPSP-7207):	Shifter 'pd_modd_iso_pg_modd_b_5_UPF_ISO' has no connections outside its power domain.
[06/14 18:22:40     91s] Type 'man IMPSP-7207' for more detail.
[06/14 18:22:40     91s] **WARN: (IMPSP-7207):	Shifter 'pd_modd_iso_pg_modd_a_4_UPF_ISO' has no connections outside its power domain.
[06/14 18:22:40     91s] Type 'man IMPSP-7207' for more detail.
[06/14 18:22:40     91s] **WARN: (IMPSP-7207):	Shifter 'pd_modc_iso_pg_modc_b_3_UPF_ISO' has no connections outside its power domain.
[06/14 18:22:40     91s] Type 'man IMPSP-7207' for more detail.
[06/14 18:22:40     91s] **WARN: (IMPSP-7207):	Shifter 'pd_modc_iso_pg_modc_a_2_UPF_ISO' has no connections outside its power domain.
[06/14 18:22:40     91s] Type 'man IMPSP-7207' for more detail.
[06/14 18:22:40     91s] 4 shifters have no external connections.
[06/14 18:22:40     91s] 16 shifters have been successfully placed.
[06/14 18:22:40     91s] 16 shifters were given a new location.
[06/14 18:22:40     91s] 4 shifters have encountered some problem.
[06/14 18:22:40     91s] Move report: placeLevelShifters moves 16 insts, mean move: 6.15 um, max move: 19.53 um
[06/14 18:22:40     91s] 	Max move on inst (pd_modc_ls_modc2moda_6_UPF_LS): (50.02, 55.41) --> (57.61, 43.47)
[06/14 18:22:40     91s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1567.0M
[06/14 18:22:40     91s] Starting refinePlace ...
[06/14 18:22:40     91s] ** Cut row section cpu time 0:00:00.0.
[06/14 18:22:40     91s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:22:40     91s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:22:40     91s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:22:40     91s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:22:40     91s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:22:40     91s]    Spread Effort: high, standalone mode, useDDP on.
[06/14 18:22:40     91s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1567.2MB) @(0:01:31 - 0:01:31).
[06/14 18:22:40     91s] Move report: preRPlace moves 129 insts, mean move: 0.55 um, max move: 2.93 um
[06/14 18:22:40     91s] 	Max move on inst (sleep_moda_I0): (55.67, 43.93) --> (55.63, 46.82)
[06/14 18:22:40     91s] 	Length: 36 sites, height: 1 rows, site name: unit, cell type: INVX32_RVT
[06/14 18:22:40     91s] wireLenOptFixPriorityInst 0 inst fixed
[06/14 18:22:40     91s] Placement tweakage begins.
[06/14 18:22:40     91s] wire length = 3.940e+03
[06/14 18:22:40     91s] wire length = 3.831e+03
[06/14 18:22:40     91s] Placement tweakage ends.
[06/14 18:22:40     91s] Move report: tweak moves 14 insts, mean move: 4.18 um, max move: 7.75 um
[06/14 18:22:40     91s] 	Max move on inst (aon_buf173): (58.98, 63.54) --> (57.91, 70.22)
[06/14 18:22:40     91s] 
[06/14 18:22:40     91s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:22:40     91s] 
[06/14 18:22:40     91s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:22:40     91s] 
[06/14 18:22:40     91s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:22:40     91s] 
[06/14 18:22:40     91s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:22:40     91s] 
[06/14 18:22:40     91s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:22:40     91s] Move report: legalization moves 1 insts, mean move: 0.15 um, max move: 0.15 um
[06/14 18:22:40     91s] 	Max move on inst (modC_inst/g357): (78.13, 70.22) --> (77.98, 70.22)
[06/14 18:22:40     91s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1567.2MB) @(0:01:31 - 0:01:31).
[06/14 18:22:40     91s] Move report: Detail placement moves 129 insts, mean move: 0.92 um, max move: 7.09 um
[06/14 18:22:40     91s] 	Max move on inst (aon_buf174): (57.85, 69.50) --> (58.98, 63.54)
[06/14 18:22:40     91s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1567.2MB
[06/14 18:22:40     91s] Statistics of distance of Instance movement in refine placement:
[06/14 18:22:40     91s]   maximum (X+Y) =        19.53 um
[06/14 18:22:40     91s]   inst (pd_modc_ls_modc2moda_6_UPF_LS) with max move: (50.017, 55.409) -> (57.608, 43.472)
[06/14 18:22:40     91s]   mean    (X+Y) =         1.50 um
[06/14 18:22:40     91s] Summary Report:
[06/14 18:22:40     91s] Instances move: 145 (out of 145 movable)
[06/14 18:22:40     91s] Instances flipped: 0
[06/14 18:22:40     91s] Mean displacement: 1.50 um
[06/14 18:22:40     91s] Max displacement: 19.53 um (Instance: pd_modc_ls_modc2moda_6_UPF_LS) (50.017, 55.409) -> (57.608, 43.472)
[06/14 18:22:40     91s] 	Length: 14 sites, height: 2 rows, site name: unit, cell type: LSUPX1_HVT
[06/14 18:22:40     91s] Total instances moved : 145
[06/14 18:22:40     91s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.041, MEM:1567.2M
[06/14 18:22:40     91s] Total net bbox length = 3.305e+03 (1.910e+03 1.394e+03) (ext = 1.203e+03)
[06/14 18:22:40     91s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1567.2MB
[06/14 18:22:40     91s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1567.2MB) @(0:01:31 - 0:01:31).
[06/14 18:22:40     91s] *** Finished refinePlace (0:01:31 mem=1567.2M) ***
[06/14 18:22:40     91s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17286.1
[06/14 18:22:40     91s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.055, MEM:1567.2M
[06/14 18:22:40     91s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1567.2M
[06/14 18:22:40     91s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1567.2M
[06/14 18:22:40     91s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1567.0M
[06/14 18:22:40     91s] All LLGs are deleted
[06/14 18:22:40     91s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1561.6M
[06/14 18:22:40     91s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1561.6M
[06/14 18:22:40     91s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.014, MEM:1561.6M
[06/14 18:22:40     91s] *** Finished Initial Placement (cpu=0:00:03.6, real=0:00:03.0, mem=1561.6M) ***
[06/14 18:22:40     91s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:22:40     91s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:22:40     91s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:22:40     91s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:22:40     91s] z: 2, totalTracks: 1
[06/14 18:22:40     91s] z: 4, totalTracks: 1
[06/14 18:22:40     91s] z: 6, totalTracks: 1
[06/14 18:22:40     91s] z: 8, totalTracks: 1
[06/14 18:22:40     91s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[06/14 18:22:40     91s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1561.6M
[06/14 18:22:40     91s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1561.6M
[06/14 18:22:40     91s] Core basic site is unit
[06/14 18:22:41     91s] SiteArray: non-trimmed site array dimensions = 59 x 658
[06/14 18:22:41     91s] SiteArray: use 184,320 bytes
[06/14 18:22:41     91s] SiteArray: current memory after site array memory allocation 1561.8M
[06/14 18:22:41     91s] SiteArray: FP blocked sites are writable
[06/14 18:22:41     91s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:22:41     91s] SiteArray: use 12,288 bytes
[06/14 18:22:41     91s] SiteArray: current memory after site array memory allocation 1561.8M
[06/14 18:22:41     91s] SiteArray: FP blocked sites are writable
[06/14 18:22:41     91s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:22:41     91s] SiteArray: use 12,288 bytes
[06/14 18:22:41     91s] SiteArray: current memory after site array memory allocation 1561.8M
[06/14 18:22:41     91s] SiteArray: FP blocked sites are writable
[06/14 18:22:41     91s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:22:41     91s] SiteArray: use 12,288 bytes
[06/14 18:22:41     91s] SiteArray: current memory after site array memory allocation 1561.9M
[06/14 18:22:41     91s] SiteArray: FP blocked sites are writable
[06/14 18:22:41     91s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:22:41     91s] SiteArray: use 12,288 bytes
[06/14 18:22:41     91s] SiteArray: current memory after site array memory allocation 1561.9M
[06/14 18:22:41     91s] SiteArray: FP blocked sites are writable
[06/14 18:22:41     91s] PD pd_top has 0 placeable physical insts.
[06/14 18:22:41     91s] PD pd_moda has 0 placeable physical insts.
[06/14 18:22:41     91s] PD pd_modb has 0 placeable physical insts.
[06/14 18:22:41     91s] PD pd_modc has 0 placeable physical insts.
[06/14 18:22:41     91s] PD pd_modd has 0 placeable physical insts.
[06/14 18:22:41     91s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 18:22:41     91s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1561.9M
[06/14 18:22:41     91s] Process 6501 wires and vias for routing blockage and capacity analysis
[06/14 18:22:41     91s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.010, MEM:1561.9M
[06/14 18:22:41     91s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1561.9M
[06/14 18:22:41     91s] Process 563 wires and vias for routing blockage and capacity analysis
[06/14 18:22:41     91s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1561.9M
[06/14 18:22:41     91s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1561.9M
[06/14 18:22:41     91s] Process 563 wires and vias for routing blockage and capacity analysis
[06/14 18:22:41     91s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1561.9M
[06/14 18:22:41     91s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1561.9M
[06/14 18:22:41     91s] Process 466 wires and vias for routing blockage and capacity analysis
[06/14 18:22:41     91s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1561.9M
[06/14 18:22:41     91s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1561.9M
[06/14 18:22:41     91s] Process 466 wires and vias for routing blockage and capacity analysis
[06/14 18:22:41     91s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1561.9M
[06/14 18:22:41     91s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.150, REAL:0.147, MEM:1561.9M
[06/14 18:22:41     91s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.150, REAL:0.148, MEM:1561.9M
[06/14 18:22:41     91s] 
[06/14 18:22:41     91s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1561.9M
[06/14 18:22:41     91s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.001, MEM:1561.9M
[06/14 18:22:41     91s] powerDomain pd_top: bins with density > 0.750 =  0.00 % ( 0 / 36 )
[06/14 18:22:41     91s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1561.9M
[06/14 18:22:41     91s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1561.9M
[06/14 18:22:41     91s] powerDomain pd_moda: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[06/14 18:22:41     91s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1561.9M
[06/14 18:22:41     91s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1561.9M
[06/14 18:22:41     91s] powerDomain pd_modb: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[06/14 18:22:41     91s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1561.9M
[06/14 18:22:41     91s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1561.9M
[06/14 18:22:41     91s] powerDomain pd_modc: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[06/14 18:22:41     91s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1561.9M
[06/14 18:22:41     91s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1561.9M
[06/14 18:22:41     91s] powerDomain pd_modd: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[06/14 18:22:41     91s] Density distribution unevenness ratio = 60.369%
[06/14 18:22:41     91s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1561.9M
[06/14 18:22:41     91s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1561.9M
[06/14 18:22:41     91s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1561.6M
[06/14 18:22:41     91s] All LLGs are deleted
[06/14 18:22:41     91s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1561.6M
[06/14 18:22:41     91s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1561.6M
[06/14 18:22:41     91s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.011, MEM:1561.6M
[06/14 18:22:41     91s] Effort level <high> specified for tdgp_reg2reg_default path_group
[06/14 18:22:41     91s] 
[06/14 18:22:41     91s] *** Start incrementalPlace ***
[06/14 18:22:41     91s] User Input Parameters:
[06/14 18:22:41     91s] - Congestion Driven    : On
[06/14 18:22:41     91s] - Timing Driven        : On
[06/14 18:22:41     91s] - Area-Violation Based : On
[06/14 18:22:41     91s] - Start Rollback Level : -5
[06/14 18:22:41     91s] - Legalized            : On
[06/14 18:22:41     91s] - Window Based         : Off
[06/14 18:22:41     91s] - eDen incr mode       : Off
[06/14 18:22:41     91s] - Small incr mode      : Off
[06/14 18:22:41     91s] 
[06/14 18:22:41     91s] Init WL Bound for IncrIp in placeDesign ... 
[06/14 18:22:41     91s] SKP will enable view:
[06/14 18:22:41     91s]   test_worst_scenario
[06/14 18:22:41     91s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1563.6M
[06/14 18:22:41     91s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.005, MEM:1563.6M
[06/14 18:22:41     91s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1563.6M
[06/14 18:22:41     91s] Starting Early Global Route congestion estimation: mem = 1563.6M
[06/14 18:22:41     91s] (I)       Started Loading and Dumping File ( Curr Mem: 1563.64 MB )
[06/14 18:22:41     91s] (I)       Reading DB...
[06/14 18:22:41     91s] (I)       Read data from FE... (mem=1608.4M)
[06/14 18:22:41     91s] (I)       Read nodes and places... (mem=1608.4M)
[06/14 18:22:41     91s] (I)       Done Read nodes and places (cpu=0.000s, mem=1608.4M)
[06/14 18:22:41     91s] (I)       Read nets... (mem=1608.4M)
[06/14 18:22:41     91s] (I)       Done Read nets (cpu=0.000s, mem=1608.4M)
[06/14 18:22:41     91s] (I)       Done Read data from FE (cpu=0.000s, mem=1608.4M)
[06/14 18:22:41     91s] (I)       before initializing RouteDB syMemory usage = 1563.7 MB
[06/14 18:22:41     91s] (I)       Honor MSV route constraint: false
[06/14 18:22:41     91s] (I)       Maximum routing layer  : 127
[06/14 18:22:41     91s] (I)       Minimum routing layer  : 2
[06/14 18:22:41     91s] (I)       Supply scale factor H  : 1.00
[06/14 18:22:41     91s] (I)       Supply scale factor V  : 1.00
[06/14 18:22:41     91s] (I)       Tracks used by clock wire: 0
[06/14 18:22:41     91s] (I)       Reverse direction      : 
[06/14 18:22:41     91s] (I)       Honor partition pin guides: true
[06/14 18:22:41     91s] (I)       Route selected nets only: false
[06/14 18:22:41     91s] (I)       Route secondary PG pins: false
[06/14 18:22:41     91s] (I)       Second PG max fanout   : 2147483647
[06/14 18:22:41     91s] (I)       Apply function for special wires: true
[06/14 18:22:41     91s] (I)       Layer by layer blockage reading: true
[06/14 18:22:41     91s] (I)       Offset calculation fix : true
[06/14 18:22:41     91s] (I)       Route stripe layer range: 
[06/14 18:22:41     91s] (I)       Honor partition fences : 
[06/14 18:22:41     91s] (I)       Honor partition pin    : 
[06/14 18:22:41     91s] (I)       Honor partition fences with feedthrough: 
[06/14 18:22:41     91s] (I)       Counted 7481 PG shapes. We will not process PG shapes layer by layer.
[06/14 18:22:41     91s] (I)       Use row-based GCell size
[06/14 18:22:41     91s] (I)       Use row-based GCell align
[06/14 18:22:41     91s] (I)       GCell unit size   : 1672
[06/14 18:22:41     91s] (I)       GCell multiplier  : 1
[06/14 18:22:41     91s] (I)       GCell row height  : 1672
[06/14 18:22:41     91s] (I)       Actual row height : 1672
[06/14 18:22:41     91s] (I)       GCell align ref   : 10032 10032
[06/14 18:22:41     91s] [NR-eGR] Track table information for default rule: 
[06/14 18:22:41     91s] [NR-eGR] M1 has no routable track
[06/14 18:22:41     91s] [NR-eGR] M2 has single uniform track structure
[06/14 18:22:41     91s] [NR-eGR] M3 has single uniform track structure
[06/14 18:22:41     91s] [NR-eGR] M4 has single uniform track structure
[06/14 18:22:41     91s] [NR-eGR] M5 has single uniform track structure
[06/14 18:22:41     91s] [NR-eGR] M6 has single uniform track structure
[06/14 18:22:41     91s] [NR-eGR] M7 has single uniform track structure
[06/14 18:22:41     91s] [NR-eGR] M8 has single uniform track structure
[06/14 18:22:41     91s] [NR-eGR] M9 has single uniform track structure
[06/14 18:22:41     91s] [NR-eGR] MRDL has single uniform track structure
[06/14 18:22:41     91s] (I)       ===========================================================================
[06/14 18:22:41     91s] (I)       == Report All Rule Vias ==
[06/14 18:22:41     91s] (I)       ===========================================================================
[06/14 18:22:41     91s] (I)        Via Rule : (Default)
[06/14 18:22:41     91s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/14 18:22:41     91s] (I)       ---------------------------------------------------------------------------
[06/14 18:22:41     91s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[06/14 18:22:41     91s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[06/14 18:22:41     91s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[06/14 18:22:41     91s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[06/14 18:22:41     91s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[06/14 18:22:41     91s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[06/14 18:22:41     91s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[06/14 18:22:41     91s] (I)        8   44 : VIA89                      43 : VIA89_C                  
[06/14 18:22:41     91s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[06/14 18:22:41     91s] (I)       10    0 : ---                         0 : ---                      
[06/14 18:22:41     91s] (I)       ===========================================================================
[06/14 18:22:41     91s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1563.66 MB )
[06/14 18:22:41     91s] [NR-eGR] Read 12716 PG shapes
[06/14 18:22:41     91s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1563.77 MB )
[06/14 18:22:41     91s] [NR-eGR] #Routing Blockages  : 0
[06/14 18:22:41     91s] [NR-eGR] #Instance Blockages : 0
[06/14 18:22:41     91s] [NR-eGR] #PG Blockages       : 12716
[06/14 18:22:41     91s] [NR-eGR] #Bump Blockages     : 0
[06/14 18:22:41     91s] [NR-eGR] #Boundary Blockages : 0
[06/14 18:22:41     91s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/14 18:22:41     91s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/14 18:22:41     91s] (I)       readDataFromPlaceDB
[06/14 18:22:41     91s] (I)       Read net information..
[06/14 18:22:41     91s] [NR-eGR] Read numTotalNets=154  numIgnoredNets=0
[06/14 18:22:41     91s] (I)       Read testcase time = 0.000 seconds
[06/14 18:22:41     91s] 
[06/14 18:22:41     91s] (I)       early_global_route_priority property id does not exist.
[06/14 18:22:41     91s] (I)       Start initializing grid graph
[06/14 18:22:41     91s] (I)       End initializing grid graph
[06/14 18:22:41     91s] (I)       Model blockages into capacity
[06/14 18:22:41     91s] (I)       Read Num Blocks=12716  Num Prerouted Wires=0  Num CS=0
[06/14 18:22:41     91s] (I)       Started Modeling ( Curr Mem: 1563.77 MB )
[06/14 18:22:41     91s] (I)       Started Modeling Layer 1 ( Curr Mem: 1563.77 MB )
[06/14 18:22:41     91s] (I)       Started Modeling Layer 2 ( Curr Mem: 1563.77 MB )
[06/14 18:22:41     91s] (I)       Layer 1 (V) : #blockages 1880 : #preroutes 0
[06/14 18:22:41     91s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1563.77 MB )
[06/14 18:22:41     91s] (I)       Started Modeling Layer 3 ( Curr Mem: 1563.77 MB )
[06/14 18:22:41     91s] (I)       Layer 2 (H) : #blockages 2084 : #preroutes 0
[06/14 18:22:41     91s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1563.77 MB )
[06/14 18:22:41     91s] (I)       Started Modeling Layer 4 ( Curr Mem: 1563.77 MB )
[06/14 18:22:41     91s] (I)       Layer 3 (V) : #blockages 1988 : #preroutes 0
[06/14 18:22:41     91s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1563.77 MB )
[06/14 18:22:41     91s] (I)       Started Modeling Layer 5 ( Curr Mem: 1563.77 MB )
[06/14 18:22:41     91s] (I)       Layer 4 (H) : #blockages 1712 : #preroutes 0
[06/14 18:22:41     91s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1563.77 MB )
[06/14 18:22:41     91s] (I)       Started Modeling Layer 6 ( Curr Mem: 1563.77 MB )
[06/14 18:22:41     91s] (I)       Layer 5 (V) : #blockages 1650 : #preroutes 0
[06/14 18:22:41     91s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1563.77 MB )
[06/14 18:22:41     91s] (I)       Started Modeling Layer 7 ( Curr Mem: 1563.77 MB )
[06/14 18:22:41     91s] (I)       Layer 6 (H) : #blockages 1540 : #preroutes 0
[06/14 18:22:41     91s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1563.77 MB )
[06/14 18:22:41     91s] (I)       Started Modeling Layer 8 ( Curr Mem: 1563.77 MB )
[06/14 18:22:41     91s] (I)       Layer 7 (V) : #blockages 1322 : #preroutes 0
[06/14 18:22:41     91s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1563.77 MB )
[06/14 18:22:41     91s] (I)       Started Modeling Layer 9 ( Curr Mem: 1563.77 MB )
[06/14 18:22:41     91s] (I)       Layer 8 (H) : #blockages 540 : #preroutes 0
[06/14 18:22:41     91s] (I)       Finished Modeling Layer 9 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1563.77 MB )
[06/14 18:22:41     91s] (I)       Started Modeling Layer 10 ( Curr Mem: 1563.77 MB )
[06/14 18:22:41     91s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[06/14 18:22:41     91s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1563.77 MB )
[06/14 18:22:41     91s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1563.77 MB )
[06/14 18:22:41     91s] (I)       -- layer congestion ratio --
[06/14 18:22:41     91s] (I)       Layer 1 : 0.100000
[06/14 18:22:41     91s] (I)       Layer 2 : 0.700000
[06/14 18:22:41     91s] (I)       Layer 3 : 0.700000
[06/14 18:22:41     91s] (I)       Layer 4 : 0.700000
[06/14 18:22:41     91s] (I)       Layer 5 : 0.700000
[06/14 18:22:41     91s] (I)       Layer 6 : 0.700000
[06/14 18:22:41     91s] (I)       Layer 7 : 0.700000
[06/14 18:22:41     91s] (I)       Layer 8 : 0.700000
[06/14 18:22:41     91s] (I)       Layer 9 : 0.700000
[06/14 18:22:41     91s] (I)       Layer 10 : 0.700000
[06/14 18:22:41     91s] (I)       ----------------------------
[06/14 18:22:41     91s] (I)       Number of ignored nets = 0
[06/14 18:22:41     91s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 18:22:41     91s] (I)       Number of clock nets = 1.  Ignored: No
[06/14 18:22:41     91s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 18:22:41     91s] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 18:22:41     91s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 18:22:41     91s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 18:22:41     91s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 18:22:41     91s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 18:22:41     91s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 18:22:41     91s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/14 18:22:41     91s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1563.8 MB
[06/14 18:22:41     91s] (I)       Ndr track 0 does not exist
[06/14 18:22:41     91s] (I)       Layer1  viaCost=300.00
[06/14 18:22:41     91s] (I)       Layer2  viaCost=300.00
[06/14 18:22:41     91s] (I)       Layer3  viaCost=100.00
[06/14 18:22:41     91s] (I)       Layer4  viaCost=300.00
[06/14 18:22:41     91s] (I)       Layer5  viaCost=100.00
[06/14 18:22:41     91s] (I)       Layer6  viaCost=300.00
[06/14 18:22:41     91s] (I)       Layer7  viaCost=100.00
[06/14 18:22:41     91s] (I)       Layer8  viaCost=200.00
[06/14 18:22:41     91s] (I)       Layer9  viaCost=900.00
[06/14 18:22:41     91s] (I)       ---------------------Grid Graph Info--------------------
[06/14 18:22:41     91s] (I)       Routing area        : (0, 0) - (120080, 120080)
[06/14 18:22:41     91s] (I)       Core area           : (10032, 10032) - (110048, 110048)
[06/14 18:22:41     91s] (I)       Site width          :   152  (dbu)
[06/14 18:22:41     91s] (I)       Row height          :  1672  (dbu)
[06/14 18:22:41     91s] (I)       GCell row height    :  1672  (dbu)
[06/14 18:22:41     91s] (I)       GCell width         :  1672  (dbu)
[06/14 18:22:41     91s] (I)       GCell height        :  1672  (dbu)
[06/14 18:22:41     91s] (I)       Grid                :    72    72    10
[06/14 18:22:41     91s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/14 18:22:41     91s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[06/14 18:22:41     91s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[06/14 18:22:41     91s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[06/14 18:22:41     91s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[06/14 18:22:41     91s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[06/14 18:22:41     91s] (I)       Default pitch size  :   100   152   152   152   152   152   152   152   228  4864
[06/14 18:22:41     91s] (I)       First track coord   :     0   152   152   152   152   152   152   152   152  5016
[06/14 18:22:41     91s] (I)       Num tracks per GCell: 16.72 11.00 11.00 11.00 11.00 11.00 11.00 11.00  7.33  0.34
[06/14 18:22:41     91s] (I)       Total num of tracks :     0   789   789   789   789   789   789   789   526    24
[06/14 18:22:41     91s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/14 18:22:41     91s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/14 18:22:41     91s] (I)       --------------------------------------------------------
[06/14 18:22:41     91s] 
[06/14 18:22:41     91s] [NR-eGR] ============ Routing rule table ============
[06/14 18:22:41     91s] [NR-eGR] Rule id: 0  Nets: 154 
[06/14 18:22:41     91s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/14 18:22:41     91s] (I)       Pitch:  L1=100  L2=152  L3=152  L4=152  L5=152  L6=152  L7=152  L8=152  L9=228  L10=4864
[06/14 18:22:41     91s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/14 18:22:41     91s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/14 18:22:41     91s] [NR-eGR] ========================================
[06/14 18:22:41     91s] [NR-eGR] 
[06/14 18:22:41     91s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/14 18:22:41     91s] (I)       blocked tracks on layer2 : = 11262 / 56808 (19.82%)
[06/14 18:22:41     91s] (I)       blocked tracks on layer3 : = 2864 / 56808 (5.04%)
[06/14 18:22:41     91s] (I)       blocked tracks on layer4 : = 11626 / 56808 (20.47%)
[06/14 18:22:41     91s] (I)       blocked tracks on layer5 : = 4155 / 56808 (7.31%)
[06/14 18:22:41     91s] (I)       blocked tracks on layer6 : = 11276 / 56808 (19.85%)
[06/14 18:22:41     91s] (I)       blocked tracks on layer7 : = 2853 / 56808 (5.02%)
[06/14 18:22:41     91s] (I)       blocked tracks on layer8 : = 18449 / 56808 (32.48%)
[06/14 18:22:41     91s] (I)       blocked tracks on layer9 : = 13111 / 37872 (34.62%)
[06/14 18:22:41     91s] (I)       blocked tracks on layer10 : = 0 / 1728 (0.00%)
[06/14 18:22:41     91s] (I)       After initializing earlyGlobalRoute syMemory usage = 1564.0 MB
[06/14 18:22:41     91s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1563.98 MB )
[06/14 18:22:41     91s] (I)       Started Global Routing ( Curr Mem: 1563.98 MB )
[06/14 18:22:41     91s] (I)       ============= Initialization =============
[06/14 18:22:41     91s] (I)       totalPins=515  totalGlobalPin=515 (100.00%)
[06/14 18:22:41     91s] (I)       Started Build MST ( Curr Mem: 1563.98 MB )
[06/14 18:22:41     91s] (I)       Generate topology with single threads
[06/14 18:22:41     91s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1563.98 MB )
[06/14 18:22:41     91s] (I)       total 2D Cap : 386926 = (187614 H, 199312 V)
[06/14 18:22:41     91s] [NR-eGR] Layer group 1: route 154 net(s) in layer range [2, 10]
[06/14 18:22:41     91s] (I)       ============  Phase 1a Route ============
[06/14 18:22:41     91s] (I)       Started Phase 1a ( Curr Mem: 1564.07 MB )
[06/14 18:22:41     91s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1564.07 MB )
[06/14 18:22:41     91s] (I)       Usage: 2202 = (1200 H, 1002 V) = (0.64% H, 0.50% V) = (2.006e+03um H, 1.675e+03um V)
[06/14 18:22:41     91s] (I)       
[06/14 18:22:41     91s] (I)       ============  Phase 1b Route ============
[06/14 18:22:41     91s] (I)       Usage: 2202 = (1200 H, 1002 V) = (0.64% H, 0.50% V) = (2.006e+03um H, 1.675e+03um V)
[06/14 18:22:41     91s] (I)       
[06/14 18:22:41     91s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.681744e+03um
[06/14 18:22:41     91s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/14 18:22:41     91s] (I)       Congestion threshold : each 60.00, sum 90.00
[06/14 18:22:41     91s] (I)       ============  Phase 1c Route ============
[06/14 18:22:41     91s] (I)       Usage: 2202 = (1200 H, 1002 V) = (0.64% H, 0.50% V) = (2.006e+03um H, 1.675e+03um V)
[06/14 18:22:41     91s] (I)       
[06/14 18:22:41     91s] (I)       ============  Phase 1d Route ============
[06/14 18:22:41     91s] (I)       Usage: 2202 = (1200 H, 1002 V) = (0.64% H, 0.50% V) = (2.006e+03um H, 1.675e+03um V)
[06/14 18:22:41     91s] (I)       
[06/14 18:22:41     91s] (I)       ============  Phase 1e Route ============
[06/14 18:22:41     91s] (I)       Started Phase 1e ( Curr Mem: 1564.07 MB )
[06/14 18:22:41     91s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1564.07 MB )
[06/14 18:22:41     91s] (I)       Usage: 2202 = (1200 H, 1002 V) = (0.64% H, 0.50% V) = (2.006e+03um H, 1.675e+03um V)
[06/14 18:22:41     91s] (I)       
[06/14 18:22:41     91s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.681744e+03um
[06/14 18:22:41     91s] [NR-eGR] 
[06/14 18:22:41     91s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1564.07 MB )
[06/14 18:22:41     91s] (I)       Running layer assignment with 1 threads
[06/14 18:22:41     91s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1564.07 MB )
[06/14 18:22:41     91s] (I)       ============  Phase 1l Route ============
[06/14 18:22:41     91s] (I)       
[06/14 18:22:41     91s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/14 18:22:41     91s] [NR-eGR]                        OverCon            
[06/14 18:22:41     91s] [NR-eGR]                         #Gcell     %Gcell
[06/14 18:22:41     91s] [NR-eGR]       Layer                (0)    OverCon 
[06/14 18:22:41     91s] [NR-eGR] ----------------------------------------------
[06/14 18:22:41     91s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[06/14 18:22:41     91s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[06/14 18:22:41     91s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[06/14 18:22:41     91s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[06/14 18:22:41     91s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[06/14 18:22:41     91s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[06/14 18:22:41     91s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[06/14 18:22:41     91s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[06/14 18:22:41     91s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[06/14 18:22:41     91s] [NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[06/14 18:22:41     91s] [NR-eGR] ----------------------------------------------
[06/14 18:22:41     91s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[06/14 18:22:41     91s] [NR-eGR] 
[06/14 18:22:41     91s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1564.07 MB )
[06/14 18:22:41     91s] (I)       total 2D Cap : 388849 = (188288 H, 200561 V)
[06/14 18:22:41     91s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/14 18:22:41     91s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/14 18:22:41     91s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1564.3M
[06/14 18:22:41     91s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.035, MEM:1564.3M
[06/14 18:22:41     91s] OPERPROF: Starting HotSpotCal at level 1, MEM:1564.3M
[06/14 18:22:41     91s] [hotspot] +------------+---------------+---------------+
[06/14 18:22:41     91s] [hotspot] |            |   max hotspot | total hotspot |
[06/14 18:22:41     91s] [hotspot] +------------+---------------+---------------+
[06/14 18:22:41     91s] [hotspot] | normalized |          0.00 |          0.00 |
[06/14 18:22:41     91s] [hotspot] +------------+---------------+---------------+
[06/14 18:22:41     91s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/14 18:22:41     91s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/14 18:22:41     91s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1564.3M
[06/14 18:22:41     91s] Skipped repairing congestion.
[06/14 18:22:41     91s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1564.3M
[06/14 18:22:41     91s] Starting Early Global Route wiring: mem = 1564.3M
[06/14 18:22:41     91s] (I)       ============= track Assignment ============
[06/14 18:22:41     91s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1564.34 MB )
[06/14 18:22:41     91s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1564.34 MB )
[06/14 18:22:41     91s] (I)       Started Greedy Track Assignment ( Curr Mem: 1564.34 MB )
[06/14 18:22:41     91s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[06/14 18:22:41     91s] (I)       Running track assignment with 1 threads
[06/14 18:22:41     91s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1564.34 MB )
[06/14 18:22:41     91s] (I)       Run Multi-thread track assignment
[06/14 18:22:41     91s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1564.43 MB )
[06/14 18:22:41     91s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:22:41     91s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 495
[06/14 18:22:41     91s] [NR-eGR]     M2  (2V) length: 9.474170e+02um, number of vias: 707
[06/14 18:22:41     91s] [NR-eGR]     M3  (3H) length: 1.493552e+03um, number of vias: 243
[06/14 18:22:41     91s] [NR-eGR]     M4  (4V) length: 6.020710e+02um, number of vias: 20
[06/14 18:22:41     91s] [NR-eGR]     M5  (5H) length: 5.695410e+02um, number of vias: 32
[06/14 18:22:41     91s] [NR-eGR]     M6  (6V) length: 1.667440e+02um, number of vias: 6
[06/14 18:22:41     91s] [NR-eGR]     M7  (7H) length: 4.560000e-01um, number of vias: 0
[06/14 18:22:41     91s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[06/14 18:22:41     91s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[06/14 18:22:41     91s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[06/14 18:22:41     91s] [NR-eGR] Total length: 3.779781e+03um, number of vias: 1503
[06/14 18:22:41     91s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:22:41     91s] [NR-eGR] Total eGR-routed clock nets wire length: 2.609830e+02um 
[06/14 18:22:41     91s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:22:41     91s] Early Global Route wiring runtime: 0.01 seconds, mem = 1559.8M
[06/14 18:22:41     91s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.020, REAL:0.013, MEM:1559.8M
[06/14 18:22:41     91s] Tdgp not successfully inited but do clear!
[06/14 18:22:41     91s] 0 delay mode for cte disabled.
[06/14 18:22:41     91s] SKP cleared!
[06/14 18:22:41     91s] 
[06/14 18:22:41     91s] *** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
[06/14 18:22:41     91s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 46.88% flops. Placement and timing QoR can be severely impacted in this case!
[06/14 18:22:41     91s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[06/14 18:22:41     91s] Tdgp not successfully inited but do clear!
[06/14 18:22:41     91s] 0 delay mode for cte disabled.
[06/14 18:22:41     91s] SKP cleared!
[06/14 18:22:41     91s] **placeDesign ... cpu = 0: 0: 7, real = 0: 0: 7, mem = 1559.9M **
[06/14 18:22:41     91s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/14 18:22:41     91s] VSMManager cleared!
[06/14 18:22:41     91s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1373.3M, totSessionCpu=0:01:32 **
[06/14 18:22:41     91s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/14 18:22:41     91s] **WARN: (IMPOPT-3668):	There are 2 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[06/14 18:22:41     91s] [GPS-MSV] UPF Flow. Number of Power Domains: 6
[06/14 18:22:41     91s] [GPS-MSV]   Power Domain 'pd_moda' (tag=1)
[06/14 18:22:41     91s] [GPS-MSV]   Power Domain 'pd_modb' (tag=2)
[06/14 18:22:41     91s] [GPS-MSV]   Power Domain 'pd_modc' (tag=3)
[06/14 18:22:41     91s] [GPS-MSV]   Power Domain 'pd_modd' (tag=4)
[06/14 18:22:41     91s] [GPS-MSV]   Power Domain 'pd_top' (tag=5) Default
[06/14 18:22:41     91s] [GPS-MSV]   Power Domain '_internal_VDDL_VSS_' (tag=6) Logical Virtual
[06/14 18:22:41     91s] [GPS-MSV] Related mode (msv/opt) setting
[06/14 18:22:41     91s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[06/14 18:22:41     91s] GigaOpt running with 1 threads.
[06/14 18:22:41     91s] Info: 1 threads available for lower-level modules during optimization.
[06/14 18:22:41     91s] OPERPROF: Starting DPlace-Init at level 1, MEM:1559.5M
[06/14 18:22:41     91s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:22:41     91s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:22:41     91s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:22:41     91s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:22:41     91s] z: 2, totalTracks: 1
[06/14 18:22:41     91s] z: 4, totalTracks: 1
[06/14 18:22:41     91s] z: 6, totalTracks: 1
[06/14 18:22:41     91s] z: 8, totalTracks: 1
[06/14 18:22:41     91s] #spOpts: N=32 minPadR=1.1 
[06/14 18:22:41     91s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1559.5M
[06/14 18:22:41     91s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1559.5M
[06/14 18:22:41     91s] Core basic site is unit
[06/14 18:22:41     91s] SiteArray: non-trimmed site array dimensions = 59 x 658
[06/14 18:22:41     91s] SiteArray: use 184,320 bytes
[06/14 18:22:41     91s] SiteArray: current memory after site array memory allocation 1559.6M
[06/14 18:22:41     91s] SiteArray: FP blocked sites are writable
[06/14 18:22:41     91s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:22:41     91s] SiteArray: use 12,288 bytes
[06/14 18:22:41     91s] SiteArray: current memory after site array memory allocation 1559.7M
[06/14 18:22:41     91s] SiteArray: FP blocked sites are writable
[06/14 18:22:41     91s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:22:41     91s] SiteArray: use 12,288 bytes
[06/14 18:22:41     91s] SiteArray: current memory after site array memory allocation 1559.7M
[06/14 18:22:41     91s] SiteArray: FP blocked sites are writable
[06/14 18:22:41     91s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:22:41     91s] SiteArray: use 12,288 bytes
[06/14 18:22:41     91s] SiteArray: current memory after site array memory allocation 1559.7M
[06/14 18:22:41     91s] SiteArray: FP blocked sites are writable
[06/14 18:22:41     91s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:22:41     91s] SiteArray: use 12,288 bytes
[06/14 18:22:41     91s] SiteArray: current memory after site array memory allocation 1559.7M
[06/14 18:22:41     91s] SiteArray: FP blocked sites are writable
[06/14 18:22:41     91s] PD pd_top has 0 placeable physical insts.
[06/14 18:22:41     91s] PD pd_moda has 0 placeable physical insts.
[06/14 18:22:41     91s] PD pd_modb has 0 placeable physical insts.
[06/14 18:22:41     91s] PD pd_modc has 0 placeable physical insts.
[06/14 18:22:41     91s] PD pd_modd has 0 placeable physical insts.
[06/14 18:22:41     91s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 18:22:41     91s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1559.7M
[06/14 18:22:41     91s] Process 6501 wires and vias for routing blockage and capacity analysis
[06/14 18:22:41     91s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.013, MEM:1559.7M
[06/14 18:22:41     91s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1559.7M
[06/14 18:22:41     91s] Process 563 wires and vias for routing blockage and capacity analysis
[06/14 18:22:41     91s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.002, MEM:1559.7M
[06/14 18:22:41     91s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1559.7M
[06/14 18:22:41     91s] Process 563 wires and vias for routing blockage and capacity analysis
[06/14 18:22:41     91s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1559.7M
[06/14 18:22:41     91s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1559.7M
[06/14 18:22:41     91s] Process 466 wires and vias for routing blockage and capacity analysis
[06/14 18:22:41     91s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1559.7M
[06/14 18:22:41     91s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1559.7M
[06/14 18:22:41     91s] Process 466 wires and vias for routing blockage and capacity analysis
[06/14 18:22:41     91s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1559.7M
[06/14 18:22:41     91s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.150, REAL:0.152, MEM:1559.7M
[06/14 18:22:41     91s] OPERPROF:     Starting CMU at level 3, MEM:1559.7M
[06/14 18:22:41     91s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1559.7M
[06/14 18:22:41     91s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.155, MEM:1559.7M
[06/14 18:22:41     91s] 
[06/14 18:22:41     91s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1559.7MB).
[06/14 18:22:41     91s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.170, MEM:1559.7M
[06/14 18:22:41     91s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1559.7M
[06/14 18:22:41     91s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1559.7M
[06/14 18:22:41     91s] LayerId::1 widthSet size::4
[06/14 18:22:41     91s] LayerId::2 widthSet size::4
[06/14 18:22:41     91s] LayerId::3 widthSet size::4
[06/14 18:22:41     91s] LayerId::4 widthSet size::4
[06/14 18:22:41     91s] LayerId::5 widthSet size::4
[06/14 18:22:41     91s] LayerId::6 widthSet size::4
[06/14 18:22:41     91s] LayerId::7 widthSet size::4
[06/14 18:22:41     91s] LayerId::8 widthSet size::4
[06/14 18:22:41     91s] LayerId::9 widthSet size::4
[06/14 18:22:41     91s] LayerId::10 widthSet size::2
[06/14 18:22:41     91s] Updating RC grid for preRoute extraction ...
[06/14 18:22:41     91s] Initializing multi-corner capacitance tables ... 
[06/14 18:22:41     91s] Initializing multi-corner resistance tables ...
[06/14 18:22:41     91s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.354204 ; aWlH: 0.000000 ; Pmax: 0.840700 ; wcR: 0.740200 ; newSi: 0.091200 ; pMod: 81 ; 
[06/14 18:22:41     91s] 
[06/14 18:22:41     91s] Creating Lib Analyzer ...
[06/14 18:22:41     92s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[06/14 18:22:41     92s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[06/14 18:22:41     92s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT DELLN1X2_LVT DELLN1X2_RVT DELLN1X2_HVT NBUFFX16_RVT NBUFFX16_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN2X2_HVT DELLN3X2_LVT DELLN3X2_RVT DELLN3X2_HVT NBUFFX32_RVT NBUFFX32_HVT)
[06/14 18:22:41     92s] 
[06/14 18:22:42     92s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:33 mem=1503.9M
[06/14 18:22:42     92s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:33 mem=1503.9M
[06/14 18:22:42     92s] Creating Lib Analyzer, finished. 
[06/14 18:22:42     92s] #optDebug: fT-S <1 2 3 1 0>
[06/14 18:22:42     92s] Setting timing_disable_library_data_to_data_checks to 'true'.
[06/14 18:22:42     92s] Setting timing_disable_user_data_to_data_checks to 'true'.
[06/14 18:22:42     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:1504.1M
[06/14 18:22:42     92s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:22:42     92s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:22:42     92s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:22:42     92s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:22:42     92s] z: 2, totalTracks: 1
[06/14 18:22:42     92s] z: 4, totalTracks: 1
[06/14 18:22:42     92s] z: 6, totalTracks: 1
[06/14 18:22:42     92s] z: 8, totalTracks: 1
[06/14 18:22:42     92s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[06/14 18:22:42     92s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1504.1M
[06/14 18:22:42     93s] OPERPROF:     Starting CMU at level 3, MEM:1504.1M
[06/14 18:22:42     93s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1504.1M
[06/14 18:22:42     93s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.127, MEM:1504.1M
[06/14 18:22:42     93s] 
[06/14 18:22:42     93s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1504.1MB).
[06/14 18:22:42     93s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.141, MEM:1504.1M
[06/14 18:22:42     93s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1504.1M
[06/14 18:22:42     93s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1504.1M
[06/14 18:22:42     93s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1302.9M, totSessionCpu=0:01:33 **
[06/14 18:22:42     93s] *** optDesign -preCTS ***
[06/14 18:22:42     93s] DRC Margin: user margin 0.0; extra margin 0.2
[06/14 18:22:42     93s] Setup Target Slack: user slack 0; extra slack 0.0
[06/14 18:22:42     93s] Hold Target Slack: user slack 0
[06/14 18:22:43     93s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[06/14 18:22:43     93s] Type 'man IMPOPT-3195' for more detail.
[06/14 18:22:43     93s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1504.8M
[06/14 18:22:43     93s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.123, MEM:1504.8M
[06/14 18:22:43     93s] 
[06/14 18:22:43     93s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:22:43     93s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:22:43     93s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:22:43     93s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:22:43     93s] Deleting Cell Server ...
[06/14 18:22:43     93s] Deleting Lib Analyzer.
[06/14 18:22:43     93s] Multi-VT timing optimization disabled based on library information.
[06/14 18:22:43     93s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/14 18:22:43     93s] Creating Cell Server ...(0, 0, 0, 0)
[06/14 18:22:43     93s] Summary for sequential cells identification: 
[06/14 18:22:43     93s]   Identified SBFF number: 126
[06/14 18:22:43     93s]   Identified MBFF number: 0
[06/14 18:22:43     93s]   Identified SB Latch number: 0
[06/14 18:22:43     93s]   Identified MB Latch number: 0
[06/14 18:22:43     93s]   Not identified SBFF number: 180
[06/14 18:22:43     93s]   Not identified MBFF number: 0
[06/14 18:22:43     93s]   Not identified SB Latch number: 0
[06/14 18:22:43     93s]   Not identified MB Latch number: 0
[06/14 18:22:43     93s]   Number of sequential cells which are not FFs: 78
[06/14 18:22:43     93s]  Visiting view : test_worst_scenario
[06/14 18:22:43     93s]    : PowerDomain = pd_moda : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:22:43     93s]    : PowerDomain = pd_moda : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_modb : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:22:43     93s]    : PowerDomain = pd_modb : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_modc : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:22:43     93s]    : PowerDomain = pd_modc : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_modd : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:22:43     93s]    : PowerDomain = pd_modd : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_top : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:22:43     93s]    : PowerDomain = pd_top : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]  Visiting view : func_worst_scenario
[06/14 18:22:43     93s]    : PowerDomain = pd_moda : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:22:43     93s]    : PowerDomain = pd_moda : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_modb : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:22:43     93s]    : PowerDomain = pd_modb : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_modc : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:22:43     93s]    : PowerDomain = pd_modc : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_modd : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:22:43     93s]    : PowerDomain = pd_modd : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_top : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:22:43     93s]    : PowerDomain = pd_top : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]  Visiting view : test_best_scenario
[06/14 18:22:43     93s]    : PowerDomain = pd_moda : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:22:43     93s]    : PowerDomain = pd_moda : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_modb : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:22:43     93s]    : PowerDomain = pd_modb : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_modc : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:22:43     93s]    : PowerDomain = pd_modc : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_modd : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:22:43     93s]    : PowerDomain = pd_modd : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_top : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:22:43     93s]    : PowerDomain = pd_top : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]  Visiting view : func_best_scenario
[06/14 18:22:43     93s]    : PowerDomain = pd_moda : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:22:43     93s]    : PowerDomain = pd_moda : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_modb : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:22:43     93s]    : PowerDomain = pd_modb : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_modc : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:22:43     93s]    : PowerDomain = pd_modc : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_modd : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:22:43     93s]    : PowerDomain = pd_modd : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_top : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:22:43     93s]    : PowerDomain = pd_top : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]  Setting StdDelay to 18.40
[06/14 18:22:43     93s] Creating Cell Server, finished. 
[06/14 18:22:43     93s] 
[06/14 18:22:43     93s] Deleting Cell Server ...
[06/14 18:22:43     93s] 
[06/14 18:22:43     93s] Creating Lib Analyzer ...
[06/14 18:22:43     93s] Creating Cell Server ...(0, 0, 0, 0)
[06/14 18:22:43     93s] Summary for sequential cells identification: 
[06/14 18:22:43     93s]   Identified SBFF number: 126
[06/14 18:22:43     93s]   Identified MBFF number: 0
[06/14 18:22:43     93s]   Identified SB Latch number: 0
[06/14 18:22:43     93s]   Identified MB Latch number: 0
[06/14 18:22:43     93s]   Not identified SBFF number: 180
[06/14 18:22:43     93s]   Not identified MBFF number: 0
[06/14 18:22:43     93s]   Not identified SB Latch number: 0
[06/14 18:22:43     93s]   Not identified MB Latch number: 0
[06/14 18:22:43     93s]   Number of sequential cells which are not FFs: 78
[06/14 18:22:43     93s]  Visiting view : test_worst_scenario
[06/14 18:22:43     93s]    : PowerDomain = pd_moda : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:22:43     93s]    : PowerDomain = pd_moda : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_modb : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:22:43     93s]    : PowerDomain = pd_modb : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_modc : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:22:43     93s]    : PowerDomain = pd_modc : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_modd : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:22:43     93s]    : PowerDomain = pd_modd : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_top : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:22:43     93s]    : PowerDomain = pd_top : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]  Visiting view : func_worst_scenario
[06/14 18:22:43     93s]    : PowerDomain = pd_moda : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:22:43     93s]    : PowerDomain = pd_moda : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_modb : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:22:43     93s]    : PowerDomain = pd_modb : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_modc : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:22:43     93s]    : PowerDomain = pd_modc : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_modd : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:22:43     93s]    : PowerDomain = pd_modd : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_top : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[06/14 18:22:43     93s]    : PowerDomain = pd_top : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]  Visiting view : test_best_scenario
[06/14 18:22:43     93s]    : PowerDomain = pd_moda : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:22:43     93s]    : PowerDomain = pd_moda : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_modb : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:22:43     93s]    : PowerDomain = pd_modb : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_modc : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:22:43     93s]    : PowerDomain = pd_modc : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_modd : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:22:43     93s]    : PowerDomain = pd_modd : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_top : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:22:43     93s]    : PowerDomain = pd_top : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]  Visiting view : func_best_scenario
[06/14 18:22:43     93s]    : PowerDomain = pd_moda : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:22:43     93s]    : PowerDomain = pd_moda : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_modb : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:22:43     93s]    : PowerDomain = pd_modb : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_modc : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:22:43     93s]    : PowerDomain = pd_modc : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_modd : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:22:43     93s]    : PowerDomain = pd_modd : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]    : PowerDomain = pd_top : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[06/14 18:22:43     93s]    : PowerDomain = pd_top : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[06/14 18:22:43     93s]  Setting StdDelay to 18.40
[06/14 18:22:43     93s] Creating Cell Server, finished. 
[06/14 18:22:43     93s] 
[06/14 18:22:43     93s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[06/14 18:22:43     93s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[06/14 18:22:43     93s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT DELLN1X2_LVT DELLN1X2_RVT DELLN1X2_HVT NBUFFX16_RVT NBUFFX16_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN2X2_HVT DELLN3X2_LVT DELLN3X2_RVT DELLN3X2_HVT NBUFFX32_RVT NBUFFX32_HVT)
[06/14 18:22:43     93s] 
[06/14 18:22:44     94s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:35 mem=1502.3M
[06/14 18:22:44     94s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:35 mem=1502.3M
[06/14 18:22:44     94s] Creating Lib Analyzer, finished. 
[06/14 18:22:44     94s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1502.3M
[06/14 18:22:44     94s] All LLGs are deleted
[06/14 18:22:44     94s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1502.3M
[06/14 18:22:44     94s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1502.1M
[06/14 18:22:44     94s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1502.1M
[06/14 18:22:44     94s] ### Creating LA Mngr. totSessionCpu=0:01:35 mem=1502.1M
[06/14 18:22:44     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:35 mem=1502.1M
[06/14 18:22:44     94s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1502.12 MB )
[06/14 18:22:44     94s] (I)       Started Loading and Dumping File ( Curr Mem: 1502.12 MB )
[06/14 18:22:44     94s] (I)       Reading DB...
[06/14 18:22:44     94s] (I)       Read data from FE... (mem=1564.4M)
[06/14 18:22:44     94s] (I)       Read nodes and places... (mem=1564.4M)
[06/14 18:22:44     94s] (I)       Number of ignored instance 0
[06/14 18:22:44     94s] (I)       Number of inbound cells 0
[06/14 18:22:44     94s] (I)       numMoveCells=125, numMacros=0  numPads=20  numMultiRowHeightInsts=4
[06/14 18:22:44     94s] (I)       cell height: 1672, count: 125
[06/14 18:22:44     94s] (I)       Done Read nodes and places (cpu=0.000s, mem=1564.4M)
[06/14 18:22:44     94s] (I)       Read nets... (mem=1564.4M)
[06/14 18:22:44     94s] (I)       numNets=154  ignoredNets=37
[06/14 18:22:44     94s] (I)       Done Read nets (cpu=0.010s, mem=1564.4M)
[06/14 18:22:44     94s] (I)       Read rows... (mem=1564.4M)
[06/14 18:22:44     94s] (I)       Done Read rows (cpu=0.000s, mem=1564.4M)
[06/14 18:22:44     94s] (I)       Identified Clock instances: Flop 32, Clock buffer/inverter 0, Gate 0, Logic 0
[06/14 18:22:44     94s] (I)       Read module constraints... (mem=1564.4M)
[06/14 18:22:44     94s] (I)       Done Read module constraints (cpu=0.000s, mem=1564.4M)
[06/14 18:22:44     94s] (I)       Done Read data from FE (cpu=0.010s, mem=1564.4M)
[06/14 18:22:44     94s] (I)       before initializing RouteDB syMemory usage = 1502.1 MB
[06/14 18:22:44     94s] (I)       Honor MSV route constraint: false
[06/14 18:22:44     94s] (I)       Maximum routing layer  : 127
[06/14 18:22:44     94s] (I)       Minimum routing layer  : 2
[06/14 18:22:44     94s] (I)       Supply scale factor H  : 1.00
[06/14 18:22:44     94s] (I)       Supply scale factor V  : 1.00
[06/14 18:22:44     94s] (I)       Tracks used by clock wire: 0
[06/14 18:22:44     94s] (I)       Reverse direction      : 
[06/14 18:22:44     94s] (I)       Honor partition pin guides: true
[06/14 18:22:44     94s] (I)       Route selected nets only: false
[06/14 18:22:44     94s] (I)       Route secondary PG pins: false
[06/14 18:22:44     94s] (I)       Second PG max fanout   : 2147483647
[06/14 18:22:44     94s] (I)       Buffering-aware routing: true
[06/14 18:22:44     94s] (I)       Spread congestion away from blockages: true
[06/14 18:22:44     94s] (I)       Overflow penalty cost  : 10
[06/14 18:22:44     94s] (I)       punchThroughDistance   : 495.52
[06/14 18:22:44     94s] (I)       source-to-sink ratio   : 0.30
[06/14 18:22:44     94s] (I)       Apply function for special wires: true
[06/14 18:22:44     94s] (I)       Layer by layer blockage reading: true
[06/14 18:22:44     94s] (I)       Offset calculation fix : true
[06/14 18:22:44     94s] (I)       Route stripe layer range: 
[06/14 18:22:44     94s] (I)       Honor partition fences : 
[06/14 18:22:44     94s] (I)       Honor partition pin    : 
[06/14 18:22:44     94s] (I)       Honor partition fences with feedthrough: 
[06/14 18:22:44     94s] (I)       Counted 7481 PG shapes. We will not process PG shapes layer by layer.
[06/14 18:22:44     94s] (I)       Use row-based GCell size
[06/14 18:22:44     94s] (I)       Use row-based GCell align
[06/14 18:22:44     94s] (I)       GCell unit size   : 1672
[06/14 18:22:44     94s] (I)       GCell multiplier  : 1
[06/14 18:22:44     94s] (I)       GCell row height  : 1672
[06/14 18:22:44     94s] (I)       Actual row height : 1672
[06/14 18:22:44     94s] (I)       GCell align ref   : 10032 10032
[06/14 18:22:44     94s] [NR-eGR] Track table information for default rule: 
[06/14 18:22:44     94s] [NR-eGR] M1 has no routable track
[06/14 18:22:44     94s] [NR-eGR] M2 has single uniform track structure
[06/14 18:22:44     94s] [NR-eGR] M3 has single uniform track structure
[06/14 18:22:44     94s] [NR-eGR] M4 has single uniform track structure
[06/14 18:22:44     94s] [NR-eGR] M5 has single uniform track structure
[06/14 18:22:44     94s] [NR-eGR] M6 has single uniform track structure
[06/14 18:22:44     94s] [NR-eGR] M7 has single uniform track structure
[06/14 18:22:44     94s] [NR-eGR] M8 has single uniform track structure
[06/14 18:22:44     94s] [NR-eGR] M9 has single uniform track structure
[06/14 18:22:44     94s] [NR-eGR] MRDL has single uniform track structure
[06/14 18:22:44     94s] (I)       ===========================================================================
[06/14 18:22:44     94s] (I)       == Report All Rule Vias ==
[06/14 18:22:44     94s] (I)       ===========================================================================
[06/14 18:22:44     94s] (I)        Via Rule : (Default)
[06/14 18:22:44     94s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/14 18:22:44     94s] (I)       ---------------------------------------------------------------------------
[06/14 18:22:44     94s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[06/14 18:22:44     94s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[06/14 18:22:44     94s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[06/14 18:22:44     94s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[06/14 18:22:44     94s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[06/14 18:22:44     94s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[06/14 18:22:44     94s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[06/14 18:22:44     94s] (I)        8   44 : VIA89                      44 : VIA89                    
[06/14 18:22:44     94s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[06/14 18:22:44     94s] (I)       10    0 : ---                         0 : ---                      
[06/14 18:22:44     94s] (I)       ===========================================================================
[06/14 18:22:44     94s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1502.13 MB )
[06/14 18:22:44     94s] [NR-eGR] Read 12716 PG shapes
[06/14 18:22:44     94s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.43 MB )
[06/14 18:22:44     94s] [NR-eGR] #Routing Blockages  : 0
[06/14 18:22:44     94s] [NR-eGR] #Instance Blockages : 0
[06/14 18:22:44     94s] [NR-eGR] #PG Blockages       : 12716
[06/14 18:22:44     94s] [NR-eGR] #Bump Blockages     : 0
[06/14 18:22:44     94s] [NR-eGR] #Boundary Blockages : 0
[06/14 18:22:44     94s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/14 18:22:44     94s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/14 18:22:44     94s] (I)       readDataFromPlaceDB
[06/14 18:22:44     94s] (I)       Read net information..
[06/14 18:22:44     94s] [NR-eGR] Read numTotalNets=154  numIgnoredNets=0
[06/14 18:22:44     94s] (I)       Read testcase time = 0.000 seconds
[06/14 18:22:44     94s] 
[06/14 18:22:44     94s] (I)       early_global_route_priority property id does not exist.
[06/14 18:22:44     94s] (I)       Start initializing grid graph
[06/14 18:22:44     94s] (I)       End initializing grid graph
[06/14 18:22:44     94s] (I)       Model blockages into capacity
[06/14 18:22:44     94s] (I)       Read Num Blocks=12716  Num Prerouted Wires=0  Num CS=0
[06/14 18:22:44     94s] (I)       Started Modeling ( Curr Mem: 1502.43 MB )
[06/14 18:22:44     94s] (I)       Started Modeling Layer 1 ( Curr Mem: 1502.43 MB )
[06/14 18:22:44     94s] (I)       Started Modeling Layer 2 ( Curr Mem: 1502.43 MB )
[06/14 18:22:44     94s] (I)       Layer 1 (V) : #blockages 1880 : #preroutes 0
[06/14 18:22:44     94s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.43 MB )
[06/14 18:22:44     94s] (I)       Started Modeling Layer 3 ( Curr Mem: 1502.43 MB )
[06/14 18:22:44     94s] (I)       Layer 2 (H) : #blockages 2084 : #preroutes 0
[06/14 18:22:44     94s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.43 MB )
[06/14 18:22:44     94s] (I)       Started Modeling Layer 4 ( Curr Mem: 1502.43 MB )
[06/14 18:22:44     94s] (I)       Layer 3 (V) : #blockages 1988 : #preroutes 0
[06/14 18:22:44     94s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1502.43 MB )
[06/14 18:22:44     94s] (I)       Started Modeling Layer 5 ( Curr Mem: 1502.43 MB )
[06/14 18:22:44     94s] (I)       Layer 4 (H) : #blockages 1712 : #preroutes 0
[06/14 18:22:44     94s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.43 MB )
[06/14 18:22:44     94s] (I)       Started Modeling Layer 6 ( Curr Mem: 1502.43 MB )
[06/14 18:22:44     94s] (I)       Layer 5 (V) : #blockages 1650 : #preroutes 0
[06/14 18:22:44     94s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.43 MB )
[06/14 18:22:44     94s] (I)       Started Modeling Layer 7 ( Curr Mem: 1502.43 MB )
[06/14 18:22:44     94s] (I)       Layer 6 (H) : #blockages 1540 : #preroutes 0
[06/14 18:22:44     94s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.43 MB )
[06/14 18:22:44     94s] (I)       Started Modeling Layer 8 ( Curr Mem: 1502.43 MB )
[06/14 18:22:44     94s] (I)       Layer 7 (V) : #blockages 1322 : #preroutes 0
[06/14 18:22:44     94s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.43 MB )
[06/14 18:22:44     94s] (I)       Started Modeling Layer 9 ( Curr Mem: 1502.43 MB )
[06/14 18:22:44     94s] (I)       Layer 8 (H) : #blockages 540 : #preroutes 0
[06/14 18:22:44     94s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.43 MB )
[06/14 18:22:44     94s] (I)       Started Modeling Layer 10 ( Curr Mem: 1502.43 MB )
[06/14 18:22:44     94s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[06/14 18:22:44     94s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.43 MB )
[06/14 18:22:44     94s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1502.43 MB )
[06/14 18:22:44     94s] (I)       -- layer congestion ratio --
[06/14 18:22:44     94s] (I)       Layer 1 : 0.100000
[06/14 18:22:44     94s] (I)       Layer 2 : 0.700000
[06/14 18:22:44     94s] (I)       Layer 3 : 0.700000
[06/14 18:22:44     94s] (I)       Layer 4 : 0.700000
[06/14 18:22:44     94s] (I)       Layer 5 : 0.700000
[06/14 18:22:44     94s] (I)       Layer 6 : 0.700000
[06/14 18:22:44     94s] (I)       Layer 7 : 0.700000
[06/14 18:22:44     94s] (I)       Layer 8 : 0.700000
[06/14 18:22:44     94s] (I)       Layer 9 : 0.700000
[06/14 18:22:44     94s] (I)       Layer 10 : 0.700000
[06/14 18:22:44     94s] (I)       ----------------------------
[06/14 18:22:44     94s] (I)       Number of ignored nets = 0
[06/14 18:22:44     94s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 18:22:44     94s] (I)       Number of clock nets = 1.  Ignored: No
[06/14 18:22:44     94s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 18:22:44     94s] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 18:22:44     94s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 18:22:44     94s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 18:22:44     94s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 18:22:44     94s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 18:22:44     94s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 18:22:44     94s] (I)       Constructing bin map
[06/14 18:22:44     94s] (I)       Initialize bin information with width=3344 height=3344
[06/14 18:22:44     94s] (I)       Done constructing bin map
[06/14 18:22:44     94s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/14 18:22:44     94s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1502.5 MB
[06/14 18:22:44     94s] (I)       Ndr track 0 does not exist
[06/14 18:22:44     94s] (I)       Layer1  viaCost=300.00
[06/14 18:22:44     94s] (I)       Layer2  viaCost=300.00
[06/14 18:22:44     94s] (I)       Layer3  viaCost=100.00
[06/14 18:22:44     94s] (I)       Layer4  viaCost=300.00
[06/14 18:22:44     94s] (I)       Layer5  viaCost=100.00
[06/14 18:22:44     94s] (I)       Layer6  viaCost=300.00
[06/14 18:22:44     94s] (I)       Layer7  viaCost=100.00
[06/14 18:22:44     94s] (I)       Layer8  viaCost=200.00
[06/14 18:22:44     94s] (I)       Layer9  viaCost=900.00
[06/14 18:22:44     94s] (I)       ---------------------Grid Graph Info--------------------
[06/14 18:22:44     94s] (I)       Routing area        : (0, 0) - (120080, 120080)
[06/14 18:22:44     94s] (I)       Core area           : (10032, 10032) - (110048, 108680)
[06/14 18:22:44     94s] (I)       Site width          :   152  (dbu)
[06/14 18:22:44     94s] (I)       Row height          :  1672  (dbu)
[06/14 18:22:44     94s] (I)       GCell row height    :  1672  (dbu)
[06/14 18:22:44     94s] (I)       GCell width         :  1672  (dbu)
[06/14 18:22:44     94s] (I)       GCell height        :  1672  (dbu)
[06/14 18:22:44     94s] (I)       Grid                :    72    72    10
[06/14 18:22:44     94s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/14 18:22:44     94s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[06/14 18:22:44     94s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[06/14 18:22:44     94s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[06/14 18:22:44     94s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[06/14 18:22:44     94s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[06/14 18:22:44     94s] (I)       Default pitch size  :   100   152   152   152   152   152   152   152   228  4864
[06/14 18:22:44     94s] (I)       First track coord   :     0   152   152   152   152   152   152   152   152  5016
[06/14 18:22:44     94s] (I)       Num tracks per GCell: 16.72 11.00 11.00 11.00 11.00 11.00 11.00 11.00  7.33  0.34
[06/14 18:22:44     94s] (I)       Total num of tracks :     0   789   789   789   789   789   789   789   526    24
[06/14 18:22:44     94s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/14 18:22:44     94s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/14 18:22:44     94s] (I)       --------------------------------------------------------
[06/14 18:22:44     94s] 
[06/14 18:22:44     94s] [NR-eGR] ============ Routing rule table ============
[06/14 18:22:44     94s] [NR-eGR] Rule id: 0  Nets: 154 
[06/14 18:22:44     94s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/14 18:22:44     94s] (I)       Pitch:  L1=100  L2=152  L3=152  L4=152  L5=152  L6=152  L7=152  L8=152  L9=228  L10=4864
[06/14 18:22:44     94s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/14 18:22:44     94s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/14 18:22:44     94s] [NR-eGR] ========================================
[06/14 18:22:44     94s] [NR-eGR] 
[06/14 18:22:44     94s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/14 18:22:44     94s] (I)       blocked tracks on layer2 : = 11262 / 56808 (19.82%)
[06/14 18:22:44     94s] (I)       blocked tracks on layer3 : = 2864 / 56808 (5.04%)
[06/14 18:22:44     94s] (I)       blocked tracks on layer4 : = 11626 / 56808 (20.47%)
[06/14 18:22:44     94s] (I)       blocked tracks on layer5 : = 4155 / 56808 (7.31%)
[06/14 18:22:44     94s] (I)       blocked tracks on layer6 : = 11276 / 56808 (19.85%)
[06/14 18:22:44     94s] (I)       blocked tracks on layer7 : = 2853 / 56808 (5.02%)
[06/14 18:22:44     94s] (I)       blocked tracks on layer8 : = 18449 / 56808 (32.48%)
[06/14 18:22:44     94s] (I)       blocked tracks on layer9 : = 13111 / 37872 (34.62%)
[06/14 18:22:44     94s] (I)       blocked tracks on layer10 : = 0 / 1728 (0.00%)
[06/14 18:22:44     94s] (I)       After initializing earlyGlobalRoute syMemory usage = 1502.7 MB
[06/14 18:22:44     94s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1502.68 MB )
[06/14 18:22:44     94s] (I)       Started Global Routing ( Curr Mem: 1502.68 MB )
[06/14 18:22:44     94s] (I)       ============= Initialization =============
[06/14 18:22:44     94s] (I)       totalPins=515  totalGlobalPin=515 (100.00%)
[06/14 18:22:44     94s] (I)       Started Build MST ( Curr Mem: 1502.68 MB )
[06/14 18:22:44     94s] (I)       Generate topology with single threads
[06/14 18:22:44     94s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.68 MB )
[06/14 18:22:44     94s] (I)       total 2D Cap : 386926 = (187614 H, 199312 V)
[06/14 18:22:44     94s] (I)       #blocked areas for congestion spreading : 0
[06/14 18:22:44     94s] [NR-eGR] Layer group 1: route 154 net(s) in layer range [2, 10]
[06/14 18:22:44     94s] (I)       ============  Phase 1a Route ============
[06/14 18:22:44     94s] (I)       Started Phase 1a ( Curr Mem: 1502.68 MB )
[06/14 18:22:44     94s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.68 MB )
[06/14 18:22:44     94s] (I)       Usage: 2221 = (1242 H, 979 V) = (0.66% H, 0.49% V) = (2.077e+03um H, 1.637e+03um V)
[06/14 18:22:44     94s] (I)       
[06/14 18:22:44     94s] (I)       ============  Phase 1b Route ============
[06/14 18:22:44     94s] (I)       Usage: 2221 = (1242 H, 979 V) = (0.66% H, 0.49% V) = (2.077e+03um H, 1.637e+03um V)
[06/14 18:22:44     94s] (I)       
[06/14 18:22:44     94s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.713512e+03um
[06/14 18:22:44     94s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/14 18:22:44     94s] (I)       Congestion threshold : each 60.00, sum 90.00
[06/14 18:22:44     94s] (I)       ============  Phase 1c Route ============
[06/14 18:22:44     94s] (I)       Usage: 2221 = (1242 H, 979 V) = (0.66% H, 0.49% V) = (2.077e+03um H, 1.637e+03um V)
[06/14 18:22:44     94s] (I)       
[06/14 18:22:44     94s] (I)       ============  Phase 1d Route ============
[06/14 18:22:44     94s] (I)       Usage: 2221 = (1242 H, 979 V) = (0.66% H, 0.49% V) = (2.077e+03um H, 1.637e+03um V)
[06/14 18:22:44     94s] (I)       
[06/14 18:22:44     94s] (I)       ============  Phase 1e Route ============
[06/14 18:22:44     94s] (I)       Started Phase 1e ( Curr Mem: 1502.68 MB )
[06/14 18:22:44     94s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1502.68 MB )
[06/14 18:22:44     94s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.68 MB )
[06/14 18:22:44     94s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.68 MB )
[06/14 18:22:44     94s] (I)       Usage: 2221 = (1242 H, 979 V) = (0.66% H, 0.49% V) = (2.077e+03um H, 1.637e+03um V)
[06/14 18:22:44     94s] (I)       
[06/14 18:22:44     94s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.713512e+03um
[06/14 18:22:44     94s] [NR-eGR] 
[06/14 18:22:44     94s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.68 MB )
[06/14 18:22:44     94s] (I)       Running layer assignment with 1 threads
[06/14 18:22:44     94s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.68 MB )
[06/14 18:22:44     94s] (I)       ============  Phase 1l Route ============
[06/14 18:22:44     94s] (I)       
[06/14 18:22:44     94s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/14 18:22:44     94s] [NR-eGR]                        OverCon            
[06/14 18:22:44     94s] [NR-eGR]                         #Gcell     %Gcell
[06/14 18:22:44     94s] [NR-eGR]       Layer                (0)    OverCon 
[06/14 18:22:44     94s] [NR-eGR] ----------------------------------------------
[06/14 18:22:44     94s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[06/14 18:22:44     94s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[06/14 18:22:44     94s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[06/14 18:22:44     94s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[06/14 18:22:44     94s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[06/14 18:22:44     94s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[06/14 18:22:44     94s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[06/14 18:22:44     94s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[06/14 18:22:44     94s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[06/14 18:22:44     94s] [NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[06/14 18:22:44     94s] [NR-eGR] ----------------------------------------------
[06/14 18:22:44     94s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[06/14 18:22:44     94s] [NR-eGR] 
[06/14 18:22:44     94s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1502.68 MB )
[06/14 18:22:44     94s] (I)       total 2D Cap : 388849 = (188288 H, 200561 V)
[06/14 18:22:44     94s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/14 18:22:44     94s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/14 18:22:44     94s] (I)       ============= track Assignment ============
[06/14 18:22:44     94s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1502.77 MB )
[06/14 18:22:44     94s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.77 MB )
[06/14 18:22:44     94s] (I)       Started Greedy Track Assignment ( Curr Mem: 1502.77 MB )
[06/14 18:22:44     94s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[06/14 18:22:44     94s] (I)       Running track assignment with 1 threads
[06/14 18:22:44     94s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.77 MB )
[06/14 18:22:44     94s] (I)       Run Multi-thread track assignment
[06/14 18:22:44     94s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1502.83 MB )
[06/14 18:22:44     94s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:22:44     94s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 495
[06/14 18:22:44     94s] [NR-eGR]     M2  (2V) length: 9.407280e+02um, number of vias: 688
[06/14 18:22:44     94s] [NR-eGR]     M3  (3H) length: 1.598584e+03um, number of vias: 248
[06/14 18:22:44     94s] [NR-eGR]     M4  (4V) length: 5.829200e+02um, number of vias: 20
[06/14 18:22:44     94s] [NR-eGR]     M5  (5H) length: 5.339750e+02um, number of vias: 28
[06/14 18:22:44     94s] [NR-eGR]     M6  (6V) length: 1.606640e+02um, number of vias: 8
[06/14 18:22:44     94s] [NR-eGR]     M7  (7H) length: 7.600000e-01um, number of vias: 0
[06/14 18:22:44     94s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[06/14 18:22:44     94s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[06/14 18:22:44     94s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[06/14 18:22:44     94s] [NR-eGR] Total length: 3.817631e+03um, number of vias: 1487
[06/14 18:22:44     94s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:22:44     94s] [NR-eGR] Total eGR-routed clock nets wire length: 2.629600e+02um 
[06/14 18:22:44     94s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:22:44     94s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1502.83 MB )
[06/14 18:22:44     94s] Extraction called for design 'mv_lp_top' of instances=185 and nets=198 using extraction engine 'preRoute' .
[06/14 18:22:44     94s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/14 18:22:44     94s] Type 'man IMPEXT-3530' for more detail.
[06/14 18:22:44     94s] PreRoute RC Extraction called for design mv_lp_top.
[06/14 18:22:44     94s] RC Extraction called in multi-corner(2) mode.
[06/14 18:22:44     94s] RCMode: PreRoute
[06/14 18:22:44     94s]       RC Corner Indexes            0       1   
[06/14 18:22:44     94s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 18:22:44     94s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 18:22:44     94s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 18:22:44     94s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 18:22:44     94s] Shrink Factor                : 1.00000
[06/14 18:22:44     94s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 18:22:44     94s] Using capacitance table file ...
[06/14 18:22:44     94s] LayerId::1 widthSet size::4
[06/14 18:22:44     94s] LayerId::2 widthSet size::4
[06/14 18:22:44     94s] LayerId::3 widthSet size::4
[06/14 18:22:44     94s] LayerId::4 widthSet size::4
[06/14 18:22:44     94s] LayerId::5 widthSet size::4
[06/14 18:22:44     94s] LayerId::6 widthSet size::4
[06/14 18:22:44     94s] LayerId::7 widthSet size::4
[06/14 18:22:44     94s] LayerId::8 widthSet size::4
[06/14 18:22:44     94s] LayerId::9 widthSet size::4
[06/14 18:22:44     94s] LayerId::10 widthSet size::2
[06/14 18:22:44     94s] Updating RC grid for preRoute extraction ...
[06/14 18:22:44     94s] Initializing multi-corner capacitance tables ... 
[06/14 18:22:44     94s] Initializing multi-corner resistance tables ...
[06/14 18:22:44     94s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.334846 ; aWlH: 0.000000 ; Pmax: 0.836800 ; wcR: 0.740200 ; newSi: 0.091200 ; pMod: 82 ; 
[06/14 18:22:44     94s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1502.828M)
[06/14 18:22:44     94s] **WARN: (IMPOPT-3668):	There are 2 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[06/14 18:22:44     94s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1504.7M
[06/14 18:22:44     94s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1504.7M
[06/14 18:22:44     94s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1505.2M
[06/14 18:22:44     94s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.012, MEM:1505.2M
[06/14 18:22:44     94s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1505.2M
[06/14 18:22:44     94s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1505.2M
[06/14 18:22:44     94s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1505.2M
[06/14 18:22:44     94s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1505.2M
[06/14 18:22:44     94s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1505.2M
[06/14 18:22:44     94s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.001, MEM:1505.2M
[06/14 18:22:44     94s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1505.2M
[06/14 18:22:44     94s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1505.2M
[06/14 18:22:44     94s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.150, REAL:0.144, MEM:1505.2M
[06/14 18:22:44     94s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.150, REAL:0.145, MEM:1505.2M
[06/14 18:22:44     94s] 
[06/14 18:22:44     94s] Starting delay calculation for Setup views
[06/14 18:22:44     94s] #################################################################################
[06/14 18:22:44     94s] # Design Stage: PreRoute
[06/14 18:22:44     94s] # Design Name: mv_lp_top
[06/14 18:22:44     94s] # Design Mode: 90nm
[06/14 18:22:44     94s] # Analysis Mode: MMMC Non-OCV 
[06/14 18:22:44     94s] # Parasitics Mode: No SPEF/RCDB
[06/14 18:22:44     94s] # Signoff Settings: SI Off 
[06/14 18:22:44     94s] #################################################################################
[06/14 18:22:44     94s] Calculate delays in BcWc mode...
[06/14 18:22:44     94s] Calculate delays in BcWc mode...
[06/14 18:22:44     94s] Topological Sorting (REAL = 0:00:00.0, MEM = 1528.2M, InitMEM = 1528.1M)
[06/14 18:22:44     94s] Start delay calculation (fullDC) (1 T). (MEM=1528.22)
[06/14 18:22:44     95s] End AAE Lib Interpolated Model. (MEM=1539.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:22:45     95s] First Iteration Infinite Tw... 
[06/14 18:22:45     95s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_40_9 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:22:45     95s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_40_9 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:22:45     95s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_40_9 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:22:45     95s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_40_9 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:22:45     95s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_33_8 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:22:45     95s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_33_8 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:22:45     95s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_33_8 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:22:45     95s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_33_8 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:22:45     95s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_43_7 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:22:45     95s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_43_7 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:22:45     95s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_43_7 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:22:45     95s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_43_7 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:22:45     95s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_36_6 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:22:45     95s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_36_6 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:22:45     95s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_36_6 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:22:45     95s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_36_6 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:22:45     95s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_30_5 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:22:45     95s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_30_5 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:22:45     95s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_30_5 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:22:45     95s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_30_5 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:22:45     95s] **WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_70_70_0/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:22:45     95s] **WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_70_76_1/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:22:45     95s] **WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_70_83_2/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:22:45     95s] **WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_75_73_3/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:22:45     95s] **WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_75_80_4/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:22:45     95s] **WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_80_70_5/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:22:45     95s] **WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_80_76_6/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:22:45     95s] **WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_80_83_7/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:22:45     95s] **WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_85_73_8/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:22:45     95s] **WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X1_HVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_85_80_9/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:22:45     95s] **WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_70_30_0/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:22:45     95s] **WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_70_36_1/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:22:45     95s] **WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_70_43_2/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:22:45     95s] **WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_75_33_3/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:22:45     95s] **WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_75_40_4/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:22:45     95s] **WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_80_30_5/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:22:45     95s] **WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_80_36_6/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:22:45     95s] **WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_80_43_7/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:22:45     95s] **WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_85_33_8/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:22:45     95s] **WARN: (IMPMSMV-1810):	Net sleep_modd, driver g395/Y (cell INVX0_HVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_85_40_9/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:22:45     95s] Total number of fetched objects 191
[06/14 18:22:45     95s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:22:45     95s] End delay calculation. (MEM=1576.27 CPU=0:00:00.1 REAL=0:00:00.0)
[06/14 18:22:46     95s] End delay calculation (fullDC). (MEM=1530.11 CPU=0:00:00.9 REAL=0:00:02.0)
[06/14 18:22:46     95s] *** CDM Built up (cpu=0:00:01.0  real=0:00:02.0  mem= 1530.1M) ***
[06/14 18:22:46     95s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:02.0 totSessionCpu=0:01:36 mem=1530.2M)
[06/14 18:22:46     95s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -15.297 |
|           TNS (ns):|-191.490 |
|    Violating Paths:|   78    |
|          All Paths:|   78    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.035   |      8 (8)       |
|   max_tran     |     20 (28)      |   -1.285   |     23 (31)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 6.882%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1223.8M, totSessionCpu=0:01:36 **
[06/14 18:22:46     95s] ** INFO : this run is activating medium effort placeOptDesign flow
[06/14 18:22:46     95s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/14 18:22:46     95s] ### Creating PhyDesignMc. totSessionCpu=0:01:36 mem=1531.1M
[06/14 18:22:46     95s] OPERPROF: Starting DPlace-Init at level 1, MEM:1531.1M
[06/14 18:22:46     95s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:22:46     95s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:22:46     95s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:22:46     95s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:22:46     95s] z: 2, totalTracks: 1
[06/14 18:22:46     95s] z: 4, totalTracks: 1
[06/14 18:22:46     95s] z: 6, totalTracks: 1
[06/14 18:22:46     95s] z: 8, totalTracks: 1
[06/14 18:22:46     95s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[06/14 18:22:46     95s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1531.8M
[06/14 18:22:47     96s] OPERPROF:     Starting CMU at level 3, MEM:1532.0M
[06/14 18:22:47     96s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1532.0M
[06/14 18:22:47     96s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.131, MEM:1532.0M
[06/14 18:22:47     96s] 
[06/14 18:22:47     96s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1532.0MB).
[06/14 18:22:47     96s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.145, MEM:1532.0M
[06/14 18:22:47     96s] TotalInstCnt at PhyDesignMc Initialization: 185
[06/14 18:22:47     96s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:36 mem=1532.0M
[06/14 18:22:47     96s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1532.0M
[06/14 18:22:47     96s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1532.0M
[06/14 18:22:47     96s] TotalInstCnt at PhyDesignMc Destruction: 185
[06/14 18:22:47     96s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/14 18:22:47     96s] ### Creating PhyDesignMc. totSessionCpu=0:01:36 mem=1532.0M
[06/14 18:22:47     96s] OPERPROF: Starting DPlace-Init at level 1, MEM:1532.0M
[06/14 18:22:47     96s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:22:47     96s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:22:47     96s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:22:47     96s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:22:47     96s] z: 2, totalTracks: 1
[06/14 18:22:47     96s] z: 4, totalTracks: 1
[06/14 18:22:47     96s] z: 6, totalTracks: 1
[06/14 18:22:47     96s] z: 8, totalTracks: 1
[06/14 18:22:47     96s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[06/14 18:22:47     96s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1532.0M
[06/14 18:22:47     96s] OPERPROF:     Starting CMU at level 3, MEM:1532.0M
[06/14 18:22:47     96s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1532.0M
[06/14 18:22:47     96s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.126, MEM:1532.0M
[06/14 18:22:47     96s] 
[06/14 18:22:47     96s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1532.0MB).
[06/14 18:22:47     96s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.139, MEM:1532.0M
[06/14 18:22:47     96s] TotalInstCnt at PhyDesignMc Initialization: 185
[06/14 18:22:47     96s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:36 mem=1532.0M
[06/14 18:22:47     96s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1532.0M
[06/14 18:22:47     96s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1532.0M
[06/14 18:22:47     96s] TotalInstCnt at PhyDesignMc Destruction: 185
[06/14 18:22:47     96s] *** Starting optimizing excluded clock nets MEM= 1532.0M) ***
[06/14 18:22:47     96s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1532.1M) ***
[06/14 18:22:47     96s] The useful skew maximum allowed delay is: 0.16
[06/14 18:22:47     96s] Deleting Lib Analyzer.
[06/14 18:22:47     96s] 
[06/14 18:22:47     96s] Optimization is working on the following views:
[06/14 18:22:47     96s]   Setup views: func_worst_scenario 
[06/14 18:22:47     96s]   Hold  views: test_best_scenario func_best_scenario 
[06/14 18:22:47     96s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/14 18:22:47     96s] *info: Marking 14 level shifter instances dont touch
[06/14 18:22:47     96s] *info: Marking 6 isolation instances dont touch
[06/14 18:22:47     96s] Info: 1 clock net  excluded from IPO operation.
[06/14 18:22:47     96s] ### Creating LA Mngr. totSessionCpu=0:01:36 mem=1528.7M
[06/14 18:22:47     96s] ### Creating LA Mngr, finished. totSessionCpu=0:01:36 mem=1528.7M
[06/14 18:22:47     96s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:36.5/0:03:27.6 (0.5), mem = 1528.7M
[06/14 18:22:47     96s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17286.1
[06/14 18:22:47     96s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/14 18:22:47     96s] ### Creating PhyDesignMc. totSessionCpu=0:01:37 mem=1528.7M
[06/14 18:22:47     96s] OPERPROF: Starting DPlace-Init at level 1, MEM:1528.7M
[06/14 18:22:47     96s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:22:47     96s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:22:47     96s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:22:47     96s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:22:47     96s] z: 2, totalTracks: 1
[06/14 18:22:47     96s] z: 4, totalTracks: 1
[06/14 18:22:47     96s] z: 6, totalTracks: 1
[06/14 18:22:47     96s] z: 8, totalTracks: 1
[06/14 18:22:47     96s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[06/14 18:22:47     96s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1529.4M
[06/14 18:22:47     96s] OPERPROF:     Starting CMU at level 3, MEM:1529.6M
[06/14 18:22:47     96s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1529.6M
[06/14 18:22:47     96s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.135, MEM:1529.6M
[06/14 18:22:47     96s] 
[06/14 18:22:47     96s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1529.6MB).
[06/14 18:22:47     96s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.151, MEM:1529.6M
[06/14 18:22:47     96s] TotalInstCnt at PhyDesignMc Initialization: 185
[06/14 18:22:47     96s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:37 mem=1529.6M
[06/14 18:22:47     96s] 
[06/14 18:22:47     96s] Footprint cell information for calculating maxBufDist
[06/14 18:22:47     96s] *info: There are 18 candidate always on buffer/inverter cells
[06/14 18:22:47     96s] *info: There are 23 candidate Buffer cells
[06/14 18:22:47     96s] *info: There are 15 candidate Inverter cells
[06/14 18:22:47     96s] Buffers found for each power domain:
[06/14 18:22:47     96s] 	PowerDomain "pd_moda" has 38 buffer(s) to use
[06/14 18:22:47     96s] 	PowerDomain "pd_modb" has 38 buffer(s) to use
[06/14 18:22:47     96s] 	PowerDomain "pd_modc" has 38 buffer(s) to use
[06/14 18:22:47     96s] 	PowerDomain "pd_modd" has 38 buffer(s) to use
[06/14 18:22:47     96s] 	PowerDomain "pd_top" has 38 buffer(s) to use
[06/14 18:22:47     96s] 	PowerDomain "_internal_VDDL_VSS_" (pd tag = "6") is virtual.
[06/14 18:22:47     96s] Always on buffers found for each power domain:
[06/14 18:22:47     96s] 	PowerDomain "pd_moda" (pd tag = "1") has 18 always on buffer(s) to use
[06/14 18:22:47     96s] 	PowerDomain "pd_modb" (pd tag = "2") has 18 always on buffer(s) to use
[06/14 18:22:47     96s] 	PowerDomain "pd_modc" (pd tag = "3") has 18 always on buffer(s) to use
[06/14 18:22:47     96s] 	PowerDomain "pd_modd" (pd tag = "4") has 18 always on buffer(s) to use
[06/14 18:22:47     96s] 	PowerDomain "pd_top" (pd tag = "5") has 18 always on buffer(s) to use
[06/14 18:22:47     96s] 	PowerDomain "_internal_VDDL_VSS_" (pd tag = "6") is virtual.
[06/14 18:22:47     96s] 
[06/14 18:22:48     97s] ### Creating RouteCongInterface, started
[06/14 18:22:48     97s] 
[06/14 18:22:48     97s] Creating Lib Analyzer ...
[06/14 18:22:48     97s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[06/14 18:22:48     97s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[06/14 18:22:48     97s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT DELLN1X2_LVT DELLN1X2_RVT DELLN1X2_HVT NBUFFX16_RVT NBUFFX16_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN2X2_HVT DELLN3X2_LVT DELLN3X2_RVT DELLN3X2_HVT NBUFFX32_RVT NBUFFX32_HVT)
[06/14 18:22:48     97s] 
[06/14 18:22:49     98s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:38 mem=1613.7M
[06/14 18:22:49     98s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:38 mem=1614.2M
[06/14 18:22:49     98s] Creating Lib Analyzer, finished. 
[06/14 18:22:49     98s] 
[06/14 18:22:49     98s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[06/14 18:22:49     98s] 
[06/14 18:22:49     98s] #optDebug: {0, 1.200}
[06/14 18:22:49     98s] ### Creating RouteCongInterface, finished
[06/14 18:22:50     99s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1634.7M
[06/14 18:22:50     99s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:1634.8M
[06/14 18:22:50     99s] 
[06/14 18:22:50     99s] Netlist preparation processing... 
[06/14 18:22:50     99s] Removed 3 instances
[06/14 18:22:50     99s] *info: Marking 6 isolation instances dont touch
[06/14 18:22:50     99s] *info: Marking 14 level shifter instances dont touch
[06/14 18:22:50     99s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1616.4M
[06/14 18:22:50     99s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.013, MEM:1616.4M
[06/14 18:22:50     99s] TotalInstCnt at PhyDesignMc Destruction: 182
[06/14 18:22:50     99s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17286.1
[06/14 18:22:50     99s] *** AreaOpt [finish] : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:01:39.4/0:03:30.5 (0.5), mem = 1616.4M
[06/14 18:22:50     99s] 
[06/14 18:22:50     99s] =============================================================================================
[06/14 18:22:50     99s]  Step TAT Report for SimplifyNetlist #1
[06/14 18:22:50     99s] =============================================================================================
[06/14 18:22:50     99s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/14 18:22:50     99s] ---------------------------------------------------------------------------------------------
[06/14 18:22:50     99s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  21.8 % )     0:00:00.7 /  0:00:00.7    1.0
[06/14 18:22:50     99s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.3
[06/14 18:22:50     99s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   5.7 % )     0:00:00.2 /  0:00:00.2    1.1
[06/14 18:22:50     99s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.7 /  0:00:00.7    1.0
[06/14 18:22:50     99s] [ SteinerInterfaceInit   ]      1   0:00:00.8  (  26.7 % )     0:00:00.8 /  0:00:00.8    1.0
[06/14 18:22:50     99s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[06/14 18:22:50     99s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[06/14 18:22:50     99s] [ MISC                   ]          0:00:01.4  (  44.2 % )     0:00:01.4 /  0:00:01.4    1.0
[06/14 18:22:50     99s] ---------------------------------------------------------------------------------------------
[06/14 18:22:50     99s]  SimplifyNetlist #1 TOTAL           0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:03.1    1.0
[06/14 18:22:50     99s] ---------------------------------------------------------------------------------------------
[06/14 18:22:50     99s] 
[06/14 18:22:50     99s] **INFO: Always on buffers available for drv fixing
[06/14 18:22:50     99s] Deleting Lib Analyzer.
[06/14 18:22:50     99s] Begin: GigaOpt high fanout net optimization
[06/14 18:22:50     99s] GigaOpt HFN: use maxLocalDensity 1.2
[06/14 18:22:50     99s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/14 18:22:50     99s] *info: Marking 14 level shifter instances dont touch
[06/14 18:22:50     99s] *info: Marking 6 isolation instances dont touch
[06/14 18:22:50     99s] Info: 1 clock net  excluded from IPO operation.
[06/14 18:22:50     99s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:39.7/0:03:30.7 (0.5), mem = 1610.8M
[06/14 18:22:50     99s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17286.2
[06/14 18:22:50     99s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/14 18:22:50     99s] ### Creating PhyDesignMc. totSessionCpu=0:01:40 mem=1610.8M
[06/14 18:22:50     99s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/14 18:22:50     99s] OPERPROF: Starting DPlace-Init at level 1, MEM:1610.8M
[06/14 18:22:50     99s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:22:50     99s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:22:50     99s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:22:50     99s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:22:50     99s] z: 2, totalTracks: 1
[06/14 18:22:50     99s] z: 4, totalTracks: 1
[06/14 18:22:50     99s] z: 6, totalTracks: 1
[06/14 18:22:50     99s] z: 8, totalTracks: 1
[06/14 18:22:50     99s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[06/14 18:22:50     99s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1610.9M
[06/14 18:22:50     99s] OPERPROF:     Starting CMU at level 3, MEM:1610.9M
[06/14 18:22:50     99s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1610.9M
[06/14 18:22:50     99s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.122, MEM:1610.9M
[06/14 18:22:50     99s] 
[06/14 18:22:50     99s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1610.9MB).
[06/14 18:22:50     99s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.136, MEM:1610.9M
[06/14 18:22:50     99s] TotalInstCnt at PhyDesignMc Initialization: 182
[06/14 18:22:50     99s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:40 mem=1610.9M
[06/14 18:22:50     99s] ### Creating RouteCongInterface, started
[06/14 18:22:50     99s] 
[06/14 18:22:50     99s] Creating Lib Analyzer ...
[06/14 18:22:51     99s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[06/14 18:22:51     99s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[06/14 18:22:51     99s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT DELLN1X2_LVT DELLN1X2_RVT DELLN1X2_HVT NBUFFX16_RVT NBUFFX16_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN2X2_HVT DELLN3X2_LVT DELLN3X2_RVT DELLN3X2_HVT NBUFFX32_RVT NBUFFX32_HVT)
[06/14 18:22:51     99s] 
[06/14 18:22:51    100s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:41 mem=1615.1M
[06/14 18:22:51    100s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:41 mem=1615.1M
[06/14 18:22:51    100s] Creating Lib Analyzer, finished. 
[06/14 18:22:51    100s] 
[06/14 18:22:51    100s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[06/14 18:22:51    100s] 
[06/14 18:22:51    100s] #optDebug: {0, 1.200}
[06/14 18:22:51    100s] ### Creating RouteCongInterface, finished
[06/14 18:22:51    100s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[06/14 18:22:51    100s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[06/14 18:22:54    103s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 18:22:54    103s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1617.6M
[06/14 18:22:54    103s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1617.6M
[06/14 18:22:54    103s] TotalInstCnt at PhyDesignMc Destruction: 182
[06/14 18:22:54    103s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17286.2
[06/14 18:22:54    103s] *** DrvOpt [finish] : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:01:43.2/0:03:34.3 (0.5), mem = 1617.6M
[06/14 18:22:54    103s] 
[06/14 18:22:54    103s] =============================================================================================
[06/14 18:22:54    103s]  Step TAT Report for DrvOpt #1
[06/14 18:22:54    103s] =============================================================================================
[06/14 18:22:54    103s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/14 18:22:54    103s] ---------------------------------------------------------------------------------------------
[06/14 18:22:54    103s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  19.0 % )     0:00:00.7 /  0:00:00.7    1.0
[06/14 18:22:54    103s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:22:54    103s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.0
[06/14 18:22:54    103s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.7 /  0:00:00.7    1.0
[06/14 18:22:54    103s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   72.8
[06/14 18:22:54    103s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:22:54    103s] [ MISC                   ]          0:00:02.7  (  76.6 % )     0:00:02.7 /  0:00:02.7    1.0
[06/14 18:22:54    103s] ---------------------------------------------------------------------------------------------
[06/14 18:22:54    103s]  DrvOpt #1 TOTAL                    0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:03.5    1.0
[06/14 18:22:54    103s] ---------------------------------------------------------------------------------------------
[06/14 18:22:54    103s] 
[06/14 18:22:54    103s] GigaOpt HFN: restore maxLocalDensity to 0.98
[06/14 18:22:54    103s] End: GigaOpt high fanout net optimization
[06/14 18:22:54    103s] Begin: GigaOpt DRV Optimization
[06/14 18:22:54    103s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/14 18:22:54    103s] *info: Marking 14 level shifter instances dont touch
[06/14 18:22:54    103s] *info: Marking 6 isolation instances dont touch
[06/14 18:22:54    103s] Info: 1 clock net  excluded from IPO operation.
[06/14 18:22:54    103s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:43.2/0:03:34.3 (0.5), mem = 1617.6M
[06/14 18:22:54    103s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17286.3
[06/14 18:22:54    103s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/14 18:22:54    103s] ### Creating PhyDesignMc. totSessionCpu=0:01:43 mem=1617.6M
[06/14 18:22:54    103s] OPERPROF: Starting DPlace-Init at level 1, MEM:1617.6M
[06/14 18:22:54    103s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:22:54    103s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:22:54    103s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:22:54    103s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:22:54    103s] z: 2, totalTracks: 1
[06/14 18:22:54    103s] z: 4, totalTracks: 1
[06/14 18:22:54    103s] z: 6, totalTracks: 1
[06/14 18:22:54    103s] z: 8, totalTracks: 1
[06/14 18:22:54    103s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[06/14 18:22:54    103s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1617.6M
[06/14 18:22:54    103s] OPERPROF:     Starting CMU at level 3, MEM:1617.6M
[06/14 18:22:54    103s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1617.6M
[06/14 18:22:54    103s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.125, MEM:1617.6M
[06/14 18:22:54    103s] 
[06/14 18:22:54    103s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1617.6MB).
[06/14 18:22:54    103s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.139, MEM:1617.6M
[06/14 18:22:54    103s] TotalInstCnt at PhyDesignMc Initialization: 182
[06/14 18:22:54    103s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:43 mem=1617.6M
[06/14 18:22:54    103s] ### Creating RouteCongInterface, started
[06/14 18:22:54    103s] 
[06/14 18:22:54    103s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[06/14 18:22:54    103s] 
[06/14 18:22:54    103s] #optDebug: {0, 1.200}
[06/14 18:22:54    103s] ### Creating RouteCongInterface, finished
[06/14 18:22:54    103s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[06/14 18:22:54    103s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[06/14 18:22:56    105s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1636.7M
[06/14 18:22:56    105s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1636.8M
[06/14 18:22:56    105s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:22:56    105s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/14 18:22:56    105s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:22:56    105s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/14 18:22:56    105s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:22:56    105s] Info: violation cost 44.885769 (cap = 12.037755, tran = 32.848015, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 18:22:56    105s] |    29|    39|    -1.36|    15|    15|    -0.02|     0|     0|     0|     0|   -14.98|  -186.89|       0|       0|       0|   6.51|          |         |
[06/14 18:22:57    106s] Info: violation cost 13.176352 (cap = 0.000000, tran = 13.176352, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 18:22:57    106s] |    18|    25|    -1.08|     0|     0|     0.00|     0|     0|     0|     0|   -13.84|  -172.98|      12|       0|      10|   7.01| 0:00:01.0|  1698.9M|
[06/14 18:22:57    106s] Info: violation cost 13.089298 (cap = 0.000000, tran = 13.089298, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 18:22:57    106s] |    18|    25|    -1.08|     0|     0|     0.00|     0|     0|     0|     0|   -13.84|  -173.00|       2|       0|       0|   7.07| 0:00:00.0|  1699.1M|
[06/14 18:22:57    106s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:22:57    106s] 
[06/14 18:22:57    106s] ###############################################################################
[06/14 18:22:57    106s] #
[06/14 18:22:57    106s] #  Large fanout net report:  
[06/14 18:22:57    106s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[06/14 18:22:57    106s] #     - current density: 7.07
[06/14 18:22:57    106s] #
[06/14 18:22:57    106s] #  List of high fanout nets:
[06/14 18:22:57    106s] #
[06/14 18:22:57    106s] ###############################################################################
[06/14 18:22:57    106s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:22:57    106s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:22:57    106s] **** End NDR-Layer Usage Statistics ****
[06/14 18:22:57    106s] 
[06/14 18:22:57    106s] 
[06/14 18:22:57    106s] =======================================================================
[06/14 18:22:57    106s]                 Reasons for remaining drv violations
[06/14 18:22:57    106s] =======================================================================
[06/14 18:22:57    106s] *info: Total 16 net(s) have violations which can't be fixed by DRV optimization.
[06/14 18:22:57    106s] 
[06/14 18:22:57    106s] *info: Total 2 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[06/14 18:22:57    106s] 
[06/14 18:22:57    106s] 
[06/14 18:22:57    106s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1699.1M) ***
[06/14 18:22:57    106s] 
[06/14 18:22:57    106s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1634.7M
[06/14 18:22:57    106s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1626.5M
[06/14 18:22:57    106s] TotalInstCnt at PhyDesignMc Destruction: 196
[06/14 18:22:57    106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17286.3
[06/14 18:22:57    106s] *** DrvOpt [finish] : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:01:46.4/0:03:37.5 (0.5), mem = 1626.5M
[06/14 18:22:57    106s] 
[06/14 18:22:57    106s] =============================================================================================
[06/14 18:22:57    106s]  Step TAT Report for DrvOpt #2
[06/14 18:22:57    106s] =============================================================================================
[06/14 18:22:57    106s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/14 18:22:57    106s] ---------------------------------------------------------------------------------------------
[06/14 18:22:57    106s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:22:57    106s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:22:57    106s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.0
[06/14 18:22:57    106s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:22:57    106s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:22:57    106s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.4 % )     0:00:00.5 /  0:00:00.5    1.0
[06/14 18:22:57    106s] [ OptGetWeight           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:22:57    106s] [ OptEval                ]      8   0:00:00.3  (  10.7 % )     0:00:00.3 /  0:00:00.4    1.1
[06/14 18:22:57    106s] [ OptCommit              ]      8   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[06/14 18:22:57    106s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[06/14 18:22:57    106s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[06/14 18:22:57    106s] [ IncrDelayCalc          ]     23   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.2
[06/14 18:22:57    106s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[06/14 18:22:57    106s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:22:57    106s] [ MISC                   ]          0:00:02.5  (  79.6 % )     0:00:02.5 /  0:00:02.5    1.0
[06/14 18:22:57    106s] ---------------------------------------------------------------------------------------------
[06/14 18:22:57    106s]  DrvOpt #2 TOTAL                    0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:03.2    1.0
[06/14 18:22:57    106s] ---------------------------------------------------------------------------------------------
[06/14 18:22:57    106s] 
[06/14 18:22:57    106s] End: GigaOpt DRV Optimization
[06/14 18:22:57    106s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/14 18:22:57    106s] **optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 1356.2M, totSessionCpu=0:01:46 **
[06/14 18:22:57    106s] 
[06/14 18:22:57    106s] Active setup views:
[06/14 18:22:57    106s]  func_worst_scenario
[06/14 18:22:57    106s]   Dominating endpoints: 0
[06/14 18:22:57    106s]   Dominating TNS: -0.000
[06/14 18:22:57    106s] 
[06/14 18:22:57    106s] Deleting Lib Analyzer.
[06/14 18:22:57    106s] Begin: GigaOpt Global Optimization
[06/14 18:22:57    106s] *info: use new DP (enabled)
[06/14 18:22:57    106s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[06/14 18:22:57    106s] *info: Marking 14 level shifter instances dont touch
[06/14 18:22:57    106s] *info: Marking 6 isolation instances dont touch
[06/14 18:22:57    106s] Info: 1 clock net  excluded from IPO operation.
[06/14 18:22:57    106s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (81.9), totSession cpu/real = 0:01:46.4/0:03:37.5 (0.5), mem = 1622.5M
[06/14 18:22:57    106s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17286.4
[06/14 18:22:57    106s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/14 18:22:57    106s] ### Creating PhyDesignMc. totSessionCpu=0:01:46 mem=1622.5M
[06/14 18:22:57    106s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/14 18:22:57    106s] OPERPROF: Starting DPlace-Init at level 1, MEM:1622.5M
[06/14 18:22:57    106s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:22:57    106s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:22:57    106s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:22:57    106s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:22:57    106s] z: 2, totalTracks: 1
[06/14 18:22:57    106s] z: 4, totalTracks: 1
[06/14 18:22:57    106s] z: 6, totalTracks: 1
[06/14 18:22:57    106s] z: 8, totalTracks: 1
[06/14 18:22:57    106s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[06/14 18:22:57    106s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1622.5M
[06/14 18:22:57    106s] OPERPROF:     Starting CMU at level 3, MEM:1622.5M
[06/14 18:22:57    106s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1622.5M
[06/14 18:22:57    106s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.131, MEM:1622.5M
[06/14 18:22:57    106s] 
[06/14 18:22:57    106s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1622.5MB).
[06/14 18:22:57    106s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.146, MEM:1622.5M
[06/14 18:22:57    106s] TotalInstCnt at PhyDesignMc Initialization: 196
[06/14 18:22:57    106s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:47 mem=1622.5M
[06/14 18:22:57    106s] ### Creating RouteCongInterface, started
[06/14 18:22:57    106s] 
[06/14 18:22:57    106s] Creating Lib Analyzer ...
[06/14 18:22:57    106s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[06/14 18:22:57    106s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[06/14 18:22:57    106s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT DELLN1X2_LVT DELLN1X2_RVT DELLN1X2_HVT NBUFFX16_RVT NBUFFX16_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN2X2_HVT DELLN3X2_LVT DELLN3X2_RVT DELLN3X2_HVT NBUFFX32_RVT NBUFFX32_HVT)
[06/14 18:22:57    106s] 
[06/14 18:22:58    107s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:47 mem=1626.6M
[06/14 18:22:58    107s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:47 mem=1626.6M
[06/14 18:22:58    107s] Creating Lib Analyzer, finished. 
[06/14 18:22:58    107s] 
[06/14 18:22:58    107s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[06/14 18:22:58    107s] 
[06/14 18:22:58    107s] #optDebug: {0, 1.200}
[06/14 18:22:58    107s] ### Creating RouteCongInterface, finished
[06/14 18:22:58    107s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[06/14 18:23:01    110s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[06/14 18:23:01    110s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[06/14 18:23:01    110s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[06/14 18:23:01    110s] *info: 1 clock net excluded
[06/14 18:23:01    110s] *info: Marking 14 level shifter instances dont touch
[06/14 18:23:01    110s] *info: Marking 6 isolation instances dont touch
[06/14 18:23:01    110s] *info: 7 special nets excluded.
[06/14 18:23:01    110s] *info: 7 no-driver nets excluded.
[06/14 18:23:01    110s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[06/14 18:23:01    110s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[06/14 18:23:01    110s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[06/14 18:23:01    110s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[06/14 18:23:01    110s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[06/14 18:23:02    111s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1657.4M
[06/14 18:23:02    111s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1657.5M
[06/14 18:23:02    111s] ** GigaOpt Global Opt WNS Slack -13.836  TNS Slack -172.997 
[06/14 18:23:02    111s] +--------+--------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:02    111s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|       End Point        |
[06/14 18:23:02    111s] +--------+--------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:02    111s] | -13.836|-172.997|     7.07%|   0:00:00.0| 1674.6M|func_worst_scenario|  default| modB_inst/RB4_reg/D    |
[06/14 18:23:03    112s] | -13.759|-162.817|     7.04%|   0:00:01.0| 1722.1M|func_worst_scenario|  default| modB_inst/RB4_reg/D    |
[06/14 18:23:03    112s] | -13.759|-162.817|     7.04%|   0:00:00.0| 1722.4M|func_worst_scenario|  default| modB_inst/RB4_reg/D    |
[06/14 18:23:03    112s] | -13.759|-162.817|     7.04%|   0:00:00.0| 1722.4M|func_worst_scenario|  default| modB_inst/RB4_reg/D    |
[06/14 18:23:03    112s] | -11.058| -79.163|     7.01%|   0:00:00.0| 1724.1M|func_worst_scenario|  default| modB_inst/RB4_reg/D    |
[06/14 18:23:04    113s] | -11.058| -78.920|     7.05%|   0:00:01.0| 1725.0M|func_worst_scenario|  default| modB_inst/RB4_reg/D    |
[06/14 18:23:04    113s] | -11.058| -78.920|     7.05%|   0:00:00.0| 1725.1M|func_worst_scenario|  default| modB_inst/RB4_reg/D    |
[06/14 18:23:04    113s] | -11.058| -78.920|     7.05%|   0:00:00.0| 1725.1M|func_worst_scenario|  default| modB_inst/RB4_reg/D    |
[06/14 18:23:04    113s] | -10.791| -54.078|     7.11%|   0:00:00.0| 1725.1M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
[06/14 18:23:04    113s] | -10.778| -54.040|     7.09%|   0:00:00.0| 1725.2M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
[06/14 18:23:04    113s] | -10.778| -54.040|     7.09%|   0:00:00.0| 1725.2M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
[06/14 18:23:04    113s] | -10.778| -54.040|     7.09%|   0:00:00.0| 1725.2M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
[06/14 18:23:05    113s] | -10.778| -53.410|     7.07%|   0:00:01.0| 1725.2M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
[06/14 18:23:05    114s] | -10.778| -53.359|     7.10%|   0:00:00.0| 1725.2M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
[06/14 18:23:05    114s] | -10.778| -53.359|     7.10%|   0:00:00.0| 1725.2M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
[06/14 18:23:05    114s] | -10.778| -53.359|     7.10%|   0:00:00.0| 1725.2M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
[06/14 18:23:05    114s] | -10.778| -53.277|     7.12%|   0:00:00.0| 1725.2M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
[06/14 18:23:05    114s] | -10.778| -53.263|     7.12%|   0:00:00.0| 1725.2M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
[06/14 18:23:05    114s] | -10.778| -53.263|     7.12%|   0:00:00.0| 1725.2M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
[06/14 18:23:05    114s] | -10.778| -53.263|     7.12%|   0:00:00.0| 1725.2M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
[06/14 18:23:05    114s] | -10.775| -53.279|     7.13%|   0:00:00.0| 1725.2M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
[06/14 18:23:05    114s] | -10.775| -53.271|     7.13%|   0:00:00.0| 1725.2M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
[06/14 18:23:05    114s] | -10.775| -53.271|     7.13%|   0:00:00.0| 1725.2M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
[06/14 18:23:05    114s] | -10.775| -53.271|     7.13%|   0:00:00.0| 1725.2M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
[06/14 18:23:05    114s] | -10.775| -53.271|     7.13%|   0:00:00.0| 1725.2M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
[06/14 18:23:05    114s] | -10.775| -53.271|     7.13%|   0:00:00.0| 1725.5M|func_worst_scenario|  default| modA_inst/RA4_reg/D    |
[06/14 18:23:05    114s] +--------+--------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:05    114s] 
[06/14 18:23:05    114s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=1724.7M) ***
[06/14 18:23:05    114s] 
[06/14 18:23:05    114s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=1724.7M) ***
[06/14 18:23:05    114s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:23:05    114s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:23:05    114s] **** End NDR-Layer Usage Statistics ****
[06/14 18:23:05    114s] ** GigaOpt Global Opt End WNS Slack -10.775  TNS Slack -53.271 
[06/14 18:23:05    114s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1637.0M
[06/14 18:23:05    114s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.014, MEM:1632.9M
[06/14 18:23:05    114s] TotalInstCnt at PhyDesignMc Destruction: 197
[06/14 18:23:05    114s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17286.4
[06/14 18:23:05    114s] *** SetupOpt [finish] : cpu/real = 0:00:08.2/0:00:08.2 (1.0), totSession cpu/real = 0:01:54.7/0:03:45.7 (0.5), mem = 1632.9M
[06/14 18:23:05    114s] 
[06/14 18:23:05    114s] =============================================================================================
[06/14 18:23:05    114s]  Step TAT Report for GlobalOpt #1
[06/14 18:23:05    114s] =============================================================================================
[06/14 18:23:05    114s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/14 18:23:05    114s] ---------------------------------------------------------------------------------------------
[06/14 18:23:05    114s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.7
[06/14 18:23:05    114s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   7.9 % )     0:00:00.7 /  0:00:00.7    1.0
[06/14 18:23:05    114s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:05    114s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[06/14 18:23:05    114s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.0
[06/14 18:23:05    114s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:05    114s] [ TransformInit          ]      1   0:00:04.3  (  52.7 % )     0:00:04.3 /  0:00:04.3    1.0
[06/14 18:23:05    114s] [ OptSingleIteration     ]     25   0:00:00.1  (   0.9 % )     0:00:02.9 /  0:00:02.9    1.0
[06/14 18:23:05    114s] [ OptGetWeight           ]     25   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.1
[06/14 18:23:05    114s] [ OptEval                ]     25   0:00:01.9  (  23.1 % )     0:00:01.9 /  0:00:01.9    1.0
[06/14 18:23:05    114s] [ OptCommit              ]     25   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[06/14 18:23:05    114s] [ IncrTimingUpdate       ]     12   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    0.7
[06/14 18:23:05    114s] [ PostCommitDelayUpdate  ]     25   0:00:00.0  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[06/14 18:23:05    114s] [ IncrDelayCalc          ]     55   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[06/14 18:23:05    114s] [ SetupOptGetWorkingSet  ]     25   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[06/14 18:23:05    114s] [ SetupOptGetActiveNode  ]     25   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.0    0.6
[06/14 18:23:05    114s] [ SetupOptSlackGraph     ]     25   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    0.9
[06/14 18:23:05    114s] [ MISC                   ]          0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.1    0.8
[06/14 18:23:05    114s] ---------------------------------------------------------------------------------------------
[06/14 18:23:05    114s]  GlobalOpt #1 TOTAL                 0:00:08.3  ( 100.0 % )     0:00:08.3 /  0:00:08.2    1.0
[06/14 18:23:05    114s] ---------------------------------------------------------------------------------------------
[06/14 18:23:05    114s] 
[06/14 18:23:05    114s] End: GigaOpt Global Optimization
[06/14 18:23:05    114s] *** Timing NOT met, worst failing slack is -10.775
[06/14 18:23:05    114s] *** Check timing (0:00:00.0)
[06/14 18:23:05    114s] Deleting Lib Analyzer.
[06/14 18:23:05    114s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[06/14 18:23:05    114s] *info: Marking 14 level shifter instances dont touch
[06/14 18:23:05    114s] *info: Marking 6 isolation instances dont touch
[06/14 18:23:05    114s] Info: 1 clock net  excluded from IPO operation.
[06/14 18:23:05    114s] ### Creating LA Mngr. totSessionCpu=0:01:55 mem=1627.6M
[06/14 18:23:05    114s] ### Creating LA Mngr, finished. totSessionCpu=0:01:55 mem=1627.6M
[06/14 18:23:05    114s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/14 18:23:05    114s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1627.6M
[06/14 18:23:05    114s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.127, MEM:1627.6M
[06/14 18:23:05    114s] 
[06/14 18:23:05    114s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1627.6M
[06/14 18:23:06    115s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.127, MEM:1627.6M
[06/14 18:23:06    115s] 
[06/14 18:23:06    115s] 
[06/14 18:23:06    115s] *** Start incrementalPlace ***
[06/14 18:23:06    115s] User Input Parameters:
[06/14 18:23:06    115s] - Congestion Driven    : On
[06/14 18:23:06    115s] - Timing Driven        : On
[06/14 18:23:06    115s] - Area-Violation Based : On
[06/14 18:23:06    115s] - Start Rollback Level : -5
[06/14 18:23:06    115s] - Legalized            : On
[06/14 18:23:06    115s] - Window Based         : Off
[06/14 18:23:06    115s] - eDen incr mode       : Off
[06/14 18:23:06    115s] - Small incr mode      : Off
[06/14 18:23:06    115s] 
[06/14 18:23:06    115s] no activity file in design. spp won't run.
[06/14 18:23:06    115s] Effort level <high> specified for reg2reg path_group
[06/14 18:23:06    115s] Collecting buffer chain nets ...
[06/14 18:23:06    115s] No Views given, use default active views for adaptive view pruning
[06/14 18:23:06    115s] SKP will enable view:
[06/14 18:23:06    115s]   func_worst_scenario
[06/14 18:23:06    115s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1629.9M
[06/14 18:23:06    115s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.004, MEM:1629.9M
[06/14 18:23:06    115s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1629.9M
[06/14 18:23:06    115s] Starting Early Global Route congestion estimation: mem = 1629.9M
[06/14 18:23:06    115s] (I)       Started Loading and Dumping File ( Curr Mem: 1629.86 MB )
[06/14 18:23:06    115s] (I)       Reading DB...
[06/14 18:23:06    115s] (I)       Read data from FE... (mem=1666.7M)
[06/14 18:23:06    115s] (I)       Read nodes and places... (mem=1666.7M)
[06/14 18:23:06    115s] (I)       Done Read nodes and places (cpu=0.000s, mem=1666.7M)
[06/14 18:23:06    115s] (I)       Read nets... (mem=1666.7M)
[06/14 18:23:06    115s] (I)       Done Read nets (cpu=0.000s, mem=1666.7M)
[06/14 18:23:06    115s] (I)       Done Read data from FE (cpu=0.000s, mem=1666.7M)
[06/14 18:23:06    115s] (I)       before initializing RouteDB syMemory usage = 1630.0 MB
[06/14 18:23:06    115s] (I)       Honor MSV route constraint: false
[06/14 18:23:06    115s] (I)       Maximum routing layer  : 127
[06/14 18:23:06    115s] (I)       Minimum routing layer  : 2
[06/14 18:23:06    115s] (I)       Supply scale factor H  : 1.00
[06/14 18:23:06    115s] (I)       Supply scale factor V  : 1.00
[06/14 18:23:06    115s] (I)       Tracks used by clock wire: 0
[06/14 18:23:06    115s] (I)       Reverse direction      : 
[06/14 18:23:06    115s] (I)       Honor partition pin guides: true
[06/14 18:23:06    115s] (I)       Route selected nets only: false
[06/14 18:23:06    115s] (I)       Route secondary PG pins: false
[06/14 18:23:06    115s] (I)       Second PG max fanout   : 2147483647
[06/14 18:23:06    115s] (I)       Apply function for special wires: true
[06/14 18:23:06    115s] (I)       Layer by layer blockage reading: true
[06/14 18:23:06    115s] (I)       Offset calculation fix : true
[06/14 18:23:06    115s] (I)       Route stripe layer range: 
[06/14 18:23:06    115s] (I)       Honor partition fences : 
[06/14 18:23:06    115s] (I)       Honor partition pin    : 
[06/14 18:23:06    115s] (I)       Honor partition fences with feedthrough: 
[06/14 18:23:06    115s] (I)       Counted 7481 PG shapes. We will not process PG shapes layer by layer.
[06/14 18:23:06    115s] (I)       Use row-based GCell size
[06/14 18:23:06    115s] (I)       Use row-based GCell align
[06/14 18:23:06    115s] (I)       GCell unit size   : 1672
[06/14 18:23:06    115s] (I)       GCell multiplier  : 1
[06/14 18:23:06    115s] (I)       GCell row height  : 1672
[06/14 18:23:06    115s] (I)       Actual row height : 1672
[06/14 18:23:06    115s] (I)       GCell align ref   : 10032 10032
[06/14 18:23:06    115s] [NR-eGR] Track table information for default rule: 
[06/14 18:23:06    115s] [NR-eGR] M1 has no routable track
[06/14 18:23:06    115s] [NR-eGR] M2 has single uniform track structure
[06/14 18:23:06    115s] [NR-eGR] M3 has single uniform track structure
[06/14 18:23:06    115s] [NR-eGR] M4 has single uniform track structure
[06/14 18:23:06    115s] [NR-eGR] M5 has single uniform track structure
[06/14 18:23:06    115s] [NR-eGR] M6 has single uniform track structure
[06/14 18:23:06    115s] [NR-eGR] M7 has single uniform track structure
[06/14 18:23:06    115s] [NR-eGR] M8 has single uniform track structure
[06/14 18:23:06    115s] [NR-eGR] M9 has single uniform track structure
[06/14 18:23:06    115s] [NR-eGR] MRDL has single uniform track structure
[06/14 18:23:06    115s] (I)       ===========================================================================
[06/14 18:23:06    115s] (I)       == Report All Rule Vias ==
[06/14 18:23:06    115s] (I)       ===========================================================================
[06/14 18:23:06    115s] (I)        Via Rule : (Default)
[06/14 18:23:06    115s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/14 18:23:06    115s] (I)       ---------------------------------------------------------------------------
[06/14 18:23:06    115s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[06/14 18:23:06    115s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[06/14 18:23:06    115s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[06/14 18:23:06    115s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[06/14 18:23:06    115s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[06/14 18:23:06    115s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[06/14 18:23:06    115s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[06/14 18:23:06    115s] (I)        8   44 : VIA89                      44 : VIA89                    
[06/14 18:23:06    115s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[06/14 18:23:06    115s] (I)       10    0 : ---                         0 : ---                      
[06/14 18:23:06    115s] (I)       ===========================================================================
[06/14 18:23:06    115s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1629.99 MB )
[06/14 18:23:06    115s] [NR-eGR] Read 12716 PG shapes
[06/14 18:23:06    115s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1630.42 MB )
[06/14 18:23:06    115s] [NR-eGR] #Routing Blockages  : 0
[06/14 18:23:06    115s] [NR-eGR] #Instance Blockages : 0
[06/14 18:23:06    115s] [NR-eGR] #PG Blockages       : 12716
[06/14 18:23:06    115s] [NR-eGR] #Bump Blockages     : 0
[06/14 18:23:06    115s] [NR-eGR] #Boundary Blockages : 0
[06/14 18:23:06    115s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/14 18:23:06    115s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/14 18:23:06    115s] (I)       readDataFromPlaceDB
[06/14 18:23:06    115s] (I)       Read net information..
[06/14 18:23:06    115s] [NR-eGR] Read numTotalNets=169  numIgnoredNets=0
[06/14 18:23:06    115s] (I)       Read testcase time = 0.000 seconds
[06/14 18:23:06    115s] 
[06/14 18:23:06    115s] (I)       early_global_route_priority property id does not exist.
[06/14 18:23:06    115s] (I)       Start initializing grid graph
[06/14 18:23:06    115s] (I)       End initializing grid graph
[06/14 18:23:06    115s] (I)       Model blockages into capacity
[06/14 18:23:06    115s] (I)       Read Num Blocks=12716  Num Prerouted Wires=0  Num CS=0
[06/14 18:23:06    115s] (I)       Started Modeling ( Curr Mem: 1630.42 MB )
[06/14 18:23:06    115s] (I)       Started Modeling Layer 1 ( Curr Mem: 1630.42 MB )
[06/14 18:23:06    115s] (I)       Started Modeling Layer 2 ( Curr Mem: 1630.42 MB )
[06/14 18:23:06    115s] (I)       Layer 1 (V) : #blockages 1880 : #preroutes 0
[06/14 18:23:06    115s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1630.42 MB )
[06/14 18:23:06    115s] (I)       Started Modeling Layer 3 ( Curr Mem: 1630.42 MB )
[06/14 18:23:06    115s] (I)       Layer 2 (H) : #blockages 2084 : #preroutes 0
[06/14 18:23:06    115s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1630.42 MB )
[06/14 18:23:06    115s] (I)       Started Modeling Layer 4 ( Curr Mem: 1630.42 MB )
[06/14 18:23:06    115s] (I)       Layer 3 (V) : #blockages 1988 : #preroutes 0
[06/14 18:23:06    115s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1630.42 MB )
[06/14 18:23:06    115s] (I)       Started Modeling Layer 5 ( Curr Mem: 1630.42 MB )
[06/14 18:23:06    115s] (I)       Layer 4 (H) : #blockages 1712 : #preroutes 0
[06/14 18:23:06    115s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1630.42 MB )
[06/14 18:23:06    115s] (I)       Started Modeling Layer 6 ( Curr Mem: 1630.42 MB )
[06/14 18:23:06    115s] (I)       Layer 5 (V) : #blockages 1650 : #preroutes 0
[06/14 18:23:06    115s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1630.42 MB )
[06/14 18:23:06    115s] (I)       Started Modeling Layer 7 ( Curr Mem: 1630.42 MB )
[06/14 18:23:06    115s] (I)       Layer 6 (H) : #blockages 1540 : #preroutes 0
[06/14 18:23:06    115s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1630.42 MB )
[06/14 18:23:06    115s] (I)       Started Modeling Layer 8 ( Curr Mem: 1630.42 MB )
[06/14 18:23:06    115s] (I)       Layer 7 (V) : #blockages 1322 : #preroutes 0
[06/14 18:23:06    115s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1630.42 MB )
[06/14 18:23:06    115s] (I)       Started Modeling Layer 9 ( Curr Mem: 1630.42 MB )
[06/14 18:23:06    115s] (I)       Layer 8 (H) : #blockages 540 : #preroutes 0
[06/14 18:23:06    115s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1630.42 MB )
[06/14 18:23:06    115s] (I)       Started Modeling Layer 10 ( Curr Mem: 1630.42 MB )
[06/14 18:23:06    115s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[06/14 18:23:06    115s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1630.42 MB )
[06/14 18:23:06    115s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1630.42 MB )
[06/14 18:23:06    115s] (I)       -- layer congestion ratio --
[06/14 18:23:06    115s] (I)       Layer 1 : 0.100000
[06/14 18:23:06    115s] (I)       Layer 2 : 0.700000
[06/14 18:23:06    115s] (I)       Layer 3 : 0.700000
[06/14 18:23:06    115s] (I)       Layer 4 : 0.700000
[06/14 18:23:06    115s] (I)       Layer 5 : 0.700000
[06/14 18:23:06    115s] (I)       Layer 6 : 0.700000
[06/14 18:23:06    115s] (I)       Layer 7 : 0.700000
[06/14 18:23:06    115s] (I)       Layer 8 : 0.700000
[06/14 18:23:06    115s] (I)       Layer 9 : 0.700000
[06/14 18:23:06    115s] (I)       Layer 10 : 0.700000
[06/14 18:23:06    115s] (I)       ----------------------------
[06/14 18:23:06    115s] (I)       Number of ignored nets = 0
[06/14 18:23:06    115s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 18:23:06    115s] (I)       Number of clock nets = 1.  Ignored: No
[06/14 18:23:06    115s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 18:23:06    115s] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 18:23:06    115s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 18:23:06    115s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 18:23:06    115s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 18:23:06    115s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 18:23:06    115s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 18:23:06    115s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/14 18:23:06    115s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1630.4 MB
[06/14 18:23:06    115s] (I)       Ndr track 0 does not exist
[06/14 18:23:06    115s] (I)       Layer1  viaCost=300.00
[06/14 18:23:06    115s] (I)       Layer2  viaCost=300.00
[06/14 18:23:06    115s] (I)       Layer3  viaCost=100.00
[06/14 18:23:06    115s] (I)       Layer4  viaCost=300.00
[06/14 18:23:06    115s] (I)       Layer5  viaCost=100.00
[06/14 18:23:06    115s] (I)       Layer6  viaCost=300.00
[06/14 18:23:06    115s] (I)       Layer7  viaCost=100.00
[06/14 18:23:06    115s] (I)       Layer8  viaCost=200.00
[06/14 18:23:06    115s] (I)       Layer9  viaCost=900.00
[06/14 18:23:06    115s] (I)       ---------------------Grid Graph Info--------------------
[06/14 18:23:06    115s] (I)       Routing area        : (0, 0) - (120080, 120080)
[06/14 18:23:06    115s] (I)       Core area           : (10032, 10032) - (110048, 110048)
[06/14 18:23:06    115s] (I)       Site width          :   152  (dbu)
[06/14 18:23:06    115s] (I)       Row height          :  1672  (dbu)
[06/14 18:23:06    115s] (I)       GCell row height    :  1672  (dbu)
[06/14 18:23:06    115s] (I)       GCell width         :  1672  (dbu)
[06/14 18:23:06    115s] (I)       GCell height        :  1672  (dbu)
[06/14 18:23:06    115s] (I)       Grid                :    72    72    10
[06/14 18:23:06    115s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/14 18:23:06    115s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[06/14 18:23:06    115s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[06/14 18:23:06    115s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[06/14 18:23:06    115s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[06/14 18:23:06    115s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[06/14 18:23:06    115s] (I)       Default pitch size  :   100   152   152   152   152   152   152   152   228  4864
[06/14 18:23:06    115s] (I)       First track coord   :     0   152   152   152   152   152   152   152   152  5016
[06/14 18:23:06    115s] (I)       Num tracks per GCell: 16.72 11.00 11.00 11.00 11.00 11.00 11.00 11.00  7.33  0.34
[06/14 18:23:06    115s] (I)       Total num of tracks :     0   789   789   789   789   789   789   789   526    24
[06/14 18:23:06    115s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/14 18:23:06    115s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/14 18:23:06    115s] (I)       --------------------------------------------------------
[06/14 18:23:06    115s] 
[06/14 18:23:06    115s] [NR-eGR] ============ Routing rule table ============
[06/14 18:23:06    115s] [NR-eGR] Rule id: 0  Nets: 169 
[06/14 18:23:06    115s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/14 18:23:06    115s] (I)       Pitch:  L1=100  L2=152  L3=152  L4=152  L5=152  L6=152  L7=152  L8=152  L9=228  L10=4864
[06/14 18:23:06    115s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/14 18:23:06    115s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/14 18:23:06    115s] [NR-eGR] ========================================
[06/14 18:23:06    115s] [NR-eGR] 
[06/14 18:23:06    115s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/14 18:23:06    115s] (I)       blocked tracks on layer2 : = 11262 / 56808 (19.82%)
[06/14 18:23:06    115s] (I)       blocked tracks on layer3 : = 2864 / 56808 (5.04%)
[06/14 18:23:06    115s] (I)       blocked tracks on layer4 : = 11626 / 56808 (20.47%)
[06/14 18:23:06    115s] (I)       blocked tracks on layer5 : = 4155 / 56808 (7.31%)
[06/14 18:23:06    115s] (I)       blocked tracks on layer6 : = 11276 / 56808 (19.85%)
[06/14 18:23:06    115s] (I)       blocked tracks on layer7 : = 2853 / 56808 (5.02%)
[06/14 18:23:06    115s] (I)       blocked tracks on layer8 : = 18449 / 56808 (32.48%)
[06/14 18:23:06    115s] (I)       blocked tracks on layer9 : = 13111 / 37872 (34.62%)
[06/14 18:23:06    115s] (I)       blocked tracks on layer10 : = 0 / 1728 (0.00%)
[06/14 18:23:06    115s] (I)       After initializing earlyGlobalRoute syMemory usage = 1630.6 MB
[06/14 18:23:06    115s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1630.63 MB )
[06/14 18:23:06    115s] (I)       Started Global Routing ( Curr Mem: 1630.63 MB )
[06/14 18:23:06    115s] (I)       ============= Initialization =============
[06/14 18:23:06    115s] (I)       totalPins=542  totalGlobalPin=514 (94.83%)
[06/14 18:23:06    115s] (I)       Started Build MST ( Curr Mem: 1630.63 MB )
[06/14 18:23:06    115s] (I)       Generate topology with single threads
[06/14 18:23:06    115s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1630.63 MB )
[06/14 18:23:06    115s] (I)       total 2D Cap : 386926 = (187614 H, 199312 V)
[06/14 18:23:06    115s] [NR-eGR] Layer group 1: route 169 net(s) in layer range [2, 10]
[06/14 18:23:06    115s] (I)       ============  Phase 1a Route ============
[06/14 18:23:06    115s] (I)       Started Phase 1a ( Curr Mem: 1630.63 MB )
[06/14 18:23:06    115s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1630.63 MB )
[06/14 18:23:06    115s] (I)       Usage: 2203 = (1214 H, 989 V) = (0.65% H, 0.50% V) = (2.030e+03um H, 1.654e+03um V)
[06/14 18:23:06    115s] (I)       
[06/14 18:23:06    115s] (I)       ============  Phase 1b Route ============
[06/14 18:23:06    115s] (I)       Usage: 2203 = (1214 H, 989 V) = (0.65% H, 0.50% V) = (2.030e+03um H, 1.654e+03um V)
[06/14 18:23:06    115s] (I)       
[06/14 18:23:06    115s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.683416e+03um
[06/14 18:23:06    115s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/14 18:23:06    115s] (I)       Congestion threshold : each 60.00, sum 90.00
[06/14 18:23:06    115s] (I)       ============  Phase 1c Route ============
[06/14 18:23:06    115s] (I)       Usage: 2203 = (1214 H, 989 V) = (0.65% H, 0.50% V) = (2.030e+03um H, 1.654e+03um V)
[06/14 18:23:06    115s] (I)       
[06/14 18:23:06    115s] (I)       ============  Phase 1d Route ============
[06/14 18:23:06    115s] (I)       Usage: 2203 = (1214 H, 989 V) = (0.65% H, 0.50% V) = (2.030e+03um H, 1.654e+03um V)
[06/14 18:23:06    115s] (I)       
[06/14 18:23:06    115s] (I)       ============  Phase 1e Route ============
[06/14 18:23:06    115s] (I)       Started Phase 1e ( Curr Mem: 1630.63 MB )
[06/14 18:23:06    115s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1630.63 MB )
[06/14 18:23:06    115s] (I)       Usage: 2203 = (1214 H, 989 V) = (0.65% H, 0.50% V) = (2.030e+03um H, 1.654e+03um V)
[06/14 18:23:06    115s] (I)       
[06/14 18:23:06    115s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.683416e+03um
[06/14 18:23:06    115s] [NR-eGR] 
[06/14 18:23:06    115s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1630.63 MB )
[06/14 18:23:06    115s] (I)       Running layer assignment with 1 threads
[06/14 18:23:06    115s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1630.63 MB )
[06/14 18:23:06    115s] (I)       ============  Phase 1l Route ============
[06/14 18:23:06    115s] (I)       
[06/14 18:23:06    115s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/14 18:23:06    115s] [NR-eGR]                        OverCon            
[06/14 18:23:06    115s] [NR-eGR]                         #Gcell     %Gcell
[06/14 18:23:06    115s] [NR-eGR]       Layer                (0)    OverCon 
[06/14 18:23:06    115s] [NR-eGR] ----------------------------------------------
[06/14 18:23:06    115s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:06    115s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:06    115s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:06    115s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:06    115s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:06    115s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:06    115s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:06    115s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:06    115s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:06    115s] [NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:06    115s] [NR-eGR] ----------------------------------------------
[06/14 18:23:06    115s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[06/14 18:23:06    115s] [NR-eGR] 
[06/14 18:23:06    115s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1630.63 MB )
[06/14 18:23:06    115s] (I)       total 2D Cap : 388849 = (188288 H, 200561 V)
[06/14 18:23:06    115s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/14 18:23:06    115s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/14 18:23:06    115s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1630.7M
[06/14 18:23:06    115s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.034, MEM:1630.7M
[06/14 18:23:06    115s] OPERPROF: Starting HotSpotCal at level 1, MEM:1630.7M
[06/14 18:23:06    115s] [hotspot] +------------+---------------+---------------+
[06/14 18:23:06    115s] [hotspot] |            |   max hotspot | total hotspot |
[06/14 18:23:06    115s] [hotspot] +------------+---------------+---------------+
[06/14 18:23:06    115s] [hotspot] | normalized |          0.00 |          0.00 |
[06/14 18:23:06    115s] [hotspot] +------------+---------------+---------------+
[06/14 18:23:06    115s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/14 18:23:06    115s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/14 18:23:06    115s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1630.7M
[06/14 18:23:06    115s] 
[06/14 18:23:06    115s] === incrementalPlace Internal Loop 1 ===
[06/14 18:23:06    115s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[06/14 18:23:06    115s] OPERPROF: Starting IPInitSPData at level 1, MEM:1630.7M
[06/14 18:23:06    115s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:23:06    115s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:23:06    115s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:23:06    115s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:23:06    115s] z: 2, totalTracks: 1
[06/14 18:23:06    115s] z: 4, totalTracks: 1
[06/14 18:23:06    115s] z: 6, totalTracks: 1
[06/14 18:23:06    115s] z: 8, totalTracks: 1
[06/14 18:23:06    115s] #spOpts: N=32 minPadR=1.1 
[06/14 18:23:06    115s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1630.7M
[06/14 18:23:06    115s] 
[06/14 18:23:06    115s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.132, MEM:1630.7M
[06/14 18:23:06    115s] OPERPROF:   Starting post-place ADS at level 2, MEM:1630.7M
[06/14 18:23:06    115s] 
[06/14 18:23:06    115s] ADSU 0.077 -> 0.077. GS 13.376
[06/14 18:23:06    115s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.003, MEM:1630.7M
[06/14 18:23:06    115s] OPERPROF:   Starting spMPad at level 2, MEM:1630.7M
[06/14 18:23:06    115s] OPERPROF:     Starting spContextMPad at level 3, MEM:1630.7M
[06/14 18:23:06    115s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1630.7M
[06/14 18:23:06    115s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.001, MEM:1630.7M
[06/14 18:23:06    115s] 
[06/14 18:23:06    115s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1630.7M
[06/14 18:23:06    115s] no activity file in design. spp won't run.
[06/14 18:23:06    115s] [spp] 0
[06/14 18:23:06    115s] [adp] 0:1:1:3
[06/14 18:23:06    115s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1630.7M
[06/14 18:23:06    115s] SP #FI/SF FL/PI 56/0 141/0
[06/14 18:23:06    115s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.150, REAL:0.152, MEM:1630.7M
[06/14 18:23:06    115s] PP off. flexM 0
[06/14 18:23:06    115s] OPERPROF: Starting CDPad at level 1, MEM:1630.7M
[06/14 18:23:06    115s] 3DP is on.
[06/14 18:23:06    115s] 3DP OF M2 0.000, M4 0.000. Diff 0
[06/14 18:23:06    115s] design sh 0.056.
[06/14 18:23:06    115s] design sh 0.056.
[06/14 18:23:06    115s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[06/14 18:23:06    115s] design sh 0.056.
[06/14 18:23:06    115s] CDPadU 0.141 -> 0.085. R=0.077, N=141, GS=1.672
[06/14 18:23:06    115s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.020, MEM:1631.1M
[06/14 18:23:06    115s] OPERPROF: Starting InitSKP at level 1, MEM:1631.1M
[06/14 18:23:06    115s] no activity file in design. spp won't run.
[06/14 18:23:06    115s] no activity file in design. spp won't run.
[06/14 18:23:06    115s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[06/14 18:23:06    115s] OPERPROF: Finished InitSKP at level 1, CPU:0.180, REAL:0.179, MEM:1632.2M
[06/14 18:23:06    115s] NP #FI/FS/SF FL/PI: 56/0/0 141/0
[06/14 18:23:06    115s] no activity file in design. spp won't run.
[06/14 18:23:06    115s] 
[06/14 18:23:06    115s] AB Est...
[06/14 18:23:06    115s] OPERPROF: Starting npPlace at level 1, MEM:1633.2M
[06/14 18:23:06    115s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.014, MEM:1633.6M
[06/14 18:23:06    115s] Iteration  4: Skipped, with CDP Off
[06/14 18:23:06    115s] OPERPROF: Starting npPlace at level 1, MEM:1633.6M
[06/14 18:23:06    115s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[06/14 18:23:06    115s] No instances found in the vector
[06/14 18:23:06    115s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1633.6M, DRC: 0)
[06/14 18:23:06    115s] 0 (out of 0) MH cells were successfully legalized.
[06/14 18:23:06    115s] Iteration  5: Total net bbox = 2.982e+03 (1.80e+03 1.18e+03)
[06/14 18:23:06    115s]               Est.  stn bbox = 3.557e+03 (2.17e+03 1.39e+03)
[06/14 18:23:06    115s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1596.2M
[06/14 18:23:06    115s] OPERPROF: Finished npPlace at level 1, CPU:0.070, REAL:0.077, MEM:1594.8M
[06/14 18:23:06    115s] no activity file in design. spp won't run.
[06/14 18:23:06    115s] NP #FI/FS/SF FL/PI: 56/0/0 141/0
[06/14 18:23:06    115s] no activity file in design. spp won't run.
[06/14 18:23:06    115s] OPERPROF: Starting npPlace at level 1, MEM:1594.8M
[06/14 18:23:06    115s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[06/14 18:23:06    115s] No instances found in the vector
[06/14 18:23:06    115s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1594.8M, DRC: 0)
[06/14 18:23:06    115s] 0 (out of 0) MH cells were successfully legalized.
[06/14 18:23:06    115s] Iteration  6: Total net bbox = 2.963e+03 (1.77e+03 1.19e+03)
[06/14 18:23:06    115s]               Est.  stn bbox = 3.541e+03 (2.14e+03 1.40e+03)
[06/14 18:23:06    115s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1596.4M
[06/14 18:23:06    115s] OPERPROF: Finished npPlace at level 1, CPU:0.080, REAL:0.075, MEM:1595.0M
[06/14 18:23:06    115s] no activity file in design. spp won't run.
[06/14 18:23:06    115s] NP #FI/FS/SF FL/PI: 56/0/0 141/0
[06/14 18:23:06    115s] no activity file in design. spp won't run.
[06/14 18:23:06    115s] OPERPROF: Starting npPlace at level 1, MEM:1595.0M
[06/14 18:23:06    115s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[06/14 18:23:06    115s] No instances found in the vector
[06/14 18:23:06    115s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1595.0M, DRC: 0)
[06/14 18:23:06    115s] 0 (out of 0) MH cells were successfully legalized.
[06/14 18:23:06    115s] Iteration  7: Total net bbox = 3.037e+03 (1.83e+03 1.21e+03)
[06/14 18:23:06    115s]               Est.  stn bbox = 3.621e+03 (2.20e+03 1.42e+03)
[06/14 18:23:06    115s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1596.7M
[06/14 18:23:06    115s] OPERPROF: Finished npPlace at level 1, CPU:0.080, REAL:0.084, MEM:1595.3M
[06/14 18:23:06    115s] no activity file in design. spp won't run.
[06/14 18:23:06    115s] NP #FI/FS/SF FL/PI: 56/0/0 141/0
[06/14 18:23:06    115s] no activity file in design. spp won't run.
[06/14 18:23:06    115s] OPERPROF: Starting npPlace at level 1, MEM:1595.3M
[06/14 18:23:06    115s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[06/14 18:23:06    115s] No instances found in the vector
[06/14 18:23:06    115s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1595.3M, DRC: 0)
[06/14 18:23:06    115s] 0 (out of 0) MH cells were successfully legalized.
[06/14 18:23:07    116s] Iteration  8: Total net bbox = 3.194e+03 (1.87e+03 1.33e+03)
[06/14 18:23:07    116s]               Est.  stn bbox = 3.785e+03 (2.24e+03 1.54e+03)
[06/14 18:23:07    116s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1596.9M
[06/14 18:23:07    116s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.111, MEM:1595.5M
[06/14 18:23:07    116s] no activity file in design. spp won't run.
[06/14 18:23:07    116s] NP #FI/FS/SF FL/PI: 56/0/0 141/0
[06/14 18:23:07    116s] no activity file in design. spp won't run.
[06/14 18:23:07    116s] OPERPROF: Starting npPlace at level 1, MEM:1595.5M
[06/14 18:23:07    116s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[06/14 18:23:07    116s] No instances found in the vector
[06/14 18:23:07    116s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1595.5M, DRC: 0)
[06/14 18:23:07    116s] 0 (out of 0) MH cells were successfully legalized.
[06/14 18:23:07    116s] Iteration  9: Total net bbox = 3.170e+03 (1.86e+03 1.31e+03)
[06/14 18:23:07    116s]               Est.  stn bbox = 3.760e+03 (2.24e+03 1.52e+03)
[06/14 18:23:07    116s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1597.1M
[06/14 18:23:07    116s] OPERPROF: Finished npPlace at level 1, CPU:0.130, REAL:0.125, MEM:1595.7M
[06/14 18:23:07    116s] Move report: Timing Driven Placement moves 141 insts, mean move: 5.48 um, max move: 36.45 um
[06/14 18:23:07    116s] 	Max move on inst (FE_OFC47_sleep_moda): (41.19, 55.18) --> (77.39, 55.43)
[06/14 18:23:07    116s] no activity file in design. spp won't run.
[06/14 18:23:07    116s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1595.7M
[06/14 18:23:07    116s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1595.7M
[06/14 18:23:07    116s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1595.7M
[06/14 18:23:07    116s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1595.7M
[06/14 18:23:07    116s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1595.4M
[06/14 18:23:07    116s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.012, MEM:1591.2M
[06/14 18:23:07    116s] 
[06/14 18:23:07    116s] Finished Incremental Placement (cpu=0:00:00.9, real=0:00:01.0, mem=1591.2M)
[06/14 18:23:07    116s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/14 18:23:07    116s] Type 'man IMPSP-9025' for more detail.
[06/14 18:23:07    116s] CongRepair sets shifter mode to gplace
[06/14 18:23:07    116s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1591.2M
[06/14 18:23:07    116s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1591.2M
[06/14 18:23:07    116s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1591.2M
[06/14 18:23:07    116s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:23:07    116s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:23:07    116s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:23:07    116s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:23:07    116s] z: 2, totalTracks: 1
[06/14 18:23:07    116s] z: 4, totalTracks: 1
[06/14 18:23:07    116s] z: 6, totalTracks: 1
[06/14 18:23:07    116s] z: 8, totalTracks: 1
[06/14 18:23:07    116s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[06/14 18:23:07    116s] All LLGs are deleted
[06/14 18:23:07    116s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1591.2M
[06/14 18:23:07    116s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:1591.2M
[06/14 18:23:07    116s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1591.2M
[06/14 18:23:07    116s] Info: 16 insts are soft-fixed.
[06/14 18:23:07    116s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1591.2M
[06/14 18:23:07    116s] Core basic site is unit
[06/14 18:23:07    116s] SiteArray: non-trimmed site array dimensions = 59 x 658
[06/14 18:23:07    116s] SiteArray: use 184,320 bytes
[06/14 18:23:07    116s] SiteArray: current memory after site array memory allocation 1591.4M
[06/14 18:23:07    116s] SiteArray: FP blocked sites are writable
[06/14 18:23:07    116s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:23:07    116s] SiteArray: use 12,288 bytes
[06/14 18:23:07    116s] SiteArray: current memory after site array memory allocation 1591.4M
[06/14 18:23:07    116s] SiteArray: FP blocked sites are writable
[06/14 18:23:07    116s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:23:07    116s] SiteArray: use 12,288 bytes
[06/14 18:23:07    116s] SiteArray: current memory after site array memory allocation 1591.4M
[06/14 18:23:07    116s] SiteArray: FP blocked sites are writable
[06/14 18:23:07    116s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:23:07    116s] SiteArray: use 12,288 bytes
[06/14 18:23:07    116s] SiteArray: current memory after site array memory allocation 1591.4M
[06/14 18:23:07    116s] SiteArray: FP blocked sites are writable
[06/14 18:23:07    116s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:23:07    116s] SiteArray: use 12,288 bytes
[06/14 18:23:07    116s] SiteArray: current memory after site array memory allocation 1591.4M
[06/14 18:23:07    116s] SiteArray: FP blocked sites are writable
[06/14 18:23:07    116s] PD pd_top has 0 placeable physical insts.
[06/14 18:23:07    116s] PD pd_moda has 0 placeable physical insts.
[06/14 18:23:07    116s] PD pd_modb has 0 placeable physical insts.
[06/14 18:23:07    116s] PD pd_modc has 0 placeable physical insts.
[06/14 18:23:07    116s] PD pd_modd has 0 placeable physical insts.
[06/14 18:23:07    116s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 18:23:07    116s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1591.4M
[06/14 18:23:07    116s] Process 6501 wires and vias for routing blockage and capacity analysis
[06/14 18:23:07    116s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.010, REAL:0.010, MEM:1591.4M
[06/14 18:23:07    116s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1591.4M
[06/14 18:23:07    116s] Process 563 wires and vias for routing blockage and capacity analysis
[06/14 18:23:07    116s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.001, MEM:1591.4M
[06/14 18:23:07    116s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1591.4M
[06/14 18:23:07    116s] Process 563 wires and vias for routing blockage and capacity analysis
[06/14 18:23:07    116s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.010, REAL:0.001, MEM:1591.4M
[06/14 18:23:07    116s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1591.4M
[06/14 18:23:07    116s] Process 466 wires and vias for routing blockage and capacity analysis
[06/14 18:23:07    116s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.001, MEM:1591.4M
[06/14 18:23:07    116s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1591.4M
[06/14 18:23:07    116s] Process 466 wires and vias for routing blockage and capacity analysis
[06/14 18:23:07    116s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.010, REAL:0.001, MEM:1591.4M
[06/14 18:23:07    116s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.150, REAL:0.136, MEM:1591.4M
[06/14 18:23:07    116s] OPERPROF:         Starting CMU at level 5, MEM:1591.4M
[06/14 18:23:07    116s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.003, MEM:1591.4M
[06/14 18:23:07    116s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.150, REAL:0.140, MEM:1591.4M
[06/14 18:23:07    116s] 
[06/14 18:23:07    116s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1591.4MB).
[06/14 18:23:07    116s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.160, REAL:0.154, MEM:1591.4M
[06/14 18:23:07    116s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.160, REAL:0.154, MEM:1591.4M
[06/14 18:23:07    116s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17286.2
[06/14 18:23:07    116s] OPERPROF:   Starting RefinePlace at level 2, MEM:1591.4M
[06/14 18:23:07    116s] *** Starting refinePlace (0:01:56 mem=1591.4M) ***
[06/14 18:23:07    116s] Total net bbox length = 3.325e+03 (1.986e+03 1.339e+03) (ext = 1.261e+03)
[06/14 18:23:07    116s] Info: 16 insts are soft-fixed.
[06/14 18:23:07    116s] 
[06/14 18:23:07    116s] mha: 0.736842 mhc: 0.625000
[06/14 18:23:07    116s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:23:07    116s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[06/14 18:23:07    116s] Found at least one Level-Shifter 'ls_modb2modd_0_B2D' to be placed in gplace mode
[06/14 18:23:07    116s] **WARN: (IMPSP-7207):	Shifter 'pd_modd_iso_pg_modd_b_5_UPF_ISO' has no connections outside its power domain.
[06/14 18:23:07    116s] Type 'man IMPSP-7207' for more detail.
[06/14 18:23:07    116s] **WARN: (IMPSP-7207):	Shifter 'pd_modd_iso_pg_modd_a_4_UPF_ISO' has no connections outside its power domain.
[06/14 18:23:07    116s] Type 'man IMPSP-7207' for more detail.
[06/14 18:23:07    116s] **WARN: (IMPSP-7207):	Shifter 'pd_modc_ls_modc2modb_7_UPF_LS' has no connections outside its power domain.
[06/14 18:23:07    116s] Type 'man IMPSP-7207' for more detail.
[06/14 18:23:07    116s] **WARN: (IMPSP-7207):	Shifter 'pd_modc_iso_pg_modc_b_3_UPF_ISO' has no connections outside its power domain.
[06/14 18:23:07    116s] Type 'man IMPSP-7207' for more detail.
[06/14 18:23:07    116s] **WARN: (IMPSP-7207):	Shifter 'pd_modc_iso_pg_modc_a_2_UPF_ISO' has no connections outside its power domain.
[06/14 18:23:07    116s] Type 'man IMPSP-7207' for more detail.
[06/14 18:23:07    116s] **WARN: (IMPSP-7207):	Shifter 'pd_moda_iso_pg_moda_c_1_UPF_ISO' has no connections outside its power domain.
[06/14 18:23:07    116s] Type 'man IMPSP-7207' for more detail.
[06/14 18:23:07    116s] 16 shifters were already placed.
[06/14 18:23:07    116s] 6 shifters have no external connections.
[06/14 18:23:07    116s] 16 shifters have been successfully placed.
[06/14 18:23:07    116s] 4 shifters have encountered some problem.
[06/14 18:23:07    116s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:23:07    116s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1591.4M
[06/14 18:23:07    116s] Starting refinePlace ...
[06/14 18:23:07    116s] ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:07    116s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:07    116s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:07    116s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:07    116s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:07    116s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:07    116s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:07    116s]    Spread Effort: high, pre-route mode, useDDP on.
[06/14 18:23:07    116s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1591.5MB) @(0:01:56 - 0:01:56).
[06/14 18:23:07    116s] Move report: preRPlace moves 141 insts, mean move: 0.49 um, max move: 2.85 um
[06/14 18:23:07    116s] 	Max move on inst (modB_inst/B2C_reg): (36.67, 74.33) --> (38.61, 75.24)
[06/14 18:23:07    116s] 	Length: 36 sites, height: 1 rows, site name: unit, cell type: SDFFARX1_LVT, constraint:Fence
[06/14 18:23:07    116s] 	Violation at original loc: Placement Blockage Violation
[06/14 18:23:07    116s] wireLenOptFixPriorityInst 0 inst fixed
[06/14 18:23:07    116s] Placement tweakage begins.
[06/14 18:23:07    116s] wire length = 3.803e+03
[06/14 18:23:07    116s] wire length = 3.683e+03
[06/14 18:23:07    116s] Placement tweakage ends.
[06/14 18:23:07    116s] Move report: tweak moves 23 insts, mean move: 2.54 um, max move: 5.17 um
[06/14 18:23:07    116s] 	Max move on inst (modA_inst/FE_OFC34_n_30): (47.27, 43.47) --> (42.10, 43.47)
[06/14 18:23:07    116s] 
[06/14 18:23:07    116s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:23:07    116s] 
[06/14 18:23:07    116s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:23:07    116s] 
[06/14 18:23:07    116s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:23:07    116s] 
[06/14 18:23:07    116s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:23:07    116s] 
[06/14 18:23:07    116s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:23:07    116s] Move report: legalization moves 2 insts, mean move: 0.61 um, max move: 0.91 um
[06/14 18:23:07    116s] 	Max move on inst (modC_inst/RC1_reg): (76.15, 83.60) --> (75.24, 83.60)
[06/14 18:23:07    116s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1591.5MB) @(0:01:56 - 0:01:56).
[06/14 18:23:07    116s] Move report: Detail placement moves 141 insts, mean move: 0.89 um, max move: 5.26 um
[06/14 18:23:07    116s] 	Max move on inst (modA_inst/FE_OFC34_n_30): (47.23, 43.34) --> (42.10, 43.47)
[06/14 18:23:07    116s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1591.5MB
[06/14 18:23:07    116s] Statistics of distance of Instance movement in refine placement:
[06/14 18:23:07    116s]   maximum (X+Y) =         5.26 um
[06/14 18:23:07    116s]   inst (modA_inst/FE_OFC34_n_30) with max move: (47.231, 43.337) -> (42.104, 43.472)
[06/14 18:23:07    116s]   mean    (X+Y) =         0.89 um
[06/14 18:23:07    116s] Total instances flipped for legalization: 1
[06/14 18:23:07    116s] Summary Report:
[06/14 18:23:07    116s] Instances move: 141 (out of 157 movable)
[06/14 18:23:07    116s] Instances flipped: 1
[06/14 18:23:07    116s] Mean displacement: 0.89 um
[06/14 18:23:07    116s] Max displacement: 5.26 um (Instance: modA_inst/FE_OFC34_n_30) (47.231, 43.337) -> (42.104, 43.472)
[06/14 18:23:07    116s] 	Length: 6 sites, height: 1 rows, site name: unit, cell type: INVX2_LVT, constraint:Fence
[06/14 18:23:07    116s] Total instances moved : 141
[06/14 18:23:07    116s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.040, REAL:0.037, MEM:1591.5M
[06/14 18:23:07    116s] Total net bbox length = 3.256e+03 (1.892e+03 1.363e+03) (ext = 1.272e+03)
[06/14 18:23:07    116s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1591.5MB
[06/14 18:23:07    116s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1591.5MB) @(0:01:56 - 0:01:56).
[06/14 18:23:07    116s] *** Finished refinePlace (0:01:56 mem=1591.5M) ***
[06/14 18:23:07    116s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17286.2
[06/14 18:23:07    116s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.060, REAL:0.060, MEM:1591.5M
[06/14 18:23:07    116s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1591.5M
[06/14 18:23:07    116s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.008, MEM:1591.5M
[06/14 18:23:07    116s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.230, REAL:0.223, MEM:1591.5M
[06/14 18:23:07    116s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1591.5M
[06/14 18:23:07    116s] Starting Early Global Route congestion estimation: mem = 1591.5M
[06/14 18:23:07    116s] (I)       Started Loading and Dumping File ( Curr Mem: 1591.46 MB )
[06/14 18:23:07    116s] (I)       Reading DB...
[06/14 18:23:07    116s] (I)       Read data from FE... (mem=1641.5M)
[06/14 18:23:07    116s] (I)       Read nodes and places... (mem=1641.5M)
[06/14 18:23:07    116s] (I)       Done Read nodes and places (cpu=0.000s, mem=1641.5M)
[06/14 18:23:07    116s] (I)       Read nets... (mem=1641.5M)
[06/14 18:23:07    116s] (I)       Done Read nets (cpu=0.000s, mem=1641.5M)
[06/14 18:23:07    116s] (I)       Done Read data from FE (cpu=0.000s, mem=1641.5M)
[06/14 18:23:07    116s] (I)       before initializing RouteDB syMemory usage = 1591.5 MB
[06/14 18:23:07    116s] (I)       Honor MSV route constraint: false
[06/14 18:23:07    116s] (I)       Maximum routing layer  : 127
[06/14 18:23:07    116s] (I)       Minimum routing layer  : 2
[06/14 18:23:07    116s] (I)       Supply scale factor H  : 1.00
[06/14 18:23:07    116s] (I)       Supply scale factor V  : 1.00
[06/14 18:23:07    116s] (I)       Tracks used by clock wire: 0
[06/14 18:23:07    116s] (I)       Reverse direction      : 
[06/14 18:23:07    116s] (I)       Honor partition pin guides: true
[06/14 18:23:07    116s] (I)       Route selected nets only: false
[06/14 18:23:07    116s] (I)       Route secondary PG pins: false
[06/14 18:23:07    116s] (I)       Second PG max fanout   : 2147483647
[06/14 18:23:07    116s] (I)       Apply function for special wires: true
[06/14 18:23:07    116s] (I)       Layer by layer blockage reading: true
[06/14 18:23:07    116s] (I)       Offset calculation fix : true
[06/14 18:23:07    116s] (I)       Route stripe layer range: 
[06/14 18:23:07    116s] (I)       Honor partition fences : 
[06/14 18:23:07    116s] (I)       Honor partition pin    : 
[06/14 18:23:07    116s] (I)       Honor partition fences with feedthrough: 
[06/14 18:23:07    116s] (I)       Counted 7481 PG shapes. We will not process PG shapes layer by layer.
[06/14 18:23:07    116s] (I)       Use row-based GCell size
[06/14 18:23:07    116s] (I)       Use row-based GCell align
[06/14 18:23:07    116s] (I)       GCell unit size   : 1672
[06/14 18:23:07    116s] (I)       GCell multiplier  : 1
[06/14 18:23:07    116s] (I)       GCell row height  : 1672
[06/14 18:23:07    116s] (I)       Actual row height : 1672
[06/14 18:23:07    116s] (I)       GCell align ref   : 10032 10032
[06/14 18:23:07    116s] [NR-eGR] Track table information for default rule: 
[06/14 18:23:07    116s] [NR-eGR] M1 has no routable track
[06/14 18:23:07    116s] [NR-eGR] M2 has single uniform track structure
[06/14 18:23:07    116s] [NR-eGR] M3 has single uniform track structure
[06/14 18:23:07    116s] [NR-eGR] M4 has single uniform track structure
[06/14 18:23:07    116s] [NR-eGR] M5 has single uniform track structure
[06/14 18:23:07    116s] [NR-eGR] M6 has single uniform track structure
[06/14 18:23:07    116s] [NR-eGR] M7 has single uniform track structure
[06/14 18:23:07    116s] [NR-eGR] M8 has single uniform track structure
[06/14 18:23:07    116s] [NR-eGR] M9 has single uniform track structure
[06/14 18:23:07    116s] [NR-eGR] MRDL has single uniform track structure
[06/14 18:23:07    116s] (I)       ===========================================================================
[06/14 18:23:07    116s] (I)       == Report All Rule Vias ==
[06/14 18:23:07    116s] (I)       ===========================================================================
[06/14 18:23:07    116s] (I)        Via Rule : (Default)
[06/14 18:23:07    116s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/14 18:23:07    116s] (I)       ---------------------------------------------------------------------------
[06/14 18:23:07    116s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[06/14 18:23:07    116s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[06/14 18:23:07    116s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[06/14 18:23:07    116s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[06/14 18:23:07    116s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[06/14 18:23:07    116s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[06/14 18:23:07    116s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[06/14 18:23:07    116s] (I)        8   44 : VIA89                      44 : VIA89                    
[06/14 18:23:07    116s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[06/14 18:23:07    116s] (I)       10    0 : ---                         0 : ---                      
[06/14 18:23:07    116s] (I)       ===========================================================================
[06/14 18:23:07    116s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1591.46 MB )
[06/14 18:23:07    116s] [NR-eGR] Read 12716 PG shapes
[06/14 18:23:07    116s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.67 MB )
[06/14 18:23:07    116s] [NR-eGR] #Routing Blockages  : 0
[06/14 18:23:07    116s] [NR-eGR] #Instance Blockages : 0
[06/14 18:23:07    116s] [NR-eGR] #PG Blockages       : 12716
[06/14 18:23:07    116s] [NR-eGR] #Bump Blockages     : 0
[06/14 18:23:07    116s] [NR-eGR] #Boundary Blockages : 0
[06/14 18:23:07    116s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/14 18:23:07    116s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/14 18:23:07    116s] (I)       readDataFromPlaceDB
[06/14 18:23:07    116s] (I)       Read net information..
[06/14 18:23:07    116s] [NR-eGR] Read numTotalNets=169  numIgnoredNets=0
[06/14 18:23:07    116s] (I)       Read testcase time = 0.000 seconds
[06/14 18:23:07    116s] 
[06/14 18:23:07    116s] (I)       early_global_route_priority property id does not exist.
[06/14 18:23:07    116s] (I)       Start initializing grid graph
[06/14 18:23:07    116s] (I)       End initializing grid graph
[06/14 18:23:07    116s] (I)       Model blockages into capacity
[06/14 18:23:07    116s] (I)       Read Num Blocks=12716  Num Prerouted Wires=0  Num CS=0
[06/14 18:23:07    116s] (I)       Started Modeling ( Curr Mem: 1591.67 MB )
[06/14 18:23:07    116s] (I)       Started Modeling Layer 1 ( Curr Mem: 1591.67 MB )
[06/14 18:23:07    116s] (I)       Started Modeling Layer 2 ( Curr Mem: 1591.67 MB )
[06/14 18:23:07    116s] (I)       Layer 1 (V) : #blockages 1880 : #preroutes 0
[06/14 18:23:07    116s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.67 MB )
[06/14 18:23:07    116s] (I)       Started Modeling Layer 3 ( Curr Mem: 1591.67 MB )
[06/14 18:23:07    116s] (I)       Layer 2 (H) : #blockages 2084 : #preroutes 0
[06/14 18:23:07    116s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.67 MB )
[06/14 18:23:07    116s] (I)       Started Modeling Layer 4 ( Curr Mem: 1591.67 MB )
[06/14 18:23:07    116s] (I)       Layer 3 (V) : #blockages 1988 : #preroutes 0
[06/14 18:23:07    116s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1591.67 MB )
[06/14 18:23:07    116s] (I)       Started Modeling Layer 5 ( Curr Mem: 1591.67 MB )
[06/14 18:23:07    116s] (I)       Layer 4 (H) : #blockages 1712 : #preroutes 0
[06/14 18:23:07    116s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.67 MB )
[06/14 18:23:07    116s] (I)       Started Modeling Layer 6 ( Curr Mem: 1591.67 MB )
[06/14 18:23:07    116s] (I)       Layer 5 (V) : #blockages 1650 : #preroutes 0
[06/14 18:23:07    116s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.67 MB )
[06/14 18:23:07    116s] (I)       Started Modeling Layer 7 ( Curr Mem: 1591.67 MB )
[06/14 18:23:07    116s] (I)       Layer 6 (H) : #blockages 1540 : #preroutes 0
[06/14 18:23:07    116s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.67 MB )
[06/14 18:23:07    116s] (I)       Started Modeling Layer 8 ( Curr Mem: 1591.67 MB )
[06/14 18:23:07    116s] (I)       Layer 7 (V) : #blockages 1322 : #preroutes 0
[06/14 18:23:07    116s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1591.67 MB )
[06/14 18:23:07    116s] (I)       Started Modeling Layer 9 ( Curr Mem: 1591.67 MB )
[06/14 18:23:07    116s] (I)       Layer 8 (H) : #blockages 540 : #preroutes 0
[06/14 18:23:07    116s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.67 MB )
[06/14 18:23:07    116s] (I)       Started Modeling Layer 10 ( Curr Mem: 1591.67 MB )
[06/14 18:23:07    116s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[06/14 18:23:07    116s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.67 MB )
[06/14 18:23:07    116s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1591.67 MB )
[06/14 18:23:07    116s] (I)       -- layer congestion ratio --
[06/14 18:23:07    116s] (I)       Layer 1 : 0.100000
[06/14 18:23:07    116s] (I)       Layer 2 : 0.700000
[06/14 18:23:07    116s] (I)       Layer 3 : 0.700000
[06/14 18:23:07    116s] (I)       Layer 4 : 0.700000
[06/14 18:23:07    116s] (I)       Layer 5 : 0.700000
[06/14 18:23:07    116s] (I)       Layer 6 : 0.700000
[06/14 18:23:07    116s] (I)       Layer 7 : 0.700000
[06/14 18:23:07    116s] (I)       Layer 8 : 0.700000
[06/14 18:23:07    116s] (I)       Layer 9 : 0.700000
[06/14 18:23:07    116s] (I)       Layer 10 : 0.700000
[06/14 18:23:07    116s] (I)       ----------------------------
[06/14 18:23:07    116s] (I)       Number of ignored nets = 0
[06/14 18:23:07    116s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 18:23:07    116s] (I)       Number of clock nets = 1.  Ignored: No
[06/14 18:23:07    116s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 18:23:07    116s] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 18:23:07    116s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 18:23:07    116s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 18:23:07    116s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 18:23:07    116s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 18:23:07    116s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 18:23:07    116s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/14 18:23:07    116s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1591.7 MB
[06/14 18:23:07    116s] (I)       Ndr track 0 does not exist
[06/14 18:23:07    116s] (I)       Layer1  viaCost=300.00
[06/14 18:23:07    116s] (I)       Layer2  viaCost=300.00
[06/14 18:23:07    116s] (I)       Layer3  viaCost=100.00
[06/14 18:23:07    116s] (I)       Layer4  viaCost=300.00
[06/14 18:23:07    116s] (I)       Layer5  viaCost=100.00
[06/14 18:23:07    116s] (I)       Layer6  viaCost=300.00
[06/14 18:23:07    116s] (I)       Layer7  viaCost=100.00
[06/14 18:23:07    116s] (I)       Layer8  viaCost=200.00
[06/14 18:23:07    116s] (I)       Layer9  viaCost=900.00
[06/14 18:23:07    116s] (I)       ---------------------Grid Graph Info--------------------
[06/14 18:23:07    116s] (I)       Routing area        : (0, 0) - (120080, 120080)
[06/14 18:23:07    116s] (I)       Core area           : (10032, 10032) - (110048, 110048)
[06/14 18:23:07    116s] (I)       Site width          :   152  (dbu)
[06/14 18:23:07    116s] (I)       Row height          :  1672  (dbu)
[06/14 18:23:07    116s] (I)       GCell row height    :  1672  (dbu)
[06/14 18:23:07    116s] (I)       GCell width         :  1672  (dbu)
[06/14 18:23:07    116s] (I)       GCell height        :  1672  (dbu)
[06/14 18:23:07    116s] (I)       Grid                :    72    72    10
[06/14 18:23:07    116s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/14 18:23:07    116s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[06/14 18:23:07    116s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[06/14 18:23:07    116s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[06/14 18:23:07    116s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[06/14 18:23:07    116s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[06/14 18:23:07    116s] (I)       Default pitch size  :   100   152   152   152   152   152   152   152   228  4864
[06/14 18:23:07    116s] (I)       First track coord   :     0   152   152   152   152   152   152   152   152  5016
[06/14 18:23:07    116s] (I)       Num tracks per GCell: 16.72 11.00 11.00 11.00 11.00 11.00 11.00 11.00  7.33  0.34
[06/14 18:23:07    116s] (I)       Total num of tracks :     0   789   789   789   789   789   789   789   526    24
[06/14 18:23:07    116s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/14 18:23:07    116s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/14 18:23:07    116s] (I)       --------------------------------------------------------
[06/14 18:23:07    116s] 
[06/14 18:23:07    116s] [NR-eGR] ============ Routing rule table ============
[06/14 18:23:07    116s] [NR-eGR] Rule id: 0  Nets: 169 
[06/14 18:23:07    116s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/14 18:23:07    116s] (I)       Pitch:  L1=100  L2=152  L3=152  L4=152  L5=152  L6=152  L7=152  L8=152  L9=228  L10=4864
[06/14 18:23:07    116s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/14 18:23:07    116s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/14 18:23:07    116s] [NR-eGR] ========================================
[06/14 18:23:07    116s] [NR-eGR] 
[06/14 18:23:07    116s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/14 18:23:07    116s] (I)       blocked tracks on layer2 : = 11262 / 56808 (19.82%)
[06/14 18:23:07    116s] (I)       blocked tracks on layer3 : = 2864 / 56808 (5.04%)
[06/14 18:23:07    116s] (I)       blocked tracks on layer4 : = 11626 / 56808 (20.47%)
[06/14 18:23:07    116s] (I)       blocked tracks on layer5 : = 4155 / 56808 (7.31%)
[06/14 18:23:07    116s] (I)       blocked tracks on layer6 : = 11276 / 56808 (19.85%)
[06/14 18:23:07    116s] (I)       blocked tracks on layer7 : = 2853 / 56808 (5.02%)
[06/14 18:23:07    116s] (I)       blocked tracks on layer8 : = 18449 / 56808 (32.48%)
[06/14 18:23:07    116s] (I)       blocked tracks on layer9 : = 13111 / 37872 (34.62%)
[06/14 18:23:07    116s] (I)       blocked tracks on layer10 : = 0 / 1728 (0.00%)
[06/14 18:23:07    116s] (I)       After initializing earlyGlobalRoute syMemory usage = 1591.9 MB
[06/14 18:23:07    116s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1591.88 MB )
[06/14 18:23:07    116s] (I)       Started Global Routing ( Curr Mem: 1591.88 MB )
[06/14 18:23:07    116s] (I)       ============= Initialization =============
[06/14 18:23:07    116s] (I)       totalPins=542  totalGlobalPin=533 (98.34%)
[06/14 18:23:07    116s] (I)       Started Build MST ( Curr Mem: 1591.88 MB )
[06/14 18:23:07    116s] (I)       Generate topology with single threads
[06/14 18:23:07    116s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.88 MB )
[06/14 18:23:07    116s] (I)       total 2D Cap : 386926 = (187614 H, 199312 V)
[06/14 18:23:07    116s] [NR-eGR] Layer group 1: route 169 net(s) in layer range [2, 10]
[06/14 18:23:07    116s] (I)       ============  Phase 1a Route ============
[06/14 18:23:07    116s] (I)       Started Phase 1a ( Curr Mem: 1591.88 MB )
[06/14 18:23:07    116s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.88 MB )
[06/14 18:23:07    116s] (I)       Usage: 2135 = (1195 H, 940 V) = (0.64% H, 0.47% V) = (1.998e+03um H, 1.572e+03um V)
[06/14 18:23:07    116s] (I)       
[06/14 18:23:07    116s] (I)       ============  Phase 1b Route ============
[06/14 18:23:07    116s] (I)       Usage: 2135 = (1195 H, 940 V) = (0.64% H, 0.47% V) = (1.998e+03um H, 1.572e+03um V)
[06/14 18:23:07    116s] (I)       
[06/14 18:23:07    116s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.569720e+03um
[06/14 18:23:07    116s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/14 18:23:07    116s] (I)       Congestion threshold : each 60.00, sum 90.00
[06/14 18:23:07    116s] (I)       ============  Phase 1c Route ============
[06/14 18:23:07    116s] (I)       Usage: 2135 = (1195 H, 940 V) = (0.64% H, 0.47% V) = (1.998e+03um H, 1.572e+03um V)
[06/14 18:23:07    116s] (I)       
[06/14 18:23:07    116s] (I)       ============  Phase 1d Route ============
[06/14 18:23:07    116s] (I)       Usage: 2135 = (1195 H, 940 V) = (0.64% H, 0.47% V) = (1.998e+03um H, 1.572e+03um V)
[06/14 18:23:07    116s] (I)       
[06/14 18:23:07    116s] (I)       ============  Phase 1e Route ============
[06/14 18:23:07    116s] (I)       Started Phase 1e ( Curr Mem: 1591.88 MB )
[06/14 18:23:07    116s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.88 MB )
[06/14 18:23:07    116s] (I)       Usage: 2135 = (1195 H, 940 V) = (0.64% H, 0.47% V) = (1.998e+03um H, 1.572e+03um V)
[06/14 18:23:07    116s] (I)       
[06/14 18:23:07    116s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.569720e+03um
[06/14 18:23:07    116s] [NR-eGR] 
[06/14 18:23:07    116s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.88 MB )
[06/14 18:23:07    116s] (I)       Running layer assignment with 1 threads
[06/14 18:23:07    116s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.89 MB )
[06/14 18:23:07    116s] (I)       ============  Phase 1l Route ============
[06/14 18:23:07    116s] (I)       
[06/14 18:23:07    116s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/14 18:23:07    116s] [NR-eGR]                        OverCon            
[06/14 18:23:07    116s] [NR-eGR]                         #Gcell     %Gcell
[06/14 18:23:07    116s] [NR-eGR]       Layer                (0)    OverCon 
[06/14 18:23:07    116s] [NR-eGR] ----------------------------------------------
[06/14 18:23:07    116s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:07    116s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:07    116s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:07    116s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:07    116s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:07    116s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:07    116s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:07    116s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:07    116s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:07    116s] [NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:07    116s] [NR-eGR] ----------------------------------------------
[06/14 18:23:07    116s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[06/14 18:23:07    116s] [NR-eGR] 
[06/14 18:23:07    116s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1591.89 MB )
[06/14 18:23:07    116s] (I)       total 2D Cap : 388849 = (188288 H, 200561 V)
[06/14 18:23:07    116s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/14 18:23:07    116s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/14 18:23:07    116s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1592.0M
[06/14 18:23:07    116s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.035, MEM:1592.0M
[06/14 18:23:07    116s] OPERPROF: Starting HotSpotCal at level 1, MEM:1592.0M
[06/14 18:23:07    116s] [hotspot] +------------+---------------+---------------+
[06/14 18:23:07    116s] [hotspot] |            |   max hotspot | total hotspot |
[06/14 18:23:07    116s] [hotspot] +------------+---------------+---------------+
[06/14 18:23:07    116s] [hotspot] | normalized |          0.00 |          0.00 |
[06/14 18:23:07    116s] [hotspot] +------------+---------------+---------------+
[06/14 18:23:07    116s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/14 18:23:07    116s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/14 18:23:07    116s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1592.0M
[06/14 18:23:07    116s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1592.0M
[06/14 18:23:07    116s] Starting Early Global Route wiring: mem = 1592.0M
[06/14 18:23:07    116s] (I)       ============= track Assignment ============
[06/14 18:23:07    116s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1591.98 MB )
[06/14 18:23:07    116s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.98 MB )
[06/14 18:23:07    116s] (I)       Started Greedy Track Assignment ( Curr Mem: 1591.98 MB )
[06/14 18:23:07    116s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[06/14 18:23:07    116s] (I)       Running track assignment with 1 threads
[06/14 18:23:07    116s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.98 MB )
[06/14 18:23:07    116s] (I)       Run Multi-thread track assignment
[06/14 18:23:07    116s] (I)       Finished Greedy Track Assignment ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1592.57 MB )
[06/14 18:23:07    116s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:23:07    116s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 522
[06/14 18:23:07    116s] [NR-eGR]     M2  (2V) length: 8.559130e+02um, number of vias: 741
[06/14 18:23:07    116s] [NR-eGR]     M3  (3H) length: 1.514680e+03um, number of vias: 253
[06/14 18:23:07    116s] [NR-eGR]     M4  (4V) length: 5.912790e+02um, number of vias: 23
[06/14 18:23:07    116s] [NR-eGR]     M5  (5H) length: 5.376230e+02um, number of vias: 36
[06/14 18:23:07    116s] [NR-eGR]     M6  (6V) length: 1.682640e+02um, number of vias: 0
[06/14 18:23:07    116s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[06/14 18:23:07    116s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[06/14 18:23:07    116s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[06/14 18:23:07    116s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[06/14 18:23:07    116s] [NR-eGR] Total length: 3.667759e+03um, number of vias: 1575
[06/14 18:23:07    116s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:23:07    116s] [NR-eGR] Total eGR-routed clock nets wire length: 2.410710e+02um 
[06/14 18:23:07    116s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:23:07    116s] Early Global Route wiring runtime: 0.01 seconds, mem = 1590.1M
[06/14 18:23:07    116s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.020, REAL:0.012, MEM:1590.1M
[06/14 18:23:07    116s] 0 delay mode for cte disabled.
[06/14 18:23:07    116s] SKP cleared!
[06/14 18:23:07    116s] 
[06/14 18:23:07    116s] *** Finished incrementalPlace (cpu=0:00:01.3, real=0:00:01.0)***
[06/14 18:23:07    116s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1588.6M
[06/14 18:23:07    116s] All LLGs are deleted
[06/14 18:23:07    116s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1588.6M
[06/14 18:23:07    116s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1588.4M
[06/14 18:23:07    116s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1588.4M
[06/14 18:23:07    116s] Start to check current routing status for nets...
[06/14 18:23:07    116s] All nets are already routed correctly.
[06/14 18:23:07    116s] End to check current routing status for nets (mem=1588.4M)
[06/14 18:23:07    116s] Extraction called for design 'mv_lp_top' of instances=197 and nets=210 using extraction engine 'preRoute' .
[06/14 18:23:07    116s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/14 18:23:07    116s] Type 'man IMPEXT-3530' for more detail.
[06/14 18:23:07    116s] PreRoute RC Extraction called for design mv_lp_top.
[06/14 18:23:07    116s] RC Extraction called in multi-corner(2) mode.
[06/14 18:23:07    116s] RCMode: PreRoute
[06/14 18:23:07    116s]       RC Corner Indexes            0       1   
[06/14 18:23:07    116s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 18:23:07    116s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 18:23:07    116s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 18:23:07    116s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 18:23:07    116s] Shrink Factor                : 1.00000
[06/14 18:23:07    116s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 18:23:07    116s] Using capacitance table file ...
[06/14 18:23:07    116s] LayerId::1 widthSet size::4
[06/14 18:23:07    116s] LayerId::2 widthSet size::4
[06/14 18:23:07    116s] LayerId::3 widthSet size::4
[06/14 18:23:07    116s] LayerId::4 widthSet size::4
[06/14 18:23:07    116s] LayerId::5 widthSet size::4
[06/14 18:23:07    116s] LayerId::6 widthSet size::4
[06/14 18:23:07    116s] LayerId::7 widthSet size::4
[06/14 18:23:07    116s] LayerId::8 widthSet size::4
[06/14 18:23:07    116s] LayerId::9 widthSet size::4
[06/14 18:23:07    116s] LayerId::10 widthSet size::2
[06/14 18:23:07    116s] Updating RC grid for preRoute extraction ...
[06/14 18:23:07    116s] Initializing multi-corner capacitance tables ... 
[06/14 18:23:07    116s] Initializing multi-corner resistance tables ...
[06/14 18:23:07    116s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.353667 ; aWlH: 0.000000 ; Pmax: 0.840600 ; wcR: 0.740200 ; newSi: 0.091200 ; pMod: 81 ; 
[06/14 18:23:07    116s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1588.375M)
[06/14 18:23:07    116s] Compute RC Scale Done ...
[06/14 18:23:07    116s] **optDesign ... cpu = 0:00:25, real = 0:00:26, mem = 1320.9M, totSessionCpu=0:01:57 **
[06/14 18:23:07    116s] #################################################################################
[06/14 18:23:07    116s] # Design Stage: PreRoute
[06/14 18:23:07    116s] # Design Name: mv_lp_top
[06/14 18:23:07    116s] # Design Mode: 90nm
[06/14 18:23:07    116s] # Analysis Mode: MMMC Non-OCV 
[06/14 18:23:07    116s] # Parasitics Mode: No SPEF/RCDB
[06/14 18:23:07    116s] # Signoff Settings: SI Off 
[06/14 18:23:07    116s] #################################################################################
[06/14 18:23:07    116s] Calculate delays in BcWc mode...
[06/14 18:23:07    116s] Topological Sorting (REAL = 0:00:00.0, MEM = 1599.0M, InitMEM = 1599.0M)
[06/14 18:23:07    116s] Start delay calculation (fullDC) (1 T). (MEM=1599.03)
[06/14 18:23:08    117s] End AAE Lib Interpolated Model. (MEM=1610.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:23:08    117s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[06/14 18:23:08    117s] To increase the message display limit, refer to the product command reference manual.
[06/14 18:23:08    117s] Total number of fetched objects 203
[06/14 18:23:08    117s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:23:08    117s] End delay calculation. (MEM=1618.83 CPU=0:00:00.1 REAL=0:00:00.0)
[06/14 18:23:08    117s] End delay calculation (fullDC). (MEM=1618.83 CPU=0:00:00.4 REAL=0:00:01.0)
[06/14 18:23:08    117s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1618.8M) ***
[06/14 18:23:08    117s] **INFO: Always on buffers available for drv fixing
[06/14 18:23:08    117s] Begin: GigaOpt DRV Optimization
[06/14 18:23:08    117s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/14 18:23:08    117s] *info: Marking 14 level shifter instances dont touch
[06/14 18:23:08    117s] *info: Marking 6 isolation instances dont touch
[06/14 18:23:08    117s] Info: 1 clock net  excluded from IPO operation.
[06/14 18:23:08    117s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:57.2/0:03:48.2 (0.5), mem = 1618.9M
[06/14 18:23:08    117s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17286.5
[06/14 18:23:08    117s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/14 18:23:08    117s] ### Creating PhyDesignMc. totSessionCpu=0:01:57 mem=1618.9M
[06/14 18:23:08    117s] OPERPROF: Starting DPlace-Init at level 1, MEM:1618.9M
[06/14 18:23:08    117s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:23:08    117s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:23:08    117s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:23:08    117s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:23:08    117s] z: 2, totalTracks: 1
[06/14 18:23:08    117s] z: 4, totalTracks: 1
[06/14 18:23:08    117s] z: 6, totalTracks: 1
[06/14 18:23:08    117s] z: 8, totalTracks: 1
[06/14 18:23:08    117s] #spOpts: N=32 minPadR=1.1 
[06/14 18:23:08    117s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1619.0M
[06/14 18:23:08    117s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1619.0M
[06/14 18:23:08    117s] Core basic site is unit
[06/14 18:23:08    117s] SiteArray: non-trimmed site array dimensions = 59 x 658
[06/14 18:23:08    117s] SiteArray: use 184,320 bytes
[06/14 18:23:08    117s] SiteArray: current memory after site array memory allocation 1619.4M
[06/14 18:23:08    117s] SiteArray: FP blocked sites are writable
[06/14 18:23:08    117s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:23:08    117s] SiteArray: use 12,288 bytes
[06/14 18:23:08    117s] SiteArray: current memory after site array memory allocation 1619.4M
[06/14 18:23:08    117s] SiteArray: FP blocked sites are writable
[06/14 18:23:08    117s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:23:08    117s] SiteArray: use 12,288 bytes
[06/14 18:23:08    117s] SiteArray: current memory after site array memory allocation 1619.4M
[06/14 18:23:08    117s] SiteArray: FP blocked sites are writable
[06/14 18:23:08    117s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:23:08    117s] SiteArray: use 12,288 bytes
[06/14 18:23:08    117s] SiteArray: current memory after site array memory allocation 1619.5M
[06/14 18:23:08    117s] SiteArray: FP blocked sites are writable
[06/14 18:23:08    117s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:23:08    117s] SiteArray: use 12,288 bytes
[06/14 18:23:08    117s] SiteArray: current memory after site array memory allocation 1619.5M
[06/14 18:23:08    117s] SiteArray: FP blocked sites are writable
[06/14 18:23:08    117s] PD pd_top has 0 placeable physical insts.
[06/14 18:23:08    117s] PD pd_moda has 0 placeable physical insts.
[06/14 18:23:08    117s] PD pd_modb has 0 placeable physical insts.
[06/14 18:23:08    117s] PD pd_modc has 0 placeable physical insts.
[06/14 18:23:08    117s] PD pd_modd has 0 placeable physical insts.
[06/14 18:23:08    117s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 18:23:08    117s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1619.5M
[06/14 18:23:08    117s] Process 6501 wires and vias for routing blockage and capacity analysis
[06/14 18:23:08    117s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.010, MEM:1619.5M
[06/14 18:23:08    117s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1619.5M
[06/14 18:23:08    117s] Process 563 wires and vias for routing blockage and capacity analysis
[06/14 18:23:08    117s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1619.5M
[06/14 18:23:08    117s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1619.5M
[06/14 18:23:08    117s] Process 563 wires and vias for routing blockage and capacity analysis
[06/14 18:23:08    117s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1619.5M
[06/14 18:23:08    117s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1619.5M
[06/14 18:23:08    117s] Process 466 wires and vias for routing blockage and capacity analysis
[06/14 18:23:08    117s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1619.5M
[06/14 18:23:08    117s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1619.5M
[06/14 18:23:08    117s] Process 466 wires and vias for routing blockage and capacity analysis
[06/14 18:23:08    117s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1619.5M
[06/14 18:23:08    117s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.140, REAL:0.137, MEM:1619.5M
[06/14 18:23:08    117s] OPERPROF:     Starting CMU at level 3, MEM:1619.5M
[06/14 18:23:08    117s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1619.5M
[06/14 18:23:08    117s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.140, MEM:1619.5M
[06/14 18:23:08    117s] 
[06/14 18:23:08    117s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1619.5MB).
[06/14 18:23:08    117s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.155, MEM:1619.5M
[06/14 18:23:08    117s] TotalInstCnt at PhyDesignMc Initialization: 197
[06/14 18:23:08    117s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:57 mem=1619.5M
[06/14 18:23:08    117s] ### Creating RouteCongInterface, started
[06/14 18:23:08    117s] 
[06/14 18:23:08    117s] Creating Lib Analyzer ...
[06/14 18:23:08    117s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[06/14 18:23:08    117s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[06/14 18:23:08    117s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT DELLN1X2_LVT DELLN1X2_RVT DELLN1X2_HVT NBUFFX16_RVT NBUFFX16_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN2X2_HVT DELLN3X2_LVT DELLN3X2_RVT DELLN3X2_HVT NBUFFX32_RVT NBUFFX32_HVT)
[06/14 18:23:08    117s] 
[06/14 18:23:09    118s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:58 mem=1625.0M
[06/14 18:23:09    118s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:58 mem=1625.5M
[06/14 18:23:09    118s] Creating Lib Analyzer, finished. 
[06/14 18:23:09    118s] 
[06/14 18:23:09    118s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[06/14 18:23:09    118s] 
[06/14 18:23:09    118s] #optDebug: {0, 1.200}
[06/14 18:23:09    118s] ### Creating RouteCongInterface, finished
[06/14 18:23:09    118s] ### Creating LA Mngr. totSessionCpu=0:01:58 mem=1625.5M
[06/14 18:23:09    118s] ### Creating LA Mngr, finished. totSessionCpu=0:01:58 mem=1625.5M
[06/14 18:23:09    118s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[06/14 18:23:09    118s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[06/14 18:23:11    120s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1647.0M
[06/14 18:23:11    120s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1647.1M
[06/14 18:23:11    120s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:23:11    120s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/14 18:23:11    120s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:23:11    120s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/14 18:23:11    120s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:23:11    120s] Info: violation cost 14.482763 (cap = 0.000000, tran = 14.482763, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 18:23:11    120s] |    18|    25|    -1.22|     0|     0|     0.00|     0|     0|     0|     0|   -10.88|   -53.36|       0|       0|       0|   7.13|          |         |
[06/14 18:23:12    121s] Info: violation cost 10.905802 (cap = 0.000000, tran = 10.905802, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 18:23:12    121s] |    12|    16|    -1.18|     0|     0|     0.00|     0|     0|     0|     0|   -11.24|   -54.83|       3|       0|       6|   7.59| 0:00:01.0|  1705.1M|
[06/14 18:23:12    121s] Info: violation cost 10.905802 (cap = 0.000000, tran = 10.905802, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 18:23:12    121s] |    12|    16|    -1.18|     0|     0|     0.00|     0|     0|     0|     0|   -11.24|   -54.83|       0|       0|       0|   7.59| 0:00:00.0|  1704.9M|
[06/14 18:23:12    121s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:23:12    121s] 
[06/14 18:23:12    121s] ###############################################################################
[06/14 18:23:12    121s] #
[06/14 18:23:12    121s] #  Large fanout net report:  
[06/14 18:23:12    121s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[06/14 18:23:12    121s] #     - current density: 7.59
[06/14 18:23:12    121s] #
[06/14 18:23:12    121s] #  List of high fanout nets:
[06/14 18:23:12    121s] #
[06/14 18:23:12    121s] ###############################################################################
[06/14 18:23:12    121s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:23:12    121s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:23:12    121s] **** End NDR-Layer Usage Statistics ****
[06/14 18:23:12    121s] 
[06/14 18:23:12    121s] 
[06/14 18:23:12    121s] =======================================================================
[06/14 18:23:12    121s]                 Reasons for remaining drv violations
[06/14 18:23:12    121s] =======================================================================
[06/14 18:23:12    121s] *info: Total 12 net(s) have violations which can't be fixed by DRV optimization.
[06/14 18:23:12    121s] 
[06/14 18:23:12    121s] MultiBuffering failure reasons
[06/14 18:23:12    121s] ------------------------------------------------
[06/14 18:23:12    121s] *info:    11 net(s): Could not be fixed because the gain is not enough.
[06/14 18:23:12    121s] *info:     1 net(s): Could not be fixed because buffering engine can't find a solution.
[06/14 18:23:12    121s] 
[06/14 18:23:12    121s] 
[06/14 18:23:12    121s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1704.9M) ***
[06/14 18:23:12    121s] 
[06/14 18:23:12    121s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1639.7M
[06/14 18:23:12    121s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.012, MEM:1636.9M
[06/14 18:23:12    121s] TotalInstCnt at PhyDesignMc Destruction: 200
[06/14 18:23:12    121s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17286.5
[06/14 18:23:12    121s] *** DrvOpt [finish] : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:02:01.2/0:03:52.3 (0.5), mem = 1636.9M
[06/14 18:23:12    121s] 
[06/14 18:23:12    121s] =============================================================================================
[06/14 18:23:12    121s]  Step TAT Report for DrvOpt #3
[06/14 18:23:12    121s] =============================================================================================
[06/14 18:23:12    121s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/14 18:23:12    121s] ---------------------------------------------------------------------------------------------
[06/14 18:23:12    121s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    6.4
[06/14 18:23:12    121s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  19.0 % )     0:00:00.8 /  0:00:00.8    1.0
[06/14 18:23:12    121s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:12    121s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.9 % )     0:00:00.2 /  0:00:00.2    1.1
[06/14 18:23:12    121s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.8 /  0:00:00.8    1.0
[06/14 18:23:12    121s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:12    121s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[06/14 18:23:12    121s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:12    121s] [ OptEval                ]      4   0:00:00.4  (  10.9 % )     0:00:00.4 /  0:00:00.4    1.0
[06/14 18:23:12    121s] [ OptCommit              ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:12    121s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:12    121s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[06/14 18:23:12    121s] [ IncrDelayCalc          ]     10   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[06/14 18:23:12    121s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:12    121s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:12    121s] [ MISC                   ]          0:00:02.6  (  64.4 % )     0:00:02.6 /  0:00:02.6    1.0
[06/14 18:23:12    121s] ---------------------------------------------------------------------------------------------
[06/14 18:23:12    121s]  DrvOpt #3 TOTAL                    0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:04.0    1.0
[06/14 18:23:12    121s] ---------------------------------------------------------------------------------------------
[06/14 18:23:12    121s] 
[06/14 18:23:12    121s] End: GigaOpt DRV Optimization
[06/14 18:23:12    121s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/14 18:23:12    121s] **optDesign ... cpu = 0:00:29, real = 0:00:31, mem = 1425.5M, totSessionCpu=0:02:01 **
[06/14 18:23:12    121s] *** Timing NOT met, worst failing slack is -11.242
[06/14 18:23:12    121s] *** Check timing (0:00:00.0)
[06/14 18:23:12    121s] Deleting Lib Analyzer.
[06/14 18:23:12    121s] Begin: GigaOpt Optimization in TNS mode
[06/14 18:23:12    121s] **INFO: Flow update: Low effort is not optimizable.
[06/14 18:23:12    121s] **INFO: Flow update: High effort is not optimizable.
[06/14 18:23:12    121s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[06/14 18:23:12    121s] *info: Marking 14 level shifter instances dont touch
[06/14 18:23:12    121s] *info: Marking 6 isolation instances dont touch
[06/14 18:23:12    121s] Info: 1 clock net  excluded from IPO operation.
[06/14 18:23:12    121s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:01.3/0:03:52.3 (0.5), mem = 1632.9M
[06/14 18:23:12    121s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17286.6
[06/14 18:23:12    121s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/14 18:23:12    121s] ### Creating PhyDesignMc. totSessionCpu=0:02:01 mem=1632.9M
[06/14 18:23:12    121s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/14 18:23:12    121s] OPERPROF: Starting DPlace-Init at level 1, MEM:1632.9M
[06/14 18:23:12    121s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:23:12    121s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:23:12    121s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:23:12    121s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:23:12    121s] z: 2, totalTracks: 1
[06/14 18:23:12    121s] z: 4, totalTracks: 1
[06/14 18:23:12    121s] z: 6, totalTracks: 1
[06/14 18:23:12    121s] z: 8, totalTracks: 1
[06/14 18:23:12    121s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[06/14 18:23:12    121s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1632.9M
[06/14 18:23:12    121s] OPERPROF:     Starting CMU at level 3, MEM:1632.9M
[06/14 18:23:12    121s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1632.9M
[06/14 18:23:12    121s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.124, MEM:1632.9M
[06/14 18:23:12    121s] 
[06/14 18:23:12    121s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1632.9MB).
[06/14 18:23:12    121s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.139, MEM:1632.9M
[06/14 18:23:12    121s] TotalInstCnt at PhyDesignMc Initialization: 200
[06/14 18:23:12    121s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:01 mem=1632.9M
[06/14 18:23:12    121s] ### Creating RouteCongInterface, started
[06/14 18:23:12    121s] 
[06/14 18:23:12    121s] Creating Lib Analyzer ...
[06/14 18:23:12    121s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[06/14 18:23:12    121s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[06/14 18:23:12    121s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT DELLN1X2_LVT DELLN1X2_RVT DELLN1X2_HVT NBUFFX16_RVT NBUFFX16_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN2X2_HVT DELLN3X2_LVT DELLN3X2_RVT DELLN3X2_HVT NBUFFX32_RVT NBUFFX32_HVT)
[06/14 18:23:12    121s] 
[06/14 18:23:13    122s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:02 mem=1637.0M
[06/14 18:23:13    122s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:02 mem=1637.0M
[06/14 18:23:13    122s] Creating Lib Analyzer, finished. 
[06/14 18:23:13    122s] 
[06/14 18:23:13    122s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[06/14 18:23:13    122s] 
[06/14 18:23:13    122s] #optDebug: {0, 1.200}
[06/14 18:23:13    122s] ### Creating RouteCongInterface, finished
[06/14 18:23:13    122s] ### Creating LA Mngr. totSessionCpu=0:02:02 mem=1637.0M
[06/14 18:23:13    122s] ### Creating LA Mngr, finished. totSessionCpu=0:02:02 mem=1637.0M
[06/14 18:23:13    122s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[06/14 18:23:16    125s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[06/14 18:23:16    125s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[06/14 18:23:16    125s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[06/14 18:23:16    125s] *info: 1 clock net excluded
[06/14 18:23:16    125s] *info: Marking 14 level shifter instances dont touch
[06/14 18:23:16    125s] *info: Marking 6 isolation instances dont touch
[06/14 18:23:16    125s] *info: 7 special nets excluded.
[06/14 18:23:16    125s] *info: 7 no-driver nets excluded.
[06/14 18:23:16    125s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[06/14 18:23:16    125s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[06/14 18:23:16    125s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[06/14 18:23:16    125s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[06/14 18:23:16    125s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[06/14 18:23:17    126s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.17286.1
[06/14 18:23:17    126s] PathGroup :  reg2reg  TargetSlack : 0 
[06/14 18:23:17    126s] ** GigaOpt Optimizer WNS Slack -11.242 TNS Slack -54.827 Density 7.59
[06/14 18:23:17    126s] Optimizer TNS Opt
[06/14 18:23:17    126s] OptDebug: Start of Optimizer TNS Pass:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   | -9.078|-46.973|
|reg2reg   |-11.242|-39.482|
|HEPG      |-11.242|-39.482|
|All Paths |-11.242|-54.827|
+----------+-------+-------+

[06/14 18:23:17    126s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1667.3M
[06/14 18:23:17    126s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1667.3M
[06/14 18:23:17    126s] Active Path Group: reg2reg  
[06/14 18:23:17    126s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:17    126s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|       End Point        |
[06/14 18:23:17    126s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:17    126s] | -11.242|  -11.242| -39.482|  -54.827|     7.59%|   0:00:00.0| 1684.5M|func_worst_scenario|  reg2reg| modB_inst/RB4_reg/D    |
[06/14 18:23:18    127s] | -11.135|  -11.135| -38.648|  -54.026|     7.55%|   0:00:01.0| 1732.2M|func_worst_scenario|  reg2reg| modC_inst/C2D_reg/D    |
[06/14 18:23:18    127s] | -11.135|  -11.135| -38.486|  -53.864|     7.55%|   0:00:00.0| 1732.2M|func_worst_scenario|  reg2reg| modC_inst/RC4_reg/D    |
[06/14 18:23:18    127s] | -11.135|  -11.135| -38.250|  -53.629|     7.55%|   0:00:00.0| 1732.2M|func_worst_scenario|  reg2reg| modC_inst/C2D_reg/D    |
[06/14 18:23:18    127s] | -11.135|  -11.135| -38.079|  -53.132|     7.55%|   0:00:00.0| 1732.3M|func_worst_scenario|  reg2reg| modD_inst/W_reg/D      |
[06/14 18:23:18    127s] | -11.135|  -11.135| -37.940|  -53.455|     7.56%|   0:00:00.0| 1732.3M|func_worst_scenario|  reg2reg| modD_inst/D2A_reg/D    |
[06/14 18:23:18    127s] | -11.135|  -11.135| -37.918|  -53.489|     7.57%|   0:00:00.0| 1732.4M|func_worst_scenario|  reg2reg| modD_inst/D2A_reg/D    |
[06/14 18:23:18    127s] | -11.135|  -11.135| -37.882|  -53.489|     7.63%|   0:00:00.0| 1732.5M|func_worst_scenario|  reg2reg| modD_inst/D2C_reg/SE   |
[06/14 18:23:18    127s] | -11.135|  -11.135| -37.875|  -53.489|     7.62%|   0:00:00.0| 1732.5M|func_worst_scenario|  reg2reg| modD_inst/RD4_reg/SE   |
[06/14 18:23:18    127s] | -11.136|  -11.136| -37.875|  -53.489|     7.62%|   0:00:00.0| 1731.7M|func_worst_scenario|  reg2reg| modB_inst/RB4_reg/D    |
[06/14 18:23:18    127s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:18    127s] 
[06/14 18:23:18    127s] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1731.7M) ***
[06/14 18:23:18    127s] 
[06/14 18:23:18    127s] *** Finished Optimize Step Cumulative (cpu=0:00:01.0 real=0:00:01.0 mem=1731.7M) ***
[06/14 18:23:18    127s] OptDebug: End of Optimizer TNS Pass:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   | -8.972|-46.358|
|reg2reg   |-11.136|-37.875|
|HEPG      |-11.136|-37.875|
|All Paths |-11.136|-53.489|
+----------+-------+-------+

[06/14 18:23:18    127s] ** GigaOpt Optimizer WNS Slack -11.136 TNS Slack -53.489 Density 7.62
[06/14 18:23:18    127s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.17286.1
[06/14 18:23:18    127s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.17286.1
[06/14 18:23:18    127s] ** GigaOpt Optimizer WNS Slack -11.136 TNS Slack -53.489 Density 7.62
[06/14 18:23:18    127s] OptDebug: End of Setup Fixing:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   | -8.972|-46.358|
|reg2reg   |-11.136|-37.875|
|HEPG      |-11.136|-37.875|
|All Paths |-11.136|-53.489|
+----------+-------+-------+

[06/14 18:23:18    127s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:23:18    127s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:23:18    127s] **** End NDR-Layer Usage Statistics ****
[06/14 18:23:18    127s] 
[06/14 18:23:18    127s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1731.7M) ***
[06/14 18:23:18    127s] 
[06/14 18:23:18    127s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.17286.1
[06/14 18:23:18    127s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1645.4M
[06/14 18:23:18    127s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.015, MEM:1643.1M
[06/14 18:23:18    127s] TotalInstCnt at PhyDesignMc Destruction: 203
[06/14 18:23:18    127s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17286.6
[06/14 18:23:18    127s] *** SetupOpt [finish] : cpu/real = 0:00:06.3/0:00:06.3 (1.0), totSession cpu/real = 0:02:07.6/0:03:58.7 (0.5), mem = 1638.9M
[06/14 18:23:18    127s] 
[06/14 18:23:18    127s] =============================================================================================
[06/14 18:23:18    127s]  Step TAT Report for TnsOpt #1
[06/14 18:23:18    127s] =============================================================================================
[06/14 18:23:18    127s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/14 18:23:18    127s] ---------------------------------------------------------------------------------------------
[06/14 18:23:18    127s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:18    127s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:18    127s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  10.4 % )     0:00:00.7 /  0:00:00.7    1.0
[06/14 18:23:18    127s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:18    127s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.2    1.0
[06/14 18:23:18    127s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.0
[06/14 18:23:18    127s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:18    127s] [ TransformInit          ]      1   0:00:04.4  (  69.8 % )     0:00:04.4 /  0:00:04.4    1.0
[06/14 18:23:18    127s] [ OptSingleIteration     ]     27   0:00:00.1  (   1.3 % )     0:00:00.9 /  0:00:00.9    1.0
[06/14 18:23:18    127s] [ OptGetWeight           ]     27   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    2.1
[06/14 18:23:18    127s] [ OptEval                ]     27   0:00:00.6  (  10.1 % )     0:00:00.6 /  0:00:00.6    1.0
[06/14 18:23:18    127s] [ OptCommit              ]     27   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.6
[06/14 18:23:18    127s] [ IncrTimingUpdate       ]     28   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[06/14 18:23:18    127s] [ PostCommitDelayUpdate  ]     27   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.3
[06/14 18:23:18    127s] [ IncrDelayCalc          ]     41   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.3
[06/14 18:23:18    127s] [ SetupOptGetWorkingSet  ]     59   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.8
[06/14 18:23:18    127s] [ SetupOptGetActiveNode  ]     59   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:18    127s] [ SetupOptSlackGraph     ]     27   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[06/14 18:23:18    127s] [ MISC                   ]          0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.1
[06/14 18:23:18    127s] ---------------------------------------------------------------------------------------------
[06/14 18:23:18    127s]  TnsOpt #1 TOTAL                    0:00:06.3  ( 100.0 % )     0:00:06.3 /  0:00:06.4    1.0
[06/14 18:23:18    127s] ---------------------------------------------------------------------------------------------
[06/14 18:23:18    127s] 
[06/14 18:23:18    127s] End: GigaOpt Optimization in TNS mode
[06/14 18:23:18    127s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1638.9M
[06/14 18:23:18    127s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.125, MEM:1638.9M
[06/14 18:23:18    127s] 
[06/14 18:23:18    127s] **INFO: Flow update: Design is easy to close.
[06/14 18:23:18    127s] 
[06/14 18:23:18    127s] *** Start incrementalPlace ***
[06/14 18:23:18    127s] User Input Parameters:
[06/14 18:23:18    127s] - Congestion Driven    : On
[06/14 18:23:18    127s] - Timing Driven        : On
[06/14 18:23:18    127s] - Area-Violation Based : On
[06/14 18:23:18    127s] - Start Rollback Level : -5
[06/14 18:23:18    127s] - Legalized            : On
[06/14 18:23:18    127s] - Window Based         : Off
[06/14 18:23:18    127s] - eDen incr mode       : Off
[06/14 18:23:18    127s] - Small incr mode      : Off
[06/14 18:23:18    127s] 
[06/14 18:23:18    127s] no activity file in design. spp won't run.
[06/14 18:23:19    127s] Collecting buffer chain nets ...
[06/14 18:23:19    127s] No Views given, use default active views for adaptive view pruning
[06/14 18:23:19    127s] SKP will enable view:
[06/14 18:23:19    127s]   func_worst_scenario
[06/14 18:23:19    127s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1638.4M
[06/14 18:23:19    127s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.004, MEM:1638.4M
[06/14 18:23:19    127s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1638.4M
[06/14 18:23:19    127s] Starting Early Global Route congestion estimation: mem = 1638.4M
[06/14 18:23:19    127s] (I)       Started Loading and Dumping File ( Curr Mem: 1638.39 MB )
[06/14 18:23:19    127s] (I)       Reading DB...
[06/14 18:23:19    127s] (I)       Read data from FE... (mem=1673.4M)
[06/14 18:23:19    127s] (I)       Read nodes and places... (mem=1673.4M)
[06/14 18:23:19    127s] (I)       Done Read nodes and places (cpu=0.000s, mem=1673.4M)
[06/14 18:23:19    127s] (I)       Read nets... (mem=1673.4M)
[06/14 18:23:19    127s] (I)       Done Read nets (cpu=0.000s, mem=1673.4M)
[06/14 18:23:19    127s] (I)       Done Read data from FE (cpu=0.010s, mem=1673.4M)
[06/14 18:23:19    127s] (I)       before initializing RouteDB syMemory usage = 1638.5 MB
[06/14 18:23:19    127s] (I)       Honor MSV route constraint: false
[06/14 18:23:19    127s] (I)       Maximum routing layer  : 127
[06/14 18:23:19    127s] (I)       Minimum routing layer  : 2
[06/14 18:23:19    127s] (I)       Supply scale factor H  : 1.00
[06/14 18:23:19    127s] (I)       Supply scale factor V  : 1.00
[06/14 18:23:19    127s] (I)       Tracks used by clock wire: 0
[06/14 18:23:19    127s] (I)       Reverse direction      : 
[06/14 18:23:19    127s] (I)       Honor partition pin guides: true
[06/14 18:23:19    127s] (I)       Route selected nets only: false
[06/14 18:23:19    127s] (I)       Route secondary PG pins: false
[06/14 18:23:19    127s] (I)       Second PG max fanout   : 2147483647
[06/14 18:23:19    127s] (I)       Apply function for special wires: true
[06/14 18:23:19    127s] (I)       Layer by layer blockage reading: true
[06/14 18:23:19    127s] (I)       Offset calculation fix : true
[06/14 18:23:19    127s] (I)       Route stripe layer range: 
[06/14 18:23:19    127s] (I)       Honor partition fences : 
[06/14 18:23:19    127s] (I)       Honor partition pin    : 
[06/14 18:23:19    127s] (I)       Honor partition fences with feedthrough: 
[06/14 18:23:19    127s] (I)       Counted 7481 PG shapes. We will not process PG shapes layer by layer.
[06/14 18:23:19    127s] (I)       Use row-based GCell size
[06/14 18:23:19    127s] (I)       Use row-based GCell align
[06/14 18:23:19    127s] (I)       GCell unit size   : 1672
[06/14 18:23:19    127s] (I)       GCell multiplier  : 1
[06/14 18:23:19    127s] (I)       GCell row height  : 1672
[06/14 18:23:19    127s] (I)       Actual row height : 1672
[06/14 18:23:19    127s] (I)       GCell align ref   : 10032 10032
[06/14 18:23:19    127s] [NR-eGR] Track table information for default rule: 
[06/14 18:23:19    127s] [NR-eGR] M1 has no routable track
[06/14 18:23:19    127s] [NR-eGR] M2 has single uniform track structure
[06/14 18:23:19    127s] [NR-eGR] M3 has single uniform track structure
[06/14 18:23:19    127s] [NR-eGR] M4 has single uniform track structure
[06/14 18:23:19    127s] [NR-eGR] M5 has single uniform track structure
[06/14 18:23:19    127s] [NR-eGR] M6 has single uniform track structure
[06/14 18:23:19    127s] [NR-eGR] M7 has single uniform track structure
[06/14 18:23:19    127s] [NR-eGR] M8 has single uniform track structure
[06/14 18:23:19    127s] [NR-eGR] M9 has single uniform track structure
[06/14 18:23:19    127s] [NR-eGR] MRDL has single uniform track structure
[06/14 18:23:19    127s] (I)       ===========================================================================
[06/14 18:23:19    127s] (I)       == Report All Rule Vias ==
[06/14 18:23:19    127s] (I)       ===========================================================================
[06/14 18:23:19    127s] (I)        Via Rule : (Default)
[06/14 18:23:19    127s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/14 18:23:19    127s] (I)       ---------------------------------------------------------------------------
[06/14 18:23:19    127s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[06/14 18:23:19    127s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[06/14 18:23:19    127s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[06/14 18:23:19    127s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[06/14 18:23:19    127s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[06/14 18:23:19    127s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[06/14 18:23:19    127s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[06/14 18:23:19    127s] (I)        8   44 : VIA89                      44 : VIA89                    
[06/14 18:23:19    127s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[06/14 18:23:19    127s] (I)       10    0 : ---                         0 : ---                      
[06/14 18:23:19    127s] (I)       ===========================================================================
[06/14 18:23:19    127s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1638.53 MB )
[06/14 18:23:19    127s] [NR-eGR] Read 12716 PG shapes
[06/14 18:23:19    127s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1639.05 MB )
[06/14 18:23:19    127s] [NR-eGR] #Routing Blockages  : 0
[06/14 18:23:19    127s] [NR-eGR] #Instance Blockages : 0
[06/14 18:23:19    127s] [NR-eGR] #PG Blockages       : 12716
[06/14 18:23:19    127s] [NR-eGR] #Bump Blockages     : 0
[06/14 18:23:19    127s] [NR-eGR] #Boundary Blockages : 0
[06/14 18:23:19    127s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/14 18:23:19    127s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/14 18:23:19    127s] (I)       readDataFromPlaceDB
[06/14 18:23:19    127s] (I)       Read net information..
[06/14 18:23:19    127s] [NR-eGR] Read numTotalNets=175  numIgnoredNets=0
[06/14 18:23:19    127s] (I)       Read testcase time = 0.000 seconds
[06/14 18:23:19    127s] 
[06/14 18:23:19    127s] (I)       early_global_route_priority property id does not exist.
[06/14 18:23:19    127s] (I)       Start initializing grid graph
[06/14 18:23:19    127s] (I)       End initializing grid graph
[06/14 18:23:19    127s] (I)       Model blockages into capacity
[06/14 18:23:19    127s] (I)       Read Num Blocks=12716  Num Prerouted Wires=0  Num CS=0
[06/14 18:23:19    127s] (I)       Started Modeling ( Curr Mem: 1639.05 MB )
[06/14 18:23:19    127s] (I)       Started Modeling Layer 1 ( Curr Mem: 1639.05 MB )
[06/14 18:23:19    127s] (I)       Started Modeling Layer 2 ( Curr Mem: 1639.05 MB )
[06/14 18:23:19    127s] (I)       Layer 1 (V) : #blockages 1880 : #preroutes 0
[06/14 18:23:19    127s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1639.05 MB )
[06/14 18:23:19    127s] (I)       Started Modeling Layer 3 ( Curr Mem: 1639.05 MB )
[06/14 18:23:19    127s] (I)       Layer 2 (H) : #blockages 2084 : #preroutes 0
[06/14 18:23:19    127s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1639.05 MB )
[06/14 18:23:19    127s] (I)       Started Modeling Layer 4 ( Curr Mem: 1639.05 MB )
[06/14 18:23:19    127s] (I)       Layer 3 (V) : #blockages 1988 : #preroutes 0
[06/14 18:23:19    127s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1639.05 MB )
[06/14 18:23:19    127s] (I)       Started Modeling Layer 5 ( Curr Mem: 1639.05 MB )
[06/14 18:23:19    127s] (I)       Layer 4 (H) : #blockages 1712 : #preroutes 0
[06/14 18:23:19    127s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1639.05 MB )
[06/14 18:23:19    127s] (I)       Started Modeling Layer 6 ( Curr Mem: 1639.05 MB )
[06/14 18:23:19    127s] (I)       Layer 5 (V) : #blockages 1650 : #preroutes 0
[06/14 18:23:19    127s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1639.05 MB )
[06/14 18:23:19    127s] (I)       Started Modeling Layer 7 ( Curr Mem: 1639.05 MB )
[06/14 18:23:19    127s] (I)       Layer 6 (H) : #blockages 1540 : #preroutes 0
[06/14 18:23:19    127s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1639.05 MB )
[06/14 18:23:19    127s] (I)       Started Modeling Layer 8 ( Curr Mem: 1639.05 MB )
[06/14 18:23:19    128s] (I)       Layer 7 (V) : #blockages 1322 : #preroutes 0
[06/14 18:23:19    128s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1639.05 MB )
[06/14 18:23:19    128s] (I)       Started Modeling Layer 9 ( Curr Mem: 1639.05 MB )
[06/14 18:23:19    128s] (I)       Layer 8 (H) : #blockages 540 : #preroutes 0
[06/14 18:23:19    128s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1639.05 MB )
[06/14 18:23:19    128s] (I)       Started Modeling Layer 10 ( Curr Mem: 1639.05 MB )
[06/14 18:23:19    128s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[06/14 18:23:19    128s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1639.05 MB )
[06/14 18:23:19    128s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1639.05 MB )
[06/14 18:23:19    128s] (I)       -- layer congestion ratio --
[06/14 18:23:19    128s] (I)       Layer 1 : 0.100000
[06/14 18:23:19    128s] (I)       Layer 2 : 0.700000
[06/14 18:23:19    128s] (I)       Layer 3 : 0.700000
[06/14 18:23:19    128s] (I)       Layer 4 : 0.700000
[06/14 18:23:19    128s] (I)       Layer 5 : 0.700000
[06/14 18:23:19    128s] (I)       Layer 6 : 0.700000
[06/14 18:23:19    128s] (I)       Layer 7 : 0.700000
[06/14 18:23:19    128s] (I)       Layer 8 : 0.700000
[06/14 18:23:19    128s] (I)       Layer 9 : 0.700000
[06/14 18:23:19    128s] (I)       Layer 10 : 0.700000
[06/14 18:23:19    128s] (I)       ----------------------------
[06/14 18:23:19    128s] (I)       Number of ignored nets = 0
[06/14 18:23:19    128s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 18:23:19    128s] (I)       Number of clock nets = 1.  Ignored: No
[06/14 18:23:19    128s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 18:23:19    128s] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 18:23:19    128s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 18:23:19    128s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 18:23:19    128s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 18:23:19    128s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 18:23:19    128s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 18:23:19    128s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/14 18:23:19    128s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1639.1 MB
[06/14 18:23:19    128s] (I)       Ndr track 0 does not exist
[06/14 18:23:19    128s] (I)       Layer1  viaCost=300.00
[06/14 18:23:19    128s] (I)       Layer2  viaCost=300.00
[06/14 18:23:19    128s] (I)       Layer3  viaCost=100.00
[06/14 18:23:19    128s] (I)       Layer4  viaCost=300.00
[06/14 18:23:19    128s] (I)       Layer5  viaCost=100.00
[06/14 18:23:19    128s] (I)       Layer6  viaCost=300.00
[06/14 18:23:19    128s] (I)       Layer7  viaCost=100.00
[06/14 18:23:19    128s] (I)       Layer8  viaCost=200.00
[06/14 18:23:19    128s] (I)       Layer9  viaCost=900.00
[06/14 18:23:19    128s] (I)       ---------------------Grid Graph Info--------------------
[06/14 18:23:19    128s] (I)       Routing area        : (0, 0) - (120080, 120080)
[06/14 18:23:19    128s] (I)       Core area           : (10032, 10032) - (110048, 110048)
[06/14 18:23:19    128s] (I)       Site width          :   152  (dbu)
[06/14 18:23:19    128s] (I)       Row height          :  1672  (dbu)
[06/14 18:23:19    128s] (I)       GCell row height    :  1672  (dbu)
[06/14 18:23:19    128s] (I)       GCell width         :  1672  (dbu)
[06/14 18:23:19    128s] (I)       GCell height        :  1672  (dbu)
[06/14 18:23:19    128s] (I)       Grid                :    72    72    10
[06/14 18:23:19    128s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/14 18:23:19    128s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[06/14 18:23:19    128s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[06/14 18:23:19    128s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[06/14 18:23:19    128s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[06/14 18:23:19    128s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[06/14 18:23:19    128s] (I)       Default pitch size  :   100   152   152   152   152   152   152   152   228  4864
[06/14 18:23:19    128s] (I)       First track coord   :     0   152   152   152   152   152   152   152   152  5016
[06/14 18:23:19    128s] (I)       Num tracks per GCell: 16.72 11.00 11.00 11.00 11.00 11.00 11.00 11.00  7.33  0.34
[06/14 18:23:19    128s] (I)       Total num of tracks :     0   789   789   789   789   789   789   789   526    24
[06/14 18:23:19    128s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/14 18:23:19    128s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/14 18:23:19    128s] (I)       --------------------------------------------------------
[06/14 18:23:19    128s] 
[06/14 18:23:19    128s] [NR-eGR] ============ Routing rule table ============
[06/14 18:23:19    128s] [NR-eGR] Rule id: 0  Nets: 175 
[06/14 18:23:19    128s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/14 18:23:19    128s] (I)       Pitch:  L1=100  L2=152  L3=152  L4=152  L5=152  L6=152  L7=152  L8=152  L9=228  L10=4864
[06/14 18:23:19    128s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/14 18:23:19    128s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/14 18:23:19    128s] [NR-eGR] ========================================
[06/14 18:23:19    128s] [NR-eGR] 
[06/14 18:23:19    128s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/14 18:23:19    128s] (I)       blocked tracks on layer2 : = 11262 / 56808 (19.82%)
[06/14 18:23:19    128s] (I)       blocked tracks on layer3 : = 2864 / 56808 (5.04%)
[06/14 18:23:19    128s] (I)       blocked tracks on layer4 : = 11626 / 56808 (20.47%)
[06/14 18:23:19    128s] (I)       blocked tracks on layer5 : = 4155 / 56808 (7.31%)
[06/14 18:23:19    128s] (I)       blocked tracks on layer6 : = 11276 / 56808 (19.85%)
[06/14 18:23:19    128s] (I)       blocked tracks on layer7 : = 2853 / 56808 (5.02%)
[06/14 18:23:19    128s] (I)       blocked tracks on layer8 : = 18449 / 56808 (32.48%)
[06/14 18:23:19    128s] (I)       blocked tracks on layer9 : = 13111 / 37872 (34.62%)
[06/14 18:23:19    128s] (I)       blocked tracks on layer10 : = 0 / 1728 (0.00%)
[06/14 18:23:19    128s] (I)       After initializing earlyGlobalRoute syMemory usage = 1639.3 MB
[06/14 18:23:19    128s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1639.31 MB )
[06/14 18:23:19    128s] (I)       Started Global Routing ( Curr Mem: 1639.31 MB )
[06/14 18:23:19    128s] (I)       ============= Initialization =============
[06/14 18:23:19    128s] (I)       totalPins=554  totalGlobalPin=543 (98.01%)
[06/14 18:23:19    128s] (I)       Started Build MST ( Curr Mem: 1639.31 MB )
[06/14 18:23:19    128s] (I)       Generate topology with single threads
[06/14 18:23:19    128s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1639.31 MB )
[06/14 18:23:19    128s] (I)       total 2D Cap : 386926 = (187614 H, 199312 V)
[06/14 18:23:19    128s] [NR-eGR] Layer group 1: route 175 net(s) in layer range [2, 10]
[06/14 18:23:19    128s] (I)       ============  Phase 1a Route ============
[06/14 18:23:19    128s] (I)       Started Phase 1a ( Curr Mem: 1639.31 MB )
[06/14 18:23:19    128s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1639.31 MB )
[06/14 18:23:19    128s] (I)       Usage: 2146 = (1206 H, 940 V) = (0.64% H, 0.47% V) = (2.016e+03um H, 1.572e+03um V)
[06/14 18:23:19    128s] (I)       
[06/14 18:23:19    128s] (I)       ============  Phase 1b Route ============
[06/14 18:23:19    128s] (I)       Usage: 2146 = (1206 H, 940 V) = (0.64% H, 0.47% V) = (2.016e+03um H, 1.572e+03um V)
[06/14 18:23:19    128s] (I)       
[06/14 18:23:19    128s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.588112e+03um
[06/14 18:23:19    128s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/14 18:23:19    128s] (I)       Congestion threshold : each 60.00, sum 90.00
[06/14 18:23:19    128s] (I)       ============  Phase 1c Route ============
[06/14 18:23:19    128s] (I)       Usage: 2146 = (1206 H, 940 V) = (0.64% H, 0.47% V) = (2.016e+03um H, 1.572e+03um V)
[06/14 18:23:19    128s] (I)       
[06/14 18:23:19    128s] (I)       ============  Phase 1d Route ============
[06/14 18:23:19    128s] (I)       Usage: 2146 = (1206 H, 940 V) = (0.64% H, 0.47% V) = (2.016e+03um H, 1.572e+03um V)
[06/14 18:23:19    128s] (I)       
[06/14 18:23:19    128s] (I)       ============  Phase 1e Route ============
[06/14 18:23:19    128s] (I)       Started Phase 1e ( Curr Mem: 1639.31 MB )
[06/14 18:23:19    128s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1639.31 MB )
[06/14 18:23:19    128s] (I)       Usage: 2146 = (1206 H, 940 V) = (0.64% H, 0.47% V) = (2.016e+03um H, 1.572e+03um V)
[06/14 18:23:19    128s] (I)       
[06/14 18:23:19    128s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.588112e+03um
[06/14 18:23:19    128s] [NR-eGR] 
[06/14 18:23:19    128s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1639.31 MB )
[06/14 18:23:19    128s] (I)       Running layer assignment with 1 threads
[06/14 18:23:19    128s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1639.31 MB )
[06/14 18:23:19    128s] (I)       ============  Phase 1l Route ============
[06/14 18:23:19    128s] (I)       
[06/14 18:23:19    128s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/14 18:23:19    128s] [NR-eGR]                        OverCon            
[06/14 18:23:19    128s] [NR-eGR]                         #Gcell     %Gcell
[06/14 18:23:19    128s] [NR-eGR]       Layer                (0)    OverCon 
[06/14 18:23:19    128s] [NR-eGR] ----------------------------------------------
[06/14 18:23:19    128s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:19    128s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:19    128s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:19    128s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:19    128s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:19    128s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:19    128s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:19    128s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:19    128s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:19    128s] [NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:19    128s] [NR-eGR] ----------------------------------------------
[06/14 18:23:19    128s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[06/14 18:23:19    128s] [NR-eGR] 
[06/14 18:23:19    128s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1639.31 MB )
[06/14 18:23:19    128s] (I)       total 2D Cap : 388849 = (188288 H, 200561 V)
[06/14 18:23:19    128s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/14 18:23:19    128s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/14 18:23:19    128s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1639.4M
[06/14 18:23:19    128s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.034, MEM:1639.4M
[06/14 18:23:19    128s] OPERPROF: Starting HotSpotCal at level 1, MEM:1639.4M
[06/14 18:23:19    128s] [hotspot] +------------+---------------+---------------+
[06/14 18:23:19    128s] [hotspot] |            |   max hotspot | total hotspot |
[06/14 18:23:19    128s] [hotspot] +------------+---------------+---------------+
[06/14 18:23:19    128s] [hotspot] | normalized |          0.00 |          0.00 |
[06/14 18:23:19    128s] [hotspot] +------------+---------------+---------------+
[06/14 18:23:19    128s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/14 18:23:19    128s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/14 18:23:19    128s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1639.4M
[06/14 18:23:19    128s] 
[06/14 18:23:19    128s] === incrementalPlace Internal Loop 1 ===
[06/14 18:23:19    128s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[06/14 18:23:19    128s] OPERPROF: Starting IPInitSPData at level 1, MEM:1639.4M
[06/14 18:23:19    128s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:23:19    128s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:23:19    128s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:23:19    128s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:23:19    128s] z: 2, totalTracks: 1
[06/14 18:23:19    128s] z: 4, totalTracks: 1
[06/14 18:23:19    128s] z: 6, totalTracks: 1
[06/14 18:23:19    128s] z: 8, totalTracks: 1
[06/14 18:23:19    128s] #spOpts: N=32 minPadR=1.1 
[06/14 18:23:19    128s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1639.4M
[06/14 18:23:19    128s] 
[06/14 18:23:19    128s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.130, MEM:1639.4M
[06/14 18:23:19    128s] OPERPROF:   Starting post-place ADS at level 2, MEM:1639.4M
[06/14 18:23:19    128s] 
[06/14 18:23:19    128s] ADSU 0.083 -> 0.083. GS 13.376
[06/14 18:23:19    128s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.003, MEM:1639.4M
[06/14 18:23:19    128s] OPERPROF:   Starting spMPad at level 2, MEM:1639.4M
[06/14 18:23:19    128s] OPERPROF:     Starting spContextMPad at level 3, MEM:1639.4M
[06/14 18:23:19    128s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1639.4M
[06/14 18:23:19    128s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.001, MEM:1639.4M
[06/14 18:23:19    128s] 
[06/14 18:23:19    128s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1639.4M
[06/14 18:23:19    128s] no activity file in design. spp won't run.
[06/14 18:23:19    128s] [spp] 0
[06/14 18:23:19    128s] [adp] 0:1:1:3
[06/14 18:23:19    128s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1639.4M
[06/14 18:23:19    128s] SP #FI/SF FL/PI 56/0 147/0
[06/14 18:23:19    128s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.140, REAL:0.148, MEM:1639.4M
[06/14 18:23:19    128s] PP off. flexM 0
[06/14 18:23:19    128s] OPERPROF: Starting CDPad at level 1, MEM:1639.4M
[06/14 18:23:19    128s] 3DP is on.
[06/14 18:23:19    128s] 3DP OF M2 0.000, M4 0.000. Diff 0
[06/14 18:23:19    128s] design sh 0.050.
[06/14 18:23:19    128s] design sh 0.050.
[06/14 18:23:19    128s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[06/14 18:23:19    128s] design sh 0.050.
[06/14 18:23:19    128s] CDPadU 0.141 -> 0.091. R=0.083, N=147, GS=1.672
[06/14 18:23:19    128s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.020, MEM:1639.7M
[06/14 18:23:19    128s] OPERPROF: Starting InitSKP at level 1, MEM:1639.7M
[06/14 18:23:19    128s] no activity file in design. spp won't run.
[06/14 18:23:19    128s] no activity file in design. spp won't run.
[06/14 18:23:19    128s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[06/14 18:23:19    128s] OPERPROF: Finished InitSKP at level 1, CPU:0.190, REAL:0.184, MEM:1641.3M
[06/14 18:23:19    128s] NP #FI/FS/SF FL/PI: 56/0/0 147/0
[06/14 18:23:19    128s] no activity file in design. spp won't run.
[06/14 18:23:19    128s] 
[06/14 18:23:19    128s] AB Est...
[06/14 18:23:19    128s] OPERPROF: Starting npPlace at level 1, MEM:1641.6M
[06/14 18:23:19    128s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.014, MEM:1642.1M
[06/14 18:23:19    128s] Iteration  4: Skipped, with CDP Off
[06/14 18:23:19    128s] OPERPROF: Starting npPlace at level 1, MEM:1642.1M
[06/14 18:23:19    128s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[06/14 18:23:19    128s] No instances found in the vector
[06/14 18:23:19    128s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1642.1M, DRC: 0)
[06/14 18:23:19    128s] 0 (out of 0) MH cells were successfully legalized.
[06/14 18:23:19    128s] Iteration  5: Total net bbox = 2.949e+03 (1.78e+03 1.17e+03)
[06/14 18:23:19    128s]               Est.  stn bbox = 3.524e+03 (2.15e+03 1.37e+03)
[06/14 18:23:19    128s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1604.7M
[06/14 18:23:19    128s] OPERPROF: Finished npPlace at level 1, CPU:0.080, REAL:0.080, MEM:1603.3M
[06/14 18:23:19    128s] no activity file in design. spp won't run.
[06/14 18:23:19    128s] NP #FI/FS/SF FL/PI: 56/0/0 147/0
[06/14 18:23:19    128s] no activity file in design. spp won't run.
[06/14 18:23:19    128s] OPERPROF: Starting npPlace at level 1, MEM:1603.3M
[06/14 18:23:19    128s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[06/14 18:23:19    128s] No instances found in the vector
[06/14 18:23:19    128s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1603.3M, DRC: 0)
[06/14 18:23:19    128s] 0 (out of 0) MH cells were successfully legalized.
[06/14 18:23:19    128s] Iteration  6: Total net bbox = 2.969e+03 (1.77e+03 1.19e+03)
[06/14 18:23:19    128s]               Est.  stn bbox = 3.548e+03 (2.14e+03 1.40e+03)
[06/14 18:23:19    128s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1604.9M
[06/14 18:23:19    128s] OPERPROF: Finished npPlace at level 1, CPU:0.070, REAL:0.073, MEM:1603.5M
[06/14 18:23:19    128s] no activity file in design. spp won't run.
[06/14 18:23:19    128s] NP #FI/FS/SF FL/PI: 56/0/0 147/0
[06/14 18:23:19    128s] no activity file in design. spp won't run.
[06/14 18:23:19    128s] OPERPROF: Starting npPlace at level 1, MEM:1603.5M
[06/14 18:23:19    128s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[06/14 18:23:19    128s] No instances found in the vector
[06/14 18:23:19    128s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1603.5M, DRC: 0)
[06/14 18:23:19    128s] 0 (out of 0) MH cells were successfully legalized.
[06/14 18:23:19    128s] Iteration  7: Total net bbox = 3.052e+03 (1.83e+03 1.23e+03)
[06/14 18:23:19    128s]               Est.  stn bbox = 3.636e+03 (2.20e+03 1.44e+03)
[06/14 18:23:19    128s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1605.3M
[06/14 18:23:19    128s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.112, MEM:1603.8M
[06/14 18:23:19    128s] no activity file in design. spp won't run.
[06/14 18:23:19    128s] NP #FI/FS/SF FL/PI: 56/0/0 147/0
[06/14 18:23:19    128s] no activity file in design. spp won't run.
[06/14 18:23:19    128s] OPERPROF: Starting npPlace at level 1, MEM:1603.8M
[06/14 18:23:19    128s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[06/14 18:23:19    128s] No instances found in the vector
[06/14 18:23:19    128s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1603.8M, DRC: 0)
[06/14 18:23:19    128s] 0 (out of 0) MH cells were successfully legalized.
[06/14 18:23:19    128s] Iteration  8: Total net bbox = 3.244e+03 (1.88e+03 1.36e+03)
[06/14 18:23:19    128s]               Est.  stn bbox = 3.835e+03 (2.25e+03 1.58e+03)
[06/14 18:23:19    128s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1605.4M
[06/14 18:23:19    128s] OPERPROF: Finished npPlace at level 1, CPU:0.140, REAL:0.145, MEM:1604.0M
[06/14 18:23:19    128s] no activity file in design. spp won't run.
[06/14 18:23:19    128s] NP #FI/FS/SF FL/PI: 56/0/0 147/0
[06/14 18:23:19    128s] no activity file in design. spp won't run.
[06/14 18:23:19    128s] OPERPROF: Starting npPlace at level 1, MEM:1604.0M
[06/14 18:23:19    128s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[06/14 18:23:19    128s] No instances found in the vector
[06/14 18:23:19    128s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1604.0M, DRC: 0)
[06/14 18:23:19    128s] 0 (out of 0) MH cells were successfully legalized.
[06/14 18:23:20    128s] Iteration  9: Total net bbox = 3.226e+03 (1.88e+03 1.34e+03)
[06/14 18:23:20    128s]               Est.  stn bbox = 3.813e+03 (2.25e+03 1.56e+03)
[06/14 18:23:20    128s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1605.6M
[06/14 18:23:20    128s] OPERPROF: Finished npPlace at level 1, CPU:0.150, REAL:0.149, MEM:1604.2M
[06/14 18:23:20    128s] Move report: Timing Driven Placement moves 147 insts, mean move: 2.53 um, max move: 9.96 um
[06/14 18:23:20    128s] 	Max move on inst (modD_inst/FE_OFC3_Z): (77.67, 30.10) --> (87.61, 30.12)
[06/14 18:23:20    128s] no activity file in design. spp won't run.
[06/14 18:23:20    128s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1604.2M
[06/14 18:23:20    128s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1604.2M
[06/14 18:23:20    128s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.001, MEM:1604.2M
[06/14 18:23:20    128s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1604.2M
[06/14 18:23:20    128s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1603.9M
[06/14 18:23:20    128s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.014, MEM:1599.8M
[06/14 18:23:20    128s] 
[06/14 18:23:20    128s] Finished Incremental Placement (cpu=0:00:00.9, real=0:00:01.0, mem=1599.8M)
[06/14 18:23:20    128s] CongRepair sets shifter mode to gplace
[06/14 18:23:20    128s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1599.8M
[06/14 18:23:20    128s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1599.8M
[06/14 18:23:20    128s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1599.8M
[06/14 18:23:20    128s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:23:20    128s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:23:20    128s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:23:20    128s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:23:20    128s] z: 2, totalTracks: 1
[06/14 18:23:20    128s] z: 4, totalTracks: 1
[06/14 18:23:20    128s] z: 6, totalTracks: 1
[06/14 18:23:20    128s] z: 8, totalTracks: 1
[06/14 18:23:20    128s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[06/14 18:23:20    128s] All LLGs are deleted
[06/14 18:23:20    128s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1599.8M
[06/14 18:23:20    128s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.003, MEM:1599.8M
[06/14 18:23:20    128s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1599.8M
[06/14 18:23:20    128s] Info: 16 insts are soft-fixed.
[06/14 18:23:20    128s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1599.8M
[06/14 18:23:20    128s] Core basic site is unit
[06/14 18:23:20    129s] SiteArray: non-trimmed site array dimensions = 59 x 658
[06/14 18:23:20    129s] SiteArray: use 184,320 bytes
[06/14 18:23:20    129s] SiteArray: current memory after site array memory allocation 1599.9M
[06/14 18:23:20    129s] SiteArray: FP blocked sites are writable
[06/14 18:23:20    129s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:23:20    129s] SiteArray: use 12,288 bytes
[06/14 18:23:20    129s] SiteArray: current memory after site array memory allocation 1599.9M
[06/14 18:23:20    129s] SiteArray: FP blocked sites are writable
[06/14 18:23:20    129s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:23:20    129s] SiteArray: use 12,288 bytes
[06/14 18:23:20    129s] SiteArray: current memory after site array memory allocation 1599.9M
[06/14 18:23:20    129s] SiteArray: FP blocked sites are writable
[06/14 18:23:20    129s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:23:20    129s] SiteArray: use 12,288 bytes
[06/14 18:23:20    129s] SiteArray: current memory after site array memory allocation 1600.0M
[06/14 18:23:20    129s] SiteArray: FP blocked sites are writable
[06/14 18:23:20    129s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:23:20    129s] SiteArray: use 12,288 bytes
[06/14 18:23:20    129s] SiteArray: current memory after site array memory allocation 1600.0M
[06/14 18:23:20    129s] SiteArray: FP blocked sites are writable
[06/14 18:23:20    129s] PD pd_top has 0 placeable physical insts.
[06/14 18:23:20    129s] PD pd_moda has 0 placeable physical insts.
[06/14 18:23:20    129s] PD pd_modb has 0 placeable physical insts.
[06/14 18:23:20    129s] PD pd_modc has 0 placeable physical insts.
[06/14 18:23:20    129s] PD pd_modd has 0 placeable physical insts.
[06/14 18:23:20    129s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 18:23:20    129s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1600.0M
[06/14 18:23:20    129s] Process 6501 wires and vias for routing blockage and capacity analysis
[06/14 18:23:20    129s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.010, REAL:0.011, MEM:1600.0M
[06/14 18:23:20    129s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1600.0M
[06/14 18:23:20    129s] Process 563 wires and vias for routing blockage and capacity analysis
[06/14 18:23:20    129s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.001, MEM:1600.0M
[06/14 18:23:20    129s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1600.0M
[06/14 18:23:20    129s] Process 563 wires and vias for routing blockage and capacity analysis
[06/14 18:23:20    129s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.001, MEM:1600.0M
[06/14 18:23:20    129s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1600.0M
[06/14 18:23:20    129s] Process 466 wires and vias for routing blockage and capacity analysis
[06/14 18:23:20    129s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.001, MEM:1600.0M
[06/14 18:23:20    129s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1600.0M
[06/14 18:23:20    129s] Process 466 wires and vias for routing blockage and capacity analysis
[06/14 18:23:20    129s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.001, MEM:1600.0M
[06/14 18:23:20    129s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.160, REAL:0.161, MEM:1600.0M
[06/14 18:23:20    129s] OPERPROF:         Starting CMU at level 5, MEM:1600.0M
[06/14 18:23:20    129s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:1600.0M
[06/14 18:23:20    129s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.160, REAL:0.165, MEM:1600.0M
[06/14 18:23:20    129s] 
[06/14 18:23:20    129s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1600.0MB).
[06/14 18:23:20    129s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.180, REAL:0.185, MEM:1600.0M
[06/14 18:23:20    129s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.180, REAL:0.185, MEM:1600.0M
[06/14 18:23:20    129s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17286.3
[06/14 18:23:20    129s] OPERPROF:   Starting RefinePlace at level 2, MEM:1600.0M
[06/14 18:23:20    129s] *** Starting refinePlace (0:02:09 mem=1600.0M) ***
[06/14 18:23:20    129s] Total net bbox length = 3.368e+03 (1.988e+03 1.381e+03) (ext = 1.258e+03)
[06/14 18:23:20    129s] Info: 16 insts are soft-fixed.
[06/14 18:23:20    129s] 
[06/14 18:23:20    129s] mha: 0.736842 mhc: 0.625000
[06/14 18:23:20    129s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:23:20    129s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[06/14 18:23:20    129s] Found at least one Level-Shifter 'ls_modb2modd_0_B2D' to be placed in gplace mode
[06/14 18:23:20    129s] **WARN: (IMPSP-7207):	Shifter 'pd_modd_ls_modd2modb_10_UPF_LS' has no connections outside its power domain.
[06/14 18:23:20    129s] Type 'man IMPSP-7207' for more detail.
[06/14 18:23:20    129s] **WARN: (IMPSP-7207):	Shifter 'pd_modd_ls_modd2moda_9_UPF_LS' has no connections outside its power domain.
[06/14 18:23:20    129s] Type 'man IMPSP-7207' for more detail.
[06/14 18:23:20    129s] **WARN: (IMPSP-7207):	Shifter 'pd_modd_iso_pg_modd_b_5_UPF_ISO' has no connections outside its power domain.
[06/14 18:23:20    129s] Type 'man IMPSP-7207' for more detail.
[06/14 18:23:20    129s] **WARN: (IMPSP-7207):	Shifter 'pd_modd_iso_pg_modd_a_4_UPF_ISO' has no connections outside its power domain.
[06/14 18:23:20    129s] Type 'man IMPSP-7207' for more detail.
[06/14 18:23:20    129s] **WARN: (IMPSP-7207):	Shifter 'pd_modc_ls_modc2modb_7_UPF_LS' has no connections outside its power domain.
[06/14 18:23:20    129s] Type 'man IMPSP-7207' for more detail.
[06/14 18:23:20    129s] **WARN: (IMPSP-7207):	Shifter 'pd_modc_iso_pg_modc_b_3_UPF_ISO' has no connections outside its power domain.
[06/14 18:23:20    129s] Type 'man IMPSP-7207' for more detail.
[06/14 18:23:20    129s] **WARN: (IMPSP-7207):	Shifter 'pd_modc_iso_pg_modc_a_2_UPF_ISO' has no connections outside its power domain.
[06/14 18:23:20    129s] Type 'man IMPSP-7207' for more detail.
[06/14 18:23:20    129s] **WARN: (IMPSP-7207):	Shifter 'pd_moda_iso_pg_moda_c_1_UPF_ISO' has no connections outside its power domain.
[06/14 18:23:20    129s] Type 'man IMPSP-7207' for more detail.
[06/14 18:23:20    129s] 16 shifters were already placed.
[06/14 18:23:20    129s] 8 shifters have no external connections.
[06/14 18:23:20    129s] 16 shifters have been successfully placed.
[06/14 18:23:20    129s] 4 shifters have encountered some problem.
[06/14 18:23:20    129s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:23:20    129s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1605.7M
[06/14 18:23:20    129s] Starting refinePlace ...
[06/14 18:23:20    129s] ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:20    129s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:20    129s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:20    129s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:20    129s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:20    129s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:20    129s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:20    129s]    Spread Effort: high, pre-route mode, useDDP on.
[06/14 18:23:20    129s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1605.7MB) @(0:02:09 - 0:02:09).
[06/14 18:23:20    129s] Move report: preRPlace moves 147 insts, mean move: 0.42 um, max move: 2.07 um
[06/14 18:23:20    129s] 	Max move on inst (modB_inst/B2D_reg): (40.10, 74.66) --> (38.61, 75.24)
[06/14 18:23:20    129s] 	Length: 36 sites, height: 1 rows, site name: unit, cell type: SDFFARX1_LVT, constraint:Fence
[06/14 18:23:20    129s] 	Violation at original loc: Placement Blockage Violation
[06/14 18:23:20    129s] wireLenOptFixPriorityInst 0 inst fixed
[06/14 18:23:20    129s] Placement tweakage begins.
[06/14 18:23:20    129s] wire length = 3.849e+03
[06/14 18:23:20    129s] wire length = 3.752e+03
[06/14 18:23:20    129s] Placement tweakage ends.
[06/14 18:23:20    129s] Move report: tweak moves 6 insts, mean move: 2.00 um, max move: 5.17 um
[06/14 18:23:20    129s] 	Max move on inst (modB_inst/FE_OFC24_n_20): (42.26, 80.26) --> (37.09, 80.26)
[06/14 18:23:20    129s] 
[06/14 18:23:20    129s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:23:20    129s] 
[06/14 18:23:20    129s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:23:20    129s] 
[06/14 18:23:20    129s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:23:20    129s] 
[06/14 18:23:20    129s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:23:20    129s] 
[06/14 18:23:20    129s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:23:20    129s] Move report: legalization moves 4 insts, mean move: 0.87 um, max move: 1.67 um
[06/14 18:23:20    129s] 	Max move on inst (modC_inst/g328__6417): (72.50, 83.60) --> (72.50, 81.93)
[06/14 18:23:20    129s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1605.8MB) @(0:02:09 - 0:02:09).
[06/14 18:23:20    129s] Move report: Detail placement moves 147 insts, mean move: 0.52 um, max move: 5.31 um
[06/14 18:23:20    129s] 	Max move on inst (modB_inst/FE_OFC24_n_20): (42.25, 80.10) --> (37.09, 80.26)
[06/14 18:23:20    129s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1605.8MB
[06/14 18:23:20    129s] Statistics of distance of Instance movement in refine placement:
[06/14 18:23:20    129s]   maximum (X+Y) =         5.31 um
[06/14 18:23:20    129s]   inst (modB_inst/FE_OFC24_n_20) with max move: (42.247, 80.104) -> (37.088, 80.256)
[06/14 18:23:20    129s]   mean    (X+Y) =         0.52 um
[06/14 18:23:20    129s] Total instances flipped for legalization: 2
[06/14 18:23:20    129s] Summary Report:
[06/14 18:23:20    129s] Instances move: 147 (out of 163 movable)
[06/14 18:23:20    129s] Instances flipped: 2
[06/14 18:23:20    129s] Mean displacement: 0.52 um
[06/14 18:23:20    129s] Max displacement: 5.31 um (Instance: modB_inst/FE_OFC24_n_20) (42.247, 80.104) -> (37.088, 80.256)
[06/14 18:23:20    129s] 	Length: 6 sites, height: 1 rows, site name: unit, cell type: INVX2_LVT, constraint:Fence
[06/14 18:23:20    129s] Total instances moved : 147
[06/14 18:23:20    129s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.040, REAL:0.040, MEM:1605.8M
[06/14 18:23:20    129s] Total net bbox length = 3.290e+03 (1.901e+03 1.388e+03) (ext = 1.270e+03)
[06/14 18:23:20    129s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1605.8MB
[06/14 18:23:20    129s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1605.8MB) @(0:02:09 - 0:02:09).
[06/14 18:23:20    129s] *** Finished refinePlace (0:02:09 mem=1605.8M) ***
[06/14 18:23:20    129s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17286.3
[06/14 18:23:20    129s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.070, REAL:0.060, MEM:1605.8M
[06/14 18:23:20    129s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1605.8M
[06/14 18:23:20    129s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.010, MEM:1600.4M
[06/14 18:23:20    129s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.260, REAL:0.257, MEM:1600.4M
[06/14 18:23:20    129s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1600.4M
[06/14 18:23:20    129s] Starting Early Global Route congestion estimation: mem = 1600.4M
[06/14 18:23:20    129s] (I)       Started Loading and Dumping File ( Curr Mem: 1600.43 MB )
[06/14 18:23:20    129s] (I)       Reading DB...
[06/14 18:23:20    129s] (I)       Read data from FE... (mem=1651.3M)
[06/14 18:23:20    129s] (I)       Read nodes and places... (mem=1651.3M)
[06/14 18:23:20    129s] (I)       Done Read nodes and places (cpu=0.010s, mem=1651.3M)
[06/14 18:23:20    129s] (I)       Read nets... (mem=1651.3M)
[06/14 18:23:20    129s] (I)       Done Read nets (cpu=0.000s, mem=1651.3M)
[06/14 18:23:20    129s] (I)       Done Read data from FE (cpu=0.010s, mem=1651.3M)
[06/14 18:23:20    129s] (I)       before initializing RouteDB syMemory usage = 1600.4 MB
[06/14 18:23:20    129s] (I)       Honor MSV route constraint: false
[06/14 18:23:20    129s] (I)       Maximum routing layer  : 127
[06/14 18:23:20    129s] (I)       Minimum routing layer  : 2
[06/14 18:23:20    129s] (I)       Supply scale factor H  : 1.00
[06/14 18:23:20    129s] (I)       Supply scale factor V  : 1.00
[06/14 18:23:20    129s] (I)       Tracks used by clock wire: 0
[06/14 18:23:20    129s] (I)       Reverse direction      : 
[06/14 18:23:20    129s] (I)       Honor partition pin guides: true
[06/14 18:23:20    129s] (I)       Route selected nets only: false
[06/14 18:23:20    129s] (I)       Route secondary PG pins: false
[06/14 18:23:20    129s] (I)       Second PG max fanout   : 2147483647
[06/14 18:23:20    129s] (I)       Apply function for special wires: true
[06/14 18:23:20    129s] (I)       Layer by layer blockage reading: true
[06/14 18:23:20    129s] (I)       Offset calculation fix : true
[06/14 18:23:20    129s] (I)       Route stripe layer range: 
[06/14 18:23:20    129s] (I)       Honor partition fences : 
[06/14 18:23:20    129s] (I)       Honor partition pin    : 
[06/14 18:23:20    129s] (I)       Honor partition fences with feedthrough: 
[06/14 18:23:20    129s] (I)       Counted 7481 PG shapes. We will not process PG shapes layer by layer.
[06/14 18:23:20    129s] (I)       Use row-based GCell size
[06/14 18:23:20    129s] (I)       Use row-based GCell align
[06/14 18:23:20    129s] (I)       GCell unit size   : 1672
[06/14 18:23:20    129s] (I)       GCell multiplier  : 1
[06/14 18:23:20    129s] (I)       GCell row height  : 1672
[06/14 18:23:20    129s] (I)       Actual row height : 1672
[06/14 18:23:20    129s] (I)       GCell align ref   : 10032 10032
[06/14 18:23:20    129s] [NR-eGR] Track table information for default rule: 
[06/14 18:23:20    129s] [NR-eGR] M1 has no routable track
[06/14 18:23:20    129s] [NR-eGR] M2 has single uniform track structure
[06/14 18:23:20    129s] [NR-eGR] M3 has single uniform track structure
[06/14 18:23:20    129s] [NR-eGR] M4 has single uniform track structure
[06/14 18:23:20    129s] [NR-eGR] M5 has single uniform track structure
[06/14 18:23:20    129s] [NR-eGR] M6 has single uniform track structure
[06/14 18:23:20    129s] [NR-eGR] M7 has single uniform track structure
[06/14 18:23:20    129s] [NR-eGR] M8 has single uniform track structure
[06/14 18:23:20    129s] [NR-eGR] M9 has single uniform track structure
[06/14 18:23:20    129s] [NR-eGR] MRDL has single uniform track structure
[06/14 18:23:20    129s] (I)       ===========================================================================
[06/14 18:23:20    129s] (I)       == Report All Rule Vias ==
[06/14 18:23:20    129s] (I)       ===========================================================================
[06/14 18:23:20    129s] (I)        Via Rule : (Default)
[06/14 18:23:20    129s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/14 18:23:20    129s] (I)       ---------------------------------------------------------------------------
[06/14 18:23:20    129s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[06/14 18:23:20    129s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[06/14 18:23:20    129s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[06/14 18:23:20    129s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[06/14 18:23:20    129s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[06/14 18:23:20    129s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[06/14 18:23:20    129s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[06/14 18:23:20    129s] (I)        8   44 : VIA89                      44 : VIA89                    
[06/14 18:23:20    129s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[06/14 18:23:20    129s] (I)       10    0 : ---                         0 : ---                      
[06/14 18:23:20    129s] (I)       ===========================================================================
[06/14 18:23:20    129s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1600.43 MB )
[06/14 18:23:20    129s] [NR-eGR] Read 12716 PG shapes
[06/14 18:23:20    129s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1600.65 MB )
[06/14 18:23:20    129s] [NR-eGR] #Routing Blockages  : 0
[06/14 18:23:20    129s] [NR-eGR] #Instance Blockages : 0
[06/14 18:23:20    129s] [NR-eGR] #PG Blockages       : 12716
[06/14 18:23:20    129s] [NR-eGR] #Bump Blockages     : 0
[06/14 18:23:20    129s] [NR-eGR] #Boundary Blockages : 0
[06/14 18:23:20    129s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/14 18:23:20    129s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/14 18:23:20    129s] (I)       readDataFromPlaceDB
[06/14 18:23:20    129s] (I)       Read net information..
[06/14 18:23:20    129s] [NR-eGR] Read numTotalNets=175  numIgnoredNets=0
[06/14 18:23:20    129s] (I)       Read testcase time = 0.000 seconds
[06/14 18:23:20    129s] 
[06/14 18:23:20    129s] (I)       early_global_route_priority property id does not exist.
[06/14 18:23:20    129s] (I)       Start initializing grid graph
[06/14 18:23:20    129s] (I)       End initializing grid graph
[06/14 18:23:20    129s] (I)       Model blockages into capacity
[06/14 18:23:20    129s] (I)       Read Num Blocks=12716  Num Prerouted Wires=0  Num CS=0
[06/14 18:23:20    129s] (I)       Started Modeling ( Curr Mem: 1600.65 MB )
[06/14 18:23:20    129s] (I)       Started Modeling Layer 1 ( Curr Mem: 1600.65 MB )
[06/14 18:23:20    129s] (I)       Started Modeling Layer 2 ( Curr Mem: 1600.65 MB )
[06/14 18:23:20    129s] (I)       Layer 1 (V) : #blockages 1880 : #preroutes 0
[06/14 18:23:20    129s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1600.65 MB )
[06/14 18:23:20    129s] (I)       Started Modeling Layer 3 ( Curr Mem: 1600.65 MB )
[06/14 18:23:20    129s] (I)       Layer 2 (H) : #blockages 2084 : #preroutes 0
[06/14 18:23:20    129s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1600.65 MB )
[06/14 18:23:20    129s] (I)       Started Modeling Layer 4 ( Curr Mem: 1600.65 MB )
[06/14 18:23:20    129s] (I)       Layer 3 (V) : #blockages 1988 : #preroutes 0
[06/14 18:23:20    129s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1600.65 MB )
[06/14 18:23:20    129s] (I)       Started Modeling Layer 5 ( Curr Mem: 1600.65 MB )
[06/14 18:23:20    129s] (I)       Layer 4 (H) : #blockages 1712 : #preroutes 0
[06/14 18:23:20    129s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1600.65 MB )
[06/14 18:23:20    129s] (I)       Started Modeling Layer 6 ( Curr Mem: 1600.65 MB )
[06/14 18:23:20    129s] (I)       Layer 5 (V) : #blockages 1650 : #preroutes 0
[06/14 18:23:20    129s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1600.65 MB )
[06/14 18:23:20    129s] (I)       Started Modeling Layer 7 ( Curr Mem: 1600.65 MB )
[06/14 18:23:20    129s] (I)       Layer 6 (H) : #blockages 1540 : #preroutes 0
[06/14 18:23:20    129s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1600.65 MB )
[06/14 18:23:20    129s] (I)       Started Modeling Layer 8 ( Curr Mem: 1600.65 MB )
[06/14 18:23:20    129s] (I)       Layer 7 (V) : #blockages 1322 : #preroutes 0
[06/14 18:23:20    129s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1600.65 MB )
[06/14 18:23:20    129s] (I)       Started Modeling Layer 9 ( Curr Mem: 1600.65 MB )
[06/14 18:23:20    129s] (I)       Layer 8 (H) : #blockages 540 : #preroutes 0
[06/14 18:23:20    129s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1600.65 MB )
[06/14 18:23:20    129s] (I)       Started Modeling Layer 10 ( Curr Mem: 1600.65 MB )
[06/14 18:23:20    129s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[06/14 18:23:20    129s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1600.65 MB )
[06/14 18:23:20    129s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1600.65 MB )
[06/14 18:23:20    129s] (I)       -- layer congestion ratio --
[06/14 18:23:20    129s] (I)       Layer 1 : 0.100000
[06/14 18:23:20    129s] (I)       Layer 2 : 0.700000
[06/14 18:23:20    129s] (I)       Layer 3 : 0.700000
[06/14 18:23:20    129s] (I)       Layer 4 : 0.700000
[06/14 18:23:20    129s] (I)       Layer 5 : 0.700000
[06/14 18:23:20    129s] (I)       Layer 6 : 0.700000
[06/14 18:23:20    129s] (I)       Layer 7 : 0.700000
[06/14 18:23:20    129s] (I)       Layer 8 : 0.700000
[06/14 18:23:20    129s] (I)       Layer 9 : 0.700000
[06/14 18:23:20    129s] (I)       Layer 10 : 0.700000
[06/14 18:23:20    129s] (I)       ----------------------------
[06/14 18:23:20    129s] (I)       Number of ignored nets = 0
[06/14 18:23:20    129s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 18:23:20    129s] (I)       Number of clock nets = 1.  Ignored: No
[06/14 18:23:20    129s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 18:23:20    129s] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 18:23:20    129s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 18:23:20    129s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 18:23:20    129s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 18:23:20    129s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 18:23:20    129s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 18:23:20    129s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/14 18:23:20    129s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1600.7 MB
[06/14 18:23:20    129s] (I)       Ndr track 0 does not exist
[06/14 18:23:20    129s] (I)       Layer1  viaCost=300.00
[06/14 18:23:20    129s] (I)       Layer2  viaCost=300.00
[06/14 18:23:20    129s] (I)       Layer3  viaCost=100.00
[06/14 18:23:20    129s] (I)       Layer4  viaCost=300.00
[06/14 18:23:20    129s] (I)       Layer5  viaCost=100.00
[06/14 18:23:20    129s] (I)       Layer6  viaCost=300.00
[06/14 18:23:20    129s] (I)       Layer7  viaCost=100.00
[06/14 18:23:20    129s] (I)       Layer8  viaCost=200.00
[06/14 18:23:20    129s] (I)       Layer9  viaCost=900.00
[06/14 18:23:20    129s] (I)       ---------------------Grid Graph Info--------------------
[06/14 18:23:20    129s] (I)       Routing area        : (0, 0) - (120080, 120080)
[06/14 18:23:20    129s] (I)       Core area           : (10032, 10032) - (110048, 110048)
[06/14 18:23:20    129s] (I)       Site width          :   152  (dbu)
[06/14 18:23:20    129s] (I)       Row height          :  1672  (dbu)
[06/14 18:23:20    129s] (I)       GCell row height    :  1672  (dbu)
[06/14 18:23:20    129s] (I)       GCell width         :  1672  (dbu)
[06/14 18:23:20    129s] (I)       GCell height        :  1672  (dbu)
[06/14 18:23:20    129s] (I)       Grid                :    72    72    10
[06/14 18:23:20    129s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/14 18:23:20    129s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[06/14 18:23:20    129s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[06/14 18:23:20    129s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[06/14 18:23:20    129s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[06/14 18:23:20    129s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[06/14 18:23:20    129s] (I)       Default pitch size  :   100   152   152   152   152   152   152   152   228  4864
[06/14 18:23:20    129s] (I)       First track coord   :     0   152   152   152   152   152   152   152   152  5016
[06/14 18:23:20    129s] (I)       Num tracks per GCell: 16.72 11.00 11.00 11.00 11.00 11.00 11.00 11.00  7.33  0.34
[06/14 18:23:20    129s] (I)       Total num of tracks :     0   789   789   789   789   789   789   789   526    24
[06/14 18:23:20    129s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/14 18:23:20    129s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/14 18:23:20    129s] (I)       --------------------------------------------------------
[06/14 18:23:20    129s] 
[06/14 18:23:20    129s] [NR-eGR] ============ Routing rule table ============
[06/14 18:23:20    129s] [NR-eGR] Rule id: 0  Nets: 175 
[06/14 18:23:20    129s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/14 18:23:20    129s] (I)       Pitch:  L1=100  L2=152  L3=152  L4=152  L5=152  L6=152  L7=152  L8=152  L9=228  L10=4864
[06/14 18:23:20    129s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/14 18:23:20    129s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/14 18:23:20    129s] [NR-eGR] ========================================
[06/14 18:23:20    129s] [NR-eGR] 
[06/14 18:23:20    129s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/14 18:23:20    129s] (I)       blocked tracks on layer2 : = 11262 / 56808 (19.82%)
[06/14 18:23:20    129s] (I)       blocked tracks on layer3 : = 2864 / 56808 (5.04%)
[06/14 18:23:20    129s] (I)       blocked tracks on layer4 : = 11626 / 56808 (20.47%)
[06/14 18:23:20    129s] (I)       blocked tracks on layer5 : = 4155 / 56808 (7.31%)
[06/14 18:23:20    129s] (I)       blocked tracks on layer6 : = 11276 / 56808 (19.85%)
[06/14 18:23:20    129s] (I)       blocked tracks on layer7 : = 2853 / 56808 (5.02%)
[06/14 18:23:20    129s] (I)       blocked tracks on layer8 : = 18449 / 56808 (32.48%)
[06/14 18:23:20    129s] (I)       blocked tracks on layer9 : = 13111 / 37872 (34.62%)
[06/14 18:23:20    129s] (I)       blocked tracks on layer10 : = 0 / 1728 (0.00%)
[06/14 18:23:20    129s] (I)       After initializing earlyGlobalRoute syMemory usage = 1600.9 MB
[06/14 18:23:20    129s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1600.91 MB )
[06/14 18:23:20    129s] (I)       Started Global Routing ( Curr Mem: 1600.91 MB )
[06/14 18:23:20    129s] (I)       ============= Initialization =============
[06/14 18:23:20    129s] (I)       totalPins=554  totalGlobalPin=549 (99.10%)
[06/14 18:23:20    129s] (I)       Started Build MST ( Curr Mem: 1600.91 MB )
[06/14 18:23:20    129s] (I)       Generate topology with single threads
[06/14 18:23:20    129s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1600.91 MB )
[06/14 18:23:20    129s] (I)       total 2D Cap : 386926 = (187614 H, 199312 V)
[06/14 18:23:20    129s] [NR-eGR] Layer group 1: route 175 net(s) in layer range [2, 10]
[06/14 18:23:20    129s] (I)       ============  Phase 1a Route ============
[06/14 18:23:20    129s] (I)       Started Phase 1a ( Curr Mem: 1600.91 MB )
[06/14 18:23:20    129s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1600.91 MB )
[06/14 18:23:20    129s] (I)       Usage: 2169 = (1194 H, 975 V) = (0.64% H, 0.49% V) = (1.996e+03um H, 1.630e+03um V)
[06/14 18:23:20    129s] (I)       
[06/14 18:23:20    129s] (I)       ============  Phase 1b Route ============
[06/14 18:23:20    129s] (I)       Usage: 2169 = (1194 H, 975 V) = (0.64% H, 0.49% V) = (1.996e+03um H, 1.630e+03um V)
[06/14 18:23:20    129s] (I)       
[06/14 18:23:20    129s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.626568e+03um
[06/14 18:23:20    129s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/14 18:23:20    129s] (I)       Congestion threshold : each 60.00, sum 90.00
[06/14 18:23:20    129s] (I)       ============  Phase 1c Route ============
[06/14 18:23:20    129s] (I)       Usage: 2169 = (1194 H, 975 V) = (0.64% H, 0.49% V) = (1.996e+03um H, 1.630e+03um V)
[06/14 18:23:20    129s] (I)       
[06/14 18:23:20    129s] (I)       ============  Phase 1d Route ============
[06/14 18:23:20    129s] (I)       Usage: 2169 = (1194 H, 975 V) = (0.64% H, 0.49% V) = (1.996e+03um H, 1.630e+03um V)
[06/14 18:23:20    129s] (I)       
[06/14 18:23:20    129s] (I)       ============  Phase 1e Route ============
[06/14 18:23:20    129s] (I)       Started Phase 1e ( Curr Mem: 1600.91 MB )
[06/14 18:23:20    129s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1600.91 MB )
[06/14 18:23:20    129s] (I)       Usage: 2169 = (1194 H, 975 V) = (0.64% H, 0.49% V) = (1.996e+03um H, 1.630e+03um V)
[06/14 18:23:20    129s] (I)       
[06/14 18:23:20    129s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.626568e+03um
[06/14 18:23:20    129s] [NR-eGR] 
[06/14 18:23:20    129s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1600.91 MB )
[06/14 18:23:20    129s] (I)       Running layer assignment with 1 threads
[06/14 18:23:20    129s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1600.99 MB )
[06/14 18:23:20    129s] (I)       ============  Phase 1l Route ============
[06/14 18:23:20    129s] (I)       
[06/14 18:23:20    129s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/14 18:23:20    129s] [NR-eGR]                        OverCon            
[06/14 18:23:20    129s] [NR-eGR]                         #Gcell     %Gcell
[06/14 18:23:20    129s] [NR-eGR]       Layer                (0)    OverCon 
[06/14 18:23:20    129s] [NR-eGR] ----------------------------------------------
[06/14 18:23:20    129s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:20    129s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:20    129s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:20    129s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:20    129s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:20    129s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:20    129s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:20    129s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:20    129s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:20    129s] [NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:20    129s] [NR-eGR] ----------------------------------------------
[06/14 18:23:20    129s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[06/14 18:23:20    129s] [NR-eGR] 
[06/14 18:23:20    129s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1600.99 MB )
[06/14 18:23:20    129s] (I)       total 2D Cap : 388849 = (188288 H, 200561 V)
[06/14 18:23:20    129s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/14 18:23:20    129s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/14 18:23:20    129s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1601.1M
[06/14 18:23:20    129s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.037, MEM:1601.1M
[06/14 18:23:20    129s] OPERPROF: Starting HotSpotCal at level 1, MEM:1601.1M
[06/14 18:23:20    129s] [hotspot] +------------+---------------+---------------+
[06/14 18:23:20    129s] [hotspot] |            |   max hotspot | total hotspot |
[06/14 18:23:20    129s] [hotspot] +------------+---------------+---------------+
[06/14 18:23:20    129s] [hotspot] | normalized |          0.00 |          0.00 |
[06/14 18:23:20    129s] [hotspot] +------------+---------------+---------------+
[06/14 18:23:20    129s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/14 18:23:20    129s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/14 18:23:20    129s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.001, MEM:1601.1M
[06/14 18:23:20    129s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1601.1M
[06/14 18:23:20    129s] Starting Early Global Route wiring: mem = 1601.1M
[06/14 18:23:20    129s] (I)       ============= track Assignment ============
[06/14 18:23:20    129s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1601.07 MB )
[06/14 18:23:20    129s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1601.07 MB )
[06/14 18:23:20    129s] (I)       Started Greedy Track Assignment ( Curr Mem: 1601.07 MB )
[06/14 18:23:20    129s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[06/14 18:23:20    129s] (I)       Running track assignment with 1 threads
[06/14 18:23:20    129s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1601.07 MB )
[06/14 18:23:20    129s] (I)       Run Multi-thread track assignment
[06/14 18:23:20    129s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1601.89 MB )
[06/14 18:23:20    129s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:23:20    129s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 534
[06/14 18:23:20    129s] [NR-eGR]     M2  (2V) length: 8.215620e+02um, number of vias: 776
[06/14 18:23:20    129s] [NR-eGR]     M3  (3H) length: 1.461632e+03um, number of vias: 264
[06/14 18:23:20    129s] [NR-eGR]     M4  (4V) length: 5.918860e+02um, number of vias: 20
[06/14 18:23:20    129s] [NR-eGR]     M5  (5H) length: 6.046540e+02um, number of vias: 38
[06/14 18:23:20    129s] [NR-eGR]     M6  (6V) length: 2.605280e+02um, number of vias: 4
[06/14 18:23:20    129s] [NR-eGR]     M7  (7H) length: 3.040000e-01um, number of vias: 0
[06/14 18:23:20    129s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[06/14 18:23:20    129s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[06/14 18:23:20    129s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[06/14 18:23:20    129s] [NR-eGR] Total length: 3.740566e+03um, number of vias: 1636
[06/14 18:23:20    129s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:23:20    129s] [NR-eGR] Total eGR-routed clock nets wire length: 2.564230e+02um 
[06/14 18:23:20    129s] [NR-eGR] --------------------------------------------------------------------------
[06/14 18:23:20    129s] Early Global Route wiring runtime: 0.01 seconds, mem = 1599.5M
[06/14 18:23:20    129s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.013, MEM:1599.5M
[06/14 18:23:20    129s] 0 delay mode for cte disabled.
[06/14 18:23:20    129s] SKP cleared!
[06/14 18:23:20    129s] 
[06/14 18:23:20    129s] *** Finished incrementalPlace (cpu=0:00:01.4, real=0:00:02.0)***
[06/14 18:23:20    129s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1597.9M
[06/14 18:23:20    129s] All LLGs are deleted
[06/14 18:23:20    129s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1597.9M
[06/14 18:23:20    129s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1597.7M
[06/14 18:23:20    129s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1597.7M
[06/14 18:23:20    129s] Start to check current routing status for nets...
[06/14 18:23:20    129s] All nets are already routed correctly.
[06/14 18:23:20    129s] End to check current routing status for nets (mem=1597.7M)
[06/14 18:23:20    129s] Extraction called for design 'mv_lp_top' of instances=203 and nets=216 using extraction engine 'preRoute' .
[06/14 18:23:20    129s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/14 18:23:20    129s] Type 'man IMPEXT-3530' for more detail.
[06/14 18:23:20    129s] PreRoute RC Extraction called for design mv_lp_top.
[06/14 18:23:20    129s] RC Extraction called in multi-corner(2) mode.
[06/14 18:23:20    129s] RCMode: PreRoute
[06/14 18:23:20    129s]       RC Corner Indexes            0       1   
[06/14 18:23:20    129s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 18:23:20    129s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 18:23:20    129s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 18:23:20    129s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 18:23:20    129s] Shrink Factor                : 1.00000
[06/14 18:23:20    129s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 18:23:20    129s] Using capacitance table file ...
[06/14 18:23:20    129s] LayerId::1 widthSet size::4
[06/14 18:23:20    129s] LayerId::2 widthSet size::4
[06/14 18:23:20    129s] LayerId::3 widthSet size::4
[06/14 18:23:20    129s] LayerId::4 widthSet size::4
[06/14 18:23:20    129s] LayerId::5 widthSet size::4
[06/14 18:23:20    129s] LayerId::6 widthSet size::4
[06/14 18:23:20    129s] LayerId::7 widthSet size::4
[06/14 18:23:20    129s] LayerId::8 widthSet size::4
[06/14 18:23:20    129s] LayerId::9 widthSet size::4
[06/14 18:23:20    129s] LayerId::10 widthSet size::2
[06/14 18:23:20    129s] Updating RC grid for preRoute extraction ...
[06/14 18:23:20    129s] Initializing multi-corner capacitance tables ... 
[06/14 18:23:20    129s] Initializing multi-corner resistance tables ...
[06/14 18:23:20    129s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.389613 ; aWlH: 0.000000 ; Pmax: 0.848400 ; wcR: 0.740200 ; newSi: 0.091200 ; pMod: 81 ; 
[06/14 18:23:20    129s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1597.742M)
[06/14 18:23:20    129s] Compute RC Scale Done ...
[06/14 18:23:20    129s] **optDesign ... cpu = 0:00:38, real = 0:00:39, mem = 1386.9M, totSessionCpu=0:02:09 **
[06/14 18:23:20    129s] #################################################################################
[06/14 18:23:20    129s] # Design Stage: PreRoute
[06/14 18:23:20    129s] # Design Name: mv_lp_top
[06/14 18:23:20    129s] # Design Mode: 90nm
[06/14 18:23:20    129s] # Analysis Mode: MMMC Non-OCV 
[06/14 18:23:20    129s] # Parasitics Mode: No SPEF/RCDB
[06/14 18:23:20    129s] # Signoff Settings: SI Off 
[06/14 18:23:20    129s] #################################################################################
[06/14 18:23:20    129s] Calculate delays in BcWc mode...
[06/14 18:23:20    129s] Topological Sorting (REAL = 0:00:00.0, MEM = 1610.5M, InitMEM = 1610.5M)
[06/14 18:23:20    129s] Start delay calculation (fullDC) (1 T). (MEM=1610.5)
[06/14 18:23:20    129s] End AAE Lib Interpolated Model. (MEM=1622.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:23:21    129s] Total number of fetched objects 209
[06/14 18:23:21    129s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:23:21    129s] End delay calculation. (MEM=1630.35 CPU=0:00:00.1 REAL=0:00:01.0)
[06/14 18:23:21    129s] End delay calculation (fullDC). (MEM=1630.35 CPU=0:00:00.4 REAL=0:00:01.0)
[06/14 18:23:21    129s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1630.4M) ***
[06/14 18:23:21    130s] **INFO: Always on buffers available for drv fixing
[06/14 18:23:21    130s] Deleting Lib Analyzer.
[06/14 18:23:21    130s] Begin: GigaOpt DRV Optimization
[06/14 18:23:21    130s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[06/14 18:23:21    130s] *info: Marking 14 level shifter instances dont touch
[06/14 18:23:21    130s] *info: Marking 6 isolation instances dont touch
[06/14 18:23:21    130s] Info: 1 clock net  excluded from IPO operation.
[06/14 18:23:21    130s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:10.1/0:04:01.2 (0.5), mem = 1628.4M
[06/14 18:23:21    130s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17286.7
[06/14 18:23:21    130s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/14 18:23:21    130s] ### Creating PhyDesignMc. totSessionCpu=0:02:10 mem=1628.4M
[06/14 18:23:21    130s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/14 18:23:21    130s] OPERPROF: Starting DPlace-Init at level 1, MEM:1628.4M
[06/14 18:23:21    130s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:23:21    130s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:23:21    130s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:23:21    130s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:23:21    130s] z: 2, totalTracks: 1
[06/14 18:23:21    130s] z: 4, totalTracks: 1
[06/14 18:23:21    130s] z: 6, totalTracks: 1
[06/14 18:23:21    130s] z: 8, totalTracks: 1
[06/14 18:23:21    130s] #spOpts: N=32 minPadR=1.1 
[06/14 18:23:21    130s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1628.4M
[06/14 18:23:21    130s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1628.4M
[06/14 18:23:21    130s] Core basic site is unit
[06/14 18:23:21    130s] SiteArray: non-trimmed site array dimensions = 59 x 658
[06/14 18:23:21    130s] SiteArray: use 184,320 bytes
[06/14 18:23:21    130s] SiteArray: current memory after site array memory allocation 1628.6M
[06/14 18:23:21    130s] SiteArray: FP blocked sites are writable
[06/14 18:23:21    130s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:23:21    130s] SiteArray: use 12,288 bytes
[06/14 18:23:21    130s] SiteArray: current memory after site array memory allocation 1628.6M
[06/14 18:23:21    130s] SiteArray: FP blocked sites are writable
[06/14 18:23:21    130s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:23:21    130s] SiteArray: use 12,288 bytes
[06/14 18:23:21    130s] SiteArray: current memory after site array memory allocation 1628.6M
[06/14 18:23:21    130s] SiteArray: FP blocked sites are writable
[06/14 18:23:21    130s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:23:21    130s] SiteArray: use 12,288 bytes
[06/14 18:23:21    130s] SiteArray: current memory after site array memory allocation 1628.6M
[06/14 18:23:21    130s] SiteArray: FP blocked sites are writable
[06/14 18:23:21    130s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:23:21    130s] SiteArray: use 12,288 bytes
[06/14 18:23:21    130s] SiteArray: current memory after site array memory allocation 1628.6M
[06/14 18:23:21    130s] SiteArray: FP blocked sites are writable
[06/14 18:23:21    130s] PD pd_top has 0 placeable physical insts.
[06/14 18:23:21    130s] PD pd_moda has 0 placeable physical insts.
[06/14 18:23:21    130s] PD pd_modb has 0 placeable physical insts.
[06/14 18:23:21    130s] PD pd_modc has 0 placeable physical insts.
[06/14 18:23:21    130s] PD pd_modd has 0 placeable physical insts.
[06/14 18:23:21    130s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/14 18:23:21    130s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1628.6M
[06/14 18:23:21    130s] Process 6501 wires and vias for routing blockage and capacity analysis
[06/14 18:23:21    130s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.010, MEM:1628.6M
[06/14 18:23:21    130s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1628.6M
[06/14 18:23:21    130s] Process 563 wires and vias for routing blockage and capacity analysis
[06/14 18:23:21    130s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1628.6M
[06/14 18:23:21    130s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1628.6M
[06/14 18:23:21    130s] Process 563 wires and vias for routing blockage and capacity analysis
[06/14 18:23:21    130s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1628.6M
[06/14 18:23:21    130s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1628.6M
[06/14 18:23:21    130s] Process 466 wires and vias for routing blockage and capacity analysis
[06/14 18:23:21    130s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1628.6M
[06/14 18:23:21    130s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1628.6M
[06/14 18:23:21    130s] Process 466 wires and vias for routing blockage and capacity analysis
[06/14 18:23:21    130s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.001, MEM:1628.6M
[06/14 18:23:21    130s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.150, REAL:0.141, MEM:1628.6M
[06/14 18:23:21    130s] OPERPROF:     Starting CMU at level 3, MEM:1628.6M
[06/14 18:23:21    130s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1628.6M
[06/14 18:23:21    130s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.145, MEM:1628.6M
[06/14 18:23:21    130s] 
[06/14 18:23:21    130s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1628.6MB).
[06/14 18:23:21    130s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.160, MEM:1628.6M
[06/14 18:23:21    130s] TotalInstCnt at PhyDesignMc Initialization: 203
[06/14 18:23:21    130s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:10 mem=1628.6M
[06/14 18:23:21    130s] ### Creating RouteCongInterface, started
[06/14 18:23:21    130s] 
[06/14 18:23:21    130s] Creating Lib Analyzer ...
[06/14 18:23:21    130s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[06/14 18:23:21    130s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[06/14 18:23:21    130s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT DELLN1X2_LVT DELLN1X2_RVT DELLN1X2_HVT NBUFFX16_RVT NBUFFX16_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN2X2_HVT DELLN3X2_LVT DELLN3X2_RVT DELLN3X2_HVT NBUFFX32_RVT NBUFFX32_HVT)
[06/14 18:23:21    130s] 
[06/14 18:23:22    131s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:11 mem=1632.7M
[06/14 18:23:22    131s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:11 mem=1632.7M
[06/14 18:23:22    131s] Creating Lib Analyzer, finished. 
[06/14 18:23:22    131s] 
[06/14 18:23:22    131s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[06/14 18:23:22    131s] 
[06/14 18:23:22    131s] #optDebug: {0, 1.200}
[06/14 18:23:22    131s] ### Creating RouteCongInterface, finished
[06/14 18:23:22    131s] ### Creating LA Mngr. totSessionCpu=0:02:11 mem=1632.7M
[06/14 18:23:22    131s] ### Creating LA Mngr, finished. totSessionCpu=0:02:11 mem=1632.7M
[06/14 18:23:22    131s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[06/14 18:23:22    131s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[06/14 18:23:24    133s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1653.9M
[06/14 18:23:24    133s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1654.0M
[06/14 18:23:24    133s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:23:24    133s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/14 18:23:24    133s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:23:24    133s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/14 18:23:24    133s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:23:24    133s] Info: violation cost 11.019390 (cap = 0.000000, tran = 11.019390, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 18:23:24    133s] |    12|    16|    -1.17|     0|     0|     0.00|     0|     0|     0|     0|   -11.09|   -53.54|       0|       0|       0|   7.62|          |         |
[06/14 18:23:24    133s] Info: violation cost 11.019390 (cap = 0.000000, tran = 11.019390, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 18:23:24    133s] |    12|    16|    -1.17|     0|     0|     0.00|     0|     0|     0|     0|   -11.09|   -53.54|       0|       0|       0|   7.62| 0:00:00.0|  1701.6M|
[06/14 18:23:24    133s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:23:24    133s] 
[06/14 18:23:24    133s] ###############################################################################
[06/14 18:23:24    133s] #
[06/14 18:23:24    133s] #  Large fanout net report:  
[06/14 18:23:24    133s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[06/14 18:23:24    133s] #     - current density: 7.62
[06/14 18:23:24    133s] #
[06/14 18:23:24    133s] #  List of high fanout nets:
[06/14 18:23:24    133s] #
[06/14 18:23:24    133s] ###############################################################################
[06/14 18:23:24    133s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:23:24    133s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:23:24    133s] **** End NDR-Layer Usage Statistics ****
[06/14 18:23:24    133s] 
[06/14 18:23:24    133s] 
[06/14 18:23:24    133s] =======================================================================
[06/14 18:23:24    133s]                 Reasons for remaining drv violations
[06/14 18:23:24    133s] =======================================================================
[06/14 18:23:24    133s] *info: Total 12 net(s) have violations which can't be fixed by DRV optimization.
[06/14 18:23:24    133s] 
[06/14 18:23:24    133s] MultiBuffering failure reasons
[06/14 18:23:24    133s] ------------------------------------------------
[06/14 18:23:24    133s] *info:    10 net(s): Could not be fixed because the gain is not enough.
[06/14 18:23:24    133s] *info:     2 net(s): Could not be fixed because buffering engine can't find a solution.
[06/14 18:23:24    133s] 
[06/14 18:23:24    133s] 
[06/14 18:23:24    133s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1701.6M) ***
[06/14 18:23:24    133s] 
[06/14 18:23:24    133s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1636.6M
[06/14 18:23:24    133s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1636.5M
[06/14 18:23:24    133s] TotalInstCnt at PhyDesignMc Destruction: 203
[06/14 18:23:24    133s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17286.7
[06/14 18:23:24    133s] *** DrvOpt [finish] : cpu/real = 0:00:03.6/0:00:03.6 (1.0), totSession cpu/real = 0:02:13.7/0:04:04.8 (0.5), mem = 1632.6M
[06/14 18:23:24    133s] 
[06/14 18:23:24    133s] =============================================================================================
[06/14 18:23:24    133s]  Step TAT Report for DrvOpt #4
[06/14 18:23:24    133s] =============================================================================================
[06/14 18:23:24    133s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/14 18:23:24    133s] ---------------------------------------------------------------------------------------------
[06/14 18:23:24    133s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:24    133s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  21.9 % )     0:00:00.8 /  0:00:00.8    1.0
[06/14 18:23:24    133s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:24    133s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.2    1.0
[06/14 18:23:24    133s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.8 /  0:00:00.8    1.0
[06/14 18:23:24    133s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:24    133s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[06/14 18:23:24    133s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:24    133s] [ OptEval                ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[06/14 18:23:24    133s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:24    133s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:24    133s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:24    133s] [ MISC                   ]          0:00:02.5  (  69.1 % )     0:00:02.5 /  0:00:02.5    1.0
[06/14 18:23:24    133s] ---------------------------------------------------------------------------------------------
[06/14 18:23:24    133s]  DrvOpt #4 TOTAL                    0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:03.6    1.0
[06/14 18:23:24    133s] ---------------------------------------------------------------------------------------------
[06/14 18:23:24    133s] 
[06/14 18:23:24    133s] End: GigaOpt DRV Optimization
[06/14 18:23:24    133s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/14 18:23:24    133s] **WARN: (IMPOPT-3668):	There are 2 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[06/14 18:23:24    133s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1632.6M
[06/14 18:23:24    133s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.115, MEM:1632.6M
[06/14 18:23:24    133s] 
[06/14 18:23:24    133s] 
------------------------------------------------------------
     Summary (cpu=0.06min real=0.05min mem=1632.6M)                             
------------------------------------------------------------

Setup views included:
 func_worst_scenario 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -11.087 | -11.087 | -8.928  |
|           TNS (ns):| -53.545 | -37.833 | -46.446 |
|    Violating Paths:|   21    |   12    |   16    |
|          All Paths:|   78    |   49    |   44    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      7 (7)       |   -0.965   |     10 (10)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.624%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:42, real = 0:00:43, mem = 1429.5M, totSessionCpu=0:02:14 **
[06/14 18:23:25    133s] *** Timing NOT met, worst failing slack is -11.087
[06/14 18:23:25    133s] *** Check timing (0:00:00.0)
[06/14 18:23:25    133s] Deleting Lib Analyzer.
[06/14 18:23:25    133s] Begin: GigaOpt Optimization in WNS mode
[06/14 18:23:25    133s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[06/14 18:23:25    133s] *info: Marking 14 level shifter instances dont touch
[06/14 18:23:25    133s] *info: Marking 6 isolation instances dont touch
[06/14 18:23:25    133s] Info: 1 clock net  excluded from IPO operation.
[06/14 18:23:25    133s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:14.0/0:04:05.0 (0.5), mem = 1628.6M
[06/14 18:23:25    133s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17286.8
[06/14 18:23:25    133s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/14 18:23:25    133s] ### Creating PhyDesignMc. totSessionCpu=0:02:14 mem=1628.6M
[06/14 18:23:25    133s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/14 18:23:25    133s] OPERPROF: Starting DPlace-Init at level 1, MEM:1628.6M
[06/14 18:23:25    133s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:23:25    133s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:23:25    133s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:23:25    133s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:23:25    133s] z: 2, totalTracks: 1
[06/14 18:23:25    133s] z: 4, totalTracks: 1
[06/14 18:23:25    133s] z: 6, totalTracks: 1
[06/14 18:23:25    133s] z: 8, totalTracks: 1
[06/14 18:23:25    133s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[06/14 18:23:25    133s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1628.6M
[06/14 18:23:25    134s] OPERPROF:     Starting CMU at level 3, MEM:1628.6M
[06/14 18:23:25    134s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1628.6M
[06/14 18:23:25    134s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.126, MEM:1628.6M
[06/14 18:23:25    134s] 
[06/14 18:23:25    134s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1628.6MB).
[06/14 18:23:25    134s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.141, MEM:1628.6M
[06/14 18:23:25    134s] TotalInstCnt at PhyDesignMc Initialization: 203
[06/14 18:23:25    134s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:14 mem=1628.6M
[06/14 18:23:25    134s] ### Creating RouteCongInterface, started
[06/14 18:23:25    134s] 
[06/14 18:23:25    134s] Creating Lib Analyzer ...
[06/14 18:23:25    134s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[06/14 18:23:25    134s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[06/14 18:23:25    134s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT DELLN1X2_LVT DELLN1X2_RVT DELLN1X2_HVT NBUFFX16_RVT NBUFFX16_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN2X2_HVT DELLN3X2_LVT DELLN3X2_RVT DELLN3X2_HVT NBUFFX32_RVT NBUFFX32_HVT)
[06/14 18:23:25    134s] 
[06/14 18:23:25    134s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:15 mem=1632.8M
[06/14 18:23:25    134s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:15 mem=1632.8M
[06/14 18:23:25    134s] Creating Lib Analyzer, finished. 
[06/14 18:23:25    134s] 
[06/14 18:23:25    134s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[06/14 18:23:25    134s] 
[06/14 18:23:25    134s] #optDebug: {0, 1.200}
[06/14 18:23:25    134s] ### Creating RouteCongInterface, finished
[06/14 18:23:25    134s] ### Creating LA Mngr. totSessionCpu=0:02:15 mem=1632.8M
[06/14 18:23:25    134s] ### Creating LA Mngr, finished. totSessionCpu=0:02:15 mem=1632.8M
[06/14 18:23:25    134s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[06/14 18:23:29    138s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[06/14 18:23:29    138s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[06/14 18:23:29    138s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[06/14 18:23:29    138s] *info: 1 clock net excluded
[06/14 18:23:29    138s] *info: Marking 14 level shifter instances dont touch
[06/14 18:23:29    138s] *info: Marking 6 isolation instances dont touch
[06/14 18:23:29    138s] *info: 7 special nets excluded.
[06/14 18:23:29    138s] *info: 7 no-driver nets excluded.
[06/14 18:23:29    138s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[06/14 18:23:29    138s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[06/14 18:23:29    138s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[06/14 18:23:29    138s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[06/14 18:23:29    138s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[06/14 18:23:30    139s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.17286.2
[06/14 18:23:30    139s] PathGroup :  reg2reg  TargetSlack : 0.0184 
[06/14 18:23:30    139s] ** GigaOpt Optimizer WNS Slack -11.087 TNS Slack -53.545 Density 7.62
[06/14 18:23:30    139s] Optimizer WNS Pass 0
[06/14 18:23:30    139s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   | -8.928|-46.446|
|reg2reg   |-11.087|-37.833|
|HEPG      |-11.087|-37.833|
|All Paths |-11.087|-53.545|
+----------+-------+-------+

[06/14 18:23:30    139s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1664.7M
[06/14 18:23:30    139s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1664.7M
[06/14 18:23:30    139s] Active Path Group: reg2reg  
[06/14 18:23:30    139s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:30    139s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|       End Point        |
[06/14 18:23:30    139s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:30    139s] | -11.087|  -11.087| -37.833|  -53.545|     7.62%|   0:00:00.0| 1681.9M|func_worst_scenario|  reg2reg| modA_inst/RA4_reg/D    |
[06/14 18:23:31    140s] | -10.995|  -10.995| -37.474|  -53.168|     7.57%|   0:00:01.0| 1739.1M|func_worst_scenario|  reg2reg| modB_inst/RB4_reg/D    |
[06/14 18:23:31    140s] | -10.965|  -10.965| -37.444|  -53.139|     7.58%|   0:00:00.0| 1739.1M|func_worst_scenario|  reg2reg| modB_inst/RB4_reg/D    |
[06/14 18:23:31    140s] | -10.952|  -10.952| -37.659|  -53.300|     7.61%|   0:00:00.0| 1739.1M|func_worst_scenario|  reg2reg| modB_inst/RB4_reg/D    |
[06/14 18:23:31    140s] | -10.932|  -10.932| -37.600|  -53.245|     7.60%|   0:00:00.0| 1739.1M|func_worst_scenario|  reg2reg| modB_inst/RB4_reg/D    |
[06/14 18:23:31    140s] | -10.908|  -10.908| -37.576|  -53.221|     7.56%|   0:00:00.0| 1739.1M|func_worst_scenario|  reg2reg| modB_inst/RB4_reg/D    |
[06/14 18:23:31    140s] | -10.891|  -10.891| -37.462|  -53.107|     7.52%|   0:00:00.0| 1739.1M|func_worst_scenario|  reg2reg| modA_inst/RA4_reg/SETB |
[06/14 18:23:31    140s] | -10.884|  -10.884| -37.450|  -53.095|     7.46%|   0:00:00.0| 1740.5M|func_worst_scenario|  reg2reg| modA_inst/RA4_reg/SETB |
[06/14 18:23:32    140s] | -10.874|  -10.874| -37.438|  -53.083|     7.46%|   0:00:01.0| 1740.5M|func_worst_scenario|  reg2reg| modA_inst/RA4_reg/SETB |
[06/14 18:23:32    141s] | -10.867|  -10.867| -37.430|  -53.074|     7.46%|   0:00:00.0| 1740.5M|func_worst_scenario|  reg2reg| modA_inst/RA4_reg/SETB |
[06/14 18:23:32    141s] | -10.866|  -10.866| -37.429|  -53.074|     7.46%|   0:00:00.0| 1740.5M|func_worst_scenario|  reg2reg| modA_inst/RA4_reg/SETB |
[06/14 18:23:32    141s] | -10.860|  -10.860| -37.420|  -53.065|     7.46%|   0:00:00.0| 1740.6M|func_worst_scenario|  reg2reg| modA_inst/RA4_reg/SETB |
[06/14 18:23:32    141s] | -10.859|  -10.859| -37.417|  -53.062|     7.46%|   0:00:00.0| 1740.6M|func_worst_scenario|  reg2reg| modA_inst/RA4_reg/SETB |
[06/14 18:23:32    141s] | -10.859|  -10.859| -37.417|  -53.062|     7.46%|   0:00:00.0| 1739.8M|func_worst_scenario|  reg2reg| modA_inst/RA4_reg/SETB |
[06/14 18:23:32    141s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:32    141s] 
[06/14 18:23:32    141s] *** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:02.0 mem=1739.8M) ***
[06/14 18:23:32    141s] Active Path Group: default 
[06/14 18:23:32    141s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:32    141s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|       End Point        |
[06/14 18:23:32    141s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:32    141s] |  -8.729|  -10.859| -45.789|  -53.062|     7.46%|   0:00:00.0| 1739.8M|func_worst_scenario|  default| modA_inst/RA4_reg/SETB |
[06/14 18:23:35    144s] |  -8.667|  -10.859| -47.503|  -54.862|     7.85%|   0:00:03.0| 1750.7M|func_worst_scenario|  default| modA_inst/RA4_reg/SETB |
[06/14 18:23:35    144s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:35    144s] 
[06/14 18:23:35    144s] *** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:03.0 mem=1750.7M) ***
[06/14 18:23:35    144s] 
[06/14 18:23:35    144s] *** Finished Optimize Step Cumulative (cpu=0:00:04.9 real=0:00:05.0 mem=1750.7M) ***
[06/14 18:23:35    144s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   | -8.667|-47.503|
|reg2reg   |-10.859|-37.417|
|HEPG      |-10.859|-37.417|
|All Paths |-10.859|-54.862|
+----------+-------+-------+

[06/14 18:23:35    144s] ** GigaOpt Optimizer WNS Slack -10.859 TNS Slack -54.862 Density 7.85
[06/14 18:23:35    144s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.17286.2
[06/14 18:23:35    144s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1751.5M
[06/14 18:23:35    144s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1751.5M
[06/14 18:23:35    144s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1751.5M
[06/14 18:23:35    144s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1751.5M
[06/14 18:23:35    144s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1751.5M
[06/14 18:23:35    144s] OPERPROF:       Starting CMU at level 4, MEM:1751.5M
[06/14 18:23:35    144s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:1751.5M
[06/14 18:23:35    144s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.131, MEM:1751.5M
[06/14 18:23:35    144s] 
[06/14 18:23:35    144s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.150, REAL:0.147, MEM:1751.5M
[06/14 18:23:35    144s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.150, REAL:0.147, MEM:1751.5M
[06/14 18:23:35    144s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17286.4
[06/14 18:23:35    144s] OPERPROF: Starting RefinePlace at level 1, MEM:1751.5M
[06/14 18:23:35    144s] *** Starting refinePlace (0:02:24 mem=1751.5M) ***
[06/14 18:23:35    144s] Total net bbox length = 3.403e+03 (1.965e+03 1.439e+03) (ext = 1.247e+03)
[06/14 18:23:35    144s] Info: 16 insts are soft-fixed.
[06/14 18:23:35    144s] 
[06/14 18:23:35    144s] mha: 0.736842 mhc: 0.625000
[06/14 18:23:35    144s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:23:35    144s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[06/14 18:23:35    144s] Skipping level-shifter placement due to all shifters are placed legally
[06/14 18:23:35    144s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:23:35    144s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1751.5M
[06/14 18:23:35    144s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1751.5M
[06/14 18:23:35    144s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1751.5M
[06/14 18:23:35    144s] powerDomain pd_top: bins with density > 0.750 =  0.00 % ( 0 / 36 )
[06/14 18:23:35    144s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1751.5M
[06/14 18:23:35    144s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1751.5M
[06/14 18:23:35    144s] powerDomain pd_moda: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[06/14 18:23:35    144s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1751.5M
[06/14 18:23:35    144s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1751.5M
[06/14 18:23:35    144s] powerDomain pd_modb: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[06/14 18:23:35    144s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1751.5M
[06/14 18:23:35    144s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1751.5M
[06/14 18:23:35    144s] powerDomain pd_modc: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[06/14 18:23:35    144s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1751.5M
[06/14 18:23:35    144s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1751.5M
[06/14 18:23:35    144s] powerDomain pd_modd: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[06/14 18:23:35    144s] Density distribution unevenness ratio = 68.181%
[06/14 18:23:35    144s] RPlace IncrNP Skipped
[06/14 18:23:35    144s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1751.5MB) @(0:02:24 - 0:02:24).
[06/14 18:23:35    144s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.000, REAL:0.003, MEM:1751.5M
[06/14 18:23:35    144s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1751.5M
[06/14 18:23:35    144s] Starting refinePlace ...
[06/14 18:23:35    144s] ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:35    144s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:35    144s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:35    144s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:35    144s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:35    144s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:35    144s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:35    144s]    Spread Effort: high, pre-route mode, useDDP on.
[06/14 18:23:35    144s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1751.6MB) @(0:02:24 - 0:02:24).
[06/14 18:23:35    144s] Move report: preRPlace moves 27 insts, mean move: 1.04 um, max move: 3.04 um
[06/14 18:23:35    144s] 	Max move on inst (modB_inst/g267__3680): (47.58, 70.22) --> (48.94, 71.90)
[06/14 18:23:35    144s] 	Length: 6 sites, height: 1 rows, site name: unit, cell type: NAND2X0_LVT, constraint:Fence
[06/14 18:23:35    144s] Move report: Detail placement moves 27 insts, mean move: 1.04 um, max move: 3.04 um
[06/14 18:23:35    144s] 	Max move on inst (modB_inst/g267__3680): (47.58, 70.22) --> (48.94, 71.90)
[06/14 18:23:35    144s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1751.6MB
[06/14 18:23:35    144s] Statistics of distance of Instance movement in refine placement:
[06/14 18:23:35    144s]   maximum (X+Y) =         3.04 um
[06/14 18:23:35    144s]   inst (modB_inst/g267__3680) with max move: (47.576, 70.224) -> (48.944, 71.896)
[06/14 18:23:35    144s]   mean    (X+Y) =         1.04 um
[06/14 18:23:35    144s] Summary Report:
[06/14 18:23:35    144s] Instances move: 27 (out of 171 movable)
[06/14 18:23:35    144s] Instances flipped: 0
[06/14 18:23:35    144s] Mean displacement: 1.04 um
[06/14 18:23:35    144s] Max displacement: 3.04 um (Instance: modB_inst/g267__3680) (47.576, 70.224) -> (48.944, 71.896)
[06/14 18:23:35    144s] 	Length: 6 sites, height: 1 rows, site name: unit, cell type: NAND2X0_LVT, constraint:Fence
[06/14 18:23:35    144s] Total instances moved : 27
[06/14 18:23:35    144s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.017, MEM:1751.6M
[06/14 18:23:35    144s] Total net bbox length = 3.423e+03 (1.972e+03 1.452e+03) (ext = 1.247e+03)
[06/14 18:23:35    144s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1751.6MB
[06/14 18:23:35    144s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1751.6MB) @(0:02:24 - 0:02:24).
[06/14 18:23:35    144s] *** Finished refinePlace (0:02:24 mem=1751.6M) ***
[06/14 18:23:35    144s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17286.4
[06/14 18:23:35    144s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.033, MEM:1751.6M
[06/14 18:23:35    144s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1751.6M
[06/14 18:23:35    144s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1751.6M
[06/14 18:23:35    144s] *** maximum move = 3.04 um ***
[06/14 18:23:35    144s] *** Finished re-routing un-routed nets (1751.6M) ***
[06/14 18:23:35    144s] OPERPROF: Starting DPlace-Init at level 1, MEM:1751.6M
[06/14 18:23:35    144s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1751.6M
[06/14 18:23:35    144s] OPERPROF:     Starting CMU at level 3, MEM:1751.6M
[06/14 18:23:35    144s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1751.6M
[06/14 18:23:35    144s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.133, MEM:1751.6M
[06/14 18:23:35    144s] 
[06/14 18:23:35    144s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.147, MEM:1751.6M
[06/14 18:23:35    144s] 
[06/14 18:23:35    144s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1751.6M) ***
[06/14 18:23:35    144s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.17286.2
[06/14 18:23:35    144s] ** GigaOpt Optimizer WNS Slack -10.859 TNS Slack -54.862 Density 7.85
[06/14 18:23:35    144s] Optimizer WNS Pass 1
[06/14 18:23:35    144s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   | -8.667|-47.503|
|reg2reg   |-10.859|-37.417|
|HEPG      |-10.859|-37.417|
|All Paths |-10.859|-54.862|
+----------+-------+-------+

[06/14 18:23:35    144s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1750.8M
[06/14 18:23:35    144s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1750.8M
[06/14 18:23:35    144s] Active Path Group: reg2reg  
[06/14 18:23:35    144s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:35    144s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|       End Point        |
[06/14 18:23:35    144s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:35    144s] | -10.859|  -10.859| -37.417|  -54.862|     7.85%|   0:00:00.0| 1751.8M|func_worst_scenario|  reg2reg| modA_inst/RA4_reg/SETB |
[06/14 18:23:36    145s] | -10.859|  -10.859| -37.417|  -54.862|     7.85%|   0:00:01.0| 1751.8M|func_worst_scenario|  reg2reg| modA_inst/RA4_reg/SETB |
[06/14 18:23:36    145s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:36    145s] 
[06/14 18:23:36    145s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1751.8M) ***
[06/14 18:23:36    145s] Active Path Group: default 
[06/14 18:23:36    145s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:36    145s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|       End Point        |
[06/14 18:23:36    145s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:36    145s] |  -8.667|  -10.859| -47.503|  -54.862|     7.85%|   0:00:00.0| 1751.8M|func_worst_scenario|  default| modA_inst/RA4_reg/SETB |
[06/14 18:23:37    146s] |  -8.667|  -10.859| -47.503|  -54.862|     7.85%|   0:00:01.0| 1751.8M|func_worst_scenario|  default| modA_inst/RA4_reg/SETB |
[06/14 18:23:37    146s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:37    146s] 
[06/14 18:23:37    146s] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1751.8M) ***
[06/14 18:23:37    146s] 
[06/14 18:23:37    146s] *** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:02.0 mem=1751.8M) ***
[06/14 18:23:37    146s] OptDebug: End of Optimizer WNS Pass 1:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   | -8.667|-47.503|
|reg2reg   |-10.859|-37.417|
|HEPG      |-10.859|-37.417|
|All Paths |-10.859|-54.862|
+----------+-------+-------+

[06/14 18:23:37    146s] Optimizer WNS Pass 2
[06/14 18:23:37    146s] OptDebug: Start of Optimizer WNS Pass 2:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   | -8.667|-47.503|
|reg2reg   |-10.859|-37.417|
|HEPG      |-10.859|-37.417|
|All Paths |-10.859|-54.862|
+----------+-------+-------+

[06/14 18:23:37    146s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1751.8M
[06/14 18:23:37    146s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1751.8M
[06/14 18:23:37    146s] Active Path Group: reg2reg  
[06/14 18:23:37    146s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:37    146s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|       End Point        |
[06/14 18:23:37    146s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:37    146s] | -10.859|  -10.859| -37.417|  -54.862|     7.85%|   0:00:00.0| 1752.9M|func_worst_scenario|  reg2reg| modA_inst/RA4_reg/SETB |
[06/14 18:23:37    146s] Starting generalSmallTnsOpt
[06/14 18:23:37    146s] Ending generalSmallTnsOpt End
[06/14 18:23:37    146s] Analyzing useful skew in preCTS mode ...
[06/14 18:23:37    146s] The view delay ratios are: (test_worst_scenario 1) (func_worst_scenario 1) (test_best_scenario 0.199341) (func_best_scenario 0.199341)
[06/14 18:23:37    146s] skewClock did not found any end points to delay or to advance
[06/14 18:23:37    146s] skewClock did not found any end points to delay or to advance
[06/14 18:23:37    146s] skewClock did not found any end points to delay or to advance
[06/14 18:23:37    146s] skewClock did not found any end points to delay or to advance
[06/14 18:23:37    146s] Finish useful skew analysis
[06/14 18:23:37    146s] | -10.859|  -10.859| -37.417|  -54.862|     7.85%|   0:00:00.0| 1760.6M|func_worst_scenario|  reg2reg| modA_inst/RA4_reg/SETB |
[06/14 18:23:37    146s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:37    146s] 
[06/14 18:23:37    146s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1760.6M) ***
[06/14 18:23:37    146s] Active Path Group: default 
[06/14 18:23:37    146s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:37    146s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|       End Point        |
[06/14 18:23:37    146s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:37    146s] |  -8.667|  -10.859| -47.503|  -54.862|     7.85%|   0:00:00.0| 1760.6M|func_worst_scenario|  default| modA_inst/RA4_reg/SETB |
[06/14 18:23:38    147s] Starting generalSmallTnsOpt
[06/14 18:23:38    147s] Ending generalSmallTnsOpt End
[06/14 18:23:38    147s] Analyzing useful skew in preCTS mode ...
[06/14 18:23:38    147s] skewClock did not found any end points to delay or to advance
[06/14 18:23:38    147s] skewClock did not found any end points to delay or to advance
[06/14 18:23:38    147s] skewClock did not found any end points to delay or to advance
[06/14 18:23:38    147s] skewClock did not found any end points to delay or to advance
[06/14 18:23:38    147s] Finish useful skew analysis
[06/14 18:23:38    147s] |  -8.667|  -10.859| -47.503|  -54.862|     7.85%|   0:00:01.0| 1760.6M|func_worst_scenario|  default| modA_inst/RA4_reg/SETB |
[06/14 18:23:38    147s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:38    147s] 
[06/14 18:23:38    147s] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1760.6M) ***
[06/14 18:23:38    147s] 
[06/14 18:23:38    147s] *** Finished Optimize Step Cumulative (cpu=0:00:01.5 real=0:00:01.0 mem=1760.6M) ***
[06/14 18:23:38    147s] OptDebug: End of Optimizer WNS Pass 2:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   | -8.667|-47.503|
|reg2reg   |-10.859|-37.417|
|HEPG      |-10.859|-37.417|
|All Paths |-10.859|-54.862|
+----------+-------+-------+

[06/14 18:23:38    147s] ** GigaOpt Optimizer WNS Slack -10.859 TNS Slack -54.862 Density 7.85
[06/14 18:23:38    147s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.17286.3
[06/14 18:23:38    147s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1761.4M
[06/14 18:23:38    147s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.012, MEM:1756.9M
[06/14 18:23:38    147s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1756.9M
[06/14 18:23:38    147s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1756.9M
[06/14 18:23:38    147s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1756.9M
[06/14 18:23:39    147s] OPERPROF:       Starting CMU at level 4, MEM:1756.9M
[06/14 18:23:39    147s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1756.9M
[06/14 18:23:39    147s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.124, MEM:1756.9M
[06/14 18:23:39    147s] 
[06/14 18:23:39    147s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.140, MEM:1756.9M
[06/14 18:23:39    147s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.140, MEM:1756.9M
[06/14 18:23:39    147s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17286.5
[06/14 18:23:39    147s] OPERPROF: Starting RefinePlace at level 1, MEM:1756.9M
[06/14 18:23:39    147s] *** Starting refinePlace (0:02:28 mem=1756.9M) ***
[06/14 18:23:39    147s] Total net bbox length = 3.423e+03 (1.972e+03 1.452e+03) (ext = 1.247e+03)
[06/14 18:23:39    147s] Info: 16 insts are soft-fixed.
[06/14 18:23:39    147s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:23:39    147s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[06/14 18:23:39    147s] Skipping level-shifter placement due to all shifters are placed legally
[06/14 18:23:39    147s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:23:39    147s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1756.9M
[06/14 18:23:39    147s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1756.9M
[06/14 18:23:39    147s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1756.9M
[06/14 18:23:39    147s] powerDomain pd_top: bins with density > 0.750 =  0.00 % ( 0 / 36 )
[06/14 18:23:39    147s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1756.9M
[06/14 18:23:39    147s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1756.9M
[06/14 18:23:39    147s] powerDomain pd_moda: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[06/14 18:23:39    147s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1756.9M
[06/14 18:23:39    147s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1756.9M
[06/14 18:23:39    147s] powerDomain pd_modb: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[06/14 18:23:39    147s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1756.9M
[06/14 18:23:39    147s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1756.9M
[06/14 18:23:39    147s] powerDomain pd_modc: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[06/14 18:23:39    147s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1756.9M
[06/14 18:23:39    147s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1756.9M
[06/14 18:23:39    147s] powerDomain pd_modd: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[06/14 18:23:39    147s] Density distribution unevenness ratio = 68.156%
[06/14 18:23:39    147s] RPlace IncrNP Skipped
[06/14 18:23:39    147s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1756.9MB) @(0:02:28 - 0:02:28).
[06/14 18:23:39    147s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.000, REAL:0.003, MEM:1756.9M
[06/14 18:23:39    147s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1756.9M
[06/14 18:23:39    147s] Starting refinePlace ...
[06/14 18:23:39    147s] ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:39    147s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:39    147s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:39    147s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:39    147s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:39    147s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:39    147s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:39    147s]    Spread Effort: high, pre-route mode, useDDP on.
[06/14 18:23:39    147s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1757.1MB) @(0:02:28 - 0:02:28).
[06/14 18:23:39    147s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:23:39    147s] wireLenOptFixPriorityInst 0 inst fixed
[06/14 18:23:39    147s] 
[06/14 18:23:39    147s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:23:39    147s] 
[06/14 18:23:39    147s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:23:39    147s] 
[06/14 18:23:39    147s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:23:39    147s] 
[06/14 18:23:39    147s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:23:39    147s] 
[06/14 18:23:39    147s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:23:39    147s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:23:39    147s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1757.1MB) @(0:02:28 - 0:02:28).
[06/14 18:23:39    147s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:23:39    147s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1757.1MB
[06/14 18:23:39    147s] Statistics of distance of Instance movement in refine placement:
[06/14 18:23:39    147s]   maximum (X+Y) =         0.00 um
[06/14 18:23:39    147s]   mean    (X+Y) =         0.00 um
[06/14 18:23:39    147s] Total instances flipped for legalization: 9
[06/14 18:23:39    147s] Summary Report:
[06/14 18:23:39    147s] Instances move: 0 (out of 171 movable)
[06/14 18:23:39    147s] Instances flipped: 9
[06/14 18:23:39    147s] Mean displacement: 0.00 um
[06/14 18:23:39    147s] Max displacement: 0.00 um 
[06/14 18:23:39    147s] Total instances moved : 0
[06/14 18:23:39    147s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.026, MEM:1757.1M
[06/14 18:23:39    147s] Total net bbox length = 3.418e+03 (1.972e+03 1.446e+03) (ext = 1.247e+03)
[06/14 18:23:39    147s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1757.1MB
[06/14 18:23:39    147s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1757.1MB) @(0:02:28 - 0:02:28).
[06/14 18:23:39    147s] *** Finished refinePlace (0:02:28 mem=1757.1M) ***
[06/14 18:23:39    147s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17286.5
[06/14 18:23:39    147s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.035, MEM:1757.1M
[06/14 18:23:39    147s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1757.1M
[06/14 18:23:39    148s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:1756.2M
[06/14 18:23:39    148s] *** maximum move = 0.00 um ***
[06/14 18:23:39    148s] *** Finished re-routing un-routed nets (1756.2M) ***
[06/14 18:23:39    148s] OPERPROF: Starting DPlace-Init at level 1, MEM:1756.2M
[06/14 18:23:39    148s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1756.2M
[06/14 18:23:39    148s] OPERPROF:     Starting CMU at level 3, MEM:1756.2M
[06/14 18:23:39    148s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1756.2M
[06/14 18:23:39    148s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.124, MEM:1756.2M
[06/14 18:23:39    148s] 
[06/14 18:23:39    148s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.138, MEM:1756.2M
[06/14 18:23:39    148s] 
[06/14 18:23:39    148s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1756.2M) ***
[06/14 18:23:39    148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.17286.3
[06/14 18:23:39    148s] ** GigaOpt Optimizer WNS Slack -10.859 TNS Slack -54.862 Density 7.85
[06/14 18:23:39    148s] OptDebug: End of Setup Fixing:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   | -8.667|-47.503|
|reg2reg   |-10.859|-37.417|
|HEPG      |-10.859|-37.417|
|All Paths |-10.859|-54.862|
+----------+-------+-------+

[06/14 18:23:39    148s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:23:39    148s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:23:39    148s] **** End NDR-Layer Usage Statistics ****
[06/14 18:23:39    148s] 
[06/14 18:23:39    148s] *** Finish pre-CTS Setup Fixing (cpu=0:00:08.9 real=0:00:09.0 mem=1755.3M) ***
[06/14 18:23:39    148s] 
[06/14 18:23:39    148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.17286.2
[06/14 18:23:39    148s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1665.0M
[06/14 18:23:39    148s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.016, MEM:1662.1M
[06/14 18:23:39    148s] TotalInstCnt at PhyDesignMc Destruction: 211
[06/14 18:23:39    148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17286.8
[06/14 18:23:39    148s] *** SetupOpt [finish] : cpu/real = 0:00:14.2/0:00:14.3 (1.0), totSession cpu/real = 0:02:28.2/0:04:19.3 (0.6), mem = 1657.3M
[06/14 18:23:39    148s] 
[06/14 18:23:39    148s] =============================================================================================
[06/14 18:23:39    148s]  Step TAT Report for WnsOpt #1
[06/14 18:23:39    148s] =============================================================================================
[06/14 18:23:39    148s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/14 18:23:39    148s] ---------------------------------------------------------------------------------------------
[06/14 18:23:39    148s] [ SkewClock              ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.4
[06/14 18:23:39    148s] [ RefinePlace            ]      2   0:00:00.7  (   5.2 % )     0:00:00.7 /  0:00:00.7    1.0
[06/14 18:23:39    148s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:39    148s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   5.4 % )     0:00:00.8 /  0:00:00.8    1.0
[06/14 18:23:39    148s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:39    148s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[06/14 18:23:39    148s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[06/14 18:23:39    148s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:39    148s] [ TransformInit          ]      1   0:00:04.4  (  30.8 % )     0:00:04.4 /  0:00:04.4    1.0
[06/14 18:23:39    148s] [ SmallTnsOpt            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[06/14 18:23:39    148s] [ OptSingleIteration     ]     46   0:00:00.2  (   1.1 % )     0:00:07.7 /  0:00:07.7    1.0
[06/14 18:23:39    148s] [ OptGetWeight           ]     46   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.5
[06/14 18:23:39    148s] [ OptEval                ]     46   0:00:07.0  (  48.8 % )     0:00:07.0 /  0:00:06.9    1.0
[06/14 18:23:39    148s] [ OptCommit              ]     46   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.4
[06/14 18:23:39    148s] [ IncrTimingUpdate       ]     45   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.8
[06/14 18:23:39    148s] [ PostCommitDelayUpdate  ]     48   0:00:00.1  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[06/14 18:23:39    148s] [ IncrDelayCalc          ]     97   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.2    1.1
[06/14 18:23:39    148s] [ SetupOptGetWorkingSet  ]    136   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.3
[06/14 18:23:39    148s] [ SetupOptGetActiveNode  ]    136   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[06/14 18:23:39    148s] [ SetupOptSlackGraph     ]     46   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.0    0.7
[06/14 18:23:39    148s] [ MISC                   ]          0:00:00.5  (   3.3 % )     0:00:00.5 /  0:00:00.5    1.0
[06/14 18:23:39    148s] ---------------------------------------------------------------------------------------------
[06/14 18:23:39    148s]  WnsOpt #1 TOTAL                    0:00:14.3  ( 100.0 % )     0:00:14.3 /  0:00:14.2    1.0
[06/14 18:23:39    148s] ---------------------------------------------------------------------------------------------
[06/14 18:23:39    148s] 
[06/14 18:23:39    148s] End: GigaOpt Optimization in WNS mode
[06/14 18:23:39    148s] *** Timing NOT met, worst failing slack is -10.859
[06/14 18:23:39    148s] *** Check timing (0:00:00.0)
[06/14 18:23:39    148s] Deleting Lib Analyzer.
[06/14 18:23:39    148s] Begin: GigaOpt Optimization in TNS mode
[06/14 18:23:39    148s] **INFO: Flow update: Low effort is not optimizable.
[06/14 18:23:39    148s] **INFO: Flow update: High effort is not optimizable.
[06/14 18:23:39    148s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[06/14 18:23:39    148s] *info: Marking 14 level shifter instances dont touch
[06/14 18:23:39    148s] *info: Marking 6 isolation instances dont touch
[06/14 18:23:39    148s] Info: 1 clock net  excluded from IPO operation.
[06/14 18:23:39    148s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:28.2/0:04:19.3 (0.6), mem = 1655.3M
[06/14 18:23:39    148s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17286.9
[06/14 18:23:39    148s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/14 18:23:39    148s] ### Creating PhyDesignMc. totSessionCpu=0:02:28 mem=1655.3M
[06/14 18:23:39    148s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/14 18:23:39    148s] OPERPROF: Starting DPlace-Init at level 1, MEM:1655.3M
[06/14 18:23:39    148s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:23:39    148s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:23:39    148s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:23:39    148s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:23:39    148s] z: 2, totalTracks: 1
[06/14 18:23:39    148s] z: 4, totalTracks: 1
[06/14 18:23:39    148s] z: 6, totalTracks: 1
[06/14 18:23:39    148s] z: 8, totalTracks: 1
[06/14 18:23:39    148s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[06/14 18:23:39    148s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1655.3M
[06/14 18:23:39    148s] OPERPROF:     Starting CMU at level 3, MEM:1655.3M
[06/14 18:23:39    148s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1655.3M
[06/14 18:23:39    148s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.120, MEM:1655.3M
[06/14 18:23:39    148s] 
[06/14 18:23:39    148s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1655.3MB).
[06/14 18:23:39    148s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.133, MEM:1655.3M
[06/14 18:23:39    148s] TotalInstCnt at PhyDesignMc Initialization: 211
[06/14 18:23:39    148s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:28 mem=1655.3M
[06/14 18:23:39    148s] ### Creating RouteCongInterface, started
[06/14 18:23:39    148s] 
[06/14 18:23:39    148s] Creating Lib Analyzer ...
[06/14 18:23:39    148s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT)
[06/14 18:23:39    148s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT)
[06/14 18:23:39    148s] Total number of usable delay cells from Lib Analyzer: 19 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT DELLN1X2_LVT DELLN1X2_RVT DELLN1X2_HVT NBUFFX16_RVT NBUFFX16_HVT DELLN2X2_LVT DELLN2X2_RVT DELLN2X2_HVT DELLN3X2_LVT DELLN3X2_RVT DELLN3X2_HVT NBUFFX32_RVT NBUFFX32_HVT)
[06/14 18:23:39    148s] 
[06/14 18:23:40    149s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:29 mem=1659.5M
[06/14 18:23:40    149s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:29 mem=1659.5M
[06/14 18:23:40    149s] Creating Lib Analyzer, finished. 
[06/14 18:23:40    149s] 
[06/14 18:23:40    149s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[06/14 18:23:40    149s] 
[06/14 18:23:40    149s] #optDebug: {0, 1.200}
[06/14 18:23:40    149s] ### Creating RouteCongInterface, finished
[06/14 18:23:40    149s] ### Creating LA Mngr. totSessionCpu=0:02:29 mem=1659.5M
[06/14 18:23:40    149s] ### Creating LA Mngr, finished. totSessionCpu=0:02:29 mem=1659.5M
[06/14 18:23:40    149s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[06/14 18:23:43    152s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[06/14 18:23:43    152s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[06/14 18:23:43    152s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[06/14 18:23:43    152s] *info: 1 clock net excluded
[06/14 18:23:43    152s] *info: Marking 14 level shifter instances dont touch
[06/14 18:23:43    152s] *info: Marking 6 isolation instances dont touch
[06/14 18:23:43    152s] *info: 7 special nets excluded.
[06/14 18:23:43    152s] *info: 7 no-driver nets excluded.
[06/14 18:23:43    152s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[06/14 18:23:43    152s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[06/14 18:23:43    152s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[06/14 18:23:43    152s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[06/14 18:23:43    152s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[06/14 18:23:44    153s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.17286.3
[06/14 18:23:44    153s] PathGroup :  reg2reg  TargetSlack : 0.0184 
[06/14 18:23:44    153s] ** GigaOpt Optimizer WNS Slack -10.859 TNS Slack -54.862 Density 7.85
[06/14 18:23:44    153s] Optimizer TNS Opt
[06/14 18:23:44    153s] OptDebug: Start of Optimizer TNS Pass:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   | -8.667|-47.503|
|reg2reg   |-10.859|-37.417|
|HEPG      |-10.859|-37.417|
|All Paths |-10.859|-54.862|
+----------+-------+-------+

[06/14 18:23:44    153s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1684.7M
[06/14 18:23:44    153s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1684.8M
[06/14 18:23:44    153s] Active Path Group: reg2reg  
[06/14 18:23:44    153s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:44    153s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|       End Point        |
[06/14 18:23:44    153s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:44    153s] | -10.859|  -10.859| -37.417|  -54.862|     7.85%|   0:00:00.0| 1701.9M|func_worst_scenario|  reg2reg| modA_inst/RA4_reg/SETB |
[06/14 18:23:45    154s] | -10.859|  -10.859| -36.665|  -54.251|     7.81%|   0:00:01.0| 1750.5M|func_worst_scenario|  reg2reg| modC_inst/C2D_reg/D    |
[06/14 18:23:45    154s] | -10.859|  -10.859| -36.282|  -53.760|     7.79%|   0:00:00.0| 1750.5M|func_worst_scenario|  reg2reg| modD_inst/D2A_reg/D    |
[06/14 18:23:46    155s] | -10.859|  -10.859| -36.265|  -53.743|     7.80%|   0:00:01.0| 1750.7M|func_worst_scenario|  reg2reg| modC_inst/RC4_reg/D    |
[06/14 18:23:46    155s] | -10.859|  -10.859| -36.251|  -53.729|     7.80%|   0:00:00.0| 1750.7M|func_worst_scenario|  reg2reg| modC_inst/RC4_reg/D    |
[06/14 18:23:46    155s] | -10.859|  -10.859| -36.171|  -53.648|     7.83%|   0:00:00.0| 1750.8M|func_worst_scenario|  reg2reg| modD_inst/D2A_reg/D    |
[06/14 18:23:47    156s] | -10.859|  -10.859| -36.162|  -53.648|     7.83%|   0:00:01.0| 1750.9M|func_worst_scenario|  reg2reg| modD_inst/D2C_reg/SI   |
[06/14 18:23:47    156s] | -10.859|  -10.859| -36.153|  -53.658|     7.83%|   0:00:00.0| 1751.4M|func_worst_scenario|  reg2reg| modD_inst/RD4_reg/SE   |
[06/14 18:23:48    156s] | -10.859|  -10.859| -36.154|  -53.493|     7.83%|   0:00:01.0| 1750.6M|func_worst_scenario|  reg2reg| modA_inst/RA4_reg/SETB |
[06/14 18:23:48    156s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+------------------------+
[06/14 18:23:48    156s] 
[06/14 18:23:48    156s] *** Finish Core Optimize Step (cpu=0:00:03.3 real=0:00:04.0 mem=1750.6M) ***
[06/14 18:23:48    156s] 
[06/14 18:23:48    156s] *** Finished Optimize Step Cumulative (cpu=0:00:03.3 real=0:00:04.0 mem=1750.6M) ***
[06/14 18:23:48    156s] OptDebug: End of Optimizer TNS Pass:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   | -8.667|-46.781|
|reg2reg   |-10.859|-36.154|
|HEPG      |-10.859|-36.154|
|All Paths |-10.859|-53.493|
+----------+-------+-------+

[06/14 18:23:48    156s] ** GigaOpt Optimizer WNS Slack -10.859 TNS Slack -53.493 Density 7.83
[06/14 18:23:48    156s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.17286.4
[06/14 18:23:48    156s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1751.4M
[06/14 18:23:48    156s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1751.4M
[06/14 18:23:48    156s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1751.4M
[06/14 18:23:48    156s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1751.4M
[06/14 18:23:48    156s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1751.4M
[06/14 18:23:48    157s] OPERPROF:       Starting CMU at level 4, MEM:1751.4M
[06/14 18:23:48    157s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1751.4M
[06/14 18:23:48    157s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.133, MEM:1751.4M
[06/14 18:23:48    157s] 
[06/14 18:23:48    157s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.146, MEM:1751.4M
[06/14 18:23:48    157s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.146, MEM:1751.4M
[06/14 18:23:48    157s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17286.6
[06/14 18:23:48    157s] OPERPROF: Starting RefinePlace at level 1, MEM:1751.4M
[06/14 18:23:48    157s] *** Starting refinePlace (0:02:37 mem=1751.4M) ***
[06/14 18:23:48    157s] Total net bbox length = 3.424e+03 (1.975e+03 1.449e+03) (ext = 1.247e+03)
[06/14 18:23:48    157s] Info: 16 insts are soft-fixed.
[06/14 18:23:48    157s] 
[06/14 18:23:48    157s] mha: 0.736842 mhc: 0.625000
[06/14 18:23:48    157s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:23:48    157s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[06/14 18:23:48    157s] Skipping level-shifter placement due to all shifters are placed legally
[06/14 18:23:48    157s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:23:48    157s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1751.5M
[06/14 18:23:48    157s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1751.5M
[06/14 18:23:48    157s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.001, MEM:1751.5M
[06/14 18:23:48    157s] powerDomain pd_top: bins with density > 0.750 =  0.00 % ( 0 / 36 )
[06/14 18:23:48    157s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1751.5M
[06/14 18:23:48    157s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1751.5M
[06/14 18:23:48    157s] powerDomain pd_moda: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[06/14 18:23:48    157s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1751.5M
[06/14 18:23:48    157s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1751.5M
[06/14 18:23:48    157s] powerDomain pd_modb: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[06/14 18:23:48    157s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1751.5M
[06/14 18:23:48    157s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1751.5M
[06/14 18:23:48    157s] powerDomain pd_modc: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[06/14 18:23:48    157s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1751.5M
[06/14 18:23:48    157s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1751.5M
[06/14 18:23:48    157s] powerDomain pd_modd: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[06/14 18:23:48    157s] Density distribution unevenness ratio = 68.137%
[06/14 18:23:48    157s] RPlace IncrNP Skipped
[06/14 18:23:48    157s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1751.5MB) @(0:02:37 - 0:02:37).
[06/14 18:23:48    157s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.000, REAL:0.004, MEM:1751.5M
[06/14 18:23:48    157s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1751.5M
[06/14 18:23:48    157s] Starting refinePlace ...
[06/14 18:23:48    157s] ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:48    157s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:48    157s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:48    157s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:48    157s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:48    157s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:48    157s]  ** Cut row section cpu time 0:00:00.0.
[06/14 18:23:48    157s]    Spread Effort: high, pre-route mode, useDDP on.
[06/14 18:23:48    157s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1752.1MB) @(0:02:37 - 0:02:37).
[06/14 18:23:48    157s] Move report: preRPlace moves 10 insts, mean move: 0.96 um, max move: 1.98 um
[06/14 18:23:48    157s] 	Max move on inst (modB_inst/g272__2802): (37.54, 73.57) --> (37.24, 75.24)
[06/14 18:23:48    157s] 	Length: 7 sites, height: 1 rows, site name: unit, cell type: NAND3X0_LVT, constraint:Fence
[06/14 18:23:48    157s] wireLenOptFixPriorityInst 0 inst fixed
[06/14 18:23:48    157s] 
[06/14 18:23:48    157s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:23:48    157s] 
[06/14 18:23:48    157s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:23:48    157s] 
[06/14 18:23:48    157s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:23:48    157s] 
[06/14 18:23:48    157s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:23:48    157s] 
[06/14 18:23:48    157s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:23:48    157s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:23:48    157s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1752.1MB) @(0:02:37 - 0:02:37).
[06/14 18:23:48    157s] Move report: Detail placement moves 10 insts, mean move: 0.96 um, max move: 1.98 um
[06/14 18:23:48    157s] 	Max move on inst (modB_inst/g272__2802): (37.54, 73.57) --> (37.24, 75.24)
[06/14 18:23:48    157s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1752.1MB
[06/14 18:23:48    157s] Statistics of distance of Instance movement in refine placement:
[06/14 18:23:48    157s]   maximum (X+Y) =         1.98 um
[06/14 18:23:48    157s]   inst (modB_inst/g272__2802) with max move: (37.544, 73.568) -> (37.24, 75.24)
[06/14 18:23:48    157s]   mean    (X+Y) =         0.96 um
[06/14 18:23:48    157s] Summary Report:
[06/14 18:23:48    157s] Instances move: 10 (out of 172 movable)
[06/14 18:23:48    157s] Instances flipped: 0
[06/14 18:23:48    157s] Mean displacement: 0.96 um
[06/14 18:23:48    157s] Max displacement: 1.98 um (Instance: modB_inst/g272__2802) (37.544, 73.568) -> (37.24, 75.24)
[06/14 18:23:48    157s] 	Length: 7 sites, height: 1 rows, site name: unit, cell type: NAND3X0_LVT, constraint:Fence
[06/14 18:23:48    157s] Total instances moved : 10
[06/14 18:23:48    157s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.030, MEM:1752.1M
[06/14 18:23:48    157s] Total net bbox length = 3.428e+03 (1.977e+03 1.451e+03) (ext = 1.247e+03)
[06/14 18:23:48    157s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1752.1MB
[06/14 18:23:48    157s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1752.1MB) @(0:02:37 - 0:02:37).
[06/14 18:23:48    157s] *** Finished refinePlace (0:02:37 mem=1752.1M) ***
[06/14 18:23:48    157s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17286.6
[06/14 18:23:48    157s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.046, MEM:1752.1M
[06/14 18:23:48    157s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1752.1M
[06/14 18:23:48    157s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1752.1M
[06/14 18:23:48    157s] *** maximum move = 1.98 um ***
[06/14 18:23:48    157s] *** Finished re-routing un-routed nets (1752.1M) ***
[06/14 18:23:48    157s] OPERPROF: Starting DPlace-Init at level 1, MEM:1752.1M
[06/14 18:23:48    157s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1752.1M
[06/14 18:23:48    157s] OPERPROF:     Starting CMU at level 3, MEM:1752.1M
[06/14 18:23:48    157s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1752.1M
[06/14 18:23:48    157s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.124, MEM:1752.1M
[06/14 18:23:48    157s] 
[06/14 18:23:48    157s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.138, MEM:1752.1M
[06/14 18:23:48    157s] 
[06/14 18:23:48    157s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1752.1M) ***
[06/14 18:23:48    157s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.17286.4
[06/14 18:23:48    157s] ** GigaOpt Optimizer WNS Slack -10.859 TNS Slack -53.493 Density 7.83
[06/14 18:23:48    157s] OptDebug: End of Setup Fixing:
+----------+-------+-------+
|Path Group|    WNS|    TNS|
+----------+-------+-------+
|default   | -8.667|-46.781|
|reg2reg   |-10.859|-36.154|
|HEPG      |-10.859|-36.154|
|All Paths |-10.859|-53.493|
+----------+-------+-------+

[06/14 18:23:48    157s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:23:48    157s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:23:48    157s] **** End NDR-Layer Usage Statistics ****
[06/14 18:23:48    157s] 
[06/14 18:23:48    157s] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.8 real=0:00:04.0 mem=1751.3M) ***
[06/14 18:23:48    157s] 
[06/14 18:23:48    157s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.17286.3
[06/14 18:23:48    157s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1667.8M
[06/14 18:23:48    157s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.013, MEM:1665.1M
[06/14 18:23:48    157s] TotalInstCnt at PhyDesignMc Destruction: 212
[06/14 18:23:48    157s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17286.9
[06/14 18:23:48    157s] *** SetupOpt [finish] : cpu/real = 0:00:09.1/0:00:09.1 (1.0), totSession cpu/real = 0:02:37.4/0:04:28.4 (0.6), mem = 1665.1M
[06/14 18:23:48    157s] 
[06/14 18:23:48    157s] =============================================================================================
[06/14 18:23:48    157s]  Step TAT Report for TnsOpt #2
[06/14 18:23:48    157s] =============================================================================================
[06/14 18:23:48    157s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/14 18:23:48    157s] ---------------------------------------------------------------------------------------------
[06/14 18:23:48    157s] [ RefinePlace            ]      1   0:00:00.4  (   4.1 % )     0:00:00.4 /  0:00:00.4    1.0
[06/14 18:23:48    157s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:48    157s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   7.5 % )     0:00:00.7 /  0:00:00.7    1.0
[06/14 18:23:48    157s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:48    157s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[06/14 18:23:48    157s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.7 /  0:00:00.7    1.0
[06/14 18:23:48    157s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:48    157s] [ TransformInit          ]      1   0:00:04.5  (  49.5 % )     0:00:04.5 /  0:00:04.5    1.0
[06/14 18:23:48    157s] [ OptSingleIteration     ]     20   0:00:00.1  (   0.7 % )     0:00:03.2 /  0:00:03.3    1.0
[06/14 18:23:48    157s] [ OptGetWeight           ]     20   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[06/14 18:23:48    157s] [ OptEval                ]     20   0:00:02.9  (  32.4 % )     0:00:02.9 /  0:00:03.0    1.0
[06/14 18:23:48    157s] [ OptCommit              ]     20   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:48    157s] [ IncrTimingUpdate       ]     23   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[06/14 18:23:48    157s] [ PostCommitDelayUpdate  ]     21   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[06/14 18:23:48    157s] [ IncrDelayCalc          ]     43   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[06/14 18:23:48    157s] [ SetupOptGetWorkingSet  ]     60   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.8
[06/14 18:23:48    157s] [ SetupOptGetActiveNode  ]     60   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.4
[06/14 18:23:48    157s] [ SetupOptSlackGraph     ]     20   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[06/14 18:23:48    157s] [ MISC                   ]          0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    0.9
[06/14 18:23:48    157s] ---------------------------------------------------------------------------------------------
[06/14 18:23:48    157s]  TnsOpt #2 TOTAL                    0:00:09.1  ( 100.0 % )     0:00:09.1 /  0:00:09.1    1.0
[06/14 18:23:48    157s] ---------------------------------------------------------------------------------------------
[06/14 18:23:48    157s] 
[06/14 18:23:48    157s] End: GigaOpt Optimization in TNS mode
[06/14 18:23:48    157s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[06/14 18:23:48    157s] *info: Marking 14 level shifter instances dont touch
[06/14 18:23:48    157s] *info: Marking 6 isolation instances dont touch
[06/14 18:23:48    157s] Info: 1 clock net  excluded from IPO operation.
[06/14 18:23:48    157s] ### Creating LA Mngr. totSessionCpu=0:02:37 mem=1665.1M
[06/14 18:23:48    157s] ### Creating LA Mngr, finished. totSessionCpu=0:02:37 mem=1665.1M
[06/14 18:23:48    157s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/14 18:23:48    157s] ### Creating PhyDesignMc. totSessionCpu=0:02:37 mem=1684.1M
[06/14 18:23:48    157s] OPERPROF: Starting DPlace-Init at level 1, MEM:1684.1M
[06/14 18:23:48    157s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:23:48    157s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:23:48    157s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:23:48    157s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:23:48    157s] z: 2, totalTracks: 1
[06/14 18:23:48    157s] z: 4, totalTracks: 1
[06/14 18:23:48    157s] z: 6, totalTracks: 1
[06/14 18:23:48    157s] z: 8, totalTracks: 1
[06/14 18:23:48    157s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[06/14 18:23:48    157s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1684.1M
[06/14 18:23:48    157s] OPERPROF:     Starting CMU at level 3, MEM:1684.1M
[06/14 18:23:48    157s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1684.1M
[06/14 18:23:48    157s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.123, MEM:1684.1M
[06/14 18:23:48    157s] 
[06/14 18:23:48    157s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1684.1MB).
[06/14 18:23:48    157s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.137, MEM:1684.1M
[06/14 18:23:48    157s] TotalInstCnt at PhyDesignMc Initialization: 212
[06/14 18:23:48    157s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:38 mem=1684.1M
[06/14 18:23:48    157s] Begin: Area Reclaim Optimization
[06/14 18:23:48    157s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:37.5/0:04:28.6 (0.6), mem = 1684.1M
[06/14 18:23:48    157s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17286.10
[06/14 18:23:48    157s] ### Creating RouteCongInterface, started
[06/14 18:23:48    157s] 
[06/14 18:23:48    157s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[06/14 18:23:48    157s] 
[06/14 18:23:48    157s] #optDebug: {0, 1.200}
[06/14 18:23:48    157s] ### Creating RouteCongInterface, finished
[06/14 18:23:48    157s] ### Creating LA Mngr. totSessionCpu=0:02:38 mem=1684.1M
[06/14 18:23:48    157s] ### Creating LA Mngr, finished. totSessionCpu=0:02:38 mem=1684.1M
[06/14 18:23:49    158s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1684.2M
[06/14 18:23:49    158s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1684.2M
[06/14 18:23:49    158s] Reclaim Optimization WNS Slack -10.859  TNS Slack -53.493 Density 7.83
[06/14 18:23:49    158s] +----------+---------+--------+--------+------------+--------+
[06/14 18:23:49    158s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/14 18:23:49    158s] +----------+---------+--------+--------+------------+--------+
[06/14 18:23:49    158s] |     7.83%|        -| -10.859| -53.493|   0:00:00.0| 1684.2M|
[06/14 18:23:49    158s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[06/14 18:23:49    158s] |     7.83%|        0| -10.859| -53.493|   0:00:00.0| 1685.0M|
[06/14 18:23:49    158s] |     7.83%|        0| -10.859| -53.493|   0:00:00.0| 1705.7M|
[06/14 18:23:49    158s] |     7.67%|       12| -10.859| -53.199|   0:00:00.0| 1724.9M|
[06/14 18:23:50    158s] |     7.67%|        0| -10.859| -53.199|   0:00:00.0| 1724.9M|
[06/14 18:23:50    158s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[06/14 18:23:50    158s] |     7.67%|        0| -10.859| -53.199|   0:00:00.0| 1724.9M|
[06/14 18:23:50    158s] +----------+---------+--------+--------+------------+--------+
[06/14 18:23:50    158s] Reclaim Optimization End WNS Slack -10.859  TNS Slack -53.199 Density 7.67
[06/14 18:23:50    158s] 
[06/14 18:23:50    158s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 10 **
[06/14 18:23:50    158s] --------------------------------------------------------------
[06/14 18:23:50    158s] |                                   | Total     | Sequential |
[06/14 18:23:50    158s] --------------------------------------------------------------
[06/14 18:23:50    158s] | Num insts resized                 |      10  |       1    |
[06/14 18:23:50    158s] | Num insts undone                  |       2  |       0    |
[06/14 18:23:50    158s] | Num insts Downsized               |      10  |       1    |
[06/14 18:23:50    158s] | Num insts Samesized               |       0  |       0    |
[06/14 18:23:50    158s] | Num insts Upsized                 |       0  |       0    |
[06/14 18:23:50    158s] | Num multiple commits+uncommits    |       0  |       -    |
[06/14 18:23:50    158s] --------------------------------------------------------------
[06/14 18:23:50    158s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:23:50    158s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:23:50    158s] **** End NDR-Layer Usage Statistics ****
[06/14 18:23:50    158s] End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:02.0) **
[06/14 18:23:50    158s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1740.9M
[06/14 18:23:50    158s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:1740.9M
[06/14 18:23:50    158s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1740.9M
[06/14 18:23:50    158s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1740.9M
[06/14 18:23:50    158s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1740.9M
[06/14 18:23:50    159s] OPERPROF:       Starting CMU at level 4, MEM:1740.9M
[06/14 18:23:50    159s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1740.9M
[06/14 18:23:50    159s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.141, MEM:1740.9M
[06/14 18:23:50    159s] 
[06/14 18:23:50    159s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1740.9M
[06/14 18:23:50    159s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1740.9M
[06/14 18:23:50    159s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.160, REAL:0.158, MEM:1740.9M
[06/14 18:23:50    159s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.160, REAL:0.159, MEM:1740.9M
[06/14 18:23:50    159s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.17286.7
[06/14 18:23:50    159s] OPERPROF: Starting RefinePlace at level 1, MEM:1740.9M
[06/14 18:23:50    159s] *** Starting refinePlace (0:02:39 mem=1740.9M) ***
[06/14 18:23:50    159s] Total net bbox length = 3.428e+03 (1.977e+03 1.451e+03) (ext = 1.247e+03)
[06/14 18:23:50    159s] Info: 16 insts are soft-fixed.
[06/14 18:23:50    159s] 
[06/14 18:23:50    159s] mha: 0.736842 mhc: 0.625000
[06/14 18:23:50    159s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:23:50    159s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[06/14 18:23:50    159s] Skipping level-shifter placement due to all shifters are placed legally
[06/14 18:23:50    159s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:23:50    159s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1740.9M
[06/14 18:23:50    159s] Starting refinePlace ...
[06/14 18:23:50    159s] 
[06/14 18:23:50    159s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:23:50    159s] 
[06/14 18:23:50    159s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:23:50    159s] 
[06/14 18:23:50    159s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:23:50    159s] 
[06/14 18:23:50    159s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:23:50    159s] 
[06/14 18:23:50    159s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/14 18:23:50    159s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:23:50    159s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1740.9MB) @(0:02:39 - 0:02:39).
[06/14 18:23:50    159s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/14 18:23:50    159s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1740.9MB
[06/14 18:23:50    159s] Statistics of distance of Instance movement in refine placement:
[06/14 18:23:50    159s]   maximum (X+Y) =         0.00 um
[06/14 18:23:50    159s]   mean    (X+Y) =         0.00 um
[06/14 18:23:50    159s] Summary Report:
[06/14 18:23:50    159s] Instances move: 0 (out of 172 movable)
[06/14 18:23:50    159s] Instances flipped: 0
[06/14 18:23:50    159s] Mean displacement: 0.00 um
[06/14 18:23:50    159s] Max displacement: 0.00 um 
[06/14 18:23:50    159s] Total instances moved : 0
[06/14 18:23:50    159s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.014, MEM:1740.9M
[06/14 18:23:50    159s] Total net bbox length = 3.428e+03 (1.977e+03 1.451e+03) (ext = 1.247e+03)
[06/14 18:23:50    159s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1740.9MB
[06/14 18:23:50    159s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1740.9MB) @(0:02:39 - 0:02:39).
[06/14 18:23:50    159s] *** Finished refinePlace (0:02:39 mem=1740.9M) ***
[06/14 18:23:50    159s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.17286.7
[06/14 18:23:50    159s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.026, MEM:1740.9M
[06/14 18:23:50    159s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1740.9M
[06/14 18:23:50    159s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1740.9M
[06/14 18:23:50    159s] *** maximum move = 0.00 um ***
[06/14 18:23:50    159s] *** Finished re-routing un-routed nets (1740.9M) ***
[06/14 18:23:50    159s] OPERPROF: Starting DPlace-Init at level 1, MEM:1740.9M
[06/14 18:23:50    159s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1740.9M
[06/14 18:23:50    159s] OPERPROF:     Starting CMU at level 3, MEM:1740.9M
[06/14 18:23:50    159s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1740.9M
[06/14 18:23:50    159s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.128, MEM:1740.9M
[06/14 18:23:50    159s] 
[06/14 18:23:50    159s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1740.9M
[06/14 18:23:50    159s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1740.9M
[06/14 18:23:50    159s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.142, MEM:1740.9M
[06/14 18:23:50    159s] 
[06/14 18:23:50    159s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1740.9M) ***
[06/14 18:23:50    159s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17286.10
[06/14 18:23:50    159s] *** AreaOpt [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:02:39.3/0:04:30.4 (0.6), mem = 1740.1M
[06/14 18:23:50    159s] 
[06/14 18:23:50    159s] =============================================================================================
[06/14 18:23:50    159s]  Step TAT Report for AreaOpt #1
[06/14 18:23:50    159s] =============================================================================================
[06/14 18:23:50    159s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/14 18:23:50    159s] ---------------------------------------------------------------------------------------------
[06/14 18:23:50    159s] [ RefinePlace            ]      1   0:00:00.4  (  21.0 % )     0:00:00.4 /  0:00:00.4    1.0
[06/14 18:23:50    159s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:50    159s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:50    159s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:50    159s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:50    159s] [ OptSingleIteration     ]      5   0:00:00.0  (   2.1 % )     0:00:00.2 /  0:00:00.3    1.0
[06/14 18:23:50    159s] [ OptGetWeight           ]     42   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:50    159s] [ OptEval                ]     42   0:00:00.1  (   6.9 % )     0:00:00.1 /  0:00:00.1    1.1
[06/14 18:23:50    159s] [ OptCommit              ]     42   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:50    159s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.5
[06/14 18:23:50    159s] [ PostCommitDelayUpdate  ]     45   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[06/14 18:23:50    159s] [ IncrDelayCalc          ]     28   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.1
[06/14 18:23:50    159s] [ MISC                   ]          0:00:01.2  (  64.6 % )     0:00:01.2 /  0:00:01.2    1.0
[06/14 18:23:50    159s] ---------------------------------------------------------------------------------------------
[06/14 18:23:50    159s]  AreaOpt #1 TOTAL                   0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[06/14 18:23:50    159s] ---------------------------------------------------------------------------------------------
[06/14 18:23:50    159s] 
[06/14 18:23:50    159s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1666.7M
[06/14 18:23:50    159s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1666.7M
[06/14 18:23:50    159s] TotalInstCnt at PhyDesignMc Destruction: 212
[06/14 18:23:50    159s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1666.66M, totSessionCpu=0:02:39).
[06/14 18:23:50    159s] GigaOpt: WNS changes during reclaim: -10.859 -> -10.859 (bump 0.0, threshold 0.184) 1
[06/14 18:23:50    159s] GigaOpt: TNS changes during reclaim: -53.493 -> -53.199 (bump -106.986, threshold 2.0) 1
[06/14 18:23:50    159s] GigaOpt: TNS changes during reclaim: -53.493 -> -53.199 (bump -0.294, threshold 92.0) 1
[06/14 18:23:50    159s] GigaOpt: TNS changes during reclaim: -36.154 -> -36.166 (bump -72.308, threshold 2.0) 1
[06/14 18:23:50    159s] GigaOpt: TNS changes during reclaim: -53.493 -> -53.199 (bump 0.012, threshold 92.0) 1
[06/14 18:23:50    159s] Begin: GigaOpt postEco DRV Optimization
[06/14 18:23:50    159s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -preCTS
[06/14 18:23:50    159s] *info: Marking 14 level shifter instances dont touch
[06/14 18:23:50    159s] *info: Marking 6 isolation instances dont touch
[06/14 18:23:50    159s] Info: 1 clock net  excluded from IPO operation.
[06/14 18:23:50    159s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:39.4/0:04:30.5 (0.6), mem = 1666.7M
[06/14 18:23:50    159s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.17286.11
[06/14 18:23:50    159s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/14 18:23:50    159s] ### Creating PhyDesignMc. totSessionCpu=0:02:39 mem=1666.7M
[06/14 18:23:50    159s] OPERPROF: Starting DPlace-Init at level 1, MEM:1666.7M
[06/14 18:23:50    159s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:23:50    159s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:23:50    159s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:23:50    159s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:23:50    159s] z: 2, totalTracks: 1
[06/14 18:23:50    159s] z: 4, totalTracks: 1
[06/14 18:23:50    159s] z: 6, totalTracks: 1
[06/14 18:23:50    159s] z: 8, totalTracks: 1
[06/14 18:23:50    159s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[06/14 18:23:50    159s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1666.7M
[06/14 18:23:50    159s] OPERPROF:     Starting CMU at level 3, MEM:1666.7M
[06/14 18:23:50    159s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1666.7M
[06/14 18:23:50    159s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.129, MEM:1666.7M
[06/14 18:23:50    159s] 
[06/14 18:23:50    159s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1666.7MB).
[06/14 18:23:50    159s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.145, MEM:1666.7M
[06/14 18:23:50    159s] TotalInstCnt at PhyDesignMc Initialization: 212
[06/14 18:23:50    159s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:40 mem=1666.7M
[06/14 18:23:50    159s] ### Creating RouteCongInterface, started
[06/14 18:23:50    159s] 
[06/14 18:23:50    159s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[06/14 18:23:50    159s] 
[06/14 18:23:50    159s] #optDebug: {0, 1.200}
[06/14 18:23:50    159s] ### Creating RouteCongInterface, finished
[06/14 18:23:50    159s] ### Creating LA Mngr. totSessionCpu=0:02:40 mem=1666.7M
[06/14 18:23:50    159s] ### Creating LA Mngr, finished. totSessionCpu=0:02:40 mem=1666.7M
[06/14 18:23:50    159s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[06/14 18:23:50    159s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[06/14 18:23:53    162s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1685.7M
[06/14 18:23:53    162s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1685.7M
[06/14 18:23:53    162s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:23:53    162s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/14 18:23:53    162s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:23:53    162s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/14 18:23:53    162s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:23:53    162s] Info: violation cost 13.907803 (cap = 0.000000, tran = 13.907803, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 18:23:53    162s] |    17|    22|    -1.23|     0|     0|     0.00|     0|     0|     0|     0|   -10.86|   -53.20|       0|       0|       0|   7.67|          |         |
[06/14 18:23:53    162s] Info: violation cost 13.907803 (cap = 0.000000, tran = 13.907803, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/14 18:23:53    162s] |    17|    22|    -1.23|     0|     0|     0.00|     0|     0|     0|     0|   -10.86|   -53.20|       0|       0|       0|   7.67| 0:00:00.0|  1731.6M|
[06/14 18:23:53    162s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/14 18:23:53    162s] 
[06/14 18:23:53    162s] ###############################################################################
[06/14 18:23:53    162s] #
[06/14 18:23:53    162s] #  Large fanout net report:  
[06/14 18:23:53    162s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[06/14 18:23:53    162s] #     - current density: 7.67
[06/14 18:23:53    162s] #
[06/14 18:23:53    162s] #  List of high fanout nets:
[06/14 18:23:53    162s] #
[06/14 18:23:53    162s] ###############################################################################
[06/14 18:23:53    162s] **** Begin NDR-Layer Usage Statistics ****
[06/14 18:23:53    162s] 0 Ndr or Layer constraints added by optimization 
[06/14 18:23:53    162s] **** End NDR-Layer Usage Statistics ****
[06/14 18:23:53    162s] 
[06/14 18:23:53    162s] 
[06/14 18:23:53    162s] =======================================================================
[06/14 18:23:53    162s]                 Reasons for remaining drv violations
[06/14 18:23:53    162s] =======================================================================
[06/14 18:23:53    162s] *info: Total 17 net(s) have violations which can't be fixed by DRV optimization.
[06/14 18:23:53    162s] 
[06/14 18:23:53    162s] MultiBuffering failure reasons
[06/14 18:23:53    162s] ------------------------------------------------
[06/14 18:23:53    162s] *info:    16 net(s): Could not be fixed because the gain is not enough.
[06/14 18:23:53    162s] *info:     1 net(s): Could not be fixed because buffering engine can't find a solution.
[06/14 18:23:53    162s] 
[06/14 18:23:53    162s] 
[06/14 18:23:53    162s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1731.6M) ***
[06/14 18:23:53    162s] 
[06/14 18:23:53    162s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1668.5M
[06/14 18:23:53    162s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.013, MEM:1667.9M
[06/14 18:23:53    162s] TotalInstCnt at PhyDesignMc Destruction: 212
[06/14 18:23:53    162s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.17286.11
[06/14 18:23:53    162s] *** DrvOpt [finish] : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:02:42.5/0:04:33.6 (0.6), mem = 1667.9M
[06/14 18:23:53    162s] 
[06/14 18:23:53    162s] =============================================================================================
[06/14 18:23:53    162s]  Step TAT Report for DrvOpt #5
[06/14 18:23:53    162s] =============================================================================================
[06/14 18:23:53    162s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/14 18:23:53    162s] ---------------------------------------------------------------------------------------------
[06/14 18:23:53    162s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:53    162s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:53    162s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.8 % )     0:00:00.1 /  0:00:00.2    1.0
[06/14 18:23:53    162s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.4
[06/14 18:23:53    162s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:53    162s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.3    1.0
[06/14 18:23:53    162s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:53    162s] [ OptEval                ]      3   0:00:00.2  (   7.9 % )     0:00:00.2 /  0:00:00.3    1.0
[06/14 18:23:53    162s] [ OptCommit              ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:53    162s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[06/14 18:23:53    162s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/14 18:23:53    162s] [ MISC                   ]          0:00:02.7  (  86.4 % )     0:00:02.7 /  0:00:02.7    1.0
[06/14 18:23:53    162s] ---------------------------------------------------------------------------------------------
[06/14 18:23:53    162s]  DrvOpt #5 TOTAL                    0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:03.1    1.0
[06/14 18:23:53    162s] ---------------------------------------------------------------------------------------------
[06/14 18:23:53    162s] 
[06/14 18:23:53    162s] End: GigaOpt postEco DRV Optimization
[06/14 18:23:53    162s] 
[06/14 18:23:53    162s] Active setup views:
[06/14 18:23:53    162s]  func_worst_scenario
[06/14 18:23:53    162s]   Dominating endpoints: 0
[06/14 18:23:53    162s]   Dominating TNS: -0.000
[06/14 18:23:53    162s] 
[06/14 18:23:53    162s] *** Enable all active views. ***
[06/14 18:23:53    162s] Extraction called for design 'mv_lp_top' of instances=212 and nets=225 using extraction engine 'preRoute' .
[06/14 18:23:53    162s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/14 18:23:53    162s] Type 'man IMPEXT-3530' for more detail.
[06/14 18:23:53    162s] PreRoute RC Extraction called for design mv_lp_top.
[06/14 18:23:53    162s] RC Extraction called in multi-corner(2) mode.
[06/14 18:23:53    162s] RCMode: PreRoute
[06/14 18:23:53    162s]       RC Corner Indexes            0       1   
[06/14 18:23:53    162s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/14 18:23:53    162s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/14 18:23:53    162s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/14 18:23:53    162s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/14 18:23:53    162s] Shrink Factor                : 1.00000
[06/14 18:23:53    162s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/14 18:23:53    162s] Using capacitance table file ...
[06/14 18:23:53    162s] RC Grid backup saved.
[06/14 18:23:53    162s] LayerId::1 widthSet size::4
[06/14 18:23:53    162s] LayerId::2 widthSet size::4
[06/14 18:23:53    162s] LayerId::3 widthSet size::4
[06/14 18:23:53    162s] LayerId::4 widthSet size::4
[06/14 18:23:53    162s] LayerId::5 widthSet size::4
[06/14 18:23:53    162s] LayerId::6 widthSet size::4
[06/14 18:23:53    162s] LayerId::7 widthSet size::4
[06/14 18:23:53    162s] LayerId::8 widthSet size::4
[06/14 18:23:53    162s] LayerId::9 widthSet size::4
[06/14 18:23:53    162s] LayerId::10 widthSet size::2
[06/14 18:23:53    162s] Skipped RC grid update for preRoute extraction.
[06/14 18:23:53    162s] Initializing multi-corner capacitance tables ... 
[06/14 18:23:53    162s] Initializing multi-corner resistance tables ...
[06/14 18:23:53    162s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.848400 ; wcR: 0.740200 ; newSi: 0.091200 ; pMod: 81 ; 
[06/14 18:23:53    162s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1620.879M)
[06/14 18:23:53    162s] Skewing Data Summary (End_of_FINAL)
[06/14 18:23:53    162s] --------------------------------------------------
[06/14 18:23:53    162s]  Total skewed count:0
[06/14 18:23:53    162s] --------------------------------------------------
[06/14 18:23:53    162s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1645.54 MB )
[06/14 18:23:53    162s] (I)       Started Loading and Dumping File ( Curr Mem: 1645.54 MB )
[06/14 18:23:53    162s] (I)       Reading DB...
[06/14 18:23:53    162s] (I)       Read data from FE... (mem=1680.4M)
[06/14 18:23:53    162s] (I)       Read nodes and places... (mem=1680.4M)
[06/14 18:23:53    162s] (I)       Done Read nodes and places (cpu=0.000s, mem=1680.4M)
[06/14 18:23:53    162s] (I)       Read nets... (mem=1680.4M)
[06/14 18:23:53    162s] (I)       Done Read nets (cpu=0.000s, mem=1680.4M)
[06/14 18:23:53    162s] (I)       Done Read data from FE (cpu=0.000s, mem=1680.4M)
[06/14 18:23:53    162s] (I)       before initializing RouteDB syMemory usage = 1645.6 MB
[06/14 18:23:53    162s] (I)       Build term to term wires: false
[06/14 18:23:53    162s] (I)       Honor MSV route constraint: false
[06/14 18:23:53    162s] (I)       Maximum routing layer  : 127
[06/14 18:23:53    162s] (I)       Minimum routing layer  : 2
[06/14 18:23:53    162s] (I)       Supply scale factor H  : 1.00
[06/14 18:23:53    162s] (I)       Supply scale factor V  : 1.00
[06/14 18:23:53    162s] (I)       Tracks used by clock wire: 0
[06/14 18:23:53    162s] (I)       Reverse direction      : 
[06/14 18:23:53    162s] (I)       Honor partition pin guides: true
[06/14 18:23:53    162s] (I)       Route selected nets only: false
[06/14 18:23:53    162s] (I)       Route secondary PG pins: false
[06/14 18:23:53    162s] (I)       Second PG max fanout   : 2147483647
[06/14 18:23:53    162s] (I)       Apply function for special wires: true
[06/14 18:23:53    162s] (I)       Layer by layer blockage reading: true
[06/14 18:23:53    162s] (I)       Offset calculation fix : true
[06/14 18:23:53    162s] (I)       Route stripe layer range: 
[06/14 18:23:53    162s] (I)       Honor partition fences : 
[06/14 18:23:53    162s] (I)       Honor partition pin    : 
[06/14 18:23:53    162s] (I)       Honor partition fences with feedthrough: 
[06/14 18:23:53    162s] (I)       Counted 7481 PG shapes. We will not process PG shapes layer by layer.
[06/14 18:23:53    162s] (I)       Use row-based GCell size
[06/14 18:23:53    162s] (I)       Use row-based GCell align
[06/14 18:23:53    162s] (I)       GCell unit size   : 1672
[06/14 18:23:53    162s] (I)       GCell multiplier  : 1
[06/14 18:23:53    162s] (I)       GCell row height  : 1672
[06/14 18:23:53    162s] (I)       Actual row height : 1672
[06/14 18:23:53    162s] (I)       GCell align ref   : 10032 10032
[06/14 18:23:53    162s] [NR-eGR] Track table information for default rule: 
[06/14 18:23:53    162s] [NR-eGR] M1 has no routable track
[06/14 18:23:53    162s] [NR-eGR] M2 has single uniform track structure
[06/14 18:23:53    162s] [NR-eGR] M3 has single uniform track structure
[06/14 18:23:53    162s] [NR-eGR] M4 has single uniform track structure
[06/14 18:23:53    162s] [NR-eGR] M5 has single uniform track structure
[06/14 18:23:53    162s] [NR-eGR] M6 has single uniform track structure
[06/14 18:23:53    162s] [NR-eGR] M7 has single uniform track structure
[06/14 18:23:53    162s] [NR-eGR] M8 has single uniform track structure
[06/14 18:23:53    162s] [NR-eGR] M9 has single uniform track structure
[06/14 18:23:53    162s] [NR-eGR] MRDL has single uniform track structure
[06/14 18:23:53    162s] (I)       ===========================================================================
[06/14 18:23:53    162s] (I)       == Report All Rule Vias ==
[06/14 18:23:53    162s] (I)       ===========================================================================
[06/14 18:23:53    162s] (I)        Via Rule : (Default)
[06/14 18:23:53    162s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[06/14 18:23:53    162s] (I)       ---------------------------------------------------------------------------
[06/14 18:23:53    162s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[06/14 18:23:53    162s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[06/14 18:23:53    162s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[06/14 18:23:53    162s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[06/14 18:23:53    162s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[06/14 18:23:53    162s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[06/14 18:23:53    162s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[06/14 18:23:53    162s] (I)        8   44 : VIA89                      44 : VIA89                    
[06/14 18:23:53    162s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[06/14 18:23:53    162s] (I)       10    0 : ---                         0 : ---                      
[06/14 18:23:53    162s] (I)       ===========================================================================
[06/14 18:23:53    162s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1645.57 MB )
[06/14 18:23:53    162s] [NR-eGR] Read 12716 PG shapes
[06/14 18:23:53    162s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1645.92 MB )
[06/14 18:23:53    162s] [NR-eGR] #Routing Blockages  : 0
[06/14 18:23:53    162s] [NR-eGR] #Instance Blockages : 0
[06/14 18:23:53    162s] [NR-eGR] #PG Blockages       : 12716
[06/14 18:23:53    162s] [NR-eGR] #Bump Blockages     : 0
[06/14 18:23:53    162s] [NR-eGR] #Boundary Blockages : 0
[06/14 18:23:53    162s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[06/14 18:23:53    162s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/14 18:23:53    162s] (I)       readDataFromPlaceDB
[06/14 18:23:53    162s] (I)       Read net information..
[06/14 18:23:53    162s] [NR-eGR] Read numTotalNets=184  numIgnoredNets=0
[06/14 18:23:53    162s] (I)       Read testcase time = 0.000 seconds
[06/14 18:23:53    162s] 
[06/14 18:23:53    162s] (I)       early_global_route_priority property id does not exist.
[06/14 18:23:53    162s] (I)       Start initializing grid graph
[06/14 18:23:53    162s] (I)       End initializing grid graph
[06/14 18:23:53    162s] (I)       Model blockages into capacity
[06/14 18:23:53    162s] (I)       Read Num Blocks=12716  Num Prerouted Wires=0  Num CS=0
[06/14 18:23:53    162s] (I)       Started Modeling ( Curr Mem: 1645.96 MB )
[06/14 18:23:53    162s] (I)       Started Modeling Layer 1 ( Curr Mem: 1645.96 MB )
[06/14 18:23:53    162s] (I)       Started Modeling Layer 2 ( Curr Mem: 1645.96 MB )
[06/14 18:23:53    162s] (I)       Layer 1 (V) : #blockages 1880 : #preroutes 0
[06/14 18:23:53    162s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1645.96 MB )
[06/14 18:23:53    162s] (I)       Started Modeling Layer 3 ( Curr Mem: 1645.96 MB )
[06/14 18:23:53    162s] (I)       Layer 2 (H) : #blockages 2084 : #preroutes 0
[06/14 18:23:53    162s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1645.96 MB )
[06/14 18:23:53    162s] (I)       Started Modeling Layer 4 ( Curr Mem: 1645.96 MB )
[06/14 18:23:53    162s] (I)       Layer 3 (V) : #blockages 1988 : #preroutes 0
[06/14 18:23:53    162s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1645.96 MB )
[06/14 18:23:53    162s] (I)       Started Modeling Layer 5 ( Curr Mem: 1645.96 MB )
[06/14 18:23:53    162s] (I)       Layer 4 (H) : #blockages 1712 : #preroutes 0
[06/14 18:23:53    162s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1645.96 MB )
[06/14 18:23:53    162s] (I)       Started Modeling Layer 6 ( Curr Mem: 1645.96 MB )
[06/14 18:23:53    162s] (I)       Layer 5 (V) : #blockages 1650 : #preroutes 0
[06/14 18:23:53    162s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1645.96 MB )
[06/14 18:23:53    162s] (I)       Started Modeling Layer 7 ( Curr Mem: 1645.96 MB )
[06/14 18:23:53    162s] (I)       Layer 6 (H) : #blockages 1540 : #preroutes 0
[06/14 18:23:53    162s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1645.96 MB )
[06/14 18:23:53    162s] (I)       Started Modeling Layer 8 ( Curr Mem: 1645.96 MB )
[06/14 18:23:53    162s] (I)       Layer 7 (V) : #blockages 1322 : #preroutes 0
[06/14 18:23:53    162s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1645.96 MB )
[06/14 18:23:53    162s] (I)       Started Modeling Layer 9 ( Curr Mem: 1645.96 MB )
[06/14 18:23:53    162s] (I)       Layer 8 (H) : #blockages 540 : #preroutes 0
[06/14 18:23:53    162s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1645.96 MB )
[06/14 18:23:53    162s] (I)       Started Modeling Layer 10 ( Curr Mem: 1645.96 MB )
[06/14 18:23:53    162s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[06/14 18:23:53    162s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1645.96 MB )
[06/14 18:23:53    162s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1645.96 MB )
[06/14 18:23:53    162s] (I)       -- layer congestion ratio --
[06/14 18:23:53    162s] (I)       Layer 1 : 0.100000
[06/14 18:23:53    162s] (I)       Layer 2 : 0.700000
[06/14 18:23:53    162s] (I)       Layer 3 : 0.700000
[06/14 18:23:53    162s] (I)       Layer 4 : 0.700000
[06/14 18:23:53    162s] (I)       Layer 5 : 0.700000
[06/14 18:23:53    162s] (I)       Layer 6 : 0.700000
[06/14 18:23:53    162s] (I)       Layer 7 : 0.700000
[06/14 18:23:53    162s] (I)       Layer 8 : 0.700000
[06/14 18:23:53    162s] (I)       Layer 9 : 0.700000
[06/14 18:23:53    162s] (I)       Layer 10 : 0.700000
[06/14 18:23:53    162s] (I)       ----------------------------
[06/14 18:23:53    162s] (I)       Number of ignored nets = 0
[06/14 18:23:53    162s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/14 18:23:53    162s] (I)       Number of clock nets = 1.  Ignored: No
[06/14 18:23:53    162s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/14 18:23:53    162s] (I)       Number of special nets = 0.  Ignored: Yes
[06/14 18:23:53    162s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/14 18:23:53    162s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/14 18:23:53    162s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/14 18:23:53    162s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/14 18:23:53    162s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/14 18:23:53    162s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/14 18:23:53    162s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1646.0 MB
[06/14 18:23:53    162s] (I)       Ndr track 0 does not exist
[06/14 18:23:53    162s] (I)       Layer1  viaCost=300.00
[06/14 18:23:53    162s] (I)       Layer2  viaCost=300.00
[06/14 18:23:53    162s] (I)       Layer3  viaCost=100.00
[06/14 18:23:53    162s] (I)       Layer4  viaCost=300.00
[06/14 18:23:53    162s] (I)       Layer5  viaCost=100.00
[06/14 18:23:53    162s] (I)       Layer6  viaCost=300.00
[06/14 18:23:53    162s] (I)       Layer7  viaCost=100.00
[06/14 18:23:53    162s] (I)       Layer8  viaCost=200.00
[06/14 18:23:53    162s] (I)       Layer9  viaCost=900.00
[06/14 18:23:53    162s] (I)       ---------------------Grid Graph Info--------------------
[06/14 18:23:53    162s] (I)       Routing area        : (0, 0) - (120080, 120080)
[06/14 18:23:53    162s] (I)       Core area           : (10032, 10032) - (110048, 110048)
[06/14 18:23:53    162s] (I)       Site width          :   152  (dbu)
[06/14 18:23:53    162s] (I)       Row height          :  1672  (dbu)
[06/14 18:23:53    162s] (I)       GCell row height    :  1672  (dbu)
[06/14 18:23:53    162s] (I)       GCell width         :  1672  (dbu)
[06/14 18:23:53    162s] (I)       GCell height        :  1672  (dbu)
[06/14 18:23:53    162s] (I)       Grid                :    72    72    10
[06/14 18:23:53    162s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[06/14 18:23:53    162s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[06/14 18:23:53    162s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[06/14 18:23:53    162s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[06/14 18:23:53    162s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[06/14 18:23:53    162s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[06/14 18:23:53    162s] (I)       Default pitch size  :   100   152   152   152   152   152   152   152   228  4864
[06/14 18:23:53    162s] (I)       First track coord   :     0   152   152   152   152   152   152   152   152  5016
[06/14 18:23:53    162s] (I)       Num tracks per GCell: 16.72 11.00 11.00 11.00 11.00 11.00 11.00 11.00  7.33  0.34
[06/14 18:23:53    162s] (I)       Total num of tracks :     0   789   789   789   789   789   789   789   526    24
[06/14 18:23:53    162s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[06/14 18:23:53    162s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[06/14 18:23:53    162s] (I)       --------------------------------------------------------
[06/14 18:23:53    162s] 
[06/14 18:23:53    162s] [NR-eGR] ============ Routing rule table ============
[06/14 18:23:53    162s] [NR-eGR] Rule id: 0  Nets: 184 
[06/14 18:23:53    162s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/14 18:23:53    162s] (I)       Pitch:  L1=100  L2=152  L3=152  L4=152  L5=152  L6=152  L7=152  L8=152  L9=228  L10=4864
[06/14 18:23:53    162s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/14 18:23:53    162s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[06/14 18:23:53    162s] [NR-eGR] ========================================
[06/14 18:23:53    162s] [NR-eGR] 
[06/14 18:23:53    162s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/14 18:23:53    162s] (I)       blocked tracks on layer2 : = 11262 / 56808 (19.82%)
[06/14 18:23:53    162s] (I)       blocked tracks on layer3 : = 2864 / 56808 (5.04%)
[06/14 18:23:53    162s] (I)       blocked tracks on layer4 : = 11626 / 56808 (20.47%)
[06/14 18:23:53    162s] (I)       blocked tracks on layer5 : = 4155 / 56808 (7.31%)
[06/14 18:23:53    162s] (I)       blocked tracks on layer6 : = 11276 / 56808 (19.85%)
[06/14 18:23:53    162s] (I)       blocked tracks on layer7 : = 2853 / 56808 (5.02%)
[06/14 18:23:53    162s] (I)       blocked tracks on layer8 : = 18449 / 56808 (32.48%)
[06/14 18:23:53    162s] (I)       blocked tracks on layer9 : = 13111 / 37872 (34.62%)
[06/14 18:23:53    162s] (I)       blocked tracks on layer10 : = 0 / 1728 (0.00%)
[06/14 18:23:53    162s] (I)       After initializing earlyGlobalRoute syMemory usage = 1646.3 MB
[06/14 18:23:53    162s] (I)       Finished Loading and Dumping File ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1646.32 MB )
[06/14 18:23:53    162s] (I)       Started Global Routing ( Curr Mem: 1646.32 MB )
[06/14 18:23:53    162s] (I)       ============= Initialization =============
[06/14 18:23:53    162s] (I)       totalPins=573  totalGlobalPin=560 (97.73%)
[06/14 18:23:53    162s] (I)       Started Build MST ( Curr Mem: 1646.32 MB )
[06/14 18:23:53    162s] (I)       Generate topology with single threads
[06/14 18:23:53    162s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.32 MB )
[06/14 18:23:53    162s] (I)       total 2D Cap : 386926 = (187614 H, 199312 V)
[06/14 18:23:53    162s] [NR-eGR] Layer group 1: route 184 net(s) in layer range [2, 10]
[06/14 18:23:53    162s] (I)       ============  Phase 1a Route ============
[06/14 18:23:53    162s] (I)       Started Phase 1a ( Curr Mem: 1646.32 MB )
[06/14 18:23:53    162s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.32 MB )
[06/14 18:23:53    162s] (I)       Usage: 2237 = (1225 H, 1012 V) = (0.65% H, 0.51% V) = (2.048e+03um H, 1.692e+03um V)
[06/14 18:23:53    162s] (I)       
[06/14 18:23:53    162s] (I)       ============  Phase 1b Route ============
[06/14 18:23:53    162s] (I)       Usage: 2237 = (1225 H, 1012 V) = (0.65% H, 0.51% V) = (2.048e+03um H, 1.692e+03um V)
[06/14 18:23:53    162s] (I)       
[06/14 18:23:53    162s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.740264e+03um
[06/14 18:23:53    162s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/14 18:23:53    162s] (I)       Congestion threshold : each 60.00, sum 90.00
[06/14 18:23:53    162s] (I)       ============  Phase 1c Route ============
[06/14 18:23:53    162s] (I)       Usage: 2237 = (1225 H, 1012 V) = (0.65% H, 0.51% V) = (2.048e+03um H, 1.692e+03um V)
[06/14 18:23:53    162s] (I)       
[06/14 18:23:53    162s] (I)       ============  Phase 1d Route ============
[06/14 18:23:53    162s] (I)       Usage: 2237 = (1225 H, 1012 V) = (0.65% H, 0.51% V) = (2.048e+03um H, 1.692e+03um V)
[06/14 18:23:53    162s] (I)       
[06/14 18:23:53    162s] (I)       ============  Phase 1e Route ============
[06/14 18:23:53    162s] (I)       Started Phase 1e ( Curr Mem: 1646.32 MB )
[06/14 18:23:53    162s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.32 MB )
[06/14 18:23:53    162s] (I)       Usage: 2237 = (1225 H, 1012 V) = (0.65% H, 0.51% V) = (2.048e+03um H, 1.692e+03um V)
[06/14 18:23:53    162s] (I)       
[06/14 18:23:53    162s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.740264e+03um
[06/14 18:23:53    162s] [NR-eGR] 
[06/14 18:23:53    162s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.32 MB )
[06/14 18:23:53    162s] (I)       Running layer assignment with 1 threads
[06/14 18:23:53    162s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.32 MB )
[06/14 18:23:53    162s] (I)       ============  Phase 1l Route ============
[06/14 18:23:53    162s] (I)       
[06/14 18:23:53    162s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/14 18:23:53    162s] [NR-eGR]                        OverCon            
[06/14 18:23:53    162s] [NR-eGR]                         #Gcell     %Gcell
[06/14 18:23:53    162s] [NR-eGR]       Layer                (0)    OverCon 
[06/14 18:23:53    162s] [NR-eGR] ----------------------------------------------
[06/14 18:23:53    162s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:53    162s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:53    162s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:53    162s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:53    162s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:53    162s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:53    162s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:53    162s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:53    162s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:53    162s] [NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[06/14 18:23:53    162s] [NR-eGR] ----------------------------------------------
[06/14 18:23:53    162s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[06/14 18:23:53    162s] [NR-eGR] 
[06/14 18:23:53    162s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1646.32 MB )
[06/14 18:23:53    162s] (I)       total 2D Cap : 388849 = (188288 H, 200561 V)
[06/14 18:23:53    162s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/14 18:23:53    162s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/14 18:23:53    162s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1646.40 MB )
[06/14 18:23:53    162s] OPERPROF: Starting HotSpotCal at level 1, MEM:1646.4M
[06/14 18:23:53    162s] [hotspot] +------------+---------------+---------------+
[06/14 18:23:53    162s] [hotspot] |            |   max hotspot | total hotspot |
[06/14 18:23:53    162s] [hotspot] +------------+---------------+---------------+
[06/14 18:23:53    162s] [hotspot] | normalized |          0.00 |          0.00 |
[06/14 18:23:53    162s] [hotspot] +------------+---------------+---------------+
[06/14 18:23:53    162s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/14 18:23:53    162s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/14 18:23:53    162s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1646.4M
[06/14 18:23:53    162s] Starting delay calculation for Setup views
[06/14 18:23:53    162s] #################################################################################
[06/14 18:23:53    162s] # Design Stage: PreRoute
[06/14 18:23:53    162s] # Design Name: mv_lp_top
[06/14 18:23:53    162s] # Design Mode: 90nm
[06/14 18:23:53    162s] # Analysis Mode: MMMC Non-OCV 
[06/14 18:23:53    162s] # Parasitics Mode: No SPEF/RCDB
[06/14 18:23:53    162s] # Signoff Settings: SI Off 
[06/14 18:23:53    162s] #################################################################################
[06/14 18:23:53    162s] Calculate delays in BcWc mode...
[06/14 18:23:53    162s] Calculate delays in BcWc mode...
[06/14 18:23:53    162s] Topological Sorting (REAL = 0:00:00.0, MEM = 1634.4M, InitMEM = 1634.4M)
[06/14 18:23:53    162s] Start delay calculation (fullDC) (1 T). (MEM=1634.4)
[06/14 18:23:54    163s] End AAE Lib Interpolated Model. (MEM=1646.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:23:54    163s] Total number of fetched objects 218
[06/14 18:23:54    163s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:23:54    163s] End delay calculation. (MEM=1654.11 CPU=0:00:00.1 REAL=0:00:00.0)
[06/14 18:23:54    163s] End delay calculation (fullDC). (MEM=1654.11 CPU=0:00:00.4 REAL=0:00:01.0)
[06/14 18:23:54    163s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1654.1M) ***
[06/14 18:23:54    163s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:02:43 mem=1654.1M)
[06/14 18:23:54    163s] Reported timing to dir ./timingReports
[06/14 18:23:54    163s] **optDesign ... cpu = 0:01:11, real = 0:01:13, mem = 1439.5M, totSessionCpu=0:02:43 **
[06/14 18:23:54    163s] **WARN: (IMPOPT-3668):	There are 2 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[06/14 18:23:54    163s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1654.2M
[06/14 18:23:54    163s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.130, MEM:1654.2M
[06/14 18:23:54    163s] 
[06/14 18:23:56    163s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -10.859 | -10.859 | -8.667  |
|           TNS (ns):| -53.188 | -36.157 | -46.479 |
|    Violating Paths:|   30    |   10    |   26    |
|          All Paths:|   78    |   49    |   44    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     12 (13)      |   -1.021   |     14 (15)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.673%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:12, real = 0:01:15, mem = 1441.2M, totSessionCpu=0:02:44 **
[06/14 18:23:56    163s] Deleting Cell Server ...
[06/14 18:23:56    163s] Deleting Lib Analyzer.
[06/14 18:23:56    163s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[06/14 18:23:56    163s] Type 'man IMPOPT-3195' for more detail.
[06/14 18:23:56    163s] *** Finished optDesign ***
[06/14 18:23:56    163s] 
[06/14 18:23:56    163s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:15 real=  0:01:20)
[06/14 18:23:56    163s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.1 real=0:00:03.1)
[06/14 18:23:56    163s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:08.3 real=0:00:08.3)
[06/14 18:23:56    163s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.1 real=0:00:02.1)
[06/14 18:23:56    163s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=0:00:03.2 real=0:00:03.3)
[06/14 18:23:56    163s] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:15.5 real=0:00:15.4)
[06/14 18:23:56    163s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:14.2 real=0:00:14.3)
[06/14 18:23:56    163s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/14 18:23:56    163s] Info: pop threads available for lower-level modules during optimization.
[06/14 18:23:56    163s] clean pInstBBox. size 0
[06/14 18:23:56    163s] All LLGs are deleted
[06/14 18:23:56    163s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1570.4M
[06/14 18:23:56    163s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.020, REAL:0.014, MEM:1570.2M
[06/14 18:23:56    163s] #optDebug: fT-D <X 1 0 0 0>
[06/14 18:23:56    163s] VSMManager cleared!
[06/14 18:23:56    163s] **place_opt_design ... cpu = 0:01:19, real = 0:01:22, mem = 1570.2M **
[06/14 18:23:56    163s] *** Finished GigaPlace ***
[06/14 18:23:56    163s] 
[06/14 18:23:56    163s] *** Summary of all messages that are not suppressed in this session:
[06/14 18:23:56    163s] Severity  ID               Count  Summary                                  
[06/14 18:23:56    163s] WARNING   IMPMSMV-1810        80  Net %s, driver %s (cell %s) voltage %g d...
[06/14 18:23:56    163s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[06/14 18:23:56    163s] WARNING   IMPESI-2013        560  The  power  rail of instance %s term %s ...
[06/14 18:23:56    163s] WARNING   IMPSP-7207          18  Shifter '%s' has no connections outside ...
[06/14 18:23:56    163s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[06/14 18:23:56    163s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[06/14 18:23:56    163s] WARNING   IMPOPT-3668          4  There are %d nets with MSV violations, t...
[06/14 18:23:56    163s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[06/14 18:23:56    163s] *** Message Summary: 670 warning(s), 2 error(s)
[06/14 18:23:56    163s] 
[06/14 18:23:56    163s] 
[06/14 18:23:56    163s] =============================================================================================
[06/14 18:23:56    163s]  Final TAT Report for place_opt_design
[06/14 18:23:56    163s] =============================================================================================
[06/14 18:23:56    163s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/14 18:23:56    163s] ---------------------------------------------------------------------------------------------
[06/14 18:23:56    163s] [ WnsOpt                 ]      1   0:00:13.5  (  16.3 % )     0:00:14.3 /  0:00:14.2    1.0
[06/14 18:23:56    163s] [ TnsOpt                 ]      2   0:00:15.0  (  18.2 % )     0:00:15.4 /  0:00:15.5    1.0
[06/14 18:23:56    163s] [ GlobalOpt              ]      1   0:00:08.3  (  10.0 % )     0:00:08.3 /  0:00:08.2    1.0
[06/14 18:23:56    163s] [ DrvOpt                 ]      5   0:00:17.5  (  21.2 % )     0:00:17.5 /  0:00:17.5    1.0
[06/14 18:23:56    163s] [ SimplifyNetlist        ]      1   0:00:03.1  (   3.7 % )     0:00:03.1 /  0:00:03.1    1.0
[06/14 18:23:56    163s] [ SkewClock              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[06/14 18:23:56    163s] [ AreaOpt                ]      1   0:00:01.4  (   1.7 % )     0:00:01.8 /  0:00:01.8    1.0
[06/14 18:23:56    163s] [ ViewPruning            ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[06/14 18:23:56    163s] [ IncrReplace            ]      2   0:00:03.3  (   4.0 % )     0:00:03.3 /  0:00:03.2    1.0
[06/14 18:23:56    163s] [ RefinePlace            ]      5   0:00:01.5  (   1.8 % )     0:00:01.5 /  0:00:01.5    1.0
[06/14 18:23:56    163s] [ TimingUpdate           ]      5   0:00:00.0  (   0.0 % )     0:00:02.8 /  0:00:01.6    0.5
[06/14 18:23:56    163s] [ FullDelayCalc          ]      2   0:00:02.8  (   3.4 % )     0:00:02.8 /  0:00:01.5    0.5
[06/14 18:23:56    163s] [ OptSummaryReport       ]      3   0:00:00.5  (   0.6 % )     0:00:05.0 /  0:00:01.8    0.4
[06/14 18:23:56    163s] [ TimingReport           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[06/14 18:23:56    163s] [ DrvReport              ]      3   0:00:02.0  (   2.4 % )     0:00:02.0 /  0:00:00.1    0.1
[06/14 18:23:56    163s] [ GenerateReports        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[06/14 18:23:56    163s] [ MISC                   ]          0:00:13.5  (  16.4 % )     0:00:13.5 /  0:00:13.5    1.0
[06/14 18:23:56    163s] ---------------------------------------------------------------------------------------------
[06/14 18:23:56    163s]  place_opt_design TOTAL             0:01:22.6  ( 100.0 % )     0:01:22.6 /  0:01:19.4    1.0
[06/14 18:23:56    163s] ---------------------------------------------------------------------------------------------
[06/14 18:23:56    163s] 
[06/14 18:24:08    166s] <CMD> routeDesign
[06/14 18:24:08    166s] #% Begin routeDesign (date=06/14 18:24:08, mem=1357.1M)
[06/14 18:24:08    166s] ### Time Record (routeDesign) is installed.
[06/14 18:24:08    166s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1357.12 (MB), peak = 1478.14 (MB)
[06/14 18:24:08    166s] #cmax has no qx tech file defined
[06/14 18:24:08    166s] #No active RC corner or QRC tech file is missing.
[06/14 18:24:08    166s] #**INFO: setDesignMode -flowEffort standard
[06/14 18:24:08    166s] #**INFO: multi-cut via swapping will be performed after routing.
[06/14 18:24:08    166s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[06/14 18:24:08    166s] OPERPROF: Starting checkPlace at level 1, MEM:1570.4M
[06/14 18:24:08    166s] Ignoring the OffRegion constraint modA_inst.
[06/14 18:24:08    166s] Ignoring the OffRegion constraint modB_inst.
[06/14 18:24:08    166s] Ignoring the OffRegion constraint modC_inst.
[06/14 18:24:08    166s] Ignoring the OffRegion constraint modD_inst.
[06/14 18:24:08    166s] z: 2, totalTracks: 1
[06/14 18:24:08    166s] z: 4, totalTracks: 1
[06/14 18:24:08    166s] z: 6, totalTracks: 1
[06/14 18:24:08    166s] z: 8, totalTracks: 1
[06/14 18:24:08    166s] #spOpts: N=32 
[06/14 18:24:08    166s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1570.5M
[06/14 18:24:08    166s] Info: 16 insts are soft-fixed.
[06/14 18:24:08    166s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1570.5M
[06/14 18:24:08    166s] Core basic site is unit
[06/14 18:24:08    166s] SiteArray: non-trimmed site array dimensions = 59 x 658
[06/14 18:24:08    166s] SiteArray: use 184,320 bytes
[06/14 18:24:08    166s] SiteArray: current memory after site array memory allocation 1570.7M
[06/14 18:24:08    166s] SiteArray: FP blocked sites are writable
[06/14 18:24:08    166s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:24:08    166s] SiteArray: use 12,288 bytes
[06/14 18:24:08    166s] SiteArray: current memory after site array memory allocation 1570.7M
[06/14 18:24:08    166s] SiteArray: FP blocked sites are writable
[06/14 18:24:08    166s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:24:08    166s] SiteArray: use 12,288 bytes
[06/14 18:24:08    166s] SiteArray: current memory after site array memory allocation 1570.7M
[06/14 18:24:08    166s] SiteArray: FP blocked sites are writable
[06/14 18:24:08    166s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:24:08    166s] SiteArray: use 12,288 bytes
[06/14 18:24:08    166s] SiteArray: current memory after site array memory allocation 1570.7M
[06/14 18:24:08    166s] SiteArray: FP blocked sites are writable
[06/14 18:24:08    166s] SiteArray: non-trimmed site array dimensions = 11 x 131
[06/14 18:24:08    166s] SiteArray: use 12,288 bytes
[06/14 18:24:08    166s] SiteArray: current memory after site array memory allocation 1570.7M
[06/14 18:24:08    166s] SiteArray: FP blocked sites are writable
[06/14 18:24:08    166s] PD pd_top has 0 placeable physical insts.
[06/14 18:24:08    166s] PD pd_moda has 0 placeable physical insts.
[06/14 18:24:08    166s] PD pd_modb has 0 placeable physical insts.
[06/14 18:24:08    166s] PD pd_modc has 0 placeable physical insts.
[06/14 18:24:08    166s] PD pd_modd has 0 placeable physical insts.
[06/14 18:24:08    166s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.004, MEM:1570.7M
[06/14 18:24:08    166s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1570.7M
[06/14 18:24:08    166s] 
[06/14 18:24:08    166s] Begin checking placement ... (start mem=1570.4M, init mem=1570.7M)
[06/14 18:24:08    166s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1570.7M
[06/14 18:24:08    166s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1570.7M
[06/14 18:24:08    166s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1570.7M
[06/14 18:24:08    166s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1570.7M
[06/14 18:24:08    166s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1570.7M
[06/14 18:24:08    166s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1570.7M
[06/14 18:24:08    166s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1570.7M
[06/14 18:24:08    166s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1570.7M
[06/14 18:24:08    166s] *info: Placed = 212            (Fixed = 56)
[06/14 18:24:08    166s] *info: Unplaced = 0           
[06/14 18:24:08    166s] Placement Density:7.67%(562/7327)
[06/14 18:24:08    166s] Placement Density (including fixed std cells):12.24%(943/7708)
[06/14 18:24:08    166s] PowerDomain Density <pd_moda>:33.16%(98/295)
[06/14 18:24:08    166s] PowerDomain Density <pd_modb>:34.71%(102/295)
[06/14 18:24:08    166s] PowerDomain Density <pd_modc>:31.87%(94/295)
[06/14 18:24:08    166s] PowerDomain Density <pd_modd>:37.21%(110/295)
[06/14 18:24:08    166s] PowerDomain Density <pd_top>:2.57%(158/6147)
[06/14 18:24:08    166s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1570.7M
[06/14 18:24:08    166s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.002, MEM:1570.5M
[06/14 18:24:08    166s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1570.5M)
[06/14 18:24:08    166s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.032, MEM:1570.5M
[06/14 18:24:08    166s] Setting ::DelayCal::PrerouteDcFastMode 0
[06/14 18:24:08    166s] 
[06/14 18:24:08    166s] changeUseClockNetStatus Option :  -noFixedNetWires 
[06/14 18:24:08    166s] *** Changed status on (0) nets in Clock.
[06/14 18:24:08    166s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1530.6M) ***
[06/14 18:24:08    166s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[06/14 18:24:08    166s] % Begin globalDetailRoute (date=06/14 18:24:08, mem=1317.7M)
[06/14 18:24:08    166s] 
[06/14 18:24:08    166s] globalDetailRoute
[06/14 18:24:08    166s] 
[06/14 18:24:08    166s] #setNanoRouteMode -droutePostRouteSwapVia "multiCut"
[06/14 18:24:08    166s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[06/14 18:24:08    166s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[06/14 18:24:08    166s] #setNanoRouteMode -routeWithSiDriven true
[06/14 18:24:08    166s] #setNanoRouteMode -routeWithTimingDriven true
[06/14 18:24:08    166s] ### Time Record (globalDetailRoute) is installed.
[06/14 18:24:08    166s] #Start globalDetailRoute on Wed Jun 14 18:24:08 2023
[06/14 18:24:08    166s] #
[06/14 18:24:08    166s] ### Time Record (Pre Callback) is installed.
[06/14 18:24:08    166s] ### Time Record (Pre Callback) is uninstalled.
[06/14 18:24:08    166s] ### Time Record (DB Import) is installed.
[06/14 18:24:08    166s] ### Time Record (Timing Data Generation) is installed.
[06/14 18:24:08    166s] #Generating timing data, please wait...
[06/14 18:24:08    166s] #218 total nets, 0 already routed, 0 will ignore in trialRoute
[06/14 18:24:08    166s] ### run_trial_route starts on Wed Jun 14 18:24:08 2023 with memory = 1317.81 (MB), peak = 1478.14 (MB)
[06/14 18:24:08    166s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:08    166s] ### dump_timing_file starts on Wed Jun 14 18:24:08 2023 with memory = 1318.20 (MB), peak = 1478.14 (MB)
[06/14 18:24:08    166s] ### extractRC starts on Wed Jun 14 18:24:08 2023 with memory = 1318.20 (MB), peak = 1478.14 (MB)
[06/14 18:24:08    166s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/14 18:24:08    166s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:08    166s] #Dump tif for version 2.1
[06/14 18:24:08    166s] End AAE Lib Interpolated Model. (MEM=1563.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:24:08    166s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_40_9 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:24:08    166s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_40_9 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:24:08    166s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_40_9 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:24:08    166s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_40_9 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:24:08    166s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_33_8 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:24:08    166s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_33_8 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:24:08    166s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_33_8 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:24:08    166s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_85_33_8 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:24:08    166s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_43_7 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:24:08    166s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_43_7 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:24:08    166s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_43_7 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:24:08    166s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_43_7 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:24:08    166s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_36_6 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:24:08    166s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_36_6 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:24:08    166s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_36_6 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:24:08    166s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_36_6 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:24:08    166s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_30_5 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:24:08    166s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_30_5 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:24:08    166s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_30_5 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:24:08    166s] **WARN: (IMPESI-2013):	The  power  rail of instance psoI_pd_modd_1_HEADX2_HVT_80_30_5 term SLEEP of cell HEADX2_HVT from library (N/A) and library file (N/A) has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[06/14 18:24:08    166s] **WARN: (EMS-27):	Message (IMPESI-2013) has exceeded the current message display limit of 20.
[06/14 18:24:08    166s] To increase the message display limit, refer to the product command reference manual.
[06/14 18:24:08    166s] **WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X4_RVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_70_70_0/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:24:08    166s] **WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X4_RVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_70_76_1/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:24:08    166s] **WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X4_RVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_70_83_2/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:24:08    166s] **WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X4_RVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_75_73_3/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:24:08    166s] **WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X4_RVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_75_80_4/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:24:08    166s] **WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X4_RVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_80_70_5/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:24:08    166s] **WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X4_RVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_80_76_6/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:24:08    166s] **WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X4_RVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_80_83_7/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:24:08    166s] **WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X4_RVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_85_73_8/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:24:08    166s] **WARN: (IMPMSMV-1810):	Net sleep_modc, driver g399__4733/Y (cell AND2X4_RVT) voltage 0.75 does not match receiver psoI_pd_modc_1_HEADX2_HVT_85_80_9/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:24:08    166s] **WARN: (IMPMSMV-1810):	Net sleep_modd, driver FE_OFC16_n_124/Y (cell INVX4_LVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_70_30_0/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:24:08    166s] **WARN: (IMPMSMV-1810):	Net sleep_modd, driver FE_OFC16_n_124/Y (cell INVX4_LVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_70_36_1/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:24:08    166s] **WARN: (IMPMSMV-1810):	Net sleep_modd, driver FE_OFC16_n_124/Y (cell INVX4_LVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_70_43_2/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:24:08    166s] **WARN: (IMPMSMV-1810):	Net sleep_modd, driver FE_OFC16_n_124/Y (cell INVX4_LVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_75_33_3/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:24:08    166s] **WARN: (IMPMSMV-1810):	Net sleep_modd, driver FE_OFC16_n_124/Y (cell INVX4_LVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_75_40_4/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:24:08    166s] **WARN: (IMPMSMV-1810):	Net sleep_modd, driver FE_OFC16_n_124/Y (cell INVX4_LVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_80_30_5/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:24:08    166s] **WARN: (IMPMSMV-1810):	Net sleep_modd, driver FE_OFC16_n_124/Y (cell INVX4_LVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_80_36_6/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:24:08    166s] **WARN: (IMPMSMV-1810):	Net sleep_modd, driver FE_OFC16_n_124/Y (cell INVX4_LVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_80_43_7/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:24:08    166s] **WARN: (IMPMSMV-1810):	Net sleep_modd, driver FE_OFC16_n_124/Y (cell INVX4_LVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_85_33_8/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:24:08    166s] **WARN: (IMPMSMV-1810):	Net sleep_modd, driver FE_OFC16_n_124/Y (cell INVX4_LVT) voltage 0.75 does not match receiver psoI_pd_modd_1_HEADX2_HVT_85_40_9/SLEEP (cell HEADX2_HVT) voltage 0 for view test_worst_scenario.
[06/14 18:24:09    166s] Total number of fetched objects 218
[06/14 18:24:09    166s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/14 18:24:09    166s] End delay calculation. (MEM=1571.33 CPU=0:00:00.1 REAL=0:00:01.0)
[06/14 18:24:09    166s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1349.28 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    166s] ### dump_timing_file cpu:00:00:01, real:00:00:01, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    166s] #Done generating timing data.
[06/14 18:24:09    166s] ### Time Record (Timing Data Generation) is uninstalled.
[06/14 18:24:09    166s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[06/14 18:24:09    166s] ### Net info: total nets: 225
[06/14 18:24:09    166s] ### Net info: dirty nets: 5
[06/14 18:24:09    166s] ### Net info: marked as disconnected nets: 0
[06/14 18:24:09    166s] #num needed restored net=0
[06/14 18:24:09    166s] #need_extraction net=0 (total=225)
[06/14 18:24:09    166s] ### Net info: fully routed nets: 0
[06/14 18:24:09    166s] ### Net info: trivial (< 2 pins) nets: 37
[06/14 18:24:09    166s] ### Net info: unrouted nets: 188
[06/14 18:24:09    166s] ### Net info: re-extraction nets: 0
[06/14 18:24:09    166s] ### Net info: ignored nets: 0
[06/14 18:24:09    166s] ### Net info: skip routing nets: 0
[06/14 18:24:09    166s] #WARNING (NRDB-976) The TRACK STEP 0.1520 for preferred direction tracks is smaller than the PITCH 0.3040 for LAYER M3. This will cause routability problems for NanoRoute.
[06/14 18:24:09    166s] #WARNING (NRDB-976) The TRACK STEP 0.1520 for preferred direction tracks is smaller than the PITCH 0.3040 for LAYER M4. This will cause routability problems for NanoRoute.
[06/14 18:24:09    166s] #WARNING (NRDB-976) The TRACK STEP 0.1520 for preferred direction tracks is smaller than the PITCH 0.6080 for LAYER M5. This will cause routability problems for NanoRoute.
[06/14 18:24:09    166s] #WARNING (NRDB-976) The TRACK STEP 0.1520 for preferred direction tracks is smaller than the PITCH 0.6080 for LAYER M6. This will cause routability problems for NanoRoute.
[06/14 18:24:09    166s] #WARNING (NRDB-976) The TRACK STEP 0.1520 for preferred direction tracks is smaller than the PITCH 1.2160 for LAYER M7. This will cause routability problems for NanoRoute.
[06/14 18:24:09    166s] #WARNING (NRDB-976) The TRACK STEP 0.1520 for preferred direction tracks is smaller than the PITCH 1.2160 for LAYER M8. This will cause routability problems for NanoRoute.
[06/14 18:24:09    166s] #WARNING (NRDB-976) The TRACK STEP 0.2280 for preferred direction tracks is smaller than the PITCH 2.4320 for LAYER M9. This will cause routability problems for NanoRoute.
[06/14 18:24:09    166s] #Start reading timing information from file .timing_file_17286.tif.gz ...
[06/14 18:24:09    166s] #Read in timing information for 20 ports, 212 instances from timing file .timing_file_17286.tif.gz.
[06/14 18:24:09    166s] ### Time Record (DB Import) is uninstalled.
[06/14 18:24:09    166s] #NanoRoute Version 19.16-s053_1 NR200827-1939/19_16-UB
[06/14 18:24:09    166s] #RTESIG:78da8dcfcd0e8230100460cf3ec5a670c044b04b5bdb5e355ed510f54a30293f49858496
[06/14 18:24:09    166s] #       f717e315c1bdce97c96c103e4e1910d409ee634705cb11ce594aa94a658c9ae91dea7c8c
[06/14 18:24:09    166s] #       ee07b20ec2cbf5c694020a51d37a53997e0b83333d38e37dd3569b2f114a02790dd637c7
[06/14 18:24:09    166s] #       c113889cefc770922aaea02cac33103dbbce4e1a648c01aa84d3cf4154daaef03fa490cb
[06/14 18:24:09    166s] #       753c15cb48b0f187baa9eaf9fd28b506df0fb35d4ae21f86cf98d51becc67e14
[06/14 18:24:09    166s] #
[06/14 18:24:09    166s] #RTESIG:78da8dcf3d0f8230100660677fc5a5306022d8a32d6d578dab1aa2ae0493f2912024b4fc
[06/14 18:24:09    166s] #       7f5157046f7d9fbc77e7f9f7630a0475844968a96019c2298d2955b10c5133bd439d8dd1
[06/14 18:24:09    166s] #       6d4fd69e7fbe5c99524021a85b674ad36f61b0a6076b9cabdb72f325424920cfa171f561
[06/14 18:24:09    166s] #       700402ebfa319ca48a2b28f2c61a081e5dd74c1a648c01aa88d3f74050345dee7e482197
[06/14 18:24:09    166s] #       eb782c969160e30f555d56f3f763c211c8a76d014aadc1f5c3ec5225f10fc367ccea0515
[06/14 18:24:09    166s] #       ba8ac4
[06/14 18:24:09    166s] #
[06/14 18:24:09    166s] ### Time Record (Global Routing) is installed.
[06/14 18:24:09    166s] ### Time Record (Global Routing) is uninstalled.
[06/14 18:24:09    166s] ### Time Record (Data Preparation) is installed.
[06/14 18:24:09    166s] #Start routing data preparation on Wed Jun 14 18:24:09 2023
[06/14 18:24:09    166s] #
[06/14 18:24:09    166s] #Minimum voltage of a net in the design = 0.000.
[06/14 18:24:09    166s] #Maximum voltage of a net in the design = 0.750.
[06/14 18:24:09    166s] #Voltage range [0.000 - 0.750] has 218 nets.
[06/14 18:24:09    166s] #Voltage range [0.750 - 0.750] has 5 nets.
[06/14 18:24:09    166s] #Voltage range [0.000 - 0.000] has 2 nets.
[06/14 18:24:09    166s] ### Time Record (Cell Pin Access) is installed.
[06/14 18:24:09    166s] #Initial pin access analysis.
[06/14 18:24:09    167s] #Detail pin access analysis.
[06/14 18:24:09    167s] ### Time Record (Cell Pin Access) is uninstalled.
[06/14 18:24:09    167s] # M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
[06/14 18:24:09    167s] # M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
[06/14 18:24:09    167s] # M3           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
[06/14 18:24:09    167s] # M4           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
[06/14 18:24:09    167s] # M5           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
[06/14 18:24:09    167s] # M6           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
[06/14 18:24:09    167s] # M7           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
[06/14 18:24:09    167s] # M8           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
[06/14 18:24:09    167s] # M9           H   Track-Pitch = 0.22800    Line-2-Via Pitch = 0.21600
[06/14 18:24:09    167s] # MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
[06/14 18:24:09    167s] #Regenerating Ggrids automatically.
[06/14 18:24:09    167s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.15200.
[06/14 18:24:09    167s] #Using automatically generated G-grids.
[06/14 18:24:09    167s] #Done routing data preparation.
[06/14 18:24:09    167s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1329.16 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### Time Record (Data Preparation) is uninstalled.
[06/14 18:24:09    167s] ### Time Record (Special Wire Merging) is installed.
[06/14 18:24:09    167s] #Merging special wires: starts on Wed Jun 14 18:24:09 2023 with memory = 1329.51 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### Time Record (Special Wire Merging) is uninstalled.
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #Connectivity extraction summary:
[06/14 18:24:09    167s] #188 (83.56%) nets are without wires.
[06/14 18:24:09    167s] #37 nets are fixed|skipped|trivial (not extracted).
[06/14 18:24:09    167s] #Total number of nets = 225.
[06/14 18:24:09    167s] ### Total number of dirty nets = 37.
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #Start instance access analysis using 1 thread...
[06/14 18:24:09    167s] ### Time Record (Instance Pin Access) is installed.
[06/14 18:24:09    167s] #0 instance pins are hard to access
[06/14 18:24:09    167s] #Instance access analysis statistics:
[06/14 18:24:09    167s] #Cpu time = 00:00:00
[06/14 18:24:09    167s] #Elapsed time = 00:00:00
[06/14 18:24:09    167s] #Increased memory = 0.32 (MB)
[06/14 18:24:09    167s] #Total memory = 1329.99 (MB)
[06/14 18:24:09    167s] #Peak memory = 1478.14 (MB)
[06/14 18:24:09    167s] ### Time Record (Instance Pin Access) is uninstalled.
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #Finished routing data preparation on Wed Jun 14 18:24:09 2023
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #Cpu time = 00:00:00
[06/14 18:24:09    167s] #Elapsed time = 00:00:00
[06/14 18:24:09    167s] #Increased memory = 10.38 (MB)
[06/14 18:24:09    167s] #Total memory = 1329.99 (MB)
[06/14 18:24:09    167s] #Peak memory = 1478.14 (MB)
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] ### Time Record (Global Routing) is installed.
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #Start global routing on Wed Jun 14 18:24:09 2023
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #Start global routing initialization on Wed Jun 14 18:24:09 2023
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #Number of eco nets is 0
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #Start global routing data preparation on Wed Jun 14 18:24:09 2023
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] ### build_merged_routing_blockage_rect_list starts on Wed Jun 14 18:24:09 2023 with memory = 1330.09 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] #Start routing resource analysis on Wed Jun 14 18:24:09 2023
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] ### init_is_bin_blocked starts on Wed Jun 14 18:24:09 2023 with memory = 1330.11 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Jun 14 18:24:09 2023 with memory = 1330.64 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### adjust_flow_cap starts on Wed Jun 14 18:24:09 2023 with memory = 1330.74 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### adjust_partial_route_blockage starts on Wed Jun 14 18:24:09 2023 with memory = 1330.74 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### set_via_blocked starts on Wed Jun 14 18:24:09 2023 with memory = 1330.74 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### copy_flow starts on Wed Jun 14 18:24:09 2023 with memory = 1330.74 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] #Routing resource analysis is done on Wed Jun 14 18:24:09 2023
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] ### report_flow_cap starts on Wed Jun 14 18:24:09 2023 with memory = 1330.75 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] #  Resource Analysis:
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/14 18:24:09    167s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/14 18:24:09    167s] #  --------------------------------------------------------------
[06/14 18:24:09    167s] #  M1             H         789           0        2809     2.63%
[06/14 18:24:09    167s] #  M2             V         789           0        2809     0.00%
[06/14 18:24:09    167s] #  M3             H         789           0        2809     0.00%
[06/14 18:24:09    167s] #  M4             V         789           0        2809     0.00%
[06/14 18:24:09    167s] #  M5             H         758          31        2809     0.00%
[06/14 18:24:09    167s] #  M6             V         761          28        2809     0.00%
[06/14 18:24:09    167s] #  M7             H         789           0        2809     0.00%
[06/14 18:24:09    167s] #  M8             V         543         246        2809     0.00%
[06/14 18:24:09    167s] #  M9             H         345         181        2809     0.00%
[06/14 18:24:09    167s] #  MRDL           V          24           0        2809    54.72%
[06/14 18:24:09    167s] #  --------------------------------------------------------------
[06/14 18:24:09    167s] #  Total                   6377       7.29%       28090     5.74%
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### analyze_m2_tracks starts on Wed Jun 14 18:24:09 2023 with memory = 1330.75 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### report_initial_resource starts on Wed Jun 14 18:24:09 2023 with memory = 1330.75 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### mark_pg_pins_accessibility starts on Wed Jun 14 18:24:09 2023 with memory = 1330.76 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### set_net_region starts on Wed Jun 14 18:24:09 2023 with memory = 1330.76 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #Global routing data preparation is done on Wed Jun 14 18:24:09 2023
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1330.76 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] ### prepare_level starts on Wed Jun 14 18:24:09 2023 with memory = 1330.78 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### init level 1 starts on Wed Jun 14 18:24:09 2023 with memory = 1330.79 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### Level 1 hgrid = 53 X 53
[06/14 18:24:09    167s] ### prepare_level_flow starts on Wed Jun 14 18:24:09 2023 with memory = 1330.83 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #Global routing initialization is done on Wed Jun 14 18:24:09 2023
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1330.83 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #start global routing iteration 1...
[06/14 18:24:09    167s] ### init_flow_edge starts on Wed Jun 14 18:24:09 2023 with memory = 1330.89 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### routing at level 1 (topmost level) iter 0
[06/14 18:24:09    167s] ### measure_qor starts on Wed Jun 14 18:24:09 2023 with memory = 1335.26 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### measure_congestion starts on Wed Jun 14 18:24:09 2023 with memory = 1335.26 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1335.27 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #start global routing iteration 2...
[06/14 18:24:09    167s] ### routing at level 1 (topmost level) iter 1
[06/14 18:24:09    167s] ### measure_qor starts on Wed Jun 14 18:24:09 2023 with memory = 1335.35 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### measure_congestion starts on Wed Jun 14 18:24:09 2023 with memory = 1335.35 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1335.35 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] ### route_end starts on Wed Jun 14 18:24:09 2023 with memory = 1335.35 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #Total number of trivial nets (e.g. < 2 pins) = 37 (skipped).
[06/14 18:24:09    167s] #Total number of routable nets = 188.
[06/14 18:24:09    167s] #Total number of nets in the design = 225.
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #188 routable nets have only global wires.
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #Routed nets constraints summary:
[06/14 18:24:09    167s] #-----------------------------
[06/14 18:24:09    167s] #        Rules   Unconstrained  
[06/14 18:24:09    167s] #-----------------------------
[06/14 18:24:09    167s] #      Default             188  
[06/14 18:24:09    167s] #-----------------------------
[06/14 18:24:09    167s] #        Total             188  
[06/14 18:24:09    167s] #-----------------------------
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #Routing constraints summary of the whole design:
[06/14 18:24:09    167s] #-----------------------------
[06/14 18:24:09    167s] #        Rules   Unconstrained  
[06/14 18:24:09    167s] #-----------------------------
[06/14 18:24:09    167s] #      Default             188  
[06/14 18:24:09    167s] #-----------------------------
[06/14 18:24:09    167s] #        Total             188  
[06/14 18:24:09    167s] #-----------------------------
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] ### cal_base_flow starts on Wed Jun 14 18:24:09 2023 with memory = 1335.37 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### init_flow_edge starts on Wed Jun 14 18:24:09 2023 with memory = 1335.37 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### cal_flow starts on Wed Jun 14 18:24:09 2023 with memory = 1336.07 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### report_overcon starts on Wed Jun 14 18:24:09 2023 with memory = 1336.09 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #                 OverCon          
[06/14 18:24:09    167s] #                  #Gcell    %Gcell
[06/14 18:24:09    167s] #     Layer           (1)   OverCon  Flow/Cap
[06/14 18:24:09    167s] #  ----------------------------------------------
[06/14 18:24:09    167s] #  M1            0(0.00%)   (0.00%)     0.14  
[06/14 18:24:09    167s] #  M2            0(0.00%)   (0.00%)     0.16  
[06/14 18:24:09    167s] #  M3            0(0.00%)   (0.00%)     0.07  
[06/14 18:24:09    167s] #  M4            0(0.00%)   (0.00%)     0.15  
[06/14 18:24:09    167s] #  M5            0(0.00%)   (0.00%)     0.05  
[06/14 18:24:09    167s] #  M6            0(0.00%)   (0.00%)     0.13  
[06/14 18:24:09    167s] #  M7            0(0.00%)   (0.00%)     0.05  
[06/14 18:24:09    167s] #  M8            0(0.00%)   (0.00%)     0.01  
[06/14 18:24:09    167s] #  M9            0(0.00%)   (0.00%)     0.00  
[06/14 18:24:09    167s] #  MRDL          0(0.00%)   (0.00%)     0.00  
[06/14 18:24:09    167s] #  ----------------------------------------------
[06/14 18:24:09    167s] #     Total      0(0.00%)   (0.00%)
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[06/14 18:24:09    167s] #  Overflow after GR: 0.00% H + 0.00% V
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### cal_base_flow starts on Wed Jun 14 18:24:09 2023 with memory = 1336.10 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### init_flow_edge starts on Wed Jun 14 18:24:09 2023 with memory = 1336.10 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### cal_flow starts on Wed Jun 14 18:24:09 2023 with memory = 1336.10 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### export_cong_map starts on Wed Jun 14 18:24:09 2023 with memory = 1336.11 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### PDZT_Export::export_cong_map starts on Wed Jun 14 18:24:09 2023 with memory = 1336.17 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### import_cong_map starts on Wed Jun 14 18:24:09 2023 with memory = 1336.17 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] #Hotspot report including placement blocked areas
[06/14 18:24:09    167s] OPERPROF: Starting HotSpotCal at level 1, MEM:1553.2M
[06/14 18:24:09    167s] [hotspot] +------------+---------------+---------------+
[06/14 18:24:09    167s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[06/14 18:24:09    167s] [hotspot] +------------+---------------+---------------+
[06/14 18:24:09    167s] [hotspot] |    M1(H)   |          0.00 |          0.00 |
[06/14 18:24:09    167s] [hotspot] |    M2(V)   |          0.00 |          0.00 |
[06/14 18:24:09    167s] [hotspot] |    M3(H)   |          0.00 |          0.00 |
[06/14 18:24:09    167s] [hotspot] |    M4(V)   |          0.00 |          0.00 |
[06/14 18:24:09    167s] [hotspot] |    M5(H)   |          0.00 |          0.00 |
[06/14 18:24:09    167s] [hotspot] |    M6(V)   |          0.00 |          0.00 |
[06/14 18:24:09    167s] [hotspot] |    M7(H)   |          0.00 |          0.00 |
[06/14 18:24:09    167s] [hotspot] |    M8(V)   |          0.00 |          0.00 |
[06/14 18:24:09    167s] [hotspot] |    M9(H)   |          0.00 |          0.00 |
[06/14 18:24:09    167s] [hotspot] |   MRDL(V)   |          0.00 |          0.00 |
[06/14 18:24:09    167s] [hotspot] +------------+---------------+---------------+
[06/14 18:24:09    167s] [hotspot] |   worst    |          0.00 |          0.00 |
[06/14 18:24:09    167s] [hotspot] +------------+---------------+---------------+
[06/14 18:24:09    167s] [hotspot] | all layers |          0.00 |          0.00 |
[06/14 18:24:09    167s] [hotspot] +------------+---------------+---------------+
[06/14 18:24:09    167s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/14 18:24:09    167s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[06/14 18:24:09    167s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/14 18:24:09    167s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:1553.2M
[06/14 18:24:09    167s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### update starts on Wed Jun 14 18:24:09 2023 with memory = 1336.14 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] #Complete Global Routing.
[06/14 18:24:09    167s] #Total wire length = 3811 um.
[06/14 18:24:09    167s] #Total half perimeter of net bounding box = 3698 um.
[06/14 18:24:09    167s] #Total wire length on LAYER M1 = 71 um.
[06/14 18:24:09    167s] #Total wire length on LAYER M2 = 1368 um.
[06/14 18:24:09    167s] #Total wire length on LAYER M3 = 1303 um.
[06/14 18:24:09    167s] #Total wire length on LAYER M4 = 194 um.
[06/14 18:24:09    167s] #Total wire length on LAYER M5 = 721 um.
[06/14 18:24:09    167s] #Total wire length on LAYER M6 = 155 um.
[06/14 18:24:09    167s] #Total wire length on LAYER M7 = 0 um.
[06/14 18:24:09    167s] #Total wire length on LAYER M8 = 0 um.
[06/14 18:24:09    167s] #Total wire length on LAYER M9 = 0 um.
[06/14 18:24:09    167s] #Total wire length on LAYER MRDL = 0 um.
[06/14 18:24:09    167s] #Total number of vias = 1048
[06/14 18:24:09    167s] #Up-Via Summary (total 1048):
[06/14 18:24:09    167s] #           
[06/14 18:24:09    167s] #-----------------------
[06/14 18:24:09    167s] # M1                590
[06/14 18:24:09    167s] # M2                398
[06/14 18:24:09    167s] # M3                 20
[06/14 18:24:09    167s] # M4                 20
[06/14 18:24:09    167s] # M5                 20
[06/14 18:24:09    167s] #-----------------------
[06/14 18:24:09    167s] #                  1048 
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] ### update cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### report_overcon starts on Wed Jun 14 18:24:09 2023 with memory = 1336.59 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### report_overcon starts on Wed Jun 14 18:24:09 2023 with memory = 1336.59 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] #Max overcon = 0 track.
[06/14 18:24:09    167s] #Total overcon = 0.00%.
[06/14 18:24:09    167s] #Worst layer Gcell overcon rate = 0.00%.
[06/14 18:24:09    167s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #Global routing statistics:
[06/14 18:24:09    167s] #Cpu time = 00:00:00
[06/14 18:24:09    167s] #Elapsed time = 00:00:00
[06/14 18:24:09    167s] #Increased memory = 6.57 (MB)
[06/14 18:24:09    167s] #Total memory = 1336.59 (MB)
[06/14 18:24:09    167s] #Peak memory = 1478.14 (MB)
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #Finished global routing on Wed Jun 14 18:24:09 2023
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] ### Time Record (Global Routing) is uninstalled.
[06/14 18:24:09    167s] ### Time Record (Track Assignment) is installed.
[06/14 18:24:09    167s] ### Time Record (Track Assignment) is uninstalled.
[06/14 18:24:09    167s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1335.67 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] ### Time Record (Track Assignment) is installed.
[06/14 18:24:09    167s] #Start Track Assignment.
[06/14 18:24:09    167s] #Done with 272 horizontal wires in 1 hboxes and 338 vertical wires in 1 hboxes.
[06/14 18:24:09    167s] #Done with 30 horizontal wires in 1 hboxes and 52 vertical wires in 1 hboxes.
[06/14 18:24:09    167s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #Track assignment summary:
[06/14 18:24:09    167s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[06/14 18:24:09    167s] #------------------------------------------------------------------------
[06/14 18:24:09    167s] # M1            68.29 	  6.23%  	  0.00% 	  6.23%
[06/14 18:24:09    167s] # M2          1367.77 	  0.02%  	  0.00% 	  0.00%
[06/14 18:24:09    167s] # M3          1287.93 	  0.01%  	  0.00% 	  0.00%
[06/14 18:24:09    167s] # M4           193.09 	  0.00%  	  0.00% 	  0.00%
[06/14 18:24:09    167s] # M5           727.36 	  0.00%  	  0.00% 	  0.00%
[06/14 18:24:09    167s] # M6           156.98 	  0.04%  	  0.00% 	  0.00%
[06/14 18:24:09    167s] # M7             0.00 	  0.00%  	  0.00% 	  0.00%
[06/14 18:24:09    167s] # M8             0.00 	  0.00%  	  0.00% 	  0.00%
[06/14 18:24:09    167s] # M9             0.00 	  0.00%  	  0.00% 	  0.00%
[06/14 18:24:09    167s] # MRDL           0.00 	  0.00%  	  0.00% 	  0.00%
[06/14 18:24:09    167s] #------------------------------------------------------------------------
[06/14 18:24:09    167s] # All        3801.41  	  0.13% 	  0.00% 	  0.00%
[06/14 18:24:09    167s] #Complete Track Assignment.
[06/14 18:24:09    167s] #Total wire length = 3929 um.
[06/14 18:24:09    167s] #Total half perimeter of net bounding box = 3698 um.
[06/14 18:24:09    167s] #Total wire length on LAYER M1 = 152 um.
[06/14 18:24:09    167s] #Total wire length on LAYER M2 = 1363 um.
[06/14 18:24:09    167s] #Total wire length on LAYER M3 = 1333 um.
[06/14 18:24:09    167s] #Total wire length on LAYER M4 = 193 um.
[06/14 18:24:09    167s] #Total wire length on LAYER M5 = 729 um.
[06/14 18:24:09    167s] #Total wire length on LAYER M6 = 158 um.
[06/14 18:24:09    167s] #Total wire length on LAYER M7 = 0 um.
[06/14 18:24:09    167s] #Total wire length on LAYER M8 = 0 um.
[06/14 18:24:09    167s] #Total wire length on LAYER M9 = 0 um.
[06/14 18:24:09    167s] #Total wire length on LAYER MRDL = 0 um.
[06/14 18:24:09    167s] #Total number of vias = 1048
[06/14 18:24:09    167s] #Up-Via Summary (total 1048):
[06/14 18:24:09    167s] #           
[06/14 18:24:09    167s] #-----------------------
[06/14 18:24:09    167s] # M1                590
[06/14 18:24:09    167s] # M2                398
[06/14 18:24:09    167s] # M3                 20
[06/14 18:24:09    167s] # M4                 20
[06/14 18:24:09    167s] # M5                 20
[06/14 18:24:09    167s] #-----------------------
[06/14 18:24:09    167s] #                  1048 
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] ### Time Record (Track Assignment) is uninstalled.
[06/14 18:24:09    167s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1338.07 (MB), peak = 1478.14 (MB)
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/14 18:24:09    167s] #Cpu time = 00:00:01
[06/14 18:24:09    167s] #Elapsed time = 00:00:01
[06/14 18:24:09    167s] #Increased memory = 18.76 (MB)
[06/14 18:24:09    167s] #Total memory = 1338.32 (MB)
[06/14 18:24:09    167s] #Peak memory = 1478.14 (MB)
[06/14 18:24:09    167s] ### Time Record (Detail Routing) is installed.
[06/14 18:24:09    167s] ### max drc and si pitch = 14000 ( 7.00000 um) MT-safe pitch = 10000 ( 5.00000 um) patch pitch = 12004 ( 6.00200 um)
[06/14 18:24:09    167s] #
[06/14 18:24:09    167s] #Start Detail Routing..
[06/14 18:24:09    167s] #start initial detail routing ...
[06/14 18:24:09    167s] ### Design has 37 dirty nets
[06/14 18:24:11    169s] #   number of violations = 3
[06/14 18:24:11    169s] #
[06/14 18:24:11    169s] #    By Layer and Type :
[06/14 18:24:11    169s] #	         MetSpc    Short   Totals
[06/14 18:24:11    169s] #	M1            0        0        0
[06/14 18:24:11    169s] #	M2            1        0        1
[06/14 18:24:11    169s] #	M3            0        0        0
[06/14 18:24:11    169s] #	M4            0        0        0
[06/14 18:24:11    169s] #	M5            0        0        0
[06/14 18:24:11    169s] #	M6            0        2        2
[06/14 18:24:11    169s] #	Totals        1        2        3
[06/14 18:24:11    169s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1392.58 (MB), peak = 1478.14 (MB)
[06/14 18:24:11    169s] #start 1st optimization iteration ...
[06/14 18:24:11    169s] #   number of violations = 0
[06/14 18:24:11    169s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1399.67 (MB), peak = 1478.14 (MB)
[06/14 18:24:11    169s] #Complete Detail Routing.
[06/14 18:24:11    169s] #Total wire length = 3965 um.
[06/14 18:24:11    169s] #Total half perimeter of net bounding box = 3698 um.
[06/14 18:24:11    169s] #Total wire length on LAYER M1 = 365 um.
[06/14 18:24:11    169s] #Total wire length on LAYER M2 = 1491 um.
[06/14 18:24:11    169s] #Total wire length on LAYER M3 = 1059 um.
[06/14 18:24:11    169s] #Total wire length on LAYER M4 = 203 um.
[06/14 18:24:11    169s] #Total wire length on LAYER M5 = 694 um.
[06/14 18:24:11    169s] #Total wire length on LAYER M6 = 151 um.
[06/14 18:24:11    169s] #Total wire length on LAYER M7 = 1 um.
[06/14 18:24:11    169s] #Total wire length on LAYER M8 = 0 um.
[06/14 18:24:11    169s] #Total wire length on LAYER M9 = 0 um.
[06/14 18:24:11    169s] #Total wire length on LAYER MRDL = 0 um.
[06/14 18:24:11    169s] #Total number of vias = 937
[06/14 18:24:11    169s] #Up-Via Summary (total 937):
[06/14 18:24:11    169s] #           
[06/14 18:24:11    169s] #-----------------------
[06/14 18:24:11    169s] # M1                585
[06/14 18:24:11    169s] # M2                278
[06/14 18:24:11    169s] # M3                 22
[06/14 18:24:11    169s] # M4                 26
[06/14 18:24:11    169s] # M5                 24
[06/14 18:24:11    169s] # M6                  2
[06/14 18:24:11    169s] #-----------------------
[06/14 18:24:11    169s] #                   937 
[06/14 18:24:11    169s] #
[06/14 18:24:11    169s] #Total number of DRC violations = 0
[06/14 18:24:11    169s] ### Time Record (Detail Routing) is uninstalled.
[06/14 18:24:11    169s] #Cpu time = 00:00:02
[06/14 18:24:11    169s] #Elapsed time = 00:00:02
[06/14 18:24:11    169s] #Increased memory = 6.16 (MB)
[06/14 18:24:11    169s] #Total memory = 1344.48 (MB)
[06/14 18:24:11    169s] #Peak memory = 1478.14 (MB)
[06/14 18:24:11    169s] ### Time Record (Post Route Via Swapping) is installed.
[06/14 18:24:11    169s] ### max drc and si pitch = 14000 ( 7.00000 um) MT-safe pitch = 10000 ( 5.00000 um) patch pitch = 12004 ( 6.00200 um)
[06/14 18:24:11    169s] #
[06/14 18:24:11    169s] #Start Post Route via swapping...
[06/14 18:24:11    169s] #50.46% of area are rerouted by ECO routing.
[06/14 18:24:11    169s] #   number of violations = 0
[06/14 18:24:11    169s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1344.50 (MB), peak = 1478.14 (MB)
[06/14 18:24:11    169s] #CELL_VIEW mv_lp_top,init has no DRC violation.
[06/14 18:24:11    169s] #Total number of DRC violations = 0
[06/14 18:24:11    169s] #No via is swapped.
[06/14 18:24:11    169s] #Post Route via swapping is done.
[06/14 18:24:11    169s] ### Time Record (Post Route Via Swapping) is uninstalled.
[06/14 18:24:11    169s] #Total wire length = 3965 um.
[06/14 18:24:11    169s] #Total half perimeter of net bounding box = 3698 um.
[06/14 18:24:11    169s] #Total wire length on LAYER M1 = 365 um.
[06/14 18:24:11    169s] #Total wire length on LAYER M2 = 1491 um.
[06/14 18:24:11    169s] #Total wire length on LAYER M3 = 1059 um.
[06/14 18:24:11    169s] #Total wire length on LAYER M4 = 203 um.
[06/14 18:24:11    169s] #Total wire length on LAYER M5 = 694 um.
[06/14 18:24:11    169s] #Total wire length on LAYER M6 = 151 um.
[06/14 18:24:11    169s] #Total wire length on LAYER M7 = 1 um.
[06/14 18:24:11    169s] #Total wire length on LAYER M8 = 0 um.
[06/14 18:24:11    169s] #Total wire length on LAYER M9 = 0 um.
[06/14 18:24:11    169s] #Total wire length on LAYER MRDL = 0 um.
[06/14 18:24:11    169s] #Total number of vias = 937
[06/14 18:24:11    169s] #Up-Via Summary (total 937):
[06/14 18:24:11    169s] #           
[06/14 18:24:11    169s] #-----------------------
[06/14 18:24:11    169s] # M1                585
[06/14 18:24:11    169s] # M2                278
[06/14 18:24:11    169s] # M3                 22
[06/14 18:24:11    169s] # M4                 26
[06/14 18:24:11    169s] # M5                 24
[06/14 18:24:11    169s] # M6                  2
[06/14 18:24:11    169s] #-----------------------
[06/14 18:24:11    169s] #                   937 
[06/14 18:24:11    169s] #
[06/14 18:24:12    169s] ### Time Record (Post Route Wire Spreading) is installed.
[06/14 18:24:12    169s] ### max drc and si pitch = 14000 ( 7.00000 um) MT-safe pitch = 10000 ( 5.00000 um) patch pitch = 12004 ( 6.00200 um)
[06/14 18:24:12    169s] #
[06/14 18:24:12    169s] #Start Post Route wire spreading..
[06/14 18:24:12    169s] ### max drc and si pitch = 14000 ( 7.00000 um) MT-safe pitch = 10000 ( 5.00000 um) patch pitch = 12004 ( 6.00200 um)
[06/14 18:24:12    169s] #
[06/14 18:24:12    169s] #Start DRC checking..
[06/14 18:24:12    170s] #   number of violations = 0
[06/14 18:24:12    170s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1366.35 (MB), peak = 1478.14 (MB)
[06/14 18:24:12    170s] #CELL_VIEW mv_lp_top,init has no DRC violation.
[06/14 18:24:12    170s] #Total number of DRC violations = 0
[06/14 18:24:12    170s] #
[06/14 18:24:12    170s] #Start data preparation for wire spreading...
[06/14 18:24:12    170s] #
[06/14 18:24:12    170s] #Data preparation is done on Wed Jun 14 18:24:12 2023
[06/14 18:24:12    170s] #
[06/14 18:24:12    170s] #
[06/14 18:24:12    170s] #Start Post Route Wire Spread.
[06/14 18:24:12    170s] #Done with 54 horizontal wires in 1 hboxes and 72 vertical wires in 1 hboxes.
[06/14 18:24:12    170s] #Complete Post Route Wire Spread.
[06/14 18:24:12    170s] #
[06/14 18:24:12    170s] #Total wire length = 4002 um.
[06/14 18:24:12    170s] #Total half perimeter of net bounding box = 3698 um.
[06/14 18:24:12    170s] #Total wire length on LAYER M1 = 367 um.
[06/14 18:24:12    170s] #Total wire length on LAYER M2 = 1506 um.
[06/14 18:24:12    170s] #Total wire length on LAYER M3 = 1076 um.
[06/14 18:24:12    170s] #Total wire length on LAYER M4 = 205 um.
[06/14 18:24:12    170s] #Total wire length on LAYER M5 = 694 um.
[06/14 18:24:12    170s] #Total wire length on LAYER M6 = 153 um.
[06/14 18:24:12    170s] #Total wire length on LAYER M7 = 1 um.
[06/14 18:24:12    170s] #Total wire length on LAYER M8 = 0 um.
[06/14 18:24:12    170s] #Total wire length on LAYER M9 = 0 um.
[06/14 18:24:12    170s] #Total wire length on LAYER MRDL = 0 um.
[06/14 18:24:12    170s] #Total number of vias = 937
[06/14 18:24:12    170s] #Up-Via Summary (total 937):
[06/14 18:24:12    170s] #           
[06/14 18:24:12    170s] #-----------------------
[06/14 18:24:12    170s] # M1                585
[06/14 18:24:12    170s] # M2                278
[06/14 18:24:12    170s] # M3                 22
[06/14 18:24:12    170s] # M4                 26
[06/14 18:24:12    170s] # M5                 24
[06/14 18:24:12    170s] # M6                  2
[06/14 18:24:12    170s] #-----------------------
[06/14 18:24:12    170s] #                   937 
[06/14 18:24:12    170s] #
[06/14 18:24:12    170s] ### max drc and si pitch = 14000 ( 7.00000 um) MT-safe pitch = 10000 ( 5.00000 um) patch pitch = 12004 ( 6.00200 um)
[06/14 18:24:12    170s] #
[06/14 18:24:12    170s] #Start DRC checking..
[06/14 18:24:13    171s] #   number of violations = 0
[06/14 18:24:13    171s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1369.32 (MB), peak = 1478.14 (MB)
[06/14 18:24:13    171s] #CELL_VIEW mv_lp_top,init has no DRC violation.
[06/14 18:24:13    171s] #Total number of DRC violations = 0
[06/14 18:24:13    171s] #   number of violations = 0
[06/14 18:24:13    171s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1346.83 (MB), peak = 1478.14 (MB)
[06/14 18:24:13    171s] #CELL_VIEW mv_lp_top,init has no DRC violation.
[06/14 18:24:13    171s] #Total number of DRC violations = 0
[06/14 18:24:13    171s] #Post Route wire spread is done.
[06/14 18:24:13    171s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[06/14 18:24:13    171s] #Total wire length = 4002 um.
[06/14 18:24:13    171s] #Total half perimeter of net bounding box = 3698 um.
[06/14 18:24:13    171s] #Total wire length on LAYER M1 = 367 um.
[06/14 18:24:13    171s] #Total wire length on LAYER M2 = 1506 um.
[06/14 18:24:13    171s] #Total wire length on LAYER M3 = 1076 um.
[06/14 18:24:13    171s] #Total wire length on LAYER M4 = 205 um.
[06/14 18:24:13    171s] #Total wire length on LAYER M5 = 694 um.
[06/14 18:24:13    171s] #Total wire length on LAYER M6 = 153 um.
[06/14 18:24:13    171s] #Total wire length on LAYER M7 = 1 um.
[06/14 18:24:13    171s] #Total wire length on LAYER M8 = 0 um.
[06/14 18:24:13    171s] #Total wire length on LAYER M9 = 0 um.
[06/14 18:24:13    171s] #Total wire length on LAYER MRDL = 0 um.
[06/14 18:24:13    171s] #Total number of vias = 937
[06/14 18:24:13    171s] #Up-Via Summary (total 937):
[06/14 18:24:13    171s] #           
[06/14 18:24:13    171s] #-----------------------
[06/14 18:24:13    171s] # M1                585
[06/14 18:24:13    171s] # M2                278
[06/14 18:24:13    171s] # M3                 22
[06/14 18:24:13    171s] # M4                 26
[06/14 18:24:13    171s] # M5                 24
[06/14 18:24:13    171s] # M6                  2
[06/14 18:24:13    171s] #-----------------------
[06/14 18:24:13    171s] #                   937 
[06/14 18:24:13    171s] #
[06/14 18:24:13    171s] #detailRoute Statistics:
[06/14 18:24:13    171s] #Cpu time = 00:00:03
[06/14 18:24:13    171s] #Elapsed time = 00:00:03
[06/14 18:24:13    171s] #Increased memory = 6.38 (MB)
[06/14 18:24:13    171s] #Total memory = 1344.71 (MB)
[06/14 18:24:13    171s] #Peak memory = 1478.14 (MB)
[06/14 18:24:13    171s] ### Time Record (DB Export) is installed.
[06/14 18:24:13    171s] ### Time Record (DB Export) is uninstalled.
[06/14 18:24:13    171s] ### Time Record (Post Callback) is installed.
[06/14 18:24:13    171s] ### Time Record (Post Callback) is uninstalled.
[06/14 18:24:13    171s] #
[06/14 18:24:13    171s] #globalDetailRoute statistics:
[06/14 18:24:13    171s] #Cpu time = 00:00:05
[06/14 18:24:13    171s] #Elapsed time = 00:00:05
[06/14 18:24:13    171s] #Increased memory = 35.74 (MB)
[06/14 18:24:13    171s] #Total memory = 1353.48 (MB)
[06/14 18:24:13    171s] #Peak memory = 1478.14 (MB)
[06/14 18:24:13    171s] #Number of warnings = 8
[06/14 18:24:13    171s] #Total number of warnings = 18
[06/14 18:24:13    171s] #Number of fails = 0
[06/14 18:24:13    171s] #Total number of fails = 0
[06/14 18:24:13    171s] #Complete globalDetailRoute on Wed Jun 14 18:24:13 2023
[06/14 18:24:13    171s] #
[06/14 18:24:13    171s] ### Time Record (globalDetailRoute) is uninstalled.
[06/14 18:24:13    171s] % End globalDetailRoute (date=06/14 18:24:13, total cpu=0:00:05.0, real=0:00:05.0, peak res=1353.0M, current mem=1353.0M)
[06/14 18:24:13    171s] #Default setup view is reset to test_worst_scenario.
[06/14 18:24:13    171s] #Default setup view is reset to test_worst_scenario.
[06/14 18:24:13    171s] #routeDesign: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1343.04 (MB), peak = 1478.14 (MB)
[06/14 18:24:13    171s] 
[06/14 18:24:13    171s] *** Summary of all messages that are not suppressed in this session:
[06/14 18:24:13    171s] Severity  ID               Count  Summary                                  
[06/14 18:24:13    171s] WARNING   IMPMSMV-1810        20  Net %s, driver %s (cell %s) voltage %g d...
[06/14 18:24:13    171s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[06/14 18:24:13    171s] WARNING   IMPESI-2013         80  The  power  rail of instance %s term %s ...
[06/14 18:24:13    171s] *** Message Summary: 101 warning(s), 0 error(s)
[06/14 18:24:13    171s] 
[06/14 18:24:13    171s] ### Time Record (routeDesign) is uninstalled.
[06/14 18:24:13    171s] ### 
[06/14 18:24:13    171s] ###   Scalability Statistics
[06/14 18:24:13    171s] ### 
[06/14 18:24:13    171s] ### --------------------------------+----------------+----------------+----------------+
[06/14 18:24:13    171s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[06/14 18:24:13    171s] ### --------------------------------+----------------+----------------+----------------+
[06/14 18:24:13    171s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[06/14 18:24:13    171s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[06/14 18:24:13    171s] ###   Timing Data Generation        |        00:00:01|        00:00:01|             1.0|
[06/14 18:24:13    171s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[06/14 18:24:13    171s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[06/14 18:24:13    171s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[06/14 18:24:13    171s] ###   Instance Pin Access           |        00:00:00|        00:00:00|             1.0|
[06/14 18:24:13    171s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[06/14 18:24:13    171s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[06/14 18:24:13    171s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[06/14 18:24:13    171s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[06/14 18:24:13    171s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[06/14 18:24:13    171s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[06/14 18:24:13    171s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[06/14 18:24:13    171s] ###   Entire Command                |        00:00:05|        00:00:05|             1.0|
[06/14 18:24:13    171s] ### --------------------------------+----------------+----------------+----------------+
[06/14 18:24:13    171s] ### 
[06/14 18:24:13    171s] #% End routeDesign (date=06/14 18:24:13, total cpu=0:00:05.4, real=0:00:05.0, peak res=1357.1M, current mem=1343.0M)
[06/14 18:25:17    183s] <CMD> selectInst ls_moda2modc_0_A2C
[06/14 18:25:21    184s] <CMD> deselectAll
[06/14 18:25:22    184s] <CMD> selectInst ls_modb2modd_0_B2D
[06/14 18:25:25    185s] <CMD> deselectAll
[06/14 18:25:25    185s] <CMD> selectInst pd_modc_ls_modc2moda_6_UPF_LS
[06/14 18:25:26    185s] <CMD> deselectAll
[06/14 18:25:26    185s] <CMD> selectInst pd_modc_ls_modc2moda_6_UPF_LS
[06/14 18:25:28    186s] <CMD> deselectAll
[06/14 18:25:34    187s] <CMD> setLayerPreference node_layer -isVisible 1
[06/14 18:25:37    187s] <CMD> setLayerPreference M9 -isVisible 0
[06/14 18:25:38    188s] <CMD> setLayerPreference M8 -isVisible 0
[06/14 18:25:42    189s] <CMD> selectWire 10.0320 63.5060 110.0480 63.5660 1 VSS
[06/14 18:25:42    189s] <CMD> deselectAll
[06/14 18:25:42    189s] <CMD> selectInst pd_modc_ls_modc2modb_7_UPF_LS
[06/14 18:25:43    189s] <CMD> deselectAll
[06/14 18:25:43    189s] <CMD> selectInst pd_modc_ls_modc2modb_7_UPF_LS
[06/14 18:25:46    190s] <CMD> selectInst ls_modd2modb_0_D2B
[06/14 18:25:47    190s] <CMD> selectInst ls_modc2moda_0_C2A
[06/14 18:25:48    191s] <CMD> selectInst pd_moda_iso_pg_moda_c_1_UPF_ISO
[06/14 18:25:49    191s] <CMD> deselectAll
[06/14 18:25:50    191s] <CMD> selectInst pd_modc_ls_modc2moda_6_UPF_LS
[06/14 18:25:53    192s] <CMD> selectInst pd_modd_ls_modd2moda_9_UPF_LS
[06/14 18:25:54    192s] <CMD> selectInst pd_modd_ls_modd2moda_9_UPF_LS
[06/14 18:26:00    194s] <CMD> selectInst pd_modc_ls_modc2modb_7_UPF_LS
[06/14 18:26:03    195s] <CMD> selectInst ls_modd2modb_0_D2B
[06/14 18:26:06    195s] <CMD> selectVia 71.0320 61.0320 72.0320 62.0320 9 VSS
[06/14 18:26:09    196s] <CMD> selectInst pd_modd_ls_modd2modb_10_UPF_LS
[06/14 18:26:09    196s] <CMD> selectInst pd_modd_ls_modd2modb_10_UPF_LS
[06/14 18:26:12    197s] <CMD> selectInst ls_modb2modc_0_B2C
[06/14 18:26:14    197s] <CMD> selectInst ls_modc2modb_0_C2B
[06/14 18:26:15    198s] <CMD> selectVia 71.0320 63.5060 72.0320 63.5660 8 VSS
[06/14 18:26:17    198s] <CMD> selectInst ls_modc2moda_0_C2A
[06/14 18:26:18    199s] <CMD> selectInst pd_moda_iso_pg_moda_c_1_UPF_ISO
[06/14 18:26:19    199s] <CMD> selectInst pd_modc_ls_modc2top_8_UPF_LS
[06/14 18:26:20    199s] <CMD> selectInst pd_modc_ls_modc2top_8_UPF_LS
[06/14 18:26:22    200s] <CMD> selectInst ls_modd2moda_0_D2A
[06/14 18:26:23    201s] <CMD> selectInst ls_moda2modd_0_A2D
[06/14 18:26:25    201s] <CMD> selectInst pd_moda_iso_pg_moda_b_0_UPF_ISO
[06/14 18:26:27    202s] <CMD> selectInst pd_modd_ls_modd2top_11_UPF_LS
[06/14 18:26:35    204s] <CMD> selectWire 46.9440 70.2240 47.1440 90.2240 4 VDDH
[06/14 18:26:36    204s] <CMD> selectWire 43.2620 75.2240 46.8260 75.4240 3 VDDH_gated_modb
[06/14 18:26:49    207s] <CMD> setLayerPreference M8 -isVisible 1
[06/14 18:26:51    207s] <CMD> setLayerPreference M9 -isVisible 1
[06/14 19:14:32    722s] <CMD> deselectAll
[06/14 19:14:38    723s] <CMD> setLayerPreference violation -isVisible 1
[06/14 19:14:38    723s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[06/14 19:14:42    724s] <CMD_INTERNAL> violationBrowserClose
[06/14 19:15:14    729s] 
[06/14 19:15:14    729s] *** Memory Usage v#1 (Current mem = 1527.695M, initial mem = 289.684M) ***
[06/14 19:15:14    729s] 
[06/14 19:15:14    729s] *** Summary of all messages that are not suppressed in this session:
[06/14 19:15:14    729s] Severity  ID               Count  Summary                                  
[06/14 19:15:14    729s] WARNING   IMPFP-7400           4  %s are NOT on %s. Please use command %s ...
[06/14 19:15:14    729s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[06/14 19:15:14    729s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[06/14 19:15:14    729s] WARNING   IMPFP-4026           4  Adjusting core to '%s' to %f due to trac...
[06/14 19:15:14    729s] WARNING   IMPMSMV-1810       100  Net %s, driver %s (cell %s) voltage %g d...
[06/14 19:15:14    729s] WARNING   IMPMSMV-1316         4  Unknown option '%s', ignored.            
[06/14 19:15:14    729s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[06/14 19:15:14    729s] WARNING   IMPSYC-291          40  The inst %s and the given location (%g, ...
[06/14 19:15:14    729s] WARNING   IMPPSO-306           4  row @%s with site %s is not covered by a...
[06/14 19:15:14    729s] WARNING   IMPPSO-192           4  The specified -enableNetIn is different ...
[06/14 19:15:14    729s] WARNING   IMPESI-2013        640  The  power  rail of instance %s term %s ...
[06/14 19:15:14    729s] WARNING   IMPPP-531           72  ViaGen Warning: %s rule violation, no vi...
[06/14 19:15:14    729s] WARNING   IMPPP-532           38  ViaGen Warning: top layer and bottom lay...
[06/14 19:15:14    729s] WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
[06/14 19:15:14    729s] WARNING   IMPPP-133          312  The block boundary of instance '%s' was ...
[06/14 19:15:14    729s] WARNING   IMPPP-4033           4  The net '%s' is not a primary but second...
[06/14 19:15:14    729s] WARNING   IMPSR-472            1  Cannot find any standard cell pin connec...
[06/14 19:15:14    729s] WARNING   IMPSR-473           16  Cannot find any cell inside power domain...
[06/14 19:15:14    729s] WARNING   IMPSR-4064           4  sroute -connect { secondaryPowerPin } co...
[06/14 19:15:14    729s] WARNING   IMPSR-1254           4  Unable to connect the specified objects,...
[06/14 19:15:14    729s] WARNING   IMPSR-1256           4  Unable to find any CORE class pad pin of...
[06/14 19:15:14    729s] WARNING   IMPSP-7207          18  Shifter '%s' has no connections outside ...
[06/14 19:15:14    729s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[06/14 19:15:14    729s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[06/14 19:15:14    729s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[06/14 19:15:14    729s] WARNING   IMPOPT-3668          4  There are %d nets with MSV violations, t...
[06/14 19:15:14    729s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[06/14 19:15:14    729s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[06/14 19:15:14    729s] WARNING   TCLCMD-1083          1  '%s'                                     
[06/14 19:15:14    729s] WARNING   TECHLIB-302         72  No function defined for cell '%s'. The c...
[06/14 19:15:14    729s] WARNING   TECHLIB-1161       168  The library level attribute %s on line %...
[06/14 19:15:14    729s] WARNING   TECHLIB-1277        72  The %s '%s' has been defined for %s %s '...
[06/14 19:15:14    729s] *** Message Summary: 1638 warning(s), 2 error(s)
[06/14 19:15:14    729s] 
[06/14 19:15:14    729s] --- Ending "Innovus" (totcpu=0:12:10, real=0:55:57, mem=1527.7M) ---
