

================================================================
== Vitis HLS Report for 'normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s'
================================================================
* Date:           Tue Jan 30 21:23:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  0.996 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.999 ns|  9.999 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.99>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_1 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read30"   --->   Operation 5 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_2 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read29"   --->   Operation 6 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_3 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read28"   --->   Operation 7 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_4 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read27"   --->   Operation 8 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_5 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read26"   --->   Operation 9 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_6 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read25"   --->   Operation 10 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_7 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read24"   --->   Operation 11 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_8 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read23"   --->   Operation 12 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_9 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read22"   --->   Operation 13 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_10 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read21"   --->   Operation 14 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_11 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read20"   --->   Operation 15 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_12 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read19"   --->   Operation 16 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_13 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read18"   --->   Operation 17 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_14 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read17"   --->   Operation 18 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_15 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read16"   --->   Operation 19 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_16 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read15"   --->   Operation 20 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_17 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read14"   --->   Operation 21 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_18 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read13"   --->   Operation 22 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_19 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read12"   --->   Operation 23 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_20 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read11"   --->   Operation 24 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_21 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read10"   --->   Operation 25 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_22 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read9"   --->   Operation 26 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_23 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read8"   --->   Operation 27 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_24 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read7"   --->   Operation 28 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_25 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read6"   --->   Operation 29 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_26 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read5"   --->   Operation 30 'read' 'p_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_27 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read4"   --->   Operation 31 'read' 'p_read_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_28 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read3"   --->   Operation 32 'read' 'p_read_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_29 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read2"   --->   Operation 33 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_30 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read1"   --->   Operation 34 'read' 'p_read_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read31 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read"   --->   Operation 35 'read' 'p_read31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i15 %p_read31"   --->   Operation 36 'zext' 'zext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [3/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%r_V = mul i26 %zext_ln1270, i26 1114"   --->   Operation 37 'mul' 'r_V' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1270_1 = zext i15 %p_read_30"   --->   Operation 38 'zext' 'zext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [3/3] (0.99ns) (grouped into DSP with root node ret_V_1)   --->   "%r_V_1 = mul i26 %zext_ln1270_1, i26 1351"   --->   Operation 39 'mul' 'r_V_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1270_2 = zext i15 %p_read_29"   --->   Operation 40 'zext' 'zext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [3/3] (0.99ns) (grouped into DSP with root node ret_V_2)   --->   "%r_V_2 = mul i26 %zext_ln1270_2, i26 1866"   --->   Operation 41 'mul' 'r_V_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1270_3 = zext i15 %p_read_28"   --->   Operation 42 'zext' 'zext_ln1270_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [3/3] (0.99ns) (grouped into DSP with root node ret_V_3)   --->   "%r_V_3 = mul i26 %zext_ln1270_3, i26 1075"   --->   Operation 43 'mul' 'r_V_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1270_4 = zext i15 %p_read_27"   --->   Operation 44 'zext' 'zext_ln1270_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [3/3] (0.99ns) (grouped into DSP with root node ret_V_4)   --->   "%r_V_4 = mul i26 %zext_ln1270_4, i26 1281"   --->   Operation 45 'mul' 'r_V_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1270_5 = zext i15 %p_read_26"   --->   Operation 46 'zext' 'zext_ln1270_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [3/3] (0.99ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_5 = mul i26 %zext_ln1270_5, i26 1560"   --->   Operation 47 'mul' 'r_V_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1270_6 = zext i15 %p_read_25"   --->   Operation 48 'zext' 'zext_ln1270_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [3/3] (0.99ns) (grouped into DSP with root node ret_V_6)   --->   "%r_V_6 = mul i26 %zext_ln1270_6, i26 1292"   --->   Operation 49 'mul' 'r_V_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1270_7 = zext i15 %p_read_24"   --->   Operation 50 'zext' 'zext_ln1270_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [3/3] (0.99ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_7 = mul i26 %zext_ln1270_7, i26 1482"   --->   Operation 51 'mul' 'r_V_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1270_8 = zext i15 %p_read_23"   --->   Operation 52 'zext' 'zext_ln1270_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [3/3] (0.99ns) (grouped into DSP with root node ret_V_8)   --->   "%r_V_8 = mul i26 %zext_ln1270_8, i26 1188"   --->   Operation 53 'mul' 'r_V_8' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1270_9 = zext i15 %p_read_22"   --->   Operation 54 'zext' 'zext_ln1270_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [3/3] (0.99ns) (grouped into DSP with root node ret_V_9)   --->   "%r_V_9 = mul i26 %zext_ln1270_9, i26 1880"   --->   Operation 55 'mul' 'r_V_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1270_10 = zext i15 %p_read_21"   --->   Operation 56 'zext' 'zext_ln1270_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [3/3] (0.99ns) (grouped into DSP with root node ret_V_10)   --->   "%r_V_10 = mul i26 %zext_ln1270_10, i26 1401"   --->   Operation 57 'mul' 'r_V_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1270_11 = zext i15 %p_read_20"   --->   Operation 58 'zext' 'zext_ln1270_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [3/3] (0.99ns) (grouped into DSP with root node ret_V_11)   --->   "%r_V_11 = mul i26 %zext_ln1270_11, i26 1288"   --->   Operation 59 'mul' 'r_V_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i15 %p_read_19"   --->   Operation 60 'zext' 'zext_ln1347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [3/3] (0.99ns) (grouped into DSP with root node ret_V_12)   --->   "%mul_ln1347 = mul i26 %zext_ln1347, i26 3404"   --->   Operation 61 'mul' 'mul_ln1347' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1270_12 = zext i15 %p_read_18"   --->   Operation 62 'zext' 'zext_ln1270_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [3/3] (0.99ns) (grouped into DSP with root node ret_V_13)   --->   "%r_V_12 = mul i26 %zext_ln1270_12, i26 1475"   --->   Operation 63 'mul' 'r_V_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1270_13 = zext i15 %p_read_17"   --->   Operation 64 'zext' 'zext_ln1270_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [3/3] (0.99ns) (grouped into DSP with root node ret_V_14)   --->   "%r_V_13 = mul i26 %zext_ln1270_13, i26 1481"   --->   Operation 65 'mul' 'r_V_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1270_14 = zext i15 %p_read_16"   --->   Operation 66 'zext' 'zext_ln1270_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [3/3] (0.99ns) (grouped into DSP with root node ret_V_15)   --->   "%r_V_14 = mul i26 %zext_ln1270_14, i26 2017"   --->   Operation 67 'mul' 'r_V_14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1347_1 = zext i15 %p_read_15"   --->   Operation 68 'zext' 'zext_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [3/3] (0.99ns) (grouped into DSP with root node ret_V_16)   --->   "%mul_ln1347_1 = mul i26 %zext_ln1347_1, i26 5183"   --->   Operation 69 'mul' 'mul_ln1347_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1270_15 = zext i15 %p_read_14"   --->   Operation 70 'zext' 'zext_ln1270_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [3/3] (0.99ns) (grouped into DSP with root node ret_V_17)   --->   "%r_V_15 = mul i26 %zext_ln1270_15, i26 1131"   --->   Operation 71 'mul' 'r_V_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1270_16 = zext i15 %p_read_13"   --->   Operation 72 'zext' 'zext_ln1270_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [3/3] (0.99ns) (grouped into DSP with root node ret_V_18)   --->   "%r_V_16 = mul i26 %zext_ln1270_16, i26 1137"   --->   Operation 73 'mul' 'r_V_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1347_2 = zext i15 %p_read_12"   --->   Operation 74 'zext' 'zext_ln1347_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [3/3] (0.99ns) (grouped into DSP with root node ret_V_19)   --->   "%mul_ln1347_2 = mul i26 %zext_ln1347_2, i26 4178"   --->   Operation 75 'mul' 'mul_ln1347_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1347_3 = zext i15 %p_read_11"   --->   Operation 76 'zext' 'zext_ln1347_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [3/3] (0.99ns) (grouped into DSP with root node ret_V_20)   --->   "%mul_ln1347_3 = mul i26 %zext_ln1347_3, i26 2204"   --->   Operation 77 'mul' 'mul_ln1347_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1270_17 = zext i15 %p_read_10"   --->   Operation 78 'zext' 'zext_ln1270_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [3/3] (0.99ns) (grouped into DSP with root node ret_V_21)   --->   "%r_V_17 = mul i26 %zext_ln1270_17, i26 1488"   --->   Operation 79 'mul' 'r_V_17' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1270_18 = zext i15 %p_read_9"   --->   Operation 80 'zext' 'zext_ln1270_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [3/3] (0.99ns) (grouped into DSP with root node ret_V_22)   --->   "%r_V_18 = mul i26 %zext_ln1270_18, i26 1396"   --->   Operation 81 'mul' 'r_V_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1270_19 = zext i15 %p_read_8"   --->   Operation 82 'zext' 'zext_ln1270_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [3/3] (0.99ns) (grouped into DSP with root node ret_V_23)   --->   "%r_V_19 = mul i26 %zext_ln1270_19, i26 1305"   --->   Operation 83 'mul' 'r_V_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1347_4 = zext i15 %p_read_7"   --->   Operation 84 'zext' 'zext_ln1347_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [3/3] (0.99ns) (grouped into DSP with root node ret_V_24)   --->   "%mul_ln1347_4 = mul i26 %zext_ln1347_4, i26 5661"   --->   Operation 85 'mul' 'mul_ln1347_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1347_5 = zext i15 %p_read_6"   --->   Operation 86 'zext' 'zext_ln1347_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [3/3] (0.99ns) (grouped into DSP with root node ret_V_25)   --->   "%mul_ln1347_5 = mul i26 %zext_ln1347_5, i26 2755"   --->   Operation 87 'mul' 'mul_ln1347_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1270_20 = zext i15 %p_read_5"   --->   Operation 88 'zext' 'zext_ln1270_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [3/3] (0.99ns) (grouped into DSP with root node ret_V_26)   --->   "%r_V_20 = mul i26 %zext_ln1270_20, i26 1927"   --->   Operation 89 'mul' 'r_V_20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1270_21 = zext i15 %p_read_4"   --->   Operation 90 'zext' 'zext_ln1270_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [3/3] (0.99ns) (grouped into DSP with root node ret_V_27)   --->   "%r_V_21 = mul i26 %zext_ln1270_21, i26 1839"   --->   Operation 91 'mul' 'r_V_21' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1347_6 = zext i15 %p_read_3"   --->   Operation 92 'zext' 'zext_ln1347_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [3/3] (0.99ns) (grouped into DSP with root node ret_V_28)   --->   "%mul_ln1347_6 = mul i26 %zext_ln1347_6, i26 3654"   --->   Operation 93 'mul' 'mul_ln1347_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1270_22 = zext i15 %p_read_2"   --->   Operation 94 'zext' 'zext_ln1270_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [3/3] (0.99ns) (grouped into DSP with root node ret_V_29)   --->   "%r_V_22 = mul i26 %zext_ln1270_22, i26 1481"   --->   Operation 95 'mul' 'r_V_22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1347_7 = zext i15 %p_read_1"   --->   Operation 96 'zext' 'zext_ln1347_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [3/3] (0.99ns) (grouped into DSP with root node ret_V_30)   --->   "%mul_ln1347_7 = mul i26 %zext_ln1347_7, i26 2810"   --->   Operation 97 'mul' 'mul_ln1347_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 98 [2/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%r_V = mul i26 %zext_ln1270, i26 1114"   --->   Operation 98 'mul' 'r_V' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 99 [2/3] (0.99ns) (grouped into DSP with root node ret_V_1)   --->   "%r_V_1 = mul i26 %zext_ln1270_1, i26 1351"   --->   Operation 99 'mul' 'r_V_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 100 [2/3] (0.99ns) (grouped into DSP with root node ret_V_2)   --->   "%r_V_2 = mul i26 %zext_ln1270_2, i26 1866"   --->   Operation 100 'mul' 'r_V_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 101 [2/3] (0.99ns) (grouped into DSP with root node ret_V_3)   --->   "%r_V_3 = mul i26 %zext_ln1270_3, i26 1075"   --->   Operation 101 'mul' 'r_V_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 102 [2/3] (0.99ns) (grouped into DSP with root node ret_V_4)   --->   "%r_V_4 = mul i26 %zext_ln1270_4, i26 1281"   --->   Operation 102 'mul' 'r_V_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 103 [2/3] (0.99ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_5 = mul i26 %zext_ln1270_5, i26 1560"   --->   Operation 103 'mul' 'r_V_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 104 [2/3] (0.99ns) (grouped into DSP with root node ret_V_6)   --->   "%r_V_6 = mul i26 %zext_ln1270_6, i26 1292"   --->   Operation 104 'mul' 'r_V_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 105 [2/3] (0.99ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_7 = mul i26 %zext_ln1270_7, i26 1482"   --->   Operation 105 'mul' 'r_V_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 106 [2/3] (0.99ns) (grouped into DSP with root node ret_V_8)   --->   "%r_V_8 = mul i26 %zext_ln1270_8, i26 1188"   --->   Operation 106 'mul' 'r_V_8' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 107 [2/3] (0.99ns) (grouped into DSP with root node ret_V_9)   --->   "%r_V_9 = mul i26 %zext_ln1270_9, i26 1880"   --->   Operation 107 'mul' 'r_V_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 108 [2/3] (0.99ns) (grouped into DSP with root node ret_V_10)   --->   "%r_V_10 = mul i26 %zext_ln1270_10, i26 1401"   --->   Operation 108 'mul' 'r_V_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 109 [2/3] (0.99ns) (grouped into DSP with root node ret_V_11)   --->   "%r_V_11 = mul i26 %zext_ln1270_11, i26 1288"   --->   Operation 109 'mul' 'r_V_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 110 [2/3] (0.99ns) (grouped into DSP with root node ret_V_12)   --->   "%mul_ln1347 = mul i26 %zext_ln1347, i26 3404"   --->   Operation 110 'mul' 'mul_ln1347' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 111 [2/3] (0.99ns) (grouped into DSP with root node ret_V_13)   --->   "%r_V_12 = mul i26 %zext_ln1270_12, i26 1475"   --->   Operation 111 'mul' 'r_V_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 112 [2/3] (0.99ns) (grouped into DSP with root node ret_V_14)   --->   "%r_V_13 = mul i26 %zext_ln1270_13, i26 1481"   --->   Operation 112 'mul' 'r_V_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 113 [2/3] (0.99ns) (grouped into DSP with root node ret_V_15)   --->   "%r_V_14 = mul i26 %zext_ln1270_14, i26 2017"   --->   Operation 113 'mul' 'r_V_14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [2/3] (0.99ns) (grouped into DSP with root node ret_V_16)   --->   "%mul_ln1347_1 = mul i26 %zext_ln1347_1, i26 5183"   --->   Operation 114 'mul' 'mul_ln1347_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 115 [2/3] (0.99ns) (grouped into DSP with root node ret_V_17)   --->   "%r_V_15 = mul i26 %zext_ln1270_15, i26 1131"   --->   Operation 115 'mul' 'r_V_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 116 [2/3] (0.99ns) (grouped into DSP with root node ret_V_18)   --->   "%r_V_16 = mul i26 %zext_ln1270_16, i26 1137"   --->   Operation 116 'mul' 'r_V_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 117 [2/3] (0.99ns) (grouped into DSP with root node ret_V_19)   --->   "%mul_ln1347_2 = mul i26 %zext_ln1347_2, i26 4178"   --->   Operation 117 'mul' 'mul_ln1347_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 118 [2/3] (0.99ns) (grouped into DSP with root node ret_V_20)   --->   "%mul_ln1347_3 = mul i26 %zext_ln1347_3, i26 2204"   --->   Operation 118 'mul' 'mul_ln1347_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 119 [2/3] (0.99ns) (grouped into DSP with root node ret_V_21)   --->   "%r_V_17 = mul i26 %zext_ln1270_17, i26 1488"   --->   Operation 119 'mul' 'r_V_17' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 120 [2/3] (0.99ns) (grouped into DSP with root node ret_V_22)   --->   "%r_V_18 = mul i26 %zext_ln1270_18, i26 1396"   --->   Operation 120 'mul' 'r_V_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 121 [2/3] (0.99ns) (grouped into DSP with root node ret_V_23)   --->   "%r_V_19 = mul i26 %zext_ln1270_19, i26 1305"   --->   Operation 121 'mul' 'r_V_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 122 [2/3] (0.99ns) (grouped into DSP with root node ret_V_24)   --->   "%mul_ln1347_4 = mul i26 %zext_ln1347_4, i26 5661"   --->   Operation 122 'mul' 'mul_ln1347_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 123 [2/3] (0.99ns) (grouped into DSP with root node ret_V_25)   --->   "%mul_ln1347_5 = mul i26 %zext_ln1347_5, i26 2755"   --->   Operation 123 'mul' 'mul_ln1347_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 124 [2/3] (0.99ns) (grouped into DSP with root node ret_V_26)   --->   "%r_V_20 = mul i26 %zext_ln1270_20, i26 1927"   --->   Operation 124 'mul' 'r_V_20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 125 [2/3] (0.99ns) (grouped into DSP with root node ret_V_27)   --->   "%r_V_21 = mul i26 %zext_ln1270_21, i26 1839"   --->   Operation 125 'mul' 'r_V_21' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 126 [2/3] (0.99ns) (grouped into DSP with root node ret_V_28)   --->   "%mul_ln1347_6 = mul i26 %zext_ln1347_6, i26 3654"   --->   Operation 126 'mul' 'mul_ln1347_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 127 [2/3] (0.99ns) (grouped into DSP with root node ret_V_29)   --->   "%r_V_22 = mul i26 %zext_ln1270_22, i26 1481"   --->   Operation 127 'mul' 'r_V_22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 128 [2/3] (0.99ns) (grouped into DSP with root node ret_V_30)   --->   "%mul_ln1347_7 = mul i26 %zext_ln1347_7, i26 2810"   --->   Operation 128 'mul' 'mul_ln1347_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 129 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%r_V = mul i26 %zext_ln1270, i26 1114"   --->   Operation 129 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 130 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = add i26 %r_V, i26 66415616"   --->   Operation 130 'add' 'ret_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 131 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%r_V_1 = mul i26 %zext_ln1270_1, i26 1351"   --->   Operation 131 'mul' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 132 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_1 = add i26 %r_V_1, i26 66450432"   --->   Operation 132 'add' 'ret_V_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 133 [1/3] (0.00ns) (grouped into DSP with root node ret_V_2)   --->   "%r_V_2 = mul i26 %zext_ln1270_2, i26 1866"   --->   Operation 133 'mul' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 134 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_2 = add i26 %r_V_2, i26 66914304"   --->   Operation 134 'add' 'ret_V_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 135 [1/3] (0.00ns) (grouped into DSP with root node ret_V_3)   --->   "%r_V_3 = mul i26 %zext_ln1270_3, i26 1075"   --->   Operation 135 'mul' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 136 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_3 = add i26 %r_V_3, i26 66166784"   --->   Operation 136 'add' 'ret_V_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 137 [1/3] (0.00ns) (grouped into DSP with root node ret_V_4)   --->   "%r_V_4 = mul i26 %zext_ln1270_4, i26 1281"   --->   Operation 137 'mul' 'r_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 138 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_4 = add i26 %r_V_4, i26 66989056"   --->   Operation 138 'add' 'ret_V_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 139 [1/3] (0.00ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_5 = mul i26 %zext_ln1270_5, i26 1560"   --->   Operation 139 'mul' 'r_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 140 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_5 = add i26 %r_V_5, i26 66690048"   --->   Operation 140 'add' 'ret_V_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 141 [1/3] (0.00ns) (grouped into DSP with root node ret_V_6)   --->   "%r_V_6 = mul i26 %zext_ln1270_6, i26 1292"   --->   Operation 141 'mul' 'r_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 142 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_6 = add i26 %r_V_6, i26 66689024"   --->   Operation 142 'add' 'ret_V_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 143 [1/3] (0.00ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_7 = mul i26 %zext_ln1270_7, i26 1482"   --->   Operation 143 'mul' 'r_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 144 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_7 = add i26 %r_V_7, i26 66684928"   --->   Operation 144 'add' 'ret_V_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 145 [1/3] (0.00ns) (grouped into DSP with root node ret_V_8)   --->   "%r_V_8 = mul i26 %zext_ln1270_8, i26 1188"   --->   Operation 145 'mul' 'r_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 146 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_8 = add i26 %r_V_8, i26 66283520"   --->   Operation 146 'add' 'ret_V_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 147 [1/3] (0.00ns) (grouped into DSP with root node ret_V_9)   --->   "%r_V_9 = mul i26 %zext_ln1270_9, i26 1880"   --->   Operation 147 'mul' 'r_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 148 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_9 = add i26 %r_V_9, i26 66877440"   --->   Operation 148 'add' 'ret_V_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 149 [1/3] (0.00ns) (grouped into DSP with root node ret_V_10)   --->   "%r_V_10 = mul i26 %zext_ln1270_10, i26 1401"   --->   Operation 149 'mul' 'r_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 150 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_10 = add i26 %r_V_10, i26 65990656"   --->   Operation 150 'add' 'ret_V_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 151 [1/3] (0.00ns) (grouped into DSP with root node ret_V_11)   --->   "%r_V_11 = mul i26 %zext_ln1270_11, i26 1288"   --->   Operation 151 'mul' 'r_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 152 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_11 = add i26 %r_V_11, i26 65899520"   --->   Operation 152 'add' 'ret_V_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 153 [1/3] (0.00ns) (grouped into DSP with root node ret_V_12)   --->   "%mul_ln1347 = mul i26 %zext_ln1347, i26 3404"   --->   Operation 153 'mul' 'mul_ln1347' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 154 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_12 = add i26 %mul_ln1347, i26 215040"   --->   Operation 154 'add' 'ret_V_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 155 [1/3] (0.00ns) (grouped into DSP with root node ret_V_13)   --->   "%r_V_12 = mul i26 %zext_ln1270_12, i26 1475"   --->   Operation 155 'mul' 'r_V_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 156 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_13 = add i26 %r_V_12, i26 65827840"   --->   Operation 156 'add' 'ret_V_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 157 [1/3] (0.00ns) (grouped into DSP with root node ret_V_14)   --->   "%r_V_13 = mul i26 %zext_ln1270_13, i26 1481"   --->   Operation 157 'mul' 'r_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 158 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_14 = add i26 %r_V_13, i26 66819072"   --->   Operation 158 'add' 'ret_V_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 159 [1/3] (0.00ns) (grouped into DSP with root node ret_V_15)   --->   "%r_V_14 = mul i26 %zext_ln1270_14, i26 2017"   --->   Operation 159 'mul' 'r_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 160 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_15 = add i26 %r_V_14, i26 163840"   --->   Operation 160 'add' 'ret_V_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 161 [1/3] (0.00ns) (grouped into DSP with root node ret_V_16)   --->   "%mul_ln1347_1 = mul i26 %zext_ln1347_1, i26 5183"   --->   Operation 161 'mul' 'mul_ln1347_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 162 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_16 = add i26 %mul_ln1347_1, i26 66510848"   --->   Operation 162 'add' 'ret_V_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 163 [1/3] (0.00ns) (grouped into DSP with root node ret_V_17)   --->   "%r_V_15 = mul i26 %zext_ln1270_15, i26 1131"   --->   Operation 163 'mul' 'r_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 164 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_17 = add i26 %r_V_15, i26 66547712"   --->   Operation 164 'add' 'ret_V_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 165 [1/3] (0.00ns) (grouped into DSP with root node ret_V_18)   --->   "%r_V_16 = mul i26 %zext_ln1270_16, i26 1137"   --->   Operation 165 'mul' 'r_V_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 166 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_18 = add i26 %r_V_16, i26 66639872"   --->   Operation 166 'add' 'ret_V_18' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 167 [1/3] (0.00ns) (grouped into DSP with root node ret_V_19)   --->   "%mul_ln1347_2 = mul i26 %zext_ln1347_2, i26 4178"   --->   Operation 167 'mul' 'mul_ln1347_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 168 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_19 = add i26 %mul_ln1347_2, i26 66865152"   --->   Operation 168 'add' 'ret_V_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 169 [1/3] (0.00ns) (grouped into DSP with root node ret_V_20)   --->   "%mul_ln1347_3 = mul i26 %zext_ln1347_3, i26 2204"   --->   Operation 169 'mul' 'mul_ln1347_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 170 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_20 = add i26 %mul_ln1347_3, i26 66726912"   --->   Operation 170 'add' 'ret_V_20' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 171 [1/3] (0.00ns) (grouped into DSP with root node ret_V_21)   --->   "%r_V_17 = mul i26 %zext_ln1270_17, i26 1488"   --->   Operation 171 'mul' 'r_V_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 172 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_21 = add i26 %r_V_17, i26 65968128"   --->   Operation 172 'add' 'ret_V_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 173 [1/3] (0.00ns) (grouped into DSP with root node ret_V_22)   --->   "%r_V_18 = mul i26 %zext_ln1270_18, i26 1396"   --->   Operation 173 'mul' 'r_V_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 174 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_22 = add i26 %r_V_18, i26 66923520"   --->   Operation 174 'add' 'ret_V_22' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 175 [1/3] (0.00ns) (grouped into DSP with root node ret_V_23)   --->   "%r_V_19 = mul i26 %zext_ln1270_19, i26 1305"   --->   Operation 175 'mul' 'r_V_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 176 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_23 = add i26 %r_V_19, i26 68608"   --->   Operation 176 'add' 'ret_V_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 177 [1/3] (0.00ns) (grouped into DSP with root node ret_V_24)   --->   "%mul_ln1347_4 = mul i26 %zext_ln1347_4, i26 5661"   --->   Operation 177 'mul' 'mul_ln1347_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 178 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_24 = add i26 %mul_ln1347_4, i26 123904"   --->   Operation 178 'add' 'ret_V_24' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 179 [1/3] (0.00ns) (grouped into DSP with root node ret_V_25)   --->   "%mul_ln1347_5 = mul i26 %zext_ln1347_5, i26 2755"   --->   Operation 179 'mul' 'mul_ln1347_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 180 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_25 = add i26 %mul_ln1347_5, i26 41984"   --->   Operation 180 'add' 'ret_V_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 181 [1/3] (0.00ns) (grouped into DSP with root node ret_V_26)   --->   "%r_V_20 = mul i26 %zext_ln1270_20, i26 1927"   --->   Operation 181 'mul' 'r_V_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 182 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_26 = add i26 %r_V_20, i26 66227200"   --->   Operation 182 'add' 'ret_V_26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 183 [1/3] (0.00ns) (grouped into DSP with root node ret_V_27)   --->   "%r_V_21 = mul i26 %zext_ln1270_21, i26 1839"   --->   Operation 183 'mul' 'r_V_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 184 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_27 = add i26 %r_V_21, i26 66342912"   --->   Operation 184 'add' 'ret_V_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 185 [1/3] (0.00ns) (grouped into DSP with root node ret_V_28)   --->   "%mul_ln1347_6 = mul i26 %zext_ln1347_6, i26 3654"   --->   Operation 185 'mul' 'mul_ln1347_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 186 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_28 = add i26 %mul_ln1347_6, i26 65702912"   --->   Operation 186 'add' 'ret_V_28' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 187 [1/3] (0.00ns) (grouped into DSP with root node ret_V_29)   --->   "%r_V_22 = mul i26 %zext_ln1270_22, i26 1481"   --->   Operation 187 'mul' 'r_V_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 188 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_29 = add i26 %r_V_22, i26 65259520"   --->   Operation 188 'add' 'ret_V_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 189 [1/3] (0.00ns) (grouped into DSP with root node ret_V_30)   --->   "%mul_ln1347_7 = mul i26 %zext_ln1347_7, i26 2810"   --->   Operation 189 'mul' 'mul_ln1347_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 190 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_30 = add i26 %mul_ln1347_7, i26 65981440"   --->   Operation 190 'add' 'ret_V_30' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 191 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = add i26 %r_V, i26 66415616"   --->   Operation 191 'add' 'ret_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V, i32 10, i32 25"   --->   Operation 192 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_1 = add i26 %r_V_1, i26 66450432"   --->   Operation 193 'add' 'ret_V_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln818_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_1, i32 10, i32 25"   --->   Operation 194 'partselect' 'trunc_ln818_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_2 = add i26 %r_V_2, i26 66914304"   --->   Operation 195 'add' 'ret_V_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln818_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_2, i32 10, i32 25"   --->   Operation 196 'partselect' 'trunc_ln818_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_3 = add i26 %r_V_3, i26 66166784"   --->   Operation 197 'add' 'ret_V_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln818_3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_3, i32 10, i32 25"   --->   Operation 198 'partselect' 'trunc_ln818_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_4 = add i26 %r_V_4, i26 66989056"   --->   Operation 199 'add' 'ret_V_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln818_4 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_4, i32 10, i32 25"   --->   Operation 200 'partselect' 'trunc_ln818_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_5 = add i26 %r_V_5, i26 66690048"   --->   Operation 201 'add' 'ret_V_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln818_5 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_5, i32 10, i32 25"   --->   Operation 202 'partselect' 'trunc_ln818_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_6 = add i26 %r_V_6, i26 66689024"   --->   Operation 203 'add' 'ret_V_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln818_6 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_6, i32 10, i32 25"   --->   Operation 204 'partselect' 'trunc_ln818_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_7 = add i26 %r_V_7, i26 66684928"   --->   Operation 205 'add' 'ret_V_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln818_7 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_7, i32 10, i32 25"   --->   Operation 206 'partselect' 'trunc_ln818_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_8 = add i26 %r_V_8, i26 66283520"   --->   Operation 207 'add' 'ret_V_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln818_8 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_8, i32 10, i32 25"   --->   Operation 208 'partselect' 'trunc_ln818_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_9 = add i26 %r_V_9, i26 66877440"   --->   Operation 209 'add' 'ret_V_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln818_9 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_9, i32 10, i32 25"   --->   Operation 210 'partselect' 'trunc_ln818_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_10 = add i26 %r_V_10, i26 65990656"   --->   Operation 211 'add' 'ret_V_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_10, i32 10, i32 25"   --->   Operation 212 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_11 = add i26 %r_V_11, i26 65899520"   --->   Operation 213 'add' 'ret_V_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln818_10 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_11, i32 10, i32 25"   --->   Operation 214 'partselect' 'trunc_ln818_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_12 = add i26 %mul_ln1347, i26 215040"   --->   Operation 215 'add' 'ret_V_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln818_11 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_12, i32 10, i32 25"   --->   Operation 216 'partselect' 'trunc_ln818_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 217 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_13 = add i26 %r_V_12, i26 65827840"   --->   Operation 217 'add' 'ret_V_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln818_12 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_13, i32 10, i32 25"   --->   Operation 218 'partselect' 'trunc_ln818_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_14 = add i26 %r_V_13, i26 66819072"   --->   Operation 219 'add' 'ret_V_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln818_13 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_14, i32 10, i32 25"   --->   Operation 220 'partselect' 'trunc_ln818_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_15 = add i26 %r_V_14, i26 163840"   --->   Operation 221 'add' 'ret_V_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln818_14 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_15, i32 10, i32 25"   --->   Operation 222 'partselect' 'trunc_ln818_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_16 = add i26 %mul_ln1347_1, i26 66510848"   --->   Operation 223 'add' 'ret_V_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln818_15 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_16, i32 10, i32 25"   --->   Operation 224 'partselect' 'trunc_ln818_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_17 = add i26 %r_V_15, i26 66547712"   --->   Operation 225 'add' 'ret_V_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln818_16 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_17, i32 10, i32 25"   --->   Operation 226 'partselect' 'trunc_ln818_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_18 = add i26 %r_V_16, i26 66639872"   --->   Operation 227 'add' 'ret_V_18' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln818_17 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_18, i32 10, i32 25"   --->   Operation 228 'partselect' 'trunc_ln818_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_19 = add i26 %mul_ln1347_2, i26 66865152"   --->   Operation 229 'add' 'ret_V_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln818_18 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_19, i32 10, i32 25"   --->   Operation 230 'partselect' 'trunc_ln818_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_20 = add i26 %mul_ln1347_3, i26 66726912"   --->   Operation 231 'add' 'ret_V_20' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln818_19 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_20, i32 10, i32 25"   --->   Operation 232 'partselect' 'trunc_ln818_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_21 = add i26 %r_V_17, i26 65968128"   --->   Operation 233 'add' 'ret_V_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln818_20 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_21, i32 10, i32 25"   --->   Operation 234 'partselect' 'trunc_ln818_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_22 = add i26 %r_V_18, i26 66923520"   --->   Operation 235 'add' 'ret_V_22' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln818_21 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_22, i32 10, i32 25"   --->   Operation 236 'partselect' 'trunc_ln818_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_23 = add i26 %r_V_19, i26 68608"   --->   Operation 237 'add' 'ret_V_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln818_22 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_23, i32 10, i32 25"   --->   Operation 238 'partselect' 'trunc_ln818_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_24 = add i26 %mul_ln1347_4, i26 123904"   --->   Operation 239 'add' 'ret_V_24' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln818_23 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_24, i32 10, i32 25"   --->   Operation 240 'partselect' 'trunc_ln818_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_25 = add i26 %mul_ln1347_5, i26 41984"   --->   Operation 241 'add' 'ret_V_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln818_24 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_25, i32 10, i32 25"   --->   Operation 242 'partselect' 'trunc_ln818_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 243 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_26 = add i26 %r_V_20, i26 66227200"   --->   Operation 243 'add' 'ret_V_26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln818_25 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_26, i32 10, i32 25"   --->   Operation 244 'partselect' 'trunc_ln818_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_27 = add i26 %r_V_21, i26 66342912"   --->   Operation 245 'add' 'ret_V_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln818_26 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_27, i32 10, i32 25"   --->   Operation 246 'partselect' 'trunc_ln818_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 247 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_28 = add i26 %mul_ln1347_6, i26 65702912"   --->   Operation 247 'add' 'ret_V_28' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln818_27 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_28, i32 10, i32 25"   --->   Operation 248 'partselect' 'trunc_ln818_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 249 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_29 = add i26 %r_V_22, i26 65259520"   --->   Operation 249 'add' 'ret_V_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln818_28 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_29, i32 10, i32 25"   --->   Operation 250 'partselect' 'trunc_ln818_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_30 = add i26 %mul_ln1347_7, i26 65981440"   --->   Operation 251 'add' 'ret_V_30' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln818_29 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_30, i32 10, i32 25"   --->   Operation 252 'partselect' 'trunc_ln818_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%mrv = insertvalue i496 <undef>, i16 %trunc_ln" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 253 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i496 %mrv, i16 %trunc_ln818_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 254 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i496 %mrv_1, i16 %trunc_ln818_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 255 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i496 %mrv_2, i16 %trunc_ln818_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 256 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i496 %mrv_3, i16 %trunc_ln818_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 257 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i496 %mrv_4, i16 %trunc_ln818_5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 258 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i496 %mrv_5, i16 %trunc_ln818_6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 259 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i496 %mrv_6, i16 %trunc_ln818_7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 260 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i496 %mrv_7, i16 %trunc_ln818_8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 261 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i496 %mrv_8, i16 %trunc_ln818_9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 262 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i496 %mrv_9, i16 %trunc_ln818_s" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 263 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i496 %mrv_10, i16 %trunc_ln818_10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 264 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i496 %mrv_11, i16 %trunc_ln818_11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 265 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i496 %mrv_12, i16 %trunc_ln818_12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 266 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i496 %mrv_13, i16 %trunc_ln818_13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 267 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i496 %mrv_14, i16 %trunc_ln818_14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 268 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i496 %mrv_15, i16 %trunc_ln818_15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 269 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i496 %mrv_16, i16 %trunc_ln818_16" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 270 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i496 %mrv_17, i16 %trunc_ln818_17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 271 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i496 %mrv_18, i16 %trunc_ln818_18" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 272 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i496 %mrv_19, i16 %trunc_ln818_19" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 273 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i496 %mrv_20, i16 %trunc_ln818_20" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 274 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i496 %mrv_21, i16 %trunc_ln818_21" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 275 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i496 %mrv_22, i16 %trunc_ln818_22" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 276 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i496 %mrv_23, i16 %trunc_ln818_23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 277 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i496 %mrv_24, i16 %trunc_ln818_24" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 278 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i496 %mrv_25, i16 %trunc_ln818_25" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 279 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i496 %mrv_26, i16 %trunc_ln818_26" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 280 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i496 %mrv_27, i16 %trunc_ln818_27" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 281 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i496 %mrv_28, i16 %trunc_ln818_28" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 282 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i496 %mrv_29, i16 %trunc_ln818_29" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 283 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%ret_ln93 = ret i496 %mrv_s" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 284 'ret' 'ret_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.996ns
The critical path consists of the following:
	wire read operation ('p_read31') on port 'p_read' [62]  (0 ns)
	'mul' operation of DSP[65] ('r.V') [64]  (0.996 ns)

 <State 2>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[65] ('r.V') [64]  (0.996 ns)

 <State 3>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[65] ('r.V') [64]  (0 ns)
	'add' operation of DSP[65] ('ret.V') [65]  (0.645 ns)

 <State 4>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[65] ('ret.V') [65]  (0.645 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
