<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml all_digital_modulator_fil.twx all_digital_modulator_fil.ncd
-o all_digital_modulator_fil.twr all_digital_modulator_fil.pcf

</twCmdLine><twDesign>all_digital_modulator_fil.ncd</twDesign><twDesignPath>all_digital_modulator_fil.ncd</twDesignPath><twPCF>all_digital_modulator_fil.pcf</twPCF><twPcfPath>all_digital_modulator_fil.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint PATH &quot;TS_TXCLK_RXCLK_path&quot; TIG; ignored during timing analysis.</twWarn><twInfo anchorID="3">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="4">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="5">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="6">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_ETH_RXCLK = PERIOD TIMEGRP &quot;ETH_RXCLK&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>229827</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2430</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.919</twMinPer></twConstHead><twPathRptBanner iPaths="20236" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14 (SLICE_X41Y106.D2), 20236 paths
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.081</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14</twDest><twTotPathDel>7.872</twTotPathDel><twClkSkew dest = "0.290" src = "0.302">0.012</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X41Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X41Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;5&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_lut&lt;0&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y104.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;0&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y103.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y106.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y106.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y106.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y106.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;13&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2172&lt;14&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14</twBEL></twPathDel><twLogDel>3.426</twLogDel><twRouteDel>4.446</twRouteDel><twTotDel>7.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.196</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14</twDest><twTotPathDel>7.757</twTotPathDel><twClkSkew dest = "0.290" src = "0.302">0.012</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X41Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X41Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;5&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_lut&lt;0&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y104.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;0&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y103.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y106.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y106.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y106.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y106.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;13&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2172&lt;14&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14</twBEL></twPathDel><twLogDel>3.367</twLogDel><twRouteDel>4.390</twRouteDel><twTotDel>7.757</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.206</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_2</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14</twDest><twTotPathDel>7.747</twTotPathDel><twClkSkew dest = "0.290" src = "0.302">0.012</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_2</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X41Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X41Y103.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;5&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_lut&lt;2&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y104.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;0&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y103.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y106.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y106.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y106.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y106.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;13&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2172&lt;14&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_14</twBEL></twPathDel><twLogDel>3.368</twLogDel><twRouteDel>4.379</twRouteDel><twTotDel>7.747</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="21583" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15 (SLICE_X41Y103.B5), 21583 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.159</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15</twDest><twTotPathDel>7.806</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X41Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X41Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;5&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_lut&lt;0&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y104.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;0&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y103.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y106.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y106.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;5&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2172&lt;15&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15</twBEL></twPathDel><twLogDel>3.426</twLogDel><twRouteDel>4.380</twRouteDel><twTotDel>7.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.274</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15</twDest><twTotPathDel>7.691</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X41Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X41Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;5&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_lut&lt;0&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y104.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;0&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y103.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y106.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y106.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;5&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2172&lt;15&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15</twBEL></twPathDel><twLogDel>3.367</twLogDel><twRouteDel>4.324</twRouteDel><twTotDel>7.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.284</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_2</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15</twDest><twTotPathDel>7.681</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_2</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X41Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X41Y103.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;5&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_lut&lt;2&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y104.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;0&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y103.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y106.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y106.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y103.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;5&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2172&lt;15&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15</twBEL></twPathDel><twLogDel>3.368</twLogDel><twRouteDel>4.313</twRouteDel><twTotDel>7.681</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16195" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_11 (SLICE_X41Y107.C4), 16195 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.267</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_11</twDest><twTotPathDel>7.689</twTotPathDel><twClkSkew dest = "0.293" src = "0.302">0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_11</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X41Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X41Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;5&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_lut&lt;0&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y104.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;0&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y103.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y107.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2172&lt;11&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_11</twBEL></twPathDel><twLogDel>3.444</twLogDel><twRouteDel>4.245</twRouteDel><twTotDel>7.689</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_11</twDest><twTotPathDel>7.574</twTotPathDel><twClkSkew dest = "0.293" src = "0.302">0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_11</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X41Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X41Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;5&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_lut&lt;0&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y104.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;0&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y103.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y107.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2172&lt;11&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_11</twBEL></twPathDel><twLogDel>3.385</twLogDel><twRouteDel>4.189</twRouteDel><twTotDel>7.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.392</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_2</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_11</twDest><twTotPathDel>7.564</twTotPathDel><twClkSkew dest = "0.293" src = "0.302">0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_2</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_11</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X41Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X41Y103.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;5&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y103.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y103.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_lut&lt;2&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y104.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;0&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y104.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y103.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y107.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2172&lt;11&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_11</twBEL></twPathDel><twLogDel>3.386</twLogDel><twRouteDel>4.178</twRouteDel><twTotDel>7.564</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ETH_RXCLK = PERIOD TIMEGRP &quot;ETH_RXCLK&quot; 8 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAMB16_X1Y36.DIA4), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.264</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_4</twSrc><twDest BELType="RAM">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twDest><twTotPathDel>0.270</twTotPathDel><twClkSkew dest = "0.067" src = "0.061">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_4</twSrc><twDest BELType='RAM'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/mac_rxdata&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y36.DIA4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>u_FILCore/u_FILCommLayer/mac_rxdata&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y36.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAMB16_X1Y36.DIA6), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.264</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_6</twSrc><twDest BELType="RAM">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twDest><twTotPathDel>0.270</twTotPathDel><twClkSkew dest = "0.067" src = "0.061">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_6</twSrc><twDest BELType='RAM'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/mac_rxdata&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_6</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y36.DIA6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>u_FILCore/u_FILCommLayer/mac_rxdata&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y36.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAMB16_X1Y36.DIA5), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.298</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_5</twSrc><twDest BELType="RAM">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twDest><twTotPathDel>0.304</twTotPathDel><twClkSkew dest = "0.067" src = "0.061">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_5</twSrc><twDest BELType='RAM'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/mac_rxdata&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y36.DIA5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.159</twDelInfo><twComp>u_FILCore/u_FILCommLayer/mac_rxdata&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y36.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.159</twRouteDel><twTotDel>0.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_ETH_RXCLK = PERIOD TIMEGRP &quot;ETH_RXCLK&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="33" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKA" logResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKA" locationPin="RAMB16_X1Y36.CLKA" clockNet="ETH_RXCLK_BUFGP"/><twPinLimit anchorID="34" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKB" logResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKB" locationPin="RAMB16_X1Y36.CLKB" clockNet="ETH_RXCLK_BUFGP"/><twPinLimit anchorID="35" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1/CLKA" logResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1/CLKA" locationPin="RAMB16_X0Y38.CLKA" clockNet="ETH_RXCLK_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_sysclk = PERIOD TIMEGRP &quot;sysclk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP &quot;sysclk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="38" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="u_ClockManager/u_dcm/CLKIN" logResource="u_ClockManager/u_dcm/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="u_ClockManager/u_dcm_ML_NEW_DIVCLK"/><twPinLimit anchorID="39" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="u_ClockManager/u_dcm/CLKIN" logResource="u_ClockManager/u_dcm/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="u_ClockManager/u_dcm_ML_NEW_DIVCLK"/><twPinLimit anchorID="40" type="MINPERIOD" name="Tdcmper_CLKFX" slack="5.000" period="8.000" constraintValue="8.000" deviceLimit="3.000" freqLimit="333.333" physResource="u_ClockManager/u_dcm/CLKFX" logResource="u_ClockManager/u_dcm/CLKFX" locationPin="DCM_X0Y2.CLKFX" clockNet="u_ClockManager/dcmclk125"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_RXCLK_DUTCLK_path&quot; TIG;</twConstName><twItemCnt>15</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>15</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s (SLICE_X19Y79.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twUnconstPath anchorID="43" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.062</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg_15</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s</twDest><twDel>1.550</twDel><twSUTime>0.264</twSUTime><twTotPathDel>1.814</twTotPathDel><twClkSkew dest = "1.069" src = "3.982">2.913</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg_15</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X10Y79.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg&lt;14&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y79.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>u_FILCore/dut_rst</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/reset_fpga_rst_reg[15]_OR_56_o&lt;15&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s</twBEL></twPathDel><twLogDel>0.840</twLogDel><twRouteDel>0.974</twRouteDel><twTotDel>1.814</twTotDel><twDestClk twEdge ="twRising">dutClk</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_3 (SLICE_X3Y85.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twUnconstPath anchorID="45" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.055</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_3</twDest><twDel>1.687</twDel><twSUTime>0.114</twSUTime><twTotPathDel>1.801</twTotPathDel><twClkSkew dest = "1.036" src = "3.955">2.919</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X2Y82.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y85.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y85.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_3</twBEL></twPathDel><twLogDel>0.639</twLogDel><twRouteDel>1.162</twRouteDel><twTotDel>1.801</twTotDel><twDestClk twEdge ="twRising">dutClk</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s (SLICE_X19Y79.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twUnconstPath anchorID="47" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.962</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/fpga_rst_reg_15</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s</twDest><twDel>1.451</twDel><twSUTime>0.264</twSUTime><twTotPathDel>1.715</twTotPathDel><twClkSkew dest = "1.069" src = "3.981">2.912</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/fpga_rst_reg_15</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y79.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/fpga_rst_reg&lt;14&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/fpga_rst_reg_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/fpga_rst_reg&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>u_FILCore/dut_rst</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/reset_fpga_rst_reg[15]_OR_56_o&lt;15&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s</twBEL></twPathDel><twLogDel>0.782</twLogDel><twRouteDel>0.933</twRouteDel><twTotDel>1.715</twTotDel><twDestClk twEdge ="twRising">dutClk</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_RXCLK_DUTCLK_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_4 (SLICE_X3Y86.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twUnconstPath anchorID="49" twDataPathType="twDataPathMinDelay" ><twTotDel>0.877</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_4</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_4</twDest><twDel>0.503</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.562</twTotPathDel><twClkSkew dest = "0.660" src = "1.310">0.650</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_4</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y86.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y86.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_4</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.305</twRouteDel><twTotDel>0.562</twTotDel><twDestClk twEdge ="twRising">dutClk</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_5 (SLICE_X3Y86.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twUnconstPath anchorID="51" twDataPathType="twDataPathMinDelay" ><twTotDel>0.878</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_5</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_5</twDest><twDel>0.504</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.563</twTotPathDel><twClkSkew dest = "0.660" src = "1.310">0.650</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_5</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y86.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y86.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_5</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.306</twRouteDel><twTotDel>0.563</twTotDel><twDestClk twEdge ="twRising">dutClk</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_7 (SLICE_X3Y86.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twUnconstPath anchorID="53" twDataPathType="twDataPathMinDelay" ><twTotDel>0.878</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_7</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_7</twDest><twDel>0.504</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.563</twTotPathDel><twClkSkew dest = "0.660" src = "1.310">0.650</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_7</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y83.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y86.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.306</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y86.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_7</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.306</twRouteDel><twTotDel>0.563</twTotDel><twDestClk twEdge ="twRising">dutClk</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="54" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_DUTCLK_RXCLK_path&quot; TIG;</twConstName><twItemCnt>14</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>14</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/Mshreg_rst_clkin_sync2 (SLICE_X2Y90.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.318</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/Mshreg_rst_clkin_sync2</twDest><twDel>1.551</twDel><twSUTime>0.041</twSUTime><twTotPathDel>1.592</twTotPathDel><twClkSkew dest = "1.305" src = "0.696">-0.609</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/Mshreg_rst_clkin_sync2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising">dutClk</twSrcClk><twPathDel><twSite>SLICE_X19Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>u_FILCore/dut_rst</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y90.AI</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">1.341</twDelInfo><twComp>u_FILCore/dut_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y90.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rst_clkin_sync2</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/Mshreg_rst_clkin_sync2</twBEL></twPathDel><twLogDel>0.251</twLogDel><twRouteDel>1.341</twRouteDel><twTotDel>1.592</twTotDel><twDestClk twEdge ="twRising">ETH_RXCLK_BUFGP</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_7 (SLICE_X2Y88.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twUnconstPath anchorID="58" twDataPathType="twDataPathMaxDelay" ><twTotDel>0.755</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_7</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_7</twDest><twDel>1.004</twDel><twSUTime>0.058</twSUTime><twTotPathDel>1.062</twTotPathDel><twClkSkew dest = "1.300" src = "0.658">-0.642</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_7</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">dutClk</twSrcClk><twPathDel><twSite>SLICE_X3Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y88.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y88.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_7</twBEL></twPathDel><twLogDel>0.268</twLogDel><twRouteDel>0.794</twRouteDel><twTotDel>1.062</twTotDel><twDestClk twEdge ="twRising">ETH_RXCLK_BUFGP</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5 (SLICE_X2Y88.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twUnconstPath anchorID="60" twDataPathType="twDataPathMaxDelay" ><twTotDel>0.593</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_5</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5</twDest><twDel>0.842</twDel><twSUTime>0.058</twSUTime><twTotPathDel>0.900</twTotPathDel><twClkSkew dest = "1.300" src = "0.658">-0.642</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_5</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">dutClk</twSrcClk><twPathDel><twSite>SLICE_X3Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y88.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y88.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5</twBEL></twPathDel><twLogDel>0.268</twLogDel><twRouteDel>0.632</twRouteDel><twTotDel>0.900</twTotDel><twDestClk twEdge ="twRising">ETH_RXCLK_BUFGP</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_DUTCLK_RXCLK_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_0 (SLICE_X1Y84.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twUnconstPath anchorID="62" twDataPathType="twDataPathMinDelay" ><twTotDel>-2.305</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_0</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_0</twDest><twDel>0.902</twDel><twSUTime>-0.046</twSUTime><twTotPathDel>0.948</twTotPathDel><twClkSkew dest = "3.951" src = "1.033">-2.918</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_0</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising">dutClk</twSrcClk><twPathDel><twSite>SLICE_X0Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y84.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y84.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_0</twBEL></twPathDel><twLogDel>0.495</twLogDel><twRouteDel>0.453</twRouteDel><twTotDel>0.948</twTotDel><twDestClk twEdge ="twRising">ETH_RXCLK_BUFGP</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_3 (SLICE_X1Y84.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twUnconstPath anchorID="64" twDataPathType="twDataPathMinDelay" ><twTotDel>-2.305</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_3</twDest><twDel>0.902</twDel><twSUTime>-0.046</twSUTime><twTotPathDel>0.948</twTotPathDel><twClkSkew dest = "3.951" src = "1.033">-2.918</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising">dutClk</twSrcClk><twPathDel><twSite>SLICE_X0Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y84.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y84.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_3</twBEL></twPathDel><twLogDel>0.495</twLogDel><twRouteDel>0.453</twRouteDel><twTotDel>0.948</twTotDel><twDestClk twEdge ="twRising">ETH_RXCLK_BUFGP</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_1 (SLICE_X1Y84.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twUnconstPath anchorID="66" twDataPathType="twDataPathMinDelay" ><twTotDel>-2.304</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_1</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_1</twDest><twDel>0.903</twDel><twSUTime>-0.046</twSUTime><twTotPathDel>0.949</twTotPathDel><twClkSkew dest = "3.951" src = "1.033">-2.918</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_1</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising">dutClk</twSrcClk><twPathDel><twSite>SLICE_X0Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y84.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y84.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_1</twBEL></twPathDel><twLogDel>0.495</twLogDel><twRouteDel>0.454</twRouteDel><twTotDel>0.949</twTotDel><twDestClk twEdge ="twRising">ETH_RXCLK_BUFGP</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="67" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_DUTCLK_TXCLK_path&quot; TIG;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2 (SLICE_X48Y78.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twUnconstPath anchorID="69" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.410</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2</twDest><twDel>2.422</twDel><twSUTime>0.062</twSUTime><twTotPathDel>2.484</twTotPathDel><twClkSkew dest = "2.387" src = "2.878">0.491</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X19Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/dut_rst</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y78.AI</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">1.992</twDelInfo><twComp>u_FILCore/dut_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y78.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.062</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rst_clkout_sync2</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2</twBEL></twPathDel><twLogDel>0.492</twLogDel><twRouteDel>1.992</twRouteDel><twTotDel>2.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.000">txclk</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_6 (SLICE_X57Y76.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twUnconstPath anchorID="71" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.818</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_6</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_6</twDest><twDel>1.798</twDel><twSUTime>0.114</twSUTime><twTotPathDel>1.912</twTotPathDel><twClkSkew dest = "2.385" src = "2.856">0.471</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_6</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X52Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;8&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y76.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y76.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_6</twBEL></twPathDel><twLogDel>0.639</twLogDel><twRouteDel>1.273</twRouteDel><twTotDel>1.912</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.000">txclk</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_4 (SLICE_X57Y76.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twUnconstPath anchorID="73" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.673</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_4</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_4</twDest><twDel>1.657</twDel><twSUTime>0.114</twSUTime><twTotPathDel>1.771</twTotPathDel><twClkSkew dest = "2.385" src = "2.852">0.467</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_4</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X51Y76.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;5&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y76.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y76.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_4</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.227</twRouteDel><twTotDel>1.771</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.000">txclk</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_DUTCLK_TXCLK_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10 (SLICE_X52Y78.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twUnconstPath anchorID="75" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.006</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_10</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10</twDest><twDel>0.470</twDel><twSUTime>-0.041</twSUTime><twTotPathDel>0.511</twTotPathDel><twClkSkew dest = "1.080" src = "0.998">-0.082</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_10</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X52Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y78.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1&lt;8&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.236</twRouteDel><twTotDel>0.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">txclk</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_8 (SLICE_X52Y78.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twUnconstPath anchorID="77" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.001</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_8</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_8</twDest><twDel>0.448</twDel><twSUTime>-0.041</twSUTime><twTotPathDel>0.489</twTotPathDel><twClkSkew dest = "1.080" src = "1.025">-0.055</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_8</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X52Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;8&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y78.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1&lt;8&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_8</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.214</twRouteDel><twTotDel>0.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">txclk</twDestClk><twPctLog>56.2</twPctLog><twPctRoute>43.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_3 (SLICE_X51Y75.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twUnconstPath anchorID="79" twDataPathType="twDataPathMinDelay" ><twTotDel>0.031</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_3</twDest><twDel>0.462</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.521</twTotPathDel><twClkSkew dest = "1.076" src = "1.021">-0.055</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X51Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;5&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y75.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_3</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.264</twRouteDel><twTotDel>0.521</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">txclk</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="80" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TXCLK_DUTCLK_path&quot; TIG;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_8 (SLICE_X57Y75.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twUnconstPath anchorID="82" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.669</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_8</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_8</twDest><twDel>1.660</twDel><twSUTime>0.114</twSUTime><twTotPathDel>1.774</twTotPathDel><twClkSkew dest = "2.383" src = "2.843">0.460</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_8</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X55Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y75.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y75.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_8</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.230</twRouteDel><twTotDel>1.774</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_10 (SLICE_X57Y75.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twUnconstPath anchorID="84" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.663</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_10</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_10</twDest><twDel>1.654</twDel><twSUTime>0.114</twSUTime><twTotPathDel>1.768</twTotPathDel><twClkSkew dest = "2.383" src = "2.843">0.460</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_10</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X55Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y75.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y75.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_10</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.224</twRouteDel><twTotDel>1.768</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_2 (SLICE_X52Y73.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twUnconstPath anchorID="86" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.589</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_2</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_2</twDest><twDel>1.598</twDel><twSUTime>0.085</twSUTime><twTotPathDel>1.683</twTotPathDel><twClkSkew dest = "2.377" src = "2.848">0.471</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_2</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X53Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1&lt;0&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_2</twBEL></twPathDel><twLogDel>0.515</twLogDel><twRouteDel>1.168</twRouteDel><twTotDel>1.683</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TXCLK_DUTCLK_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_4 (SLICE_X55Y76.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twUnconstPath anchorID="88" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.031</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_4</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_4</twDest><twDel>0.405</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.464</twTotPathDel><twClkSkew dest = "1.077" src = "1.017">-0.060</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_4</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X55Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y76.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.207</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y76.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_4</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.207</twRouteDel><twTotDel>0.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_0 (SLICE_X52Y73.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twUnconstPath anchorID="90" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.039</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_0</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_0</twDest><twDel>0.408</twDel><twSUTime>-0.041</twSUTime><twTotPathDel>0.449</twTotPathDel><twClkSkew dest = "1.070" src = "1.017">-0.053</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_0</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X53Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y73.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1&lt;0&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_0</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.210</twRouteDel><twTotDel>0.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1 (SLICE_X52Y73.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twUnconstPath anchorID="92" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.033</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_1</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1</twDest><twDel>0.414</twDel><twSUTime>-0.041</twSUTime><twTotPathDel>0.455</twTotPathDel><twClkSkew dest = "1.070" src = "1.017">-0.053</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_1</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X53Y74.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y73.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1&lt;0&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.216</twRouteDel><twTotDel>0.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="93" twConstType="PATHBLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TXCLK_RXCLK_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="94" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_RXCLK_TXCLK_path&quot; TIG;</twConstName><twItemCnt>1015</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>310</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="68" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15 (SLICE_X22Y68.CIN), 68 paths
</twPathRptBanner><twPathRpt anchorID="95"><twUnconstPath anchorID="96" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.466</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_2</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15</twDest><twDel>7.922</twDel><twSUTime>0.313</twSUTime><twTotPathDel>8.235</twTotPathDel><twClkSkew dest = "1.066" src = "3.932">2.866</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_2</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X42Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X42Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y80.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.766</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/rxaddrvalid_sync2</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B91</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y65.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.312</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y65.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y65.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y65.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y68.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_14</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15</twBEL></twPathDel><twLogDel>1.645</twLogDel><twRouteDel>6.590</twRouteDel><twTotDel>8.235</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="97"><twUnconstPath anchorID="98" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.293</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_6</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15</twDest><twDel>7.745</twDel><twSUTime>0.313</twSUTime><twTotPathDel>8.058</twTotPathDel><twClkSkew dest = "1.066" src = "3.936">2.870</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_6</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X42Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X42Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y79.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.801</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B131</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y66.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y66.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y66.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs6</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y66.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y68.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_14</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15</twBEL></twPathDel><twLogDel>1.576</twLogDel><twRouteDel>6.482</twRouteDel><twTotDel>8.058</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="99"><twUnconstPath anchorID="100" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.207</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15</twDest><twDel>7.663</twDel><twSUTime>0.313</twSUTime><twTotPathDel>7.976</twTotPathDel><twClkSkew dest = "1.066" src = "3.932">2.866</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X42Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X42Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.974</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B101</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y65.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.577</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y65.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y66.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs3</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y66.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y68.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_14</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15</twBEL></twPathDel><twLogDel>1.715</twLogDel><twRouteDel>6.261</twRouteDel><twTotDel>7.976</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="92" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16 (SLICE_X22Y69.CIN), 92 paths
</twPathRptBanner><twPathRpt anchorID="101"><twUnconstPath anchorID="102" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.465</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_2</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16</twDest><twDel>8.018</twDel><twSUTime>0.213</twSUTime><twTotPathDel>8.231</twTotPathDel><twClkSkew dest = "1.063" src = "3.932">2.869</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_2</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X42Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X42Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y80.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.766</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/rxaddrvalid_sync2</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B91</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y65.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.312</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y65.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y65.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y65.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y69.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;16&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_xor&lt;0&gt;_15</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16</twBEL></twPathDel><twLogDel>1.638</twLogDel><twRouteDel>6.593</twRouteDel><twTotDel>8.231</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="103"><twUnconstPath anchorID="104" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.292</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_6</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16</twDest><twDel>7.841</twDel><twSUTime>0.213</twSUTime><twTotPathDel>8.054</twTotPathDel><twClkSkew dest = "1.063" src = "3.936">2.873</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_6</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X42Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X42Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y79.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.801</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B131</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y66.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y66.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y66.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs6</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y66.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y69.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;16&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_xor&lt;0&gt;_15</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16</twBEL></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>6.485</twRouteDel><twTotDel>8.054</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="105"><twUnconstPath anchorID="106" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.206</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16</twDest><twDel>7.759</twDel><twSUTime>0.213</twSUTime><twTotPathDel>7.972</twTotPathDel><twClkSkew dest = "1.063" src = "3.932">2.869</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X42Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X42Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.974</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B101</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y65.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.577</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y65.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y66.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs3</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y66.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y69.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;16&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_xor&lt;0&gt;_15</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16</twBEL></twPathDel><twLogDel>1.708</twLogDel><twRouteDel>6.264</twRouteDel><twTotDel>7.972</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="68" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_13 (SLICE_X22Y68.CIN), 68 paths
</twPathRptBanner><twPathRpt anchorID="107"><twUnconstPath anchorID="108" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.456</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_2</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_13</twDest><twDel>7.922</twDel><twSUTime>0.303</twSUTime><twTotPathDel>8.225</twTotPathDel><twClkSkew dest = "1.066" src = "3.932">2.866</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_2</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_13</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X42Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X42Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y80.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.766</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/rxaddrvalid_sync2</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B91</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y65.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.312</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y65.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y65.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y65.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y68.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_14</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_13</twBEL></twPathDel><twLogDel>1.635</twLogDel><twRouteDel>6.590</twRouteDel><twTotDel>8.225</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="109"><twUnconstPath anchorID="110" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.283</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_6</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_13</twDest><twDel>7.745</twDel><twSUTime>0.303</twSUTime><twTotPathDel>8.048</twTotPathDel><twClkSkew dest = "1.066" src = "3.936">2.870</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_6</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X42Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X42Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y79.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.801</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B131</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y66.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y66.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y66.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs6</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y66.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y68.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_14</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_13</twBEL></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>6.482</twRouteDel><twTotDel>8.048</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="111"><twUnconstPath anchorID="112" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.197</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_13</twDest><twDel>7.663</twDel><twSUTime>0.303</twSUTime><twTotPathDel>7.966</twTotPathDel><twClkSkew dest = "1.066" src = "3.932">2.866</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_13</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X42Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X42Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.974</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B101</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y65.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.577</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y65.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y66.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs3</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y66.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y68.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_14</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_13</twBEL></twPathDel><twLogDel>1.705</twLogDel><twRouteDel>6.261</twRouteDel><twTotDel>7.966</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_RXCLK_TXCLK_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_54 (SLICE_X43Y87.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twUnconstPath anchorID="114" twDataPathType="twDataPathMinDelay" ><twTotDel>1.059</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udpdstport0_2reg_6</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_54</twDest><twDel>0.567</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.782</twTotPathDel><twClkSkew dest = "0.636" src = "1.278">0.642</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udpdstport0_2reg_6</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_54</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X45Y87.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/udpdstport0_2&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udpdstport0_2reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y87.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/udpdstport0_2&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y87.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader&lt;54&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT&lt;54&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_54</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.369</twRouteDel><twTotDel>0.782</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_44 (SLICE_X45Y86.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twUnconstPath anchorID="116" twDataPathType="twDataPathMinDelay" ><twTotDel>1.130</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udpsrcport0_1reg_4</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_44</twDest><twDel>0.640</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.855</twTotPathDel><twClkSkew dest = "0.638" src = "1.278">0.640</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udpsrcport0_1reg_4</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_44</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X45Y88.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/udpsrcport0_2&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udpsrcport0_1reg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y86.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/udpsrcport0_1&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y86.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader&lt;44&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT&lt;44&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_44</twBEL></twPathDel><twLogDel>0.459</twLogDel><twRouteDel>0.396</twRouteDel><twTotDel>0.855</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_64 (SLICE_X35Y87.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twUnconstPath anchorID="118" twDataPathType="twDataPathMinDelay" ><twTotDel>1.147</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_0</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_64</twDest><twDel>0.645</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.860</twTotPathDel><twClkSkew dest = "0.638" src = "1.290">0.652</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_0</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_64</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X39Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr4&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y87.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr4&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y87.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader&lt;72&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT&lt;64&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_64</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.447</twRouteDel><twTotDel>0.860</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="119" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_u_ClockManager_dcmclk125 = PERIOD TIMEGRP &quot;u_ClockManager_dcmclk125&quot;         TS_sysclk / 1.25 HIGH 50%;</twConstName><twItemCnt>125192</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4721</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.817</twMinPer></twConstHead><twPathRptBanner iPaths="15796" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty (SLICE_X53Y73.A6), 15796 paths
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.183</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_0</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty</twDest><twTotPathDel>7.580</twTotPathDel><twClkSkew dest = "0.285" src = "0.307">0.022</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_0</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X52Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X52Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y69.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_B_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_B_A11</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_B_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y69.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_rs_B&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y69.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_rs_lut&lt;3&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y72.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/dataLen&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/N01</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/bufferReady1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/N01</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/bufferReady1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y72.B5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/dataReady</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y72.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mmux_rd_addr_bin_next31</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y72.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_bin_next&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y72.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty_temp123_F</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty_temp123</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y73.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty_temp122</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty_temp127</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty</twBEL></twPathDel><twLogDel>3.248</twLogDel><twRouteDel>4.332</twRouteDel><twTotDel>7.580</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.184</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_0</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty</twDest><twTotPathDel>7.579</twTotPathDel><twClkSkew dest = "0.285" src = "0.307">0.022</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_0</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X52Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X52Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y69.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_B_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_B_A11</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_B_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_B_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y70.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_B_rs_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_B_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y70.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_rs_B&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y70.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_rs_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_rs_lut&lt;4&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/dataLen&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/N01</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/bufferReady1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/N01</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/bufferReady1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y72.B5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/dataReady</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y72.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mmux_rd_addr_bin_next31</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y72.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_bin_next&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y72.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty_temp123_F</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty_temp123</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y73.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty_temp122</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty_temp127</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty</twBEL></twPathDel><twLogDel>3.454</twLogDel><twRouteDel>4.125</twRouteDel><twTotDel>7.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.185</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_0</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty</twDest><twTotPathDel>7.578</twTotPathDel><twClkSkew dest = "0.285" src = "0.307">0.022</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_0</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X52Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X52Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y69.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_B_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_B_rs_lut&lt;0&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_B_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y69.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_rs_B&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y69.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_rs_lut&lt;3&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/Mmux_dataLen_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y72.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/dataLen&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/N01</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/bufferReady1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/N01</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/bufferReady1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y72.B5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/dataReady</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y72.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mmux_rd_addr_bin_next31</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y72.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_bin_next&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y72.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty_temp123_F</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty_temp123</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y73.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty_temp122</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty_temp127</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/empty</twBEL></twPathDel><twLogDel>3.246</twLogDel><twRouteDel>4.332</twRouteDel><twTotDel>7.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="139" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_3 (SLICE_X16Y62.A5), 139 paths
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.310</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_3</twDest><twTotPathDel>7.436</twTotPathDel><twClkSkew dest = "0.730" src = "0.769">0.039</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X24Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X24Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.C5</twSite><twDelType>net</twDelType><twFanCnt>139</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv3</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv31</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y64.B2</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">2.581</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3733</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15611</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y64.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15610</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3733</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15614</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y62.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15613</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15617_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/N300</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15617</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_3</twBEL></twPathDel><twLogDel>1.837</twLogDel><twRouteDel>5.599</twRouteDel><twTotDel>7.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.501</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_3</twDest><twTotPathDel>7.248</twTotPathDel><twClkSkew dest = "0.730" src = "0.766">0.036</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X25Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X25Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd4</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.C2</twSite><twDelType>net</twDelType><twFanCnt>139</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv3</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv31</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y64.B2</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">2.581</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3733</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15611</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y64.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15610</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3733</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15614</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y62.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15613</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15617_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/N300</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15617</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_3</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>5.457</twRouteDel><twTotDel>7.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.572</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_3</twDest><twTotPathDel>7.175</twTotPathDel><twClkSkew dest = "0.730" src = "0.768">0.038</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X24Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X24Y67.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5-In210</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.C1</twSite><twDelType>net</twDelType><twFanCnt>194</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv3</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv31</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y64.B2</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">2.581</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3733</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15611</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y64.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15610</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3733</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15614</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y62.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15613</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15617_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/N300</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15617</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_3</twBEL></twPathDel><twLogDel>1.896</twLogDel><twRouteDel>5.279</twRouteDel><twTotDel>7.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="29" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_126 (SLICE_X25Y101.D6), 29 paths
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.315</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_126</twDest><twTotPathDel>7.390</twTotPathDel><twClkSkew dest = "0.592" src = "0.672">0.080</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_126</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X24Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y67.D3</twSite><twDelType>net</twDelType><twFanCnt>139</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/incpingflag</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n36701</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y97.A3</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">3.773</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3670</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader&lt;161&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT&lt;117&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y101.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT&lt;117&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y101.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader&lt;126&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT&lt;126&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_126</twBEL></twPathDel><twLogDel>1.367</twLogDel><twRouteDel>6.023</twRouteDel><twTotDel>7.390</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.334</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd4</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_126</twDest><twTotPathDel>7.374</twTotPathDel><twClkSkew dest = "0.592" src = "0.669">0.077</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd4</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_126</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X25Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X25Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd4</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>153</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/incpingflag</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n36701</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y97.A3</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">3.773</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3670</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader&lt;161&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT&lt;117&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y101.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT&lt;117&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y101.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader&lt;126&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT&lt;126&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_126</twBEL></twPathDel><twLogDel>1.321</twLogDel><twRouteDel>6.053</twRouteDel><twTotDel>7.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.357</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_126</twDest><twTotPathDel>7.351</twTotPathDel><twClkSkew dest = "0.592" src = "0.669">0.077</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_126</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X25Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X25Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd4</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y67.D2</twSite><twDelType>net</twDelType><twFanCnt>139</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y67.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/incpingflag</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n36701</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y97.A3</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">3.773</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3670</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader&lt;161&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT&lt;117&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y101.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT&lt;117&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y101.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader&lt;126&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT&lt;126&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_126</twBEL></twPathDel><twLogDel>1.321</twLogDel><twRouteDel>6.030</twRouteDel><twTotDel>7.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_ClockManager_dcmclk125 = PERIOD TIMEGRP &quot;u_ClockManager_dcmclk125&quot;
        TS_sysclk / 1.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/wrAddr_4 (SLICE_X24Y43.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.398</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/wrAddr_3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/wrAddr_4</twDest><twTotPathDel>0.398</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/wrAddr_3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/wrAddr_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X24Y43.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/wrAddr&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/wrAddr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y43.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.077</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/wrAddr&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y43.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/wrAddr&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/Mcount_wrAddr_xor&lt;4&gt;11</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/wrAddr_4</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.077</twRouteDel><twTotDel>0.398</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>80.7</twPctLog><twPctRoute>19.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_2 (SLICE_X24Y47.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.404</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_1</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_2</twDest><twTotPathDel>0.404</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_1</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X24Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr&lt;1&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y47.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.083</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y47.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr&lt;1&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/Mcount_pktInfo_wrAddr_xor&lt;2&gt;11</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_2</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.083</twRouteDel><twTotDel>0.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>79.5</twPctLog><twPctRoute>20.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync2_2 (SLICE_X51Y75.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_2</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync2_2</twDest><twTotPathDel>0.405</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_2</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync2_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X51Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y75.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.052</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y75.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1&lt;2&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync2_2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.052</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>87.2</twPctLog><twPctRoute>12.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="144"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ClockManager_dcmclk125 = PERIOD TIMEGRP &quot;u_ClockManager_dcmclk125&quot;
        TS_sysclk / 1.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="145" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/dpram/Mram_memory/CLKB" logResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/dpram/Mram_memory/CLKB" locationPin="RAMB16_X3Y34.CLKB" clockNet="txclk"/><twPinLimit anchorID="146" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKA" logResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKA" locationPin="RAMB16_X3Y32.CLKA" clockNet="txclk"/><twPinLimit anchorID="147" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKB" logResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKB" locationPin="RAMB16_X3Y32.CLKB" clockNet="txclk"/></twPinLimitRpt></twConst><twConst anchorID="148" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_u_ClockManager_dcmclk125_180 = PERIOD TIMEGRP         &quot;u_ClockManager_dcmclk125_180&quot; TS_sysclk / 1.25 PHASE 4 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="149"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ClockManager_dcmclk125_180 = PERIOD TIMEGRP
        &quot;u_ClockManager_dcmclk125_180&quot; TS_sysclk / 1.25 PHASE 4 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="150" type="MINPERIOD" name="Tbcper_I" slack="5.334" period="8.000" constraintValue="8.000" deviceLimit="2.666" freqLimit="375.094" physResource="u_ClockManager/u_BUFG_inst2/I0" logResource="u_ClockManager/u_BUFG_inst2/I0" locationPin="BUFGMUX_X3Y8.I0" clockNet="u_ClockManager/dcmclk125_180"/><twPinLimit anchorID="151" type="MINPERIOD" name="Tockper" slack="5.960" period="8.000" constraintValue="8.000" deviceLimit="2.040" freqLimit="490.196" physResource="ETH_GTXCLK_OBUF/CLK1" logResource="u_ClockManager/u_ODDR2/CK1" locationPin="OLOGIC_X27Y63.CLK1" clockNet="u_ClockManager/clk125_180"/></twPinLimitRpt></twConst><twConst anchorID="152" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_u_ClockManager_CLKDV = PERIOD TIMEGRP &quot;u_ClockManager_CLKDV&quot; TS_sysclk * 2         HIGH 50%;</twConstName><twItemCnt>18527</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3120</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.428</twMinPer></twConstHead><twPathRptBanner iPaths="930" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAMB8_X2Y28.DIPBDIP0), 930 paths
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.572</twSlack><twSrc BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twTotPathDel>12.189</twTotPathDel><twClkSkew dest = "0.608" src = "0.662">0.054</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB8_X0Y28.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>RAMB8_X0Y28.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out&lt;10&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_din&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y38.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;14&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Mmux_Baseband_signal_slv51</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.009</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;19</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out117</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out117</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;19</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_lut&lt;0&gt;18</twBEL><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;23</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;23</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;27</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;31</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y52.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor&lt;0&gt;_34</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y28.DIPBDIP0</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.989</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X2Y28.CLKAWRCLK</twSite><twDelType>Trdck_DIPB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twLogDel>4.249</twLogDel><twRouteDel>7.940</twRouteDel><twTotDel>12.189</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.584</twSlack><twSrc BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twTotPathDel>12.177</twTotPathDel><twClkSkew dest = "0.608" src = "0.662">0.054</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB8_X0Y28.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>RAMB8_X0Y28.DOADO14</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y41.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.425</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out&lt;14&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp61</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y41.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_din&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;6&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Mmux_Baseband_signal_slv291</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.C2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">2.189</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;11</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out110</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out110</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;11</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;15</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;19</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;23</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;23</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;27</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;31</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y52.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor&lt;0&gt;_34</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y28.DIPBDIP0</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.989</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X2Y28.CLKAWRCLK</twSite><twDelType>Trdck_DIPB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twLogDel>4.133</twLogDel><twRouteDel>8.044</twRouteDel><twTotDel>12.177</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.641</twSlack><twSrc BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twTotPathDel>12.120</twTotPathDel><twClkSkew dest = "0.608" src = "0.662">0.054</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB8_X0Y28.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>RAMB8_X0Y28.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out&lt;10&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.695</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_din&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;4&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Mmux_Baseband_signal_slv271</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.A3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.017</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;11</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out18</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out18</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;11</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_lut&lt;0&gt;9</twBEL><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;15</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;19</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;23</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;23</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;27</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;31</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y52.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor&lt;0&gt;_34</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y28.DIPBDIP0</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.989</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X2Y28.CLKAWRCLK</twSite><twDelType>Trdck_DIPB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twLogDel>4.512</twLogDel><twRouteDel>7.608</twRouteDel><twTotDel>12.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="930" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAMB8_X2Y28.DIPBDIP1), 930 paths
</twPathRptBanner><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.572</twSlack><twSrc BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twTotPathDel>12.189</twTotPathDel><twClkSkew dest = "0.608" src = "0.662">0.054</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB8_X0Y28.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>RAMB8_X0Y28.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out&lt;10&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_din&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y38.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;14&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Mmux_Baseband_signal_slv51</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.009</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;19</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out117</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out117</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;19</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_lut&lt;0&gt;18</twBEL><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;23</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;23</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;27</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;31</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y52.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor&lt;0&gt;_34</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y28.DIPBDIP1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.989</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X2Y28.CLKAWRCLK</twSite><twDelType>Trdck_DIPB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twLogDel>4.249</twLogDel><twRouteDel>7.940</twRouteDel><twTotDel>12.189</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.584</twSlack><twSrc BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twTotPathDel>12.177</twTotPathDel><twClkSkew dest = "0.608" src = "0.662">0.054</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB8_X0Y28.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>RAMB8_X0Y28.DOADO14</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y41.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.425</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out&lt;14&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp61</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y41.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_din&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;6&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Mmux_Baseband_signal_slv291</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.C2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">2.189</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;11</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out110</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out110</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;11</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;15</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;19</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;23</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;23</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;27</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;31</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y52.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor&lt;0&gt;_34</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y28.DIPBDIP1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.989</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X2Y28.CLKAWRCLK</twSite><twDelType>Trdck_DIPB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twLogDel>4.133</twLogDel><twRouteDel>8.044</twRouteDel><twTotDel>12.177</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.641</twSlack><twSrc BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twTotPathDel>12.120</twTotPathDel><twClkSkew dest = "0.608" src = "0.662">0.054</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB8_X0Y28.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>RAMB8_X0Y28.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out&lt;10&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.695</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_din&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;4&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Mmux_Baseband_signal_slv271</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.A3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.017</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;11</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out18</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out18</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;11</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_lut&lt;0&gt;9</twBEL><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;15</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;19</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;23</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;23</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;27</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;31</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y52.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor&lt;0&gt;_34</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y28.DIPBDIP1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.989</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X2Y28.CLKAWRCLK</twSite><twDelType>Trdck_DIPB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twLogDel>4.512</twLogDel><twRouteDel>7.608</twRouteDel><twTotDel>12.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="930" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAMB8_X2Y28.DIPADIP1), 930 paths
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.616</twSlack><twSrc BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twTotPathDel>12.145</twTotPathDel><twClkSkew dest = "0.608" src = "0.662">0.054</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB8_X0Y28.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>RAMB8_X0Y28.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out&lt;10&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_din&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y38.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;14&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Mmux_Baseband_signal_slv51</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.009</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;19</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out117</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out117</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;19</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_lut&lt;0&gt;18</twBEL><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;23</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;23</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;27</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;31</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y52.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor&lt;0&gt;_34</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y28.DIPADIP1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X2Y28.CLKAWRCLK</twSite><twDelType>Trdck_DIPA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twLogDel>4.249</twLogDel><twRouteDel>7.896</twRouteDel><twTotDel>12.145</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.628</twSlack><twSrc BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twTotPathDel>12.133</twTotPathDel><twClkSkew dest = "0.608" src = "0.662">0.054</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB8_X0Y28.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>RAMB8_X0Y28.DOADO14</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y41.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.425</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out&lt;14&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp61</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y41.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_din&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;6&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Mmux_Baseband_signal_slv291</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.C2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">2.189</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;11</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out110</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out110</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;11</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;15</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;19</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;23</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;23</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;27</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;31</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y52.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor&lt;0&gt;_34</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y28.DIPADIP1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X2Y28.CLKAWRCLK</twSite><twDelType>Trdck_DIPA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twLogDel>4.133</twLogDel><twRouteDel>8.000</twRouteDel><twTotDel>12.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.685</twSlack><twSrc BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twTotPathDel>12.076</twTotPathDel><twClkSkew dest = "0.608" src = "0.662">0.054</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB8_X0Y28.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>RAMB8_X0Y28.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out&lt;10&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.695</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_din&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;4&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Mmux_Baseband_signal_slv271</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.A3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.017</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;11</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out18</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out18</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;11</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_lut&lt;0&gt;9</twBEL><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;15</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;19</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;23</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;23</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;27</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;27</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;31</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y52.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor&lt;0&gt;_34</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y28.DIPADIP1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X2Y28.CLKAWRCLK</twSite><twDelType>Trdck_DIPA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twLogDel>4.512</twLogDel><twRouteDel>7.564</twRouteDel><twTotDel>12.076</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_ClockManager_CLKDV = PERIOD TIMEGRP &quot;u_ClockManager_CLKDV&quot; TS_sysclk * 2
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory3 (RAMB8_X0Y40.ADDRBRDADDR9), 1 path
</twPathRptBanner><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.341</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin_9</twSrc><twDest BELType="RAM">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory3</twDest><twTotPathDel>0.344</twTotPathDel><twClkSkew dest = "0.077" src = "0.074">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin_9</twSrc><twDest BELType='RAM'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X2Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin_9</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y40.ADDRBRDADDR9</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X0Y40.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory3</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory3</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.176</twRouteDel><twTotDel>0.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1 (RAMB16_X0Y38.ADDRB2), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.344</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin_0</twSrc><twDest BELType="RAM">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1</twDest><twTotPathDel>0.346</twTotPathDel><twClkSkew dest = "0.076" src = "0.074">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin_0</twSrc><twDest BELType='RAM'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X2Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin_0</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y38.ADDRB2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y38.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.178</twRouteDel><twTotDel>0.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_34 (SLICE_X4Y56.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.387</twSlack><twSrc BELType="FF">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_42</twSrc><twDest BELType="FF">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_34</twDest><twTotPathDel>0.387</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_42</twSrc><twDest BELType='FF'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_34</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X4Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_data&lt;35&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y56.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.066</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_data&lt;34&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_data&lt;35&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_data&lt;34&gt;_rt</twBEL><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_34</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>82.9</twPctLog><twPctRoute>17.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="177"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ClockManager_CLKDV = PERIOD TIMEGRP &quot;u_ClockManager_CLKDV&quot; TS_sysclk * 2
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="178" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1/CLKB" logResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1/CLKB" locationPin="RAMB16_X0Y38.CLKB" clockNet="dutClk"/><twPinLimit anchorID="179" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory2/CLKB" logResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory2/CLKB" locationPin="RAMB16_X0Y36.CLKB" clockNet="dutClk"/><twPinLimit anchorID="180" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory3/CLKBRDCLK" logResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory3/CLKBRDCLK" locationPin="RAMB8_X0Y40.CLKBRDCLK" clockNet="dutClk"/></twPinLimitRpt></twConst><twConstRollupTable uID="2" anchorID="181"><twConstRollup name="TS_sysclk" fullName="TS_sysclk = PERIOD TIMEGRP &quot;sysclk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="9.771" errors="0" errorRollup="0" items="0" itemsRollup="143719"/><twConstRollup name="TS_u_ClockManager_dcmclk125" fullName="TS_u_ClockManager_dcmclk125 = PERIOD TIMEGRP &quot;u_ClockManager_dcmclk125&quot;         TS_sysclk / 1.25 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.817" actualRollup="N/A" errors="0" errorRollup="0" items="125192" itemsRollup="0"/><twConstRollup name="TS_u_ClockManager_dcmclk125_180" fullName="TS_u_ClockManager_dcmclk125_180 = PERIOD TIMEGRP         &quot;u_ClockManager_dcmclk125_180&quot; TS_sysclk / 1.25 PHASE 4 ns HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_ClockManager_CLKDV" fullName="TS_u_ClockManager_CLKDV = PERIOD TIMEGRP &quot;u_ClockManager_CLKDV&quot; TS_sysclk * 2         HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="12.428" actualRollup="N/A" errors="0" errorRollup="0" items="18527" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="182">0</twUnmetConstCnt><twDataSheet anchorID="183" twNameLen="15"><twClk2SUList anchorID="184" twDestWidth="9"><twDest>ETH_RXCLK</twDest><twClk2SU><twSrc>ETH_RXCLK</twSrc><twRiseRise>7.919</twRiseRise></twClk2SU><twClk2SU><twSrc>sysclk</twSrc><twRiseRise>1.318</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="185" twDestWidth="9"><twDest>sysclk</twDest><twClk2SU><twSrc>ETH_RXCLK</twSrc><twRiseRise>11.466</twRiseRise></twClk2SU><twClk2SU><twSrc>sysclk</twSrc><twRiseRise>12.428</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="186"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>374615</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>15665</twConnCnt></twConstCov><twStats anchorID="187"><twMinPer>12.428</twMinPer><twFootnote number="1" /><twMaxFreq>80.463</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Dec 29 22:30:36 2017 </twTimestamp></twFoot><twClientInfo anchorID="188"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 346 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
