#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Aug  8 17:02:58 2025
# Process ID         : 16452
# Current directory  : /home/voidknight/DigitalTherm/project_1.runs/synth_1
# Command line       : vivado -log i2cmaster.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2cmaster.tcl
# Log file           : /home/voidknight/DigitalTherm/project_1.runs/synth_1/i2cmaster.vds
# Journal file       : /home/voidknight/DigitalTherm/project_1.runs/synth_1/vivado.jou
# Running On         : voidknight-XPS-13-7390
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i7-10710U CPU @ 1.10GHz
# CPU Frequency      : 3745.537 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16445 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20740 MB
# Available Virtual  : 16292 MB
#-----------------------------------------------------------
source i2cmaster.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/voidknight/DigitalTherm/project_1.srcs/utils_1/imports/synth_1/i2cmaster.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/voidknight/DigitalTherm/project_1.srcs/utils_1/imports/synth_1/i2cmaster.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top i2cmaster -part xc7a35tcpg236-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16487
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1743.836 ; gain = 307.859 ; free physical = 6018 ; free virtual = 14672
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'i2cmaster' [/home/voidknight/DigitalTherm/i2cmaster.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/voidknight/DigitalTherm/i2cmaster.sv:87]
INFO: [Synth 8-155] case statement is not full and has no default [/home/voidknight/DigitalTherm/i2cmaster.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'i2cmaster' (0#1) [/home/voidknight/DigitalTherm/i2cmaster.sv:5]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1816.805 ; gain = 380.828 ; free physical = 5939 ; free virtual = 14595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.648 ; gain = 395.672 ; free physical = 5939 ; free virtual = 14595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-2L
INFO: [Device 21-403] Loading part xc7a35tcpg236-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1839.652 ; gain = 403.676 ; free physical = 5939 ; free virtual = 14594
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2cmaster'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 | 00000000000000000000000000000000
                  start1 |                            00001 | 00000000000000000000000000000001
                  start2 |                            00010 | 00000000000000000000000000000010
                address1 |                            00011 | 00000000000000000000000000000011
                address2 |                            00100 | 00000000000000000000000000000100
                address3 |                            00101 | 00000000000000000000000000000101
                   read1 |                            00110 | 00000000000000000000000000001101
                   read2 |                            00111 | 00000000000000000000000000001110
                   read3 |                            01000 | 00000000000000000000000000001111
                   read4 |                            01001 | 00000000000000000000000000010000
                   read5 |                            01010 | 00000000000000000000000000010001
                   read6 |                            01011 | 00000000000000000000000000010010
                address4 |                            01100 | 00000000000000000000000000000110
                address5 |                            01101 | 00000000000000000000000000000111
                address6 |                            01110 | 00000000000000000000000000001000
                restart1 |                            01111 | 00000000000000000000000000001001
                restart2 |                            10000 | 00000000000000000000000000001010
                restart3 |                            10001 | 00000000000000000000000000001011
                restart4 |                            10010 | 00000000000000000000000000001100
                  write1 |                            10011 | 00000000000000000000000000010011
                  write2 |                            10100 | 00000000000000000000000000010100
                  write3 |                            10101 | 00000000000000000000000000010101
                  write4 |                            10110 | 00000000000000000000000000010110
                  write5 |                            10111 | 00000000000000000000000000010111
                  write6 |                            11000 | 00000000000000000000000000011000
                   stop1 |                            11001 | 00000000000000000000000000011001
                   stop2 |                            11010 | 00000000000000000000000000011010
                   stop3 |                            11011 | 00000000000000000000000000011011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2cmaster'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1866.645 ; gain = 430.668 ; free physical = 5901 ; free virtual = 14573
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 1     
	  28 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 3     
	  28 Input    9 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 12    
	  28 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 4     
	  28 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port dvsr[0] in module i2cmaster is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1965.707 ; gain = 529.730 ; free physical = 5765 ; free virtual = 14453
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1968.676 ; gain = 532.699 ; free physical = 5765 ; free virtual = 14453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1968.676 ; gain = 532.699 ; free physical = 5776 ; free virtual = 14464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2112.488 ; gain = 676.512 ; free physical = 5724 ; free virtual = 14410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2112.488 ; gain = 676.512 ; free physical = 5724 ; free virtual = 14410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2112.488 ; gain = 676.512 ; free physical = 5724 ; free virtual = 14410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2112.488 ; gain = 676.512 ; free physical = 5724 ; free virtual = 14410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2112.488 ; gain = 676.512 ; free physical = 5724 ; free virtual = 14410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2112.488 ; gain = 676.512 ; free physical = 5724 ; free virtual = 14410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT2   |    19|
|4     |LUT3   |    11|
|5     |LUT4   |    14|
|6     |LUT5   |    18|
|7     |LUT6   |    92|
|8     |FDCE   |    31|
|9     |FDPE   |     2|
|10    |IBUF   |    46|
|11    |IOBUF  |     1|
|12    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   258|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2112.488 ; gain = 676.512 ; free physical = 5724 ; free virtual = 14410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2112.488 ; gain = 676.512 ; free physical = 5724 ; free virtual = 14410
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2112.496 ; gain = 676.512 ; free physical = 5724 ; free virtual = 14410
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2126.363 ; gain = 0.000 ; free physical = 5862 ; free virtual = 14553
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2271.016 ; gain = 0.000 ; free physical = 5776 ; free virtual = 14479
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Synth Design complete | Checksum: 7bc587ed
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2271.016 ; gain = 835.043 ; free physical = 5772 ; free virtual = 14476
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1494.025; main = 1494.025; forked = 267.474
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2885.664; main = 2271.020; forked = 916.984
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2295.027 ; gain = 0.000 ; free physical = 5772 ; free virtual = 14476
INFO: [Common 17-1381] The checkpoint '/home/voidknight/DigitalTherm/project_1.runs/synth_1/i2cmaster.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file i2cmaster_utilization_synth.rpt -pb i2cmaster_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug  8 17:03:17 2025...
