# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868" --include "D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../CPU.srcs/sources_1/new/dmemory32.v" \
"../../../../CPU.srcs/sources_1/new/ioread.v" \
"../../../../CPU.srcs/sources_1/new/leds.v" \
"../../../../CPU.srcs/sources_1/new/memorio.v" \
"../../../../CPU.srcs/sources_1/new/switchs.v" \

verilog xil_defaultlib  --include "../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868" --include "D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../CPU.srcs/sources_1/new/StorageTop.v" \
"../../../../CPU.srcs/sources_1/new/control32.v" \
"../../../../CPU.srcs/sources_1/new/idecode32-1.v" \
"../../../../CPU.srcs/sources_1/ip/prgrom/sim/prgrom.v" \
"../../../../CPU.srcs/sources_1/new/ifetc32.v" \
"../../../../CPU.srcs/sources_1/new/executs32.v" \
"../../../../CPU.srcs/sources_1/bd/CPU/ip/CPU_StorageTop_0_0/sim/CPU_StorageTop_0_0.v" \
"../../../../CPU.srcs/sources_1/bd/CPU/ip/CPU_control32_0_0/sim/CPU_control32_0_0.v" \
"../../../../CPU.srcs/sources_1/bd/CPU/ip/CPU_Idecode32_0_0/sim/CPU_Idecode32_0_0.v" \
"../../../../CPU.srcs/sources_1/bd/CPU/ip/CPU_Ifetc32_0_0/sim/CPU_Ifetc32_0_0.v" \
"../../../../CPU.srcs/sources_1/bd/CPU/ip/CPU_Executs32_0_0/sim/CPU_Executs32_0_0.v" \
"../../../../CPU.srcs/sources_1/bd/CPU/ip/CPU_clk_wiz_0_0/CPU_clk_wiz_0_0_clk_wiz.v" \
"../../../../CPU.srcs/sources_1/bd/CPU/ip/CPU_clk_wiz_0_0/CPU_clk_wiz_0_0.v" \
"../../../../CPU.srcs/sources_1/bd/CPU/sim/CPU.v" \

sv xil_defaultlib  --include "../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868" --include "D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../CPU.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.v" \

verilog xil_defaultlib  --include "../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868" --include "D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../CPU.srcs/sim_1/new/cpu_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
