0.6
2018.3
Dec  6 2018
23:39:36
/home/patrick/Assignment1/Verilog6bitALU/Assignment1.sim/sim_1/behav/xsim/glbl.v,1678638025,verilog,,,,glbl,,,,,,,,
/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sim_1/Adder/FullAdder6bitTB.v,1678639321,verilog,,,,FullAdder6bitTB,,,,,,,,
/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sim_1/Subtractor/FullRippleSubtractor6bitTB.v,1678641084,verilog,,,,FullRippleSubtractor6bitTB,,,,,,,,
/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sim_1/TwosComplement/TwosComplementConversion6bitTB.v,1678640531,verilog,,,,TwosComplementConversion6bitTB,,,,,,,,
/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sim_1/XNOR/XNOR6bitTB.v,1678641956,verilog,,,,XNOR6bitTB,,,,,,,,
/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Adder/FullAdder1bit.v,1678638749,verilog,,/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Adder/FullAdder6bit.v,,FullAdder1bit,,,,,,,,
/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Adder/FullAdder6bit.v,1678638025,verilog,,/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Subtractor/FullRippleSubtractor6bit.v,,FullAdder6bit,,,,,,,,
/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Subtractor/FullRippleSubtractor6bit.v,1678641186,verilog,,/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/TwosComplement/TwosComplementConversion6bit.v,,FullRippleSubtractor6bit,,,,,,,,
/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/TwosComplement/TwosComplementConversion6bit.v,1678640597,verilog,,/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sim_1/Subtractor/FullRippleSubtractor6bitTB.v,,TwosComplementConversion6bit,,,,,,,,
/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/XNOR/XNOR1bit.v,1678641684,verilog,,/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/XNOR/XNOR6bit.v,,XNOR1bit,,,,,,,,
/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/XNOR/XNOR6bit.v,1678641876,verilog,,/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sim_1/XNOR/XNOR6bitTB.v,,XNOR6bit,,,,,,,,
