# SPDX-License-Identifier: Apache-2.0
# Copyright 2020 Blue Cheetah Analog Design Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

gen_specs_file: 'data/aib_ams/specs_ip/dll_phasedet.yaml'

props:
  cell_description: "AIB DLL Phase Detector."
pwr_pins:
  VDD: VDDCORE
gnd_pins:
  VSS: VSS
stdcell_pwr_pins: [VDD, VSS]

input_pins_defaults:
  pwr_pin: VDD
  gnd_pin: VSS
  dw_rise: driver_waveform
  dw_fall: driver_waveform

input_pins:
  - name: CLKA
    logic: SEQ
  - name: CLKB
    is_clock: true
  - name: RSTb
    reset_val: 0

cond_defaults:
  CLKA: 0
  CLKB: 0
  RSTb: 1

output_pins_defaults:
  pwr_pin: VDD
  gnd_pin: VSS
  max_fanout: 20

output_pins:
  - name: t_up
    func: ""
  - name: t_down
    func: ""

seq_timing:
  CLKB:
    tbm_cls: bag3_testbenches.measurement.digital.flop.array.FlopArrayTimingTB
    flop_params:
      in_pin: CLKA
      out_pin: t_up
      clk_pin: CLKB
      out_invert: False
      clk_rising: True
      in_timing_pin: ''
    c_load: 8.0e-15
  CLKA:
    tbm_cls: bag3_testbenches.measurement.digital.flop.array.FlopArrayTimingTB
    flop_params:
      in_pin: CLKB
      out_pin: t_down
      clk_pin: CLKA
      out_invert: True
      clk_rising: False
      in_timing_pin: ''

min_fanout: 0.5
input_cap_min: 1.0e-15
input_cap_range_scale: 0.2
