\hypertarget{struct_f_l_e_x_i_o___type}{}\doxysection{FLEXIO\+\_\+\+Type Struct Reference}
\label{struct_f_l_e_x_i_o___type}\index{FLEXIO\_Type@{FLEXIO\_Type}}


FLEXIO -\/ Register Layout Typedef.  




{\ttfamily \#include $<$S32\+K148.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_ab20ff3f0387cbcc2652477ed5d2702df}{VERID}}
\begin{DoxyCompactList}\small\item\em Version ID Register, offset\+: 0x0. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a96563b10e1e91f05203f88047408044a}{PARAM}}
\begin{DoxyCompactList}\small\item\em Parameter Register, offset\+: 0x4. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a15fc8d35f045f329b80c544bef35ff64}{CTRL}}
\begin{DoxyCompactList}\small\item\em Flex\+IO Control Register, offset\+: 0x8. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_ac0420efd428cb5ca33d4de8ebd20e88c}{PIN}}
\begin{DoxyCompactList}\small\item\em Pin State Register, offset\+: 0xC. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a3d40c2ada5f832e7800b30feeaf8a8db}{SHIFTSTAT}}
\begin{DoxyCompactList}\small\item\em Shifter Status Register, offset\+: 0x10. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_ad347c3a79fc856a6b4a44a448f9e3a0c}{SHIFTERR}}
\begin{DoxyCompactList}\small\item\em Shifter Error Register, offset\+: 0x14. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_ae6ff4ad124af251e253d7c736c688675}{TIMSTAT}}
\begin{DoxyCompactList}\small\item\em Timer Status Register, offset\+: 0x18. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a71277aaa40be4473ac2521981f273bd3}{RESERVED\+\_\+0}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_aa235af9b0cbab8f28b3af6ba1d05fa08}{SHIFTSIEN}}
\begin{DoxyCompactList}\small\item\em Shifter Status Interrupt Enable, offset\+: 0x20. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a9571cdf93f6e2a618f6f0163003fe585}{SHIFTEIEN}}
\begin{DoxyCompactList}\small\item\em Shifter Error Interrupt Enable, offset\+: 0x24. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a80a839f3568db27ac207dc4e8b9bd7a7}{TIMIEN}}
\begin{DoxyCompactList}\small\item\em Timer Interrupt Enable Register, offset\+: 0x28. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a422ac2beba1cc5c797380d1c5832b885}{RESERVED\+\_\+1}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a9f165d8b54aa90099eb9eeb4bb86ba1d}{SHIFTSDEN}}
\begin{DoxyCompactList}\small\item\em Shifter Status DMA Enable, offset\+: 0x30. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a71db545fb770ebefa764fee56a561e94}{RESERVED\+\_\+2}} \mbox{[}76\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a5087e02d6f329ec316692bf772233f0b}{SHIFTCTL}} \mbox{[}\mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_gaa94734dbae28741815d51536078cb652}{FLEXIO\+\_\+\+SHIFTCTL\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Shifter Control N Register, array offset\+: 0x80, array step\+: 0x4. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_afa3dca487a98254168b99546f8282b87}{RESERVED\+\_\+3}} \mbox{[}112\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a1203b159252d5513ac2b61353273ebaf}{SHIFTCFG}} \mbox{[}\mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga589d817ace86aa306a38b35bdfcf85b5}{FLEXIO\+\_\+\+SHIFTCFG\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Shifter Configuration N Register, array offset\+: 0x100, array step\+: 0x4. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_af244d183dcbd1b6a62e20273e343be93}{RESERVED\+\_\+4}} \mbox{[}240\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a4e033a3a222a435370908a56929100c0}{SHIFTBUF}} \mbox{[}\mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga94759a6d0a800e1b6db8263fd03ffd26}{FLEXIO\+\_\+\+SHIFTBUF\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Shifter Buffer N Register, array offset\+: 0x200, array step\+: 0x4. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_abeac32bdfe61fc8653452cd4bd965b59}{RESERVED\+\_\+5}} \mbox{[}112\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a7f1423e195cdebb64827b27cc03ca62c}{SHIFTBUFBIS}} \mbox{[}\mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga3299dbdc80dd36a93f5b5902fd566a73}{FLEXIO\+\_\+\+SHIFTBUFBIS\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Shifter Buffer N Bit Swapped Register, array offset\+: 0x280, array step\+: 0x4. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a2b329278f8f80d3a76aa11d1f4e30be2}{RESERVED\+\_\+6}} \mbox{[}112\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a06670e3637db71b6eb2671ebce1aea83}{SHIFTBUFBYS}} \mbox{[}\mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga21674dd608172db30db851b6ce014d86}{FLEXIO\+\_\+\+SHIFTBUFBYS\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Shifter Buffer N Byte Swapped Register, array offset\+: 0x300, array step\+: 0x4. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_afe50c7c225de63215c06f3b696a704ba}{RESERVED\+\_\+7}} \mbox{[}112\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_aef2797453db0acc294a688745bd18831}{SHIFTBUFBBS}} \mbox{[}\mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga1074fc1e6d1d57fabb786734209ac775}{FLEXIO\+\_\+\+SHIFTBUFBBS\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Shifter Buffer N Bit Byte Swapped Register, array offset\+: 0x380, array step\+: 0x4. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_ab6ca23b3c23b6765fc512e3e8f6fba4a}{RESERVED\+\_\+8}} \mbox{[}112\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_acf6be5e56072442e6cf957504f3fed73}{TIMCTL}} \mbox{[}\mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga3290fd2e6e3c063a89827141f0d8f169}{FLEXIO\+\_\+\+TIMCTL\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Timer Control N Register, array offset\+: 0x400, array step\+: 0x4. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a5617b76d353df6d181a5d2caa4caa846}{RESERVED\+\_\+9}} \mbox{[}112\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a311c27a02f846bb04c8ef8092b9103b4}{TIMCFG}} \mbox{[}\mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga5fd2177e2394e6ea374d5074bfd2284e}{FLEXIO\+\_\+\+TIMCFG\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Timer Configuration N Register, array offset\+: 0x480, array step\+: 0x4. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a8aa2c81c7de6d53214caa0f0d26b46a5}{RESERVED\+\_\+10}} \mbox{[}112\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_e_x_i_o___type_a494fd754681c3248bddb09fd2961a32a}{TIMCMP}} \mbox{[}\mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_gad43b95c740d12e20bb5804c0e310932a}{FLEXIO\+\_\+\+TIMCMP\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Timer Compare N Register, array offset\+: 0x500, array step\+: 0x4. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FLEXIO -\/ Register Layout Typedef. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a15fc8d35f045f329b80c544bef35ff64}\label{struct_f_l_e_x_i_o___type_a15fc8d35f045f329b80c544bef35ff64}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CTRL}



Flex\+IO Control Register, offset\+: 0x8. 

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a96563b10e1e91f05203f88047408044a}\label{struct_f_l_e_x_i_o___type_a96563b10e1e91f05203f88047408044a}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!PARAM@{PARAM}}
\index{PARAM@{PARAM}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{PARAM}{PARAM}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t PARAM}



Parameter Register, offset\+: 0x4. 

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_ac0420efd428cb5ca33d4de8ebd20e88c}\label{struct_f_l_e_x_i_o___type_ac0420efd428cb5ca33d4de8ebd20e88c}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!PIN@{PIN}}
\index{PIN@{PIN}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{PIN}{PIN}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t PIN}



Pin State Register, offset\+: 0xC. 

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a71277aaa40be4473ac2521981f273bd3}\label{struct_f_l_e_x_i_o___type_a71277aaa40be4473ac2521981f273bd3}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a422ac2beba1cc5c797380d1c5832b885}\label{struct_f_l_e_x_i_o___type_a422ac2beba1cc5c797380d1c5832b885}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a8aa2c81c7de6d53214caa0f0d26b46a5}\label{struct_f_l_e_x_i_o___type_a8aa2c81c7de6d53214caa0f0d26b46a5}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!RESERVED\_10@{RESERVED\_10}}
\index{RESERVED\_10@{RESERVED\_10}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_10}{RESERVED\_10}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+10\mbox{[}112\mbox{]}}

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a71db545fb770ebefa764fee56a561e94}\label{struct_f_l_e_x_i_o___type_a71db545fb770ebefa764fee56a561e94}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+2\mbox{[}76\mbox{]}}

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_afa3dca487a98254168b99546f8282b87}\label{struct_f_l_e_x_i_o___type_afa3dca487a98254168b99546f8282b87}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!RESERVED\_3@{RESERVED\_3}}
\index{RESERVED\_3@{RESERVED\_3}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_3}{RESERVED\_3}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+3\mbox{[}112\mbox{]}}

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_af244d183dcbd1b6a62e20273e343be93}\label{struct_f_l_e_x_i_o___type_af244d183dcbd1b6a62e20273e343be93}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!RESERVED\_4@{RESERVED\_4}}
\index{RESERVED\_4@{RESERVED\_4}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_4}{RESERVED\_4}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+4\mbox{[}240\mbox{]}}

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_abeac32bdfe61fc8653452cd4bd965b59}\label{struct_f_l_e_x_i_o___type_abeac32bdfe61fc8653452cd4bd965b59}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!RESERVED\_5@{RESERVED\_5}}
\index{RESERVED\_5@{RESERVED\_5}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_5}{RESERVED\_5}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+5\mbox{[}112\mbox{]}}

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a2b329278f8f80d3a76aa11d1f4e30be2}\label{struct_f_l_e_x_i_o___type_a2b329278f8f80d3a76aa11d1f4e30be2}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!RESERVED\_6@{RESERVED\_6}}
\index{RESERVED\_6@{RESERVED\_6}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_6}{RESERVED\_6}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+6\mbox{[}112\mbox{]}}

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_afe50c7c225de63215c06f3b696a704ba}\label{struct_f_l_e_x_i_o___type_afe50c7c225de63215c06f3b696a704ba}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!RESERVED\_7@{RESERVED\_7}}
\index{RESERVED\_7@{RESERVED\_7}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_7}{RESERVED\_7}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+7\mbox{[}112\mbox{]}}

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_ab6ca23b3c23b6765fc512e3e8f6fba4a}\label{struct_f_l_e_x_i_o___type_ab6ca23b3c23b6765fc512e3e8f6fba4a}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!RESERVED\_8@{RESERVED\_8}}
\index{RESERVED\_8@{RESERVED\_8}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_8}{RESERVED\_8}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+8\mbox{[}112\mbox{]}}

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a5617b76d353df6d181a5d2caa4caa846}\label{struct_f_l_e_x_i_o___type_a5617b76d353df6d181a5d2caa4caa846}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!RESERVED\_9@{RESERVED\_9}}
\index{RESERVED\_9@{RESERVED\_9}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_9}{RESERVED\_9}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+9\mbox{[}112\mbox{]}}

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a4e033a3a222a435370908a56929100c0}\label{struct_f_l_e_x_i_o___type_a4e033a3a222a435370908a56929100c0}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!SHIFTBUF@{SHIFTBUF}}
\index{SHIFTBUF@{SHIFTBUF}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{SHIFTBUF}{SHIFTBUF}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SHIFTBUF\mbox{[}\mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga94759a6d0a800e1b6db8263fd03ffd26}{FLEXIO\+\_\+\+SHIFTBUF\+\_\+\+COUNT}}\mbox{]}}



Shifter Buffer N Register, array offset\+: 0x200, array step\+: 0x4. 

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_aef2797453db0acc294a688745bd18831}\label{struct_f_l_e_x_i_o___type_aef2797453db0acc294a688745bd18831}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!SHIFTBUFBBS@{SHIFTBUFBBS}}
\index{SHIFTBUFBBS@{SHIFTBUFBBS}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{SHIFTBUFBBS}{SHIFTBUFBBS}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SHIFTBUFBBS\mbox{[}\mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga1074fc1e6d1d57fabb786734209ac775}{FLEXIO\+\_\+\+SHIFTBUFBBS\+\_\+\+COUNT}}\mbox{]}}



Shifter Buffer N Bit Byte Swapped Register, array offset\+: 0x380, array step\+: 0x4. 

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a7f1423e195cdebb64827b27cc03ca62c}\label{struct_f_l_e_x_i_o___type_a7f1423e195cdebb64827b27cc03ca62c}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!SHIFTBUFBIS@{SHIFTBUFBIS}}
\index{SHIFTBUFBIS@{SHIFTBUFBIS}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{SHIFTBUFBIS}{SHIFTBUFBIS}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SHIFTBUFBIS\mbox{[}\mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga3299dbdc80dd36a93f5b5902fd566a73}{FLEXIO\+\_\+\+SHIFTBUFBIS\+\_\+\+COUNT}}\mbox{]}}



Shifter Buffer N Bit Swapped Register, array offset\+: 0x280, array step\+: 0x4. 

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a06670e3637db71b6eb2671ebce1aea83}\label{struct_f_l_e_x_i_o___type_a06670e3637db71b6eb2671ebce1aea83}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!SHIFTBUFBYS@{SHIFTBUFBYS}}
\index{SHIFTBUFBYS@{SHIFTBUFBYS}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{SHIFTBUFBYS}{SHIFTBUFBYS}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SHIFTBUFBYS\mbox{[}\mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga21674dd608172db30db851b6ce014d86}{FLEXIO\+\_\+\+SHIFTBUFBYS\+\_\+\+COUNT}}\mbox{]}}



Shifter Buffer N Byte Swapped Register, array offset\+: 0x300, array step\+: 0x4. 

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a1203b159252d5513ac2b61353273ebaf}\label{struct_f_l_e_x_i_o___type_a1203b159252d5513ac2b61353273ebaf}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!SHIFTCFG@{SHIFTCFG}}
\index{SHIFTCFG@{SHIFTCFG}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{SHIFTCFG}{SHIFTCFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SHIFTCFG\mbox{[}\mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga589d817ace86aa306a38b35bdfcf85b5}{FLEXIO\+\_\+\+SHIFTCFG\+\_\+\+COUNT}}\mbox{]}}



Shifter Configuration N Register, array offset\+: 0x100, array step\+: 0x4. 

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a5087e02d6f329ec316692bf772233f0b}\label{struct_f_l_e_x_i_o___type_a5087e02d6f329ec316692bf772233f0b}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!SHIFTCTL@{SHIFTCTL}}
\index{SHIFTCTL@{SHIFTCTL}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{SHIFTCTL}{SHIFTCTL}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SHIFTCTL\mbox{[}\mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_gaa94734dbae28741815d51536078cb652}{FLEXIO\+\_\+\+SHIFTCTL\+\_\+\+COUNT}}\mbox{]}}



Shifter Control N Register, array offset\+: 0x80, array step\+: 0x4. 

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a9571cdf93f6e2a618f6f0163003fe585}\label{struct_f_l_e_x_i_o___type_a9571cdf93f6e2a618f6f0163003fe585}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!SHIFTEIEN@{SHIFTEIEN}}
\index{SHIFTEIEN@{SHIFTEIEN}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{SHIFTEIEN}{SHIFTEIEN}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SHIFTEIEN}



Shifter Error Interrupt Enable, offset\+: 0x24. 

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_ad347c3a79fc856a6b4a44a448f9e3a0c}\label{struct_f_l_e_x_i_o___type_ad347c3a79fc856a6b4a44a448f9e3a0c}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!SHIFTERR@{SHIFTERR}}
\index{SHIFTERR@{SHIFTERR}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{SHIFTERR}{SHIFTERR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SHIFTERR}



Shifter Error Register, offset\+: 0x14. 

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a9f165d8b54aa90099eb9eeb4bb86ba1d}\label{struct_f_l_e_x_i_o___type_a9f165d8b54aa90099eb9eeb4bb86ba1d}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!SHIFTSDEN@{SHIFTSDEN}}
\index{SHIFTSDEN@{SHIFTSDEN}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{SHIFTSDEN}{SHIFTSDEN}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SHIFTSDEN}



Shifter Status DMA Enable, offset\+: 0x30. 

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_aa235af9b0cbab8f28b3af6ba1d05fa08}\label{struct_f_l_e_x_i_o___type_aa235af9b0cbab8f28b3af6ba1d05fa08}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!SHIFTSIEN@{SHIFTSIEN}}
\index{SHIFTSIEN@{SHIFTSIEN}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{SHIFTSIEN}{SHIFTSIEN}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SHIFTSIEN}



Shifter Status Interrupt Enable, offset\+: 0x20. 

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a3d40c2ada5f832e7800b30feeaf8a8db}\label{struct_f_l_e_x_i_o___type_a3d40c2ada5f832e7800b30feeaf8a8db}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!SHIFTSTAT@{SHIFTSTAT}}
\index{SHIFTSTAT@{SHIFTSTAT}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{SHIFTSTAT}{SHIFTSTAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SHIFTSTAT}



Shifter Status Register, offset\+: 0x10. 

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a311c27a02f846bb04c8ef8092b9103b4}\label{struct_f_l_e_x_i_o___type_a311c27a02f846bb04c8ef8092b9103b4}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!TIMCFG@{TIMCFG}}
\index{TIMCFG@{TIMCFG}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{TIMCFG}{TIMCFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMCFG\mbox{[}\mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga5fd2177e2394e6ea374d5074bfd2284e}{FLEXIO\+\_\+\+TIMCFG\+\_\+\+COUNT}}\mbox{]}}



Timer Configuration N Register, array offset\+: 0x480, array step\+: 0x4. 

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a494fd754681c3248bddb09fd2961a32a}\label{struct_f_l_e_x_i_o___type_a494fd754681c3248bddb09fd2961a32a}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!TIMCMP@{TIMCMP}}
\index{TIMCMP@{TIMCMP}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{TIMCMP}{TIMCMP}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMCMP\mbox{[}\mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_gad43b95c740d12e20bb5804c0e310932a}{FLEXIO\+\_\+\+TIMCMP\+\_\+\+COUNT}}\mbox{]}}



Timer Compare N Register, array offset\+: 0x500, array step\+: 0x4. 

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_acf6be5e56072442e6cf957504f3fed73}\label{struct_f_l_e_x_i_o___type_acf6be5e56072442e6cf957504f3fed73}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!TIMCTL@{TIMCTL}}
\index{TIMCTL@{TIMCTL}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{TIMCTL}{TIMCTL}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMCTL\mbox{[}\mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga3290fd2e6e3c063a89827141f0d8f169}{FLEXIO\+\_\+\+TIMCTL\+\_\+\+COUNT}}\mbox{]}}



Timer Control N Register, array offset\+: 0x400, array step\+: 0x4. 

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_a80a839f3568db27ac207dc4e8b9bd7a7}\label{struct_f_l_e_x_i_o___type_a80a839f3568db27ac207dc4e8b9bd7a7}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!TIMIEN@{TIMIEN}}
\index{TIMIEN@{TIMIEN}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{TIMIEN}{TIMIEN}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMIEN}



Timer Interrupt Enable Register, offset\+: 0x28. 

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_ae6ff4ad124af251e253d7c736c688675}\label{struct_f_l_e_x_i_o___type_ae6ff4ad124af251e253d7c736c688675}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!TIMSTAT@{TIMSTAT}}
\index{TIMSTAT@{TIMSTAT}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{TIMSTAT}{TIMSTAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMSTAT}



Timer Status Register, offset\+: 0x18. 

\mbox{\Hypertarget{struct_f_l_e_x_i_o___type_ab20ff3f0387cbcc2652477ed5d2702df}\label{struct_f_l_e_x_i_o___type_ab20ff3f0387cbcc2652477ed5d2702df}} 
\index{FLEXIO\_Type@{FLEXIO\_Type}!VERID@{VERID}}
\index{VERID@{VERID}!FLEXIO\_Type@{FLEXIO\_Type}}
\doxysubsubsection{\texorpdfstring{VERID}{VERID}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t VERID}



Version ID Register, offset\+: 0x0. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{_s32_k148_8h}{S32\+K148.\+h}}\end{DoxyCompactItemize}
