

================================================================
== Vivado HLS Report for 'LOAD_IFM'
================================================================
* Date:           Tue Jun 11 17:40:13 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        LURAM-Test
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.87|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  678|  678|  678|  678|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  676|  676|         1|          1|          1|   676|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|      3|       0|     635|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      75|    -|
|Register         |        -|      -|     327|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      4|     327|     710|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |top_mac_muladd_5ncud_U62  |top_mac_muladd_5ncud  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_255_p2                 |     *    |      3|  0|  20|          32|          32|
    |i_5_fu_295_p2                   |     +    |      0|  0|  11|           1|           3|
    |indvar_flatten_next5_fu_289_p2  |     +    |      0|  0|  73|          66|           1|
    |indvar_flatten_op_fu_468_p2     |     +    |      0|  0|  71|          64|           1|
    |j_4_fu_377_p2                   |     +    |      0|  0|  38|           1|          31|
    |m_2_fu_462_p2                   |     +    |      0|  0|  38|          31|           1|
    |tmp_t_mid1_fu_342_p2            |     +    |      0|  0|  11|           3|           3|
    |ap_block_state2                 |    and   |      0|  0|   9|           1|           1|
    |exitcond_flatten5_fu_284_p2     |   icmp   |      0|  0|  50|          66|          66|
    |exitcond_flatten_fu_301_p2      |   icmp   |      0|  0|  29|          64|          64|
    |tmp_40_fu_328_p2                |   icmp   |      0|  0|   9|           3|           2|
    |tmp_43_mid_fu_269_p2            |   icmp   |      0|  0|  20|          32|           1|
    |tmp_mid1_fu_322_p2              |   icmp   |      0|  0|   9|           3|           2|
    |tmp_s_fu_279_p2                 |   icmp   |      0|  0|  20|          32|          32|
    |grp_fu_482_p1                   |  select  |      0|  0|   9|           1|           9|
    |i_mid2_fu_369_p3                |  select  |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_474_p3   |  select  |      0|  0|  64|           1|           1|
    |j_mid2_fu_415_p3                |  select  |      0|  0|  31|           1|          31|
    |j_mid_fu_306_p3                 |  select  |      0|  0|  31|           1|           1|
    |m_mid2_fu_383_p3                |  select  |      0|  0|  31|           1|          31|
    |m_mid_fu_314_p3                 |  select  |      0|  0|  31|           1|           1|
    |tmp_43_mid1_fu_362_p3           |  select  |      0|  0|   2|           1|           1|
    |tmp_61_fu_395_p3                |  select  |      0|  0|   9|           1|           1|
    |tmp_mid2_fu_334_p3              |  select  |      0|  0|   2|           1|           1|
    |tmp_t_mid2_fu_354_p3            |  select  |      0|  0|   3|           1|           3|
    |tmp_t_fu_348_p2                 |    xor   |      0|  0|  11|           3|           4|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      3|  0| 635|         413|         327|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |i_reg_203                |   9|          2|    3|          6|
    |indvar_flatten5_reg_192  |   9|          2|   66|        132|
    |indvar_flatten_reg_214   |   9|          2|   64|        128|
    |input_dma_I_TDATA_blk_n  |   9|          2|    1|          2|
    |j_reg_225                |   9|          2|   31|         62|
    |m_reg_236                |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  75|         16|  197|        396|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |bound_reg_496            |  64|   0|   64|          0|
    |i_reg_203                |   3|   0|    3|          0|
    |indvar_flatten5_reg_192  |  66|   0|   66|          0|
    |indvar_flatten_reg_214   |  64|   0|   64|          0|
    |j_reg_225                |  31|   0|   31|          0|
    |m_reg_236                |  31|   0|   31|          0|
    |tmp_43_mid_reg_506       |   1|   0|    1|          0|
    |tmp_reg_501              |  64|   0|   66|          2|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 327|   0|  329|          2|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |      LOAD_IFM      | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |      LOAD_IFM      | return value |
|ap_start            |  in |    1| ap_ctrl_hs |      LOAD_IFM      | return value |
|ap_done             | out |    1| ap_ctrl_hs |      LOAD_IFM      | return value |
|ap_idle             | out |    1| ap_ctrl_hs |      LOAD_IFM      | return value |
|ap_ready            | out |    1| ap_ctrl_hs |      LOAD_IFM      | return value |
|input_dma_I_TDATA   |  in |   56|    axis    | input_dma_I_V_data |    pointer   |
|input_dma_I_TVALID  |  in |    1|    axis    | input_dma_I_V_data |    pointer   |
|input_dma_I_TREADY  | out |    1|    axis    | input_dma_I_V_last |    pointer   |
|input_dma_I_TLAST   |  in |    1|    axis    | input_dma_I_V_last |    pointer   |
|IFM_0_V_address0    | out |    8|  ap_memory |       IFM_0_V      |     array    |
|IFM_0_V_ce0         | out |    1|  ap_memory |       IFM_0_V      |     array    |
|IFM_0_V_we0         | out |    1|  ap_memory |       IFM_0_V      |     array    |
|IFM_0_V_d0          | out |   26|  ap_memory |       IFM_0_V      |     array    |
|IFM_1_V_address0    | out |    8|  ap_memory |       IFM_1_V      |     array    |
|IFM_1_V_ce0         | out |    1|  ap_memory |       IFM_1_V      |     array    |
|IFM_1_V_we0         | out |    1|  ap_memory |       IFM_1_V      |     array    |
|IFM_1_V_d0          | out |   26|  ap_memory |       IFM_1_V      |     array    |
|IFM_2_V_address0    | out |    8|  ap_memory |       IFM_2_V      |     array    |
|IFM_2_V_ce0         | out |    1|  ap_memory |       IFM_2_V      |     array    |
|IFM_2_V_we0         | out |    1|  ap_memory |       IFM_2_V      |     array    |
|IFM_2_V_d0          | out |   26|  ap_memory |       IFM_2_V      |     array    |
|IFM_3_V_address0    | out |    8|  ap_memory |       IFM_3_V      |     array    |
|IFM_3_V_ce0         | out |    1|  ap_memory |       IFM_3_V      |     array    |
|IFM_3_V_we0         | out |    1|  ap_memory |       IFM_3_V      |     array    |
|IFM_3_V_d0          | out |   26|  ap_memory |       IFM_3_V      |     array    |
|IFM_4_V_address0    | out |    8|  ap_memory |       IFM_4_V      |     array    |
|IFM_4_V_ce0         | out |    1|  ap_memory |       IFM_4_V      |     array    |
|IFM_4_V_we0         | out |    1|  ap_memory |       IFM_4_V      |     array    |
|IFM_4_V_d0          | out |   26|  ap_memory |       IFM_4_V      |     array    |
|IFM_5_V_address0    | out |    8|  ap_memory |       IFM_5_V      |     array    |
|IFM_5_V_ce0         | out |    1|  ap_memory |       IFM_5_V      |     array    |
|IFM_5_V_we0         | out |    1|  ap_memory |       IFM_5_V      |     array    |
|IFM_5_V_d0          | out |   26|  ap_memory |       IFM_5_V      |     array    |
|IFM_6_V_address0    | out |    8|  ap_memory |       IFM_6_V      |     array    |
|IFM_6_V_ce0         | out |    1|  ap_memory |       IFM_6_V      |     array    |
|IFM_6_V_we0         | out |    1|  ap_memory |       IFM_6_V      |     array    |
|IFM_6_V_d0          | out |   26|  ap_memory |       IFM_6_V      |     array    |
|custom_Tr           |  in |   32|   ap_none  |      custom_Tr     |    scalar    |
|custom_Tc           |  in |   32|   ap_none  |      custom_Tc     |    scalar    |
+--------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond_flatten5)
	2  / (!exitcond_flatten5)
3 --> 

* FSM state operations: 

 <State 1> : 3.42ns
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%custom_Tc_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %custom_Tc)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%custom_Tr_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %custom_Tr)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i56* %input_dma_I_V_data, i1* %input_dma_I_V_last, [5 x i8]* @p_str17, i32 0, i32 0, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%cast = zext i32 %custom_Tr_read to i64"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %custom_Tc_read to i64"
ST_1 : Operation 9 [1/1] (3.42ns)   --->   "%bound = mul i64 %cast, %cast1"   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = call i66 @_ssdm_op_BitConcatenate.i66.i64.i2(i64 %bound, i2 0)"
ST_1 : Operation 11 [1/1] (0.99ns)   --->   "%tmp_43_mid = icmp sgt i32 %custom_Tc_read, 0" [LURAM-Test/TEST_REF.cpp:40]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.65ns)   --->   "br label %1" [LURAM-Test/TEST_REF.cpp:37]

 <State 2> : 6.87ns
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten5 = phi i66 [ 0, %0 ], [ %indvar_flatten_next5, %._crit_edge ]"
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_mid2, %._crit_edge ]" [LURAM-Test/TEST_REF.cpp:37]
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge ]"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%j = phi i31 [ 0, %0 ], [ %j_mid2, %._crit_edge ]" [LURAM-Test/TEST_REF.cpp:40]
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%m = phi i31 [ 0, %0 ], [ %m_2, %._crit_edge ]"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%m_cast = zext i31 %m to i32" [LURAM-Test/TEST_REF.cpp:40]
ST_2 : Operation 19 [1/1] (0.99ns)   --->   "%tmp_s = icmp slt i32 %m_cast, %custom_Tc_read" [LURAM-Test/TEST_REF.cpp:40]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.13ns)   --->   "%exitcond_flatten5 = icmp eq i66 %indvar_flatten5, %tmp"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.10ns)   --->   "%indvar_flatten_next5 = add i66 %indvar_flatten5, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten5, label %5, label %.preheader.preheader"
ST_2 : Operation 23 [1/1] (0.67ns)   --->   "%i_5 = add i3 1, %i" [LURAM-Test/TEST_REF.cpp:37]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 676, i64 676, i64 676)"
ST_2 : Operation 25 [1/1] (1.13ns)   --->   "%exitcond_flatten = icmp eq i64 %indvar_flatten, %bound"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.48ns)   --->   "%j_mid = select i1 %exitcond_flatten, i31 0, i31 %j" [LURAM-Test/TEST_REF.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node m_mid2)   --->   "%m_mid = select i1 %exitcond_flatten, i31 0, i31 %m" [LURAM-Test/TEST_REF.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.58ns)   --->   "%tmp_mid1 = icmp eq i3 %i_5, 3" [LURAM-Test/TEST_REF.cpp:48]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.58ns)   --->   "%tmp_40 = icmp eq i3 %i, 3" [LURAM-Test/TEST_REF.cpp:48]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.48ns)   --->   "%tmp_mid2 = select i1 %exitcond_flatten, i1 %tmp_mid1, i1 %tmp_40" [LURAM-Test/TEST_REF.cpp:48]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.67ns)   --->   "%tmp_t_mid1 = add i3 -3, %i" [LURAM-Test/TEST_REF.cpp:37]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_t_mid2)   --->   "%tmp_t = xor i3 %i, -4" [LURAM-Test/TEST_REF.cpp:37]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.48ns) (out node of the LUT)   --->   "%tmp_t_mid2 = select i1 %exitcond_flatten, i3 %tmp_t_mid1, i3 %tmp_t" [LURAM-Test/TEST_REF.cpp:37]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.48ns)   --->   "%tmp_43_mid1 = select i1 %exitcond_flatten, i1 %tmp_43_mid, i1 %tmp_s" [LURAM-Test/TEST_REF.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.48ns)   --->   "%i_mid2 = select i1 %exitcond_flatten, i3 %i_5, i3 %i" [LURAM-Test/TEST_REF.cpp:37]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.00ns)   --->   "%j_4 = add i31 1, %j_mid" [LURAM-Test/TEST_REF.cpp:38]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.48ns) (out node of the LUT)   --->   "%m_mid2 = select i1 %tmp_43_mid1, i31 %m_mid, i31 0" [LURAM-Test/TEST_REF.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node tmp_63)   --->   "%tmp_60 = trunc i31 %j to i9" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_63)   --->   "%tmp_61 = select i1 %exitcond_flatten, i9 0, i9 %tmp_60" [LURAM-Test/TEST_REF.cpp:46]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_63)   --->   "%tmp_62 = trunc i31 %j_4 to i9" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 41 [1/1] (0.48ns) (out node of the LUT)   --->   "%tmp_63 = select i1 %tmp_43_mid1, i9 %tmp_61, i9 %tmp_62" [LURAM-Test/TEST_REF.cpp:46]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.49ns)   --->   "%tmp_41 = mul i9 13, %tmp_63" [LURAM-Test/TEST_REF.cpp:46]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.48ns)   --->   "%j_mid2 = select i1 %tmp_43_mid1, i31 %j_mid, i31 %j_4" [LURAM-Test/TEST_REF.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [LURAM-Test/TEST_REF.cpp:40]
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LURAM-Test/TEST_REF.cpp:42]
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty_52 = call { i56, i1 } @_ssdm_op_Read.axis.volatile.i56P.i1P(i56* %input_dma_I_V_data, i1* %input_dma_I_V_last)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_data_cast = extractvalue { i56, i1 } %empty_52, 0"
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i56 %tmp_data_cast to i26" [LURAM-Test/source.h:35->LURAM-Test/source.h:41->LURAM-Test/TEST_REF.cpp:45]
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_data_data2_V_loa = call i26 @_ssdm_op_PartSelect.i26.i56.i32.i32(i56 %tmp_data_cast, i32 26, i32 51)" [LURAM-Test/source.h:35->LURAM-Test/source.h:41->LURAM-Test/TEST_REF.cpp:45]
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i31 %m_mid2 to i9" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 51 [1/1] (2.03ns)   --->   "%tmp_42 = add i9 %tmp_41, %tmp_65" [LURAM-Test/TEST_REF.cpp:46]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_46_cast = sext i9 %tmp_42 to i64" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%IFM_0_V_addr = getelementptr [169 x i26]* %IFM_0_V, i64 0, i64 %tmp_46_cast" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%IFM_1_V_addr = getelementptr [169 x i26]* %IFM_1_V, i64 0, i64 %tmp_46_cast" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%IFM_2_V_addr = getelementptr [169 x i26]* %IFM_2_V, i64 0, i64 %tmp_46_cast" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%IFM_3_V_addr = getelementptr [169 x i26]* %IFM_3_V, i64 0, i64 %tmp_46_cast" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%IFM_4_V_addr = getelementptr [169 x i26]* %IFM_4_V, i64 0, i64 %tmp_46_cast" [LURAM-Test/TEST_REF.cpp:49]
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%IFM_5_V_addr = getelementptr [169 x i26]* %IFM_5_V, i64 0, i64 %tmp_46_cast" [LURAM-Test/TEST_REF.cpp:49]
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%IFM_6_V_addr = getelementptr [169 x i26]* %IFM_6_V, i64 0, i64 %tmp_46_cast" [LURAM-Test/TEST_REF.cpp:49]
ST_2 : Operation 60 [1/1] (0.72ns)   --->   "switch i3 %i_mid2, label %branch10 [
    i3 0, label %branch7
    i3 1, label %branch8
    i3 2, label %branch9
  ]" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 61 [1/1] (1.23ns)   --->   "store i26 %tmp_64, i26* %IFM_2_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 8> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br label %2" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 63 [1/1] (1.23ns)   --->   "store i26 %tmp_64, i26* %IFM_1_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 8> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br label %2" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 65 [1/1] (1.23ns)   --->   "store i26 %tmp_64, i26* %IFM_0_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 8> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br label %2" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 67 [1/1] (1.23ns)   --->   "store i26 %tmp_64, i26* %IFM_3_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 8> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br label %2" [LURAM-Test/TEST_REF.cpp:46]
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %tmp_mid2, label %._crit_edge, label %3" [LURAM-Test/TEST_REF.cpp:48]
ST_2 : Operation 70 [1/1] (0.58ns)   --->   "switch i3 %tmp_t_mid2, label %branch6 [
    i3 -4, label %branch4
    i3 -3, label %branch5
  ]" [LURAM-Test/TEST_REF.cpp:49]
ST_2 : Operation 71 [1/1] (1.23ns)   --->   "store i26 %tmp_data_data2_V_loa, i26* %IFM_5_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 8> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br label %4" [LURAM-Test/TEST_REF.cpp:49]
ST_2 : Operation 73 [1/1] (1.23ns)   --->   "store i26 %tmp_data_data2_V_loa, i26* %IFM_4_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 8> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "br label %4" [LURAM-Test/TEST_REF.cpp:49]
ST_2 : Operation 75 [1/1] (1.23ns)   --->   "store i26 %tmp_data_data2_V_loa, i26* %IFM_6_V_addr, align 4" [LURAM-Test/TEST_REF.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 8> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "br label %4" [LURAM-Test/TEST_REF.cpp:49]
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "br label %._crit_edge" [LURAM-Test/TEST_REF.cpp:49]
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_39)" [LURAM-Test/TEST_REF.cpp:50]
ST_2 : Operation 79 [1/1] (1.00ns)   --->   "%m_2 = add i31 %m_mid2, 1" [LURAM-Test/TEST_REF.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (1.08ns)   --->   "%indvar_flatten_op = add i64 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.48ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i64 1, i64 %indvar_flatten_op"   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "br label %1" [LURAM-Test/TEST_REF.cpp:40]

 <State 3> : 0.00ns
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "ret void" [LURAM-Test/TEST_REF.cpp:53]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_dma_I_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_dma_I_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IFM_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ IFM_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ IFM_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ IFM_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ IFM_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ IFM_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ IFM_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ custom_Tr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ custom_Tc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
custom_Tc_read       (read             ) [ 0010]
custom_Tr_read       (read             ) [ 0000]
StgValue_6           (specinterface    ) [ 0000]
cast                 (zext             ) [ 0000]
cast1                (zext             ) [ 0000]
bound                (mul              ) [ 0010]
tmp                  (bitconcatenate   ) [ 0010]
tmp_43_mid           (icmp             ) [ 0010]
StgValue_12          (br               ) [ 0110]
indvar_flatten5      (phi              ) [ 0010]
i                    (phi              ) [ 0010]
indvar_flatten       (phi              ) [ 0010]
j                    (phi              ) [ 0010]
m                    (phi              ) [ 0010]
m_cast               (zext             ) [ 0000]
tmp_s                (icmp             ) [ 0000]
exitcond_flatten5    (icmp             ) [ 0010]
indvar_flatten_next5 (add              ) [ 0110]
StgValue_22          (br               ) [ 0000]
i_5                  (add              ) [ 0000]
StgValue_24          (speclooptripcount) [ 0000]
exitcond_flatten     (icmp             ) [ 0000]
j_mid                (select           ) [ 0000]
m_mid                (select           ) [ 0000]
tmp_mid1             (icmp             ) [ 0000]
tmp_40               (icmp             ) [ 0000]
tmp_mid2             (select           ) [ 0010]
tmp_t_mid1           (add              ) [ 0000]
tmp_t                (xor              ) [ 0000]
tmp_t_mid2           (select           ) [ 0010]
tmp_43_mid1          (select           ) [ 0000]
i_mid2               (select           ) [ 0110]
j_4                  (add              ) [ 0000]
m_mid2               (select           ) [ 0000]
tmp_60               (trunc            ) [ 0000]
tmp_61               (select           ) [ 0000]
tmp_62               (trunc            ) [ 0000]
tmp_63               (select           ) [ 0000]
tmp_41               (mul              ) [ 0000]
j_mid2               (select           ) [ 0110]
tmp_39               (specregionbegin  ) [ 0000]
StgValue_45          (specpipeline     ) [ 0000]
empty_52             (read             ) [ 0000]
tmp_data_cast        (extractvalue     ) [ 0000]
tmp_64               (trunc            ) [ 0000]
tmp_data_data2_V_loa (partselect       ) [ 0000]
tmp_65               (trunc            ) [ 0000]
tmp_42               (add              ) [ 0000]
tmp_46_cast          (sext             ) [ 0000]
IFM_0_V_addr         (getelementptr    ) [ 0000]
IFM_1_V_addr         (getelementptr    ) [ 0000]
IFM_2_V_addr         (getelementptr    ) [ 0000]
IFM_3_V_addr         (getelementptr    ) [ 0000]
IFM_4_V_addr         (getelementptr    ) [ 0000]
IFM_5_V_addr         (getelementptr    ) [ 0000]
IFM_6_V_addr         (getelementptr    ) [ 0000]
StgValue_60          (switch           ) [ 0000]
StgValue_61          (store            ) [ 0000]
StgValue_62          (br               ) [ 0000]
StgValue_63          (store            ) [ 0000]
StgValue_64          (br               ) [ 0000]
StgValue_65          (store            ) [ 0000]
StgValue_66          (br               ) [ 0000]
StgValue_67          (store            ) [ 0000]
StgValue_68          (br               ) [ 0000]
StgValue_69          (br               ) [ 0000]
StgValue_70          (switch           ) [ 0000]
StgValue_71          (store            ) [ 0000]
StgValue_72          (br               ) [ 0000]
StgValue_73          (store            ) [ 0000]
StgValue_74          (br               ) [ 0000]
StgValue_75          (store            ) [ 0000]
StgValue_76          (br               ) [ 0000]
StgValue_77          (br               ) [ 0000]
empty                (specregionend    ) [ 0000]
m_2                  (add              ) [ 0110]
indvar_flatten_op    (add              ) [ 0000]
indvar_flatten_next  (select           ) [ 0110]
StgValue_82          (br               ) [ 0110]
StgValue_83          (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_dma_I_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_dma_I_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_dma_I_V_last">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_dma_I_V_last"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="IFM_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFM_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="IFM_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFM_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="IFM_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFM_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="IFM_3_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFM_3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="IFM_4_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFM_4_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="IFM_5_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFM_5_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="IFM_6_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFM_6_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="custom_Tr">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="custom_Tr"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="custom_Tc">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="custom_Tc"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i66.i64.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i56P.i1P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="custom_Tc_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="custom_Tc_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="custom_Tr_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="custom_Tr_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="empty_52_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="57" slack="0"/>
<pin id="102" dir="0" index="1" bw="56" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_52/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="IFM_0_V_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="26" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="9" slack="0"/>
<pin id="112" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IFM_0_V_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="IFM_1_V_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="26" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="9" slack="0"/>
<pin id="119" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IFM_1_V_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="IFM_2_V_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="26" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="9" slack="0"/>
<pin id="126" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IFM_2_V_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="IFM_3_V_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="26" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="9" slack="0"/>
<pin id="133" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IFM_3_V_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="IFM_4_V_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="26" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="9" slack="0"/>
<pin id="140" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IFM_4_V_addr/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="IFM_5_V_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="26" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="9" slack="0"/>
<pin id="147" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IFM_5_V_addr/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="IFM_6_V_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="26" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="9" slack="0"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IFM_6_V_addr/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="StgValue_61_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="26" slack="0"/>
<pin id="160" dir="1" index="2" bw="26" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="StgValue_63_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="26" slack="0"/>
<pin id="165" dir="1" index="2" bw="26" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_63/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="StgValue_65_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="26" slack="0"/>
<pin id="170" dir="1" index="2" bw="26" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_65/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="StgValue_67_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="26" slack="0"/>
<pin id="175" dir="1" index="2" bw="26" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_67/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="StgValue_71_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="26" slack="0"/>
<pin id="180" dir="1" index="2" bw="26" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_71/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="StgValue_73_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="26" slack="0"/>
<pin id="185" dir="1" index="2" bw="26" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="StgValue_75_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="26" slack="0"/>
<pin id="190" dir="1" index="2" bw="26" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="indvar_flatten5_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="66" slack="1"/>
<pin id="194" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten5 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvar_flatten5_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="66" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten5/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="i_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="1"/>
<pin id="205" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="3" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="indvar_flatten_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="1"/>
<pin id="216" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="indvar_flatten_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="64" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="225" class="1005" name="j_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="31" slack="1"/>
<pin id="227" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="j_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="31" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="236" class="1005" name="m_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="31" slack="1"/>
<pin id="238" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="m_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="31" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="cast1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="bound_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="66" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="66" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_43_mid_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_43_mid/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="m_cast_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="31" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_s_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="1"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="exitcond_flatten5_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="66" slack="0"/>
<pin id="286" dir="0" index="1" bw="66" slack="1"/>
<pin id="287" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten5/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="indvar_flatten_next5_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="66" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next5/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="i_5_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="3" slack="0"/>
<pin id="298" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="exitcond_flatten_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="0" index="1" bw="64" slack="1"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="j_mid_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="31" slack="0"/>
<pin id="309" dir="0" index="2" bw="31" slack="0"/>
<pin id="310" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="m_mid_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="31" slack="0"/>
<pin id="317" dir="0" index="2" bw="31" slack="0"/>
<pin id="318" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_mid/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_mid1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="0" index="1" bw="3" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_40_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="0"/>
<pin id="330" dir="0" index="1" bw="3" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_40/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_mid2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_t_mid1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="0" index="1" bw="3" slack="0"/>
<pin id="345" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_t_mid1/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_t_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="0"/>
<pin id="350" dir="0" index="1" bw="3" slack="0"/>
<pin id="351" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_t/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_t_mid2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="3" slack="0"/>
<pin id="357" dir="0" index="2" bw="3" slack="0"/>
<pin id="358" dir="1" index="3" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_t_mid2/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_43_mid1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="1"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_43_mid1/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="i_mid2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="3" slack="0"/>
<pin id="372" dir="0" index="2" bw="3" slack="0"/>
<pin id="373" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="j_4_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="31" slack="0"/>
<pin id="380" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="m_mid2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="31" slack="0"/>
<pin id="386" dir="0" index="2" bw="31" slack="0"/>
<pin id="387" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_mid2/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_60_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="31" slack="0"/>
<pin id="393" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_60/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_61_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="9" slack="0"/>
<pin id="398" dir="0" index="2" bw="9" slack="0"/>
<pin id="399" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_61/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_62_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="31" slack="0"/>
<pin id="405" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_62/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_63_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="9" slack="0"/>
<pin id="410" dir="0" index="2" bw="9" slack="0"/>
<pin id="411" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_63/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="j_mid2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="31" slack="0"/>
<pin id="418" dir="0" index="2" bw="31" slack="0"/>
<pin id="419" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_data_cast_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="57" slack="0"/>
<pin id="425" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_cast/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_64_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="56" slack="0"/>
<pin id="429" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_64/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_data_data2_V_loa_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="26" slack="0"/>
<pin id="437" dir="0" index="1" bw="56" slack="0"/>
<pin id="438" dir="0" index="2" bw="6" slack="0"/>
<pin id="439" dir="0" index="3" bw="7" slack="0"/>
<pin id="440" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_data2_V_loa/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_65_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="31" slack="0"/>
<pin id="450" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_65/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_46_cast_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="9" slack="0"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_46_cast/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="m_2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="31" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="indvar_flatten_op_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="indvar_flatten_next_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="64" slack="0"/>
<pin id="477" dir="0" index="2" bw="64" slack="0"/>
<pin id="478" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="482" class="1007" name="grp_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="9" slack="0"/>
<pin id="484" dir="0" index="1" bw="9" slack="0"/>
<pin id="485" dir="0" index="2" bw="9" slack="0"/>
<pin id="486" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_41/2 tmp_42/2 "/>
</bind>
</comp>

<comp id="491" class="1005" name="custom_Tc_read_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="custom_Tc_read "/>
</bind>
</comp>

<comp id="496" class="1005" name="bound_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="1"/>
<pin id="498" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="501" class="1005" name="tmp_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="66" slack="1"/>
<pin id="503" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="506" class="1005" name="tmp_43_mid_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="1"/>
<pin id="508" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43_mid "/>
</bind>
</comp>

<comp id="514" class="1005" name="indvar_flatten_next5_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="66" slack="0"/>
<pin id="516" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next5 "/>
</bind>
</comp>

<comp id="525" class="1005" name="i_mid2_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="3" slack="0"/>
<pin id="527" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="530" class="1005" name="j_mid2_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="31" slack="0"/>
<pin id="532" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="535" class="1005" name="m_2_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="31" slack="0"/>
<pin id="537" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="m_2 "/>
</bind>
</comp>

<comp id="540" class="1005" name="indvar_flatten_next_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="64" slack="0"/>
<pin id="542" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="74" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="42" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="42" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="42" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="42" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="42" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="122" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="115" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="108" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="129" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="143" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="136" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="150" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="94" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="88" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="247" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="251" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="34" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="255" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="36" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="273"><net_src comp="88" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="28" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="240" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="196" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="196" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="48" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="207" pin="4"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="218" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="301" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="44" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="229" pin="4"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="301" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="44" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="240" pin="4"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="295" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="54" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="207" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="54" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="301" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="322" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="328" pin="2"/><net_sink comp="334" pin=2"/></net>

<net id="346"><net_src comp="56" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="207" pin="4"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="207" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="58" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="301" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="342" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="348" pin="2"/><net_sink comp="354" pin=2"/></net>

<net id="367"><net_src comp="301" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="279" pin="2"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="301" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="295" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="207" pin="4"/><net_sink comp="369" pin=2"/></net>

<net id="381"><net_src comp="60" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="306" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="362" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="314" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="44" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="394"><net_src comp="229" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="301" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="62" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="391" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="377" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="362" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="395" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="403" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="420"><net_src comp="362" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="306" pin="3"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="377" pin="2"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="100" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="423" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="433"><net_src comp="427" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="434"><net_src comp="427" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="441"><net_src comp="76" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="423" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="78" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="444"><net_src comp="80" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="445"><net_src comp="435" pin="4"/><net_sink comp="177" pin=1"/></net>

<net id="446"><net_src comp="435" pin="4"/><net_sink comp="182" pin=1"/></net>

<net id="447"><net_src comp="435" pin="4"/><net_sink comp="187" pin=1"/></net>

<net id="451"><net_src comp="383" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="452" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="458"><net_src comp="452" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="459"><net_src comp="452" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="461"><net_src comp="452" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="466"><net_src comp="383" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="60" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="218" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="86" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="301" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="86" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="468" pin="2"/><net_sink comp="474" pin=2"/></net>

<net id="487"><net_src comp="64" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="407" pin="3"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="448" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="490"><net_src comp="482" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="494"><net_src comp="88" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="499"><net_src comp="255" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="504"><net_src comp="261" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="509"><net_src comp="269" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="517"><net_src comp="289" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="528"><net_src comp="369" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="533"><net_src comp="415" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="538"><net_src comp="462" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="543"><net_src comp="474" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="218" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_dma_I_V_data | {}
	Port: input_dma_I_V_last | {}
	Port: IFM_0_V | {2 }
	Port: IFM_1_V | {2 }
	Port: IFM_2_V | {2 }
	Port: IFM_3_V | {2 }
	Port: IFM_4_V | {2 }
	Port: IFM_5_V | {2 }
	Port: IFM_6_V | {2 }
 - Input state : 
	Port: LOAD_IFM : input_dma_I_V_data | {2 }
	Port: LOAD_IFM : input_dma_I_V_last | {2 }
	Port: LOAD_IFM : IFM_0_V | {}
	Port: LOAD_IFM : IFM_1_V | {}
	Port: LOAD_IFM : IFM_2_V | {}
	Port: LOAD_IFM : IFM_3_V | {}
	Port: LOAD_IFM : IFM_4_V | {}
	Port: LOAD_IFM : IFM_5_V | {}
	Port: LOAD_IFM : IFM_6_V | {}
	Port: LOAD_IFM : custom_Tr | {1 }
	Port: LOAD_IFM : custom_Tc | {1 }
  - Chain level:
	State 1
		bound : 1
		tmp : 2
	State 2
		m_cast : 1
		tmp_s : 2
		exitcond_flatten5 : 1
		indvar_flatten_next5 : 1
		StgValue_22 : 2
		i_5 : 1
		exitcond_flatten : 1
		j_mid : 2
		m_mid : 2
		tmp_mid1 : 2
		tmp_40 : 1
		tmp_mid2 : 3
		tmp_t_mid1 : 1
		tmp_t : 1
		tmp_t_mid2 : 2
		tmp_43_mid1 : 3
		i_mid2 : 2
		j_4 : 3
		m_mid2 : 4
		tmp_60 : 1
		tmp_61 : 2
		tmp_62 : 4
		tmp_63 : 5
		tmp_41 : 6
		j_mid2 : 4
		tmp_64 : 1
		tmp_data_data2_V_loa : 1
		tmp_65 : 5
		tmp_42 : 7
		tmp_46_cast : 8
		IFM_0_V_addr : 9
		IFM_1_V_addr : 9
		IFM_2_V_addr : 9
		IFM_3_V_addr : 9
		IFM_4_V_addr : 9
		IFM_5_V_addr : 9
		IFM_6_V_addr : 9
		StgValue_60 : 3
		StgValue_61 : 10
		StgValue_63 : 10
		StgValue_65 : 10
		StgValue_67 : 10
		StgValue_69 : 4
		StgValue_70 : 3
		StgValue_71 : 10
		StgValue_73 : 10
		StgValue_75 : 10
		empty : 1
		m_2 : 5
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next5_fu_289 |    0    |    0    |    73   |
|          |          i_5_fu_295         |    0    |    0    |    11   |
|    add   |      tmp_t_mid1_fu_342      |    0    |    0    |    11   |
|          |          j_4_fu_377         |    0    |    0    |    38   |
|          |          m_2_fu_462         |    0    |    0    |    38   |
|          |   indvar_flatten_op_fu_468  |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
|          |         j_mid_fu_306        |    0    |    0    |    31   |
|          |         m_mid_fu_314        |    0    |    0    |    31   |
|          |       tmp_mid2_fu_334       |    0    |    0    |    2    |
|          |      tmp_t_mid2_fu_354      |    0    |    0    |    3    |
|          |      tmp_43_mid1_fu_362     |    0    |    0    |    2    |
|  select  |        i_mid2_fu_369        |    0    |    0    |    3    |
|          |        m_mid2_fu_383        |    0    |    0    |    31   |
|          |        tmp_61_fu_395        |    0    |    0    |    9    |
|          |        tmp_63_fu_407        |    0    |    0    |    9    |
|          |        j_mid2_fu_415        |    0    |    0    |    31   |
|          |  indvar_flatten_next_fu_474 |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_43_mid_fu_269      |    0    |    0    |    20   |
|          |         tmp_s_fu_279        |    0    |    0    |    20   |
|   icmp   |   exitcond_flatten5_fu_284  |    0    |    0    |    50   |
|          |   exitcond_flatten_fu_301   |    0    |    0    |    29   |
|          |       tmp_mid1_fu_322       |    0    |    0    |    9    |
|          |        tmp_40_fu_328        |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |         bound_fu_255        |    3    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|    xor   |         tmp_t_fu_348        |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_482         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |  custom_Tc_read_read_fu_88  |    0    |    0    |    0    |
|   read   |  custom_Tr_read_read_fu_94  |    0    |    0    |    0    |
|          |     empty_52_read_fu_100    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         cast_fu_247         |    0    |    0    |    0    |
|   zext   |         cast1_fu_251        |    0    |    0    |    0    |
|          |        m_cast_fu_275        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|          tmp_fu_261         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_60_fu_391        |    0    |    0    |    0    |
|   trunc  |        tmp_62_fu_403        |    0    |    0    |    0    |
|          |        tmp_64_fu_427        |    0    |    0    |    0    |
|          |        tmp_65_fu_448        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|extractvalue|     tmp_data_cast_fu_423    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect| tmp_data_data2_V_loa_fu_435 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |      tmp_46_cast_fu_452     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    4    |    0    |   625   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        bound_reg_496       |   64   |
|   custom_Tc_read_reg_491   |   32   |
|       i_mid2_reg_525       |    3   |
|          i_reg_203         |    3   |
|   indvar_flatten5_reg_192  |   66   |
|indvar_flatten_next5_reg_514|   66   |
| indvar_flatten_next_reg_540|   64   |
|   indvar_flatten_reg_214   |   64   |
|       j_mid2_reg_530       |   31   |
|          j_reg_225         |   31   |
|         m_2_reg_535        |   31   |
|          m_reg_236         |   31   |
|     tmp_43_mid_reg_506     |    1   |
|         tmp_reg_501        |   66   |
+----------------------------+--------+
|            Total           |   553  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   625  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   553  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   553  |   625  |
+-----------+--------+--------+--------+
