xrun(64): 22.09-s013: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.09-s013: Started on Nov 14, 2024 at 17:24:12 -03
xrun
	-64bit
	q2_tb.sv
	q2.sv
	+gui
	+access+rw
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		Q2_LUT3_TB
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.Q2_LUT3:sv <0x7f25e827>
			streams:  12, words:  2824
		worklib.Q2_LUT3_TB:sv <0x12de02ce>
			streams:   8, words: 21904
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                14       6
		Registers:              47      19
		Scalar wires:           36       -
		Always blocks:           6       1
		Initial blocks:          2       2
		Pseudo assignments:     23      20
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.Q2_LUT3_TB:sv
xmsim: *W,NOMTDGUI: Multi-Threaded Dumping is disabled for interactive debug mode.
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /home/tools/cadence/installs/XCELIUM2209/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm Q2_LUT3_TB.UUT.A0 Q2_LUT3_TB.UUT.A1 Q2_LUT3_TB.UUT.A2 Q2_LUT3_TB.UUT.A3 Q2_LUT3_TB.UUT.OUT Q2_LUT3_TB.UUT.and_0_out Q2_LUT3_TB.UUT.and_1_out Q2_LUT3_TB.UUT.nor_0_out Q2_LUT3_TB.UUT.nor_1_out Q2_LUT3_TB.UUT.or_0_out
Created probe 1
xcelium> run
                Tempo     Entradas LUT        SaÃ­das
                         A0  A1  A2  A3         OUT
                ====   ================       =======
                   0     0  0  0  0               1
                  10     0  0  0  1               0
                  20     0  0  1  0               0
                  30     0  0  1  1               0
                  40     0  1  0  0               1
                  50     0  1  0  1               0
                  60     0  1  1  0               0
                  70     0  1  1  1               1
                  80     1  0  0  0               1
                  90     1  0  0  1               0
                 100     1  0  1  0               0
                 110     1  0  1  1               0
                 120     1  1  0  0               0
                 130     1  1  0  1               0
                 140     1  1  1  0               0
                 150     1  1  1  1               0
Simulation complete via $finish(1) at time 160 PS + 0
./q2_tb.sv:59     $finish;
xcelium> 