
---------- Begin Simulation Statistics ----------
final_tick                               104293629500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 318634                       # Simulator instruction rate (inst/s)
host_mem_usage                                 657936                       # Number of bytes of host memory used
host_op_rate                                   578999                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    79.77                       # Real time elapsed on the host
host_tick_rate                             1307348395                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    25419003                       # Number of instructions simulated
sim_ops                                      46189581                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.104294                       # Number of seconds simulated
sim_ticks                                104293629500                       # Number of ticks simulated
system.cpu.Branches                           2856959                       # Number of branches fetched
system.cpu.committedInsts                    25419003                       # Number of instructions committed
system.cpu.committedOps                      46189581                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        208587259                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               208587258.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             16054778                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            14367880                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      2850540                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               22548845                       # Number of float alu accesses
system.cpu.num_fp_insts                      22548845                       # number of float instructions
system.cpu.num_fp_register_reads             22549169                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 923                       # number of times the floating registers were written
system.cpu.num_func_calls                        4522                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              46230229                       # Number of integer alu accesses
system.cpu.num_int_insts                     46230229                       # number of integer instructions
system.cpu.num_int_register_reads           105840878                       # number of times the integer registers were read
system.cpu.num_int_register_writes           20646702                       # number of times the integer registers were written
system.cpu.num_load_insts                     1314562                       # Number of load instructions
system.cpu.num_mem_refs                      24041796                       # number of memory refs
system.cpu.num_store_insts                   22727234                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  2571      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                  22187800     47.99%     48.00% # Class of executed instruction
system.cpu.op_class::IntMult                      631      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::IntDiv                        21      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                     171      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                      134      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                       74      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                     351      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::MemRead                  1314474      2.84%     50.84% # Class of executed instruction
system.cpu.op_class::MemWrite                  179382      0.39%     51.23% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  88      0.00%     51.23% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           22547852     48.77%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46233555                       # Class of executed instruction
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       351785                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        704115                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       351919                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       352204                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       704255                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         352204                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     23645682                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         23645682                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     23645682                       # number of overall hits
system.cpu.dcache.overall_hits::total        23645682                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       352159                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         352159                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       352159                       # number of overall misses
system.cpu.dcache.overall_misses::total        352159                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  44769400000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  44769400000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  44769400000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  44769400000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     23997841                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     23997841                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     23997841                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     23997841                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014675                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014675                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014675                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014675                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 127128.370992                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 127128.370992                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 127128.370992                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 127128.370992                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       351854                       # number of writebacks
system.cpu.dcache.writebacks::total            351854                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       352159                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       352159                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       352159                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       352159                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  44417241000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  44417241000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  44417241000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  44417241000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014675                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014675                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014675                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014675                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 126128.370992                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 126128.370992                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 126128.370992                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 126128.370992                       # average overall mshr miss latency
system.cpu.dcache.replacements                 351903                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1314457                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1314457                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           99                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            99                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12945000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12945000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1314556                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1314556                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000075                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 130757.575758                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 130757.575758                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           99                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           99                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12846000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12846000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 129757.575758                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 129757.575758                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     22331225                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       22331225                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       352060                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       352060                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  44756455000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  44756455000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     22683285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     22683285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015521                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015521                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 127127.350452                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 127127.350452                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       352060                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       352060                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  44404395000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  44404395000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015521                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015521                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 126127.350452                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 126127.350452                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 104293629500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.553975                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            23997841                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            352159                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             68.144903                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.553975                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990445                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990445                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48347841                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48347841                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 104293629500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1314562                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    22727234                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            59                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         87996                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104293629500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 104293629500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 104293629500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     35854519                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         35854519                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     35854519                       # number of overall hits
system.cpu.icache.overall_hits::total        35854519                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          177                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            177                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          177                       # number of overall misses
system.cpu.icache.overall_misses::total           177                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     22522500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     22522500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     22522500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     22522500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     35854696                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     35854696                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     35854696                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     35854696                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 127245.762712                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 127245.762712                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 127245.762712                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 127245.762712                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           16                       # number of writebacks
system.cpu.icache.writebacks::total                16                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          177                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          177                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          177                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          177                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     22345500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22345500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     22345500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22345500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 126245.762712                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 126245.762712                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 126245.762712                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 126245.762712                       # average overall mshr miss latency
system.cpu.icache.replacements                     16                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     35854519                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        35854519                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          177                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           177                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     22522500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     22522500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     35854696                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     35854696                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 127245.762712                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 127245.762712                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          177                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          177                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     22345500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22345500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 126245.762712                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 126245.762712                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 104293629500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           125.448695                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35854696                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               177                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          202568.903955                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            122500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   125.448695                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.490034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.490034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          161                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.628906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          71709569                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         71709569                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 104293629500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    35854696                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            62                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104293629500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 104293629500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 104293629500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 104293629500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    5                       # number of demand (read+write) hits
system.l2.demand_hits::total                        6                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data                   5                       # number of overall hits
system.l2.overall_hits::total                       6                       # number of overall hits
system.l2.demand_misses::.cpu.inst                176                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             352154                       # number of demand (read+write) misses
system.l2.demand_misses::total                 352330                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               176                       # number of overall misses
system.l2.overall_misses::.cpu.data            352154                       # number of overall misses
system.l2.overall_misses::total                352330                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     22044500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  43888825000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      43910869500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     22044500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  43888825000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     43910869500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              177                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           352159                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               352336                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             177                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          352159                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              352336                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.994350                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999986                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999983                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.994350                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999986                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999983                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 125252.840909                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 124629.636466                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124629.947776                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 125252.840909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 124629.636466                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124629.947776                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              351726                       # number of writebacks
system.l2.writebacks::total                    351726                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        352154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            352330                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       352154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           352330                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     20284500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  40367285000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  40387569500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     20284500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  40367285000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  40387569500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.994350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999983                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.994350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999983                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 115252.840909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 114629.636466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 114629.947776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 115252.840909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 114629.636466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 114629.947776                       # average overall mshr miss latency
system.l2.replacements                         703941                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       351854                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           351854                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       351854                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       351854                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           16                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               16                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           16                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           16                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           48                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            48                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          352057                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              352057                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  43876191000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   43876191000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        352060                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            352060                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 124628.088633                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124628.088633                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       352057                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         352057                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  40355621000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40355621000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 114628.088633                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114628.088633                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          176                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              176                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     22044500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     22044500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          177                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            177                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.994350                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.994350                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 125252.840909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 125252.840909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          176                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          176                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     20284500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20284500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.994350                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.994350                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 115252.840909                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 115252.840909                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           97                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              97                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12634000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12634000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           99                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            99                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.979798                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.979798                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 130247.422680                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 130247.422680                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           97                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           97                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11664000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11664000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.979798                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.979798                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 120247.422680                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 120247.422680                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 104293629500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.135378                       # Cycle average of tags in use
system.l2.tags.total_refs                      704207                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    704197                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000014                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    112000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     121.956292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.995390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       131.183695                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.476392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.512436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996623                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2112707                       # Number of tag accesses
system.l2.tags.data_accesses                  2112707                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 104293629500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   2813808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2817225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004032932750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       122142                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       122142                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3463507                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2691665                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      352330                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     351726                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2818640                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2813808                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       8.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      31.07                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2818640                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2813808                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  352330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  352329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  352329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  352329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  352329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  352329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  352329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  352329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  64093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  97736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 108455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 112031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 116256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 125995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 126023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 130867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 131842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 131845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 131847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 129726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 127954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 127954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 127953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 123112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 122142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 122142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 111421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 109966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 107513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  97774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  97747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  97744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  33648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       122142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.076362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.683092                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.123276                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        122136    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        122142                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       122142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      23.036998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     22.825800                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.232044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               18      0.01%      0.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.00%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10738      8.79%      8.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1460      1.20%     10.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            15609     12.78%     22.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             8758      7.17%     29.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               31      0.03%     29.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23            43385     35.52%     65.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24            20223     16.56%     82.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25            12213     10.00%     92.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%     92.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29             1462      1.20%     93.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32             7269      5.95%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33              972      0.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        122142                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               180392960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            180083712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1729.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1726.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  104293489500                       # Total gap between requests
system.mem_ctrls.avgGap                     148132.38                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        90112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    180302400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    180082240                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 864022.092547848239                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1728795908.862295389175                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1726684945.795274972916                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1408                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      2817232                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      2813808                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     75964000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 157028438750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2704325271250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     53951.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     55738.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks    961090.90                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        90112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    180302848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     180392960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        90112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        90112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    180083712                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    180083712                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          176                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       352154                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         352330                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       351726                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        351726                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       864022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data   1728800204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1729664227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       864022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       864022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1726699060                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1726699060                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1726699060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       864022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data   1728800204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      3456363286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              2818633                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             2813785                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       176296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       176120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       176040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       176016                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       176016                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       176232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       176288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       176136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       176120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       176153                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       176200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       176312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       176312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       176200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       176056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       176136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       175928                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       175864                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       175808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       175776                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       175760                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       175928                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       175928                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       175872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       175872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       175737                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       175816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       175912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       175960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       175912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       175808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       175904                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            104255034000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           14093165000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       157104402750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                36987.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           55737.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             2634934                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            2626511                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            93.48                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           93.34                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       370962                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   971.714925                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   942.298400                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   167.126908                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2509      0.68%      0.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           25      0.01%      0.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2929      0.79%      1.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5265      1.42%      2.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        21328      5.75%      8.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          497      0.13%      8.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         2802      0.76%      9.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         2500      0.67%     10.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       333107     89.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       370962                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             180392512                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          180082240                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1729.659931                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1726.684946                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   27.00                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               13.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              13.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               93.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 104293629500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1324127280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       703771365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    10061288160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    7343830080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8232488160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  37647408450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8345673120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   73658586615                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   706.261609                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  20451310000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3482440000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  80359879500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1324619940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       704029425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    10063751460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    7344127620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8232488160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  37620509010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   8368325280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   73657850895                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   706.254555                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  20510970250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3482440000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  80300219250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 104293629500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                273                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       351726                       # Transaction distribution
system.membus.trans_dist::CleanEvict               59                       # Transaction distribution
system.membus.trans_dist::ReadExReq            352057                       # Transaction distribution
system.membus.trans_dist::ReadExResp           352057                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           273                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1056445                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1056445                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1056445                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    360476672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total    360476672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               360476672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            352330                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  352330    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              352330                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 104293629500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         11959365000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              11.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        11769118250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               276                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       703580                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           16                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          352264                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           352060                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          352060                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           177                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           99                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          370                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1056221                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1056591                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        98816                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    360454656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              360553472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          703941                       # Total snoops (count)
system.tol2bus.snoopTraffic                 180083712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1056277                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.333439                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471442                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 704073     66.66%     66.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 352204     33.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1056277                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 104293629500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3167087500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1504500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2993351500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
