$date
	Thu Apr 20 16:47:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module contador_mod10t $end
$var wire 1 ! count_endTB $end
$var wire 4 " count [3:0] $end
$var reg 1 # clearn $end
$var reg 1 $ clk $end
$var reg 4 % data [3:0] $end
$var reg 1 & en $end
$var reg 1 ' load $end
$var integer 32 ( i [31:0] $end
$scope module dut $end
$var wire 1 # clear $end
$var wire 1 $ clk $end
$var wire 4 ) data [3:0] $end
$var wire 1 & enable $end
$var wire 1 ' load $end
$var wire 1 ! count_end $end
$var reg 4 * count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
b110 )
bx (
1'
0&
b110 %
0$
1#
bx "
x!
$end
#5000
0!
b110 "
b110 *
b0 (
1$
0'
#10000
b1 (
0$
1'
#15000
b101 "
b101 *
b10 (
1$
1&
#20000
b11 (
0$
#25000
b100 "
b100 *
b100 (
1$
#30000
b101 (
0$
#35000
b11 "
b11 *
b110 (
1$
#40000
b111 (
0$
#45000
b10 "
b10 *
b1000 (
1$
#50000
b1001 (
0$
#55000
b1 "
b1 *
b1010 (
1$
#60000
b1011 (
0$
#65000
1!
b0 "
b0 *
b1100 (
1$
#70000
b1101 (
0$
#75000
0!
b1001 "
b1001 *
b1110 (
1$
#80000
b1111 (
0$
#85000
b1000 "
b1000 *
b10000 (
1$
#90000
b10001 (
0$
#95000
b111 "
b111 *
b10010 (
1$
#100000
b10011 (
0$
#105000
b110 "
b110 *
b10100 (
1$
#110000
b10101 (
0$
#115000
b101 "
b101 *
b10110 (
1$
#120000
b10111 (
0$
#125000
b100 "
b100 *
b11000 (
1$
#130000
b11001 (
0$
#135000
b11 "
b11 *
b11010 (
1$
