begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2016 Jared McNeill<jmcneill@invisible.ca>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,  * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED  * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  * $FreeBSD$  */
end_comment

begin_comment
comment|/*  * Allwinner PLL clock  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/module.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus_subr.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_subr.h>
end_include

begin_include
include|#
directive|include
file|<dev/extres/clk/clk.h>
end_include

begin_include
include|#
directive|include
file|<dt-bindings/clock/sun4i-a10-pll2.h>
end_include

begin_include
include|#
directive|include
file|"clkdev_if.h"
end_include

begin_define
define|#
directive|define
name|AW_PLL_ENABLE
value|(1<< 31)
end_define

begin_define
define|#
directive|define
name|A10_PLL1_OUT_EXT_DIVP
value|(0x3<< 16)
end_define

begin_define
define|#
directive|define
name|A10_PLL1_OUT_EXT_DIVP_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|A10_PLL1_FACTOR_N
value|(0x1f<< 8)
end_define

begin_define
define|#
directive|define
name|A10_PLL1_FACTOR_N_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|A10_PLL1_FACTOR_K
value|(0x3<< 4)
end_define

begin_define
define|#
directive|define
name|A10_PLL1_FACTOR_K_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|A10_PLL1_FACTOR_M
value|(0x3<< 0)
end_define

begin_define
define|#
directive|define
name|A10_PLL1_FACTOR_M_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|A10_PLL2_POST_DIV
value|(0xf<< 26)
end_define

begin_define
define|#
directive|define
name|A10_PLL2_POST_DIV_SHIFT
value|26
end_define

begin_define
define|#
directive|define
name|A10_PLL2_FACTOR_N
value|(0x7f<< 8)
end_define

begin_define
define|#
directive|define
name|A10_PLL2_FACTOR_N_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|A10_PLL2_PRE_DIV
value|(0x1f<< 0)
end_define

begin_define
define|#
directive|define
name|A10_PLL2_PRE_DIV_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|A10_PLL3_MODE_SEL
value|(0x1<< 15)
end_define

begin_define
define|#
directive|define
name|A10_PLL3_MODE_SEL_FRACT
value|(0<< 15)
end_define

begin_define
define|#
directive|define
name|A10_PLL3_MODE_SEL_INT
value|(1<< 15)
end_define

begin_define
define|#
directive|define
name|A10_PLL3_FUNC_SET
value|(0x1<< 14)
end_define

begin_define
define|#
directive|define
name|A10_PLL3_FUNC_SET_270MHZ
value|(0<< 14)
end_define

begin_define
define|#
directive|define
name|A10_PLL3_FUNC_SET_297MHZ
value|(1<< 14)
end_define

begin_define
define|#
directive|define
name|A10_PLL3_FACTOR_M
value|(0x7f<< 0)
end_define

begin_define
define|#
directive|define
name|A10_PLL3_FACTOR_M_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|A10_PLL3_REF_FREQ
value|3000000
end_define

begin_define
define|#
directive|define
name|A10_PLL5_OUT_EXT_DIVP
value|(0x3<< 16)
end_define

begin_define
define|#
directive|define
name|A10_PLL5_OUT_EXT_DIVP_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|A10_PLL5_FACTOR_N
value|(0x1f<< 8)
end_define

begin_define
define|#
directive|define
name|A10_PLL5_FACTOR_N_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|A10_PLL5_FACTOR_K
value|(0x3<< 4)
end_define

begin_define
define|#
directive|define
name|A10_PLL5_FACTOR_K_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|A10_PLL5_FACTOR_M1
value|(0x3<< 2)
end_define

begin_define
define|#
directive|define
name|A10_PLL5_FACTOR_M1_SHIFT
value|2
end_define

begin_define
define|#
directive|define
name|A10_PLL5_FACTOR_M
value|(0x3<< 0)
end_define

begin_define
define|#
directive|define
name|A10_PLL5_FACTOR_M_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|A10_PLL6_BYPASS_EN
value|(1<< 30)
end_define

begin_define
define|#
directive|define
name|A10_PLL6_SATA_CLK_EN
value|(1<< 14)
end_define

begin_define
define|#
directive|define
name|A10_PLL6_FACTOR_N
value|(0x1f<< 8)
end_define

begin_define
define|#
directive|define
name|A10_PLL6_FACTOR_N_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|A10_PLL6_FACTOR_K
value|(0x3<< 4)
end_define

begin_define
define|#
directive|define
name|A10_PLL6_FACTOR_K_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|A10_PLL6_FACTOR_M
value|(0x3<< 0)
end_define

begin_define
define|#
directive|define
name|A10_PLL6_FACTOR_M_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|A10_PLL2_POST_DIV
value|(0xf<< 26)
end_define

begin_define
define|#
directive|define
name|A31_PLL1_LOCK
value|(1<< 28)
end_define

begin_define
define|#
directive|define
name|A31_PLL1_CPU_SIGMA_DELTA_EN
value|(1<< 24)
end_define

begin_define
define|#
directive|define
name|A31_PLL1_FACTOR_N
value|(0x1f<< 8)
end_define

begin_define
define|#
directive|define
name|A31_PLL1_FACTOR_N_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|A31_PLL1_FACTOR_K
value|(0x3<< 4)
end_define

begin_define
define|#
directive|define
name|A31_PLL1_FACTOR_K_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|A31_PLL1_FACTOR_M
value|(0x3<< 0)
end_define

begin_define
define|#
directive|define
name|A31_PLL1_FACTOR_M_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|A31_PLL6_LOCK
value|(1<< 28)
end_define

begin_define
define|#
directive|define
name|A31_PLL6_BYPASS_EN
value|(1<< 25)
end_define

begin_define
define|#
directive|define
name|A31_PLL6_CLK_OUT_EN
value|(1<< 24)
end_define

begin_define
define|#
directive|define
name|A31_PLL6_24M_OUT_EN
value|(1<< 18)
end_define

begin_define
define|#
directive|define
name|A31_PLL6_24M_POST_DIV
value|(0x3<< 16)
end_define

begin_define
define|#
directive|define
name|A31_PLL6_24M_POST_DIV_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|A31_PLL6_FACTOR_N
value|(0x1f<< 8)
end_define

begin_define
define|#
directive|define
name|A31_PLL6_FACTOR_N_SHIFT
value|8
end_define

begin_define
define|#
directive|define
name|A31_PLL6_FACTOR_K
value|(0x3<< 4)
end_define

begin_define
define|#
directive|define
name|A31_PLL6_FACTOR_K_SHIFT
value|4
end_define

begin_define
define|#
directive|define
name|A31_PLL6_DEFAULT_N
value|0x18
end_define

begin_define
define|#
directive|define
name|A31_PLL6_DEFAULT_K
value|0x1
end_define

begin_define
define|#
directive|define
name|A31_PLL6_TIMEOUT
value|10
end_define

begin_define
define|#
directive|define
name|CLKID_A10_PLL3_1X
value|0
end_define

begin_define
define|#
directive|define
name|CLKID_A10_PLL3_2X
value|1
end_define

begin_define
define|#
directive|define
name|CLKID_A10_PLL5_DDR
value|0
end_define

begin_define
define|#
directive|define
name|CLKID_A10_PLL5_OTHER
value|1
end_define

begin_define
define|#
directive|define
name|CLKID_A10_PLL6_SATA
value|0
end_define

begin_define
define|#
directive|define
name|CLKID_A10_PLL6_OTHER
value|1
end_define

begin_define
define|#
directive|define
name|CLKID_A10_PLL6
value|2
end_define

begin_define
define|#
directive|define
name|CLKID_A10_PLL6_DIV_4
value|3
end_define

begin_define
define|#
directive|define
name|CLKID_A31_PLL6
value|0
end_define

begin_define
define|#
directive|define
name|CLKID_A31_PLL6_X2
value|1
end_define

begin_enum
enum|enum
name|aw_pll_type
block|{
name|AWPLL_A10_PLL1
init|=
literal|1
block|,
name|AWPLL_A10_PLL2
block|,
name|AWPLL_A10_PLL3
block|,
name|AWPLL_A10_PLL5
block|,
name|AWPLL_A10_PLL6
block|,
name|AWPLL_A31_PLL1
block|,
name|AWPLL_A31_PLL6
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|aw_pll_sc
block|{
name|enum
name|aw_pll_type
name|type
decl_stmt|;
name|device_t
name|clkdev
decl_stmt|;
name|bus_addr_t
name|reg
decl_stmt|;
name|int
name|id
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|aw_pll_funcs
block|{
name|int
function_decl|(
modifier|*
name|recalc
function_decl|)
parameter_list|(
name|struct
name|aw_pll_sc
modifier|*
parameter_list|,
name|uint64_t
modifier|*
parameter_list|)
function_decl|;
name|int
function_decl|(
modifier|*
name|set_freq
function_decl|)
parameter_list|(
name|struct
name|aw_pll_sc
modifier|*
parameter_list|,
name|uint64_t
parameter_list|,
name|uint64_t
modifier|*
parameter_list|,
name|int
parameter_list|)
function_decl|;
name|int
function_decl|(
modifier|*
name|init
function_decl|)
parameter_list|(
name|device_t
parameter_list|,
name|bus_addr_t
parameter_list|,
name|struct
name|clknode_init_def
modifier|*
parameter_list|)
function_decl|;
block|}
struct|;
end_struct

begin_define
define|#
directive|define
name|PLL_READ
parameter_list|(
name|sc
parameter_list|,
name|val
parameter_list|)
value|CLKDEV_READ_4((sc)->clkdev, (sc)->reg, (val))
end_define

begin_define
define|#
directive|define
name|PLL_WRITE
parameter_list|(
name|sc
parameter_list|,
name|val
parameter_list|)
value|CLKDEV_WRITE_4((sc)->clkdev, (sc)->reg, (val))
end_define

begin_define
define|#
directive|define
name|DEVICE_LOCK
parameter_list|(
name|sc
parameter_list|)
value|CLKDEV_DEVICE_LOCK((sc)->clkdev)
end_define

begin_define
define|#
directive|define
name|DEVICE_UNLOCK
parameter_list|(
name|sc
parameter_list|)
value|CLKDEV_DEVICE_UNLOCK((sc)->clkdev)
end_define

begin_function
specifier|static
name|int
name|a10_pll1_recalc
parameter_list|(
name|struct
name|aw_pll_sc
modifier|*
name|sc
parameter_list|,
name|uint64_t
modifier|*
name|freq
parameter_list|)
block|{
name|uint32_t
name|val
decl_stmt|,
name|m
decl_stmt|,
name|n
decl_stmt|,
name|k
decl_stmt|,
name|p
decl_stmt|;
name|DEVICE_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|PLL_READ
argument_list|(
name|sc
argument_list|,
operator|&
name|val
argument_list|)
expr_stmt|;
name|DEVICE_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|p
operator|=
literal|1
operator|<<
operator|(
operator|(
name|val
operator|&
name|A10_PLL1_OUT_EXT_DIVP
operator|)
operator|>>
name|A10_PLL1_OUT_EXT_DIVP_SHIFT
operator|)
expr_stmt|;
name|m
operator|=
operator|(
operator|(
name|val
operator|&
name|A10_PLL1_FACTOR_M
operator|)
operator|>>
name|A10_PLL1_FACTOR_M_SHIFT
operator|)
operator|+
literal|1
expr_stmt|;
name|k
operator|=
operator|(
operator|(
name|val
operator|&
name|A10_PLL1_FACTOR_K
operator|)
operator|>>
name|A10_PLL1_FACTOR_K_SHIFT
operator|)
operator|+
literal|1
expr_stmt|;
name|n
operator|=
operator|(
name|val
operator|&
name|A10_PLL1_FACTOR_N
operator|)
operator|>>
name|A10_PLL1_FACTOR_N_SHIFT
expr_stmt|;
if|if
condition|(
name|n
operator|==
literal|0
condition|)
name|n
operator|=
literal|1
expr_stmt|;
operator|*
name|freq
operator|=
operator|(
operator|*
name|freq
operator|*
name|n
operator|*
name|k
operator|)
operator|/
operator|(
name|m
operator|*
name|p
operator|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|a10_pll2_recalc
parameter_list|(
name|struct
name|aw_pll_sc
modifier|*
name|sc
parameter_list|,
name|uint64_t
modifier|*
name|freq
parameter_list|)
block|{
name|uint32_t
name|val
decl_stmt|,
name|post_div
decl_stmt|,
name|n
decl_stmt|,
name|pre_div
decl_stmt|;
name|DEVICE_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|PLL_READ
argument_list|(
name|sc
argument_list|,
operator|&
name|val
argument_list|)
expr_stmt|;
name|DEVICE_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|post_div
operator|=
operator|(
name|val
operator|&
name|A10_PLL2_POST_DIV
operator|)
operator|>>
name|A10_PLL2_POST_DIV_SHIFT
expr_stmt|;
if|if
condition|(
name|post_div
operator|==
literal|0
condition|)
name|post_div
operator|=
literal|1
expr_stmt|;
name|n
operator|=
operator|(
name|val
operator|&
name|A10_PLL2_FACTOR_N
operator|)
operator|>>
name|A10_PLL2_FACTOR_N_SHIFT
expr_stmt|;
if|if
condition|(
name|n
operator|==
literal|0
condition|)
name|n
operator|=
literal|1
expr_stmt|;
name|pre_div
operator|=
operator|(
name|val
operator|&
name|A10_PLL2_PRE_DIV
operator|)
operator|>>
name|A10_PLL2_PRE_DIV_SHIFT
expr_stmt|;
if|if
condition|(
name|pre_div
operator|==
literal|0
condition|)
name|pre_div
operator|=
literal|1
expr_stmt|;
switch|switch
condition|(
name|sc
operator|->
name|id
condition|)
block|{
case|case
name|SUN4I_A10_PLL2_1X
case|:
operator|*
name|freq
operator|=
operator|(
operator|*
name|freq
operator|*
literal|2
operator|*
name|n
operator|)
operator|/
name|pre_div
operator|/
name|post_div
operator|/
literal|2
expr_stmt|;
break|break;
case|case
name|SUN4I_A10_PLL2_2X
case|:
operator|*
name|freq
operator|=
operator|(
operator|*
name|freq
operator|*
literal|2
operator|*
name|n
operator|)
operator|/
name|pre_div
operator|/
literal|4
expr_stmt|;
break|break;
case|case
name|SUN4I_A10_PLL2_4X
case|:
operator|*
name|freq
operator|=
operator|(
operator|*
name|freq
operator|*
literal|2
operator|*
name|n
operator|)
operator|/
name|pre_div
operator|/
literal|2
expr_stmt|;
break|break;
case|case
name|SUN4I_A10_PLL2_8X
case|:
operator|*
name|freq
operator|=
operator|(
operator|*
name|freq
operator|*
literal|2
operator|*
name|n
operator|)
operator|/
name|pre_div
expr_stmt|;
break|break;
default|default:
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|a10_pll2_set_freq
parameter_list|(
name|struct
name|aw_pll_sc
modifier|*
name|sc
parameter_list|,
name|uint64_t
name|fin
parameter_list|,
name|uint64_t
modifier|*
name|fout
parameter_list|,
name|int
name|flags
parameter_list|)
block|{
name|uint32_t
name|val
decl_stmt|,
name|post_div
decl_stmt|,
name|n
decl_stmt|,
name|pre_div
decl_stmt|;
if|if
condition|(
name|sc
operator|->
name|id
operator|!=
name|SUN4I_A10_PLL2_1X
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
comment|/* 	 * Audio Codec needs PLL2-1X to be either 24576000 or 22579200. 	 * 	 * PLL2-1X output frequency is (48MHz * n) / pre_div / post_div / 2. 	 * To get as close as possible to the desired rate, we use a 	 * pre-divider of 21 and a post-divider of 4. With these values, 	 * a multiplier of 86 or 79 gets us close to the target rates. 	 */
if|if
condition|(
operator|*
name|fout
operator|!=
literal|24576000
operator|&&
operator|*
name|fout
operator|!=
literal|22579200
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
name|pre_div
operator|=
literal|21
expr_stmt|;
name|post_div
operator|=
literal|4
expr_stmt|;
name|n
operator|=
operator|(
operator|*
name|fout
operator|*
name|pre_div
operator|*
name|post_div
operator|*
literal|2
operator|)
operator|/
operator|(
literal|2
operator|*
name|fin
operator|)
expr_stmt|;
name|DEVICE_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|PLL_READ
argument_list|(
name|sc
argument_list|,
operator|&
name|val
argument_list|)
expr_stmt|;
name|val
operator|&=
operator|~
operator|(
name|A10_PLL2_POST_DIV
operator||
name|A10_PLL2_FACTOR_N
operator||
name|A10_PLL2_PRE_DIV
operator|)
expr_stmt|;
name|val
operator||=
operator|(
name|post_div
operator|<<
name|A10_PLL2_POST_DIV_SHIFT
operator|)
expr_stmt|;
name|val
operator||=
operator|(
name|n
operator|<<
name|A10_PLL2_FACTOR_N_SHIFT
operator|)
expr_stmt|;
name|val
operator||=
operator|(
name|pre_div
operator|<<
name|A10_PLL2_PRE_DIV_SHIFT
operator|)
expr_stmt|;
name|PLL_WRITE
argument_list|(
name|sc
argument_list|,
name|val
argument_list|)
expr_stmt|;
name|DEVICE_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|a10_pll3_recalc
parameter_list|(
name|struct
name|aw_pll_sc
modifier|*
name|sc
parameter_list|,
name|uint64_t
modifier|*
name|freq
parameter_list|)
block|{
name|uint32_t
name|val
decl_stmt|,
name|m
decl_stmt|;
name|DEVICE_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|PLL_READ
argument_list|(
name|sc
argument_list|,
operator|&
name|val
argument_list|)
expr_stmt|;
name|DEVICE_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|val
operator|&
name|A10_PLL3_MODE_SEL
operator|)
operator|==
name|A10_PLL3_MODE_SEL_INT
condition|)
block|{
comment|/* In integer mode, output is 3MHz * m */
name|m
operator|=
operator|(
name|val
operator|&
name|A10_PLL3_FACTOR_M
operator|)
operator|>>
name|A10_PLL3_FACTOR_M_SHIFT
expr_stmt|;
operator|*
name|freq
operator|=
name|A10_PLL3_REF_FREQ
operator|*
name|m
expr_stmt|;
block|}
else|else
block|{
comment|/* In fractional mode, output is either 270MHz or 297MHz */
if|if
condition|(
operator|(
name|val
operator|&
name|A10_PLL3_FUNC_SET
operator|)
operator|==
name|A10_PLL3_FUNC_SET_270MHZ
condition|)
operator|*
name|freq
operator|=
literal|270000000
expr_stmt|;
else|else
operator|*
name|freq
operator|=
literal|297000000
expr_stmt|;
block|}
if|if
condition|(
name|sc
operator|->
name|id
operator|==
name|CLKID_A10_PLL3_2X
condition|)
operator|*
name|freq
operator|*=
literal|2
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|a10_pll3_set_freq
parameter_list|(
name|struct
name|aw_pll_sc
modifier|*
name|sc
parameter_list|,
name|uint64_t
name|fin
parameter_list|,
name|uint64_t
modifier|*
name|fout
parameter_list|,
name|int
name|flags
parameter_list|)
block|{
name|uint32_t
name|val
decl_stmt|,
name|m
decl_stmt|,
name|mode
decl_stmt|,
name|func
decl_stmt|;
name|m
operator|=
operator|*
name|fout
operator|/
name|A10_PLL3_REF_FREQ
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|id
operator|==
name|CLKID_A10_PLL3_2X
condition|)
name|m
operator|/=
literal|2
expr_stmt|;
name|mode
operator|=
name|A10_PLL3_MODE_SEL_INT
expr_stmt|;
name|func
operator|=
literal|0
expr_stmt|;
operator|*
name|fout
operator|=
name|m
operator|*
name|A10_PLL3_REF_FREQ
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|id
operator|==
name|CLKID_A10_PLL3_2X
condition|)
operator|*
name|fout
operator|*=
literal|2
expr_stmt|;
name|DEVICE_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|PLL_READ
argument_list|(
name|sc
argument_list|,
operator|&
name|val
argument_list|)
expr_stmt|;
name|val
operator|&=
operator|~
operator|(
name|A10_PLL3_MODE_SEL
operator||
name|A10_PLL3_FUNC_SET
operator||
name|A10_PLL3_FACTOR_M
operator|)
expr_stmt|;
name|val
operator||=
name|mode
expr_stmt|;
name|val
operator||=
name|func
expr_stmt|;
name|val
operator||=
operator|(
name|m
operator|<<
name|A10_PLL3_FACTOR_M_SHIFT
operator|)
expr_stmt|;
name|PLL_WRITE
argument_list|(
name|sc
argument_list|,
name|val
argument_list|)
expr_stmt|;
name|DEVICE_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|a10_pll3_init
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|bus_addr_t
name|reg
parameter_list|,
name|struct
name|clknode_init_def
modifier|*
name|def
parameter_list|)
block|{
name|uint32_t
name|val
decl_stmt|;
comment|/* Allow changing PLL frequency while enabled */
name|def
operator|->
name|flags
operator|=
name|CLK_NODE_GLITCH_FREE
expr_stmt|;
comment|/* Set PLL to 297MHz */
name|CLKDEV_DEVICE_LOCK
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|CLKDEV_READ_4
argument_list|(
name|dev
argument_list|,
name|reg
argument_list|,
operator|&
name|val
argument_list|)
expr_stmt|;
name|val
operator|&=
operator|~
operator|(
name|A10_PLL3_MODE_SEL
operator||
name|A10_PLL3_FUNC_SET
operator||
name|A10_PLL3_FACTOR_M
operator|)
expr_stmt|;
name|val
operator||=
name|A10_PLL3_MODE_SEL_FRACT
expr_stmt|;
name|val
operator||=
name|A10_PLL3_FUNC_SET_297MHZ
expr_stmt|;
name|CLKDEV_WRITE_4
argument_list|(
name|dev
argument_list|,
name|reg
argument_list|,
name|val
argument_list|)
expr_stmt|;
name|CLKDEV_DEVICE_UNLOCK
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|a10_pll5_recalc
parameter_list|(
name|struct
name|aw_pll_sc
modifier|*
name|sc
parameter_list|,
name|uint64_t
modifier|*
name|freq
parameter_list|)
block|{
name|uint32_t
name|val
decl_stmt|,
name|m
decl_stmt|,
name|n
decl_stmt|,
name|k
decl_stmt|,
name|p
decl_stmt|;
name|DEVICE_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|PLL_READ
argument_list|(
name|sc
argument_list|,
operator|&
name|val
argument_list|)
expr_stmt|;
name|DEVICE_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|p
operator|=
literal|1
operator|<<
operator|(
operator|(
name|val
operator|&
name|A10_PLL5_OUT_EXT_DIVP
operator|)
operator|>>
name|A10_PLL5_OUT_EXT_DIVP_SHIFT
operator|)
expr_stmt|;
name|m
operator|=
operator|(
operator|(
name|val
operator|&
name|A10_PLL5_FACTOR_M
operator|)
operator|>>
name|A10_PLL5_FACTOR_M_SHIFT
operator|)
operator|+
literal|1
expr_stmt|;
name|k
operator|=
operator|(
operator|(
name|val
operator|&
name|A10_PLL5_FACTOR_K
operator|)
operator|>>
name|A10_PLL5_FACTOR_K_SHIFT
operator|)
operator|+
literal|1
expr_stmt|;
name|n
operator|=
operator|(
name|val
operator|&
name|A10_PLL5_FACTOR_N
operator|)
operator|>>
name|A10_PLL5_FACTOR_N_SHIFT
expr_stmt|;
if|if
condition|(
name|n
operator|==
literal|0
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
switch|switch
condition|(
name|sc
operator|->
name|id
condition|)
block|{
case|case
name|CLKID_A10_PLL5_DDR
case|:
operator|*
name|freq
operator|=
operator|(
operator|*
name|freq
operator|*
name|n
operator|*
name|k
operator|)
operator|/
name|m
expr_stmt|;
break|break;
case|case
name|CLKID_A10_PLL5_OTHER
case|:
operator|*
name|freq
operator|=
operator|(
operator|*
name|freq
operator|*
name|n
operator|*
name|k
operator|)
operator|/
name|p
expr_stmt|;
break|break;
default|default:
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|a10_pll6_init
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|bus_addr_t
name|reg
parameter_list|,
name|struct
name|clknode_init_def
modifier|*
name|def
parameter_list|)
block|{
name|uint32_t
name|val
decl_stmt|,
name|m
decl_stmt|,
name|n
decl_stmt|,
name|k
decl_stmt|;
comment|/* 	 * SATA needs PLL6 to be a 100MHz clock. 	 * 	 * The SATA output frequency is (24MHz * n * k) / m / 6. 	 * To get to 100MHz, k& m must be equal and n must be 25. 	 */
name|m
operator|=
name|k
operator|=
literal|0
expr_stmt|;
name|n
operator|=
literal|25
expr_stmt|;
name|CLKDEV_DEVICE_LOCK
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|CLKDEV_READ_4
argument_list|(
name|dev
argument_list|,
name|reg
argument_list|,
operator|&
name|val
argument_list|)
expr_stmt|;
name|val
operator|&=
operator|~
operator|(
name|A10_PLL6_FACTOR_N
operator||
name|A10_PLL6_FACTOR_K
operator||
name|A10_PLL6_FACTOR_M
operator|)
expr_stmt|;
name|val
operator|&=
operator|~
name|A10_PLL6_BYPASS_EN
expr_stmt|;
name|val
operator||=
name|A10_PLL6_SATA_CLK_EN
expr_stmt|;
name|val
operator||=
operator|(
name|n
operator|<<
name|A10_PLL6_FACTOR_N_SHIFT
operator|)
expr_stmt|;
name|val
operator||=
operator|(
name|k
operator|<<
name|A10_PLL6_FACTOR_K_SHIFT
operator|)
expr_stmt|;
name|val
operator||=
operator|(
name|m
operator|<<
name|A10_PLL6_FACTOR_M_SHIFT
operator|)
expr_stmt|;
name|CLKDEV_WRITE_4
argument_list|(
name|dev
argument_list|,
name|reg
argument_list|,
name|val
argument_list|)
expr_stmt|;
name|CLKDEV_DEVICE_UNLOCK
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|a10_pll6_recalc
parameter_list|(
name|struct
name|aw_pll_sc
modifier|*
name|sc
parameter_list|,
name|uint64_t
modifier|*
name|freq
parameter_list|)
block|{
name|uint32_t
name|val
decl_stmt|,
name|m
decl_stmt|,
name|k
decl_stmt|,
name|n
decl_stmt|;
name|DEVICE_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|PLL_READ
argument_list|(
name|sc
argument_list|,
operator|&
name|val
argument_list|)
expr_stmt|;
name|DEVICE_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|m
operator|=
operator|(
operator|(
name|val
operator|&
name|A10_PLL6_FACTOR_M
operator|)
operator|>>
name|A10_PLL6_FACTOR_M_SHIFT
operator|)
operator|+
literal|1
expr_stmt|;
name|k
operator|=
operator|(
operator|(
name|val
operator|&
name|A10_PLL6_FACTOR_K
operator|)
operator|>>
name|A10_PLL6_FACTOR_K_SHIFT
operator|)
operator|+
literal|1
expr_stmt|;
name|n
operator|=
operator|(
name|val
operator|&
name|A10_PLL6_FACTOR_N
operator|)
operator|>>
name|A10_PLL6_FACTOR_N_SHIFT
expr_stmt|;
if|if
condition|(
name|n
operator|==
literal|0
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
switch|switch
condition|(
name|sc
operator|->
name|id
condition|)
block|{
case|case
name|CLKID_A10_PLL6_SATA
case|:
operator|*
name|freq
operator|=
operator|(
operator|*
name|freq
operator|*
name|n
operator|*
name|k
operator|)
operator|/
name|m
operator|/
literal|6
expr_stmt|;
break|break;
case|case
name|CLKID_A10_PLL6_OTHER
case|:
operator|*
name|freq
operator|=
operator|(
operator|*
name|freq
operator|*
name|n
operator|*
name|k
operator|)
operator|/
literal|2
expr_stmt|;
break|break;
case|case
name|CLKID_A10_PLL6
case|:
operator|*
name|freq
operator|=
operator|(
operator|*
name|freq
operator|*
name|n
operator|*
name|k
operator|)
expr_stmt|;
break|break;
case|case
name|CLKID_A10_PLL6_DIV_4
case|:
operator|*
name|freq
operator|=
operator|(
operator|*
name|freq
operator|*
name|n
operator|*
name|k
operator|)
operator|/
literal|4
expr_stmt|;
break|break;
default|default:
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|a10_pll6_set_freq
parameter_list|(
name|struct
name|aw_pll_sc
modifier|*
name|sc
parameter_list|,
name|uint64_t
name|fin
parameter_list|,
name|uint64_t
modifier|*
name|fout
parameter_list|,
name|int
name|flags
parameter_list|)
block|{
if|if
condition|(
name|sc
operator|->
name|id
operator|!=
name|CLKID_A10_PLL6_SATA
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
comment|/* PLL6 SATA output has been set to 100MHz in a10_pll6_init */
if|if
condition|(
operator|*
name|fout
operator|!=
literal|100000000
condition|)
return|return
operator|(
name|ERANGE
operator|)
return|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|a31_pll1_recalc
parameter_list|(
name|struct
name|aw_pll_sc
modifier|*
name|sc
parameter_list|,
name|uint64_t
modifier|*
name|freq
parameter_list|)
block|{
name|uint32_t
name|val
decl_stmt|,
name|m
decl_stmt|,
name|n
decl_stmt|,
name|k
decl_stmt|;
name|DEVICE_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|PLL_READ
argument_list|(
name|sc
argument_list|,
operator|&
name|val
argument_list|)
expr_stmt|;
name|DEVICE_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|m
operator|=
operator|(
operator|(
name|val
operator|&
name|A31_PLL1_FACTOR_M
operator|)
operator|>>
name|A31_PLL1_FACTOR_M_SHIFT
operator|)
operator|+
literal|1
expr_stmt|;
name|k
operator|=
operator|(
operator|(
name|val
operator|&
name|A31_PLL1_FACTOR_K
operator|)
operator|>>
name|A31_PLL1_FACTOR_K_SHIFT
operator|)
operator|+
literal|1
expr_stmt|;
name|n
operator|=
operator|(
operator|(
name|val
operator|&
name|A31_PLL1_FACTOR_N
operator|)
operator|>>
name|A31_PLL1_FACTOR_N_SHIFT
operator|)
operator|+
literal|1
expr_stmt|;
operator|*
name|freq
operator|=
operator|(
operator|*
name|freq
operator|*
name|n
operator|*
name|k
operator|)
operator|/
name|m
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|a31_pll6_init
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|bus_addr_t
name|reg
parameter_list|,
name|struct
name|clknode_init_def
modifier|*
name|def
parameter_list|)
block|{
name|uint32_t
name|val
decl_stmt|;
name|int
name|retry
decl_stmt|;
if|if
condition|(
name|def
operator|->
name|id
operator|!=
name|CLKID_A31_PLL6
condition|)
return|return
operator|(
literal|0
operator|)
return|;
comment|/* 	 * The datasheet recommends that PLL6 output should be fixed to 	 * 600MHz. 	 */
name|CLKDEV_DEVICE_LOCK
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|CLKDEV_READ_4
argument_list|(
name|dev
argument_list|,
name|reg
argument_list|,
operator|&
name|val
argument_list|)
expr_stmt|;
name|val
operator|&=
operator|~
operator|(
name|A31_PLL6_FACTOR_N
operator||
name|A31_PLL6_FACTOR_K
operator||
name|A31_PLL6_BYPASS_EN
operator|)
expr_stmt|;
name|val
operator||=
operator|(
name|A31_PLL6_DEFAULT_N
operator|<<
name|A31_PLL6_FACTOR_N_SHIFT
operator|)
expr_stmt|;
name|val
operator||=
operator|(
name|A31_PLL6_DEFAULT_K
operator|<<
name|A31_PLL6_FACTOR_K_SHIFT
operator|)
expr_stmt|;
name|CLKDEV_WRITE_4
argument_list|(
name|dev
argument_list|,
name|reg
argument_list|,
name|val
argument_list|)
expr_stmt|;
comment|/* Wait for PLL to become stable */
for|for
control|(
name|retry
operator|=
name|A31_PLL6_TIMEOUT
init|;
name|retry
operator|>
literal|0
condition|;
name|retry
operator|--
control|)
block|{
name|CLKDEV_READ_4
argument_list|(
name|dev
argument_list|,
name|reg
argument_list|,
operator|&
name|val
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|val
operator|&
name|A31_PLL6_LOCK
operator|)
operator|==
name|A31_PLL6_LOCK
condition|)
break|break;
name|DELAY
argument_list|(
literal|1
argument_list|)
expr_stmt|;
block|}
name|CLKDEV_DEVICE_UNLOCK
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
name|retry
operator|==
literal|0
condition|)
return|return
operator|(
name|ETIMEDOUT
operator|)
return|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|a31_pll6_recalc
parameter_list|(
name|struct
name|aw_pll_sc
modifier|*
name|sc
parameter_list|,
name|uint64_t
modifier|*
name|freq
parameter_list|)
block|{
name|uint32_t
name|val
decl_stmt|,
name|k
decl_stmt|,
name|n
decl_stmt|;
name|DEVICE_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|PLL_READ
argument_list|(
name|sc
argument_list|,
operator|&
name|val
argument_list|)
expr_stmt|;
name|DEVICE_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|k
operator|=
operator|(
operator|(
name|val
operator|&
name|A10_PLL6_FACTOR_K
operator|)
operator|>>
name|A10_PLL6_FACTOR_K_SHIFT
operator|)
operator|+
literal|1
expr_stmt|;
name|n
operator|=
operator|(
operator|(
name|val
operator|&
name|A10_PLL6_FACTOR_N
operator|)
operator|>>
name|A10_PLL6_FACTOR_N_SHIFT
operator|)
operator|+
literal|1
expr_stmt|;
switch|switch
condition|(
name|sc
operator|->
name|id
condition|)
block|{
case|case
name|CLKID_A31_PLL6
case|:
operator|*
name|freq
operator|=
operator|(
operator|*
name|freq
operator|*
name|n
operator|*
name|k
operator|)
operator|/
literal|2
expr_stmt|;
break|break;
case|case
name|CLKID_A31_PLL6_X2
case|:
operator|*
name|freq
operator|=
operator|*
name|freq
operator|*
name|n
operator|*
name|k
expr_stmt|;
break|break;
default|default:
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_define
define|#
directive|define
name|PLL
parameter_list|(
name|_type
parameter_list|,
name|_recalc
parameter_list|,
name|_set_freq
parameter_list|,
name|_init
parameter_list|)
define|\
value|[(_type)] = {				\ 		.recalc = (_recalc),		\ 		.set_freq = (_set_freq),	\ 		.init = (_init)			\ 	}
end_define

begin_decl_stmt
specifier|static
name|struct
name|aw_pll_funcs
name|aw_pll_func
index|[]
init|=
block|{
name|PLL
argument_list|(
name|AWPLL_A10_PLL1
argument_list|,
name|a10_pll1_recalc
argument_list|,
name|NULL
argument_list|,
name|NULL
argument_list|)
block|,
name|PLL
argument_list|(
name|AWPLL_A10_PLL2
argument_list|,
name|a10_pll2_recalc
argument_list|,
name|a10_pll2_set_freq
argument_list|,
name|NULL
argument_list|)
block|,
name|PLL
argument_list|(
name|AWPLL_A10_PLL3
argument_list|,
name|a10_pll3_recalc
argument_list|,
name|a10_pll3_set_freq
argument_list|,
name|a10_pll3_init
argument_list|)
block|,
name|PLL
argument_list|(
name|AWPLL_A10_PLL5
argument_list|,
name|a10_pll5_recalc
argument_list|,
name|NULL
argument_list|,
name|NULL
argument_list|)
block|,
name|PLL
argument_list|(
name|AWPLL_A10_PLL6
argument_list|,
name|a10_pll6_recalc
argument_list|,
name|a10_pll6_set_freq
argument_list|,
name|a10_pll6_init
argument_list|)
block|,
name|PLL
argument_list|(
name|AWPLL_A31_PLL1
argument_list|,
name|a31_pll1_recalc
argument_list|,
name|NULL
argument_list|,
name|NULL
argument_list|)
block|,
name|PLL
argument_list|(
name|AWPLL_A31_PLL6
argument_list|,
name|a31_pll6_recalc
argument_list|,
name|NULL
argument_list|,
name|a31_pll6_init
argument_list|)
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|struct
name|ofw_compat_data
name|compat_data
index|[]
init|=
block|{
block|{
literal|"allwinner,sun4i-a10-pll1-clk"
block|,
name|AWPLL_A10_PLL1
block|}
block|,
block|{
literal|"allwinner,sun4i-a10-pll2-clk"
block|,
name|AWPLL_A10_PLL2
block|}
block|,
block|{
literal|"allwinner,sun4i-a10-pll3-clk"
block|,
name|AWPLL_A10_PLL3
block|}
block|,
block|{
literal|"allwinner,sun4i-a10-pll5-clk"
block|,
name|AWPLL_A10_PLL5
block|}
block|,
block|{
literal|"allwinner,sun4i-a10-pll6-clk"
block|,
name|AWPLL_A10_PLL6
block|}
block|,
block|{
literal|"allwinner,sun6i-a31-pll1-clk"
block|,
name|AWPLL_A31_PLL1
block|}
block|,
block|{
literal|"allwinner,sun6i-a31-pll6-clk"
block|,
name|AWPLL_A31_PLL6
block|}
block|,
block|{
name|NULL
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_function
specifier|static
name|int
name|aw_pll_init
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|device_t
name|dev
parameter_list|)
block|{
name|clknode_init_parent_idx
argument_list|(
name|clk
argument_list|,
literal|0
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|aw_pll_set_gate
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|bool
name|enable
parameter_list|)
block|{
name|struct
name|aw_pll_sc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|val
decl_stmt|;
name|sc
operator|=
name|clknode_get_softc
argument_list|(
name|clk
argument_list|)
expr_stmt|;
name|DEVICE_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|PLL_READ
argument_list|(
name|sc
argument_list|,
operator|&
name|val
argument_list|)
expr_stmt|;
if|if
condition|(
name|enable
condition|)
name|val
operator||=
name|AW_PLL_ENABLE
expr_stmt|;
else|else
name|val
operator|&=
operator|~
name|AW_PLL_ENABLE
expr_stmt|;
name|PLL_WRITE
argument_list|(
name|sc
argument_list|,
name|val
argument_list|)
expr_stmt|;
name|DEVICE_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|aw_pll_recalc
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|uint64_t
modifier|*
name|freq
parameter_list|)
block|{
name|struct
name|aw_pll_sc
modifier|*
name|sc
decl_stmt|;
name|sc
operator|=
name|clknode_get_softc
argument_list|(
name|clk
argument_list|)
expr_stmt|;
if|if
condition|(
name|aw_pll_func
index|[
name|sc
operator|->
name|type
index|]
operator|.
name|recalc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
return|return
operator|(
name|aw_pll_func
index|[
name|sc
operator|->
name|type
index|]
operator|.
name|recalc
argument_list|(
name|sc
argument_list|,
name|freq
argument_list|)
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|aw_pll_set_freq
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|uint64_t
name|fin
parameter_list|,
name|uint64_t
modifier|*
name|fout
parameter_list|,
name|int
name|flags
parameter_list|,
name|int
modifier|*
name|stop
parameter_list|)
block|{
name|struct
name|aw_pll_sc
modifier|*
name|sc
decl_stmt|;
name|sc
operator|=
name|clknode_get_softc
argument_list|(
name|clk
argument_list|)
expr_stmt|;
operator|*
name|stop
operator|=
literal|1
expr_stmt|;
if|if
condition|(
name|aw_pll_func
index|[
name|sc
operator|->
name|type
index|]
operator|.
name|set_freq
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
return|return
operator|(
name|aw_pll_func
index|[
name|sc
operator|->
name|type
index|]
operator|.
name|set_freq
argument_list|(
name|sc
argument_list|,
name|fin
argument_list|,
name|fout
argument_list|,
name|flags
argument_list|)
operator|)
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|clknode_method_t
name|aw_pll_clknode_methods
index|[]
init|=
block|{
comment|/* Device interface */
name|CLKNODEMETHOD
argument_list|(
name|clknode_init
argument_list|,
name|aw_pll_init
argument_list|)
block|,
name|CLKNODEMETHOD
argument_list|(
name|clknode_set_gate
argument_list|,
name|aw_pll_set_gate
argument_list|)
block|,
name|CLKNODEMETHOD
argument_list|(
name|clknode_recalc_freq
argument_list|,
name|aw_pll_recalc
argument_list|)
block|,
name|CLKNODEMETHOD
argument_list|(
name|clknode_set_freq
argument_list|,
name|aw_pll_set_freq
argument_list|)
block|,
name|CLKNODEMETHOD_END
block|}
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|DEFINE_CLASS_1
argument_list|(
name|aw_pll_clknode
argument_list|,
name|aw_pll_clknode_class
argument_list|,
name|aw_pll_clknode_methods
argument_list|,
sizeof|sizeof
argument_list|(
expr|struct
name|aw_pll_sc
argument_list|)
argument_list|,
name|clknode_class
argument_list|)
expr_stmt|;
end_expr_stmt

begin_function
specifier|static
name|int
name|aw_pll_create
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|bus_addr_t
name|paddr
parameter_list|,
name|struct
name|clkdom
modifier|*
name|clkdom
parameter_list|,
specifier|const
name|char
modifier|*
name|pclkname
parameter_list|,
specifier|const
name|char
modifier|*
name|clkname
parameter_list|,
name|int
name|index
parameter_list|)
block|{
name|enum
name|aw_pll_type
name|type
decl_stmt|;
name|struct
name|clknode_init_def
name|clkdef
decl_stmt|;
name|struct
name|aw_pll_sc
modifier|*
name|sc
decl_stmt|;
name|struct
name|clknode
modifier|*
name|clk
decl_stmt|;
name|int
name|error
decl_stmt|;
name|type
operator|=
name|ofw_bus_search_compatible
argument_list|(
name|dev
argument_list|,
name|compat_data
argument_list|)
operator|->
name|ocd_data
expr_stmt|;
name|memset
argument_list|(
operator|&
name|clkdef
argument_list|,
literal|0
argument_list|,
sizeof|sizeof
argument_list|(
name|clkdef
argument_list|)
argument_list|)
expr_stmt|;
name|clkdef
operator|.
name|id
operator|=
name|index
expr_stmt|;
name|clkdef
operator|.
name|name
operator|=
name|clkname
expr_stmt|;
if|if
condition|(
name|pclkname
operator|!=
name|NULL
condition|)
block|{
name|clkdef
operator|.
name|parent_names
operator|=
name|malloc
argument_list|(
sizeof|sizeof
argument_list|(
name|char
operator|*
argument_list|)
argument_list|,
name|M_OFWPROP
argument_list|,
name|M_WAITOK
argument_list|)
expr_stmt|;
name|clkdef
operator|.
name|parent_names
index|[
literal|0
index|]
operator|=
name|pclkname
expr_stmt|;
name|clkdef
operator|.
name|parent_cnt
operator|=
literal|1
expr_stmt|;
block|}
else|else
name|clkdef
operator|.
name|parent_cnt
operator|=
literal|0
expr_stmt|;
if|if
condition|(
name|aw_pll_func
index|[
name|type
index|]
operator|.
name|init
operator|!=
name|NULL
condition|)
block|{
name|error
operator|=
name|aw_pll_func
index|[
name|type
index|]
operator|.
name|init
argument_list|(
name|device_get_parent
argument_list|(
name|dev
argument_list|)
argument_list|,
name|paddr
argument_list|,
operator|&
name|clkdef
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
operator|!=
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"clock %s init failed\n"
argument_list|,
name|clkname
argument_list|)
expr_stmt|;
return|return
operator|(
name|error
operator|)
return|;
block|}
block|}
name|clk
operator|=
name|clknode_create
argument_list|(
name|clkdom
argument_list|,
operator|&
name|aw_pll_clknode_class
argument_list|,
operator|&
name|clkdef
argument_list|)
expr_stmt|;
if|if
condition|(
name|clk
operator|==
name|NULL
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"cannot create clock node\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
name|sc
operator|=
name|clknode_get_softc
argument_list|(
name|clk
argument_list|)
expr_stmt|;
name|sc
operator|->
name|clkdev
operator|=
name|device_get_parent
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|sc
operator|->
name|reg
operator|=
name|paddr
expr_stmt|;
name|sc
operator|->
name|type
operator|=
name|type
expr_stmt|;
name|sc
operator|->
name|id
operator|=
name|clkdef
operator|.
name|id
expr_stmt|;
name|clknode_register
argument_list|(
name|clkdom
argument_list|,
name|clk
argument_list|)
expr_stmt|;
name|free
argument_list|(
name|__DECONST
argument_list|(
name|char
operator|*
argument_list|,
name|clkdef
operator|.
name|parent_names
argument_list|)
argument_list|,
name|M_OFWPROP
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|aw_pll_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
if|if
condition|(
operator|!
name|ofw_bus_status_okay
argument_list|(
name|dev
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
if|if
condition|(
name|ofw_bus_search_compatible
argument_list|(
name|dev
argument_list|,
name|compat_data
argument_list|)
operator|->
name|ocd_data
operator|==
literal|0
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|device_set_desc
argument_list|(
name|dev
argument_list|,
literal|"Allwinner PLL Clock"
argument_list|)
expr_stmt|;
return|return
operator|(
name|BUS_PROBE_DEFAULT
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|aw_pll_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|clkdom
modifier|*
name|clkdom
decl_stmt|;
specifier|const
name|char
modifier|*
modifier|*
name|names
decl_stmt|;
name|int
name|index
decl_stmt|,
name|nout
decl_stmt|,
name|error
decl_stmt|;
name|clk_t
name|clk_parent
decl_stmt|;
name|uint32_t
modifier|*
name|indices
decl_stmt|;
name|bus_addr_t
name|paddr
decl_stmt|;
name|bus_size_t
name|psize
decl_stmt|;
name|phandle_t
name|node
decl_stmt|;
name|node
operator|=
name|ofw_bus_get_node
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
name|ofw_reg_to_paddr
argument_list|(
name|node
argument_list|,
literal|0
argument_list|,
operator|&
name|paddr
argument_list|,
operator|&
name|psize
argument_list|,
name|NULL
argument_list|)
operator|!=
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"couldn't parse 'reg' property\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
name|clkdom
operator|=
name|clkdom_create
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|nout
operator|=
name|clk_parse_ofw_out_names
argument_list|(
name|dev
argument_list|,
name|node
argument_list|,
operator|&
name|names
argument_list|,
operator|&
name|indices
argument_list|)
expr_stmt|;
if|if
condition|(
name|nout
operator|==
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"no clock outputs found\n"
argument_list|)
expr_stmt|;
name|error
operator|=
name|ENOENT
expr_stmt|;
goto|goto
name|fail
goto|;
block|}
if|if
condition|(
name|clk_get_by_ofw_index
argument_list|(
name|dev
argument_list|,
literal|0
argument_list|,
operator|&
name|clk_parent
argument_list|)
operator|!=
literal|0
condition|)
name|clk_parent
operator|=
name|NULL
expr_stmt|;
for|for
control|(
name|index
operator|=
literal|0
init|;
name|index
operator|<
name|nout
condition|;
name|index
operator|++
control|)
block|{
name|error
operator|=
name|aw_pll_create
argument_list|(
name|dev
argument_list|,
name|paddr
argument_list|,
name|clkdom
argument_list|,
name|clk_parent
condition|?
name|clk_get_name
argument_list|(
name|clk_parent
argument_list|)
else|:
name|NULL
argument_list|,
name|names
index|[
name|index
index|]
argument_list|,
name|nout
operator|==
literal|1
condition|?
literal|1
else|:
name|index
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
condition|)
goto|goto
name|fail
goto|;
block|}
if|if
condition|(
name|clkdom_finit
argument_list|(
name|clkdom
argument_list|)
operator|!=
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"cannot finalize clkdom initialization\n"
argument_list|)
expr_stmt|;
name|error
operator|=
name|ENXIO
expr_stmt|;
goto|goto
name|fail
goto|;
block|}
if|if
condition|(
name|bootverbose
condition|)
name|clkdom_dump
argument_list|(
name|clkdom
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
name|fail
label|:
return|return
operator|(
name|error
operator|)
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|device_method_t
name|aw_pll_methods
index|[]
init|=
block|{
comment|/* Device interface */
name|DEVMETHOD
argument_list|(
name|device_probe
argument_list|,
name|aw_pll_probe
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_attach
argument_list|,
name|aw_pll_attach
argument_list|)
block|,
name|DEVMETHOD_END
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|driver_t
name|aw_pll_driver
init|=
block|{
literal|"aw_pll"
block|,
name|aw_pll_methods
block|,
literal|0
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|devclass_t
name|aw_pll_devclass
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|EARLY_DRIVER_MODULE
argument_list|(
name|aw_pll
argument_list|,
name|simplebus
argument_list|,
name|aw_pll_driver
argument_list|,
name|aw_pll_devclass
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
name|BUS_PASS_BUS
operator|+
name|BUS_PASS_ORDER_MIDDLE
argument_list|)
expr_stmt|;
end_expr_stmt

end_unit

