{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570481705577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570481705586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 14:55:05 2019 " "Processing started: Mon Oct 07 14:55:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570481705586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481705586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1_top -c Lab1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1_top -c Lab1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481705586 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570481706736 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570481706736 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "var sevensegcall3.v(13) " "Verilog HDL Declaration warning at sevensegcall3.v(13): \"var\" is SystemVerilog-2005 keyword" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 13 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1570481718958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevensegcall3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevensegcall3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegcall3 " "Found entity 1: sevensegcall3" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570481718972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481718972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/lab1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/lab1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Complete " "Found entity 1: Complete" {  } { { "../Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Lab1_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570481718987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481718987 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "var sevensegcall2.v(18) " "Verilog HDL Declaration warning at sevensegcall2.v(18): \"var\" is SystemVerilog-2005 keyword" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 18 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1570481719000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevensegcall2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevensegcall2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegcall2 " "Found entity 1: sevensegcall2" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570481719003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevensegcall.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevensegcall.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegcall " "Found entity 1: sevensegcall" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570481719017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevenseg3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevenseg3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg3 " "Found entity 1: sevenseg3" {  } { { "../Source/sevenseg3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevenseg3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570481719032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevenseg2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevenseg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg2 " "Found entity 1: sevenseg2" {  } { { "../Source/sevenseg2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevenseg2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570481719047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "../Source/sevenseg.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570481719062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/led_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/led_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_switch " "Found entity 1: led_switch" {  } { { "../Source/led_switch.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/led_switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570481719075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/lab1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/lab1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_top " "Found entity 1: Lab1_top" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570481719089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../Source/fullAdder.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/fullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570481719102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/design3_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/design3_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design3_top " "Found entity 1: Design3_top" {  } { { "../Source/Design3_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design3_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570481719118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/design2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/design2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design2_top " "Found entity 1: Design2_top" {  } { { "../Source/Design2_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design2_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570481719129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/design1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/design1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_top " "Found entity 1: Design1_top" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design1_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570481719143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719143 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "select Lab1_top.v(92) " "Verilog HDL Implicit Net warning at Lab1_top.v(92): created implicit net for \"select\"" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570481719144 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1_top " "Elaborating entity \"Lab1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570481719243 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LEDROUT Lab1_top.v(60) " "Verilog HDL Always Construct warning at Lab1_top.v(60): variable \"LEDROUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719255 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX5OUT Lab1_top.v(61) " "Verilog HDL Always Construct warning at Lab1_top.v(61): variable \"HEX5OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719255 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX4OUT Lab1_top.v(62) " "Verilog HDL Always Construct warning at Lab1_top.v(62): variable \"HEX4OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719255 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX3OUT Lab1_top.v(63) " "Verilog HDL Always Construct warning at Lab1_top.v(63): variable \"HEX3OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719255 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX2OUT Lab1_top.v(64) " "Verilog HDL Always Construct warning at Lab1_top.v(64): variable \"HEX2OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719255 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX1OUT Lab1_top.v(65) " "Verilog HDL Always Construct warning at Lab1_top.v(65): variable \"HEX1OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719255 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX0OUT Lab1_top.v(66) " "Verilog HDL Always Construct warning at Lab1_top.v(66): variable \"HEX0OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719255 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LEDROUT2 Lab1_top.v(70) " "Verilog HDL Always Construct warning at Lab1_top.v(70): variable \"LEDROUT2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719255 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX5OUT2 Lab1_top.v(71) " "Verilog HDL Always Construct warning at Lab1_top.v(71): variable \"HEX5OUT2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719255 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX4OUT2 Lab1_top.v(72) " "Verilog HDL Always Construct warning at Lab1_top.v(72): variable \"HEX4OUT2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719255 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX3OUT2 Lab1_top.v(73) " "Verilog HDL Always Construct warning at Lab1_top.v(73): variable \"HEX3OUT2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719255 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX2OUT2 Lab1_top.v(74) " "Verilog HDL Always Construct warning at Lab1_top.v(74): variable \"HEX2OUT2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719256 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX1OUT2 Lab1_top.v(75) " "Verilog HDL Always Construct warning at Lab1_top.v(75): variable \"HEX1OUT2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719256 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX0OUT2 Lab1_top.v(76) " "Verilog HDL Always Construct warning at Lab1_top.v(76): variable \"HEX0OUT2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719256 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LEDROUT3 Lab1_top.v(80) " "Verilog HDL Always Construct warning at Lab1_top.v(80): variable \"LEDROUT3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719256 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX5OUT3 Lab1_top.v(81) " "Verilog HDL Always Construct warning at Lab1_top.v(81): variable \"HEX5OUT3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719256 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX4OUT3 Lab1_top.v(82) " "Verilog HDL Always Construct warning at Lab1_top.v(82): variable \"HEX4OUT3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719256 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX3OUT3 Lab1_top.v(83) " "Verilog HDL Always Construct warning at Lab1_top.v(83): variable \"HEX3OUT3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719256 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX2OUT3 Lab1_top.v(84) " "Verilog HDL Always Construct warning at Lab1_top.v(84): variable \"HEX2OUT3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719256 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX1OUT3 Lab1_top.v(85) " "Verilog HDL Always Construct warning at Lab1_top.v(85): variable \"HEX1OUT3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719256 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX0OUT3 Lab1_top.v(86) " "Verilog HDL Always Construct warning at Lab1_top.v(86): variable \"HEX0OUT3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719256 "|Lab1_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_top Design1_top:u0 " "Elaborating entity \"Design1_top\" for hierarchy \"Design1_top:u0\"" {  } { { "../Source/Lab1_top.v" "u0" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570481719265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_switch Design1_top:u0\|led_switch:U0 " "Elaborating entity \"led_switch\" for hierarchy \"Design1_top:u0\|led_switch:U0\"" {  } { { "../Source/Design1_top.v" "U0" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design1_top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570481719280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegcall Design1_top:u0\|sevensegcall:U1 " "Elaborating entity \"sevensegcall\" for hierarchy \"Design1_top:u0\|sevensegcall:U1\"" {  } { { "../Source/Design1_top.v" "U1" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design1_top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570481719299 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_1 sevensegcall.v(35) " "Verilog HDL Always Construct warning at sevensegcall.v(35): variable \"bday1_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719321 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_2 sevensegcall.v(36) " "Verilog HDL Always Construct warning at sevensegcall.v(36): variable \"bday1_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719321 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_3 sevensegcall.v(37) " "Verilog HDL Always Construct warning at sevensegcall.v(37): variable \"bday1_3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719321 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_4 sevensegcall.v(38) " "Verilog HDL Always Construct warning at sevensegcall.v(38): variable \"bday1_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719321 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_5 sevensegcall.v(39) " "Verilog HDL Always Construct warning at sevensegcall.v(39): variable \"bday1_5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719321 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_6 sevensegcall.v(40) " "Verilog HDL Always Construct warning at sevensegcall.v(40): variable \"bday1_6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719321 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday2_1 sevensegcall.v(44) " "Verilog HDL Always Construct warning at sevensegcall.v(44): variable \"bday2_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719321 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday2_2 sevensegcall.v(45) " "Verilog HDL Always Construct warning at sevensegcall.v(45): variable \"bday2_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719321 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday2_3 sevensegcall.v(46) " "Verilog HDL Always Construct warning at sevensegcall.v(46): variable \"bday2_3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719321 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday2_4 sevensegcall.v(47) " "Verilog HDL Always Construct warning at sevensegcall.v(47): variable \"bday2_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719321 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday2_5 sevensegcall.v(48) " "Verilog HDL Always Construct warning at sevensegcall.v(48): variable \"bday2_5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719321 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday2_6 sevensegcall.v(49) " "Verilog HDL Always Construct warning at sevensegcall.v(49): variable \"bday2_6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719322 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bday1 sevensegcall.v(31) " "Verilog HDL Always Construct warning at sevensegcall.v(31): inferring latch(es) for variable \"bday1\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570481719322 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bday2 sevensegcall.v(31) " "Verilog HDL Always Construct warning at sevensegcall.v(31): inferring latch(es) for variable \"bday2\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570481719322 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bday3 sevensegcall.v(31) " "Verilog HDL Always Construct warning at sevensegcall.v(31): inferring latch(es) for variable \"bday3\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570481719322 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bday4 sevensegcall.v(31) " "Verilog HDL Always Construct warning at sevensegcall.v(31): inferring latch(es) for variable \"bday4\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570481719322 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bday5 sevensegcall.v(31) " "Verilog HDL Always Construct warning at sevensegcall.v(31): inferring latch(es) for variable \"bday5\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570481719322 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bday6 sevensegcall.v(31) " "Verilog HDL Always Construct warning at sevensegcall.v(31): inferring latch(es) for variable \"bday6\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570481719322 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[0\] sevensegcall.v(42) " "Inferred latch for \"bday6\[0\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719322 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[1\] sevensegcall.v(42) " "Inferred latch for \"bday6\[1\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719322 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[2\] sevensegcall.v(42) " "Inferred latch for \"bday6\[2\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719322 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[3\] sevensegcall.v(42) " "Inferred latch for \"bday6\[3\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719322 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[4\] sevensegcall.v(42) " "Inferred latch for \"bday6\[4\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719322 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[5\] sevensegcall.v(42) " "Inferred latch for \"bday6\[5\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719322 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[6\] sevensegcall.v(42) " "Inferred latch for \"bday6\[6\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719322 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[7\] sevensegcall.v(42) " "Inferred latch for \"bday6\[7\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719322 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[8\] sevensegcall.v(42) " "Inferred latch for \"bday6\[8\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719322 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[9\] sevensegcall.v(42) " "Inferred latch for \"bday6\[9\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719322 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[10\] sevensegcall.v(42) " "Inferred latch for \"bday6\[10\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719322 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[11\] sevensegcall.v(42) " "Inferred latch for \"bday6\[11\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719322 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[12\] sevensegcall.v(42) " "Inferred latch for \"bday6\[12\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719322 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[13\] sevensegcall.v(42) " "Inferred latch for \"bday6\[13\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719322 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[14\] sevensegcall.v(42) " "Inferred latch for \"bday6\[14\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719323 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[15\] sevensegcall.v(42) " "Inferred latch for \"bday6\[15\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719323 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[16\] sevensegcall.v(42) " "Inferred latch for \"bday6\[16\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719323 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[17\] sevensegcall.v(42) " "Inferred latch for \"bday6\[17\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719323 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[18\] sevensegcall.v(42) " "Inferred latch for \"bday6\[18\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719323 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[19\] sevensegcall.v(42) " "Inferred latch for \"bday6\[19\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719323 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[20\] sevensegcall.v(42) " "Inferred latch for \"bday6\[20\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719323 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[21\] sevensegcall.v(42) " "Inferred latch for \"bday6\[21\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719323 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[22\] sevensegcall.v(42) " "Inferred latch for \"bday6\[22\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719323 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[23\] sevensegcall.v(42) " "Inferred latch for \"bday6\[23\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719323 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[24\] sevensegcall.v(42) " "Inferred latch for \"bday6\[24\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719323 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[25\] sevensegcall.v(42) " "Inferred latch for \"bday6\[25\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719323 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[26\] sevensegcall.v(42) " "Inferred latch for \"bday6\[26\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719323 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[27\] sevensegcall.v(42) " "Inferred latch for \"bday6\[27\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719323 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[28\] sevensegcall.v(42) " "Inferred latch for \"bday6\[28\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719323 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[29\] sevensegcall.v(42) " "Inferred latch for \"bday6\[29\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719323 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[30\] sevensegcall.v(42) " "Inferred latch for \"bday6\[30\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719323 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[31\] sevensegcall.v(42) " "Inferred latch for \"bday6\[31\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719323 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[0\] sevensegcall.v(42) " "Inferred latch for \"bday5\[0\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719323 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[1\] sevensegcall.v(42) " "Inferred latch for \"bday5\[1\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719323 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[2\] sevensegcall.v(42) " "Inferred latch for \"bday5\[2\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719323 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[3\] sevensegcall.v(42) " "Inferred latch for \"bday5\[3\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719323 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[4\] sevensegcall.v(42) " "Inferred latch for \"bday5\[4\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719323 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[5\] sevensegcall.v(42) " "Inferred latch for \"bday5\[5\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719324 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[6\] sevensegcall.v(42) " "Inferred latch for \"bday5\[6\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719324 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[7\] sevensegcall.v(42) " "Inferred latch for \"bday5\[7\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719324 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[8\] sevensegcall.v(42) " "Inferred latch for \"bday5\[8\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719324 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[9\] sevensegcall.v(42) " "Inferred latch for \"bday5\[9\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719324 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[10\] sevensegcall.v(42) " "Inferred latch for \"bday5\[10\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719324 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[11\] sevensegcall.v(42) " "Inferred latch for \"bday5\[11\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719324 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[12\] sevensegcall.v(42) " "Inferred latch for \"bday5\[12\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719324 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[13\] sevensegcall.v(42) " "Inferred latch for \"bday5\[13\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719324 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[14\] sevensegcall.v(42) " "Inferred latch for \"bday5\[14\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719324 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[15\] sevensegcall.v(42) " "Inferred latch for \"bday5\[15\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719324 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[16\] sevensegcall.v(42) " "Inferred latch for \"bday5\[16\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719324 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[17\] sevensegcall.v(42) " "Inferred latch for \"bday5\[17\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719324 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[18\] sevensegcall.v(42) " "Inferred latch for \"bday5\[18\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719324 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[19\] sevensegcall.v(42) " "Inferred latch for \"bday5\[19\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719324 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[20\] sevensegcall.v(42) " "Inferred latch for \"bday5\[20\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719324 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[21\] sevensegcall.v(42) " "Inferred latch for \"bday5\[21\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719324 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[22\] sevensegcall.v(42) " "Inferred latch for \"bday5\[22\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719324 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[23\] sevensegcall.v(42) " "Inferred latch for \"bday5\[23\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719324 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[24\] sevensegcall.v(42) " "Inferred latch for \"bday5\[24\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719324 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[25\] sevensegcall.v(42) " "Inferred latch for \"bday5\[25\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719324 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[26\] sevensegcall.v(42) " "Inferred latch for \"bday5\[26\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719325 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[27\] sevensegcall.v(42) " "Inferred latch for \"bday5\[27\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719325 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[28\] sevensegcall.v(42) " "Inferred latch for \"bday5\[28\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719325 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[29\] sevensegcall.v(42) " "Inferred latch for \"bday5\[29\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719325 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[30\] sevensegcall.v(42) " "Inferred latch for \"bday5\[30\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719325 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[31\] sevensegcall.v(42) " "Inferred latch for \"bday5\[31\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719325 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[0\] sevensegcall.v(42) " "Inferred latch for \"bday4\[0\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719325 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[1\] sevensegcall.v(42) " "Inferred latch for \"bday4\[1\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719325 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[2\] sevensegcall.v(42) " "Inferred latch for \"bday4\[2\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719325 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[3\] sevensegcall.v(42) " "Inferred latch for \"bday4\[3\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719325 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[4\] sevensegcall.v(42) " "Inferred latch for \"bday4\[4\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719325 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[5\] sevensegcall.v(42) " "Inferred latch for \"bday4\[5\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719325 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[6\] sevensegcall.v(42) " "Inferred latch for \"bday4\[6\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719325 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[7\] sevensegcall.v(42) " "Inferred latch for \"bday4\[7\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719325 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[8\] sevensegcall.v(42) " "Inferred latch for \"bday4\[8\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719325 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[9\] sevensegcall.v(42) " "Inferred latch for \"bday4\[9\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719325 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[10\] sevensegcall.v(42) " "Inferred latch for \"bday4\[10\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719325 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[11\] sevensegcall.v(42) " "Inferred latch for \"bday4\[11\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719325 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[12\] sevensegcall.v(42) " "Inferred latch for \"bday4\[12\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719325 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[13\] sevensegcall.v(42) " "Inferred latch for \"bday4\[13\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719325 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[14\] sevensegcall.v(42) " "Inferred latch for \"bday4\[14\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719325 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[15\] sevensegcall.v(42) " "Inferred latch for \"bday4\[15\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719325 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[16\] sevensegcall.v(42) " "Inferred latch for \"bday4\[16\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719326 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[17\] sevensegcall.v(42) " "Inferred latch for \"bday4\[17\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719326 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[18\] sevensegcall.v(42) " "Inferred latch for \"bday4\[18\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719326 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[19\] sevensegcall.v(42) " "Inferred latch for \"bday4\[19\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719326 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[20\] sevensegcall.v(42) " "Inferred latch for \"bday4\[20\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719326 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[21\] sevensegcall.v(42) " "Inferred latch for \"bday4\[21\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719326 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[22\] sevensegcall.v(42) " "Inferred latch for \"bday4\[22\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719326 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[23\] sevensegcall.v(42) " "Inferred latch for \"bday4\[23\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719326 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[24\] sevensegcall.v(42) " "Inferred latch for \"bday4\[24\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719326 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[25\] sevensegcall.v(42) " "Inferred latch for \"bday4\[25\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719326 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[26\] sevensegcall.v(42) " "Inferred latch for \"bday4\[26\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719326 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[27\] sevensegcall.v(42) " "Inferred latch for \"bday4\[27\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719326 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[28\] sevensegcall.v(42) " "Inferred latch for \"bday4\[28\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719326 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[29\] sevensegcall.v(42) " "Inferred latch for \"bday4\[29\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719326 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[30\] sevensegcall.v(42) " "Inferred latch for \"bday4\[30\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719326 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[31\] sevensegcall.v(42) " "Inferred latch for \"bday4\[31\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719326 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[0\] sevensegcall.v(42) " "Inferred latch for \"bday3\[0\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719326 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[1\] sevensegcall.v(42) " "Inferred latch for \"bday3\[1\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719326 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[2\] sevensegcall.v(42) " "Inferred latch for \"bday3\[2\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719326 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[3\] sevensegcall.v(42) " "Inferred latch for \"bday3\[3\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719326 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[4\] sevensegcall.v(42) " "Inferred latch for \"bday3\[4\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719326 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[5\] sevensegcall.v(42) " "Inferred latch for \"bday3\[5\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719327 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[6\] sevensegcall.v(42) " "Inferred latch for \"bday3\[6\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719327 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[7\] sevensegcall.v(42) " "Inferred latch for \"bday3\[7\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719327 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[8\] sevensegcall.v(42) " "Inferred latch for \"bday3\[8\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719327 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[9\] sevensegcall.v(42) " "Inferred latch for \"bday3\[9\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719327 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[10\] sevensegcall.v(42) " "Inferred latch for \"bday3\[10\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719327 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[11\] sevensegcall.v(42) " "Inferred latch for \"bday3\[11\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719327 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[12\] sevensegcall.v(42) " "Inferred latch for \"bday3\[12\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719327 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[13\] sevensegcall.v(42) " "Inferred latch for \"bday3\[13\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719327 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[14\] sevensegcall.v(42) " "Inferred latch for \"bday3\[14\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719327 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[15\] sevensegcall.v(42) " "Inferred latch for \"bday3\[15\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719327 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[16\] sevensegcall.v(42) " "Inferred latch for \"bday3\[16\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719327 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[17\] sevensegcall.v(42) " "Inferred latch for \"bday3\[17\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719327 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[18\] sevensegcall.v(42) " "Inferred latch for \"bday3\[18\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719327 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[19\] sevensegcall.v(42) " "Inferred latch for \"bday3\[19\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719327 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[20\] sevensegcall.v(42) " "Inferred latch for \"bday3\[20\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719327 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[21\] sevensegcall.v(42) " "Inferred latch for \"bday3\[21\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719327 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[22\] sevensegcall.v(42) " "Inferred latch for \"bday3\[22\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719327 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[23\] sevensegcall.v(42) " "Inferred latch for \"bday3\[23\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719327 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[24\] sevensegcall.v(42) " "Inferred latch for \"bday3\[24\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719327 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[25\] sevensegcall.v(42) " "Inferred latch for \"bday3\[25\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719327 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[26\] sevensegcall.v(42) " "Inferred latch for \"bday3\[26\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719328 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[27\] sevensegcall.v(42) " "Inferred latch for \"bday3\[27\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719328 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[28\] sevensegcall.v(42) " "Inferred latch for \"bday3\[28\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719328 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[29\] sevensegcall.v(42) " "Inferred latch for \"bday3\[29\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719328 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[30\] sevensegcall.v(42) " "Inferred latch for \"bday3\[30\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719328 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[31\] sevensegcall.v(42) " "Inferred latch for \"bday3\[31\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719328 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[0\] sevensegcall.v(42) " "Inferred latch for \"bday2\[0\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719328 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[1\] sevensegcall.v(42) " "Inferred latch for \"bday2\[1\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719328 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[2\] sevensegcall.v(42) " "Inferred latch for \"bday2\[2\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719328 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[3\] sevensegcall.v(42) " "Inferred latch for \"bday2\[3\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719328 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[4\] sevensegcall.v(42) " "Inferred latch for \"bday2\[4\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719328 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[5\] sevensegcall.v(42) " "Inferred latch for \"bday2\[5\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719328 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[6\] sevensegcall.v(42) " "Inferred latch for \"bday2\[6\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719328 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[7\] sevensegcall.v(42) " "Inferred latch for \"bday2\[7\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719328 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[8\] sevensegcall.v(42) " "Inferred latch for \"bday2\[8\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719328 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[9\] sevensegcall.v(42) " "Inferred latch for \"bday2\[9\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719328 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[10\] sevensegcall.v(42) " "Inferred latch for \"bday2\[10\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719328 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[11\] sevensegcall.v(42) " "Inferred latch for \"bday2\[11\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719328 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[12\] sevensegcall.v(42) " "Inferred latch for \"bday2\[12\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719328 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[13\] sevensegcall.v(42) " "Inferred latch for \"bday2\[13\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719328 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[14\] sevensegcall.v(42) " "Inferred latch for \"bday2\[14\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719328 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[15\] sevensegcall.v(42) " "Inferred latch for \"bday2\[15\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719328 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[16\] sevensegcall.v(42) " "Inferred latch for \"bday2\[16\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719329 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[17\] sevensegcall.v(42) " "Inferred latch for \"bday2\[17\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719329 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[18\] sevensegcall.v(42) " "Inferred latch for \"bday2\[18\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719329 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[19\] sevensegcall.v(42) " "Inferred latch for \"bday2\[19\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719329 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[20\] sevensegcall.v(42) " "Inferred latch for \"bday2\[20\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719329 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[21\] sevensegcall.v(42) " "Inferred latch for \"bday2\[21\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719329 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[22\] sevensegcall.v(42) " "Inferred latch for \"bday2\[22\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719329 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[23\] sevensegcall.v(42) " "Inferred latch for \"bday2\[23\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719329 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[24\] sevensegcall.v(42) " "Inferred latch for \"bday2\[24\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719329 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[25\] sevensegcall.v(42) " "Inferred latch for \"bday2\[25\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719329 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[26\] sevensegcall.v(42) " "Inferred latch for \"bday2\[26\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719329 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[27\] sevensegcall.v(42) " "Inferred latch for \"bday2\[27\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719329 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[28\] sevensegcall.v(42) " "Inferred latch for \"bday2\[28\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719329 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[29\] sevensegcall.v(42) " "Inferred latch for \"bday2\[29\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719329 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[30\] sevensegcall.v(42) " "Inferred latch for \"bday2\[30\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719329 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[31\] sevensegcall.v(42) " "Inferred latch for \"bday2\[31\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719329 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[0\] sevensegcall.v(42) " "Inferred latch for \"bday1\[0\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719329 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[1\] sevensegcall.v(42) " "Inferred latch for \"bday1\[1\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719329 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[2\] sevensegcall.v(42) " "Inferred latch for \"bday1\[2\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719329 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[3\] sevensegcall.v(42) " "Inferred latch for \"bday1\[3\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719329 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[4\] sevensegcall.v(42) " "Inferred latch for \"bday1\[4\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719329 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[5\] sevensegcall.v(42) " "Inferred latch for \"bday1\[5\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719329 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[6\] sevensegcall.v(42) " "Inferred latch for \"bday1\[6\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719330 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[7\] sevensegcall.v(42) " "Inferred latch for \"bday1\[7\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719330 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[8\] sevensegcall.v(42) " "Inferred latch for \"bday1\[8\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719330 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[9\] sevensegcall.v(42) " "Inferred latch for \"bday1\[9\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719330 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[10\] sevensegcall.v(42) " "Inferred latch for \"bday1\[10\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719330 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[11\] sevensegcall.v(42) " "Inferred latch for \"bday1\[11\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719330 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[12\] sevensegcall.v(42) " "Inferred latch for \"bday1\[12\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719330 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[13\] sevensegcall.v(42) " "Inferred latch for \"bday1\[13\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719330 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[14\] sevensegcall.v(42) " "Inferred latch for \"bday1\[14\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719330 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[15\] sevensegcall.v(42) " "Inferred latch for \"bday1\[15\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719330 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[16\] sevensegcall.v(42) " "Inferred latch for \"bday1\[16\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719330 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[17\] sevensegcall.v(42) " "Inferred latch for \"bday1\[17\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719330 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[18\] sevensegcall.v(42) " "Inferred latch for \"bday1\[18\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719330 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[19\] sevensegcall.v(42) " "Inferred latch for \"bday1\[19\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719330 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[20\] sevensegcall.v(42) " "Inferred latch for \"bday1\[20\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719330 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[21\] sevensegcall.v(42) " "Inferred latch for \"bday1\[21\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719330 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[22\] sevensegcall.v(42) " "Inferred latch for \"bday1\[22\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719330 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[23\] sevensegcall.v(42) " "Inferred latch for \"bday1\[23\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719330 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[24\] sevensegcall.v(42) " "Inferred latch for \"bday1\[24\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719330 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[25\] sevensegcall.v(42) " "Inferred latch for \"bday1\[25\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719330 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[26\] sevensegcall.v(42) " "Inferred latch for \"bday1\[26\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719330 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[27\] sevensegcall.v(42) " "Inferred latch for \"bday1\[27\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719330 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[28\] sevensegcall.v(42) " "Inferred latch for \"bday1\[28\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719331 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[29\] sevensegcall.v(42) " "Inferred latch for \"bday1\[29\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719331 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[30\] sevensegcall.v(42) " "Inferred latch for \"bday1\[30\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719331 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[31\] sevensegcall.v(42) " "Inferred latch for \"bday1\[31\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719331 "|Design1_top|sevensegcall:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg Design1_top:u0\|sevensegcall:U1\|sevenseg:a0 " "Elaborating entity \"sevenseg\" for hierarchy \"Design1_top:u0\|sevensegcall:U1\|sevenseg:a0\"" {  } { { "../Source/sevensegcall.v" "a0" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570481719334 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "sevenseg.v(7) " "Verilog HDL Case Statement warning at sevenseg.v(7): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../Source/sevenseg.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevenseg.v" 7 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1570481719347 "|Lab1_top|Design1_top:u0|sevensegcall:U1|sevenseg:a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design2_top Design2_top:u1 " "Elaborating entity \"Design2_top\" for hierarchy \"Design2_top:u1\"" {  } { { "../Source/Lab1_top.v" "u1" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570481719371 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 Design2_top.v(22) " "Verilog HDL assignment warning at Design2_top.v(22): truncated value with size 10 to match size of target (8)" {  } { { "../Source/Design2_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design2_top.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570481719379 "|Lab1_top|Design2_top:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder Design2_top:u1\|fullAdder:U0 " "Elaborating entity \"fullAdder\" for hierarchy \"Design2_top:u1\|fullAdder:U0\"" {  } { { "../Source/Design2_top.v" "U0" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design2_top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570481719384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegcall2 Design2_top:u1\|sevensegcall2:U4 " "Elaborating entity \"sevensegcall2\" for hierarchy \"Design2_top:u1\|sevensegcall2:U4\"" {  } { { "../Source/Design2_top.v" "U4" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design2_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570481719409 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val5 sevensegcall2.v(28) " "Verilog HDL Always Construct warning at sevensegcall2.v(28): inferring latch(es) for variable \"val5\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570481719422 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val4 sevensegcall2.v(28) " "Verilog HDL Always Construct warning at sevensegcall2.v(28): inferring latch(es) for variable \"val4\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570481719422 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val3 sevensegcall2.v(42) " "Verilog HDL Always Construct warning at sevensegcall2.v(42): inferring latch(es) for variable \"val3\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570481719422 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val2 sevensegcall2.v(42) " "Verilog HDL Always Construct warning at sevensegcall2.v(42): inferring latch(es) for variable \"val2\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570481719422 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val1 sevensegcall2.v(56) " "Verilog HDL Always Construct warning at sevensegcall2.v(56): inferring latch(es) for variable \"val1\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570481719422 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val0 sevensegcall2.v(56) " "Verilog HDL Always Construct warning at sevensegcall2.v(56): inferring latch(es) for variable \"val0\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570481719422 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vars sevensegcall2.v(56) " "Verilog HDL Always Construct warning at sevensegcall2.v(56): inferring latch(es) for variable \"vars\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570481719422 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vars\[0\] sevensegcall2.v(70) " "Inferred latch for \"vars\[0\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719422 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vars\[1\] sevensegcall2.v(70) " "Inferred latch for \"vars\[1\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719422 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vars\[2\] sevensegcall2.v(70) " "Inferred latch for \"vars\[2\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719422 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vars\[3\] sevensegcall2.v(70) " "Inferred latch for \"vars\[3\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719422 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val0\[0\] sevensegcall2.v(70) " "Inferred latch for \"val0\[0\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719422 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val0\[1\] sevensegcall2.v(70) " "Inferred latch for \"val0\[1\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719422 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val0\[2\] sevensegcall2.v(70) " "Inferred latch for \"val0\[2\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719422 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val0\[3\] sevensegcall2.v(70) " "Inferred latch for \"val0\[3\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719422 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[0\] sevensegcall2.v(70) " "Inferred latch for \"val1\[0\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719422 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[1\] sevensegcall2.v(70) " "Inferred latch for \"val1\[1\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719422 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[2\] sevensegcall2.v(70) " "Inferred latch for \"val1\[2\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719423 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[3\] sevensegcall2.v(70) " "Inferred latch for \"val1\[3\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719423 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg2 Design2_top:u1\|sevensegcall2:U4\|sevenseg2:a0 " "Elaborating entity \"sevenseg2\" for hierarchy \"Design2_top:u1\|sevensegcall2:U4\|sevenseg2:a0\"" {  } { { "../Source/sevensegcall2.v" "a0" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570481719426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design3_top Design3_top:u2 " "Elaborating entity \"Design3_top\" for hierarchy \"Design3_top:u2\"" {  } { { "../Source/Lab1_top.v" "u2" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570481719457 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "unsign Design3_top.v(32) " "Verilog HDL Always Construct warning at Design3_top.v(32): variable \"unsign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Design3_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design3_top.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719469 "|Lab1_top|Design3_top:u2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "unsign Design3_top.v(33) " "Verilog HDL Always Construct warning at Design3_top.v(33): variable \"unsign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Design3_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design3_top.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719469 "|Lab1_top|Design3_top:u2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twos Design3_top.v(34) " "Verilog HDL Always Construct warning at Design3_top.v(34): variable \"twos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Design3_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design3_top.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570481719469 "|Lab1_top|Design3_top:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegcall3 Design3_top:u2\|sevensegcall3:U0 " "Elaborating entity \"sevensegcall3\" for hierarchy \"Design3_top:u2\|sevensegcall3:U0\"" {  } { { "../Source/Design3_top.v" "U0" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design3_top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570481719473 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "compare1 sevensegcall3.v(29) " "Verilog HDL Always Construct warning at sevensegcall3.v(29): inferring latch(es) for variable \"compare1\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570481719485 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "compare2 sevensegcall3.v(29) " "Verilog HDL Always Construct warning at sevensegcall3.v(29): inferring latch(es) for variable \"compare2\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570481719485 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "compare3 sevensegcall3.v(29) " "Verilog HDL Always Construct warning at sevensegcall3.v(29): inferring latch(es) for variable \"compare3\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570481719485 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "compare4 sevensegcall3.v(29) " "Verilog HDL Always Construct warning at sevensegcall3.v(29): inferring latch(es) for variable \"compare4\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570481719485 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR sevensegcall3.v(43) " "Verilog HDL Always Construct warning at sevensegcall3.v(43): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570481719485 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val5 sevensegcall3.v(74) " "Verilog HDL Always Construct warning at sevensegcall3.v(74): inferring latch(es) for variable \"val5\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570481719485 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val1 sevensegcall3.v(90) " "Verilog HDL Always Construct warning at sevensegcall3.v(90): inferring latch(es) for variable \"val1\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570481719485 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[0\] sevensegcall3.v(100) " "Inferred latch for \"val1\[0\]\" at sevensegcall3.v(100)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719485 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[1\] sevensegcall3.v(100) " "Inferred latch for \"val1\[1\]\" at sevensegcall3.v(100)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719485 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[2\] sevensegcall3.v(100) " "Inferred latch for \"val1\[2\]\" at sevensegcall3.v(100)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719486 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[3\] sevensegcall3.v(100) " "Inferred latch for \"val1\[3\]\" at sevensegcall3.v(100)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719486 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val5\[0\] sevensegcall3.v(84) " "Inferred latch for \"val5\[0\]\" at sevensegcall3.v(84)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719486 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val5\[1\] sevensegcall3.v(84) " "Inferred latch for \"val5\[1\]\" at sevensegcall3.v(84)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719486 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val5\[2\] sevensegcall3.v(84) " "Inferred latch for \"val5\[2\]\" at sevensegcall3.v(84)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719486 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val5\[3\] sevensegcall3.v(84) " "Inferred latch for \"val5\[3\]\" at sevensegcall3.v(84)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719486 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[0\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719486 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[1\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719486 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[2\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719486 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[3\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719486 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[4\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719486 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[5\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719486 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[6\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719486 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[7\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719486 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[8\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[8\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719486 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[9\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719486 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare4\[0\] sevensegcall3.v(36) " "Inferred latch for \"compare4\[0\]\" at sevensegcall3.v(36)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719486 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare4\[1\] sevensegcall3.v(36) " "Inferred latch for \"compare4\[1\]\" at sevensegcall3.v(36)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719486 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare4\[2\] sevensegcall3.v(36) " "Inferred latch for \"compare4\[2\]\" at sevensegcall3.v(36)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719486 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare4\[3\] sevensegcall3.v(36) " "Inferred latch for \"compare4\[3\]\" at sevensegcall3.v(36)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719486 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare3\[0\] sevensegcall3.v(36) " "Inferred latch for \"compare3\[0\]\" at sevensegcall3.v(36)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719486 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare3\[1\] sevensegcall3.v(36) " "Inferred latch for \"compare3\[1\]\" at sevensegcall3.v(36)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719487 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare3\[2\] sevensegcall3.v(36) " "Inferred latch for \"compare3\[2\]\" at sevensegcall3.v(36)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719487 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare3\[3\] sevensegcall3.v(36) " "Inferred latch for \"compare3\[3\]\" at sevensegcall3.v(36)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719487 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare2\[0\] sevensegcall3.v(31) " "Inferred latch for \"compare2\[0\]\" at sevensegcall3.v(31)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719487 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare2\[1\] sevensegcall3.v(31) " "Inferred latch for \"compare2\[1\]\" at sevensegcall3.v(31)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719487 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare2\[2\] sevensegcall3.v(31) " "Inferred latch for \"compare2\[2\]\" at sevensegcall3.v(31)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719487 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare2\[3\] sevensegcall3.v(31) " "Inferred latch for \"compare2\[3\]\" at sevensegcall3.v(31)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719487 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare1\[0\] sevensegcall3.v(31) " "Inferred latch for \"compare1\[0\]\" at sevensegcall3.v(31)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719487 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare1\[1\] sevensegcall3.v(31) " "Inferred latch for \"compare1\[1\]\" at sevensegcall3.v(31)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719487 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare1\[2\] sevensegcall3.v(31) " "Inferred latch for \"compare1\[2\]\" at sevensegcall3.v(31)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719487 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare1\[3\] sevensegcall3.v(31) " "Inferred latch for \"compare1\[3\]\" at sevensegcall3.v(31)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481719487 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg3 Design3_top:u2\|sevensegcall3:U0\|sevenseg3:a0 " "Elaborating entity \"sevenseg3\" for hierarchy \"Design3_top:u2\|sevensegcall3:U0\|sevenseg3:a0\"" {  } { { "../Source/sevensegcall3.v" "a0" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570481719490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Design2_top:u1\|sevensegcall2:U4\|val0\[0\] " "LATCH primitive \"Design2_top:u1\|sevensegcall2:U4\|val0\[0\]\" is permanently enabled" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570481719987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Design2_top:u1\|sevensegcall2:U4\|val0\[1\] " "LATCH primitive \"Design2_top:u1\|sevensegcall2:U4\|val0\[1\]\" is permanently enabled" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570481719987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Design2_top:u1\|sevensegcall2:U4\|val0\[2\] " "LATCH primitive \"Design2_top:u1\|sevensegcall2:U4\|val0\[2\]\" is permanently enabled" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570481719987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Design2_top:u1\|sevensegcall2:U4\|val0\[3\] " "LATCH primitive \"Design2_top:u1\|sevensegcall2:U4\|val0\[3\]\" is permanently enabled" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570481719987 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1570481720327 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "carryout " "Inserted always-enabled tri-state buffer between \"carryout\" and its non-tri-state driver." {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 42 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1570481720345 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1570481720345 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "carryout~synth " "Node \"carryout~synth\"" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1570481720443 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570481720443 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570481720444 "|Lab1_top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570481720444 "|Lab1_top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570481720444 "|Lab1_top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570481720444 "|Lab1_top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570481720444 "|Lab1_top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570481720444 "|Lab1_top|HEX0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570481720444 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570481720534 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570481722245 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570481722245 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input1\[0\] " "No output dependent on input pin \"input1\[0\]\"" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570481722482 "|Lab1_top|input1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input1\[1\] " "No output dependent on input pin \"input1\[1\]\"" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570481722482 "|Lab1_top|input1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input1\[2\] " "No output dependent on input pin \"input1\[2\]\"" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570481722482 "|Lab1_top|input1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input1\[3\] " "No output dependent on input pin \"input1\[3\]\"" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570481722482 "|Lab1_top|input1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input2\[0\] " "No output dependent on input pin \"input2\[0\]\"" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570481722482 "|Lab1_top|input2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input2\[1\] " "No output dependent on input pin \"input2\[1\]\"" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570481722482 "|Lab1_top|input2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input2\[2\] " "No output dependent on input pin \"input2\[2\]\"" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570481722482 "|Lab1_top|input2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input2\[3\] " "No output dependent on input pin \"input2\[3\]\"" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570481722482 "|Lab1_top|input2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input3\[0\] " "No output dependent on input pin \"input3\[0\]\"" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570481722482 "|Lab1_top|input3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input3\[1\] " "No output dependent on input pin \"input3\[1\]\"" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570481722482 "|Lab1_top|input3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input3\[2\] " "No output dependent on input pin \"input3\[2\]\"" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570481722482 "|Lab1_top|input3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input3\[3\] " "No output dependent on input pin \"input3\[3\]\"" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570481722482 "|Lab1_top|input3[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570481722482 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "273 " "Implemented 273 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570481722485 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570481722485 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1570481722485 ""} { "Info" "ICUT_CUT_TM_LCELLS" "185 " "Implemented 185 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570481722485 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570481722485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570481722548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 14:55:22 2019 " "Processing ended: Mon Oct 07 14:55:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570481722548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570481722548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570481722548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570481722548 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1570481725455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570481725464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 14:55:23 2019 " "Processing started: Mon Oct 07 14:55:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570481725464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1570481725464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab1_top -c Lab1_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab1_top -c Lab1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1570481725464 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1570481726645 ""}
{ "Info" "0" "" "Project  = Lab1_top" {  } {  } 0 0 "Project  = Lab1_top" 0 0 "Fitter" 0 0 1570481726646 ""}
{ "Info" "0" "" "Revision = Lab1_top" {  } {  } 0 0 "Revision = Lab1_top" 0 0 "Fitter" 0 0 1570481726646 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1570481726834 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1570481726834 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab1_top 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Lab1_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1570481726849 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570481726926 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570481726927 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1570481727314 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1570481727343 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570481728084 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570481728084 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570481728084 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570481728084 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570481728084 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570481728084 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570481728084 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570481728084 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570481728084 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570481728084 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570481728084 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1570481728084 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570481728113 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570481728113 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570481728113 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570481728113 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570481728113 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570481728113 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570481728113 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570481728113 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1570481728113 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1570481728117 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1570481728117 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1570481728117 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1570481728117 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1570481728124 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 88 " "No exact pin location assignment(s) for 18 pins of 88 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1570481728636 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "The Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1570481729482 ""}
{ "Info" "ISTA_SDC_FOUND" "Lab1_top.sdc " "Reading SDC File: 'Lab1_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1570481729484 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Lab1_top.sdc 9 ADC_CLK_10 port " "Ignored filter at Lab1_top.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1570481729494 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Lab1_top.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at Lab1_top.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1570481729497 ""}  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1570481729497 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Lab1_top.sdc 10 MAX10_CLK1_50 port " "Ignored filter at Lab1_top.sdc(10): MAX10_CLK1_50 could not be matched with a port" {  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1570481729498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Lab1_top.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at Lab1_top.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\]" {  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1570481729499 ""}  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1570481729499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Lab1_top.sdc 11 MAX10_CLK2_50 port " "Ignored filter at Lab1_top.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1570481729500 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Lab1_top.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at Lab1_top.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1570481729501 ""}  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1570481729501 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1570481729501 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1570481729504 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1570481729512 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1570481729515 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal0~1  " "Automatically promoted node Equal0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1570481729562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Design3_top:u2\|sevensegcall3:U0\|sevenseg3:a1\|WideOr6~0 " "Destination node Design3_top:u2\|sevensegcall3:U0\|sevenseg3:a1\|WideOr6~0" {  } { { "../Source/sevenseg3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevenseg3.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570481729562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Design3_top:u2\|sevensegcall3:U0\|sevenseg3:a1\|WideOr6~1 " "Destination node Design3_top:u2\|sevensegcall3:U0\|sevenseg3:a1\|WideOr6~1" {  } { { "../Source/sevenseg3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevenseg3.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570481729562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Design3_top:u2\|sevensegcall3:U0\|sevenseg3:a1\|WideOr0~0 " "Destination node Design3_top:u2\|sevensegcall3:U0\|sevenseg3:a1\|WideOr0~0" {  } { { "../Source/sevenseg3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevenseg3.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570481729562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Design3_top:u2\|sevensegcall3:U0\|sevenseg3:a1\|WideOr0~1 " "Destination node Design3_top:u2\|sevensegcall3:U0\|sevenseg3:a1\|WideOr0~1" {  } { { "../Source/sevenseg3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevenseg3.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570481729562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX1~4 " "Destination node HEX1~4" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570481729562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Design3_top:u2\|sevensegcall3:U0\|sevenseg3:a3\|WideOr6~0 " "Destination node Design3_top:u2\|sevensegcall3:U0\|sevenseg3:a3\|WideOr6~0" {  } { { "../Source/sevenseg3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevenseg3.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570481729562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Design3_top:u2\|sevensegcall3:U0\|sevenseg3:a3\|WideOr6~1 " "Destination node Design3_top:u2\|sevensegcall3:U0\|sevenseg3:a3\|WideOr6~1" {  } { { "../Source/sevenseg3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevenseg3.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570481729562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Design3_top:u2\|sevensegcall3:U0\|sevenseg3:a3\|WideOr5~0 " "Destination node Design3_top:u2\|sevensegcall3:U0\|sevenseg3:a3\|WideOr5~0" {  } { { "../Source/sevenseg3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevenseg3.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570481729562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Design3_top:u2\|sevensegcall3:U0\|sevenseg3:a3\|WideOr5~1 " "Destination node Design3_top:u2\|sevensegcall3:U0\|sevenseg3:a3\|WideOr5~1" {  } { { "../Source/sevenseg3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevenseg3.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570481729562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX0~12 " "Destination node HEX0~12" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1570481729562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1570481729562 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1570481729562 ""}  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1570481729562 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1570481730246 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570481730247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570481730248 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570481730250 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570481730252 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1570481730253 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1570481730254 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1570481730254 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1570481730255 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1570481730256 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1570481730256 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 2.5V 12 5 1 " "Number of I/O pins in group: 18 (unused VREF, 2.5V VCCIO, 12 input, 5 output, 1 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1570481730295 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1570481730295 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1570481730295 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1570481730296 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1570481730296 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1570481730296 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1570481730296 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1570481730296 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1570481730296 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 30 30 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1570481730296 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 40 12 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1570481730296 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1570481730296 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1570481730296 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1570481730296 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570481730388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK1_50 " "Node \"MAX10_CLK1_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570481730388 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570481730388 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1570481730388 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570481730389 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1570481730407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1570481732396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570481732541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1570481732579 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1570481733368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570481733368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1570481734340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X56_Y44 X66_Y54 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54" {  } { { "loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54"} { { 12 { 0 ""} 56 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1570481736059 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1570481736059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1570481736211 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1570481736211 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1570481736211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570481736215 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1570481736518 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570481736532 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570481737124 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570481737124 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570481738058 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570481739284 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1570481739735 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "12 MAX 10 " "12 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570481739778 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570481739778 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570481739778 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570481739778 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570481739778 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570481739778 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570481739778 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570481739778 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570481739778 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570481739778 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570481739778 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570481739778 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1570481739778 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "carryout a permanently enabled " "Pin carryout has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { carryout } } } { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1570481739781 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1570481739781 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.fit.smsg " "Generated suppressed messages file C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1570481739915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5657 " "Peak virtual memory: 5657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570481740664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 14:55:40 2019 " "Processing ended: Mon Oct 07 14:55:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570481740664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570481740664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570481740664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1570481740664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1570481742282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570481742291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 14:55:42 2019 " "Processing started: Mon Oct 07 14:55:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570481742291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1570481742291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab1_top -c Lab1_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab1_top -c Lab1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1570481742291 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1570481742757 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1570481745204 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1570481745367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570481746829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 14:55:46 2019 " "Processing ended: Mon Oct 07 14:55:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570481746829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570481746829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570481746829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1570481746829 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1570481747668 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1570481748915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570481748924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 14:55:48 2019 " "Processing started: Mon Oct 07 14:55:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570481748924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1570481748924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab1_top -c Lab1_top " "Command: quartus_sta Lab1_top -c Lab1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1570481748924 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1570481749184 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1570481749899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1570481749899 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570481749954 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570481749954 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "The Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1570481750353 ""}
{ "Info" "ISTA_SDC_FOUND" "Lab1_top.sdc " "Reading SDC File: 'Lab1_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1570481750452 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Lab1_top.sdc 9 ADC_CLK_10 port " "Ignored filter at Lab1_top.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1570481750456 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Lab1_top.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at Lab1_top.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1570481750457 ""}  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1570481750457 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Lab1_top.sdc 10 MAX10_CLK1_50 port " "Ignored filter at Lab1_top.sdc(10): MAX10_CLK1_50 could not be matched with a port" {  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1570481750458 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Lab1_top.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at Lab1_top.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\]" {  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1570481750458 ""}  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1570481750458 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Lab1_top.sdc 11 MAX10_CLK2_50 port " "Ignored filter at Lab1_top.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1570481750458 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Lab1_top.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at Lab1_top.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1570481750459 ""}  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Quartus/Lab1_top.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1570481750459 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1570481750459 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1570481750468 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[8\] SW\[8\] " "create_clock -period 1.000 -name SW\[8\] SW\[8\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1570481750468 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570481750468 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1570481750470 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1570481750472 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1570481750496 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570481750500 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1570481750509 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570481750518 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570481750528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570481750536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570481750546 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1570481750546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570481750555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570481750555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[8\]  " "   -3.000              -3.000 SW\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570481750555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570481750555 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1570481750581 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1570481750623 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1570481751789 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1570481751989 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570481751992 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570481752008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570481752016 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570481752024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570481752033 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1570481752033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570481752040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570481752040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[8\]  " "   -3.000              -3.000 SW\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570481752040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570481752040 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1570481752056 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1570481752305 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570481752375 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570481752398 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570481752421 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570481752445 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1570481752445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570481752462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570481752462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.610 SW\[8\]  " "   -3.000              -6.610 SW\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570481752462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570481752462 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1570481754012 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1570481754015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570481754127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 14:55:54 2019 " "Processing ended: Mon Oct 07 14:55:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570481754127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570481754127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570481754127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1570481754127 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 121 s " "Quartus Prime Full Compilation was successful. 0 errors, 121 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1570481754995 ""}
