// Seed: 2306832762
`define pp_3 0
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2
);
  reg id_3;
  initial begin
    id_3 <= #id_1 1 >= 1;
  end
endmodule
