$date
	Sun Sep 13 20:08:15 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb $end
$var wire 16 ! o [15:0] $end
$var wire 1 " cout $end
$var reg 1 # clk $end
$var reg 16 $ i0 [15:0] $end
$var reg 16 % i1 [15:0] $end
$var reg 2 & op [1:0] $end
$var reg 1 ' reset $end
$var integer 32 ( i [31:0] $end
$scope module alu_0 $end
$var wire 16 ) i0 [15:0] $end
$var wire 16 * i1 [15:0] $end
$var wire 2 + op [1:0] $end
$var wire 15 , w [14:0] $end
$var wire 16 - o [15:0] $end
$var wire 1 " cout $end
$scope module circuit0 $end
$var wire 1 . cin $end
$var wire 1 / i0 $end
$var wire 1 0 i1 $end
$var wire 1 1 op0 $end
$var wire 1 2 op1 $end
$var wire 1 3 xorWire $end
$var wire 1 4 orWire $end
$var wire 1 5 o $end
$var wire 1 6 muxWire $end
$var wire 1 7 faWire $end
$var wire 1 8 cout $end
$var wire 1 9 andWire $end
$scope module andGate $end
$var wire 1 / i0 $end
$var wire 1 0 i1 $end
$var wire 1 9 o $end
$upscope $end
$scope module fulladderGate $end
$var wire 1 / a $end
$var wire 1 . cin $end
$var wire 5 : t [4:0] $end
$var wire 1 7 sum $end
$var wire 1 8 cout $end
$var wire 1 3 b $end
$scope module a0 $end
$var wire 1 / i0 $end
$var wire 1 ; o $end
$var wire 1 3 i1 $end
$upscope $end
$scope module a1 $end
$var wire 1 / i0 $end
$var wire 1 . i1 $end
$var wire 1 < o $end
$upscope $end
$scope module a2 $end
$var wire 1 . i1 $end
$var wire 1 = o $end
$var wire 1 3 i0 $end
$upscope $end
$scope module o0 $end
$var wire 1 > i0 $end
$var wire 1 ? i1 $end
$var wire 1 @ o $end
$upscope $end
$scope module o1 $end
$var wire 1 A i0 $end
$var wire 1 B i1 $end
$var wire 1 8 o $end
$upscope $end
$scope module x0 $end
$var wire 1 / i0 $end
$var wire 1 C o $end
$var wire 1 3 i1 $end
$upscope $end
$scope module x1 $end
$var wire 1 D i0 $end
$var wire 1 . i1 $end
$var wire 1 7 o $end
$upscope $end
$upscope $end
$scope module muxGate1 $end
$var wire 1 9 i0 $end
$var wire 1 1 j $end
$var wire 1 6 o $end
$var wire 1 4 i1 $end
$upscope $end
$scope module muxGate2 $end
$var wire 1 7 i0 $end
$var wire 1 6 i1 $end
$var wire 1 2 j $end
$var wire 1 5 o $end
$upscope $end
$scope module orGate $end
$var wire 1 / i0 $end
$var wire 1 0 i1 $end
$var wire 1 4 o $end
$upscope $end
$scope module xorGate $end
$var wire 1 0 i0 $end
$var wire 1 1 i1 $end
$var wire 1 3 o $end
$upscope $end
$upscope $end
$scope module circuit1 $end
$var wire 1 E cin $end
$var wire 1 F i0 $end
$var wire 1 G i1 $end
$var wire 1 H op0 $end
$var wire 1 I op1 $end
$var wire 1 J xorWire $end
$var wire 1 K orWire $end
$var wire 1 L o $end
$var wire 1 M muxWire $end
$var wire 1 N faWire $end
$var wire 1 O cout $end
$var wire 1 P andWire $end
$scope module andGate $end
$var wire 1 F i0 $end
$var wire 1 G i1 $end
$var wire 1 P o $end
$upscope $end
$scope module fulladderGate $end
$var wire 1 F a $end
$var wire 1 E cin $end
$var wire 5 Q t [4:0] $end
$var wire 1 N sum $end
$var wire 1 O cout $end
$var wire 1 J b $end
$scope module a0 $end
$var wire 1 F i0 $end
$var wire 1 R o $end
$var wire 1 J i1 $end
$upscope $end
$scope module a1 $end
$var wire 1 F i0 $end
$var wire 1 E i1 $end
$var wire 1 S o $end
$upscope $end
$scope module a2 $end
$var wire 1 E i1 $end
$var wire 1 T o $end
$var wire 1 J i0 $end
$upscope $end
$scope module o0 $end
$var wire 1 U i0 $end
$var wire 1 V i1 $end
$var wire 1 W o $end
$upscope $end
$scope module o1 $end
$var wire 1 X i0 $end
$var wire 1 Y i1 $end
$var wire 1 O o $end
$upscope $end
$scope module x0 $end
$var wire 1 F i0 $end
$var wire 1 Z o $end
$var wire 1 J i1 $end
$upscope $end
$scope module x1 $end
$var wire 1 [ i0 $end
$var wire 1 E i1 $end
$var wire 1 N o $end
$upscope $end
$upscope $end
$scope module muxGate1 $end
$var wire 1 P i0 $end
$var wire 1 H j $end
$var wire 1 M o $end
$var wire 1 K i1 $end
$upscope $end
$scope module muxGate2 $end
$var wire 1 N i0 $end
$var wire 1 M i1 $end
$var wire 1 I j $end
$var wire 1 L o $end
$upscope $end
$scope module orGate $end
$var wire 1 F i0 $end
$var wire 1 G i1 $end
$var wire 1 K o $end
$upscope $end
$scope module xorGate $end
$var wire 1 G i0 $end
$var wire 1 H i1 $end
$var wire 1 J o $end
$upscope $end
$upscope $end
$scope module circuit10 $end
$var wire 1 \ cin $end
$var wire 1 ] i0 $end
$var wire 1 ^ i1 $end
$var wire 1 _ op0 $end
$var wire 1 ` op1 $end
$var wire 1 a xorWire $end
$var wire 1 b orWire $end
$var wire 1 c o $end
$var wire 1 d muxWire $end
$var wire 1 e faWire $end
$var wire 1 f cout $end
$var wire 1 g andWire $end
$scope module andGate $end
$var wire 1 ] i0 $end
$var wire 1 ^ i1 $end
$var wire 1 g o $end
$upscope $end
$scope module fulladderGate $end
$var wire 1 ] a $end
$var wire 1 \ cin $end
$var wire 5 h t [4:0] $end
$var wire 1 e sum $end
$var wire 1 f cout $end
$var wire 1 a b $end
$scope module a0 $end
$var wire 1 ] i0 $end
$var wire 1 i o $end
$var wire 1 a i1 $end
$upscope $end
$scope module a1 $end
$var wire 1 ] i0 $end
$var wire 1 \ i1 $end
$var wire 1 j o $end
$upscope $end
$scope module a2 $end
$var wire 1 \ i1 $end
$var wire 1 k o $end
$var wire 1 a i0 $end
$upscope $end
$scope module o0 $end
$var wire 1 l i0 $end
$var wire 1 m i1 $end
$var wire 1 n o $end
$upscope $end
$scope module o1 $end
$var wire 1 o i0 $end
$var wire 1 p i1 $end
$var wire 1 f o $end
$upscope $end
$scope module x0 $end
$var wire 1 ] i0 $end
$var wire 1 q o $end
$var wire 1 a i1 $end
$upscope $end
$scope module x1 $end
$var wire 1 r i0 $end
$var wire 1 \ i1 $end
$var wire 1 e o $end
$upscope $end
$upscope $end
$scope module muxGate1 $end
$var wire 1 g i0 $end
$var wire 1 _ j $end
$var wire 1 d o $end
$var wire 1 b i1 $end
$upscope $end
$scope module muxGate2 $end
$var wire 1 e i0 $end
$var wire 1 d i1 $end
$var wire 1 ` j $end
$var wire 1 c o $end
$upscope $end
$scope module orGate $end
$var wire 1 ] i0 $end
$var wire 1 ^ i1 $end
$var wire 1 b o $end
$upscope $end
$scope module xorGate $end
$var wire 1 ^ i0 $end
$var wire 1 _ i1 $end
$var wire 1 a o $end
$upscope $end
$upscope $end
$scope module circuit11 $end
$var wire 1 s cin $end
$var wire 1 t i0 $end
$var wire 1 u i1 $end
$var wire 1 v op0 $end
$var wire 1 w op1 $end
$var wire 1 x xorWire $end
$var wire 1 y orWire $end
$var wire 1 z o $end
$var wire 1 { muxWire $end
$var wire 1 | faWire $end
$var wire 1 } cout $end
$var wire 1 ~ andWire $end
$scope module andGate $end
$var wire 1 t i0 $end
$var wire 1 u i1 $end
$var wire 1 ~ o $end
$upscope $end
$scope module fulladderGate $end
$var wire 1 t a $end
$var wire 1 s cin $end
$var wire 5 !" t [4:0] $end
$var wire 1 | sum $end
$var wire 1 } cout $end
$var wire 1 x b $end
$scope module a0 $end
$var wire 1 t i0 $end
$var wire 1 "" o $end
$var wire 1 x i1 $end
$upscope $end
$scope module a1 $end
$var wire 1 t i0 $end
$var wire 1 s i1 $end
$var wire 1 #" o $end
$upscope $end
$scope module a2 $end
$var wire 1 s i1 $end
$var wire 1 $" o $end
$var wire 1 x i0 $end
$upscope $end
$scope module o0 $end
$var wire 1 %" i0 $end
$var wire 1 &" i1 $end
$var wire 1 '" o $end
$upscope $end
$scope module o1 $end
$var wire 1 (" i0 $end
$var wire 1 )" i1 $end
$var wire 1 } o $end
$upscope $end
$scope module x0 $end
$var wire 1 t i0 $end
$var wire 1 *" o $end
$var wire 1 x i1 $end
$upscope $end
$scope module x1 $end
$var wire 1 +" i0 $end
$var wire 1 s i1 $end
$var wire 1 | o $end
$upscope $end
$upscope $end
$scope module muxGate1 $end
$var wire 1 ~ i0 $end
$var wire 1 v j $end
$var wire 1 { o $end
$var wire 1 y i1 $end
$upscope $end
$scope module muxGate2 $end
$var wire 1 | i0 $end
$var wire 1 { i1 $end
$var wire 1 w j $end
$var wire 1 z o $end
$upscope $end
$scope module orGate $end
$var wire 1 t i0 $end
$var wire 1 u i1 $end
$var wire 1 y o $end
$upscope $end
$scope module xorGate $end
$var wire 1 u i0 $end
$var wire 1 v i1 $end
$var wire 1 x o $end
$upscope $end
$upscope $end
$scope module circuit12 $end
$var wire 1 ," cin $end
$var wire 1 -" i0 $end
$var wire 1 ." i1 $end
$var wire 1 /" op0 $end
$var wire 1 0" op1 $end
$var wire 1 1" xorWire $end
$var wire 1 2" orWire $end
$var wire 1 3" o $end
$var wire 1 4" muxWire $end
$var wire 1 5" faWire $end
$var wire 1 6" cout $end
$var wire 1 7" andWire $end
$scope module andGate $end
$var wire 1 -" i0 $end
$var wire 1 ." i1 $end
$var wire 1 7" o $end
$upscope $end
$scope module fulladderGate $end
$var wire 1 -" a $end
$var wire 1 ," cin $end
$var wire 5 8" t [4:0] $end
$var wire 1 5" sum $end
$var wire 1 6" cout $end
$var wire 1 1" b $end
$scope module a0 $end
$var wire 1 -" i0 $end
$var wire 1 9" o $end
$var wire 1 1" i1 $end
$upscope $end
$scope module a1 $end
$var wire 1 -" i0 $end
$var wire 1 ," i1 $end
$var wire 1 :" o $end
$upscope $end
$scope module a2 $end
$var wire 1 ," i1 $end
$var wire 1 ;" o $end
$var wire 1 1" i0 $end
$upscope $end
$scope module o0 $end
$var wire 1 <" i0 $end
$var wire 1 =" i1 $end
$var wire 1 >" o $end
$upscope $end
$scope module o1 $end
$var wire 1 ?" i0 $end
$var wire 1 @" i1 $end
$var wire 1 6" o $end
$upscope $end
$scope module x0 $end
$var wire 1 -" i0 $end
$var wire 1 A" o $end
$var wire 1 1" i1 $end
$upscope $end
$scope module x1 $end
$var wire 1 B" i0 $end
$var wire 1 ," i1 $end
$var wire 1 5" o $end
$upscope $end
$upscope $end
$scope module muxGate1 $end
$var wire 1 7" i0 $end
$var wire 1 /" j $end
$var wire 1 4" o $end
$var wire 1 2" i1 $end
$upscope $end
$scope module muxGate2 $end
$var wire 1 5" i0 $end
$var wire 1 4" i1 $end
$var wire 1 0" j $end
$var wire 1 3" o $end
$upscope $end
$scope module orGate $end
$var wire 1 -" i0 $end
$var wire 1 ." i1 $end
$var wire 1 2" o $end
$upscope $end
$scope module xorGate $end
$var wire 1 ." i0 $end
$var wire 1 /" i1 $end
$var wire 1 1" o $end
$upscope $end
$upscope $end
$scope module circuit13 $end
$var wire 1 C" cin $end
$var wire 1 D" i0 $end
$var wire 1 E" i1 $end
$var wire 1 F" op0 $end
$var wire 1 G" op1 $end
$var wire 1 H" xorWire $end
$var wire 1 I" orWire $end
$var wire 1 J" o $end
$var wire 1 K" muxWire $end
$var wire 1 L" faWire $end
$var wire 1 M" cout $end
$var wire 1 N" andWire $end
$scope module andGate $end
$var wire 1 D" i0 $end
$var wire 1 E" i1 $end
$var wire 1 N" o $end
$upscope $end
$scope module fulladderGate $end
$var wire 1 D" a $end
$var wire 1 C" cin $end
$var wire 5 O" t [4:0] $end
$var wire 1 L" sum $end
$var wire 1 M" cout $end
$var wire 1 H" b $end
$scope module a0 $end
$var wire 1 D" i0 $end
$var wire 1 P" o $end
$var wire 1 H" i1 $end
$upscope $end
$scope module a1 $end
$var wire 1 D" i0 $end
$var wire 1 C" i1 $end
$var wire 1 Q" o $end
$upscope $end
$scope module a2 $end
$var wire 1 C" i1 $end
$var wire 1 R" o $end
$var wire 1 H" i0 $end
$upscope $end
$scope module o0 $end
$var wire 1 S" i0 $end
$var wire 1 T" i1 $end
$var wire 1 U" o $end
$upscope $end
$scope module o1 $end
$var wire 1 V" i0 $end
$var wire 1 W" i1 $end
$var wire 1 M" o $end
$upscope $end
$scope module x0 $end
$var wire 1 D" i0 $end
$var wire 1 X" o $end
$var wire 1 H" i1 $end
$upscope $end
$scope module x1 $end
$var wire 1 Y" i0 $end
$var wire 1 C" i1 $end
$var wire 1 L" o $end
$upscope $end
$upscope $end
$scope module muxGate1 $end
$var wire 1 N" i0 $end
$var wire 1 F" j $end
$var wire 1 K" o $end
$var wire 1 I" i1 $end
$upscope $end
$scope module muxGate2 $end
$var wire 1 L" i0 $end
$var wire 1 K" i1 $end
$var wire 1 G" j $end
$var wire 1 J" o $end
$upscope $end
$scope module orGate $end
$var wire 1 D" i0 $end
$var wire 1 E" i1 $end
$var wire 1 I" o $end
$upscope $end
$scope module xorGate $end
$var wire 1 E" i0 $end
$var wire 1 F" i1 $end
$var wire 1 H" o $end
$upscope $end
$upscope $end
$scope module circuit14 $end
$var wire 1 Z" cin $end
$var wire 1 [" i0 $end
$var wire 1 \" i1 $end
$var wire 1 ]" op0 $end
$var wire 1 ^" op1 $end
$var wire 1 _" xorWire $end
$var wire 1 `" orWire $end
$var wire 1 a" o $end
$var wire 1 b" muxWire $end
$var wire 1 c" faWire $end
$var wire 1 d" cout $end
$var wire 1 e" andWire $end
$scope module andGate $end
$var wire 1 [" i0 $end
$var wire 1 \" i1 $end
$var wire 1 e" o $end
$upscope $end
$scope module fulladderGate $end
$var wire 1 [" a $end
$var wire 1 Z" cin $end
$var wire 5 f" t [4:0] $end
$var wire 1 c" sum $end
$var wire 1 d" cout $end
$var wire 1 _" b $end
$scope module a0 $end
$var wire 1 [" i0 $end
$var wire 1 g" o $end
$var wire 1 _" i1 $end
$upscope $end
$scope module a1 $end
$var wire 1 [" i0 $end
$var wire 1 Z" i1 $end
$var wire 1 h" o $end
$upscope $end
$scope module a2 $end
$var wire 1 Z" i1 $end
$var wire 1 i" o $end
$var wire 1 _" i0 $end
$upscope $end
$scope module o0 $end
$var wire 1 j" i0 $end
$var wire 1 k" i1 $end
$var wire 1 l" o $end
$upscope $end
$scope module o1 $end
$var wire 1 m" i0 $end
$var wire 1 n" i1 $end
$var wire 1 d" o $end
$upscope $end
$scope module x0 $end
$var wire 1 [" i0 $end
$var wire 1 o" o $end
$var wire 1 _" i1 $end
$upscope $end
$scope module x1 $end
$var wire 1 p" i0 $end
$var wire 1 Z" i1 $end
$var wire 1 c" o $end
$upscope $end
$upscope $end
$scope module muxGate1 $end
$var wire 1 e" i0 $end
$var wire 1 ]" j $end
$var wire 1 b" o $end
$var wire 1 `" i1 $end
$upscope $end
$scope module muxGate2 $end
$var wire 1 c" i0 $end
$var wire 1 b" i1 $end
$var wire 1 ^" j $end
$var wire 1 a" o $end
$upscope $end
$scope module orGate $end
$var wire 1 [" i0 $end
$var wire 1 \" i1 $end
$var wire 1 `" o $end
$upscope $end
$scope module xorGate $end
$var wire 1 \" i0 $end
$var wire 1 ]" i1 $end
$var wire 1 _" o $end
$upscope $end
$upscope $end
$scope module circuit15 $end
$var wire 1 q" cin $end
$var wire 1 r" i0 $end
$var wire 1 s" i1 $end
$var wire 1 t" op0 $end
$var wire 1 u" op1 $end
$var wire 1 v" xorWire $end
$var wire 1 w" orWire $end
$var wire 1 x" o $end
$var wire 1 y" muxWire $end
$var wire 1 z" faWire $end
$var wire 1 " cout $end
$var wire 1 {" andWire $end
$scope module andGate $end
$var wire 1 r" i0 $end
$var wire 1 s" i1 $end
$var wire 1 {" o $end
$upscope $end
$scope module fulladderGate $end
$var wire 1 r" a $end
$var wire 1 q" cin $end
$var wire 5 |" t [4:0] $end
$var wire 1 z" sum $end
$var wire 1 " cout $end
$var wire 1 v" b $end
$scope module a0 $end
$var wire 1 r" i0 $end
$var wire 1 }" o $end
$var wire 1 v" i1 $end
$upscope $end
$scope module a1 $end
$var wire 1 r" i0 $end
$var wire 1 q" i1 $end
$var wire 1 ~" o $end
$upscope $end
$scope module a2 $end
$var wire 1 q" i1 $end
$var wire 1 !# o $end
$var wire 1 v" i0 $end
$upscope $end
$scope module o0 $end
$var wire 1 "# i0 $end
$var wire 1 ## i1 $end
$var wire 1 $# o $end
$upscope $end
$scope module o1 $end
$var wire 1 %# i0 $end
$var wire 1 &# i1 $end
$var wire 1 " o $end
$upscope $end
$scope module x0 $end
$var wire 1 r" i0 $end
$var wire 1 '# o $end
$var wire 1 v" i1 $end
$upscope $end
$scope module x1 $end
$var wire 1 (# i0 $end
$var wire 1 q" i1 $end
$var wire 1 z" o $end
$upscope $end
$upscope $end
$scope module muxGate1 $end
$var wire 1 {" i0 $end
$var wire 1 t" j $end
$var wire 1 y" o $end
$var wire 1 w" i1 $end
$upscope $end
$scope module muxGate2 $end
$var wire 1 z" i0 $end
$var wire 1 y" i1 $end
$var wire 1 u" j $end
$var wire 1 x" o $end
$upscope $end
$scope module orGate $end
$var wire 1 r" i0 $end
$var wire 1 s" i1 $end
$var wire 1 w" o $end
$upscope $end
$scope module xorGate $end
$var wire 1 s" i0 $end
$var wire 1 t" i1 $end
$var wire 1 v" o $end
$upscope $end
$upscope $end
$scope module circuit2 $end
$var wire 1 )# cin $end
$var wire 1 *# i0 $end
$var wire 1 +# i1 $end
$var wire 1 ,# op0 $end
$var wire 1 -# op1 $end
$var wire 1 .# xorWire $end
$var wire 1 /# orWire $end
$var wire 1 0# o $end
$var wire 1 1# muxWire $end
$var wire 1 2# faWire $end
$var wire 1 3# cout $end
$var wire 1 4# andWire $end
$scope module andGate $end
$var wire 1 *# i0 $end
$var wire 1 +# i1 $end
$var wire 1 4# o $end
$upscope $end
$scope module fulladderGate $end
$var wire 1 *# a $end
$var wire 1 )# cin $end
$var wire 5 5# t [4:0] $end
$var wire 1 2# sum $end
$var wire 1 3# cout $end
$var wire 1 .# b $end
$scope module a0 $end
$var wire 1 *# i0 $end
$var wire 1 6# o $end
$var wire 1 .# i1 $end
$upscope $end
$scope module a1 $end
$var wire 1 *# i0 $end
$var wire 1 )# i1 $end
$var wire 1 7# o $end
$upscope $end
$scope module a2 $end
$var wire 1 )# i1 $end
$var wire 1 8# o $end
$var wire 1 .# i0 $end
$upscope $end
$scope module o0 $end
$var wire 1 9# i0 $end
$var wire 1 :# i1 $end
$var wire 1 ;# o $end
$upscope $end
$scope module o1 $end
$var wire 1 <# i0 $end
$var wire 1 =# i1 $end
$var wire 1 3# o $end
$upscope $end
$scope module x0 $end
$var wire 1 *# i0 $end
$var wire 1 ># o $end
$var wire 1 .# i1 $end
$upscope $end
$scope module x1 $end
$var wire 1 ?# i0 $end
$var wire 1 )# i1 $end
$var wire 1 2# o $end
$upscope $end
$upscope $end
$scope module muxGate1 $end
$var wire 1 4# i0 $end
$var wire 1 ,# j $end
$var wire 1 1# o $end
$var wire 1 /# i1 $end
$upscope $end
$scope module muxGate2 $end
$var wire 1 2# i0 $end
$var wire 1 1# i1 $end
$var wire 1 -# j $end
$var wire 1 0# o $end
$upscope $end
$scope module orGate $end
$var wire 1 *# i0 $end
$var wire 1 +# i1 $end
$var wire 1 /# o $end
$upscope $end
$scope module xorGate $end
$var wire 1 +# i0 $end
$var wire 1 ,# i1 $end
$var wire 1 .# o $end
$upscope $end
$upscope $end
$scope module circuit3 $end
$var wire 1 @# cin $end
$var wire 1 A# i0 $end
$var wire 1 B# i1 $end
$var wire 1 C# op0 $end
$var wire 1 D# op1 $end
$var wire 1 E# xorWire $end
$var wire 1 F# orWire $end
$var wire 1 G# o $end
$var wire 1 H# muxWire $end
$var wire 1 I# faWire $end
$var wire 1 J# cout $end
$var wire 1 K# andWire $end
$scope module andGate $end
$var wire 1 A# i0 $end
$var wire 1 B# i1 $end
$var wire 1 K# o $end
$upscope $end
$scope module fulladderGate $end
$var wire 1 A# a $end
$var wire 1 @# cin $end
$var wire 5 L# t [4:0] $end
$var wire 1 I# sum $end
$var wire 1 J# cout $end
$var wire 1 E# b $end
$scope module a0 $end
$var wire 1 A# i0 $end
$var wire 1 M# o $end
$var wire 1 E# i1 $end
$upscope $end
$scope module a1 $end
$var wire 1 A# i0 $end
$var wire 1 @# i1 $end
$var wire 1 N# o $end
$upscope $end
$scope module a2 $end
$var wire 1 @# i1 $end
$var wire 1 O# o $end
$var wire 1 E# i0 $end
$upscope $end
$scope module o0 $end
$var wire 1 P# i0 $end
$var wire 1 Q# i1 $end
$var wire 1 R# o $end
$upscope $end
$scope module o1 $end
$var wire 1 S# i0 $end
$var wire 1 T# i1 $end
$var wire 1 J# o $end
$upscope $end
$scope module x0 $end
$var wire 1 A# i0 $end
$var wire 1 U# o $end
$var wire 1 E# i1 $end
$upscope $end
$scope module x1 $end
$var wire 1 V# i0 $end
$var wire 1 @# i1 $end
$var wire 1 I# o $end
$upscope $end
$upscope $end
$scope module muxGate1 $end
$var wire 1 K# i0 $end
$var wire 1 C# j $end
$var wire 1 H# o $end
$var wire 1 F# i1 $end
$upscope $end
$scope module muxGate2 $end
$var wire 1 I# i0 $end
$var wire 1 H# i1 $end
$var wire 1 D# j $end
$var wire 1 G# o $end
$upscope $end
$scope module orGate $end
$var wire 1 A# i0 $end
$var wire 1 B# i1 $end
$var wire 1 F# o $end
$upscope $end
$scope module xorGate $end
$var wire 1 B# i0 $end
$var wire 1 C# i1 $end
$var wire 1 E# o $end
$upscope $end
$upscope $end
$scope module circuit4 $end
$var wire 1 W# cin $end
$var wire 1 X# i0 $end
$var wire 1 Y# i1 $end
$var wire 1 Z# op0 $end
$var wire 1 [# op1 $end
$var wire 1 \# xorWire $end
$var wire 1 ]# orWire $end
$var wire 1 ^# o $end
$var wire 1 _# muxWire $end
$var wire 1 `# faWire $end
$var wire 1 a# cout $end
$var wire 1 b# andWire $end
$scope module andGate $end
$var wire 1 X# i0 $end
$var wire 1 Y# i1 $end
$var wire 1 b# o $end
$upscope $end
$scope module fulladderGate $end
$var wire 1 X# a $end
$var wire 1 W# cin $end
$var wire 5 c# t [4:0] $end
$var wire 1 `# sum $end
$var wire 1 a# cout $end
$var wire 1 \# b $end
$scope module a0 $end
$var wire 1 X# i0 $end
$var wire 1 d# o $end
$var wire 1 \# i1 $end
$upscope $end
$scope module a1 $end
$var wire 1 X# i0 $end
$var wire 1 W# i1 $end
$var wire 1 e# o $end
$upscope $end
$scope module a2 $end
$var wire 1 W# i1 $end
$var wire 1 f# o $end
$var wire 1 \# i0 $end
$upscope $end
$scope module o0 $end
$var wire 1 g# i0 $end
$var wire 1 h# i1 $end
$var wire 1 i# o $end
$upscope $end
$scope module o1 $end
$var wire 1 j# i0 $end
$var wire 1 k# i1 $end
$var wire 1 a# o $end
$upscope $end
$scope module x0 $end
$var wire 1 X# i0 $end
$var wire 1 l# o $end
$var wire 1 \# i1 $end
$upscope $end
$scope module x1 $end
$var wire 1 m# i0 $end
$var wire 1 W# i1 $end
$var wire 1 `# o $end
$upscope $end
$upscope $end
$scope module muxGate1 $end
$var wire 1 b# i0 $end
$var wire 1 Z# j $end
$var wire 1 _# o $end
$var wire 1 ]# i1 $end
$upscope $end
$scope module muxGate2 $end
$var wire 1 `# i0 $end
$var wire 1 _# i1 $end
$var wire 1 [# j $end
$var wire 1 ^# o $end
$upscope $end
$scope module orGate $end
$var wire 1 X# i0 $end
$var wire 1 Y# i1 $end
$var wire 1 ]# o $end
$upscope $end
$scope module xorGate $end
$var wire 1 Y# i0 $end
$var wire 1 Z# i1 $end
$var wire 1 \# o $end
$upscope $end
$upscope $end
$scope module circuit5 $end
$var wire 1 n# cin $end
$var wire 1 o# i0 $end
$var wire 1 p# i1 $end
$var wire 1 q# op0 $end
$var wire 1 r# op1 $end
$var wire 1 s# xorWire $end
$var wire 1 t# orWire $end
$var wire 1 u# o $end
$var wire 1 v# muxWire $end
$var wire 1 w# faWire $end
$var wire 1 x# cout $end
$var wire 1 y# andWire $end
$scope module andGate $end
$var wire 1 o# i0 $end
$var wire 1 p# i1 $end
$var wire 1 y# o $end
$upscope $end
$scope module fulladderGate $end
$var wire 1 o# a $end
$var wire 1 n# cin $end
$var wire 5 z# t [4:0] $end
$var wire 1 w# sum $end
$var wire 1 x# cout $end
$var wire 1 s# b $end
$scope module a0 $end
$var wire 1 o# i0 $end
$var wire 1 {# o $end
$var wire 1 s# i1 $end
$upscope $end
$scope module a1 $end
$var wire 1 o# i0 $end
$var wire 1 n# i1 $end
$var wire 1 |# o $end
$upscope $end
$scope module a2 $end
$var wire 1 n# i1 $end
$var wire 1 }# o $end
$var wire 1 s# i0 $end
$upscope $end
$scope module o0 $end
$var wire 1 ~# i0 $end
$var wire 1 !$ i1 $end
$var wire 1 "$ o $end
$upscope $end
$scope module o1 $end
$var wire 1 #$ i0 $end
$var wire 1 $$ i1 $end
$var wire 1 x# o $end
$upscope $end
$scope module x0 $end
$var wire 1 o# i0 $end
$var wire 1 %$ o $end
$var wire 1 s# i1 $end
$upscope $end
$scope module x1 $end
$var wire 1 &$ i0 $end
$var wire 1 n# i1 $end
$var wire 1 w# o $end
$upscope $end
$upscope $end
$scope module muxGate1 $end
$var wire 1 y# i0 $end
$var wire 1 q# j $end
$var wire 1 v# o $end
$var wire 1 t# i1 $end
$upscope $end
$scope module muxGate2 $end
$var wire 1 w# i0 $end
$var wire 1 v# i1 $end
$var wire 1 r# j $end
$var wire 1 u# o $end
$upscope $end
$scope module orGate $end
$var wire 1 o# i0 $end
$var wire 1 p# i1 $end
$var wire 1 t# o $end
$upscope $end
$scope module xorGate $end
$var wire 1 p# i0 $end
$var wire 1 q# i1 $end
$var wire 1 s# o $end
$upscope $end
$upscope $end
$scope module circuit6 $end
$var wire 1 '$ cin $end
$var wire 1 ($ i0 $end
$var wire 1 )$ i1 $end
$var wire 1 *$ op0 $end
$var wire 1 +$ op1 $end
$var wire 1 ,$ xorWire $end
$var wire 1 -$ orWire $end
$var wire 1 .$ o $end
$var wire 1 /$ muxWire $end
$var wire 1 0$ faWire $end
$var wire 1 1$ cout $end
$var wire 1 2$ andWire $end
$scope module andGate $end
$var wire 1 ($ i0 $end
$var wire 1 )$ i1 $end
$var wire 1 2$ o $end
$upscope $end
$scope module fulladderGate $end
$var wire 1 ($ a $end
$var wire 1 '$ cin $end
$var wire 5 3$ t [4:0] $end
$var wire 1 0$ sum $end
$var wire 1 1$ cout $end
$var wire 1 ,$ b $end
$scope module a0 $end
$var wire 1 ($ i0 $end
$var wire 1 4$ o $end
$var wire 1 ,$ i1 $end
$upscope $end
$scope module a1 $end
$var wire 1 ($ i0 $end
$var wire 1 '$ i1 $end
$var wire 1 5$ o $end
$upscope $end
$scope module a2 $end
$var wire 1 '$ i1 $end
$var wire 1 6$ o $end
$var wire 1 ,$ i0 $end
$upscope $end
$scope module o0 $end
$var wire 1 7$ i0 $end
$var wire 1 8$ i1 $end
$var wire 1 9$ o $end
$upscope $end
$scope module o1 $end
$var wire 1 :$ i0 $end
$var wire 1 ;$ i1 $end
$var wire 1 1$ o $end
$upscope $end
$scope module x0 $end
$var wire 1 ($ i0 $end
$var wire 1 <$ o $end
$var wire 1 ,$ i1 $end
$upscope $end
$scope module x1 $end
$var wire 1 =$ i0 $end
$var wire 1 '$ i1 $end
$var wire 1 0$ o $end
$upscope $end
$upscope $end
$scope module muxGate1 $end
$var wire 1 2$ i0 $end
$var wire 1 *$ j $end
$var wire 1 /$ o $end
$var wire 1 -$ i1 $end
$upscope $end
$scope module muxGate2 $end
$var wire 1 0$ i0 $end
$var wire 1 /$ i1 $end
$var wire 1 +$ j $end
$var wire 1 .$ o $end
$upscope $end
$scope module orGate $end
$var wire 1 ($ i0 $end
$var wire 1 )$ i1 $end
$var wire 1 -$ o $end
$upscope $end
$scope module xorGate $end
$var wire 1 )$ i0 $end
$var wire 1 *$ i1 $end
$var wire 1 ,$ o $end
$upscope $end
$upscope $end
$scope module circuit7 $end
$var wire 1 >$ cin $end
$var wire 1 ?$ i0 $end
$var wire 1 @$ i1 $end
$var wire 1 A$ op0 $end
$var wire 1 B$ op1 $end
$var wire 1 C$ xorWire $end
$var wire 1 D$ orWire $end
$var wire 1 E$ o $end
$var wire 1 F$ muxWire $end
$var wire 1 G$ faWire $end
$var wire 1 H$ cout $end
$var wire 1 I$ andWire $end
$scope module andGate $end
$var wire 1 ?$ i0 $end
$var wire 1 @$ i1 $end
$var wire 1 I$ o $end
$upscope $end
$scope module fulladderGate $end
$var wire 1 ?$ a $end
$var wire 1 >$ cin $end
$var wire 5 J$ t [4:0] $end
$var wire 1 G$ sum $end
$var wire 1 H$ cout $end
$var wire 1 C$ b $end
$scope module a0 $end
$var wire 1 ?$ i0 $end
$var wire 1 K$ o $end
$var wire 1 C$ i1 $end
$upscope $end
$scope module a1 $end
$var wire 1 ?$ i0 $end
$var wire 1 >$ i1 $end
$var wire 1 L$ o $end
$upscope $end
$scope module a2 $end
$var wire 1 >$ i1 $end
$var wire 1 M$ o $end
$var wire 1 C$ i0 $end
$upscope $end
$scope module o0 $end
$var wire 1 N$ i0 $end
$var wire 1 O$ i1 $end
$var wire 1 P$ o $end
$upscope $end
$scope module o1 $end
$var wire 1 Q$ i0 $end
$var wire 1 R$ i1 $end
$var wire 1 H$ o $end
$upscope $end
$scope module x0 $end
$var wire 1 ?$ i0 $end
$var wire 1 S$ o $end
$var wire 1 C$ i1 $end
$upscope $end
$scope module x1 $end
$var wire 1 T$ i0 $end
$var wire 1 >$ i1 $end
$var wire 1 G$ o $end
$upscope $end
$upscope $end
$scope module muxGate1 $end
$var wire 1 I$ i0 $end
$var wire 1 A$ j $end
$var wire 1 F$ o $end
$var wire 1 D$ i1 $end
$upscope $end
$scope module muxGate2 $end
$var wire 1 G$ i0 $end
$var wire 1 F$ i1 $end
$var wire 1 B$ j $end
$var wire 1 E$ o $end
$upscope $end
$scope module orGate $end
$var wire 1 ?$ i0 $end
$var wire 1 @$ i1 $end
$var wire 1 D$ o $end
$upscope $end
$scope module xorGate $end
$var wire 1 @$ i0 $end
$var wire 1 A$ i1 $end
$var wire 1 C$ o $end
$upscope $end
$upscope $end
$scope module circuit8 $end
$var wire 1 U$ cin $end
$var wire 1 V$ i0 $end
$var wire 1 W$ i1 $end
$var wire 1 X$ op0 $end
$var wire 1 Y$ op1 $end
$var wire 1 Z$ xorWire $end
$var wire 1 [$ orWire $end
$var wire 1 \$ o $end
$var wire 1 ]$ muxWire $end
$var wire 1 ^$ faWire $end
$var wire 1 _$ cout $end
$var wire 1 `$ andWire $end
$scope module andGate $end
$var wire 1 V$ i0 $end
$var wire 1 W$ i1 $end
$var wire 1 `$ o $end
$upscope $end
$scope module fulladderGate $end
$var wire 1 V$ a $end
$var wire 1 U$ cin $end
$var wire 5 a$ t [4:0] $end
$var wire 1 ^$ sum $end
$var wire 1 _$ cout $end
$var wire 1 Z$ b $end
$scope module a0 $end
$var wire 1 V$ i0 $end
$var wire 1 b$ o $end
$var wire 1 Z$ i1 $end
$upscope $end
$scope module a1 $end
$var wire 1 V$ i0 $end
$var wire 1 U$ i1 $end
$var wire 1 c$ o $end
$upscope $end
$scope module a2 $end
$var wire 1 U$ i1 $end
$var wire 1 d$ o $end
$var wire 1 Z$ i0 $end
$upscope $end
$scope module o0 $end
$var wire 1 e$ i0 $end
$var wire 1 f$ i1 $end
$var wire 1 g$ o $end
$upscope $end
$scope module o1 $end
$var wire 1 h$ i0 $end
$var wire 1 i$ i1 $end
$var wire 1 _$ o $end
$upscope $end
$scope module x0 $end
$var wire 1 V$ i0 $end
$var wire 1 j$ o $end
$var wire 1 Z$ i1 $end
$upscope $end
$scope module x1 $end
$var wire 1 k$ i0 $end
$var wire 1 U$ i1 $end
$var wire 1 ^$ o $end
$upscope $end
$upscope $end
$scope module muxGate1 $end
$var wire 1 `$ i0 $end
$var wire 1 X$ j $end
$var wire 1 ]$ o $end
$var wire 1 [$ i1 $end
$upscope $end
$scope module muxGate2 $end
$var wire 1 ^$ i0 $end
$var wire 1 ]$ i1 $end
$var wire 1 Y$ j $end
$var wire 1 \$ o $end
$upscope $end
$scope module orGate $end
$var wire 1 V$ i0 $end
$var wire 1 W$ i1 $end
$var wire 1 [$ o $end
$upscope $end
$scope module xorGate $end
$var wire 1 W$ i0 $end
$var wire 1 X$ i1 $end
$var wire 1 Z$ o $end
$upscope $end
$upscope $end
$scope module circuit9 $end
$var wire 1 l$ cin $end
$var wire 1 m$ i0 $end
$var wire 1 n$ i1 $end
$var wire 1 o$ op0 $end
$var wire 1 p$ op1 $end
$var wire 1 q$ xorWire $end
$var wire 1 r$ orWire $end
$var wire 1 s$ o $end
$var wire 1 t$ muxWire $end
$var wire 1 u$ faWire $end
$var wire 1 v$ cout $end
$var wire 1 w$ andWire $end
$scope module andGate $end
$var wire 1 m$ i0 $end
$var wire 1 n$ i1 $end
$var wire 1 w$ o $end
$upscope $end
$scope module fulladderGate $end
$var wire 1 m$ a $end
$var wire 1 l$ cin $end
$var wire 5 x$ t [4:0] $end
$var wire 1 u$ sum $end
$var wire 1 v$ cout $end
$var wire 1 q$ b $end
$scope module a0 $end
$var wire 1 m$ i0 $end
$var wire 1 y$ o $end
$var wire 1 q$ i1 $end
$upscope $end
$scope module a1 $end
$var wire 1 m$ i0 $end
$var wire 1 l$ i1 $end
$var wire 1 z$ o $end
$upscope $end
$scope module a2 $end
$var wire 1 l$ i1 $end
$var wire 1 {$ o $end
$var wire 1 q$ i0 $end
$upscope $end
$scope module o0 $end
$var wire 1 |$ i0 $end
$var wire 1 }$ i1 $end
$var wire 1 ~$ o $end
$upscope $end
$scope module o1 $end
$var wire 1 !% i0 $end
$var wire 1 "% i1 $end
$var wire 1 v$ o $end
$upscope $end
$scope module x0 $end
$var wire 1 m$ i0 $end
$var wire 1 #% o $end
$var wire 1 q$ i1 $end
$upscope $end
$scope module x1 $end
$var wire 1 $% i0 $end
$var wire 1 l$ i1 $end
$var wire 1 u$ o $end
$upscope $end
$upscope $end
$scope module muxGate1 $end
$var wire 1 w$ i0 $end
$var wire 1 o$ j $end
$var wire 1 t$ o $end
$var wire 1 r$ i1 $end
$upscope $end
$scope module muxGate2 $end
$var wire 1 u$ i0 $end
$var wire 1 t$ i1 $end
$var wire 1 p$ j $end
$var wire 1 s$ o $end
$upscope $end
$scope module orGate $end
$var wire 1 m$ i0 $end
$var wire 1 n$ i1 $end
$var wire 1 r$ o $end
$upscope $end
$scope module xorGate $end
$var wire 1 n$ i0 $end
$var wire 1 o$ i1 $end
$var wire 1 q$ o $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
b0 x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
b0 a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
b0 J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
08$
07$
06$
05$
04$
b0 3$
02$
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
b0 z#
0y#
0x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
b0 c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
b0 L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
b0 5#
04#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
b0 |"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
b0 f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
b0 O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
b0 8"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
b0 !"
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
b0 h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
b0 Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
b0 :
09
08
07
06
05
04
03
02
01
00
0/
0.
b0 -
b0 ,
b0 +
b0 *
b0 )
bx (
1'
b0 &
b0 %
b0 $
0#
0"
b0 !
$end
#50
1#
#60
b0 (
#100
0#
#125
0'
#150
1#
#160
b1 (
#200
0#
#250
1#
#260
1L
1G#
1u#
1E$
1\$
1c
13"
1a"
15
10#
1^#
1.$
1s$
1z
1J"
b1111111111111111 !
b1111111111111111 -
1x"
1N
1I#
1w#
1G$
1^$
1e
15"
1c"
17
12#
1`#
10$
1u$
1|
1L"
1z"
1[
1V#
1&$
1T$
1k$
1r
1B"
1p"
1D
1?#
1m#
1=$
1$%
1+"
1Y"
1(#
b1 Q
1Z
b1 L#
1U#
b1 z#
1%$
b1 J$
1S$
b1 a$
1j$
b1 h
1q
b1 8"
1A"
b1 f"
1o"
b1 :
1C
14
b1 5#
1>#
1/#
b1 c#
1l#
1]#
b1 3$
1<$
1-$
b1 x$
1#%
1r$
b1 !"
1*"
1y
b1 O"
1X"
1I"
b1 |"
1'#
1w"
1K
1J
1F#
1E#
1t#
1s#
1D$
1C$
1[$
1Z$
1b
1a
12"
11"
1`"
1_"
1/
1*#
1X#
1($
1m$
1t
1D"
1r"
1G
1B#
1p#
1@$
1W$
1^
1."
1\"
b10 (
b1010101001010101 $
b1010101001010101 )
b101010110101010 %
b101010110101010 *
#300
0#
#350
1#
#360
1"
1&#
1$#
1##
0x"
b10101 |"
1~"
0z"
1q"
1d"
1n"
1l"
1k"
0a"
b10101 f"
1h"
0c"
1Z"
1M"
1W"
1U"
1T"
0J"
b10101 O"
1Q"
0L"
1C"
16"
1@"
1>"
1="
03"
b10101 8"
1:"
05"
1,"
1}
1)"
1'"
1&"
0z
b10101 !"
1#"
0|
1s
1f
1p
1n
1m
0c
b10101 h
1j
0e
1\
1v$
1"%
1~$
1}$
0s$
b10101 x$
1z$
0u$
1l$
1_$
1i$
1g$
1f$
0\$
b10101 a$
1c$
0^$
1U$
1H$
1R$
1P$
1O$
0E$
b10101 J$
1L$
0G$
1>$
11$
1;$
19$
18$
0.$
b10101 3$
15$
00$
1'$
1x#
1$$
1"$
1!$
0u#
b10101 z#
1|#
0w#
1n#
1a#
1k#
1i#
1h#
0^#
b10101 c#
1e#
0`#
1W#
1J#
1T#
1R#
1Q#
0G#
b10101 L#
1N#
0I#
1@#
13#
1=#
1;#
1:#
00#
b10101 5#
17#
02#
1)#
1O
1Y
1W
1V
0L
b10101 Q
1S
0N
1E
b111111111111111 ,
18
b0 !
b0 -
05
1B
07
1@
0D
1>
16
0C
b10010 :
1;
19
13
0J
0E#
0s#
0C$
0Z$
0a
01"
0_"
1F
1A#
1o#
1?$
1V$
1]
1-"
1["
10
0G
0B#
0p#
0@$
0W$
0^
0."
0\"
b11 (
b1111111111111111 $
b1111111111111111 )
b1 %
b1 *
#400
0#
#450
1#
#460
0"
0Y
0=#
0T#
0k#
0$$
0;$
0R$
0i$
0"%
0p
0)"
0@"
0W"
0n"
0&#
b1000000000000000 !
b1000000000000000 -
1x"
0W
0;#
0R#
0i#
0"$
09$
0P$
0g$
0~$
0n
0'"
0>"
0U"
0l"
0$#
1z"
1X
1<#
1S#
1j#
1#$
1:$
1Q$
1h$
1!%
1o
1("
1?"
1V"
1m"
0V
0:#
0Q#
0h#
0!$
08$
0O$
0f$
0}$
0m
0&"
0="
0T"
0k"
0##
0(#
1T
18#
1O#
1f#
1}#
16$
1M$
1d$
1{$
1k
1$"
1;"
1R"
1i"
b1001 Q
0S
b1001 5#
07#
b1001 L#
0N#
b1001 c#
0e#
b1001 z#
0|#
b1001 3$
05$
b1001 J$
0L$
b1001 a$
0c$
b1001 x$
0z$
b1001 h
0j
b1001 !"
0#"
b1001 8"
0:"
b1001 O"
0Q"
b1001 f"
0h"
0~"
b0 |"
0'#
0w"
1J
1.#
1E#
1\#
1s#
1,$
1C$
1Z$
1q$
1a
1x
11"
1H"
1_"
0F
0*#
0A#
0X#
0o#
0($
0?$
0V$
0m$
0]
0t
0-"
0D"
0["
0r"
1G
1+#
1B#
1Y#
1p#
1)$
1@$
1W$
1n$
1^
1u
1."
1E"
1\"
b100 (
b1 $
b1 )
b111111111111111 %
b111111111111111 *
#500
0#
#550
1#
#560
0x"
0z"
1"
0B
1(#
1%#
0@
1A
b0 !
b0 -
05
1'#
b1001 |"
1!#
0>
1D
06
1=
07
1v"
0;
b1001 :
1C
09
04
0K
0/#
0F#
0]#
0t#
0-$
0D$
0[$
0r$
0b
0y
02"
0I"
0`"
11
1.
1H
1,#
1C#
1Z#
1q#
1*$
1A$
1X$
1o$
1_
1v
1/"
1F"
1]"
1t"
0/
00
0G
0+#
0B#
0Y#
0p#
0)$
0@$
0W$
0n$
0^
0u
0."
0E"
0\"
b101 (
b1 &
b1 +
b0 $
b0 )
b0 %
b0 *
#600
0#
#650
1#
#660
0<#
0j#
0:$
0!%
0("
0V"
0%#
08#
0f#
06$
0{$
0$"
0R"
0!#
1L
0)#
1G#
0W#
1u#
0'$
1E$
0U$
0\$
0l$
1c
0s
13"
0C"
1a"
0q"
1B
15
1=#
00#
1k#
0^#
1;$
0.$
1"%
0s$
1)"
0z
1W"
0J"
1&#
b101010010101011 !
b101010010101011 -
0x"
1N
0O
1I#
0J#
1w#
0x#
1G$
0H$
0^$
0_$
1e
0f
15"
06"
1c"
b10101001010101 ,
0d"
1@
17
1;#
02#
1i#
0`#
19$
00$
1~$
0u$
1'"
0|
1U"
0L"
1$#
0z"
0[
0X
0V#
0S#
0&$
0#$
0T$
0Q$
0k$
0h$
0r
0o
0B"
0?"
0p"
0m"
1>
1?
0D
16
19#
0:#
0?#
11#
1g#
0h#
0m#
1_#
17$
08$
0=$
1/$
1|$
0}$
0$%
1t$
1%"
0&"
0+"
1{
1S"
0T"
0Y"
1K"
1"#
0##
0(#
1y"
1M
0Z
b0 Q
0T
1H#
0U#
b0 L#
0O#
1v#
0%$
b0 z#
0}#
1F$
0S$
b0 J$
0M$
1]$
0j$
b0 a$
0d$
1d
0q
b0 h
0k
14"
0A"
b0 8"
0;"
1b"
0o"
b0 f"
0i"
1;
1<
b11110 :
0C
14
16#
07#
b10010 5#
0>#
1/#
1d#
0e#
b10010 c#
0l#
1]#
14$
05$
b10010 3$
0<$
1-$
1y$
0z$
b10010 x$
0#%
1r$
1""
0#"
b10010 !"
0*"
1y
1P"
0Q"
b10010 O"
0X"
1I"
1}"
0~"
b10010 |"
0'#
1w"
1K
0J
1F#
0E#
1t#
0s#
1D$
0C$
1[$
0Z$
1b
0a
12"
01"
1`"
0_"
1/
1*#
1X#
1($
1m$
1t
1D"
1r"
1G
1B#
1p#
1@$
1W$
1^
1."
1\"
b110 (
b1010101001010101 $
b1010101001010101 )
b101010110101010 %
b101010110101010 *
#700
0#
#750
1#
#760
1}$
1!%
1s$
1z$
b11110 x$
1{$
1u$
1:#
1<#
10#
1h#
1j#
1^#
18$
1:$
1.$
1f$
1h$
1\$
1&"
1("
1z
1T"
1V"
1J"
1##
1%#
1x"
1l$
17#
b11110 5#
18#
12#
1e#
b11110 c#
1f#
1`#
15$
b11110 3$
16$
10$
1c$
1d$
1^$
1#"
b11110 !"
1$"
1|
1Q"
b11110 O"
1R"
1L"
1~"
b11110 |"
1!#
1z"
1_$
b1111111111111110 !
b1111111111111110 -
05
1)#
1W#
1'$
1U$
1s
1C"
1q"
1Y
1T#
1$$
1R$
1i$
1p
1@"
1n"
07
1O
1J#
1x#
1H$
1f
16"
b111111111111111 ,
1d"
1W
1R#
1"$
1P$
1g$
1n
1>"
1l"
1D
0A
0>
1X
1S#
1#$
1Q$
1o
1?"
1m"
1U
1V
1P#
1Q#
1~#
1!$
1N$
1O$
1e$
1l
1m
1<"
1="
1j"
1k"
1C
0=
b10101 :
0;
1T
1O#
1}#
1M$
1k
1;"
1i"
1R
b11110 Q
1S
1M#
b11110 L#
1N#
1{#
b11110 z#
1|#
1K$
b11110 J$
1L$
b11110 a$
1b$
1i
b11110 h
1j
19"
b11110 8"
1:"
1g"
b11110 f"
1h"
19
03
1J
1E#
1s#
1C$
1Z$
1a
11"
1_"
1F
1A#
1o#
1?$
1V$
1]
1-"
1["
10
0G
0B#
0p#
0@$
0W$
0^
0."
0\"
b111 (
b1111111111111111 $
b1111111111111111 )
b1 %
b1 *
#800
0#
#850
1#
#860
0"
00#
0G#
0^#
0u#
0.$
0E$
0\$
0s$
0c
0z
03"
0J"
0a"
0%#
02#
0I#
0`#
0w#
00$
0G$
0^$
0u$
0e
0|
05"
0L"
0c"
0!#
0)#
0@#
0W#
0n#
0'$
0>$
0U$
0l$
0\
0s
0,"
0C"
0Z"
0q"
0O
03#
0J#
0a#
0x#
01$
0H$
0_$
0v$
0f
0}
06"
0M"
b1 ,
0d"
0Y
0=#
0T#
0k#
0$$
0;$
0R$
0i$
0"%
0p
0)"
0@"
0W"
0n"
0&#
b1000000000000010 !
b1000000000000010 -
1x"
0W
0;#
0R#
0i#
0"$
09$
0P$
0g$
0~$
0n
0'"
0>"
0U"
0l"
0$#
1z"
0X
0<#
0S#
0j#
0#$
0:$
0Q$
0h$
0!%
0o
0("
0?"
0V"
0m"
0U
0V
09#
0:#
0P#
0Q#
0g#
0h#
0~#
0!$
07$
08$
0N$
0O$
0e$
0f$
0|$
0}$
0l
0m
0%"
0&"
0<"
0="
0S"
0T"
0j"
0k"
0"#
0##
1(#
0y"
0T
08#
0O#
0f#
0}#
06$
0M$
0d$
0{$
0k
0$"
0;"
0R"
0i"
0R
b0 Q
0S
06#
b0 5#
07#
0M#
b0 L#
0N#
0d#
b0 c#
0e#
0{#
b0 z#
0|#
04$
b0 3$
05$
0K$
b0 J$
0L$
0b$
b0 a$
0c$
0y$
b0 x$
0z$
0i
b0 h
0j
0""
b0 !"
0#"
09"
b0 8"
0:"
0P"
b0 O"
0Q"
0g"
b0 f"
0h"
0}"
0~"
b1 |"
1'#
0w"
0J
0.#
0E#
0\#
0s#
0,$
0C$
0Z$
0q$
0a
0x
01"
0H"
0_"
0F
0*#
0A#
0X#
0o#
0($
0?$
0V$
0m$
0]
0t
0-"
0D"
0["
0r"
1G
1+#
1B#
1Y#
1p#
1)$
1@$
1W$
1n$
1^
1u
1."
1E"
1\"
b1000 (
b1 $
b1 )
b111111111111111 %
b111111111111111 *
#900
0#
#950
1#
#960
0N
0E
b0 ,
08
0z"
0B
0(#
0@
0L
b0 |"
0'#
0?
0D
06
05
07
0M
01#
00#
0H#
0G#
0_#
0^#
0v#
0u#
0/$
0.$
0F$
0E$
0]$
0\$
0t$
0s$
0d
0c
0{
0z
04"
03"
0K"
0J"
0b"
0a"
0v"
b0 !
b0 -
0x"
0<
b0 :
0C
09
04
0K
0/#
0F#
0]#
0t#
0-$
0D$
0[$
0r$
0b
0y
02"
0I"
0`"
01
12
0.
0H
1I
0,#
1-#
0C#
1D#
0Z#
1[#
0q#
1r#
0*$
1+$
0A$
1B$
0X$
1Y$
0o$
1p$
0_
1`
0v
1w
0/"
10"
0F"
1G"
0]"
1^"
0t"
1u"
0/
00
0G
0+#
0B#
0Y#
0p#
0)$
0@$
0W$
0n$
0^
0u
0."
0E"
0\"
b1001 (
b10 &
b10 +
b0 $
b0 )
b0 %
b0 *
#1000
0#
#1050
1#
#1060
1N
1I#
1w#
1G$
1^$
1e
15"
1c"
17
12#
1`#
10$
1u$
1|
1L"
1z"
1[
1V#
1&$
1T$
1k$
1r
1B"
1p"
1D
1?#
1m#
1=$
1$%
1+"
1Y"
1(#
b1 Q
1Z
b1 L#
1U#
b1 z#
1%$
b1 J$
1S$
b1 a$
1j$
b1 h
1q
b1 8"
1A"
b1 f"
1o"
b1 :
1C
14
b1 5#
1>#
1/#
b1 c#
1l#
1]#
b1 3$
1<$
1-$
b1 x$
1#%
1r$
b1 !"
1*"
1y
b1 O"
1X"
1I"
b1 |"
1'#
1w"
1K
1J
1F#
1E#
1t#
1s#
1D$
1C$
1[$
1Z$
1b
1a
12"
11"
1`"
1_"
1/
1*#
1X#
1($
1m$
1t
1D"
1r"
1G
1B#
1p#
1@$
1W$
1^
1."
1\"
b1010 (
b1010101001010101 $
b1010101001010101 )
b101010110101010 %
b101010110101010 *
#1100
0#
#1150
1#
#1160
1"
1&#
1$#
1##
b10101 |"
1~"
0z"
1q"
1d"
1n"
1l"
1k"
b10101 f"
1h"
0c"
1Z"
1M"
1W"
1U"
1T"
b10101 O"
1Q"
0L"
1C"
16"
1@"
1>"
1="
b10101 8"
1:"
05"
1,"
1}
1)"
1'"
1&"
b10101 !"
1#"
0|
1s
1f
1p
1n
1m
b10101 h
1j
0e
1\
1v$
1"%
1~$
1}$
b10101 x$
1z$
0u$
1l$
1_$
1i$
1g$
1f$
b10101 a$
1c$
0^$
1U$
1H$
1R$
1P$
1O$
b10101 J$
1L$
0G$
1>$
11$
1;$
19$
18$
b10101 3$
15$
00$
1'$
1x#
1$$
1"$
1!$
b10101 z#
1|#
0w#
1n#
1a#
1k#
1i#
1h#
b10101 c#
1e#
0`#
1W#
1J#
1T#
1R#
1Q#
b10101 L#
1N#
0I#
1@#
13#
1=#
1;#
1:#
b10101 5#
17#
02#
1)#
1O
1Y
1W
1V
b10101 Q
1S
0N
1E
b111111111111111 ,
18
1B
07
1@
b1 !
b1 -
15
0D
1>
16
0C
b10010 :
1;
19
13
0J
0E#
0s#
0C$
0Z$
0a
01"
0_"
1F
1A#
1o#
1?$
1V$
1]
1-"
1["
10
0G
0B#
0p#
0@$
0W$
0^
0."
0\"
b1011 (
b1111111111111111 $
b1111111111111111 )
b1 %
b1 *
#1200
0#
#1250
1#
#1260
0"
0Y
0=#
0T#
0k#
0$$
0;$
0R$
0i$
0"%
0p
0)"
0@"
0W"
0n"
0&#
0W
0;#
0R#
0i#
0"$
09$
0P$
0g$
0~$
0n
0'"
0>"
0U"
0l"
0$#
1z"
1X
1<#
1S#
1j#
1#$
1:$
1Q$
1h$
1!%
1o
1("
1?"
1V"
1m"
0V
0:#
0Q#
0h#
0!$
08$
0O$
0f$
0}$
0m
0&"
0="
0T"
0k"
0##
0(#
1T
18#
1O#
1f#
1}#
16$
1M$
1d$
1{$
1k
1$"
1;"
1R"
1i"
b1001 Q
0S
b1001 5#
07#
b1001 L#
0N#
b1001 c#
0e#
b1001 z#
0|#
b1001 3$
05$
b1001 J$
0L$
b1001 a$
0c$
b1001 x$
0z$
b1001 h
0j
b1001 !"
0#"
b1001 8"
0:"
b1001 O"
0Q"
b1001 f"
0h"
0~"
b0 |"
0'#
0w"
1J
1.#
1E#
1\#
1s#
1,$
1C$
1Z$
1q$
1a
1x
11"
1H"
1_"
0F
0*#
0A#
0X#
0o#
0($
0?$
0V$
0m$
0]
0t
0-"
0D"
0["
0r"
1G
1+#
1B#
1Y#
1p#
1)$
1@$
1W$
1n$
1^
1u
1."
1E"
1\"
b1100 (
b1 $
b1 )
b111111111111111 %
b111111111111111 *
#1300
0#
#1350
1#
#1360
0z"
1"
0B
1(#
1%#
0@
b0 !
b0 -
05
1A
1'#
b1001 |"
1!#
0>
1D
06
1=
07
1v"
0;
b1001 :
1C
09
04
0K
0/#
0F#
0]#
0t#
0-$
0D$
0[$
0r$
0b
0y
02"
0I"
0`"
11
1.
1H
1,#
1C#
1Z#
1q#
1*$
1A$
1X$
1o$
1_
1v
1/"
1F"
1]"
1t"
0/
00
0G
0+#
0B#
0Y#
0p#
0)$
0@$
0W$
0n$
0^
0u
0."
0E"
0\"
b1101 (
b11 &
b11 +
b0 $
b0 )
b0 %
b0 *
#1400
0#
#1450
1#
#1460
0<#
0j#
0:$
0!%
0("
0V"
0%#
08#
0f#
06$
0{$
0$"
0R"
0!#
0)#
0W#
0'$
0U$
0l$
0s
0C"
0q"
1B
1=#
1k#
1;$
1"%
1)"
1W"
1&#
1N
0O
1I#
0J#
1w#
0x#
1G$
0H$
0^$
0_$
1e
0f
15"
06"
1c"
b10101001010101 ,
0d"
1@
17
15
1;#
02#
10#
1i#
0`#
1^#
19$
00$
1.$
1~$
0u$
1s$
1'"
0|
1z
1U"
0L"
1J"
1$#
0z"
1x"
1L
0[
0X
1G#
0V#
0S#
1u#
0&$
0#$
1E$
0T$
0Q$
1\$
0k$
0h$
1c
0r
0o
13"
0B"
0?"
b1111111111111111 !
b1111111111111111 -
1a"
0p"
0m"
1>
1?
0D
16
19#
0:#
0?#
11#
1g#
0h#
0m#
1_#
17$
08$
0=$
1/$
1|$
0}$
0$%
1t$
1%"
0&"
0+"
1{
1S"
0T"
0Y"
1K"
1"#
0##
0(#
1y"
1M
0Z
b0 Q
0T
1H#
0U#
b0 L#
0O#
1v#
0%$
b0 z#
0}#
1F$
0S$
b0 J$
0M$
1]$
0j$
b0 a$
0d$
1d
0q
b0 h
0k
14"
0A"
b0 8"
0;"
1b"
0o"
b0 f"
0i"
1;
1<
b11110 :
0C
14
16#
07#
b10010 5#
0>#
1/#
1d#
0e#
b10010 c#
0l#
1]#
14$
05$
b10010 3$
0<$
1-$
1y$
0z$
b10010 x$
0#%
1r$
1""
0#"
b10010 !"
0*"
1y
1P"
0Q"
b10010 O"
0X"
1I"
1}"
0~"
b10010 |"
0'#
1w"
1K
0J
1F#
0E#
1t#
0s#
1D$
0C$
1[$
0Z$
1b
0a
12"
01"
1`"
0_"
1/
1*#
1X#
1($
1m$
1t
1D"
1r"
1G
1B#
1p#
1@$
1W$
1^
1."
1\"
b1110 (
b1010101001010101 $
b1010101001010101 )
b101010110101010 %
b101010110101010 *
#1500
0#
#1550
1#
#1560
1}$
1!%
1z$
b11110 x$
1{$
1u$
1:#
1<#
1h#
1j#
18$
1:$
1f$
1h$
1&"
1("
1T"
1V"
1##
1%#
1l$
17#
b11110 5#
18#
12#
1e#
b11110 c#
1f#
1`#
15$
b11110 3$
16$
10$
1c$
1d$
1^$
1#"
b11110 !"
1$"
1|
1Q"
b11110 O"
1R"
1L"
1~"
b11110 |"
1!#
1z"
1_$
1)#
1W#
1'$
1U$
1s
1C"
1q"
1Y
1T#
1$$
1R$
1i$
1p
1@"
1n"
07
1O
1J#
1x#
1H$
1f
16"
b111111111111111 ,
1d"
1W
1R#
1"$
1P$
1g$
1n
1>"
1l"
1D
0A
0>
1X
1S#
1#$
1Q$
1o
1?"
1m"
1U
1V
1P#
1Q#
1~#
1!$
1N$
1O$
1e$
1l
1m
1<"
1="
1j"
1k"
1C
0=
b10101 :
0;
1T
1O#
1}#
1M$
1k
1;"
1i"
1R
b11110 Q
1S
1M#
b11110 L#
1N#
1{#
b11110 z#
1|#
1K$
b11110 J$
1L$
b11110 a$
1b$
1i
b11110 h
1j
19"
b11110 8"
1:"
1g"
b11110 f"
1h"
19
03
1J
1E#
1s#
1C$
1Z$
1a
11"
1_"
1F
1A#
1o#
1?$
1V$
1]
1-"
1["
10
0G
0B#
0p#
0@$
0W$
0^
0."
0\"
b1111 (
b1111111111111111 $
b1111111111111111 )
b1 %
b1 *
#1600
0#
#1650
1#
#1660
0"
0%#
02#
0I#
0`#
0w#
00$
0G$
0^$
0u$
0e
0|
05"
0L"
0c"
0!#
0)#
0@#
0W#
0n#
0'$
0>$
0U$
0l$
0\
0s
0,"
0C"
0Z"
0q"
0O
03#
0J#
0a#
0x#
01$
0H$
0_$
0v$
0f
0}
06"
0M"
b1 ,
0d"
0Y
0=#
0T#
0k#
0$$
0;$
0R$
0i$
0"%
0p
0)"
0@"
0W"
0n"
0&#
0W
0;#
0R#
0i#
0"$
09$
0P$
0g$
0~$
0n
0'"
0>"
0U"
0l"
0$#
1z"
b111111111111111 !
b111111111111111 -
0x"
0X
0<#
0S#
0j#
0#$
0:$
0Q$
0h$
0!%
0o
0("
0?"
0V"
0m"
0U
0V
09#
0:#
0P#
0Q#
0g#
0h#
0~#
0!$
07$
08$
0N$
0O$
0e$
0f$
0|$
0}$
0l
0m
0%"
0&"
0<"
0="
0S"
0T"
0j"
0k"
0"#
0##
1(#
0y"
0T
08#
0O#
0f#
0}#
06$
0M$
0d$
0{$
0k
0$"
0;"
0R"
0i"
0R
b0 Q
0S
06#
b0 5#
07#
0M#
b0 L#
0N#
0d#
b0 c#
0e#
0{#
b0 z#
0|#
04$
b0 3$
05$
0K$
b0 J$
0L$
0b$
b0 a$
0c$
0y$
b0 x$
0z$
0i
b0 h
0j
0""
b0 !"
0#"
09"
b0 8"
0:"
0P"
b0 O"
0Q"
0g"
b0 f"
0h"
0}"
0~"
b1 |"
1'#
0w"
0J
0.#
0E#
0\#
0s#
0,$
0C$
0Z$
0q$
0a
0x
01"
0H"
0_"
0F
0*#
0A#
0X#
0o#
0($
0?$
0V$
0m$
0]
0t
0-"
0D"
0["
0r"
1G
1+#
1B#
1Y#
1p#
1)$
1@$
1W$
1n$
1^
1u
1."
1E"
1\"
b10000 (
b1 $
b1 )
b111111111111111 %
b111111111111111 *
#1700
0#
#1750
1#
#1800
0#
#1850
1#
#1900
0#
#1950
1#
#2000
0#
#2050
1#
#2100
0#
#2150
1#
#2200
0#
#2250
1#
#2300
0#
#2350
1#
#2400
0#
#2450
1#
#2500
0#
#2550
1#
#2600
0#
#2650
1#
#2660
