{"Source Block": ["oh/padring/hdl/oh_padring.v@184:222@HdlStmFor", "      \n      //#############################\n      // WEST\n      //#############################\n\n      for(i=0;i<WE_DOMAINS;i=i+1)\n\tbegin: we_pads\n\t   oh_pads_domain #(.DIR(\"WE\"),\n\t\t\t    .TYPE(TYPE),\n\t\t\t    .NGPIO(WE_GPIO),\n\t\t\t    .NVDDIO(WE_VDDIO),\n\t\t\t    .NVSSIO(WE_VSSIO),\n\t\t\t    .NVDD(WE_VDD),\n\t\t\t    .NVSS(WE_VSS),\n\t\t\t    .POC(1),\n\t\t\t    .LEFTCUT(1),\n\t\t\t    .RIGHTCUT(1))\t\t\t    \n\t \n\t   i0 (.vdd     (vdd),\n\t       .vss     (vss),\n\t       // Outputs\n\t       .din     (we_din[WE_GPIO-1:0]),\n\t       // Inouts\n\t       .pad     (we_pad[WE_GPIO-1:0]),\n\t       .vddio   (we_vddio[i]),\n\t       .vssio\t(we_vssio[i]),\n\t       .poc\t(we_poc[i]),\n\t       // Inputs\n\t       .dout\t(we_dout[WE_GPIO-1:0]),\n\t       .oen\t(we_oen[WE_GPIO-1:0]),\n\t       .ie\t(we_ie[WE_GPIO-1:0]),\n\t       .cfg\t(we_cfg[WE_GPIO*8-1:0]));\n\t   \n\tend\n      \n   endgenerate\n\nendmodule // oh_padring\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[190, "\tbegin: we_pads\n"], [191, "\t   oh_pads_domain #(.DIR(\"WE\"),\n"], [192, "\t\t\t    .TYPE(TYPE),\n"], [193, "\t\t\t    .NGPIO(WE_GPIO),\n"], [194, "\t\t\t    .NVDDIO(WE_VDDIO),\n"], [195, "\t\t\t    .NVSSIO(WE_VSSIO),\n"], [196, "\t\t\t    .NVDD(WE_VDD),\n"], [197, "\t\t\t    .NVSS(WE_VSS),\n"], [198, "\t\t\t    .POC(1),\n"], [199, "\t\t\t    .LEFTCUT(1),\n"], [200, "\t\t\t    .RIGHTCUT(1))\t\t\t    \n"], [202, "\t   i0 (.vdd     (vdd),\n"], [203, "\t       .vss     (vss),\n"], [205, "\t       .din     (we_din[WE_GPIO-1:0]),\n"], [207, "\t       .pad     (we_pad[WE_GPIO-1:0]),\n"], [208, "\t       .vddio   (we_vddio[i]),\n"], [209, "\t       .vssio\t(we_vssio[i]),\n"], [210, "\t       .poc\t(we_poc[i]),\n"], [212, "\t       .dout\t(we_dout[WE_GPIO-1:0]),\n"], [213, "\t       .oen\t(we_oen[WE_GPIO-1:0]),\n"], [214, "\t       .ie\t(we_ie[WE_GPIO-1:0]),\n"], [215, "\t       .cfg\t(we_cfg[WE_GPIO*8-1:0]));\n"], [217, "\tend\n"]], "Add": []}}