# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../projectAdder4Bits.srcs/sources_1/new/adder4bits.vhd" \
"../../../../projectAdder4Bits.srcs/sim_1/new/adder4bits_tb.vhd" \

# Do not sort compile order
nosort
