{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 10 16:02:19 2022 " "Info: Processing started: Thu Nov 10 16:02:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off stratixTest -c stratixTest --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off stratixTest -c stratixTest --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW17 " "Info: Assuming node \"SW17\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "C:/Users/student/Desktop/testmodule/test.bdf" { { 232 208 376 248 "SW17" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW17" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY3 " "Info: Assuming node \"KEY3\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "C:/Users/student/Desktop/testmodule/test.bdf" { { 352 216 384 368 "KEY3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst7 " "Info: Detected gated clock \"inst7\" as buffer" {  } { { "test.bdf" "" { Schematic "C:/Users/student/Desktop/testmodule/test.bdf" { { 304 504 568 352 "inst7" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst8 " "Info: Detected gated clock \"inst8\" as buffer" {  } { { "test.bdf" "" { Schematic "C:/Users/student/Desktop/testmodule/test.bdf" { { 408 496 560 456 "inst8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SW17 " "Info: No valid register-to-register data paths exist for clock \"SW17\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "KEY3 " "Info: No valid register-to-register data paths exist for clock \"KEY3\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ff1:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] SW\[0\] SW17 2.050 ns register " "Info: tsu for register \"ff1:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"SW\[0\]\", clock pin = \"SW17\") is 2.050 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.823 ns + Longest pin register " "Info: + Longest pin to register delay is 5.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns SW\[0\] 1 PIN PIN_E8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E8; Fanout = 2; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/student/Desktop/testmodule/test.bdf" { { 216 208 376 232 "SW\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.687 ns) + CELL(0.309 ns) 5.823 ns ff1:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X33_Y7_N17 1 " "Info: 2: + IC(4.687 ns) + CELL(0.309 ns) = 5.823 ns; Loc. = LCFF_X33_Y7_N17; Fanout = 1; REG Node = 'ff1:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.996 ns" { SW[0] ff1:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.136 ns ( 19.51 % ) " "Info: Total cell delay = 1.136 ns ( 19.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.687 ns ( 80.49 % ) " "Info: Total interconnect delay = 4.687 ns ( 80.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.823 ns" { SW[0] ff1:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.823 ns" { SW[0] {} SW[0]~combout {} ff1:inst3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.687ns } { 0.000ns 0.827ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW17 destination 3.863 ns - Shortest register " "Info: - Shortest clock path from clock \"SW17\" to destination register is 3.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns SW17 1 CLK PIN_AA11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA11; Fanout = 2; CLK Node = 'SW17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW17 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/student/Desktop/testmodule/test.bdf" { { 232 208 376 248 "SW17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.053 ns) 1.706 ns inst7 2 COMB LCCOMB_X22_Y1_N18 1 " "Info: 2: + IC(0.844 ns) + CELL(0.053 ns) = 1.706 ns; Loc. = LCCOMB_X22_Y1_N18; Fanout = 1; COMB Node = 'inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { SW17 inst7 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/student/Desktop/testmodule/test.bdf" { { 304 504 568 352 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.000 ns) 2.588 ns inst7~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(0.882 ns) + CELL(0.000 ns) = 2.588 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst7~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { inst7 inst7~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/student/Desktop/testmodule/test.bdf" { { 304 504 568 352 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 3.863 ns ff1:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X33_Y7_N17 1 " "Info: 4: + IC(0.657 ns) + CELL(0.618 ns) = 3.863 ns; Loc. = LCFF_X33_Y7_N17; Fanout = 1; REG Node = 'ff1:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { inst7~clkctrl ff1:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.480 ns ( 38.31 % ) " "Info: Total cell delay = 1.480 ns ( 38.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.383 ns ( 61.69 % ) " "Info: Total interconnect delay = 2.383 ns ( 61.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.863 ns" { SW17 inst7 inst7~clkctrl ff1:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.863 ns" { SW17 {} SW17~combout {} inst7 {} inst7~clkctrl {} ff1:inst3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.844ns 0.882ns 0.657ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.823 ns" { SW[0] ff1:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.823 ns" { SW[0] {} SW[0]~combout {} ff1:inst3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.687ns } { 0.000ns 0.827ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.863 ns" { SW17 inst7 inst7~clkctrl ff1:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.863 ns" { SW17 {} SW17~combout {} inst7 {} inst7~clkctrl {} ff1:inst3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.844ns 0.882ns 0.657ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY3 address\[5\] ff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[5\] 8.378 ns register " "Info: tco from clock \"KEY3\" to destination pin \"address\[5\]\" through register \"ff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[5\]\" is 8.378 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY3 source 5.123 ns + Longest register " "Info: + Longest clock path from clock \"KEY3\" to source register is 5.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns KEY3 1 CLK PIN_W10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W10; Fanout = 2; CLK Node = 'KEY3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY3 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/student/Desktop/testmodule/test.bdf" { { 352 216 384 368 "KEY3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.154 ns) 1.800 ns inst8 2 COMB LCCOMB_X22_Y1_N28 1 " "Info: 2: + IC(0.847 ns) + CELL(0.154 ns) = 1.800 ns; Loc. = LCCOMB_X22_Y1_N28; Fanout = 1; COMB Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { KEY3 inst8 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/student/Desktop/testmodule/test.bdf" { { 408 496 560 456 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.002 ns) + CELL(0.000 ns) 3.802 ns inst8~clkctrl 3 COMB CLKCTRL_G11 8 " "Info: 3: + IC(2.002 ns) + CELL(0.000 ns) = 3.802 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.002 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/student/Desktop/testmodule/test.bdf" { { 408 496 560 456 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.618 ns) 5.123 ns ff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[5\] 4 REG LCFF_X38_Y11_N1 1 " "Info: 4: + IC(0.703 ns) + CELL(0.618 ns) = 5.123 ns; Loc. = LCFF_X38_Y11_N1; Fanout = 1; REG Node = 'ff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { inst8~clkctrl ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.571 ns ( 30.67 % ) " "Info: Total cell delay = 1.571 ns ( 30.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.552 ns ( 69.33 % ) " "Info: Total interconnect delay = 3.552 ns ( 69.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.123 ns" { KEY3 inst8 inst8~clkctrl ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.123 ns" { KEY3 {} KEY3~combout {} inst8 {} inst8~clkctrl {} ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.847ns 2.002ns 0.703ns } { 0.000ns 0.799ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.161 ns + Longest register pin " "Info: + Longest register to pin delay is 3.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[5\] 1 REG LCFF_X38_Y11_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y11_N1; Fanout = 1; REG Node = 'ff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(1.982 ns) 3.161 ns address\[5\] 2 PIN PIN_AA4 0 " "Info: 2: + IC(1.179 ns) + CELL(1.982 ns) = 3.161 ns; Loc. = PIN_AA4; Fanout = 0; PIN Node = 'address\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.161 ns" { ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] address[5] } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/student/Desktop/testmodule/test.bdf" { { 232 816 992 248 "address\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 62.70 % ) " "Info: Total cell delay = 1.982 ns ( 62.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.179 ns ( 37.30 % ) " "Info: Total interconnect delay = 1.179 ns ( 37.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.161 ns" { ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] address[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.161 ns" { ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] {} address[5] {} } { 0.000ns 1.179ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.123 ns" { KEY3 inst8 inst8~clkctrl ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.123 ns" { KEY3 {} KEY3~combout {} inst8 {} inst8~clkctrl {} ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.847ns 2.002ns 0.703ns } { 0.000ns 0.799ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.161 ns" { ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] address[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.161 ns" { ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] {} address[5] {} } { 0.000ns 1.179ns } { 0.000ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[5\] SW\[5\] KEY3 2.970 ns register " "Info: th for register \"ff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[5\]\" (data pin = \"SW\[5\]\", clock pin = \"KEY3\") is 2.970 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY3 destination 5.123 ns + Longest register " "Info: + Longest clock path from clock \"KEY3\" to destination register is 5.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns KEY3 1 CLK PIN_W10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W10; Fanout = 2; CLK Node = 'KEY3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY3 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/student/Desktop/testmodule/test.bdf" { { 352 216 384 368 "KEY3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.154 ns) 1.800 ns inst8 2 COMB LCCOMB_X22_Y1_N28 1 " "Info: 2: + IC(0.847 ns) + CELL(0.154 ns) = 1.800 ns; Loc. = LCCOMB_X22_Y1_N28; Fanout = 1; COMB Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { KEY3 inst8 } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/student/Desktop/testmodule/test.bdf" { { 408 496 560 456 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.002 ns) + CELL(0.000 ns) 3.802 ns inst8~clkctrl 3 COMB CLKCTRL_G11 8 " "Info: 3: + IC(2.002 ns) + CELL(0.000 ns) = 3.802 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.002 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/student/Desktop/testmodule/test.bdf" { { 408 496 560 456 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.618 ns) 5.123 ns ff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[5\] 4 REG LCFF_X38_Y11_N1 1 " "Info: 4: + IC(0.703 ns) + CELL(0.618 ns) = 5.123 ns; Loc. = LCFF_X38_Y11_N1; Fanout = 1; REG Node = 'ff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { inst8~clkctrl ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.571 ns ( 30.67 % ) " "Info: Total cell delay = 1.571 ns ( 30.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.552 ns ( 69.33 % ) " "Info: Total interconnect delay = 3.552 ns ( 69.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.123 ns" { KEY3 inst8 inst8~clkctrl ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.123 ns" { KEY3 {} KEY3~combout {} inst8 {} inst8~clkctrl {} ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.847ns 2.002ns 0.703ns } { 0.000ns 0.799ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.302 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns SW\[5\] 1 PIN PIN_M2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 2; PIN Node = 'SW\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/Users/student/Desktop/testmodule/test.bdf" { { 216 208 376 232 "SW\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.053 ns) 2.147 ns ff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[5\]~feeder 2 COMB LCCOMB_X38_Y11_N0 1 " "Info: 2: + IC(1.230 ns) + CELL(0.053 ns) = 2.147 ns; Loc. = LCCOMB_X38_Y11_N0; Fanout = 1; COMB Node = 'ff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[5\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { SW[5] ff1:inst4|lpm_ff:lpm_ff_component|dffs[5]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.302 ns ff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X38_Y11_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 2.302 ns; Loc. = LCFF_X38_Y11_N1; Fanout = 1; REG Node = 'ff1:inst4\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { ff1:inst4|lpm_ff:lpm_ff_component|dffs[5]~feeder ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.072 ns ( 46.57 % ) " "Info: Total cell delay = 1.072 ns ( 46.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 53.43 % ) " "Info: Total interconnect delay = 1.230 ns ( 53.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { SW[5] ff1:inst4|lpm_ff:lpm_ff_component|dffs[5]~feeder ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { SW[5] {} SW[5]~combout {} ff1:inst4|lpm_ff:lpm_ff_component|dffs[5]~feeder {} ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.230ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.123 ns" { KEY3 inst8 inst8~clkctrl ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.123 ns" { KEY3 {} KEY3~combout {} inst8 {} inst8~clkctrl {} ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.847ns 2.002ns 0.703ns } { 0.000ns 0.799ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { SW[5] ff1:inst4|lpm_ff:lpm_ff_component|dffs[5]~feeder ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { SW[5] {} SW[5]~combout {} ff1:inst4|lpm_ff:lpm_ff_component|dffs[5]~feeder {} ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.230ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 10 16:02:19 2022 " "Info: Processing ended: Thu Nov 10 16:02:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
