// Seed: 1877466575
module module_0 #(
    parameter id_5 = 32'd11
) (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [-1 : 1] id_4, _id_5;
  wire id_6;
  logic [id_5 : 'h0 -  -1] id_7;
endmodule
module module_1 #(
    parameter id_1  = 32'd62,
    parameter id_10 = 32'd44
) (
    _id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire _id_1;
  logic id_4 = id_1;
  reg   id_5;
  bit   id_6;
  assign id_6 = 1 | id_1;
  always @(posedge id_5) begin : LABEL_0
    if (~(-1'b0) == -1)
      for (id_4 = -1'b0; id_4; id_4 = 1'b0)
      for (id_4 = id_3; id_3; id_6 = id_5) begin : LABEL_1
        {id_6, id_5} = 1;
      end
  end
  parameter id_7 = 1;
  supply0 id_8 = (id_1) <= id_6;
  wire id_9;
  always @(posedge -1 or -1 === id_1) begin : LABEL_2
    id_4 = -1;
    id_5 <= id_6;
  end
  wire _id_10;
  wire [id_1 : id_10  -  (  -1  )] id_11;
  logic id_12;
  module_0 modCall_1 (
      id_2,
      id_11,
      id_12
  );
endmodule
