{"vcs1":{"timestamp_begin":1754275967.967210579, "rt":10.16, "ut":10.72, "st":0.56}}
{"vcselab":{"timestamp_begin":1754275978.323495684, "rt":0.47, "ut":0.35, "st":0.14}}
{"link":{"timestamp_begin":1754275978.929960201, "rt":0.71, "ut":0.46, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754275966.252769138}
{"VCS_COMP_START_TIME": 1754275966.252769138}
{"VCS_COMP_END_TIME": 1754275979.977461144}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -timescale=1ns/1ps -debug_access+all +vcs+lic+wait -lca -kdb +lint=PCWM +define+UVM_NO_DEPRECATED +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR +define+DUMP_FSDB -f ../sim/axi4_compile.f -l ./logs/compile.log"}
{"vcs1": {"peak_mem": 484144}}
{"vcselab": {"peak_mem": 183136}}
