<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: EXTI_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">EXTI_t Struct Reference<div class="ingroups"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html">STM8AF_STM8S</a> &#124; <a class="el" href="group___s_t_m8_l10_x.html">STM8L10X</a> &#124; <a class="el" href="group___s_t_m8_t_l5_x.html">STM8TL5X</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>struct for configuring external port interrupts (EXTI)  
 <a href="struct_e_x_t_i__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a7f32d0b1d866ceaa880ed456fbe92129"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a1dc2565786a8045c460f17614a40965d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a1dc2565786a8045c460f17614a40965d">PAIS</a>: 2</td></tr>
<tr class="memdesc:a1dc2565786a8045c460f17614a40965d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port A external interrupt sensitivity bits.  <a href="#a1dc2565786a8045c460f17614a40965d">More...</a><br /></td></tr>
<tr class="separator:a1dc2565786a8045c460f17614a40965d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d82e50c315fd14e2355c79873c5a12"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a18d82e50c315fd14e2355c79873c5a12">PBIS</a>: 2</td></tr>
<tr class="memdesc:a18d82e50c315fd14e2355c79873c5a12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B external interrupt sensitivity bits.  <a href="#a18d82e50c315fd14e2355c79873c5a12">More...</a><br /></td></tr>
<tr class="separator:a18d82e50c315fd14e2355c79873c5a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f1105d12a00fe05b96c459794c69da"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#aa1f1105d12a00fe05b96c459794c69da">PCIS</a>: 2</td></tr>
<tr class="memdesc:aa1f1105d12a00fe05b96c459794c69da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port C external interrupt sensitivity bits.  <a href="#aa1f1105d12a00fe05b96c459794c69da">More...</a><br /></td></tr>
<tr class="separator:aa1f1105d12a00fe05b96c459794c69da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54a2c60b55c7988a3de7bd3775bd05b9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a54a2c60b55c7988a3de7bd3775bd05b9">PDIS</a>: 2</td></tr>
<tr class="memdesc:a54a2c60b55c7988a3de7bd3775bd05b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D external interrupt sensitivity bits.  <a href="#a54a2c60b55c7988a3de7bd3775bd05b9">More...</a><br /></td></tr>
<tr class="separator:a54a2c60b55c7988a3de7bd3775bd05b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f32d0b1d866ceaa880ed456fbe92129"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i__t.html#a7f32d0b1d866ceaa880ed456fbe92129">CR1</a></td></tr>
<tr class="memdesc:a7f32d0b1d866ceaa880ed456fbe92129"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 1 (EXTI_CR1)  <a href="#a7f32d0b1d866ceaa880ed456fbe92129">More...</a><br /></td></tr>
<tr class="separator:a7f32d0b1d866ceaa880ed456fbe92129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8471d1278ab61406547645c140eeddd4"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ab9dca05cab2a0171efcdeaed0f1c41fd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#ab9dca05cab2a0171efcdeaed0f1c41fd">PEIS</a>: 2</td></tr>
<tr class="memdesc:ab9dca05cab2a0171efcdeaed0f1c41fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port E external interrupt sensitivity bits.  <a href="#ab9dca05cab2a0171efcdeaed0f1c41fd">More...</a><br /></td></tr>
<tr class="separator:ab9dca05cab2a0171efcdeaed0f1c41fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417c83015f2afe1da738e0809f9fe583"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a417c83015f2afe1da738e0809f9fe583">TLIS</a>: 1</td></tr>
<tr class="memdesc:a417c83015f2afe1da738e0809f9fe583"><td class="mdescLeft">&#160;</td><td class="mdescRight">Top level interrupt sensitivity.  <a href="#a417c83015f2afe1da738e0809f9fe583">More...</a><br /></td></tr>
<tr class="separator:a417c83015f2afe1da738e0809f9fe583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 5</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8471d1278ab61406547645c140eeddd4"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i__t.html#a8471d1278ab61406547645c140eeddd4">CR2</a></td></tr>
<tr class="memdesc:a8471d1278ab61406547645c140eeddd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 2 (EXTI_CR2)  <a href="#a8471d1278ab61406547645c140eeddd4">More...</a><br /></td></tr>
<tr class="separator:a8471d1278ab61406547645c140eeddd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f4765b8faaeca1d2e50d83cee6fe5d3"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ac6235cc8ffce94bf57d974fc77147bd0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#ac6235cc8ffce94bf57d974fc77147bd0">P0IS</a>: 2</td></tr>
<tr class="memdesc:ac6235cc8ffce94bf57d974fc77147bd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 0 external interrupt sensitivity bits.  <a href="#ac6235cc8ffce94bf57d974fc77147bd0">More...</a><br /></td></tr>
<tr class="separator:ac6235cc8ffce94bf57d974fc77147bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d97472de7fd8f412554b21fb8013e1d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a9d97472de7fd8f412554b21fb8013e1d">P1IS</a>: 2</td></tr>
<tr class="memdesc:a9d97472de7fd8f412554b21fb8013e1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 1 external interrupt sensitivity bits.  <a href="#a9d97472de7fd8f412554b21fb8013e1d">More...</a><br /></td></tr>
<tr class="separator:a9d97472de7fd8f412554b21fb8013e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe42d60eca81b61d02501be4a9bfbb96"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#abe42d60eca81b61d02501be4a9bfbb96">P2IS</a>: 2</td></tr>
<tr class="memdesc:abe42d60eca81b61d02501be4a9bfbb96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 2 external interrupt sensitivity bits.  <a href="#abe42d60eca81b61d02501be4a9bfbb96">More...</a><br /></td></tr>
<tr class="separator:abe42d60eca81b61d02501be4a9bfbb96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30591fab8e516ecc847539d848651b10"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a30591fab8e516ecc847539d848651b10">P3IS</a>: 2</td></tr>
<tr class="memdesc:a30591fab8e516ecc847539d848651b10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 3 external interrupt sensitivity bits.  <a href="#a30591fab8e516ecc847539d848651b10">More...</a><br /></td></tr>
<tr class="separator:a30591fab8e516ecc847539d848651b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f4765b8faaeca1d2e50d83cee6fe5d3"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i__t.html#a3f4765b8faaeca1d2e50d83cee6fe5d3">CR1</a></td></tr>
<tr class="memdesc:a3f4765b8faaeca1d2e50d83cee6fe5d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 1 (EXTI_CR1)  <a href="#a3f4765b8faaeca1d2e50d83cee6fe5d3">More...</a><br /></td></tr>
<tr class="separator:a3f4765b8faaeca1d2e50d83cee6fe5d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a580c726b791b460dbd751b0646bd00a3"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a7153bde3b07aed2d0405e567094da88d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a7153bde3b07aed2d0405e567094da88d">P4IS</a>: 2</td></tr>
<tr class="memdesc:a7153bde3b07aed2d0405e567094da88d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 4 external interrupt sensitivity bits.  <a href="#a7153bde3b07aed2d0405e567094da88d">More...</a><br /></td></tr>
<tr class="separator:a7153bde3b07aed2d0405e567094da88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e434153196ae03e4e5b9aaeb36df1a1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a5e434153196ae03e4e5b9aaeb36df1a1">P5IS</a>: 2</td></tr>
<tr class="memdesc:a5e434153196ae03e4e5b9aaeb36df1a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 5 external interrupt sensitivity bits.  <a href="#a5e434153196ae03e4e5b9aaeb36df1a1">More...</a><br /></td></tr>
<tr class="separator:a5e434153196ae03e4e5b9aaeb36df1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e36841f39395a214f7d465f06ecd470"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a6e36841f39395a214f7d465f06ecd470">P6IS</a>: 2</td></tr>
<tr class="memdesc:a6e36841f39395a214f7d465f06ecd470"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 6 external interrupt sensitivity bits.  <a href="#a6e36841f39395a214f7d465f06ecd470">More...</a><br /></td></tr>
<tr class="separator:a6e36841f39395a214f7d465f06ecd470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75ce8563b663dce3e6a0b1faea9bbf68"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a75ce8563b663dce3e6a0b1faea9bbf68">P7IS</a>: 2</td></tr>
<tr class="memdesc:a75ce8563b663dce3e6a0b1faea9bbf68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 7 external interrupt sensitivity bits.  <a href="#a75ce8563b663dce3e6a0b1faea9bbf68">More...</a><br /></td></tr>
<tr class="separator:a75ce8563b663dce3e6a0b1faea9bbf68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a580c726b791b460dbd751b0646bd00a3"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i__t.html#a580c726b791b460dbd751b0646bd00a3">CR2</a></td></tr>
<tr class="memdesc:a580c726b791b460dbd751b0646bd00a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 2 (EXTI_CR2)  <a href="#a580c726b791b460dbd751b0646bd00a3">More...</a><br /></td></tr>
<tr class="separator:a580c726b791b460dbd751b0646bd00a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed283d0b5d40fed67fc1599f60dad283"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a18d82e50c315fd14e2355c79873c5a12"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a18d82e50c315fd14e2355c79873c5a12">PBIS</a>: 2</td></tr>
<tr class="memdesc:a18d82e50c315fd14e2355c79873c5a12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B external interrupt sensitivity bits.  <a href="#a18d82e50c315fd14e2355c79873c5a12">More...</a><br /></td></tr>
<tr class="separator:a18d82e50c315fd14e2355c79873c5a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54a2c60b55c7988a3de7bd3775bd05b9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a54a2c60b55c7988a3de7bd3775bd05b9">PDIS</a>: 2</td></tr>
<tr class="memdesc:a54a2c60b55c7988a3de7bd3775bd05b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D external interrupt sensitivity bits.  <a href="#a54a2c60b55c7988a3de7bd3775bd05b9">More...</a><br /></td></tr>
<tr class="separator:a54a2c60b55c7988a3de7bd3775bd05b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 4</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed283d0b5d40fed67fc1599f60dad283"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i__t.html#aed283d0b5d40fed67fc1599f60dad283">CR3</a></td></tr>
<tr class="memdesc:aed283d0b5d40fed67fc1599f60dad283"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 3 (EXTI_CR3)  <a href="#aed283d0b5d40fed67fc1599f60dad283">More...</a><br /></td></tr>
<tr class="separator:aed283d0b5d40fed67fc1599f60dad283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa28dc860e1f3fc1682ad59c26774369"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a691834d4c581a7b459fb6b27b850be81"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a691834d4c581a7b459fb6b27b850be81">P0F</a>: 1</td></tr>
<tr class="memdesc:a691834d4c581a7b459fb6b27b850be81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 0 external interrupt flag.  <a href="#a691834d4c581a7b459fb6b27b850be81">More...</a><br /></td></tr>
<tr class="separator:a691834d4c581a7b459fb6b27b850be81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a885e4b4bdb39299794c52922a19d7feb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a885e4b4bdb39299794c52922a19d7feb">P1F</a>: 1</td></tr>
<tr class="memdesc:a885e4b4bdb39299794c52922a19d7feb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 1 external interrupt flag.  <a href="#a885e4b4bdb39299794c52922a19d7feb">More...</a><br /></td></tr>
<tr class="separator:a885e4b4bdb39299794c52922a19d7feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ad990247fdb1b85b4f96999c47c9ef8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a6ad990247fdb1b85b4f96999c47c9ef8">P2F</a>: 1</td></tr>
<tr class="memdesc:a6ad990247fdb1b85b4f96999c47c9ef8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 2 external interrupt flag.  <a href="#a6ad990247fdb1b85b4f96999c47c9ef8">More...</a><br /></td></tr>
<tr class="separator:a6ad990247fdb1b85b4f96999c47c9ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adafbdac936e57c8352c4c9894bf061a9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#adafbdac936e57c8352c4c9894bf061a9">P3F</a>: 1</td></tr>
<tr class="memdesc:adafbdac936e57c8352c4c9894bf061a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 3 external interrupt flag.  <a href="#adafbdac936e57c8352c4c9894bf061a9">More...</a><br /></td></tr>
<tr class="separator:adafbdac936e57c8352c4c9894bf061a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cd1b18ac0ed5f6f2cb57fb60c37b218"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a9cd1b18ac0ed5f6f2cb57fb60c37b218">P4F</a>: 1</td></tr>
<tr class="memdesc:a9cd1b18ac0ed5f6f2cb57fb60c37b218"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 4 external interrupt flag.  <a href="#a9cd1b18ac0ed5f6f2cb57fb60c37b218">More...</a><br /></td></tr>
<tr class="separator:a9cd1b18ac0ed5f6f2cb57fb60c37b218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac46aba9dcabdd71ea28ea01fff919ec2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#ac46aba9dcabdd71ea28ea01fff919ec2">P5F</a>: 1</td></tr>
<tr class="memdesc:ac46aba9dcabdd71ea28ea01fff919ec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 5 external interrupt flag.  <a href="#ac46aba9dcabdd71ea28ea01fff919ec2">More...</a><br /></td></tr>
<tr class="separator:ac46aba9dcabdd71ea28ea01fff919ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1bba2bfed9a141b35cfed0412c97ad6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#ae1bba2bfed9a141b35cfed0412c97ad6">P6F</a>: 1</td></tr>
<tr class="memdesc:ae1bba2bfed9a141b35cfed0412c97ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 6 external interrupt flag.  <a href="#ae1bba2bfed9a141b35cfed0412c97ad6">More...</a><br /></td></tr>
<tr class="separator:ae1bba2bfed9a141b35cfed0412c97ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a007f0069c80e947dbc7ed81419891f54"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a007f0069c80e947dbc7ed81419891f54">P7F</a>: 1</td></tr>
<tr class="memdesc:a007f0069c80e947dbc7ed81419891f54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 7 external interrupt flag.  <a href="#a007f0069c80e947dbc7ed81419891f54">More...</a><br /></td></tr>
<tr class="separator:a007f0069c80e947dbc7ed81419891f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa28dc860e1f3fc1682ad59c26774369"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i__t.html#aaa28dc860e1f3fc1682ad59c26774369">SR1</a></td></tr>
<tr class="memdesc:aaa28dc860e1f3fc1682ad59c26774369"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt status register 1 (EXTI_SR1)  <a href="#aaa28dc860e1f3fc1682ad59c26774369">More...</a><br /></td></tr>
<tr class="separator:aaa28dc860e1f3fc1682ad59c26774369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37880a85162f6d60b1c063eb3990f0ab"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a08f3bad07f301cfaeae17ab8bdea9d90"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a08f3bad07f301cfaeae17ab8bdea9d90">PBF</a>: 1</td></tr>
<tr class="memdesc:a08f3bad07f301cfaeae17ab8bdea9d90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B external interrupt flag.  <a href="#a08f3bad07f301cfaeae17ab8bdea9d90">More...</a><br /></td></tr>
<tr class="separator:a08f3bad07f301cfaeae17ab8bdea9d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06d103ef2452a9f71c561676d5fabe55"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a06d103ef2452a9f71c561676d5fabe55">PDF</a>: 1</td></tr>
<tr class="memdesc:a06d103ef2452a9f71c561676d5fabe55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D external interrupt flag.  <a href="#a06d103ef2452a9f71c561676d5fabe55">More...</a><br /></td></tr>
<tr class="separator:a06d103ef2452a9f71c561676d5fabe55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37880a85162f6d60b1c063eb3990f0ab"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i__t.html#a37880a85162f6d60b1c063eb3990f0ab">SR2</a></td></tr>
<tr class="memdesc:a37880a85162f6d60b1c063eb3990f0ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt status register 2 (EXTI_SR2)  <a href="#a37880a85162f6d60b1c063eb3990f0ab">More...</a><br /></td></tr>
<tr class="separator:a37880a85162f6d60b1c063eb3990f0ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4acebc18afdae2b519ac5b6acb44e736"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a4820a1696ea9ad3a7bd7bccc67bfe17a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a4820a1696ea9ad3a7bd7bccc67bfe17a">PBLIS</a>: 1</td></tr>
<tr class="memdesc:a4820a1696ea9ad3a7bd7bccc67bfe17a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B, pins 0..3 external interrupt select.  <a href="#a4820a1696ea9ad3a7bd7bccc67bfe17a">More...</a><br /></td></tr>
<tr class="separator:a4820a1696ea9ad3a7bd7bccc67bfe17a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d3cf39a8728009fb9d555f9f5fe9381"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a2d3cf39a8728009fb9d555f9f5fe9381">PBHIS</a>: 1</td></tr>
<tr class="memdesc:a2d3cf39a8728009fb9d555f9f5fe9381"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B, pins 4..7 external interrupt select.  <a href="#a2d3cf39a8728009fb9d555f9f5fe9381">More...</a><br /></td></tr>
<tr class="separator:a2d3cf39a8728009fb9d555f9f5fe9381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33a39a3e4aef7244b5754104b4f29be9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a33a39a3e4aef7244b5754104b4f29be9">PDLIS</a>: 1</td></tr>
<tr class="memdesc:a33a39a3e4aef7244b5754104b4f29be9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D, pins 0..3 external interrupt select.  <a href="#a33a39a3e4aef7244b5754104b4f29be9">More...</a><br /></td></tr>
<tr class="separator:a33a39a3e4aef7244b5754104b4f29be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1bb6a1a99f071d93e1fe88a00881cba"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#ad1bb6a1a99f071d93e1fe88a00881cba">PDHIS</a>: 1</td></tr>
<tr class="memdesc:ad1bb6a1a99f071d93e1fe88a00881cba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D, pins 4..7 external interrupt select.  <a href="#ad1bb6a1a99f071d93e1fe88a00881cba">More...</a><br /></td></tr>
<tr class="separator:ad1bb6a1a99f071d93e1fe88a00881cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 4</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4acebc18afdae2b519ac5b6acb44e736"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i__t.html#a4acebc18afdae2b519ac5b6acb44e736">CONF</a></td></tr>
<tr class="memdesc:a4acebc18afdae2b519ac5b6acb44e736"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt port selector (EXTI_CONF)  <a href="#a4acebc18afdae2b519ac5b6acb44e736">More...</a><br /></td></tr>
<tr class="separator:a4acebc18afdae2b519ac5b6acb44e736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addaf769b9dcea453db805e1313ae7b47"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ac6235cc8ffce94bf57d974fc77147bd0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#ac6235cc8ffce94bf57d974fc77147bd0">P0IS</a>: 2</td></tr>
<tr class="memdesc:ac6235cc8ffce94bf57d974fc77147bd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 0 external interrupt sensitivity bits.  <a href="#ac6235cc8ffce94bf57d974fc77147bd0">More...</a><br /></td></tr>
<tr class="separator:ac6235cc8ffce94bf57d974fc77147bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d97472de7fd8f412554b21fb8013e1d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a9d97472de7fd8f412554b21fb8013e1d">P1IS</a>: 2</td></tr>
<tr class="memdesc:a9d97472de7fd8f412554b21fb8013e1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 1 external interrupt sensitivity bits.  <a href="#a9d97472de7fd8f412554b21fb8013e1d">More...</a><br /></td></tr>
<tr class="separator:a9d97472de7fd8f412554b21fb8013e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe42d60eca81b61d02501be4a9bfbb96"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#abe42d60eca81b61d02501be4a9bfbb96">P2IS</a>: 2</td></tr>
<tr class="memdesc:abe42d60eca81b61d02501be4a9bfbb96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 2 external interrupt sensitivity bits.  <a href="#abe42d60eca81b61d02501be4a9bfbb96">More...</a><br /></td></tr>
<tr class="separator:abe42d60eca81b61d02501be4a9bfbb96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30591fab8e516ecc847539d848651b10"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a30591fab8e516ecc847539d848651b10">P3IS</a>: 2</td></tr>
<tr class="memdesc:a30591fab8e516ecc847539d848651b10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 3 external interrupt sensitivity bits.  <a href="#a30591fab8e516ecc847539d848651b10">More...</a><br /></td></tr>
<tr class="separator:a30591fab8e516ecc847539d848651b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addaf769b9dcea453db805e1313ae7b47"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i__t.html#addaf769b9dcea453db805e1313ae7b47">CR1</a></td></tr>
<tr class="memdesc:addaf769b9dcea453db805e1313ae7b47"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 1 (EXTI_CR1)  <a href="#addaf769b9dcea453db805e1313ae7b47">More...</a><br /></td></tr>
<tr class="separator:addaf769b9dcea453db805e1313ae7b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb36f92f3c36fb5272d0329d76070efd"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a7153bde3b07aed2d0405e567094da88d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a7153bde3b07aed2d0405e567094da88d">P4IS</a>: 2</td></tr>
<tr class="memdesc:a7153bde3b07aed2d0405e567094da88d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 4 external interrupt sensitivity bits.  <a href="#a7153bde3b07aed2d0405e567094da88d">More...</a><br /></td></tr>
<tr class="separator:a7153bde3b07aed2d0405e567094da88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e434153196ae03e4e5b9aaeb36df1a1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a5e434153196ae03e4e5b9aaeb36df1a1">P5IS</a>: 2</td></tr>
<tr class="memdesc:a5e434153196ae03e4e5b9aaeb36df1a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 5 external interrupt sensitivity bits.  <a href="#a5e434153196ae03e4e5b9aaeb36df1a1">More...</a><br /></td></tr>
<tr class="separator:a5e434153196ae03e4e5b9aaeb36df1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e36841f39395a214f7d465f06ecd470"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a6e36841f39395a214f7d465f06ecd470">P6IS</a>: 2</td></tr>
<tr class="memdesc:a6e36841f39395a214f7d465f06ecd470"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 6 external interrupt sensitivity bits.  <a href="#a6e36841f39395a214f7d465f06ecd470">More...</a><br /></td></tr>
<tr class="separator:a6e36841f39395a214f7d465f06ecd470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75ce8563b663dce3e6a0b1faea9bbf68"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a75ce8563b663dce3e6a0b1faea9bbf68">P7IS</a>: 2</td></tr>
<tr class="memdesc:a75ce8563b663dce3e6a0b1faea9bbf68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 7 external interrupt sensitivity bits.  <a href="#a75ce8563b663dce3e6a0b1faea9bbf68">More...</a><br /></td></tr>
<tr class="separator:a75ce8563b663dce3e6a0b1faea9bbf68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb36f92f3c36fb5272d0329d76070efd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i__t.html#adb36f92f3c36fb5272d0329d76070efd">CR2</a></td></tr>
<tr class="memdesc:adb36f92f3c36fb5272d0329d76070efd"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 2 (EXTI_CR2)  <a href="#adb36f92f3c36fb5272d0329d76070efd">More...</a><br /></td></tr>
<tr class="separator:adb36f92f3c36fb5272d0329d76070efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14e4ab58270b0572c09ec84b45bbf72b"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a18d82e50c315fd14e2355c79873c5a12"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a18d82e50c315fd14e2355c79873c5a12">PBIS</a>: 2</td></tr>
<tr class="memdesc:a18d82e50c315fd14e2355c79873c5a12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B external interrupt sensitivity bits.  <a href="#a18d82e50c315fd14e2355c79873c5a12">More...</a><br /></td></tr>
<tr class="separator:a18d82e50c315fd14e2355c79873c5a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54a2c60b55c7988a3de7bd3775bd05b9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a54a2c60b55c7988a3de7bd3775bd05b9">PDIS</a>: 2</td></tr>
<tr class="memdesc:a54a2c60b55c7988a3de7bd3775bd05b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D external interrupt sensitivity bits.  <a href="#a54a2c60b55c7988a3de7bd3775bd05b9">More...</a><br /></td></tr>
<tr class="separator:a54a2c60b55c7988a3de7bd3775bd05b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 4</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14e4ab58270b0572c09ec84b45bbf72b"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i__t.html#a14e4ab58270b0572c09ec84b45bbf72b">CR3</a></td></tr>
<tr class="memdesc:a14e4ab58270b0572c09ec84b45bbf72b"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 3 (EXTI_CR3)  <a href="#a14e4ab58270b0572c09ec84b45bbf72b">More...</a><br /></td></tr>
<tr class="separator:a14e4ab58270b0572c09ec84b45bbf72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a5e20e77ec54e8adba1d49c01357dd7"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a691834d4c581a7b459fb6b27b850be81"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a691834d4c581a7b459fb6b27b850be81">P0F</a>: 1</td></tr>
<tr class="memdesc:a691834d4c581a7b459fb6b27b850be81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 0 external interrupt flag.  <a href="#a691834d4c581a7b459fb6b27b850be81">More...</a><br /></td></tr>
<tr class="separator:a691834d4c581a7b459fb6b27b850be81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a885e4b4bdb39299794c52922a19d7feb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a885e4b4bdb39299794c52922a19d7feb">P1F</a>: 1</td></tr>
<tr class="memdesc:a885e4b4bdb39299794c52922a19d7feb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 1 external interrupt flag.  <a href="#a885e4b4bdb39299794c52922a19d7feb">More...</a><br /></td></tr>
<tr class="separator:a885e4b4bdb39299794c52922a19d7feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ad990247fdb1b85b4f96999c47c9ef8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a6ad990247fdb1b85b4f96999c47c9ef8">P2F</a>: 1</td></tr>
<tr class="memdesc:a6ad990247fdb1b85b4f96999c47c9ef8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 2 external interrupt flag.  <a href="#a6ad990247fdb1b85b4f96999c47c9ef8">More...</a><br /></td></tr>
<tr class="separator:a6ad990247fdb1b85b4f96999c47c9ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adafbdac936e57c8352c4c9894bf061a9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#adafbdac936e57c8352c4c9894bf061a9">P3F</a>: 1</td></tr>
<tr class="memdesc:adafbdac936e57c8352c4c9894bf061a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 3 external interrupt flag.  <a href="#adafbdac936e57c8352c4c9894bf061a9">More...</a><br /></td></tr>
<tr class="separator:adafbdac936e57c8352c4c9894bf061a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cd1b18ac0ed5f6f2cb57fb60c37b218"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a9cd1b18ac0ed5f6f2cb57fb60c37b218">P4F</a>: 1</td></tr>
<tr class="memdesc:a9cd1b18ac0ed5f6f2cb57fb60c37b218"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 4 external interrupt flag.  <a href="#a9cd1b18ac0ed5f6f2cb57fb60c37b218">More...</a><br /></td></tr>
<tr class="separator:a9cd1b18ac0ed5f6f2cb57fb60c37b218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac46aba9dcabdd71ea28ea01fff919ec2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#ac46aba9dcabdd71ea28ea01fff919ec2">P5F</a>: 1</td></tr>
<tr class="memdesc:ac46aba9dcabdd71ea28ea01fff919ec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 5 external interrupt flag.  <a href="#ac46aba9dcabdd71ea28ea01fff919ec2">More...</a><br /></td></tr>
<tr class="separator:ac46aba9dcabdd71ea28ea01fff919ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1bba2bfed9a141b35cfed0412c97ad6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#ae1bba2bfed9a141b35cfed0412c97ad6">P6F</a>: 1</td></tr>
<tr class="memdesc:ae1bba2bfed9a141b35cfed0412c97ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 6 external interrupt flag.  <a href="#ae1bba2bfed9a141b35cfed0412c97ad6">More...</a><br /></td></tr>
<tr class="separator:ae1bba2bfed9a141b35cfed0412c97ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a007f0069c80e947dbc7ed81419891f54"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a007f0069c80e947dbc7ed81419891f54">P7F</a>: 1</td></tr>
<tr class="memdesc:a007f0069c80e947dbc7ed81419891f54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 7 external interrupt flag.  <a href="#a007f0069c80e947dbc7ed81419891f54">More...</a><br /></td></tr>
<tr class="separator:a007f0069c80e947dbc7ed81419891f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a5e20e77ec54e8adba1d49c01357dd7"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i__t.html#a1a5e20e77ec54e8adba1d49c01357dd7">SR1</a></td></tr>
<tr class="memdesc:a1a5e20e77ec54e8adba1d49c01357dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt status register 1 (EXTI_SR1)  <a href="#a1a5e20e77ec54e8adba1d49c01357dd7">More...</a><br /></td></tr>
<tr class="separator:a1a5e20e77ec54e8adba1d49c01357dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66b271ed0b0ff44709fe49d2f3034022"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a08f3bad07f301cfaeae17ab8bdea9d90"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a08f3bad07f301cfaeae17ab8bdea9d90">PBF</a>: 1</td></tr>
<tr class="memdesc:a08f3bad07f301cfaeae17ab8bdea9d90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B external interrupt flag.  <a href="#a08f3bad07f301cfaeae17ab8bdea9d90">More...</a><br /></td></tr>
<tr class="separator:a08f3bad07f301cfaeae17ab8bdea9d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06d103ef2452a9f71c561676d5fabe55"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a06d103ef2452a9f71c561676d5fabe55">PDF</a>: 1</td></tr>
<tr class="memdesc:a06d103ef2452a9f71c561676d5fabe55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D external interrupt flag.  <a href="#a06d103ef2452a9f71c561676d5fabe55">More...</a><br /></td></tr>
<tr class="separator:a06d103ef2452a9f71c561676d5fabe55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 6</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66b271ed0b0ff44709fe49d2f3034022"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i__t.html#a66b271ed0b0ff44709fe49d2f3034022">SR2</a></td></tr>
<tr class="memdesc:a66b271ed0b0ff44709fe49d2f3034022"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt status register 2 (EXTI_SR2)  <a href="#a66b271ed0b0ff44709fe49d2f3034022">More...</a><br /></td></tr>
<tr class="separator:a66b271ed0b0ff44709fe49d2f3034022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce1d641520f75c88b63fd9984507f14"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a4820a1696ea9ad3a7bd7bccc67bfe17a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a4820a1696ea9ad3a7bd7bccc67bfe17a">PBLIS</a>: 1</td></tr>
<tr class="memdesc:a4820a1696ea9ad3a7bd7bccc67bfe17a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B, pins 0..3 external interrupt select.  <a href="#a4820a1696ea9ad3a7bd7bccc67bfe17a">More...</a><br /></td></tr>
<tr class="separator:a4820a1696ea9ad3a7bd7bccc67bfe17a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d3cf39a8728009fb9d555f9f5fe9381"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a2d3cf39a8728009fb9d555f9f5fe9381">PBHIS</a>: 1</td></tr>
<tr class="memdesc:a2d3cf39a8728009fb9d555f9f5fe9381"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B, pins 4..7 external interrupt select.  <a href="#a2d3cf39a8728009fb9d555f9f5fe9381">More...</a><br /></td></tr>
<tr class="separator:a2d3cf39a8728009fb9d555f9f5fe9381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33a39a3e4aef7244b5754104b4f29be9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a33a39a3e4aef7244b5754104b4f29be9">PDLIS</a>: 1</td></tr>
<tr class="memdesc:a33a39a3e4aef7244b5754104b4f29be9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D, pins 0..3 external interrupt select.  <a href="#a33a39a3e4aef7244b5754104b4f29be9">More...</a><br /></td></tr>
<tr class="separator:a33a39a3e4aef7244b5754104b4f29be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1bb6a1a99f071d93e1fe88a00881cba"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#ad1bb6a1a99f071d93e1fe88a00881cba">PDHIS</a>: 1</td></tr>
<tr class="memdesc:ad1bb6a1a99f071d93e1fe88a00881cba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D, pins 4..7 external interrupt select.  <a href="#ad1bb6a1a99f071d93e1fe88a00881cba">More...</a><br /></td></tr>
<tr class="separator:ad1bb6a1a99f071d93e1fe88a00881cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_e_x_t_i__t.html#a6eee014176c0152c7a8c6bfd4920c77b">__pad0__</a>: 4</td></tr>
<tr class="separator:a6eee014176c0152c7a8c6bfd4920c77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce1d641520f75c88b63fd9984507f14"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i__t.html#adce1d641520f75c88b63fd9984507f14">CONF</a></td></tr>
<tr class="memdesc:adce1d641520f75c88b63fd9984507f14"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt port selector (EXTI_CONF)  <a href="#adce1d641520f75c88b63fd9984507f14">More...</a><br /></td></tr>
<tr class="separator:adce1d641520f75c88b63fd9984507f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>struct for configuring external port interrupts (EXTI) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00650">650</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a6eee014176c0152c7a8c6bfd4920c77b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eee014176c0152c7a8c6bfd4920c77b">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> __pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00665">665</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a4acebc18afdae2b519ac5b6acb44e736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4acebc18afdae2b519ac5b6acb44e736">&#9670;&nbsp;</a></span>CONF <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt port selector (EXTI_CONF) </p>

</div>
</div>
<a id="adce1d641520f75c88b63fd9984507f14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adce1d641520f75c88b63fd9984507f14">&#9670;&nbsp;</a></span>CONF <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt port selector (EXTI_CONF) </p>

</div>
</div>
<a id="a3f4765b8faaeca1d2e50d83cee6fe5d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f4765b8faaeca1d2e50d83cee6fe5d3">&#9670;&nbsp;</a></span>CR1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt control register 1 (EXTI_CR1) </p>

</div>
</div>
<a id="addaf769b9dcea453db805e1313ae7b47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addaf769b9dcea453db805e1313ae7b47">&#9670;&nbsp;</a></span>CR1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt control register 1 (EXTI_CR1) </p>

</div>
</div>
<a id="a7f32d0b1d866ceaa880ed456fbe92129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f32d0b1d866ceaa880ed456fbe92129">&#9670;&nbsp;</a></span>CR1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt control register 1 (EXTI_CR1) </p>

</div>
</div>
<a id="a580c726b791b460dbd751b0646bd00a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a580c726b791b460dbd751b0646bd00a3">&#9670;&nbsp;</a></span>CR2 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt control register 2 (EXTI_CR2) </p>

</div>
</div>
<a id="adb36f92f3c36fb5272d0329d76070efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb36f92f3c36fb5272d0329d76070efd">&#9670;&nbsp;</a></span>CR2 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt control register 2 (EXTI_CR2) </p>

</div>
</div>
<a id="a8471d1278ab61406547645c140eeddd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8471d1278ab61406547645c140eeddd4">&#9670;&nbsp;</a></span>CR2 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt control register 2 (EXTI_CR2) </p>

</div>
</div>
<a id="aed283d0b5d40fed67fc1599f60dad283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed283d0b5d40fed67fc1599f60dad283">&#9670;&nbsp;</a></span>CR3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt control register 3 (EXTI_CR3) </p>

</div>
</div>
<a id="a14e4ab58270b0572c09ec84b45bbf72b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14e4ab58270b0572c09ec84b45bbf72b">&#9670;&nbsp;</a></span>CR3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt control register 3 (EXTI_CR3) </p>

</div>
</div>
<a id="a691834d4c581a7b459fb6b27b850be81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a691834d4c581a7b459fb6b27b850be81">&#9670;&nbsp;</a></span>P0F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> P0F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx bit 0 external interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00534">534</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="ac6235cc8ffce94bf57d974fc77147bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6235cc8ffce94bf57d974fc77147bd0">&#9670;&nbsp;</a></span>P0IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> P0IS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx bit 0 external interrupt sensitivity bits. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00508">508</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a885e4b4bdb39299794c52922a19d7feb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a885e4b4bdb39299794c52922a19d7feb">&#9670;&nbsp;</a></span>P1F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> P1F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx bit 1 external interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00535">535</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a9d97472de7fd8f412554b21fb8013e1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d97472de7fd8f412554b21fb8013e1d">&#9670;&nbsp;</a></span>P1IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> P1IS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx bit 1 external interrupt sensitivity bits. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00509">509</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a6ad990247fdb1b85b4f96999c47c9ef8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ad990247fdb1b85b4f96999c47c9ef8">&#9670;&nbsp;</a></span>P2F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> P2F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx bit 2 external interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00536">536</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="abe42d60eca81b61d02501be4a9bfbb96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe42d60eca81b61d02501be4a9bfbb96">&#9670;&nbsp;</a></span>P2IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> P2IS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx bit 2 external interrupt sensitivity bits. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00510">510</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="adafbdac936e57c8352c4c9894bf061a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adafbdac936e57c8352c4c9894bf061a9">&#9670;&nbsp;</a></span>P3F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> P3F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx bit 3 external interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00537">537</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a30591fab8e516ecc847539d848651b10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30591fab8e516ecc847539d848651b10">&#9670;&nbsp;</a></span>P3IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> P3IS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx bit 3 external interrupt sensitivity bits. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00511">511</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a9cd1b18ac0ed5f6f2cb57fb60c37b218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cd1b18ac0ed5f6f2cb57fb60c37b218">&#9670;&nbsp;</a></span>P4F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> P4F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx bit 4 external interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00538">538</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a7153bde3b07aed2d0405e567094da88d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7153bde3b07aed2d0405e567094da88d">&#9670;&nbsp;</a></span>P4IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> P4IS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx bit 4 external interrupt sensitivity bits. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00517">517</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="ac46aba9dcabdd71ea28ea01fff919ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac46aba9dcabdd71ea28ea01fff919ec2">&#9670;&nbsp;</a></span>P5F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> P5F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx bit 5 external interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00539">539</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a5e434153196ae03e4e5b9aaeb36df1a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e434153196ae03e4e5b9aaeb36df1a1">&#9670;&nbsp;</a></span>P5IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> P5IS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx bit 5 external interrupt sensitivity bits. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00518">518</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="ae1bba2bfed9a141b35cfed0412c97ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1bba2bfed9a141b35cfed0412c97ad6">&#9670;&nbsp;</a></span>P6F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> P6F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx bit 6 external interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00540">540</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a6e36841f39395a214f7d465f06ecd470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e36841f39395a214f7d465f06ecd470">&#9670;&nbsp;</a></span>P6IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> P6IS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx bit 6 external interrupt sensitivity bits. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00519">519</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a007f0069c80e947dbc7ed81419891f54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a007f0069c80e947dbc7ed81419891f54">&#9670;&nbsp;</a></span>P7F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> P7F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx bit 7 external interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00541">541</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a75ce8563b663dce3e6a0b1faea9bbf68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75ce8563b663dce3e6a0b1faea9bbf68">&#9670;&nbsp;</a></span>P7IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> P7IS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx bit 7 external interrupt sensitivity bits. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00520">520</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a1dc2565786a8045c460f17614a40965d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dc2565786a8045c460f17614a40965d">&#9670;&nbsp;</a></span>PAIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PAIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port A external interrupt sensitivity bits. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00654">654</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a08f3bad07f301cfaeae17ab8bdea9d90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08f3bad07f301cfaeae17ab8bdea9d90">&#9670;&nbsp;</a></span>PBF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PBF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port B external interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00547">547</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a2d3cf39a8728009fb9d555f9f5fe9381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d3cf39a8728009fb9d555f9f5fe9381">&#9670;&nbsp;</a></span>PBHIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PBHIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port B, pins 4..7 external interrupt select. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00556">556</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a18d82e50c315fd14e2355c79873c5a12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18d82e50c315fd14e2355c79873c5a12">&#9670;&nbsp;</a></span>PBIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PBIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port B external interrupt sensitivity bits. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00655">655</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a4820a1696ea9ad3a7bd7bccc67bfe17a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4820a1696ea9ad3a7bd7bccc67bfe17a">&#9670;&nbsp;</a></span>PBLIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PBLIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port B, pins 0..3 external interrupt select. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00555">555</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="aa1f1105d12a00fe05b96c459794c69da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1f1105d12a00fe05b96c459794c69da">&#9670;&nbsp;</a></span>PCIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PCIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port C external interrupt sensitivity bits. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00656">656</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a06d103ef2452a9f71c561676d5fabe55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06d103ef2452a9f71c561676d5fabe55">&#9670;&nbsp;</a></span>PDF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PDF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port D external interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00548">548</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="ad1bb6a1a99f071d93e1fe88a00881cba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1bb6a1a99f071d93e1fe88a00881cba">&#9670;&nbsp;</a></span>PDHIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PDHIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port D, pins 4..7 external interrupt select. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00558">558</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="a54a2c60b55c7988a3de7bd3775bd05b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54a2c60b55c7988a3de7bd3775bd05b9">&#9670;&nbsp;</a></span>PDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PDIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port D external interrupt sensitivity bits. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00657">657</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a33a39a3e4aef7244b5754104b4f29be9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33a39a3e4aef7244b5754104b4f29be9">&#9670;&nbsp;</a></span>PDLIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PDLIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port D, pins 0..3 external interrupt select. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_l10x_8h_source.html#l00557">557</a> of file <a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a>.</p>

</div>
</div>
<a id="ab9dca05cab2a0171efcdeaed0f1c41fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9dca05cab2a0171efcdeaed0f1c41fd">&#9670;&nbsp;</a></span>PEIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PEIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port E external interrupt sensitivity bits. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00663">663</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aaa28dc860e1f3fc1682ad59c26774369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa28dc860e1f3fc1682ad59c26774369">&#9670;&nbsp;</a></span>SR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt status register 1 (EXTI_SR1) </p>

</div>
</div>
<a id="a1a5e20e77ec54e8adba1d49c01357dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a5e20e77ec54e8adba1d49c01357dd7">&#9670;&nbsp;</a></span>SR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt status register 1 (EXTI_SR1) </p>

</div>
</div>
<a id="a37880a85162f6d60b1c063eb3990f0ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37880a85162f6d60b1c063eb3990f0ab">&#9670;&nbsp;</a></span>SR2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt status register 2 (EXTI_SR2) </p>

</div>
</div>
<a id="a66b271ed0b0ff44709fe49d2f3034022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66b271ed0b0ff44709fe49d2f3034022">&#9670;&nbsp;</a></span>SR2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt status register 2 (EXTI_SR2) </p>

</div>
</div>
<a id="a417c83015f2afe1da738e0809f9fe583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a417c83015f2afe1da738e0809f9fe583">&#9670;&nbsp;</a></span>TLIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TLIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Top level interrupt sensitivity. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00664">664</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>/home/georg/Öffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8af_stm8s/<a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a></li>
<li>/home/georg/Öffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8l10x/<a class="el" href="_s_t_m8_l10x_8h_source.html">STM8L10x.h</a></li>
<li>/home/georg/Öffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/<a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
