{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508197336011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508197336013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 21:42:15 2017 " "Processing started: Mon Oct 16 21:42:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508197336013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197336013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197336014 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1508197336607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalOutput " "Found entity 1: finalOutput" {  } { { "../Output/finalOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197349834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resetMultiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file resetMultiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 resetMultiplexer " "Found entity 1: resetMultiplexer" {  } { { "resetMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/resetMultiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197349836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencyDivider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencyDivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequencyDivider " "Found entity 1: frequencyDivider" {  } { { "frequencyDivider.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/frequencyDivider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197349837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DeBounce_v.v 1 1 " "Found 1 design units, including 1 entities, in source file DeBounce_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce_v.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/DeBounce_v.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197349839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/sevenSegmentsDisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Output/sevenSegmentsDisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentsDisplay " "Found entity 1: sevenSegmentsDisplay" {  } { { "../Output/sevenSegmentsDisplay.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/sevenSegmentsDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197349840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197349840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputController.v 1 1 " "Found 1 design units, including 1 entities, in source file outputController.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputController " "Found entity 1: outputController" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197349841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/Output.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Output/Output.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output " "Found entity 1: Output" {  } { { "../Output/Output.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/Output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197349842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockMultiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file clockMultiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockMultiplexer " "Found entity 1: clockMultiplexer" {  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197349842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197349843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 tripleMux " "Found entity 1: tripleMux" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197349844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/qFlipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/qFlipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 qFlipflop " "Found entity 1: qFlipflop" {  } { { "../galetronCPU/qFlipflop.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/qFlipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197349845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../galetronCPU/multiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197349845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349845 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "simpleInstructionsRam.v(8) " "Verilog HDL information at simpleInstructionsRam.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1508197349846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" { { "Info" "ISGN_ENTITY_NAME" "1 simpleInstructionsRam " "Found entity 1: simpleInstructionsRam" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197349846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/registerFile/registerFile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/registerFile/registerFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../registerFile/registerFile.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/registerFile/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197349847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197349848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/Extender/Extender.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Extender/Extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "../Extender/Extender.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Extender/Extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197349848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/dataRAM/dataRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/dataRAM/dataRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataRAM " "Found entity 1: dataRAM" {  } { { "../dataRAM/dataRAM.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataRAM/dataRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197349849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataOutput " "Found entity 1: dataOutput" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197349849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197349850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197349851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349851 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508197349968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputController outputController:inst15 " "Elaborating entity \"outputController\" for hierarchy \"outputController:inst15\"" {  } { { "CPU.bdf" "inst15" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 600 720 960 712 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508197349978 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "binary outputController.v(12) " "Verilog HDL Always Construct warning at outputController.v(12): inferring latch(es) for variable \"binary\", which holds its previous value in one or more paths through the always construct" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1508197349979 "|CPU|outputController:inst15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negLED outputController.v(12) " "Verilog HDL Always Construct warning at outputController.v(12): inferring latch(es) for variable \"negLED\", which holds its previous value in one or more paths through the always construct" {  } { { "outputController.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1508197349979 "|CPU|outputController:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataOutput dataOutput:inst7 " "Elaborating entity \"dataOutput\" for hierarchy \"dataOutput:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 320 1240 1488 432 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508197349980 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "firstClock dataOutput.v(8) " "Verilog HDL or VHDL warning at dataOutput.v(8): object \"firstClock\" assigned a value but never read" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1508197349981 "|CPU|dataOutput:inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IO_RAMOutput dataOutput.v(13) " "Verilog HDL Always Construct warning at dataOutput.v(13): inferring latch(es) for variable \"IO_RAMOutput\", which holds its previous value in one or more paths through the always construct" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1508197349981 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[0\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[0\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349983 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[1\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[1\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349983 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[2\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[2\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349983 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[3\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[3\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349983 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[4\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[4\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349984 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[5\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[5\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349984 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[6\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[6\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349984 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[7\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[7\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349984 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[8\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[8\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349984 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[9\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[9\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349984 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[10\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[10\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349984 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[11\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[11\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349984 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[12\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[12\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349984 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[13\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[13\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349984 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[14\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[14\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349984 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[15\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[15\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349984 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[16\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[16\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349984 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[17\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[17\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349984 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[18\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[18\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349984 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[19\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[19\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349984 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[20\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[20\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349984 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[21\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[21\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349984 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[22\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[22\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349984 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[23\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[23\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349984 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[24\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[24\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349984 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[25\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[25\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349985 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[26\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[26\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349985 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[27\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[27\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349985 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[28\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[28\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349985 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[29\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[29\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349985 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[30\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[30\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349985 "|CPU|dataOutput:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_RAMOutput\[31\] dataOutput.v(13) " "Inferred latch for \"IO_RAMOutput\[31\]\" at dataOutput.v(13)" {  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197349985 "|CPU|dataOutput:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:inst2 " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 512 152 416 816 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508197350112 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "immediate controlUnit.v(314) " "Verilog HDL Always Construct warning at controlUnit.v(314): variable \"immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 314 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1508197350114 "|CPU|controlUnit:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "immediate controlUnit.v(332) " "Verilog HDL Always Construct warning at controlUnit.v(332): variable \"immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 332 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1508197350114 "|CPU|controlUnit:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "immediate controlUnit.v(349) " "Verilog HDL Always Construct warning at controlUnit.v(349): variable \"immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 349 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1508197350114 "|CPU|controlUnit:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "immediate controlUnit.v(556) " "Verilog HDL Always Construct warning at controlUnit.v(556): variable \"immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../controlUnit/controlUnit.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v" 556 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1508197350115 "|CPU|controlUnit:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:inst10 " "Elaborating entity \"Extender\" for hierarchy \"Extender:inst10\"" {  } { { "CPU.bdf" "inst10" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 424 -560 -288 536 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508197350124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simpleInstructionsRam simpleInstructionsRam:inst11 " "Elaborating entity \"simpleInstructionsRam\" for hierarchy \"simpleInstructionsRam:inst11\"" {  } { { "CPU.bdf" "inst11" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 112 -248 -16 192 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508197350128 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionsRAM\[75..70\] 0 simpleInstructionsRam.v(6) " "Net \"instructionsRAM\[75..70\]\" at simpleInstructionsRam.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1508197350168 "|CPU|simpleInstructionsRam:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockMultiplexer clockMultiplexer:inst13 " "Elaborating entity \"clockMultiplexer\" for hierarchy \"clockMultiplexer:inst13\"" {  } { { "CPU.bdf" "inst13" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 632 -352 -176 744 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508197350324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequencyDivider frequencyDivider:inst16 " "Elaborating entity \"frequencyDivider\" for hierarchy \"frequencyDivider:inst16\"" {  } { { "CPU.bdf" "inst16" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 656 -1000 -856 736 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508197350325 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 frequencyDivider.v(29) " "Verilog HDL assignment warning at frequencyDivider.v(29): truncated value with size 32 to match size of target (13)" {  } { { "frequencyDivider.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/frequencyDivider.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508197350325 "|CPU|frequencyDivider:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:inst5 " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 744 -752 -584 856 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508197350326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DeBounce_v.v(54) " "Verilog HDL assignment warning at DeBounce_v.v(54): truncated value with size 32 to match size of target (11)" {  } { { "DeBounce_v.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/DeBounce_v.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508197350326 "|CPU|DeBounce:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst12 " "Elaborating entity \"PC\" for hierarchy \"PC:inst12\"" {  } { { "CPU.bdf" "inst12" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 128 -560 -320 336 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508197350327 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PC.v(12) " "Verilog HDL assignment warning at PC.v(12): truncated value with size 32 to match size of target (10)" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508197350327 "|CPU|PC:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qFlipflop qFlipflop:inst3 " "Elaborating entity \"qFlipflop\" for hierarchy \"qFlipflop:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 232 928 1056 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508197350332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 112 616 832 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508197350334 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1508197350336 "|CPU|ALU:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1508197350336 "|CPU|ALU:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(10) " "Verilog HDL Case Statement warning at ALU.v(10): incomplete case statement has no default case item" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1508197350336 "|CPU|ALU:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOut ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"aluOut\", which holds its previous value in one or more paths through the always construct" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1508197350338 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[0\] ALU.v(9) " "Inferred latch for \"aluOut\[0\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350340 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[1\] ALU.v(9) " "Inferred latch for \"aluOut\[1\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350340 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[2\] ALU.v(9) " "Inferred latch for \"aluOut\[2\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350340 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[3\] ALU.v(9) " "Inferred latch for \"aluOut\[3\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350340 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[4\] ALU.v(9) " "Inferred latch for \"aluOut\[4\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350340 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[5\] ALU.v(9) " "Inferred latch for \"aluOut\[5\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350340 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[6\] ALU.v(9) " "Inferred latch for \"aluOut\[6\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350340 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[7\] ALU.v(9) " "Inferred latch for \"aluOut\[7\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350340 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[8\] ALU.v(9) " "Inferred latch for \"aluOut\[8\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350340 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[9\] ALU.v(9) " "Inferred latch for \"aluOut\[9\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350340 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[10\] ALU.v(9) " "Inferred latch for \"aluOut\[10\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350340 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[11\] ALU.v(9) " "Inferred latch for \"aluOut\[11\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[12\] ALU.v(9) " "Inferred latch for \"aluOut\[12\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[13\] ALU.v(9) " "Inferred latch for \"aluOut\[13\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[14\] ALU.v(9) " "Inferred latch for \"aluOut\[14\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[15\] ALU.v(9) " "Inferred latch for \"aluOut\[15\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[16\] ALU.v(9) " "Inferred latch for \"aluOut\[16\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[17\] ALU.v(9) " "Inferred latch for \"aluOut\[17\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[18\] ALU.v(9) " "Inferred latch for \"aluOut\[18\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[19\] ALU.v(9) " "Inferred latch for \"aluOut\[19\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[20\] ALU.v(9) " "Inferred latch for \"aluOut\[20\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[21\] ALU.v(9) " "Inferred latch for \"aluOut\[21\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[22\] ALU.v(9) " "Inferred latch for \"aluOut\[22\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[23\] ALU.v(9) " "Inferred latch for \"aluOut\[23\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[24\] ALU.v(9) " "Inferred latch for \"aluOut\[24\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[25\] ALU.v(9) " "Inferred latch for \"aluOut\[25\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[26\] ALU.v(9) " "Inferred latch for \"aluOut\[26\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350341 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[27\] ALU.v(9) " "Inferred latch for \"aluOut\[27\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350342 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[28\] ALU.v(9) " "Inferred latch for \"aluOut\[28\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350342 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[29\] ALU.v(9) " "Inferred latch for \"aluOut\[29\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350342 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[30\] ALU.v(9) " "Inferred latch for \"aluOut\[30\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350342 "|CPU|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[31\] ALU.v(9) " "Inferred latch for \"aluOut\[31\]\" at ALU.v(9)" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350342 "|CPU|ALU:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:inst1 " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 152 88 320 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508197350350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer multiplexer:writeDataSelectorMux " "Elaborating entity \"multiplexer\" for hierarchy \"multiplexer:writeDataSelectorMux\"" {  } { { "CPU.bdf" "writeDataSelectorMux" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 280 -192 32 392 "writeDataSelectorMux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508197350462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tripleMux tripleMux:inst8 " "Elaborating entity \"tripleMux\" for hierarchy \"tripleMux:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 464 880 1120 576 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508197350465 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tripleMux.v(7) " "Verilog HDL Case Statement warning at tripleMux.v(7): incomplete case statement has no default case item" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1508197350466 "|CPU|tripleMux:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tripleMuxOutput tripleMux.v(7) " "Verilog HDL Always Construct warning at tripleMux.v(7): inferring latch(es) for variable \"tripleMuxOutput\", which holds its previous value in one or more paths through the always construct" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1508197350466 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[0\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[0\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350466 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[1\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[1\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350466 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[2\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[2\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350466 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[3\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[3\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350466 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[4\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[4\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350467 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[5\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[5\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350467 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[6\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[6\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350467 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[7\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[7\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350467 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[8\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[8\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350467 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[9\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[9\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350467 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[10\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[10\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350467 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[11\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[11\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350467 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[12\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[12\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350467 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[13\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[13\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350467 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[14\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[14\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350467 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[15\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[15\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350467 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[16\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[16\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350467 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[17\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[17\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350467 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[18\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[18\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350467 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[19\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[19\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350467 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[20\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[20\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350467 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[21\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[21\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350467 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[22\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[22\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350468 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[23\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[23\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350468 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[24\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[24\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350468 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[25\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[25\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350468 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[26\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[26\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350468 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[27\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[27\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350468 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[28\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[28\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350468 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[29\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[29\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350468 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[30\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[30\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350468 "|CPU|tripleMux:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tripleMuxOutput\[31\] tripleMux.v(7) " "Inferred latch for \"tripleMuxOutput\[31\]\" at tripleMux.v(7)" {  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197350468 "|CPU|tripleMux:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataRAM dataRAM:inst6 " "Elaborating entity \"dataRAM\" for hierarchy \"dataRAM:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 136 1240 1480 248 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508197350473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resetMultiplexer resetMultiplexer:inst20 " "Elaborating entity \"resetMultiplexer\" for hierarchy \"resetMultiplexer:inst20\"" {  } { { "CPU.bdf" "inst20" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 256 -832 -632 336 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508197350481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalOutput finalOutput:inst18 " "Elaborating entity \"finalOutput\" for hierarchy \"finalOutput:inst18\"" {  } { { "CPU.bdf" "inst18" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 616 1144 1352 792 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508197350482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD finalOutput:inst18\|BCD:converter " "Elaborating entity \"BCD\" for hierarchy \"finalOutput:inst18\|BCD:converter\"" {  } { { "../Output/finalOutput.v" "converter" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508197350487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(37) " "Verilog HDL assignment warning at BCD.v(37): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508197350488 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(35) " "Verilog HDL assignment warning at BCD.v(35): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508197350489 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(33) " "Verilog HDL assignment warning at BCD.v(33): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508197350491 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(31) " "Verilog HDL assignment warning at BCD.v(31): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508197350493 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(29) " "Verilog HDL assignment warning at BCD.v(29): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508197350495 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(27) " "Verilog HDL assignment warning at BCD.v(27): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508197350497 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(25) " "Verilog HDL assignment warning at BCD.v(25): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508197350501 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(23) " "Verilog HDL assignment warning at BCD.v(23): truncated value with size 32 to match size of target (4)" {  } { { "../Output/BCD.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508197350505 "|CPU|finalOutput:inst18|BCD:converter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegmentsDisplay finalOutput:inst18\|sevenSegmentsDisplay:displayA " "Elaborating entity \"sevenSegmentsDisplay\" for hierarchy \"finalOutput:inst18\|sevenSegmentsDisplay:displayA\"" {  } { { "../Output/finalOutput.v" "displayA" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508197350551 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clockMultiplexer:inst13\|clock " "Found clock multiplexer clockMultiplexer:inst13\|clock" {  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 5 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1508197352079 "|CPU|clockMultiplexer:inst13|clock"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "simpleInstructionsRam:inst11\|Mux5 " "Found clock multiplexer simpleInstructionsRam:inst11\|Mux5" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1508197352079 "|CPU|simpleInstructionsRam:inst11|Mux5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "simpleInstructionsRam:inst11\|Mux4 " "Found clock multiplexer simpleInstructionsRam:inst11\|Mux4" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1508197352079 "|CPU|simpleInstructionsRam:inst11|Mux4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "simpleInstructionsRam:inst11\|Mux3 " "Found clock multiplexer simpleInstructionsRam:inst11\|Mux3" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1508197352079 "|CPU|simpleInstructionsRam:inst11|Mux3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "simpleInstructionsRam:inst11\|Mux2 " "Found clock multiplexer simpleInstructionsRam:inst11\|Mux2" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1508197352079 "|CPU|simpleInstructionsRam:inst11|Mux2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "simpleInstructionsRam:inst11\|Mux1 " "Found clock multiplexer simpleInstructionsRam:inst11\|Mux1" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1508197352079 "|CPU|simpleInstructionsRam:inst11|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "simpleInstructionsRam:inst11\|Mux0 " "Found clock multiplexer simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1508197352079 "|CPU|simpleInstructionsRam:inst11|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1508197352079 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dataRAM:inst6\|RAM " "RAM logic \"dataRAM:inst6\|RAM\" is uninferred due to asynchronous read logic" {  } { { "../dataRAM/dataRAM.v" "RAM" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataRAM/dataRAM.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1508197352901 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1508197352901 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clockMultiplexer:inst13\|WideOr0~0 " "Found clock multiplexer clockMultiplexer:inst13\|WideOr0~0" {  } { { "clockMultiplexer.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1508197354463 "|CPU|clockMultiplexer:inst13|WideOr0~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1508197354463 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:inst\|Div0\"" {  } { { "../ALU/ALU.v" "Div0" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1508197355210 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:inst\|Mult0\"" {  } { { "../ALU/ALU.v" "Mult0" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1508197355210 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:inst\|Mod0\"" {  } { { "../ALU/ALU.v" "Mod0" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1508197355210 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1508197355210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:inst\|lpm_divide:Div0\"" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508197355522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508197355522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508197355522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508197355522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508197355522 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508197355522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197355627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197355627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197355632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197355632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197355698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197355698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197355760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197355760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197355803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197355803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:inst\|lpm_mult:Mult0\"" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508197355850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508197355850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508197355850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508197355850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508197355850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508197355850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508197355850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508197355850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508197355850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508197355850 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508197355850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197355911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197355911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:inst\|lpm_divide:Mod0\"" {  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508197355926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508197355926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508197355926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508197355926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508197355926 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508197355926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508197355967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197355967 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:inst\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:inst\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/morales/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 23 -1 0 } } { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 112 616 832 224 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508197356381 "|CPU|ALU:inst|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:inst\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ALU:inst\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/morales/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 23 -1 0 } } { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 112 616 832 224 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508197356381 "|CPU|ALU:inst|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1508197356381 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1508197356381 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1508197357408 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1508197357408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[31\] " "Latch dataOutput:inst7\|IO_RAMOutput\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357453 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[29\] " "Latch dataOutput:inst7\|IO_RAMOutput\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357453 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[28\] " "Latch dataOutput:inst7\|IO_RAMOutput\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357453 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[27\] " "Latch dataOutput:inst7\|IO_RAMOutput\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357453 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[26\] " "Latch dataOutput:inst7\|IO_RAMOutput\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357453 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[25\] " "Latch dataOutput:inst7\|IO_RAMOutput\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357453 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[24\] " "Latch dataOutput:inst7\|IO_RAMOutput\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357453 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[23\] " "Latch dataOutput:inst7\|IO_RAMOutput\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357453 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[22\] " "Latch dataOutput:inst7\|IO_RAMOutput\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357453 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[21\] " "Latch dataOutput:inst7\|IO_RAMOutput\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357453 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[20\] " "Latch dataOutput:inst7\|IO_RAMOutput\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357453 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[19\] " "Latch dataOutput:inst7\|IO_RAMOutput\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357453 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[18\] " "Latch dataOutput:inst7\|IO_RAMOutput\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357453 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357453 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[17\] " "Latch dataOutput:inst7\|IO_RAMOutput\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357454 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[16\] " "Latch dataOutput:inst7\|IO_RAMOutput\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357454 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[15\] " "Latch dataOutput:inst7\|IO_RAMOutput\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357454 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[14\] " "Latch dataOutput:inst7\|IO_RAMOutput\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357454 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[13\] " "Latch dataOutput:inst7\|IO_RAMOutput\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357454 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[12\] " "Latch dataOutput:inst7\|IO_RAMOutput\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357454 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[11\] " "Latch dataOutput:inst7\|IO_RAMOutput\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357454 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[10\] " "Latch dataOutput:inst7\|IO_RAMOutput\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357454 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[9\] " "Latch dataOutput:inst7\|IO_RAMOutput\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357454 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[8\] " "Latch dataOutput:inst7\|IO_RAMOutput\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357454 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[7\] " "Latch dataOutput:inst7\|IO_RAMOutput\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357454 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[6\] " "Latch dataOutput:inst7\|IO_RAMOutput\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357454 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[5\] " "Latch dataOutput:inst7\|IO_RAMOutput\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357454 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[4\] " "Latch dataOutput:inst7\|IO_RAMOutput\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357454 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[3\] " "Latch dataOutput:inst7\|IO_RAMOutput\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357454 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[2\] " "Latch dataOutput:inst7\|IO_RAMOutput\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357455 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[1\] " "Latch dataOutput:inst7\|IO_RAMOutput\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357455 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[0\] " "Latch dataOutput:inst7\|IO_RAMOutput\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357455 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataOutput:inst7\|IO_RAMOutput\[30\] " "Latch dataOutput:inst7\|IO_RAMOutput\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[2\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[2\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357455 ""}  } { { "../dataOutput/dataOutput.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[0\] " "Latch ALU:inst\|aluOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357455 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[1\] " "Latch ALU:inst\|aluOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357455 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[2\] " "Latch ALU:inst\|aluOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357455 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[3\] " "Latch ALU:inst\|aluOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357455 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[4\] " "Latch ALU:inst\|aluOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357455 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[5\] " "Latch ALU:inst\|aluOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357455 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[6\] " "Latch ALU:inst\|aluOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357455 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[7\] " "Latch ALU:inst\|aluOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357455 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[8\] " "Latch ALU:inst\|aluOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357455 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[9\] " "Latch ALU:inst\|aluOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357456 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[10\] " "Latch ALU:inst\|aluOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357456 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[11\] " "Latch ALU:inst\|aluOut\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357456 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[12\] " "Latch ALU:inst\|aluOut\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357456 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[13\] " "Latch ALU:inst\|aluOut\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357456 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[14\] " "Latch ALU:inst\|aluOut\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357456 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[15\] " "Latch ALU:inst\|aluOut\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357456 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[16\] " "Latch ALU:inst\|aluOut\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357456 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[17\] " "Latch ALU:inst\|aluOut\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357456 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[18\] " "Latch ALU:inst\|aluOut\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357456 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[19\] " "Latch ALU:inst\|aluOut\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357456 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[20\] " "Latch ALU:inst\|aluOut\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357456 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[21\] " "Latch ALU:inst\|aluOut\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357456 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[22\] " "Latch ALU:inst\|aluOut\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357456 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[23\] " "Latch ALU:inst\|aluOut\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357457 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[24\] " "Latch ALU:inst\|aluOut\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357457 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[25\] " "Latch ALU:inst\|aluOut\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357457 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[26\] " "Latch ALU:inst\|aluOut\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357457 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[27\] " "Latch ALU:inst\|aluOut\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357457 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[28\] " "Latch ALU:inst\|aluOut\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357457 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[29\] " "Latch ALU:inst\|aluOut\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357457 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[30\] " "Latch ALU:inst\|aluOut\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[4\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[4\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357457 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|aluOut\[31\] " "Latch ALU:inst\|aluOut\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[6\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357457 ""}  } { { "../ALU/ALU.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[31\] " "Latch tripleMux:inst8\|tripleMuxOutput\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357457 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[29\] " "Latch tripleMux:inst8\|tripleMuxOutput\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357457 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[28\] " "Latch tripleMux:inst8\|tripleMuxOutput\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357457 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[27\] " "Latch tripleMux:inst8\|tripleMuxOutput\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357457 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[26\] " "Latch tripleMux:inst8\|tripleMuxOutput\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357457 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357457 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[25\] " "Latch tripleMux:inst8\|tripleMuxOutput\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357458 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[24\] " "Latch tripleMux:inst8\|tripleMuxOutput\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357458 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[23\] " "Latch tripleMux:inst8\|tripleMuxOutput\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357458 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[22\] " "Latch tripleMux:inst8\|tripleMuxOutput\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357458 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[21\] " "Latch tripleMux:inst8\|tripleMuxOutput\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357458 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[20\] " "Latch tripleMux:inst8\|tripleMuxOutput\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357458 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[19\] " "Latch tripleMux:inst8\|tripleMuxOutput\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357458 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[18\] " "Latch tripleMux:inst8\|tripleMuxOutput\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux5 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux5" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357458 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[17\] " "Latch tripleMux:inst8\|tripleMuxOutput\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux1 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux1" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357458 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[16\] " "Latch tripleMux:inst8\|tripleMuxOutput\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux1 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux1" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357458 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[15\] " "Latch tripleMux:inst8\|tripleMuxOutput\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux1 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux1" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357458 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[14\] " "Latch tripleMux:inst8\|tripleMuxOutput\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux1 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux1" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357458 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[13\] " "Latch tripleMux:inst8\|tripleMuxOutput\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux1 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux1" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357458 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[12\] " "Latch tripleMux:inst8\|tripleMuxOutput\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux1 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux1" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357459 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[11\] " "Latch tripleMux:inst8\|tripleMuxOutput\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[4\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[4\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357459 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[10\] " "Latch tripleMux:inst8\|tripleMuxOutput\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux1 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux1" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357459 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[9\] " "Latch tripleMux:inst8\|tripleMuxOutput\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux1 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux1" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357459 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[8\] " "Latch tripleMux:inst8\|tripleMuxOutput\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux1 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux1" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357459 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[7\] " "Latch tripleMux:inst8\|tripleMuxOutput\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux1 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux1" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357459 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[6\] " "Latch tripleMux:inst8\|tripleMuxOutput\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[4\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[4\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357459 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[5\] " "Latch tripleMux:inst8\|tripleMuxOutput\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst12\|programCounter\[3\] " "Ports D and ENA on the latch are fed by the same signal PC:inst12\|programCounter\[3\]" {  } { { "../PC/PC.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357459 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[4\] " "Latch tripleMux:inst8\|tripleMuxOutput\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357459 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[3\] " "Latch tripleMux:inst8\|tripleMuxOutput\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357459 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[2\] " "Latch tripleMux:inst8\|tripleMuxOutput\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357459 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[1\] " "Latch tripleMux:inst8\|tripleMuxOutput\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357459 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[0\] " "Latch tripleMux:inst8\|tripleMuxOutput\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357460 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tripleMux:inst8\|tripleMuxOutput\[30\] " "Latch tripleMux:inst8\|tripleMuxOutput\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simpleInstructionsRam:inst11\|Mux0 " "Ports D and ENA on the latch are fed by the same signal simpleInstructionsRam:inst11\|Mux0" {  } { { "../simpleInstructionsRAM/simpleInstructionsRam.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508197357460 ""}  } { { "../galetronCPU/tripleMux.v" "" { Text "/home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508197357460 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[22\] GND " "Pin \"offLEDS\[22\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508197361183 "|CPU|offLEDS[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[21\] GND " "Pin \"offLEDS\[21\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508197361183 "|CPU|offLEDS[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[20\] GND " "Pin \"offLEDS\[20\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508197361183 "|CPU|offLEDS[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[19\] GND " "Pin \"offLEDS\[19\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508197361183 "|CPU|offLEDS[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[18\] GND " "Pin \"offLEDS\[18\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508197361183 "|CPU|offLEDS[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[17\] GND " "Pin \"offLEDS\[17\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508197361183 "|CPU|offLEDS[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[16\] GND " "Pin \"offLEDS\[16\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508197361183 "|CPU|offLEDS[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[15\] GND " "Pin \"offLEDS\[15\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508197361183 "|CPU|offLEDS[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[14\] GND " "Pin \"offLEDS\[14\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508197361183 "|CPU|offLEDS[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[13\] GND " "Pin \"offLEDS\[13\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508197361183 "|CPU|offLEDS[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[12\] GND " "Pin \"offLEDS\[12\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508197361183 "|CPU|offLEDS[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[11\] GND " "Pin \"offLEDS\[11\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508197361183 "|CPU|offLEDS[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[10\] GND " "Pin \"offLEDS\[10\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508197361183 "|CPU|offLEDS[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[9\] GND " "Pin \"offLEDS\[9\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508197361183 "|CPU|offLEDS[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[8\] GND " "Pin \"offLEDS\[8\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508197361183 "|CPU|offLEDS[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[7\] GND " "Pin \"offLEDS\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508197361183 "|CPU|offLEDS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[6\] GND " "Pin \"offLEDS\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508197361183 "|CPU|offLEDS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[5\] GND " "Pin \"offLEDS\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508197361183 "|CPU|offLEDS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[4\] GND " "Pin \"offLEDS\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508197361183 "|CPU|offLEDS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[3\] GND " "Pin \"offLEDS\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508197361183 "|CPU|offLEDS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[2\] GND " "Pin \"offLEDS\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508197361183 "|CPU|offLEDS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[1\] GND " "Pin \"offLEDS\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508197361183 "|CPU|offLEDS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "offLEDS\[0\] GND " "Pin \"offLEDS\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf" { { 16 168 344 32 "offLEDS\[22..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508197361183 "|CPU|offLEDS[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1508197361183 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1508197361811 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1508197372055 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/output_files/CPU.map.smsg " "Generated suppressed messages file /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197372415 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1508197373002 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508197373002 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7341 " "Implemented 7341 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1508197374335 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1508197374335 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7233 " "Implemented 7233 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1508197374335 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1508197374335 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1508197374335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 257 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 257 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1370 " "Peak virtual memory: 1370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508197374368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 21:42:54 2017 " "Processing ended: Mon Oct 16 21:42:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508197374368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508197374368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508197374368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508197374368 ""}
