{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730630113010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730630113011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 17:35:12 2024 " "Processing started: Sun Nov 03 17:35:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730630113011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730630113011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map demo01 -c demo01 --generate_functional_sim_netlist " "Command: quartus_map demo01 -c demo01 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730630113011 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730630113177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo01.v 1 1 " "Found 1 design units, including 1 entities, in source file demo01.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo01 " "Found entity 1: demo01" {  } { { "demo01.v" "" { Text "C:/CE118/demo/demo01.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730630113203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730630113203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo02.v 1 1 " "Found 1 design units, including 1 entities, in source file demo02.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo02 " "Found entity 1: demo02" {  } { { "demo02.v" "" { Text "C:/CE118/demo/demo02.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730630113204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730630113204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16b " "Found entity 1: mux16b" {  } { { "mux16b.v" "" { Text "C:/CE118/demo/mux16b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730630113207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730630113207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.v" "" { Text "C:/CE118/demo/shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730630113208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730630113208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16b.v 1 1 " "Found 1 design units, including 1 entities, in source file adder16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_16bit " "Found entity 1: alu_16bit" {  } { { "adder16b.v" "" { Text "C:/CE118/demo/adder16b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730630113209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730630113209 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "triangle_control.v(7) " "Verilog HDL warning at triangle_control.v(7): extended using \"x\" or \"z\"" {  } { { "triangle_control.v" "" { Text "C:/CE118/demo/triangle_control.v" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1730630113210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangle_control.v 1 1 " "Found 1 design units, including 1 entities, in source file triangle_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 triangle_control " "Found entity 1: triangle_control" {  } { { "triangle_control.v" "" { Text "C:/CE118/demo/triangle_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730630113210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730630113210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16b.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu16b " "Found entity 1: alu16b" {  } { { "alu16b.v" "" { Text "C:/CE118/demo/alu16b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730630113212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730630113212 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo01 " "Elaborating entity \"demo01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730630113227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16b mux16b:mux " "Elaborating entity \"mux16b\" for hierarchy \"mux16b:mux\"" {  } { { "demo01.v" "mux" { Text "C:/CE118/demo/demo01.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730630113232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_16bit alu_16bit:alu " "Elaborating entity \"alu_16bit\" for hierarchy \"alu_16bit:alu\"" {  } { { "demo01.v" "alu" { Text "C:/CE118/demo/demo01.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730630113234 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cout adder16b.v(10) " "Verilog HDL Always Construct warning at adder16b.v(10): inferring latch(es) for variable \"cout\", which holds its previous value in one or more paths through the always construct" {  } { { "adder16b.v" "" { Text "C:/CE118/demo/adder16b.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1730630113234 "|demo01|alu_16bit:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout adder16b.v(10) " "Inferred latch for \"cout\" at adder16b.v(10)" {  } { { "adder16b.v" "" { Text "C:/CE118/demo/adder16b.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730630113234 "|demo01|alu_16bit:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_register:shift_reg " "Elaborating entity \"shift_register\" for hierarchy \"shift_register:shift_reg\"" {  } { { "demo01.v" "shift_reg" { Text "C:/CE118/demo/demo01.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730630113237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangle_control triangle_control:triangle_ctrl " "Elaborating entity \"triangle_control\" for hierarchy \"triangle_control:triangle_ctrl\"" {  } { { "demo01.v" "triangle_ctrl" { Text "C:/CE118/demo/demo01.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730630113240 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_16bit:alu\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_16bit:alu\|Mux0\"" {  } { { "adder16b.v" "Mux0" { Text "C:/CE118/demo/adder16b.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730630113268 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_16bit:alu\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_16bit:alu\|Mux1\"" {  } { { "adder16b.v" "Mux1" { Text "C:/CE118/demo/adder16b.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730630113268 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_16bit:alu\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_16bit:alu\|Mux2\"" {  } { { "adder16b.v" "Mux2" { Text "C:/CE118/demo/adder16b.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730630113268 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_16bit:alu\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_16bit:alu\|Mux3\"" {  } { { "adder16b.v" "Mux3" { Text "C:/CE118/demo/adder16b.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730630113268 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_16bit:alu\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_16bit:alu\|Mux4\"" {  } { { "adder16b.v" "Mux4" { Text "C:/CE118/demo/adder16b.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730630113268 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_16bit:alu\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_16bit:alu\|Mux5\"" {  } { { "adder16b.v" "Mux5" { Text "C:/CE118/demo/adder16b.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730630113268 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_16bit:alu\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_16bit:alu\|Mux6\"" {  } { { "adder16b.v" "Mux6" { Text "C:/CE118/demo/adder16b.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730630113268 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_16bit:alu\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_16bit:alu\|Mux7\"" {  } { { "adder16b.v" "Mux7" { Text "C:/CE118/demo/adder16b.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730630113268 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_16bit:alu\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_16bit:alu\|Mux8\"" {  } { { "adder16b.v" "Mux8" { Text "C:/CE118/demo/adder16b.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730630113268 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_16bit:alu\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_16bit:alu\|Mux9\"" {  } { { "adder16b.v" "Mux9" { Text "C:/CE118/demo/adder16b.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730630113268 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_16bit:alu\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_16bit:alu\|Mux10\"" {  } { { "adder16b.v" "Mux10" { Text "C:/CE118/demo/adder16b.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730630113268 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_16bit:alu\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_16bit:alu\|Mux11\"" {  } { { "adder16b.v" "Mux11" { Text "C:/CE118/demo/adder16b.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730630113268 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_16bit:alu\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_16bit:alu\|Mux12\"" {  } { { "adder16b.v" "Mux12" { Text "C:/CE118/demo/adder16b.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730630113268 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_16bit:alu\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_16bit:alu\|Mux13\"" {  } { { "adder16b.v" "Mux13" { Text "C:/CE118/demo/adder16b.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730630113268 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_16bit:alu\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_16bit:alu\|Mux14\"" {  } { { "adder16b.v" "Mux14" { Text "C:/CE118/demo/adder16b.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730630113268 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu_16bit:alu\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu_16bit:alu\|Mux15\"" {  } { { "adder16b.v" "Mux15" { Text "C:/CE118/demo/adder16b.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730630113268 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1730630113268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_16bit:alu\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"alu_16bit:alu\|lpm_mux:Mux0\"" {  } { { "adder16b.v" "" { Text "C:/CE118/demo/adder16b.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730630113293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_16bit:alu\|lpm_mux:Mux0 " "Instantiated megafunction \"alu_16bit:alu\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730630113293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730630113293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730630113293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730630113293 ""}  } { { "adder16b.v" "" { Text "C:/CE118/demo/adder16b.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1730630113293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "C:/CE118/demo/db/mux_3nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730630113332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730630113332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730630113394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 17:35:13 2024 " "Processing ended: Sun Nov 03 17:35:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730630113394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730630113394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730630113394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730630113394 ""}
