==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.456 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.915 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 107.312 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 1.283 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.681 seconds; current allocated memory: 119.617 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 7.525 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 978.645 MB.
INFO: [HLS 200-10] Analyzing design file 'UserDMA/userdma.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (UserDMA/userdma.cpp:203:53)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (UserDMA/userdma.cpp:204:61)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (UserDMA/userdma.cpp:206:51)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file UserDMA/userdma.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.421 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::read()' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::read()' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::read()' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::read()' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::read()' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::read()' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<32, false>(ap_int_base<32, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<32, false>(ap_int_base<32, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<7, false>::ap_range_ref(ap_int_base<7, false>*, int, int)' into 'ap_int_base<7, false>::range(int, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::range(int, int)' into 'ap_int_base<7, false>::operator()(int, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1130:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<7, false>::get() const' into 'ap_int_base<7, false>::ap_int_base<7, false>(ap_range_ref<7, false> const&)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::ap_int_base<7, false>(ap_range_ref<7, false> const&)' into 'bool operator!=<7, false>(ap_range_ref<7, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:1082:961)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<7, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<7, false>(ap_range_ref<7, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:1082:991)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<7, false>(ap_range_ref<7, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:1082:994)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<32, false>(ap_int_base<32, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<32, false>(ap_int_base<32, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:2230)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::ap_int_base<7, false>(ap_range_ref<7, false> const&)' into 'bool operator==<7, false>(ap_range_ref<7, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:1082:145)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<7, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<7, false>(ap_range_ref<7, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:1082:175)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<7, false>(ap_range_ref<7, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:1082:178)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, true>::minus operator-<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int<34>::ap_int<34, true>(ap_int_base<34, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::minus operator-<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<32, true>::minus operator-<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::minus operator-<32, false>(ap_int_base<32, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, true>::minus operator-<32, false, 32, true>(ap_int_base<32, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::minus operator-<32, false>(ap_int_base<32, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<34, true>(int, ap_int_base<34, true> const&)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1657)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator==<34, true>(ap_int_base<34, true> const&) const' into 'bool operator==<34, true>(int, ap_int_base<34, true> const&)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1695)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<32, false>::operator++(int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::operator++(int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<32, false>::operator++(int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:44:35)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:77:15)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator<<32, false>(ap_int_base<32, false> const&) const' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:75:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator++(int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:70:6)
INFO: [HLS 214-131] Inlining function 'bool operator==<34, true>(int, ap_int_base<34, true> const&)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:64:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::minus operator-<32, false>(ap_int_base<32, false> const&, int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:64:34)
INFO: [HLS 214-131] Inlining function 'bool operator!=<7, false>(ap_range_ref<7, false> const&, int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:61:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::operator()(int, int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:61:41)
INFO: [HLS 214-131] Inlining function 'bool operator==<34, true>(int, ap_int_base<34, true> const&)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::minus operator-<32, false>(ap_int_base<32, false> const&, int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:61:35)
INFO: [HLS 214-131] Inlining function 'bool operator==<7, false>(ap_range_ref<7, false> const&, int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:58:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::operator()(int, int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:58:23)
INFO: [HLS 214-131] Inlining function 'bool operator!=<32, false>(ap_int_base<32, false> const&, int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:58:16)
INFO: [HLS 214-131] Inlining function 'bool operator!=<7, false>(ap_range_ref<7, false> const&, int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:56:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::operator()(int, int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:56:23)
INFO: [HLS 214-131] Inlining function 'bool operator==<32, false>(ap_int_base<32, false> const&, int)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:56:16)
INFO: [HLS 214-131] Inlining function 'ap_int<1>::ap_int<1>(ap_uint<1> const&)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:51:35)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<32>(ap_uint<32> const&)' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:51:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::read()' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:50:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:47:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>& operator+=<32, false>(ap_int_base<32, false>&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, false>& operator+=<32, false>(ap_int_base<32, false>&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<32, false>(ap_int_base<32, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<32, false>(ap_int_base<32, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'streamtoparallelwithburst(hls::stream<data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, ap_uint<32>, ap_uint<32>*)' (UserDMA/userdma.cpp:10:36)
INFO: [HLS 214-131] Inlining function 'bool operator<<32, false>(ap_int_base<32, false> const&, int)' into 'streamtoparallelwithburst(hls::stream<data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, ap_uint<32>, ap_uint<32>*)' (UserDMA/userdma.cpp:36:26)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'streamtoparallelwithburst(hls::stream<data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, ap_uint<32>, ap_uint<32>*)' (UserDMA/userdma.cpp:31:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& operator+=<32, false>(ap_int_base<32, false>&, int)' into 'streamtoparallelwithburst(hls::stream<data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, ap_uint<32>, ap_uint<32>*)' (UserDMA/userdma.cpp:29:19)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32>(ap_int<32> const&)' into 'streamtoparallelwithburst(hls::stream<data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, ap_uint<32>, ap_uint<32>*)' (UserDMA/userdma.cpp:26:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'streamtoparallelwithburst(hls::stream<data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, ap_uint<32>, ap_uint<32>*)' (UserDMA/userdma.cpp:16:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'streamtoparallelwithburst(hls::stream<data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, ap_uint<32>, ap_uint<32>*)' (UserDMA/userdma.cpp:12:6)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<7, true>::ap_range_ref(ap_int_base<7, true>*, int, int)' into 'ap_int_base<7, true>::range(int, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1093:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, true>::range(int, int)' into 'ap_int_base<7, true>::operator()(int, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1130:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, false>::ap_int_base(int)' into 'ap_range_ref<7, true>::operator=(int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_ref.h:391:102)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:93:6)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<7, true>::operator=(int)' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:119:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, true>::operator()(int, int)' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:119:7)
INFO: [HLS 214-131] Inlining function 'bool operator==<34, true>(int, ap_int_base<34, true> const&)' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:118:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::minus operator-<32, false>(ap_int_base<32, false> const&, int)' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:118:40)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<7, true>::operator=(int)' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:116:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<7, true>::operator()(int, int)' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:116:7)
INFO: [HLS 214-131] Inlining function 'ap_int<1>::ap_int(int)' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:113:22)
INFO: [HLS 214-131] Inlining function 'ap_int<1>::ap_int(int)' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:111:22)
INFO: [HLS 214-131] Inlining function 'ap_int<7>::ap_int(int)' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:109:21)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<32>(ap_uint<32> const&)' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&)' (UserDMA/userdma.cpp:108:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 7ul, 0ul, 0ul> const&)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 7ul, 0ul, 0ul> const&)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 7ul, 0ul, 0ul> const&)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 7ul, 0ul, 0ul> const&)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 7ul, 0ul, 0ul> const&)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 7ul, 0ul, 0ul> const&)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&)' (UserDMA/userdma.cpp:142:10)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&)' (UserDMA/userdma.cpp:158:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator!() const' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&)' (UserDMA/userdma.cpp:157:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<32>, 7ul, 0ul, 0ul> const&)' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&)' (UserDMA/userdma.cpp:155:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint<1>(ap_int<1> const&)' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&)' (UserDMA/userdma.cpp:154:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<7>::ap_uint<7>(ap_int<7> const&)' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&)' (UserDMA/userdma.cpp:153:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32>(ap_int<32> const&)' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&)' (UserDMA/userdma.cpp:152:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'inbuf' with compact=bit mode in 33-bits (UserDMA/userdma.cpp:198:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outbuf' with compact=bit mode in 40-bits (UserDMA/userdma.cpp:200:37)
INFO: [HLS 214-241] Aggregating maxi variable 'm2sbuf' with compact=none mode in 32-bits (UserDMA/userdma.cpp:177:0)
INFO: [HLS 214-241] Aggregating maxi variable 's2mbuf' with compact=none mode in 32-bits (UserDMA/userdma.cpp:177:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_23_2'(UserDMA/userdma.cpp:23:22) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (UserDMA/userdma.cpp:23:22)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_106_2'(UserDMA/userdma.cpp:106:23) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (UserDMA/userdma.cpp:106:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i33.s_struct.datas.1' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.datas' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<1>s.i1' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<7>s.i7' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'getinstream(hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&, ap_uint<1>, ap_uint<32>, bool&, ap_uint<32>, hls::stream<data, 0>&, hls::stream<int, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int_base<32, true>s' into '_llvm.fpga.unpack.bits.s_struct.datas.i33.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.datas.i33.1' into 'streamtoparallelwithburst(hls::stream<data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, ap_uint<32>, ap_uint<32>*) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.out_datas' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i40.s_struct.out_datas.1' into 'paralleltostreamwithburst(ap_uint<32>*, ap_uint<1>, ap_uint<32>, int, hls::stream<out_data, 0>&, hls::stream<int, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<32>ss_struct.ap_uint<7>ss_struct.ap_int<1>ss' into '_llvm.fpga.unpack.bits.s_struct.out_datas.i40.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.out_datas.i40.1' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_int<1>s' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i7.s_struct.ap_uint<7>s' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'sendoutstream(hls::stream<out_data, 0>&, hls::stream<int, 0>&, ap_uint<1>, bool&, bool, hls::stream<hls::axis<ap_uint<32>, 7ul, 0ul, 0ul>, 0>&) (.1)' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.277 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.084 GB.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'userdma' (UserDMA/userdma.cpp:199:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'userdma' (UserDMA/userdma.cpp:199:1), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'getinstream'
	 'streamtoparallelwithburst'
	 'paralleltostreamwithburst'
	 'sendoutstream'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (UserDMA/userdma.cpp:106:32) in function 'paralleltostreamwithburst'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (UserDMA/userdma.cpp:43:11) to (UserDMA/userdma.cpp:71:10) in function 'getinstream'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.084 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_20_1' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'streamtoparallelwithburst' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_147_1' (UserDMA/userdma.cpp:140:17) in function 'sendoutstream' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_98_1' (UserDMA/userdma.cpp:99:18) in function 'paralleltostreamwithburst' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-1450] Process getinstream has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'userdma' ...
WARNING: [SYN 201-107] Renaming port name 'userdma/m2s_len' to 'userdma/m2s_len_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getinstream_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getinstream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_23_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streamtoparallelwithburst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'VITIS_LOOP_106_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'paralleltostreamwithburst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sendoutstream_Pipeline_VITIS_LOOP_149_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sendoutstream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'userdma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getinstream_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'width_count' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'getinstream_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'getinstream_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getinstream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'in_len_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getinstream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2' pipeline 'VITIS_LOOP_23_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streamtoparallelwithburst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'out_sts' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'final_s2m_len_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'streamtoparallelwithburst'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'Img_width_count' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2' pipeline 'VITIS_LOOP_106_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'paralleltostreamwithburst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'first' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'm2s_len' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'paralleltostreamwithburst'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sendoutstream_Pipeline_VITIS_LOOP_149_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sendoutstream_Pipeline_VITIS_LOOP_149_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sendoutstream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sendoutstream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'userdma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/inStreamTop_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/inStreamTop_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/inStreamTop_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/inStreamTop_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/inStreamTop_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/s2m_buf_sts' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/s2m_sts_clear' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/s2m_len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/s2m_enb_clrsts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/s2mbuf' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/s2m_err' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/Img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/m2sbuf' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/m2s_buf_sts' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/m2s_sts_clear' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/m2s_len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/m2s_enb_clrsts' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/outStreamTop_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/outStreamTop_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/outStreamTop_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/outStreamTop_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'userdma/outStreamTop_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'userdma' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 's2m_buf_sts', 's2m_sts_clear', 's2m_len', 's2m_enb_clrsts', 's2mbuf', 's2m_err', 'Img_width', 'm2sbuf', 'm2s_buf_sts', 'm2s_sts_clear', 'm2s_len', 'm2s_enb_clrsts' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'userdma'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.084 GB.
INFO: [RTMG 210-285] Implementing FIFO 's2m_sts_clear_c_U(userdma_fifo_w1_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's2mbuf_c_U(userdma_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm2s_sts_clear_c_U(userdma_fifo_w1_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inbuf_U(userdma_fifo_w33_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'incount_U(userdma_fifo_w32_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's2m_len_c_U(userdma_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's2m_enb_clrsts_c_U(userdma_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outbuf_U(userdma_fifo_w40_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'outcount_U(userdma_fifo_w32_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'm2s_enb_clrsts_c_U(userdma_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_streamtoparallelwithburst_U0_U(userdma_start_for_streamtoparallelwithburst_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sendoutstream_U0_U(userdma_start_for_sendoutstream_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.964 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.126 seconds; current allocated memory: 1.084 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for userdma.
INFO: [VLOG 209-307] Generating Verilog RTL for userdma.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.976 seconds; current allocated memory: 142.660 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 17.804 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 43.262 seconds; current allocated memory: 151.828 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 44.072 seconds; peak allocated memory: 1.086 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.942 seconds; current allocated memory: 136.180 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 15.779 seconds; peak allocated memory: 1.092 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/leolo/Project/SOC/UserDMA
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/leolo/Project/SOC/UserDMA -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/leolo/Project/SOC/UserDMA 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.87 seconds; current allocated memory: 141.121 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 6.678 seconds; peak allocated memory: 1.092 GB.
