$date
	Sun Mar 06 17:05:42 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module gameClockTestbench $end
$scope module gcTest $end
$var wire 1 ! reset $end
$var wire 1 " clk $end
$var reg 32 # gameTime [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
x"
x!
$end
#10
0!
0"
#20
b1 #
1"
#30
0"
#40
b10 #
1"
#50
0"
#60
b11 #
1"
#70
0"
#80
b100 #
1"
#90
0"
#100
b101 #
1"
#110
0"
#120
b110 #
1"
#130
0"
#140
b111 #
1"
#150
0"
#160
b1000 #
1"
#170
0"
#180
b1001 #
1"
#190
0"
#200
b1010 #
1"
#210
0"
#220
b1011 #
1"
#230
0"
#240
b1100 #
1"
#250
0"
#260
b1101 #
1"
#270
0"
#280
b1110 #
1"
#290
0"
#300
b1111 #
1"
#310
0"
#320
b10000 #
1"
#330
0"
#340
b10001 #
1"
#350
0"
#360
b10010 #
1"
#370
0"
#380
b10011 #
1"
#390
0"
#400
b10100 #
1"
#410
0"
#420
b10101 #
1"
#430
0"
#440
b10110 #
1"
#450
0"
#460
b10111 #
1"
#470
0"
#480
b11000 #
1"
#490
0"
#500
b11001 #
1"
#510
0"
#520
b11010 #
1"
#530
0"
#540
b11011 #
1"
#550
0"
#560
b11100 #
1"
#570
0"
#580
b11101 #
1"
#590
0"
#600
b11110 #
1"
#610
0"
#620
b11111 #
1"
#630
0"
#640
b100000 #
1"
#650
0"
#660
b100001 #
1"
#670
0"
#680
b100010 #
1"
#690
0"
#700
b100011 #
1"
#710
0"
#720
b100100 #
1"
#730
0"
#740
b100101 #
1"
#750
0"
#760
b100110 #
1"
#770
0"
#780
b100111 #
1"
#790
0"
#800
b101000 #
1"
#810
0"
#820
b101001 #
1"
#830
0"
#840
b101010 #
1"
#850
0"
#860
b101011 #
1"
#870
0"
#880
b101100 #
1"
#890
0"
#900
b101101 #
1"
#910
0"
#920
b101110 #
1"
#930
0"
#940
b101111 #
1"
#950
0"
#960
b110000 #
1"
#970
0"
#980
b110001 #
1"
#990
0"
#1000
b110010 #
1"
#1010
0"
#1020
b110011 #
1"
