{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509911853943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509911853949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 20:57:33 2017 " "Processing started: Sun Nov 05 20:57:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509911853949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911853949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc_mic_lcd -c Decay_Delay " "Command: quartus_map --read_settings_files=on --write_settings_files=off adc_mic_lcd -c Decay_Delay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911853949 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911854766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509911854826 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "adc2.qsys " "Elaborating Qsys system entity \"adc2.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911869012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.05.20:57:55 Progress: Loading KPCDASS2017/adc2.qsys " "2017.11.05.20:57:55 Progress: Loading KPCDASS2017/adc2.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911875097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.05.20:57:55 Progress: Reading input file " "2017.11.05.20:57:55 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911875750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.05.20:57:55 Progress: Adding clk_0 \[clock_source 17.0\] " "2017.11.05.20:57:55 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911875849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.05.20:57:57 Progress: Parameterizing module clk_0 " "2017.11.05.20:57:57 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911877207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.05.20:57:57 Progress: Adding modular_adc_0 \[altera_modular_adc 17.0\] " "2017.11.05.20:57:57 Progress: Adding modular_adc_0 \[altera_modular_adc 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911877210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.05.20:57:57 Progress: Parameterizing module modular_adc_0 " "2017.11.05.20:57:57 Progress: Parameterizing module modular_adc_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911877711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.05.20:57:57 Progress: Building connections " "2017.11.05.20:57:57 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911877724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.05.20:57:57 Progress: Parameterizing connections " "2017.11.05.20:57:57 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911877779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.05.20:57:57 Progress: Validating " "2017.11.05.20:57:57 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911877780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.05.20:57:59 Progress: Done reading input file " "2017.11.05.20:57:59 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911879725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc2: Generating adc2 \"adc2\" for QUARTUS_SYNTH " "Adc2: Generating adc2 \"adc2\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911881341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Modular_adc_0: \"adc2\" instantiated altera_modular_adc \"modular_adc_0\" " "Modular_adc_0: \"adc2\" instantiated altera_modular_adc \"modular_adc_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911882607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"adc2\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"adc2\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911882719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Control_internal: \"modular_adc_0\" instantiated altera_modular_adc_control \"control_internal\" " "Control_internal: \"modular_adc_0\" instantiated altera_modular_adc_control \"control_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911882747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sequencer_internal: \"modular_adc_0\" instantiated altera_modular_adc_sequencer \"sequencer_internal\" " "Sequencer_internal: \"modular_adc_0\" instantiated altera_modular_adc_sequencer \"sequencer_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911882792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc2: Done \"adc2\" with 5 modules, 15 files " "Adc2: Done \"adc2\" with 5 modules, 15 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911882825 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "adc2.qsys " "Finished elaborating Qsys system entity \"adc2.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911883640 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "adc.qsys " "Elaborating Qsys system entity \"adc.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911883647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.05.20:58:09 Progress: Loading KPCDASS2017/adc.qsys " "2017.11.05.20:58:09 Progress: Loading KPCDASS2017/adc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911889550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.05.20:58:10 Progress: Reading input file " "2017.11.05.20:58:10 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911890122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.05.20:58:10 Progress: Adding clk_0 \[clock_source 17.0\] " "2017.11.05.20:58:10 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911890217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.05.20:58:11 Progress: Parameterizing module clk_0 " "2017.11.05.20:58:11 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911891522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.05.20:58:11 Progress: Adding modular_adc_0 \[altera_modular_adc 17.0\] " "2017.11.05.20:58:11 Progress: Adding modular_adc_0 \[altera_modular_adc 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911891524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.05.20:58:12 Progress: Parameterizing module modular_adc_0 " "2017.11.05.20:58:12 Progress: Parameterizing module modular_adc_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911892006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.05.20:58:12 Progress: Building connections " "2017.11.05.20:58:12 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911892016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.05.20:58:12 Progress: Parameterizing connections " "2017.11.05.20:58:12 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911892062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.05.20:58:12 Progress: Validating " "2017.11.05.20:58:12 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911892063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.11.05.20:58:13 Progress: Done reading input file " "2017.11.05.20:58:13 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911893949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc: Generating adc \"adc\" for QUARTUS_SYNTH " "Adc: Generating adc \"adc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911895383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Modular_adc_0: \"adc\" instantiated altera_modular_adc \"modular_adc_0\" " "Modular_adc_0: \"adc\" instantiated altera_modular_adc \"modular_adc_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911896609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"adc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"adc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911896715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Control_internal: \"modular_adc_0\" instantiated altera_modular_adc_control \"control_internal\" " "Control_internal: \"modular_adc_0\" instantiated altera_modular_adc_control \"control_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911896748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sequencer_internal: \"modular_adc_0\" instantiated altera_modular_adc_sequencer \"sequencer_internal\" " "Sequencer_internal: \"modular_adc_0\" instantiated altera_modular_adc_sequencer \"sequencer_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911896794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc: Done \"adc\" with 5 modules, 15 files " "Adc: Done \"adc\" with 5 modules, 15 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911896817 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "adc.qsys " "Finished elaborating Qsys system entity \"adc.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911897666 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "midi_input.v(70) " "Verilog HDL information at midi_input.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1509911897778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/midi_input.v 1 1 " "Found 1 design units, including 1 entities, in source file v/midi_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 midi_adc_input " "Found entity 1: midi_adc_input" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "V/lfsr.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/lfsr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_ROM " "Found entity 1: SPI_ROM" {  } { { "V/SPI_ROM.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_RAM " "Found entity 1: SPI_RAM" {  } { { "V/SPI_RAM.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sound_to_mtl2.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sound_to_mtl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOUND_TO_MTL2 " "Found entity 1: SOUND_TO_MTL2" {  } { { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_VGA " "Found entity 1: PLL_VGA" {  } { { "V/PLL_VGA.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pipo.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 PIPO " "Found entity 1: PIPO" {  } { { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/peak_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/peak_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 PEAK_DELAY " "Found entity 1: PEAK_DELAY" {  } { { "V/PEAK_DELAY.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PEAK_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SYS_CLK sys_clk MAX10_ADC.v(2) " "Verilog HDL Declaration information at MAX10_ADC.v(2): object \"SYS_CLK\" differs only in case from object \"sys_clk\" in the same scope" {  } { { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509911897805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/max10_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file v/max10_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX10_ADC " "Found entity 1: MAX10_ADC" {  } { { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2s_assess.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2s_assess.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_ASSESS " "Found entity 1: I2S_ASSESS" {  } { { "V/I2S_ASSESS.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/dac16.v 1 1 " "Found 1 design units, including 1 entities, in source file v/dac16.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC16 " "Found entity 1: DAC16" {  } { { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_srce.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_srce.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_SRCE " "Found entity 1: AUDIO_SRCE" {  } { { "V/AUDIO_SRCE.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SRCE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_spi_ctl_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_spi_ctl_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_SPI_CTL_RD " "Found entity 1: AUDIO_SPI_CTL_RD" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_4096_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_4096_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_4096_32bit " "Found entity 1: ram_4096_32bit" {  } { { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/adc_seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file v/adc_seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_SEG_LED " "Found entity 1: ADC_SEG_LED" {  } { { "V/ADC_SEG_LED.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/ADC_SEG_LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/kp_main.v 1 1 " "Found 1 design units, including 1 entities, in source file v/kp_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_main " "Found entity 1: KP_main" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclk.v 1 1 " "Found 1 design units, including 1 entities, in source file altclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 altclk " "Found entity 1: altclk" {  } { { "altclk.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/altclk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/multi_clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file v/multi_clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 multi_clk_div " "Found entity 1: multi_clk_div" {  } { { "V/multi_clk_div.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/multi_clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_buff/synthesis/clock_buff.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_buff/synthesis/clock_buff.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_buff " "Found entity 1: clock_buff" {  } { { "clock_buff/synthesis/clock_buff.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/clock_buff.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_buff_altclkctrl_0_sub " "Found entity 1: clock_buff_altclkctrl_0_sub" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897882 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_buff_altclkctrl_0 " "Found entity 2: clock_buff_altclkctrl_0" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/kp_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/kp_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_delay " "Found entity 1: KP_delay" {  } { { "V/KP_delay.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_delay " "Found entity 1: ram_delay" {  } { { "ram_delay.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_delay.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fasterfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/fasterfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 newfilter " "Found entity 1: newfilter" {  } { { "V/fasterfilter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/fasterfilter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mainfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mainfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainfilter " "Found entity 1: mainfilter" {  } { { "V/mainfilter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/mainfilter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897893 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "kpfilter.v(14) " "Verilog HDL information at kpfilter.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "V/kpfilter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/kpfilter.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1509911897895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/kpfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/kpfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 kpfilter " "Found entity 1: kpfilter" {  } { { "V/kpfilter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/kpfilter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcpll.v 1 1 " "Found 1 design units, including 1 entities, in source file adcpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 adcpll " "Found entity 1: adcpll" {  } { { "adcpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adcpll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/adc_translate.v 1 1 " "Found 1 design units, including 1 entities, in source file v/adc_translate.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_translate " "Found entity 1: adc_translate" {  } { { "V/adc_translate.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/adc_translate.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reset RESET sequencer.v(13) " "Verilog HDL Declaration information at sequencer.v(13): object \"Reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "V/sequencer.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/sequencer.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509911897904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer " "Found entity 1: sequencer" {  } { { "V/sequencer.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/sequencer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storage.v 1 1 " "Found 1 design units, including 1 entities, in source file storage.v" { { "Info" "ISGN_ENTITY_NAME" "1 storage " "Found entity 1: storage" {  } { { "storage.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/storage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp_top.v 1 1 " "Found 1 design units, including 1 entities, in source file kp_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_top " "Found entity 1: KP_top" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc1.v 1 1 " "Found 1 design units, including 1 entities, in source file adc1.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_1 " "Found entity 1: adc_1" {  } { { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/adc2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/adc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc2 " "Found entity 1: adc2" {  } { { "db/ip/adc2/adc2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/adc2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/submodules/adc2_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/submodules/adc2_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc2_modular_adc_0 " "Found entity 1: adc2_modular_adc_0" {  } { { "db/ip/adc2/submodules/adc2_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/adc2_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "db/ip/adc2/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "db/ip/adc2/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897922 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(705) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(705): extended using \"x\" or \"z\"" {  } { { "db/ip/adc2/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/altera_modular_adc_control_fsm.v" 705 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1509911897924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "db/ip/adc2/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "db/ip/adc2/submodules/altera_modular_adc_sequencer.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/altera_modular_adc_sequencer.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "db/ip/adc2/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/altera_modular_adc_sequencer_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "db/ip/adc2/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/altera_modular_adc_sequencer_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/adc2/submodules/altera_reset_controller.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/adc2/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "db/ip/adc2/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "db/ip/adc2/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc2/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc2/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "db/ip/adc2/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc2/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/adc_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/adc_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_modular_adc_0 " "Found entity 1: adc_modular_adc_0" {  } { { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(705) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(705): extended using \"x\" or \"z\"" {  } { { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 705 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1509911897960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "db/ip/adc/submodules/altera_modular_adc_sequencer.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_sequencer.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "db/ip/adc/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_sequencer_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "db/ip/adc/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_sequencer_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/adc/submodules/altera_reset_controller.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/adc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "db/ip/adc/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "db/ip/adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911897982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911897982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "KP_top " "Elaborating entity \"KP_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509911898384 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MEM_0 KP_top.v(78) " "Verilog HDL warning at KP_top.v(78): object MEM_0 used but never assigned" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 78 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1509911898389 "|KP_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MEM_1 KP_top.v(79) " "Verilog HDL warning at KP_top.v(79): object MEM_1 used but never assigned" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 79 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1509911898389 "|KP_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MEM_2 KP_top.v(80) " "Verilog HDL warning at KP_top.v(80): object MEM_2 used but never assigned" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 80 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1509911898389 "|KP_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MEM_3 KP_top.v(81) " "Verilog HDL warning at KP_top.v(81): object MEM_3 used but never assigned" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 81 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1509911898389 "|KP_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MEM_4 KP_top.v(82) " "Verilog HDL warning at KP_top.v(82): object MEM_4 used but never assigned" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 82 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1509911898389 "|KP_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MEM_5 KP_top.v(83) " "Verilog HDL warning at KP_top.v(83): object MEM_5 used but never assigned" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 83 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1509911898389 "|KP_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MEM_DELAY KP_top.v(87) " "Verilog HDL warning at KP_top.v(87): object MEM_DELAY used but never assigned" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 87 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1509911898389 "|KP_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sw_filt KP_top.v(185) " "Verilog HDL or VHDL warning at KP_top.v(185): object \"sw_filt\" assigned a value but never read" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509911898389 "|KP_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sub0 KP_top.v(330) " "Verilog HDL or VHDL warning at KP_top.v(330): object \"sub0\" assigned a value but never read" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 330 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509911898389 "|KP_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 KP_top.v(190) " "Verilog HDL assignment warning at KP_top.v(190): truncated value with size 32 to match size of target (12)" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509911898389 "|KP_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 KP_top.v(191) " "Verilog HDL assignment warning at KP_top.v(191): truncated value with size 32 to match size of target (7)" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509911898389 "|KP_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM_0 0 KP_top.v(78) " "Net \"MEM_0\" at KP_top.v(78) has no driver or initial value, using a default initial value '0'" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509911898389 "|KP_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM_1 0 KP_top.v(79) " "Net \"MEM_1\" at KP_top.v(79) has no driver or initial value, using a default initial value '0'" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 79 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509911898390 "|KP_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM_2 0 KP_top.v(80) " "Net \"MEM_2\" at KP_top.v(80) has no driver or initial value, using a default initial value '0'" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 80 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509911898390 "|KP_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM_3 0 KP_top.v(81) " "Net \"MEM_3\" at KP_top.v(81) has no driver or initial value, using a default initial value '0'" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 81 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509911898390 "|KP_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM_4 0 KP_top.v(82) " "Net \"MEM_4\" at KP_top.v(82) has no driver or initial value, using a default initial value '0'" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509911898390 "|KP_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM_5 0 KP_top.v(83) " "Net \"MEM_5\" at KP_top.v(83) has no driver or initial value, using a default initial value '0'" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509911898390 "|KP_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM_DELAY 0 KP_top.v(87) " "Net \"MEM_DELAY\" at KP_top.v(87) has no driver or initial value, using a default initial value '0'" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509911898390 "|KP_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_buff clock_buff:buff " "Elaborating entity \"clock_buff\" for hierarchy \"clock_buff:buff\"" {  } { { "KP_top.v" "buff" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911898391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_buff_altclkctrl_0 clock_buff:buff\|clock_buff_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"clock_buff_altclkctrl_0\" for hierarchy \"clock_buff:buff\|clock_buff_altclkctrl_0:altclkctrl_0\"" {  } { { "clock_buff/synthesis/clock_buff.v" "altclkctrl_0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/clock_buff.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911898392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_buff_altclkctrl_0_sub clock_buff:buff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component " "Elaborating entity \"clock_buff_altclkctrl_0_sub\" for hierarchy \"clock_buff:buff\|clock_buff_altclkctrl_0:altclkctrl_0\|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component\"" {  } { { "clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" "clock_buff_altclkctrl_0_sub_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911898393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclk altclk:clockyclock " "Elaborating entity \"altclk\" for hierarchy \"altclk:clockyclock\"" {  } { { "KP_top.v" "clockyclock" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911898404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altclk:clockyclock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altclk:clockyclock\|altpll:altpll_component\"" {  } { { "altclk.v" "altpll_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/altclk.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911898446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altclk:clockyclock\|altpll:altpll_component " "Elaborated megafunction instantiation \"altclk:clockyclock\|altpll:altpll_component\"" {  } { { "altclk.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/altclk.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911898447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altclk:clockyclock\|altpll:altpll_component " "Instantiated megafunction \"altclk:clockyclock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3125 " "Parameter \"clk0_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 384 " "Parameter \"clk0_multiply_by\" = \"384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altclk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altclk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898448 ""}  } { { "altclk.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/altclk.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509911898448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altclk_altpll2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altclk_altpll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altclk_altpll2 " "Found entity 1: altclk_altpll2" {  } { { "db/altclk_altpll2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altclk_altpll2.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911898517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911898517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclk_altpll2 altclk:clockyclock\|altpll:altpll_component\|altclk_altpll2:auto_generated " "Elaborating entity \"altclk_altpll2\" for hierarchy \"altclk:clockyclock\|altpll:altpll_component\|altclk_altpll2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911898517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi_clk_div multi_clk_div:div " "Elaborating entity \"multi_clk_div\" for hierarchy \"multi_clk_div:div\"" {  } { { "KP_top.v" "div" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911898523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "midi_adc_input midi_adc_input:solo_1 " "Elaborating entity \"midi_adc_input\" for hierarchy \"midi_adc_input:solo_1\"" {  } { { "KP_top.v" "solo_1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911898525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kpfilter midi_adc_input:solo_1\|kpfilter:adcfilt0 " "Elaborating entity \"kpfilter\" for hierarchy \"midi_adc_input:solo_1\|kpfilter:adcfilt0\"" {  } { { "V/midi_input.v" "adcfilt0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911898574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_main KP_main:solo1 " "Elaborating entity \"KP_main\" for hierarchy \"KP_main:solo1\"" {  } { { "KP_top.v" "solo1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911898581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_4096_32bit KP_main:solo1\|ram_4096_32bit:shift_reg_ram " "Elaborating entity \"ram_4096_32bit\" for hierarchy \"KP_main:solo1\|ram_4096_32bit:shift_reg_ram\"" {  } { { "V/KP_main.v" "shift_reg_ram" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911898596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram KP_main:solo1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"KP_main:solo1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_4096_32bit.v" "altsyncram_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911898643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_main:solo1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"KP_main:solo1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911898645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_main:solo1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"KP_main:solo1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911898645 ""}  } { { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509911898645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ggq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ggq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ggq1 " "Found entity 1: altsyncram_ggq1" {  } { { "db/altsyncram_ggq1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_ggq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911898716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911898716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ggq1 KP_main:solo1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_ggq1:auto_generated " "Elaborating entity \"altsyncram_ggq1\" for hierarchy \"KP_main:solo1\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_ggq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911898717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainfilter mainfilter:lpf_mix0 " "Elaborating entity \"mainfilter\" for hierarchy \"mainfilter:lpf_mix0\"" {  } { { "KP_top.v" "lpf_mix0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:noise_gen " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:noise_gen\"" {  } { { "KP_top.v" "noise_gen" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_SEG_LED ADC_SEG_LED:segR " "Elaborating entity \"ADC_SEG_LED\" for hierarchy \"ADC_SEG_LED:segR\"" {  } { { "KP_top.v" "segR" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_1 adc_1:adc1 " "Elaborating entity \"adc_1\" for hierarchy \"adc_1:adc1\"" {  } { { "KP_top.v" "adc1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcpll adc_1:adc1\|adcpll:adc_pll_inst " "Elaborating entity \"adcpll\" for hierarchy \"adc_1:adc1\|adcpll:adc_pll_inst\"" {  } { { "adc1.v" "adc_pll_inst" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component\"" {  } { { "adcpll.v" "altpll_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adcpll.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component\"" {  } { { "adcpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adcpll.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component " "Instantiated megafunction \"adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=adcpll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=adcpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899109 ""}  } { { "adcpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adcpll.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509911899109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/adcpll_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/adcpll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 adcpll_altpll1 " "Found entity 1: adcpll_altpll1" {  } { { "db/adcpll_altpll1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/adcpll_altpll1.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911899177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911899177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcpll_altpll1 adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component\|adcpll_altpll1:auto_generated " "Elaborating entity \"adcpll_altpll1\" for hierarchy \"adc_1:adc1\|adcpll:adc_pll_inst\|altpll:altpll_component\|adcpll_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer adc_1:adc1\|sequencer:sequencer_inst " "Elaborating entity \"sequencer\" for hierarchy \"adc_1:adc1\|sequencer:sequencer_inst\"" {  } { { "adc1.v" "sequencer_inst" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "storage adc_1:adc1\|storage:storage_inst_1 " "Elaborating entity \"storage\" for hierarchy \"adc_1:adc1\|storage:storage_inst_1\"" {  } { { "adc1.v" "storage_inst_1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc adc_1:adc1\|adc:adc_ext_storage_inst " "Elaborating entity \"adc\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\"" {  } { { "adc1.v" "adc_ext_storage_inst" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_modular_adc_0 adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0 " "Elaborating entity \"adc_modular_adc_0\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\"" {  } { { "db/ip/adc/adc.v" "modular_adc_0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "db/ip/adc/submodules/adc_modular_adc_0.v" "control_internal" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "db/ip/adc/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899194 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509911899197 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899215 ""}  } { { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509911899215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911899469 ""}  } { { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509911899469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911899532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911899532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911899547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911899547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911899563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911899563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911899628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911899628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911899704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911899704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911899767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911899767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "db/ip/adc/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "db/ip/adc/submodules/adc_modular_adc_0.v" "sequencer_internal" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "db/ip/adc/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_sequencer.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "db/ip/adc/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_sequencer.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller adc_1:adc1\|adc:adc_ext_storage_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/adc/adc.v" "rst_controller" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer adc_1:adc1\|adc:adc_ext_storage_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/adc/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer adc_1:adc1\|adc:adc_ext_storage_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"adc_1:adc1\|adc:adc_ext_storage_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/adc/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC16 DAC16:dac1 " "Elaborating entity \"DAC16\" for hierarchy \"DAC16:dac1\"" {  } { { "KP_top.v" "dac1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911899819 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:bass\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_ggq1:auto_generated\|q_b\[0\] " "Synthesized away node \"KP_main:bass\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_ggq1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_ggq1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_ggq1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 166 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 326 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911900560 "|KP_top|KP_main:bass|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_ggq1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:solo2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_ggq1:auto_generated\|q_b\[0\] " "Synthesized away node \"KP_main:solo2\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_ggq1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_ggq1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_ggq1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 166 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 288 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911900560 "|KP_top|KP_main:solo2|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_ggq1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1509911900560 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1509911900560 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:bass\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_ggq1:auto_generated\|q_b\[1\] " "Synthesized away node \"KP_main:bass\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_ggq1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_ggq1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_ggq1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 166 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 326 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911900576 "|KP_top|KP_main:bass|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_ggq1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:bass\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_ggq1:auto_generated\|q_b\[2\] " "Synthesized away node \"KP_main:bass\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_ggq1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_ggq1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_ggq1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 166 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 326 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911900576 "|KP_top|KP_main:bass|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_ggq1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "KP_main:bass\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_ggq1:auto_generated\|q_b\[3\] " "Synthesized away node \"KP_main:bass\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_ggq1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_ggq1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_ggq1.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 166 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 326 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911900576 "|KP_top|KP_main:bass|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_ggq1:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1509911900576 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1509911900576 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_2_in\|clock_out " "Found clock multiplexer midi_adc_input:solo_2_in\|clock_out" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509911900789 "|KP_top|midi_adc_input:solo_2_in|clock_out"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_2_in\|clock_out~0 " "Found clock multiplexer midi_adc_input:solo_2_in\|clock_out~0" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509911900789 "|KP_top|midi_adc_input:solo_2_in|clock_out~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_2_in\|clock_out~1 " "Found clock multiplexer midi_adc_input:solo_2_in\|clock_out~1" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509911900789 "|KP_top|midi_adc_input:solo_2_in|clock_out~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_2_in\|clock_out~2 " "Found clock multiplexer midi_adc_input:solo_2_in\|clock_out~2" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509911900789 "|KP_top|midi_adc_input:solo_2_in|clock_out~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_2_in\|clock_out~3 " "Found clock multiplexer midi_adc_input:solo_2_in\|clock_out~3" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509911900789 "|KP_top|midi_adc_input:solo_2_in|clock_out~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_2_in\|clock_out~4 " "Found clock multiplexer midi_adc_input:solo_2_in\|clock_out~4" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509911900789 "|KP_top|midi_adc_input:solo_2_in|clock_out~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_2_in\|clock_out~5 " "Found clock multiplexer midi_adc_input:solo_2_in\|clock_out~5" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509911900789 "|KP_top|midi_adc_input:solo_2_in|clock_out~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_2_in\|clock_out~6 " "Found clock multiplexer midi_adc_input:solo_2_in\|clock_out~6" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509911900789 "|KP_top|midi_adc_input:solo_2_in|clock_out~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_2_in\|clock_out~7 " "Found clock multiplexer midi_adc_input:solo_2_in\|clock_out~7" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509911900789 "|KP_top|midi_adc_input:solo_2_in|clock_out~7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_2_in\|clock_out~8 " "Found clock multiplexer midi_adc_input:solo_2_in\|clock_out~8" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509911900789 "|KP_top|midi_adc_input:solo_2_in|clock_out~8"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_1\|clock_out " "Found clock multiplexer midi_adc_input:solo_1\|clock_out" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509911900789 "|KP_top|midi_adc_input:solo_1|clock_out"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_1\|clock_out~0 " "Found clock multiplexer midi_adc_input:solo_1\|clock_out~0" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509911900789 "|KP_top|midi_adc_input:solo_1|clock_out~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_1\|clock_out~1 " "Found clock multiplexer midi_adc_input:solo_1\|clock_out~1" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509911900789 "|KP_top|midi_adc_input:solo_1|clock_out~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_1\|clock_out~2 " "Found clock multiplexer midi_adc_input:solo_1\|clock_out~2" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509911900789 "|KP_top|midi_adc_input:solo_1|clock_out~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_1\|clock_out~3 " "Found clock multiplexer midi_adc_input:solo_1\|clock_out~3" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509911900789 "|KP_top|midi_adc_input:solo_1|clock_out~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_1\|clock_out~4 " "Found clock multiplexer midi_adc_input:solo_1\|clock_out~4" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509911900789 "|KP_top|midi_adc_input:solo_1|clock_out~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_1\|clock_out~5 " "Found clock multiplexer midi_adc_input:solo_1\|clock_out~5" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509911900789 "|KP_top|midi_adc_input:solo_1|clock_out~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_1\|clock_out~6 " "Found clock multiplexer midi_adc_input:solo_1\|clock_out~6" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509911900789 "|KP_top|midi_adc_input:solo_1|clock_out~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_1\|clock_out~7 " "Found clock multiplexer midi_adc_input:solo_1\|clock_out~7" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509911900789 "|KP_top|midi_adc_input:solo_1|clock_out~7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_1\|clock_out~8 " "Found clock multiplexer midi_adc_input:solo_1\|clock_out~8" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509911900789 "|KP_top|midi_adc_input:solo_1|clock_out~8"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1509911900789 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911962191 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911962191 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911962191 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911962191 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911962191 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911962191 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911962191 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911962191 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911962191 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911962191 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911962191 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911962191 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1509911962191 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1509911962191 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911962693 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911962693 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911962693 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911962693 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911962693 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911962693 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911962693 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911962693 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911962693 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911962693 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911962693 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/adc_modular_adc_0.v" 98 0 0 } } { "db/ip/adc/adc.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/adc.v" 42 0 0 } } { "adc1.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc1.v" 110 0 0 } } { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 456 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911962693 "|KP_top|adc_1:adc1|adc:adc_ext_storage_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1509911962693 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1509911962693 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|KP_top\|DAC16:dac1\|ST " "State machine \"\|KP_top\|DAC16:dac1\|ST\" will be implemented as a safe state machine." {  } { { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 10 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1509911963880 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|KP_top\|adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|ctrl_state " "State machine \"\|KP_top\|adc_1:adc1\|adc:adc_ext_storage_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|ctrl_state\" will be implemented as a safe state machine." {  } { { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 48 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1509911963881 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|KP_top\|adc_1:adc1\|sequencer:sequencer_inst\|CurrentState " "State machine \"\|KP_top\|adc_1:adc1\|sequencer:sequencer_inst\|CurrentState\" will be implemented as a safe state machine." {  } { { "V/sequencer.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/sequencer.v" 32 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1509911963885 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|KP_top\|KP_main:bass\|KP_state " "State machine \"\|KP_top\|KP_main:bass\|KP_state\" will be implemented as a safe state machine." {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 26 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1509911963886 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|KP_top\|KP_main:solo2\|KP_state " "State machine \"\|KP_top\|KP_main:solo2\|KP_state\" will be implemented as a safe state machine." {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 26 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1509911963887 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|KP_top\|KP_main:solo1\|KP_state " "State machine \"\|KP_top\|KP_main:solo1\|KP_state\" will be implemented as a safe state machine." {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 26 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1509911963887 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_2_in\|clock_out~9 " "Found clock multiplexer midi_adc_input:solo_2_in\|clock_out~9" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509911964615 "|KP_top|midi_adc_input:solo_2_in|clock_out~9"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_2_in\|clock_out~10 " "Found clock multiplexer midi_adc_input:solo_2_in\|clock_out~10" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509911964615 "|KP_top|midi_adc_input:solo_2_in|clock_out~10"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_1\|clock_out~9 " "Found clock multiplexer midi_adc_input:solo_1\|clock_out~9" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509911964615 "|KP_top|midi_adc_input:solo_1|clock_out~9"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "midi_adc_input:solo_1\|clock_out~10 " "Found clock multiplexer midi_adc_input:solo_1\|clock_out~10" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1509911964615 "|KP_top|midi_adc_input:solo_1|clock_out~10"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1509911964615 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "midi_adc_input:solo_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"midi_adc_input:solo_1\|Mult0\"" {  } { { "V/midi_input.v" "Mult0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911965449 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:solo2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:solo2\|Mult0\"" {  } { { "V/KP_main.v" "Mult0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911965449 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:solo2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:solo2\|Mult1\"" {  } { { "V/KP_main.v" "Mult1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911965449 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:solo1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:solo1\|Mult0\"" {  } { { "V/KP_main.v" "Mult0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911965449 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:solo1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:solo1\|Mult1\"" {  } { { "V/KP_main.v" "Mult1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911965449 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:bass\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:bass\|Mult0\"" {  } { { "V/KP_main.v" "Mult0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911965449 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "KP_main:bass\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"KP_main:bass\|Mult1\"" {  } { { "V/KP_main.v" "Mult1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911965449 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "midi_adc_input:solo_2_in\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"midi_adc_input:solo_2_in\|Mult0\"" {  } { { "V/midi_input.v" "Mult0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911965449 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "midi_adc_input:bass_in\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"midi_adc_input:bass_in\|Mult0\"" {  } { { "V/midi_input.v" "Mult0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911965449 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1509911965449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "midi_adc_input:solo_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\"" {  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911965531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "midi_adc_input:solo_1\|lpm_mult:Mult0 " "Instantiated megafunction \"midi_adc_input:solo_1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965531 ""}  } { { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509911965531 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "midi_adc_input:solo_1\|lpm_mult:Mult0\|multcore:mult_core midi_adc_input:solo_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911965605 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "midi_adc_input:solo_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder midi_adc_input:solo_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911965637 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "midi_adc_input:solo_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] midi_adc_input:solo_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911965692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_frg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_frg " "Found entity 1: add_sub_frg" {  } { { "db/add_sub_frg.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/add_sub_frg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911965766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911965766 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "midi_adc_input:solo_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add midi_adc_input:solo_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911965771 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "midi_adc_input:solo_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] midi_adc_input:solo_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911965779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arg " "Found entity 1: add_sub_arg" {  } { { "db/add_sub_arg.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/add_sub_arg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911965848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911965848 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "midi_adc_input:solo_1\|lpm_mult:Mult0\|altshift:external_latency_ffs midi_adc_input:solo_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"midi_adc_input:solo_1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "V/midi_input.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911965871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_main:solo2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"KP_main:solo2\|lpm_mult:Mult0\"" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911965879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_main:solo2\|lpm_mult:Mult0 " "Instantiated megafunction \"KP_main:solo2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965879 ""}  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509911965879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bfs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bfs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bfs " "Found entity 1: mult_bfs" {  } { { "db/mult_bfs.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/mult_bfs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911965947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911965947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_main:solo2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"KP_main:solo2\|lpm_mult:Mult1\"" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911965958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_main:solo2\|lpm_mult:Mult1 " "Instantiated megafunction \"KP_main:solo2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911965958 ""}  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509911965958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509911966032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911966032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_main:solo1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"KP_main:solo1\|lpm_mult:Mult0\"" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911966042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_main:solo1\|lpm_mult:Mult0 " "Instantiated megafunction \"KP_main:solo1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966043 ""}  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509911966043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_main:solo1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"KP_main:solo1\|lpm_mult:Mult1\"" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911966050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_main:solo1\|lpm_mult:Mult1 " "Instantiated megafunction \"KP_main:solo1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966050 ""}  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509911966050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_main:bass\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"KP_main:bass\|lpm_mult:Mult0\"" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911966061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_main:bass\|lpm_mult:Mult0 " "Instantiated megafunction \"KP_main:bass\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966061 ""}  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509911966061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_main:bass\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"KP_main:bass\|lpm_mult:Mult1\"" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911966071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_main:bass\|lpm_mult:Mult1 " "Instantiated megafunction \"KP_main:bass\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509911966071 ""}  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509911966071 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1509911967385 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "129 " "Ignored 129 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "129 " "Ignored 129 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1509911967548 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1509911967548 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DAC_DATA " "Inserted always-enabled tri-state buffer between \"DAC_DATA\" and its non-tri-state driver." {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509911967589 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1509911967589 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/adc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 42 -1 0 } } { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 724 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1509911967675 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1509911967675 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DAC_DATA~synth " "Node \"DAC_DATA~synth\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911968502 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509911968502 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1509911968503 "|KP_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1509911968503 "|KP_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1509911968503 "|KP_top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1509911968503 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1509911968972 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1255 " "1255 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1509911970913 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "adc2 19 " "Ignored 19 assignments for entity \"adc2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1509911971240 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "adc2_modular_adc_0 196 " "Ignored 196 assignments for entity \"adc2_modular_adc_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1509911971240 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/Decay_Delay.map.smsg " "Generated suppressed messages file C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/Decay_Delay.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911971426 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 2 0 0 " "Adding 3 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509911972419 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509911972419 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911973348 "|KP_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911973348 "|KP_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911973348 "|KP_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911973348 "|KP_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911973348 "|KP_top|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911973348 "|KP_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911973348 "|KP_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911973348 "|KP_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911973348 "|KP_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911973348 "|KP_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[3\] " "No output dependent on input pin \"GPIO\[3\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911973348 "|KP_top|GPIO[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[4\] " "No output dependent on input pin \"GPIO\[4\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911973348 "|KP_top|GPIO[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[5\] " "No output dependent on input pin \"GPIO\[5\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911973348 "|KP_top|GPIO[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[6\] " "No output dependent on input pin \"GPIO\[6\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911973348 "|KP_top|GPIO[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[7\] " "No output dependent on input pin \"GPIO\[7\]\"" {  } { { "KP_top.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/KP_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509911973348 "|KP_top|GPIO[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1509911973348 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8589 " "Implemented 8589 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509911973350 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509911973350 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1509911973350 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8444 " "Implemented 8444 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509911973350 ""} { "Info" "ICUT_CUT_TM_RAMS" "67 " "Implemented 67 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1509911973350 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1509911973350 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "18 " "Implemented 18 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1509911973350 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509911973350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "762 " "Peak virtual memory: 762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509911973492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 05 20:59:33 2017 " "Processing ended: Sun Nov 05 20:59:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509911973492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:00 " "Elapsed time: 00:02:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509911973492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:00 " "Total CPU time (on all processors): 00:03:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509911973492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509911973492 ""}
