# ğŸ“˜ Week0 â€” RISC-V SoC Tapeout (VSD)

## ğŸ“Œ Overview
This folder contains my completed work for **Week0** of the RISC-V SoC Tapeout Program.  
It includes two main tasks:  

1. [Task 1: Digital VLSI SoC Design and Planning Summary](./Task1-Digital%20VLSI%20SoC%20Design%20and%20Planning%20Summary.md)  
2. [Task 2: Tool Setup and Installation](./Task2-Tool%20Setup%20and%20Installation.md)  

---

## âœ… Completed Tasks

### ğŸ“ Task 1: Digital VLSI SoC Design and Planning Summary
- Documented the complete SoC design flow from **chip modeling** to **final integration**.  
- Key topics covered:  
  - Chip Specifications (C model + C testbench)  
  - RTL Architecture (Processor + Peripherals)  
  - Synthesis and Netlist Generation  
  - SoC Integration (floorplanning, placement, routing)  
  - Physical Verification (DRC & LVS)  
  - Final SoC Applications  
- ğŸ“„ Document: [Task1-Digital VLSI SoC Design and Planning Summary](./Task1-Digital%20VLSI%20SoC%20Design%20and%20Planning%20Summary.md)

---

### ğŸ› ï¸ Task 2: Tool Setup and Installation
- Installed and configured all required tools for SoC design and planning.  
- Verified environment setup for RTL design, synthesis, and simulation.  
- **Tools installed:**  
  - ğŸ§  **Yosys** â€“ RTL Synthesis Tool  
  - ğŸ“Ÿ **Iverilog** â€“ Verilog Simulator  
  - ğŸ“Š **GTKWave** â€“ Waveform Viewer  
  - âš¡ **NGSpice** â€“ Circuit Simulator  
  - ğŸ¨ **Magic VLSI** â€“ Layout Tool  
  - ğŸ› ï¸ Checked versions of essential tools: Git, Docker, Python3, pip, Make  
- ğŸ“„ Document: [Task2-Tool Setup and Installation](./Task2-Tool%20Setup%20and%20Installation.md)

---

## âœ¨ Status
All Week0 tasks are **successfully completed and documented**.  
The environment is fully prepared to proceed with subsequent weeks of the RISC-V SoC Tapeout Program.

---

âœï¸ *Prepared by: Senbagaseelan V â€” RISC-V SoC Tapeout (VSD)*
