$date
	Thu Aug 18 14:08:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! y $end
$var wire 1 " x $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module f1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 & z $end
$var wire 1 ' y $end
$var wire 1 ( x $end
$var wire 1 " s $end
$var wire 1 ! cy $end
$scope module a1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ' c $end
$upscope $end
$scope module a2 $end
$var wire 1 % a $end
$var wire 1 & c $end
$var wire 1 ( b $end
$upscope $end
$scope module o1 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ! c $end
$upscope $end
$scope module x1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ( c $end
$upscope $end
$scope module x2 $end
$var wire 1 % a $end
$var wire 1 ( b $end
$var wire 1 " c $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1%
#20
1(
0%
1$
#30
1!
1&
0"
1%
#40
0!
0&
1"
0%
0$
1#
#50
1!
1&
0"
1%
#60
0&
1'
0(
0%
1$
#70
1"
1%
