{"vcs1":{"timestamp_begin":1696249263.430891004, "rt":16.46, "ut":14.56, "st":0.73}}
{"vcselab":{"timestamp_begin":1696249279.983537461, "rt":1.76, "ut":0.43, "st":0.18}}
{"link":{"timestamp_begin":1696249281.817316917, "rt":0.65, "ut":0.45, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696249262.614970117}
{"VCS_COMP_START_TIME": 1696249262.614970117}
{"VCS_COMP_END_TIME": 1696249282.644775364}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext -timescale=1ns/1ns +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 390500}}
{"stitch_vcselab": {"peak_mem": 227828}}
