#Start recording tcl command: 1/5/2020 11:07:15
#Project Location: E:/GIT/my_projects/FPGA/Verilog/tester_module; Project name: tester_module
prj_project open "E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module.ldf"
#Stop recording: 1/5/2020 12:46:36
