{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644621608072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644621608073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 11 18:20:08 2022 " "Processing started: Fri Feb 11 18:20:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644621608073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1644621608073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc flicker -c top " "Command: quartus_drc flicker -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1644621608073 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1644621608440 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_oei1 " "Entity dcfifo_oei1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644621608535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644621608535 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1644621608535 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1644621608535 ""}
{ "Info" "ISTA_SDC_FOUND" "SDRAM/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SDRAM/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1644621608540 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1644621608544 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1644621608545 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1644621608563 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1644621608565 ""}
{ "Critical Warning" "WDRC_CLOCK_SPINES" "Rule C105: Clock signal should be a global signal 25 1 " "(High) Rule C105: Clock signal should be a global signal. (Reporting threshold:25). Found 1 node(s) related to this rule." { { "Info" "IDRC_RULE_TURNED_OFF_CLK_SPINES" "25 " "The following clocks all contain more than 25 fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." {  } {  } 0 308076 "The following clocks all contain more than %1!d! fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." 0 0 "Design Software" 0 -1 1644621608890 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " PIXCLK " "Node  \"PIXCLK\"" {  } { { "top.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/top.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608890 ""}  } {  } 1 308042 "(High) %1!s!. (Reporting threshold:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1644621608890 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 7 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 7 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Reset:reset\|nReset " "Node  \"Reset:reset\|nReset\"" {  } { { "Reset.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/Reset.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608892 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " LED:led\|mag " "Node  \"LED:led\|mag\"" {  } { { "LED.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LED.sv" 133 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608892 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " LED:led\|LedCtrl:ledCtrl\|busy " "Node  \"LED:led\|LedCtrl:ledCtrl\|busy\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608892 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " LED:led\|LedCtrl:ledCtrl\|load\[0\] " "Node  \"LED:led\|LedCtrl:ledCtrl\|load\[0\]\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608892 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " LED:led\|LedCtrl:ledCtrl\|load\[1\] " "Node  \"LED:led\|LedCtrl:ledCtrl\|load\[1\]\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608892 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " LED:led\|LedCtrl:ledCtrl\|load\[2\] " "Node  \"LED:led\|LedCtrl:ledCtrl\|load\[2\]\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608892 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " LED:led\|LedCtrl:ledCtrl\|load\[3\] " "Node  \"LED:led\|LedCtrl:ledCtrl\|load\[3\]\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608892 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1644621608892 ""}
{ "Critical Warning" "WDRC_IMPROPER_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains 2 1 " "(High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Reset:reset\|nReset " "Node  \"Reset:reset\|nReset\"" {  } { { "Reset.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/Reset.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608893 ""}  } {  } 1 308067 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1644621608893 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 4 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 4 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " LED:led\|LedCtrl:ledCtrl\|shiftClk\[0\] " "Node  \"LED:led\|LedCtrl:ledCtrl\|shiftClk\[0\]\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608893 ""} { "Warning" "WDRC_NODES_WARNING" " LED:led\|LedCtrl:ledCtrl\|shiftClk\[1\] " "Node  \"LED:led\|LedCtrl:ledCtrl\|shiftClk\[1\]\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608893 ""} { "Warning" "WDRC_NODES_WARNING" " LED:led\|LedCtrl:ledCtrl\|shiftClk\[2\] " "Node  \"LED:led\|LedCtrl:ledCtrl\|shiftClk\[2\]\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608893 ""} { "Warning" "WDRC_NODES_WARNING" " LED:led\|LedCtrl:ledCtrl\|shiftClk\[3\] " "Node  \"LED:led\|LedCtrl:ledCtrl\|shiftClk\[3\]\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608893 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1644621608893 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 1 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " PIXCLK " "Node  \"PIXCLK\"" {  } { { "top.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/top.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608894 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1644621608894 ""}
{ "Warning" "WDRC_RESET_NOT_SYNZED" "Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized 1 " "(Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " Reset:reset\|nReset " "Node  \"Reset:reset\|nReset\"" {  } { { "Reset.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/Reset.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608894 ""}  } {  } 0 308027 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1644621608894 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 41 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 41 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Reset:reset\|nReset " "Node  \"Reset:reset\|nReset\"" {  } { { "Reset.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/Reset.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|state\[0\] " "Node  \"LED:led\|state\[0\]\"" {  } { { "LED.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LED.sv" 174 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|TurnTimer:turnTimer\|step\[33\]~1 " "Node  \"LED:led\|TurnTimer:turnTimer\|step\[33\]~1\"" {  } { { "TurnTimer.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/TurnTimer.sv" 106 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 2954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|TurnTimer:turnTimer\|cnt\[9\]~131 " "Node  \"LED:led\|TurnTimer:turnTimer\|cnt\[9\]~131\"" {  } { { "TurnTimer.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/TurnTimer.sv" 106 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 3112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[0\]~clkctrl " "Node  \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[0\]~clkctrl\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/pll/synthesis/submodules/Pll_altpll_0.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 4799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|TurnTimer:turnTimer\|cnt\[9\]~130 " "Node  \"LED:led\|TurnTimer:turnTimer\|cnt\[9\]~130\"" {  } { { "TurnTimer.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/TurnTimer.sv" 106 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 3111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|TurnTimer:turnTimer\|row\[6\]~2 " "Node  \"LED:led\|TurnTimer:turnTimer\|row\[6\]~2\"" {  } { { "TurnTimer.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/TurnTimer.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 2779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|state\[2\] " "Node  \"LED:led\|state\[2\]\"" {  } { { "LED.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LED.sv" 174 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[1\]~clkctrl " "Node  \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[1\]~clkctrl\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/pll/synthesis/submodules/Pll_altpll_0.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 4797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node  \"SDRAM:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\"" {  } { { "SDRAM/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|refresh_request " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|refresh_request\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 256 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " m_state\[0\] " "Node  \"m_state\[0\]\"" {  } { { "top.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/top.sv" 120 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|rd_address " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|rd_address\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|entry_1\[42\]~0 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|entry_1\[42\]~0\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 2223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|entry_0\[42\]~0 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|entry_0\[42\]~0\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 2224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|active_rnw~2 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|active_rnw~2\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 2213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|m_state.000010000 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|m_state.000010000\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|LedCtrl:ledCtrl\|load\[0\] " "Node  \"LED:led\|LedCtrl:ledCtrl\|load\[0\]\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|LedCtrl:ledCtrl\|load\[1\] " "Node  \"LED:led\|LedCtrl:ledCtrl\|load\[1\]\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|LedCtrl:ledCtrl\|load\[2\] " "Node  \"LED:led\|LedCtrl:ledCtrl\|load\[2\]\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|LedCtrl:ledCtrl\|load\[3\] " "Node  \"LED:led\|LedCtrl:ledCtrl\|load\[3\]\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|LedCtrl:ledCtrl\|shiftClk\[0\]~clkctrl " "Node  \"LED:led\|LedCtrl:ledCtrl\|shiftClk\[0\]~clkctrl\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 4793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|LedCtrl:ledCtrl\|shiftClk\[1\]~clkctrl " "Node  \"LED:led\|LedCtrl:ledCtrl\|shiftClk\[1\]~clkctrl\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 4792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|LedCtrl:ledCtrl\|shiftClk\[2\]~clkctrl " "Node  \"LED:led\|LedCtrl:ledCtrl\|shiftClk\[2\]~clkctrl\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 4795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|LedCtrl:ledCtrl\|shiftClk\[3\]~clkctrl " "Node  \"LED:led\|LedCtrl:ledCtrl\|shiftClk\[3\]~clkctrl\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 4794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[4\] " "Node  \"LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/altsyncram_rfj1.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[5\] " "Node  \"LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/altsyncram_rfj1.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[6\] " "Node  \"LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/altsyncram_rfj1.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[7\] " "Node  \"LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/altsyncram_rfj1.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[8\] " "Node  \"LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/altsyncram_rfj1.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608895 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1644621608895 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1644621608895 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[0\]~clkctrl " "Node  \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[0\]~clkctrl\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/pll/synthesis/submodules/Pll_altpll_0.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 4799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node  \"SDRAM:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\"" {  } { { "SDRAM/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " Reset:reset\|nReset " "Node  \"Reset:reset\|nReset\"" {  } { { "Reset.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/Reset.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|LedCtrl:ledCtrl\|load\[0\] " "Node  \"LED:led\|LedCtrl:ledCtrl\|load\[0\]\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|LedCtrl:ledCtrl\|load\[2\] " "Node  \"LED:led\|LedCtrl:ledCtrl\|load\[2\]\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|LedCtrl:ledCtrl\|load\[1\] " "Node  \"LED:led\|LedCtrl:ledCtrl\|load\[1\]\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|LedCtrl:ledCtrl\|load\[3\] " "Node  \"LED:led\|LedCtrl:ledCtrl\|load\[3\]\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|LedCtrl:ledCtrl\|shiftClk\[1\]~clkctrl " "Node  \"LED:led\|LedCtrl:ledCtrl\|shiftClk\[1\]~clkctrl\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 4792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|LedCtrl:ledCtrl\|shiftClk\[0\]~clkctrl " "Node  \"LED:led\|LedCtrl:ledCtrl\|shiftClk\[0\]~clkctrl\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 4793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|LedCtrl:ledCtrl\|shiftClk\[2\]~clkctrl " "Node  \"LED:led\|LedCtrl:ledCtrl\|shiftClk\[2\]~clkctrl\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 4795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|LedCtrl:ledCtrl\|shiftClk\[3\]~clkctrl " "Node  \"LED:led\|LedCtrl:ledCtrl\|shiftClk\[3\]~clkctrl\"" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 4794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[1\]~clkctrl " "Node  \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\|wire_pll7_clk\[1\]~clkctrl\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/pll/synthesis/submodules/Pll_altpll_0.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 4797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|RowBuf:rowBufEven\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[5\] " "Node  \"LED:led\|RowBuf:rowBufEven\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/altsyncram_rfj1.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[5\] " "Node  \"LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/altsyncram_rfj1.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|TurnTimer:turnTimer\|cnt\[9\]~131 " "Node  \"LED:led\|TurnTimer:turnTimer\|cnt\[9\]~131\"" {  } { { "TurnTimer.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/TurnTimer.sv" 106 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 3112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|TurnTimer:turnTimer\|cnt\[9\]~130 " "Node  \"LED:led\|TurnTimer:turnTimer\|cnt\[9\]~130\"" {  } { { "TurnTimer.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/TurnTimer.sv" 106 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 3111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|RowBuf:rowBufEven\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[9\] " "Node  \"LED:led\|RowBuf:rowBufEven\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/altsyncram_rfj1.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[9\] " "Node  \"LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/altsyncram_rfj1.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|m_state.000010000 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|m_state.000010000\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|TurnTimer:turnTimer\|row\[6\]~2 " "Node  \"LED:led\|TurnTimer:turnTimer\|row\[6\]~2\"" {  } { { "TurnTimer.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/TurnTimer.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 2779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[8\] " "Node  \"LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/altsyncram_rfj1.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|RowBuf:rowBufEven\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[7\] " "Node  \"LED:led\|RowBuf:rowBufEven\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/altsyncram_rfj1.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[7\] " "Node  \"LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/altsyncram_rfj1.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|RowBuf:rowBufEven\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[8\] " "Node  \"LED:led\|RowBuf:rowBufEven\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/altsyncram_rfj1.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|rd_address " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|rd_address\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[10\] " "Node  \"LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/altsyncram_rfj1.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " LED:led\|RowBuf:rowBufEven\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[10\] " "Node  \"LED:led\|RowBuf:rowBufEven\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/altsyncram_rfj1.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 1790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|active_rnw~2 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|active_rnw~2\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 2213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|entry_1\[42\]~0 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|entry_1\[42\]~0\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 2223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_NODES_INFO" " SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|entry_0\[42\]~0 " "Node  \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\|entry_0\[42\]~0\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/annam/Downloads/flicker/FPGA/" { { 0 { 0 ""} 0 2224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621608897 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1644621608897 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1644621608897 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "91 15 " "Design Assistant information: finished post-fitting analysis of current design -- generated 91 information messages and 15 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1644621608898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 22 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644621608941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 11 18:20:08 2022 " "Processing ended: Fri Feb 11 18:20:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644621608941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644621608941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644621608941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1644621608941 ""}
