[12/19 11:11:58      0s] 
[12/19 11:11:58      0s] Cadence Innovus(TM) Implementation System.
[12/19 11:11:58      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/19 11:11:58      0s] 
[12/19 11:11:58      0s] Version:	v17.12-s095_1, built Thu Nov 9 12:10:01 PST 2017
[12/19 11:11:58      0s] Options:	
[12/19 11:11:58      0s] Date:		Tue Dec 19 11:11:58 2023
[12/19 11:11:58      0s] Host:		cadence6 (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (4cores*4cpus*Intel(R) Xeon(R) CPU E5-1607 v3 @ 3.10GHz 10240KB)
[12/19 11:11:58      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[12/19 11:11:58      0s] 
[12/19 11:11:58      0s] License:
[12/19 11:11:59      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[12/19 11:11:59      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/19 11:12:09      9s] @(#)CDS: Innovus v17.12-s095_1 (64bit) 11/09/2017 12:10 (Linux 2.6.18-194.el5)
[12/19 11:12:09      9s] @(#)CDS: NanoRoute 17.12-s095_1 NR171102-1913/17_12-UB (database version 2.30, 405.7.1) {superthreading v1.44}
[12/19 11:12:09      9s] @(#)CDS: AAE 17.12-s040 (64bit) 11/09/2017 (Linux 2.6.18-194.el5)
[12/19 11:12:09      9s] @(#)CDS: CTE 17.12-s036_1 () Nov  2 2017 09:33:40 ( )
[12/19 11:12:09      9s] @(#)CDS: SYNTECH 17.12-s012_1 () Oct 31 2017 04:30:11 ( )
[12/19 11:12:09      9s] @(#)CDS: CPE v17.12-s076
[12/19 11:12:09      9s] @(#)CDS: IQRC/TQRC 16.1.1-s220 (64bit) Fri Aug  4 09:53:48 PDT 2017 (Linux 2.6.18-194.el5)
[12/19 11:12:09      9s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[12/19 11:12:09      9s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[12/19 11:12:09      9s] @(#)CDS: RCDB 11.10
[12/19 11:12:09      9s] --- Running on cadence6 (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (4cores*4cpus*Intel(R) Xeon(R) CPU E5-1607 v3 @ 3.10GHz 10240KB) ---
[12/19 11:12:09      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_5019_cadence6_vlsi6_G0uu2A.

[12/19 11:12:09      9s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[12/19 11:12:09     10s] <CMD> getVersion
[12/19 11:12:09     10s] Sourcing startup file /home/vlsi6/.cadence/innovus/gui.color.tcl
[12/19 11:12:09     10s] <CMD> setLayerPreference screen -isVisible 1 -isSelectable 1 -color #ffcbcf -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference areaIo -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference blackBox -isVisible 1 -isSelectable 1 -color #626565 -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference block -isVisible 1 -isSelectable 1 -color #888b8c -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[12/19 11:12:09     10s] <CMD> setLayerPreference pinblock -isVisible 0 -isSelectable 0 -color {} -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference obsblock -isVisible 0 -isSelectable 0 -color {} -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference bumpBack -isVisible 1 -isSelectable 1 -color {DodgerBlue3 red orange #c88686} -stipple grid
[12/19 11:12:09     10s] <CMD> setLayerPreference bump -isVisible 1 -isSelectable 1 -color {DodgerBlue3 red orange #c88686} -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference busguide -isVisible 1 -isSelectable 1 -color {pink #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 8 {0x00 0x00 0x00 0x08 0x10 0x00 0x00 0x00}
[12/19 11:12:09     10s] <CMD> setLayerPreference clock -isVisible 1 -isSelectable 1 -color white -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference coverCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference cover -isVisible 1 -isSelectable 1 -color #ffaa00 -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference drcRegion -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 4 {0x20 0x04 0x20 0x04}
[12/19 11:12:09     10s] <CMD> setLayerPreference datapath -isVisible 1 -isSelectable 1 -color LightBlue -stippleData 8 4 {0x00 0x00 0xff 0x00}
[12/19 11:12:09     10s] <CMD> setLayerPreference fence -isVisible 1 -isSelectable 1 -color #ff9966 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[12/19 11:12:09     10s] <CMD> setLayerPreference fillBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[12/19 11:12:09     10s] <CMD> setLayerPreference fixed -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference pgGround -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[12/19 11:12:09     10s] <CMD> setLayerPreference guide -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[12/19 11:12:09     10s] <CMD> setLayerPreference io -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference pinio -isVisible 0 -isSelectable 0 -color {} -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference obsio -isVisible 0 -isSelectable 0 -color {} -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference ioSlot -isVisible 1 -isSelectable 1 -color #009900 -stippleData 8 8 {0x02 0x02 0x02 0x02 0x02 0xff 0x02 0x02}
[12/19 11:12:09     10s] <CMD> setLayerPreference piniopin -isVisible 0 -isSelectable 0 -color {} -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference ioRow -isVisible 1 -isSelectable 1 -color #4b4b4b -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[12/19 11:12:09     10s] <CMD> setLayerPreference powerNet -isVisible 1 -isSelectable 1 -color {#004e72 #a2cd5a #caff70 #eedd82 #ffff00 #ffd700 #ffa500 #ff7f50 #ff0000 green #8cf600 #aef600 #d2f600 yellow gold orange DarkOrange red #f2f2f6f6f8f8 white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[12/19 11:12:09     10s] <CMD> setLayerPreference inst -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference isolation -isVisible 1 -isSelectable 1 -color #00ff00 -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference macroOnly -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference congTag -isVisible 1 -isSelectable 1 -color {red orange green} -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference metalFill -isVisible 1 -isSelectable 1 -color brown -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference hinst -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[12/19 11:12:09     10s] <CMD> setLayerPreference obstruct -isVisible 1 -isSelectable 1 -color #582720 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference funcother -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference pinother -isVisible 0 -isSelectable 0 -color {} -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference obsother -isVisible 0 -isSelectable 0 -color {} -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference obsoverlap -isVisible 1 -isSelectable 1 -color {} -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference partition -isVisible 1 -isSelectable 1 -color #cf7d5f -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[12/19 11:12:09     10s] <CMD> setLayerPreference ptnFeed -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[12/19 11:12:09     10s] <CMD> setLayerPreference ptnPinBlk -isVisible 1 -isSelectable 1 -color red -stippleData 8 4 {0x20 0x04 0x20 0x04}
[12/19 11:12:09     10s] <CMD> setLayerPreference phyCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference routeGuide -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[12/19 11:12:09     10s] <CMD> setLayerPreference place -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference pgPower -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[12/19 11:12:09     10s] <CMD> setLayerPreference pwrdm -isVisible 1 -isSelectable 1 -color {#de0000 gold #9F8050 cyan red green blue yellow magenta orange purple brown pink skyblue navy sandybrown DodgerBlue3 #d0d0d0 #e0e0e0 #d8d8d8 #e8e8e8 #666666 #368229 #293682 #a8a8a8 #b8b8b8 #903390 #d19090 #c023d0 #c84598 #45c898 #98c545} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[12/19 11:12:09     10s] <CMD> setLayerPreference netRect -isVisible 0 -isSelectable 0 -color #004ed2 -stippleData 8 4 {0x12 0x55 0x12 0x55}
[12/19 11:12:09     10s] <CMD> setLayerPreference pwrswt -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference region -isVisible 1 -isSelectable 1 -color #f3b283 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[12/19 11:12:09     10s] <CMD> setLayerPreference layerBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[12/19 11:12:09     10s] <CMD> setLayerPreference flop -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference shift -isVisible 1 -isSelectable 1 -color #ff0000 -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference net -isVisible 1 -isSelectable 1 -color blue -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference sizeBlkg -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference slotBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[12/19 11:12:09     10s] <CMD> setLayerPreference softfix -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference power -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[12/19 11:12:09     10s] <CMD> setLayerPreference stdRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference stdCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference pinstdCell -isVisible 0 -isSelectable 0 -color {} -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference obsstdCell -isVisible 0 -isSelectable 0 -color {} -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference term -isVisible 1 -isSelectable 1 -color #f0d218 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[12/19 11:12:09     10s] <CMD> setLayerPreference trimBlk -isVisible 1 -isSelectable 1 -color lightblue -stippleData 8 4 {0x20 0x04 0x20 0x04}
[12/19 11:12:09     10s] <CMD> setLayerPreference undefBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[12/19 11:12:09     10s] <CMD> setLayerPreference unplace -isVisible 1 -isSelectable 1 -color #aa5500 -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference violation -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference VirtualShape -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference whatIfShape -isVisible 1 -isSelectable 1 -color white -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference aggress -isVisible 1 -isSelectable 0 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference blockHalo -isVisible 1 -isSelectable 0 -color #d26c6c -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference pGrid -isVisible 0 -isSelectable 0 -color gray -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference blkLink -isVisible 1 -isSelectable 0 -color green -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference eol -isVisible 0 -isSelectable 0 -color {} -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference bumpConnect -isVisible 1 -isSelectable 0 -color yellow -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference layoutObj -isVisible 0 -isSelectable 0 -color blue -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference channel -isVisible 1 -isSelectable 1 -color red -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference congChan -isVisible 0 -isSelectable 0 -color red -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference congestObj -isVisible 0 -isSelectable 1 -color white -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference congest -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
[12/19 11:12:09     10s] <CMD> setLayerPreference densityMap -isVisible 0 -isSelectable 1 -color {} -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference unknowState -isVisible 1 -isSelectable 0 -color white -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference effectRes -isVisible 1 -isSelectable 1 -color { #8cf600 #aef600 #d2f600 yellow gold orange DarkOrange red white blue} -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference fGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference fiGrid -isVisible 0 -isSelectable 0 -color gray -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference fmGrid -isVisible 0 -isSelectable 0 -color gray -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference fpGrid -isVisible 0 -isSelectable 0 -color gray -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference flightLine -isVisible 1 -isSelectable 0 -color blue -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference gcell -isVisible 0 -isSelectable 0 -color yellow -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference gcellOvflow -isVisible 0 -isSelectable 1 -color white -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference goObj -isVisible 1 -isSelectable 1 -color yellow -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference gridRes -isVisible 1 -isSelectable 1 -color red -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference iGrid -isVisible 0 -isSelectable 0 -color gray -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference lithoHalo -isVisible 1 -isSelectable 0 -color purple -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference macroSitePattern -isVisible 0 -isSelectable 0 -color #58d0ca -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference mGrid -isVisible 0 -isSelectable 0 -color white -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference metalDensityMap -isVisible 0 -isSelectable 1 -color {} -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference nonPrefTrackObj -isVisible 0 -isSelectable 0 -color white -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference overlapBlk -isVisible 0 -isSelectable 0 -color green -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference overlapGuide -isVisible 0 -isSelectable 0 -color blue -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference overlapMacro -isVisible 0 -isSelectable 0 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference pgViaGridObj -isVisible 0 -isSelectable 0 -color white -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference gdsii -isVisible 0 -isSelectable 0 -color {} -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference pinDensityMap -isVisible 0 -isSelectable 1 -color {} -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference pinText -isVisible 1 -isSelectable 0 -color white -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference portNum -isVisible 0 -isSelectable 0 -color white -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference powerDensity -isVisible 0 -isSelectable 0 -color {} -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference trackObj -isVisible 0 -isSelectable 0 -color white -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference reduced -isVisible 1 -isSelectable 1 -color #58d0ca -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference relFPlan -isVisible 1 -isSelectable 0 -color yellow -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference resizeFPLine2 -isVisible 1 -isSelectable 0 -color green -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference resizeFPLine1 -isVisible 1 -isSelectable 0 -color yellow -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference routeCongest -isVisible 0 -isSelectable 0 -color {} -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference routingHalo -isVisible 1 -isSelectable 0 -color brown -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference sitePattern -isVisible 0 -isSelectable 0 -color #4b4b4b -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference ruler -isVisible 1 -isSelectable 1 -color yellow -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference rulerText -isVisible 1 -isSelectable 1 -color yellow -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference select -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference shield -isVisible 1 -isSelectable 0 -color white -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference text -isVisible 1 -isSelectable 0 -color white -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference timingMap -isVisible 0 -isSelectable 1 -color {} -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference slack -isVisible 1 -isSelectable 1 -color {} -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference trialTrack -isVisible 0 -isSelectable 1 -color white -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference trimGridObj -isVisible 0 -isSelectable 0 -color white -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference trim -isVisible 1 -isSelectable 0 -color white -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference userGrid -isVisible 0 -isSelectable 0 -color gray -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference ctdObj -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[12/19 11:12:09     10s] <CMD> setLayerPreference clkTree -isVisible 1 -isSelectable 1 -color {#004e72 #004ea8 #004ed2 #004ef2 #00acf2 #00caf2 #00f2f2 #00f2d2 #00f2aa green #8cf600 #aef600 #d2f600 yellow #fed600 #feb800 #fe9800 red #f2f2f6f6f8f8 white} -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference dpt -isVisible 1 -isSelectable 0 -color {gray red green yellow} -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference fpConn -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[12/19 11:12:09     10s] <CMD> setLayerPreference flColors -isVisible 0 -isSelectable 1 -color {red orange yellow green blue white white white white white} -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference gtdObj -isVisible 1 -isSelectable 1 -color {#ffffff #ff0000 #ffc0cb #ffa500 #ffd700 #00ff00 #006400 #1dd8e6 #00008b} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[12/19 11:12:09     10s] <CMD> setLayerPreference congestH -isVisible 0 -isSelectable 1 -color {white white white red yellow green cyan blue black black} -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference checkFPlanSpace -isVisible 1 -isSelectable 1 -color {red orange white} -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference substrateNoise -isVisible 0 -isSelectable 0 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[12/19 11:12:09     10s] <CMD> setLayerPreference thermal -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[12/19 11:12:09     10s] <CMD> setLayerPreference congestV -isVisible 0 -isSelectable 1 -color {white white white red yellow green cyan blue black black} -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference world -isVisible 1 -isSelectable 1 -color {yellow green blue} -stipple none
[12/19 11:12:09     10s] <CMD> setLayerPreference M0 -isVisible 1 -isSelectable 1 -color sandybrown -stipple slash2
[12/19 11:12:09     10s] <CMD> setLayerPreference M0Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
[12/19 11:12:09     10s] <CMD> setLayerPreference M0Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M0Track -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M0Pin -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M0ContPin -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M0RB -isVisible 1 -isSelectable 1 -color sandybrown -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M0ContRB -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M0Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M0ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M0Text -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M0EOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M0Patch -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M1 -isVisible 1 -isSelectable 1 -color blue -stipple backslash2
[12/19 11:12:09     10s] <CMD> setLayerPreference M1Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash2
[12/19 11:12:09     10s] <CMD> setLayerPreference M1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M1Pin -isVisible 1 -isSelectable 1 -color blue -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M1RB -isVisible 1 -isSelectable 1 -color blue -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_1
[12/19 11:12:09     10s] <CMD> setLayerPreference M1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M1Text -isVisible 1 -isSelectable 0 -color blue -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M1EOL -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M1Patch -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M2 -isVisible 1 -isSelectable 1 -color red -stipple slash2
[12/19 11:12:09     10s] <CMD> setLayerPreference M2Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
[12/19 11:12:09     10s] <CMD> setLayerPreference M2Cont -isVisible 1 -isSelectable 1 -color red -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M2Track -isVisible 1 -isSelectable 1 -color red -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M2Pin -isVisible 1 -isSelectable 1 -color red -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M2ContPin -isVisible 1 -isSelectable 1 -color red -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M2RB -isVisible 1 -isSelectable 1 -color red -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M2ContRB -isVisible 1 -isSelectable 1 -color red -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M2Text -isVisible 1 -isSelectable 0 -color red -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M2EOL -isVisible 1 -isSelectable 1 -color red -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M2Patch -isVisible 1 -isSelectable 1 -color red -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M3 -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
[12/19 11:12:09     10s] <CMD> setLayerPreference M3Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[12/19 11:12:09     10s] <CMD> setLayerPreference M3Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M3Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M3Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M3ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M3RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M3ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_1
[12/19 11:12:09     10s] <CMD> setLayerPreference M3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M3Text -isVisible 1 -isSelectable 0 -color #00d000 -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M3EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M3Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M4 -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M4Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M4Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M4Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M4RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M4Text -isVisible 1 -isSelectable 0 -color #d0d000 -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M4EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M4Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M5 -isVisible 1 -isSelectable 1 -color brown -stipple backslash
[12/19 11:12:09     10s] <CMD> setLayerPreference M5Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[12/19 11:12:09     10s] <CMD> setLayerPreference M5Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M5Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M5Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M5ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M5RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M5ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_1
[12/19 11:12:09     10s] <CMD> setLayerPreference M5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M5Text -isVisible 1 -isSelectable 0 -color brown -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M5EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M5Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M6 -isVisible 1 -isSelectable 1 -color orange -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M6Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M6Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M6Track -isVisible 1 -isSelectable 1 -color orange -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M6Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M6ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M6RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M6ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M6Text -isVisible 1 -isSelectable 0 -color orange -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M6EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M6Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M7 -isVisible 1 -isSelectable 1 -color #d000d0 -stipple backslash
[12/19 11:12:09     10s] <CMD> setLayerPreference M7Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[12/19 11:12:09     10s] <CMD> setLayerPreference M7Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M7Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M7Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M7ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M7RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M7ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
[12/19 11:12:09     10s] <CMD> setLayerPreference M7Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M7ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M7Text -isVisible 1 -isSelectable 0 -color #d000d0 -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M7EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M7Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M8 -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M8Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M8Cont -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M8Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M8Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M8ContPin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M8RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M8ContRB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M8Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M8ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M8Text -isVisible 1 -isSelectable 0 -color #00d0d0 -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M8EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M8Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M9 -isVisible 1 -isSelectable 1 -color saddlebrown -stipple backslash
[12/19 11:12:09     10s] <CMD> setLayerPreference M9Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[12/19 11:12:09     10s] <CMD> setLayerPreference M9Cont -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M9Track -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M9Pin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M9ContPin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M9RB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M9ContRB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot8_1
[12/19 11:12:09     10s] <CMD> setLayerPreference M9Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M9ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M9Text -isVisible 1 -isSelectable 0 -color saddlebrown -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M9EOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M9Patch -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M10 -isVisible 1 -isSelectable 1 -color yellow -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M10Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M10Cont -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M10Track -isVisible 1 -isSelectable 1 -color yellow -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M10Pin -isVisible 1 -isSelectable 1 -color yellow -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M10ContPin -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M10RB -isVisible 1 -isSelectable 1 -color yellow -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M10ContRB -isVisible 1 -isSelectable 1 -color yellow -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M10Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M10ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M10Text -isVisible 1 -isSelectable 0 -color yellow -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M10EOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M10Patch -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M11 -isVisible 1 -isSelectable 1 -color green -stipple backslash
[12/19 11:12:09     10s] <CMD> setLayerPreference M11Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[12/19 11:12:09     10s] <CMD> setLayerPreference M11Cont -isVisible 1 -isSelectable 1 -color green -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M11Track -isVisible 1 -isSelectable 1 -color green -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M11Pin -isVisible 1 -isSelectable 1 -color green -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M11ContPin -isVisible 1 -isSelectable 1 -color green -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M11RB -isVisible 1 -isSelectable 1 -color green -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M11ContRB -isVisible 1 -isSelectable 1 -color green -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M11Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M11ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M11Text -isVisible 1 -isSelectable 0 -color green -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M11EOL -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M11Patch -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M12 -isVisible 1 -isSelectable 1 -color magenta -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M12Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M12Cont -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M12Track -isVisible 1 -isSelectable 1 -color magenta -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M12Pin -isVisible 1 -isSelectable 1 -color magenta -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M12ContPin -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M12RB -isVisible 1 -isSelectable 1 -color magenta -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M12ContRB -isVisible 1 -isSelectable 1 -color magenta -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M12Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M12ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M12Text -isVisible 1 -isSelectable 0 -color magenta -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M12EOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M12Patch -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M13 -isVisible 1 -isSelectable 1 -color pink -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M13Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M13Cont -isVisible 1 -isSelectable 1 -color pink -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M13Track -isVisible 1 -isSelectable 1 -color pink -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M13Pin -isVisible 1 -isSelectable 1 -color pink -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M13ContPin -isVisible 1 -isSelectable 1 -color pink -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M13RB -isVisible 1 -isSelectable 1 -color pink -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M13ContRB -isVisible 1 -isSelectable 1 -color pink -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M13Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M13ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M13Text -isVisible 1 -isSelectable 0 -color pink -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M13EOL -isVisible 1 -isSelectable 1 -color pink -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M13Patch -isVisible 1 -isSelectable 1 -color pink -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M14 -isVisible 1 -isSelectable 1 -color cyan -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M14Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M14Cont -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M14Track -isVisible 1 -isSelectable 1 -color cyan -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M14Pin -isVisible 1 -isSelectable 1 -color cyan -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M14ContPin -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M14RB -isVisible 1 -isSelectable 1 -color cyan -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M14ContRB -isVisible 1 -isSelectable 1 -color cyan -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M14Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M14ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M14Text -isVisible 1 -isSelectable 0 -color cyan -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M14EOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M14Patch -isVisible 1 -isSelectable 1 -color cyan -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M15 -isVisible 1 -isSelectable 1 -color purple -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M15Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M15Cont -isVisible 1 -isSelectable 1 -color purple -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M15Track -isVisible 1 -isSelectable 1 -color purple -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M15Pin -isVisible 1 -isSelectable 1 -color purple -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M15ContPin -isVisible 1 -isSelectable 1 -color purple -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M15RB -isVisible 1 -isSelectable 1 -color purple -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M15ContRB -isVisible 1 -isSelectable 1 -color purple -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M15Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M15ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M15Text -isVisible 1 -isSelectable 0 -color purple -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M15EOL -isVisible 1 -isSelectable 1 -color purple -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M15Patch -isVisible 1 -isSelectable 1 -color purple -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M16 -isVisible 1 -isSelectable 1 -color olive -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M16Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M16Cont -isVisible 1 -isSelectable 1 -color olive -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M16Track -isVisible 1 -isSelectable 1 -color olive -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M16Pin -isVisible 1 -isSelectable 1 -color olive -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M16ContPin -isVisible 1 -isSelectable 1 -color olive -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M16RB -isVisible 1 -isSelectable 1 -color olive -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M16ContRB -isVisible 1 -isSelectable 1 -color olive -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M16Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M16ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M16Text -isVisible 1 -isSelectable 0 -color olive -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M16EOL -isVisible 1 -isSelectable 1 -color olive -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M16Patch -isVisible 1 -isSelectable 1 -color olive -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M17 -isVisible 1 -isSelectable 1 -color chocolate -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M17Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M17Cont -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M17Track -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M17Pin -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M17ContPin -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M17RB -isVisible 1 -isSelectable 1 -color chocolate -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M17ContRB -isVisible 1 -isSelectable 1 -color chocolate -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M17Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M17ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M17Text -isVisible 1 -isSelectable 0 -color chocolate -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M17EOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M17Patch -isVisible 1 -isSelectable 1 -color chocolate -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M18 -isVisible 1 -isSelectable 1 -color deepskyblue -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M18Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M18Cont -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M18Track -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M18Pin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M18ContPin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M18RB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M18ContRB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M18Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M18ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M18Text -isVisible 1 -isSelectable 0 -color deepskyblue -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M18EOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M18Patch -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M19 -isVisible 1 -isSelectable 1 -color maroon -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M19Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M19Cont -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M19Track -isVisible 1 -isSelectable 1 -color maroon -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M19Pin -isVisible 1 -isSelectable 1 -color maroon -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M19ContPin -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M19RB -isVisible 1 -isSelectable 1 -color maroon -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M19ContRB -isVisible 1 -isSelectable 1 -color maroon -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M19Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M19ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M19Text -isVisible 1 -isSelectable 0 -color maroon -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M19EOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M19Patch -isVisible 1 -isSelectable 1 -color maroon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M20 -isVisible 1 -isSelectable 1 -color salmon -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M20Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M20Cont -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M20Track -isVisible 1 -isSelectable 1 -color salmon -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M20Pin -isVisible 1 -isSelectable 1 -color salmon -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M20ContPin -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M20RB -isVisible 1 -isSelectable 1 -color salmon -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M20ContRB -isVisible 1 -isSelectable 1 -color salmon -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M20Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M20ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M20Text -isVisible 1 -isSelectable 0 -color salmon -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M20EOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M20Patch -isVisible 1 -isSelectable 1 -color salmon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M21 -isVisible 1 -isSelectable 1 -color violet -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M21Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M21Cont -isVisible 1 -isSelectable 1 -color violet -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M21Track -isVisible 1 -isSelectable 1 -color violet -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M21Pin -isVisible 1 -isSelectable 1 -color violet -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M21ContPin -isVisible 1 -isSelectable 1 -color violet -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M21RB -isVisible 1 -isSelectable 1 -color violet -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M21ContRB -isVisible 1 -isSelectable 1 -color violet -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M21Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M21ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M21Text -isVisible 1 -isSelectable 0 -color violet -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M21EOL -isVisible 1 -isSelectable 1 -color violet -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M21Patch -isVisible 1 -isSelectable 1 -color violet -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M22 -isVisible 1 -isSelectable 1 -color royalblue -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M22Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M22Cont -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M22Track -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M22Pin -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M22ContPin -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M22RB -isVisible 1 -isSelectable 1 -color royalblue -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M22ContRB -isVisible 1 -isSelectable 1 -color royalblue -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M22Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M22ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M22Text -isVisible 1 -isSelectable 0 -color royalblue -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M22EOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M22Patch -isVisible 1 -isSelectable 1 -color royalblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M23 -isVisible 1 -isSelectable 1 -color darkgreen -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M23Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M23Cont -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M23Track -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M23Pin -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M23ContPin -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M23RB -isVisible 1 -isSelectable 1 -color darkgreen -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M23ContRB -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M23Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M23ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M23Text -isVisible 1 -isSelectable 0 -color darkgreen -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M23EOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M23Patch -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M24 -isVisible 1 -isSelectable 1 -color tomato -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M24Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M24Cont -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M24Track -isVisible 1 -isSelectable 1 -color tomato -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M24Pin -isVisible 1 -isSelectable 1 -color tomato -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M24ContPin -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M24RB -isVisible 1 -isSelectable 1 -color tomato -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M24ContRB -isVisible 1 -isSelectable 1 -color tomato -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M24Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M24ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M24Text -isVisible 1 -isSelectable 0 -color tomato -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M24EOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M24Patch -isVisible 1 -isSelectable 1 -color tomato -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M25 -isVisible 1 -isSelectable 1 -color chartreuse -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M25Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M25Cont -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M25Track -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M25Pin -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M25ContPin -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M25RB -isVisible 1 -isSelectable 1 -color chartreuse -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M25ContRB -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M25Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M25ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M25Text -isVisible 1 -isSelectable 0 -color chartreuse -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M25EOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M25Patch -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M26 -isVisible 1 -isSelectable 1 -color wheat -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M26Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M26Cont -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M26Track -isVisible 1 -isSelectable 1 -color wheat -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M26Pin -isVisible 1 -isSelectable 1 -color wheat -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M26ContPin -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M26RB -isVisible 1 -isSelectable 1 -color wheat -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M26ContRB -isVisible 1 -isSelectable 1 -color wheat -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M26Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M26ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M26Text -isVisible 1 -isSelectable 0 -color wheat -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M26EOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M26Patch -isVisible 1 -isSelectable 1 -color wheat -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M27 -isVisible 1 -isSelectable 1 -color darkred -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M27Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M27Cont -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M27Track -isVisible 1 -isSelectable 1 -color darkred -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M27Pin -isVisible 1 -isSelectable 1 -color darkred -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M27ContPin -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M27RB -isVisible 1 -isSelectable 1 -color darkred -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M27ContRB -isVisible 1 -isSelectable 1 -color darkred -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M27Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M27ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M27Text -isVisible 1 -isSelectable 0 -color darkred -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M27EOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M27Patch -isVisible 1 -isSelectable 1 -color darkred -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M28 -isVisible 1 -isSelectable 1 -color plum -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M28Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M28Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M28Track -isVisible 1 -isSelectable 1 -color plum -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M28Pin -isVisible 1 -isSelectable 1 -color plum -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M28ContPin -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M28RB -isVisible 1 -isSelectable 1 -color plum -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M28ContRB -isVisible 1 -isSelectable 1 -color plum -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M28Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M28ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M28Text -isVisible 1 -isSelectable 0 -color plum -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M28EOL -isVisible 1 -isSelectable 1 -color plum -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M28Patch -isVisible 1 -isSelectable 1 -color plum -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M29 -isVisible 1 -isSelectable 1 -color teal -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M29Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M29Cont -isVisible 1 -isSelectable 1 -color teal -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M29Track -isVisible 1 -isSelectable 1 -color teal -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M29Pin -isVisible 1 -isSelectable 1 -color teal -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M29ContPin -isVisible 1 -isSelectable 1 -color teal -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M29RB -isVisible 1 -isSelectable 1 -color teal -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M29ContRB -isVisible 1 -isSelectable 1 -color teal -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M29Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M29ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M29Text -isVisible 1 -isSelectable 0 -color teal -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M29EOL -isVisible 1 -isSelectable 1 -color teal -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M29Patch -isVisible 1 -isSelectable 1 -color teal -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M30 -isVisible 1 -isSelectable 1 -color lime -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M30Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M30Cont -isVisible 1 -isSelectable 1 -color lime -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M30Track -isVisible 1 -isSelectable 1 -color lime -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M30Pin -isVisible 1 -isSelectable 1 -color lime -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M30ContPin -isVisible 1 -isSelectable 1 -color lime -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M30RB -isVisible 1 -isSelectable 1 -color lime -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M30ContRB -isVisible 1 -isSelectable 1 -color lime -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M30Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M30ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M30Text -isVisible 1 -isSelectable 0 -color lime -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M30EOL -isVisible 1 -isSelectable 1 -color lime -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M30Patch -isVisible 1 -isSelectable 1 -color lime -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M31 -isVisible 1 -isSelectable 1 -color navy -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M31Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference M31Cont -isVisible 1 -isSelectable 1 -color navy -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M31Track -isVisible 1 -isSelectable 1 -color navy -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M31Pin -isVisible 1 -isSelectable 1 -color navy -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference M31ContPin -isVisible 1 -isSelectable 1 -color navy -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference M31RB -isVisible 1 -isSelectable 1 -color navy -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference M31ContRB -isVisible 1 -isSelectable 1 -color navy -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference M31Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M31ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference M31Text -isVisible 1 -isSelectable 0 -color navy -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference M31EOL -isVisible 1 -isSelectable 1 -color navy -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference M31Patch -isVisible 1 -isSelectable 1 -color navy -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[12/19 11:12:09     10s] <CMD> setLayerPreference MB4 -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
[12/19 11:12:09     10s] <CMD> setLayerPreference MB4Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[12/19 11:12:09     10s] <CMD> setLayerPreference MB4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference MB4Pin -isVisible 1 -isSelectable 0 -color #00d000 -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference MB4ContPin -isVisible 1 -isSelectable 0 -color #d0d000 -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference MB4RB -isVisible 1 -isSelectable 0 -color #00d000 -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference MB4ContRB -isVisible 1 -isSelectable 0 -color #d0d000 -stipple dot8_1
[12/19 11:12:09     10s] <CMD> setLayerPreference MB4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference MB4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference MB4Text -isVisible 1 -isSelectable 0 -color #00d000 -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference MB3 -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference MB3Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference MB3Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference MB3Pin -isVisible 1 -isSelectable 0 -color #d0d000 -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference MB3ContPin -isVisible 1 -isSelectable 0 -color brown -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference MB3RB -isVisible 1 -isSelectable 0 -color #d0d000 -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference MB3ContRB -isVisible 1 -isSelectable 0 -color brown -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference MB3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference MB3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference MB3Text -isVisible 1 -isSelectable 0 -color #d0d000 -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference MB2 -isVisible 1 -isSelectable 1 -color brown -stipple backslash
[12/19 11:12:09     10s] <CMD> setLayerPreference MB2Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[12/19 11:12:09     10s] <CMD> setLayerPreference MB2Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference MB2Pin -isVisible 1 -isSelectable 0 -color brown -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference MB2ContPin -isVisible 1 -isSelectable 0 -color orange -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference MB2RB -isVisible 1 -isSelectable 0 -color brown -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference MB2ContRB -isVisible 1 -isSelectable 0 -color orange -stipple dot8_1
[12/19 11:12:09     10s] <CMD> setLayerPreference MB2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference MB2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference MB2Text -isVisible 1 -isSelectable 0 -color orange -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference MB1 -isVisible 1 -isSelectable 1 -color orange -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference MB1Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[12/19 11:12:09     10s] <CMD> setLayerPreference MB1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference MB1Pin -isVisible 1 -isSelectable 0 -color orange -stipple cross
[12/19 11:12:09     10s] <CMD> setLayerPreference MB1ContPin -isVisible 1 -isSelectable 0 -color blue -stipple dot4
[12/19 11:12:09     10s] <CMD> setLayerPreference MB1RB -isVisible 1 -isSelectable 0 -color orange -stipple brick
[12/19 11:12:09     10s] <CMD> setLayerPreference MB1ContRB -isVisible 1 -isSelectable 0 -color blue -stipple dot8_2
[12/19 11:12:09     10s] <CMD> setLayerPreference MB1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference MB1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[12/19 11:12:09     10s] <CMD> setLayerPreference MB2Text -isVisible 1 -isSelectable 0 -color orange -stippleData 0 0 {}
[12/19 11:12:09     10s] <CMD> setLayerPreference S64 -isVisible 0 -isSelectable 0 -color sandybrown -stippleData 8 8 {0x01 0x02 0x00 0x00 0x00 0x00 0x00 0x00}
[12/19 11:12:09     10s] 
[12/19 11:12:09     10s] **INFO:  MMMC transition support version v31-84 
[12/19 11:12:09     10s] 
[12/19 11:12:09     10s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/19 11:12:09     10s] <CMD> suppressMessage ENCEXT-2799
[12/19 11:12:09     10s] <CMD> getVersion
[12/19 11:12:10     10s] <CMD> getDrawView
[12/19 11:12:10     10s] <CMD> loadWorkspace -name Physical
[12/19 11:12:10     10s] <CMD> win
[12/19 11:12:19     10s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[12/19 11:12:19     10s] <CMD> set conf_qxconf_file NULL
[12/19 11:12:19     10s] <CMD> set conf_qxlib_file NULL
[12/19 11:12:19     10s] <CMD> set defHierChar /
[12/19 11:12:19     10s] <CMD> set distributed_client_message_echo 1
[12/19 11:12:19     10s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[12/19 11:12:19     10s] <CMD> set eco_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[12/19 11:12:19     10s] <CMD> set enc_enable_print_mode_command_reset_options 1
[12/19 11:12:19     11s] <CMD> set init_gnd_net {1VSS 1VSS0 2VSS 2VSS0 3VSS 3VSS0 4VSS 4VSS0}
[12/19 11:12:19     11s] <CMD> set init_io_file InnovusInputFiles/padframe.io
[12/19 11:12:19     11s] <CMD> set init_lef_file {../../../../pdk/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef ../../../../pdk/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef ../../../../pdk/scl_pdk/iolib/cio250/cds/lef/tsl18cio250_4lm.lef}
[12/19 11:12:19     11s] <CMD> set init_mmmc_file InnovusInputFiles/viewDefinition.tcl
[12/19 11:12:19     11s] <CMD> set init_pwr_net {1VDD 1VDD0 2VDD 2VDD0 3VDD 3VDD0 4VDD 4VDD0}
[12/19 11:12:19     11s] <CMD> set init_verilog InnovusInputFiles/single_port_ram_netlist.v
[12/19 11:12:19     11s] <CMD> set latch_time_borrow_mode max_borrow
[12/19 11:12:19     11s] <CMD> set pegDefaultResScaleFactor 1
[12/19 11:12:19     11s] <CMD> set pegDetailResScaleFactor 1
[12/19 11:12:19     11s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[12/19 11:12:19     11s] <CMD> set soft_stack_size_limit 63
[12/19 11:12:19     11s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[12/19 11:13:00     14s] <CMD> save_global ram.globals
[12/19 11:13:06     15s] <CMD> set init_gnd_net {1VSS 1VSSO 2VSS 2VSSO 3VSS 3VSSO 4VSS 4VSSO}
[12/19 11:13:06     15s] <CMD> set init_pwr_net {1VDD 1VDDO 2VDD 2VDDO 3VDD 3VDDO 4VDD 4VDDO}
[12/19 11:13:06     15s] <CMD> init_design
[12/19 11:13:06     15s] #% Begin Load MMMC data ... (date=12/19 11:13:06, mem=476.9M)
[12/19 11:13:06     15s] #% End Load MMMC data ... (date=12/19 11:13:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=476.9M, current mem=476.5M)
[12/19 11:13:06     15s] 
[12/19 11:13:06     15s] Loading LEF file ../../../../pdk/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef ...
[12/19 11:13:06     15s] 
[12/19 11:13:06     15s] Loading LEF file ../../../../pdk/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef ...
[12/19 11:13:06     15s] Set DBUPerIGU to M2 pitch 560.
[12/19 11:13:06     15s] 
[12/19 11:13:06     15s] Loading LEF file ../../../../pdk/scl_pdk/iolib/cio250/cds/lef/tsl18cio250_4lm.lef ...
[12/19 11:13:06     15s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'apc3d01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 11:13:06     15s] Type 'man IMPLF-200' for more detail.
[12/19 11:13:06     15s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 11:13:06     15s] Type 'man IMPLF-200' for more detail.
[12/19 11:13:06     15s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 11:13:06     15s] Type 'man IMPLF-200' for more detail.
[12/19 11:13:06     15s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 11:13:06     15s] Type 'man IMPLF-200' for more detail.
[12/19 11:13:06     15s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 11:13:06     15s] Type 'man IMPLF-200' for more detail.
[12/19 11:13:06     15s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 11:13:06     15s] Type 'man IMPLF-200' for more detail.
[12/19 11:13:06     15s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 11:13:06     15s] Type 'man IMPLF-200' for more detail.
[12/19 11:13:06     15s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 11:13:06     15s] Type 'man IMPLF-200' for more detail.
[12/19 11:13:06     15s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 11:13:06     15s] Type 'man IMPLF-200' for more detail.
[12/19 11:13:06     15s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03ed' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 11:13:06     15s] Type 'man IMPLF-200' for more detail.
[12/19 11:13:06     15s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 11:13:06     15s] Type 'man IMPLF-200' for more detail.
[12/19 11:13:06     15s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 11:13:06     15s] Type 'man IMPLF-200' for more detail.
[12/19 11:13:06     15s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 11:13:06     15s] Type 'man IMPLF-200' for more detail.
[12/19 11:13:06     15s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 11:13:06     15s] Type 'man IMPLF-200' for more detail.
[12/19 11:13:06     15s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 11:13:06     15s] Type 'man IMPLF-200' for more detail.
[12/19 11:13:06     15s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 11:13:06     15s] Type 'man IMPLF-200' for more detail.
[12/19 11:13:06     15s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 11:13:06     15s] Type 'man IMPLF-200' for more detail.
[12/19 11:13:06     15s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b21eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 11:13:06     15s] Type 'man IMPLF-200' for more detail.
[12/19 11:13:06     15s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b25eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 11:13:06     15s] Type 'man IMPLF-200' for more detail.
[12/19 11:13:06     15s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3d00' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/19 11:13:06     15s] Type 'man IMPLF-200' for more detail.
[12/19 11:13:06     15s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/19 11:13:06     15s] To increase the message display limit, refer to the product command reference manual.
[12/19 11:13:06     15s] 
[12/19 11:13:06     15s] viaInitial starts at Tue Dec 19 11:13:06 2023
viaInitial ends at Tue Dec 19 11:13:06 2023
Loading view definition file from InnovusInputFiles/viewDefinition.tcl
[12/19 11:13:06     15s] Reading my_max_library_set timing library '/home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib' ...
[12/19 11:13:06     15s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/19 11:13:06     15s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/19 11:13:06     15s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'I' of cell 'bh01d1' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/19 11:13:06     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'I' of cell 'bh01d1' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/19 11:13:06     15s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/19 11:13:06     15s] Read 534 cells in library 'tsl18fs120_scl_ss' 
[12/19 11:13:06     15s] Reading my_max_library_set timing library '/home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib' ...
[12/19 11:13:06     15s] **ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1171)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1185)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1408)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1422)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1644)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1658)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1880)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1894)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2117)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2131)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2354)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2368)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2590)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2604)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2827)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2841)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3071)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3085)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3308)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3322)
Message <TECHLIB-1318> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/19 11:13:06     15s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x11' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 11:13:06     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x11' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 11:13:06     15s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x12' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 11:13:06     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x12' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 11:13:06     15s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x13' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 11:13:06     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x13' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 11:13:06     15s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'PAD' of cell 'pc3d00' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 11:13:06     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PAD' of cell 'pc3d00' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 11:13:06     15s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'PADR' of cell 'pc3d00' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 11:13:06     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PADR' of cell 'pc3d00' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 11:13:06     15s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVSSO' of cell 'apv0a' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 11:13:06     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVSSO' of cell 'apv0a' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 11:13:06     15s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVSS' of cell 'apv0i' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 11:13:06     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVSS' of cell 'apv0i' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 11:13:06     15s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVDDO' of cell 'apvda' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 11:13:06     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVDDO' of cell 'apvda' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 11:13:06     15s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVDD' of cell 'apvdi' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 11:13:06     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVDD' of cell 'apvdi' is not defined in the library. (File /home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/19 11:13:06     15s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/19 11:13:06     15s] Read 93 cells in library 'tsl18cio250_max' 
[12/19 11:13:06     15s] Reading my_min_library_set timing library '/home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib' ...
[12/19 11:13:07     16s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
[12/19 11:13:07     16s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
[12/19 11:13:07     16s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi6/pdk/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
[12/19 11:13:07     16s] Read 534 cells in library 'tsl18fs120_scl_ff' 
[12/19 11:13:07     16s] Reading my_min_library_set timing library '/home/vlsi6/pdk/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_min.lib' ...
[12/19 11:13:07     16s] Read 93 cells in library 'tsl18cio250_min' 
[12/19 11:13:07     16s] *** End library_loading (cpu=0.02min, real=0.02min, mem=30.3M, fe_cpu=0.28min, fe_real=1.15min, fe_mem=550.1M) ***
[12/19 11:13:07     16s] #% Begin Load netlist data ... (date=12/19 11:13:07, mem=559.5M)
[12/19 11:13:07     16s] *** Begin netlist parsing (mem=550.1M) ***
[12/19 11:13:07     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[12/19 11:13:07     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[12/19 11:13:07     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'or04d2' is defined in LEF but not in the timing library.
[12/19 11:13:07     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'or04d2' is defined in LEF but not in the timing library.
[12/19 11:13:07     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'an02d1' is defined in LEF but not in the timing library.
[12/19 11:13:07     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'an02d1' is defined in LEF but not in the timing library.
[12/19 11:13:07     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nd02da' is defined in LEF but not in the timing library.
[12/19 11:13:07     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nd02da' is defined in LEF but not in the timing library.
[12/19 11:13:07     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'dl03d2' is defined in LEF but not in the timing library.
[12/19 11:13:07     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'dl03d2' is defined in LEF but not in the timing library.
[12/19 11:13:07     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'invtd7' is defined in LEF but not in the timing library.
[12/19 11:13:07     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'invtd7' is defined in LEF but not in the timing library.
[12/19 11:13:07     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'slnht2' is defined in LEF but not in the timing library.
[12/19 11:13:07     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'slnht2' is defined in LEF but not in the timing library.
[12/19 11:13:07     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[12/19 11:13:07     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[12/19 11:13:07     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[12/19 11:13:07     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[12/19 11:13:07     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nr03d7' is defined in LEF but not in the timing library.
[12/19 11:13:07     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nr03d7' is defined in LEF but not in the timing library.
[12/19 11:13:07     16s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/19 11:13:07     16s] To increase the message display limit, refer to the product command reference manual.
[12/19 11:13:07     16s] Pin 'VDD' of cell 'pvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/19 11:13:07     16s] Pin 'VDDC' of cell 'pvdc' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/19 11:13:07     16s] Pin 'VDDO' of cell 'pvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/19 11:13:07     16s] Pin 'VSS' of cell 'pv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/19 11:13:07     16s] Pin 'VSS' of cell 'pv0f' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/19 11:13:07     16s] Pin 'VSSC' of cell 'pv0c' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/19 11:13:07     16s] Pin 'VSSO' of cell 'pv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/19 11:13:07     16s] Pin 'AVDD' of cell 'apvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/19 11:13:07     16s] Pin 'AVDDO' of cell 'apvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/19 11:13:07     16s] Pin 'AVSS' of cell 'apv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/19 11:13:07     16s] Pin 'AVSSO' of cell 'apv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/19 11:13:07     16s] Created 627 new cells from 4 timing libraries.
[12/19 11:13:07     16s] Reading netlist ...
[12/19 11:13:07     16s] Backslashed names will retain backslash and a trailing blank character.
[12/19 11:13:07     16s] Reading verilog netlist 'InnovusInputFiles/single_port_ram_netlist.v'
[12/19 11:13:07     16s] 
[12/19 11:13:07     16s] *** Memory Usage v#1 (Current mem = 550.117M, initial mem = 179.895M) ***
[12/19 11:13:07     16s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=550.1M) ***
[12/19 11:13:07     16s] #% End Load netlist data ... (date=12/19 11:13:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=559.5M, current mem=509.3M)
[12/19 11:13:07     16s] Top level cell is single_port_sync_ram.
[12/19 11:13:07     16s] **WARN: (IMPTS-282):	Cell 'pt3t03u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 11:13:07     16s] Type 'man IMPTS-282' for more detail.
[12/19 11:13:07     16s] **WARN: (IMPTS-282):	Cell 'pt3t03d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 11:13:07     16s] Type 'man IMPTS-282' for more detail.
[12/19 11:13:07     16s] **WARN: (IMPTS-282):	Cell 'pt3t03' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 11:13:07     16s] Type 'man IMPTS-282' for more detail.
[12/19 11:13:07     16s] **WARN: (IMPTS-282):	Cell 'pt3t02u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 11:13:07     16s] Type 'man IMPTS-282' for more detail.
[12/19 11:13:07     16s] **WARN: (IMPTS-282):	Cell 'pt3t02d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 11:13:07     16s] Type 'man IMPTS-282' for more detail.
[12/19 11:13:07     16s] **WARN: (IMPTS-282):	Cell 'pt3t02' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 11:13:07     16s] Type 'man IMPTS-282' for more detail.
[12/19 11:13:07     16s] **WARN: (IMPTS-282):	Cell 'pt3t01u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 11:13:07     16s] Type 'man IMPTS-282' for more detail.
[12/19 11:13:07     16s] **WARN: (IMPTS-282):	Cell 'pt3t01d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 11:13:07     16s] Type 'man IMPTS-282' for more detail.
[12/19 11:13:07     16s] **WARN: (IMPTS-282):	Cell 'pt3t01' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 11:13:07     16s] Type 'man IMPTS-282' for more detail.
[12/19 11:13:07     16s] **WARN: (IMPTS-282):	Cell 'pt3o03' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 11:13:07     16s] Type 'man IMPTS-282' for more detail.
[12/19 11:13:07     16s] **WARN: (IMPTS-282):	Cell 'pt3o02' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 11:13:07     16s] Type 'man IMPTS-282' for more detail.
[12/19 11:13:07     16s] **WARN: (IMPTS-282):	Cell 'pt3o01' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 11:13:07     16s] Type 'man IMPTS-282' for more detail.
[12/19 11:13:07     16s] **WARN: (IMPTS-282):	Cell 'pc3t05u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 11:13:07     16s] Type 'man IMPTS-282' for more detail.
[12/19 11:13:07     16s] **WARN: (IMPTS-282):	Cell 'pc3t05d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 11:13:07     16s] Type 'man IMPTS-282' for more detail.
[12/19 11:13:07     16s] **WARN: (IMPTS-282):	Cell 'pc3t05' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 11:13:07     16s] Type 'man IMPTS-282' for more detail.
[12/19 11:13:07     16s] **WARN: (IMPTS-282):	Cell 'pc3t04u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 11:13:07     16s] Type 'man IMPTS-282' for more detail.
[12/19 11:13:07     16s] **WARN: (IMPTS-282):	Cell 'pc3t04d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 11:13:07     16s] Type 'man IMPTS-282' for more detail.
[12/19 11:13:07     16s] **WARN: (IMPTS-282):	Cell 'pc3t04' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 11:13:07     16s] Type 'man IMPTS-282' for more detail.
[12/19 11:13:07     16s] **WARN: (IMPTS-282):	Cell 'pc3t03u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 11:13:07     16s] Type 'man IMPTS-282' for more detail.
[12/19 11:13:07     16s] **WARN: (IMPTS-282):	Cell 'pc3t03d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/19 11:13:07     16s] Type 'man IMPTS-282' for more detail.
[12/19 11:13:07     16s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[12/19 11:13:07     16s] To increase the message display limit, refer to the product command reference manual.
[12/19 11:13:07     16s] Hooked 1254 DB cells to tlib cells.
[12/19 11:13:07     16s] Starting recursive module instantiation check.
[12/19 11:13:07     16s] No recursion found.
[12/19 11:13:07     16s] Building hierarchical netlist for Cell single_port_sync_ram ...
[12/19 11:13:07     16s] *** Netlist is unique.
[12/19 11:13:07     16s] ** info: there are 1285 modules.
[12/19 11:13:07     16s] ** info: there are 1494 stdCell insts.
[12/19 11:13:07     16s] ** info: there are 40 Pad insts.
[12/19 11:13:07     16s] 
[12/19 11:13:07     16s] *** Memory Usage v#1 (Current mem = 573.789M, initial mem = 179.895M) ***
[12/19 11:13:07     16s] Reading IO assignment file "InnovusInputFiles/padframe.io" ...
[12/19 11:13:07     16s] Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
[12/19 11:13:07     16s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/19 11:13:07     16s] Type 'man IMPFP-3961' for more detail.
[12/19 11:13:07     16s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/19 11:13:07     16s] Type 'man IMPFP-3961' for more detail.
[12/19 11:13:07     16s] Horizontal Layer M1 offset = 0 (derived)
[12/19 11:13:07     16s] Vertical Layer M2 offset = 280 (derived)
[12/19 11:13:07     16s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/19 11:13:07     16s] Set Default Net Delay as 1000 ps.
[12/19 11:13:07     16s] Set Default Net Load as 0.5 pF. 
[12/19 11:13:07     16s] Set Default Input Pin Transition as 0.1 ps.
[12/19 11:13:07     16s] Extraction setup Delayed 
[12/19 11:13:07     16s] *Info: initialize multi-corner CTS.
[12/19 11:13:07     16s] Reading timing constraints file '/home/vlsi6/Desktop/kumar_dicd/single_port_sync_ram/pd/InnovusInputFiles/single_port_ram_sdc.sdc' ...
[12/19 11:13:07     16s] Current (total cpu=0:00:17.0, real=0:01:09, peak res=651.1M, current mem=651.1M)
[12/19 11:13:07     16s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/vlsi6/Desktop/kumar_dicd/single_port_sync_ram/pd/InnovusInputFiles/single_port_ram_sdc.sdc, Line 49).
[12/19 11:13:07     16s] 
[12/19 11:13:07     16s] INFO (CTE): Reading of timing constraints file /home/vlsi6/Desktop/kumar_dicd/single_port_sync_ram/pd/InnovusInputFiles/single_port_ram_sdc.sdc completed, with 1 WARNING
[12/19 11:13:07     16s] WARNING (CTE-25): Line: 9, 10 of File /home/vlsi6/Desktop/kumar_dicd/single_port_sync_ram/pd/InnovusInputFiles/single_port_ram_sdc.sdc : Skipped unsupported command: set_units
[12/19 11:13:07     16s] 
[12/19 11:13:07     16s] 
[12/19 11:13:07     16s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=673.1M, current mem=673.1M)
[12/19 11:13:07     17s] Current (total cpu=0:00:17.0, real=0:01:09, peak res=673.1M, current mem=673.1M)
[12/19 11:13:07     17s] Creating Cell Server ...(0, 1, 1, 1)
[12/19 11:13:08     17s] Summary for sequential cells identification: 
[12/19 11:13:08     17s]   Identified SBFF number: 114
[12/19 11:13:08     17s]   Identified MBFF number: 0
[12/19 11:13:08     17s]   Identified SB Latch number: 0
[12/19 11:13:08     17s]   Identified MB Latch number: 0
[12/19 11:13:08     17s]   Not identified SBFF number: 6
[12/19 11:13:08     17s]   Not identified MBFF number: 0
[12/19 11:13:08     17s]   Not identified SB Latch number: 0
[12/19 11:13:08     17s]   Not identified MB Latch number: 0
[12/19 11:13:08     17s]   Number of sequential cells which are not FFs: 83
[12/19 11:13:08     17s] Total number of combinational cells: 321
[12/19 11:13:08     17s] Total number of sequential cells: 203
[12/19 11:13:08     17s] Total number of tristate cells: 10
[12/19 11:13:08     17s] Total number of level shifter cells: 0
[12/19 11:13:08     17s] Total number of power gating cells: 0
[12/19 11:13:08     17s] Total number of isolation cells: 0
[12/19 11:13:08     17s] Total number of power switch cells: 0
[12/19 11:13:08     17s] Total number of pulse generator cells: 0
[12/19 11:13:08     17s] Total number of always on buffers: 0
[12/19 11:13:08     17s] Total number of retention cells: 0
[12/19 11:13:08     17s] List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
[12/19 11:13:08     17s] Total number of usable buffers: 13
[12/19 11:13:08     17s] List of unusable buffers:
[12/19 11:13:08     17s] Total number of unusable buffers: 0
[12/19 11:13:08     17s] List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
[12/19 11:13:08     17s] Total number of usable inverters: 12
[12/19 11:13:08     17s] List of unusable inverters:
[12/19 11:13:08     17s] Total number of unusable inverters: 0
[12/19 11:13:08     17s] List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
[12/19 11:13:08     17s] Total number of identified usable delay cells: 13
[12/19 11:13:08     17s] List of identified unusable delay cells:
[12/19 11:13:08     17s] Total number of identified unusable delay cells: 0
[12/19 11:13:08     17s] Creating Cell Server, finished. 
[12/19 11:13:08     17s] 
[12/19 11:13:08     17s] Deleting Cell Server ...
[12/19 11:13:08     17s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[12/19 11:13:08     17s] Extraction setup Started 
[12/19 11:13:08     17s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/19 11:13:08     17s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/19 11:13:08     17s] Type 'man IMPEXT-2773' for more detail.
[12/19 11:13:08     17s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/19 11:13:08     17s] Type 'man IMPEXT-2776' for more detail.
[12/19 11:13:08     17s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/19 11:13:08     17s] Type 'man IMPEXT-2776' for more detail.
[12/19 11:13:08     17s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 2.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/19 11:13:08     17s] Type 'man IMPEXT-2776' for more detail.
[12/19 11:13:08     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/19 11:13:08     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/19 11:13:08     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/19 11:13:08     17s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.04 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/19 11:13:08     17s] Summary of Active RC-Corners : 
[12/19 11:13:08     17s]  
[12/19 11:13:08     17s]  Analysis View: my_analysis_view_setup
[12/19 11:13:08     17s]     RC-Corner Name        : my_rc_corner_worst
[12/19 11:13:08     17s]     RC-Corner Index       : 0
[12/19 11:13:08     17s]     RC-Corner Temperature : 25 Celsius
[12/19 11:13:08     17s]     RC-Corner Cap Table   : ''
[12/19 11:13:08     17s]     RC-Corner PreRoute Res Factor         : 1
[12/19 11:13:08     17s]     RC-Corner PreRoute Cap Factor         : 1
[12/19 11:13:08     17s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/19 11:13:08     17s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/19 11:13:08     17s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/19 11:13:08     17s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/19 11:13:08     17s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/19 11:13:08     17s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/19 11:13:08     17s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/19 11:13:08     17s]  
[12/19 11:13:08     17s]  Analysis View: my_analysis_view_hold
[12/19 11:13:08     17s]     RC-Corner Name        : my_rc_corner_worst
[12/19 11:13:08     17s]     RC-Corner Index       : 0
[12/19 11:13:08     17s]     RC-Corner Temperature : 25 Celsius
[12/19 11:13:08     17s]     RC-Corner Cap Table   : ''
[12/19 11:13:08     17s]     RC-Corner PreRoute Res Factor         : 1
[12/19 11:13:08     17s]     RC-Corner PreRoute Cap Factor         : 1
[12/19 11:13:08     17s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/19 11:13:08     17s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/19 11:13:08     17s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/19 11:13:08     17s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/19 11:13:08     17s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/19 11:13:08     17s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/19 11:13:08     17s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/19 11:13:08     17s] 
[12/19 11:13:08     17s] *** Summary of all messages that are not suppressed in this session:
[12/19 11:13:08     17s] Severity  ID               Count  Summary                                  
[12/19 11:13:08     17s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/19 11:13:08     17s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/19 11:13:08     17s] WARNING   IMPTS-282           92  Cell '%s' is not a level shifter cell bu...
[12/19 11:13:08     17s] WARNING   IMPEXT-2766          4  The sheet resistance for layer %s is not...
[12/19 11:13:08     17s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[12/19 11:13:08     17s] WARNING   IMPEXT-2776          3  The via resistance between layers %s and...
[12/19 11:13:08     17s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[12/19 11:13:08     17s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[12/19 11:13:08     17s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[12/19 11:13:08     17s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[12/19 11:13:08     17s] *** Message Summary: 1607 warning(s), 20 error(s)
[12/19 11:13:08     17s] 
[12/19 11:13:17     17s] <CMD> selectInst 1VDDO
[12/19 11:13:17     17s] Set RLRP Inst: 1VDDO
[12/19 11:13:17     17s] <CMD> deselectAll
[12/19 11:13:17     17s] <CMD> selectInst 1VDDO
[12/19 11:13:17     17s] Set RLRP Inst: 1VDDO
[12/19 11:13:17     17s] Set RLRP Inst: 1VDDO
[12/19 11:13:17     17s] <CMD> deselectAll
[12/19 11:13:17     17s] <CMD> selectInst 1VDDO
[12/19 11:13:17     18s] Set RLRP Inst: 1VDDO
[12/19 11:13:31     18s] Set RLRP Inst: 1VDDO
[12/19 11:13:31     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:32     19s] <CMD> pan -897.112 115.820
[12/19 11:13:32     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:36     19s] <CMD> setDrawView place
[12/19 11:13:36     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:40     19s] <CMD> setDrawView ameba
[12/19 11:13:40     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:42     19s] <CMD> setDrawView place
[12/19 11:13:42     19s] Set RLRP Inst: 1VDDO
[12/19 11:13:44     20s] <CMD> setDrawView fplan
[12/19 11:13:44     20s] Set RLRP Inst: 1VDDO
[12/19 11:13:44     20s] <CMD> setDrawView fplan
[12/19 11:13:44     20s] Set RLRP Inst: 1VDDO
[12/19 11:13:46     20s] <CMD> setDrawView ameba
[12/19 11:13:46     20s] Set RLRP Inst: 1VDDO
[12/19 11:13:49     20s] <CMD> setDrawView place
[12/19 11:13:49     20s] Set RLRP Inst: 1VDDO
[12/19 11:13:51     20s] <CMD> setDrawView fplan
[12/19 11:13:51     20s] Set RLRP Inst: 1VDDO
[12/19 11:13:51     20s] <CMD> setDrawView ameba
[12/19 11:13:51     20s] Set RLRP Inst: 1VDDO
[12/19 11:13:53     20s] <CMD> setDrawView place
[12/19 11:13:53     20s] Set RLRP Inst: 1VDDO
[12/19 11:13:55     20s] <CMD> setDrawView fplan
[12/19 11:13:55     20s] Set RLRP Inst: 1VDDO
[12/19 11:14:29     23s] <CMD> getIoFlowFlag
[12/19 11:14:58     25s] <CMD> setIoFlowFlag 0
[12/19 11:14:58     25s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1710.0 1710.0 270.0 270.0 1440.0 1440.0 250.32 250.32 1440.0 1437.52
[12/19 11:14:58     25s] **WARN: (IMPFP-4031):	Adjusting 'coreBox'(according to PlacementGrid) from {(250.320000 , 250.320000) (1440.000000 , 1437.520000)} to {(250.320000 , 250.320000) (1439.760000 , 1437.520000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/19 11:14:58     25s] **WARN: (IMPFP-4031):	Adjusting 'DieBox'(according to PlacementGrid) from {(0.000000 , 0.000000) (1710.000000 , 1710.000000)} to {(0.000000 , 0.000000) (1710.240000 , 1710.240000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/19 11:14:58     25s] **WARN: (IMPFP-4031):	Adjusting 'ioBox'(according to PlacementGrid) from {(270.000000 , 270.000000) (1440.000000 , 1440.000000)} to {(269.920000 , 269.920000) (1439.760000 , 1439.760000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/19 11:14:58     25s] Horizontal Layer M1 offset = 0 (derived)
[12/19 11:14:58     25s] Vertical Layer M2 offset = 280 (derived)
[12/19 11:14:58     25s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/19 11:14:58     25s] <CMD> uiSetTool select
[12/19 11:14:58     25s] <CMD> getIoFlowFlag
[12/19 11:14:58     25s] <CMD> fit
[12/19 11:14:58     25s] Set RLRP Inst: 1VDDO
[12/19 11:15:30     28s] <CMD> setIoFlowFlag 0
[12/19 11:15:30     28s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1710.24 1710.24 269.92 250250 1439.76 1439.76 250.32 250.32 1439.76 1437.52
[12/19 11:15:30     28s] **ERROR: (IMPQTF-4044):	Error happens when execute '::Rda_FloorPlan::SpecFPlan::apply  apply' with error message: '**ERROR: (IMPSYT-6353):	Bad io box 
'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
<CMD> setIoFlowFlag 0
[12/19 11:15:30     28s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1710.24 1710.24 269.92 250250 1439.76 1439.76 250.32 250.32 1439.76 1437.52
[12/19 11:15:30     28s] **ERROR: (IMPQTF-4044):	Error happens when execute '::Rda_FloorPlan::SpecFPlan::apply  apply' with error message: '**ERROR: (IMPSYT-6353):	Bad io box 
'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
<CMD> setIoFlowFlag 0
[12/19 11:15:39     29s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1710.24 1710.24 250 250 1439.76 1439.76 250.32 250.32 1439.76 1437.52
[12/19 11:15:39     29s] **WARN: (IMPFP-4031):	Adjusting 'ioBox'(according to PlacementGrid) from {(250.000000 , 250.000000) (1439.760000 , 1439.760000)} to {(249.760000 , 249.760000) (1439.760000 , 1439.760000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/19 11:15:39     29s] Horizontal Layer M1 offset = 0 (derived)
[12/19 11:15:39     29s] Vertical Layer M2 offset = 280 (derived)
[12/19 11:15:39     29s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/19 11:15:39     29s] <CMD> uiSetTool select
[12/19 11:15:39     29s] <CMD> getIoFlowFlag
[12/19 11:15:39     29s] <CMD> fit
[12/19 11:15:39     29s] Set RLRP Inst: 1VDDO
[12/19 11:15:41     29s] <CMD> setIoFlowFlag 0
[12/19 11:15:41     29s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1710.24 1710.24 249.76 249.76 1439.76 1439.76 250.32 250.32 1439.76 1437.52
[12/19 11:15:41     29s] Horizontal Layer M1 offset = 0 (derived)
[12/19 11:15:41     29s] Vertical Layer M2 offset = 280 (derived)
[12/19 11:15:41     29s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/19 11:15:41     29s] <CMD> uiSetTool select
[12/19 11:15:41     29s] <CMD> getIoFlowFlag
[12/19 11:15:41     29s] <CMD> fit
[12/19 11:15:41     29s] Set RLRP Inst: 1VDDO
[12/19 11:15:41     29s] <CMD> setIoFlowFlag 0
[12/19 11:15:41     29s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1710.24 1710.24 249.76 249.76 1439.76 1439.76 250.32 250.32 1439.76 1437.52
[12/19 11:15:41     29s] Horizontal Layer M1 offset = 0 (derived)
[12/19 11:15:41     29s] Vertical Layer M2 offset = 280 (derived)
[12/19 11:15:41     29s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/19 11:15:41     29s] <CMD> uiSetTool select
[12/19 11:15:41     29s] <CMD> getIoFlowFlag
[12/19 11:15:41     29s] <CMD> fit
[12/19 11:15:41     29s] Set RLRP Inst: 1VDDO
[12/19 11:15:41     29s] <CMD> setIoFlowFlag 0
[12/19 11:15:41     29s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1710.24 1710.24 249.76 249.76 1439.76 1439.76 250.32 250.32 1439.76 1437.52
[12/19 11:15:41     29s] Horizontal Layer M1 offset = 0 (derived)
[12/19 11:15:41     29s] Vertical Layer M2 offset = 280 (derived)
[12/19 11:15:41     29s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/19 11:15:41     29s] <CMD> uiSetTool select
[12/19 11:15:41     29s] <CMD> getIoFlowFlag
[12/19 11:15:41     29s] <CMD> fit
[12/19 11:15:41     29s] Set RLRP Inst: 1VDDO
[12/19 11:15:41     29s] <CMD> setIoFlowFlag 0
[12/19 11:15:41     29s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1710.24 1710.24 249.76 249.76 1439.76 1439.76 250.32 250.32 1439.76 1437.52
[12/19 11:15:41     29s] Horizontal Layer M1 offset = 0 (derived)
[12/19 11:15:41     29s] Vertical Layer M2 offset = 280 (derived)
[12/19 11:15:41     29s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/19 11:15:41     29s] <CMD> uiSetTool select
[12/19 11:15:41     29s] <CMD> getIoFlowFlag
[12/19 11:15:41     29s] <CMD> fit
[12/19 11:15:41     29s] Set RLRP Inst: 1VDDO
[12/19 11:15:55     30s] <CMD> setIoFlowFlag 0
[12/19 11:15:55     30s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1710.24 1710.24 249.76 249.76 1439.76 1439.76 270.32 270.32 1439.76 1437.52
[12/19 11:15:55     30s] **WARN: (IMPFP-4031):	Adjusting 'coreBox'(according to PlacementGrid) from {(270.320000 , 270.320000) (1439.760000 , 1437.520000)} to {(270.480000 , 270.480000) (1439.760000 , 1437.520000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/19 11:15:55     30s] Horizontal Layer M1 offset = 0 (derived)
[12/19 11:15:55     30s] Vertical Layer M2 offset = 280 (derived)
[12/19 11:15:55     30s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/19 11:15:55     30s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/19 11:15:55     30s] <CMD> uiSetTool select
[12/19 11:15:55     30s] <CMD> getIoFlowFlag
[12/19 11:15:55     30s] <CMD> fit
[12/19 11:15:55     30s] Set RLRP Inst: 1VDDO
[12/19 11:15:56     30s] <CMD> setIoFlowFlag 0
[12/19 11:15:56     30s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1710.24 1710.24 249.76 249.76 1439.76 1439.76 270.48 270.48 1439.76 1437.52
[12/19 11:15:56     30s] Horizontal Layer M1 offset = 0 (derived)
[12/19 11:15:56     30s] Vertical Layer M2 offset = 280 (derived)
[12/19 11:15:56     30s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/19 11:15:56     30s] <CMD> uiSetTool select
[12/19 11:15:56     30s] <CMD> getIoFlowFlag
[12/19 11:15:56     30s] <CMD> fit
[12/19 11:15:56     30s] Set RLRP Inst: 1VDDO
[12/19 11:16:00     30s] <CMD> setIoFlowFlag 0
[12/19 11:16:00     30s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1710.24 1710.24 249.76 249.76 1439.76 1439.76 270.48 270.48 1439.76 1437.52
[12/19 11:16:00     30s] Horizontal Layer M1 offset = 0 (derived)
[12/19 11:16:00     30s] Vertical Layer M2 offset = 280 (derived)
[12/19 11:16:00     30s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/19 11:16:00     30s] <CMD> uiSetTool select
[12/19 11:16:00     30s] <CMD> getIoFlowFlag
[12/19 11:16:00     30s] <CMD> fit
[12/19 11:16:00     30s] Set RLRP Inst: 1VDDO
[12/19 11:16:01     30s] Set RLRP Inst: 1VDDO
[12/19 11:16:01     30s] Set RLRP Inst: 1VDDO
[12/19 11:16:02     30s] Set RLRP Inst: 1VDDO
[12/19 11:16:02     30s] Set RLRP Inst: 1VDDO
[12/19 11:17:34     39s] <CMD> clearGlobalNets
[12/19 11:17:35     39s] <CMD> clearGlobalNets
[12/19 11:17:35     39s] <CMD> clearGlobalNets
[12/19 11:17:35     39s] <CMD> clearGlobalNets
[12/19 11:17:45     40s] <CMD> clearGlobalNets
[12/19 11:17:46     40s] <CMD> clearGlobalNets
[12/19 11:18:02     41s] <CMD> clearGlobalNets
[12/19 11:18:02     41s] <CMD> globalNetConnect VDD -type pgpin -pin 1VDD -inst *
[12/19 11:18:02     41s] **ERROR: (IMPDB-1216):	The global net 'VDD' specified in the global net connection(GNC) rule doesn't exist in the design.
<CMD> globalNetConnect VDD -type pgpin -pin 1VDD -inst *
[12/19 11:18:02     41s] **ERROR: (IMPDB-1216):	The global net 'VDD' specified in the global net connection(GNC) rule doesn't exist in the design.
<CMD> deselectAll
[12/19 11:24:06     70s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 11:24:06     70s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 11:24:06     70s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/19 11:24:06     70s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 11:24:06     70s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 11:24:06     70s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/19 11:24:51     73s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[12/19 11:24:51     73s] <CMD> setEndCapMode -reset
[12/19 11:24:51     73s] <CMD> setEndCapMode -boundary_tap false
[12/19 11:24:51     73s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[12/19 11:24:51     73s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 11:24:51     73s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 11:24:51     73s] **WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 11:24:51     73s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 11:24:51     73s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 11:24:51     73s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 11:24:51     73s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {dl03d2 buffd1 bufbd2 buffd7 dl01d1 bufbd1 bufbd3 dl01d2 bufbd4 dl02d4 dl04d4 buffd4 bufbdk bufbda buffd3 dl01d4 dl02d1 dl04d2 dl03d4 dl02d2 buffda bufbdf dl03d1 buffd2 bufbd7 dl04d1 inv0d4 invbdf invbd7 inv0d0 invbd2 invbd4 inv0d7 inv0d1 invbdk inv0da invbda inv0d2} -maxAllowedDelay 1
[12/19 11:24:51     73s] <CMD> setPlaceMode -reset
[12/19 11:24:51     73s] <CMD> setPlaceMode -congEffort medium -timingDriven 0 -modulePlan 0 -clkGateAware 0 -powerDriven 0 -ignoreScan 0 -reorderScan 0 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[12/19 11:24:51     73s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 11:25:01     74s] <CMD> setPlaceMode -fp false
[12/19 11:25:01     74s] <CMD> report_message -start_cmd
[12/19 11:25:01     74s] <CMD> getTrialRouteMode -maxRouteLayer -quiet
[12/19 11:25:01     74s] <CMD> getTrialRouteMode -user -maxRouteLayer
[12/19 11:25:01     74s] <CMD> getPlaceMode -user -maxRouteLayer
[12/19 11:25:01     74s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/19 11:25:01     74s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/19 11:25:01     74s] <CMD> getPlaceMode -ignoreScan -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -user -ignoreScan
[12/19 11:25:01     74s] <CMD> getPlaceMode -repairPlace -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -user -repairPlace
[12/19 11:25:01     74s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/19 11:25:01     74s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/19 11:25:01     74s] <CMD> um::push_snapshot_stack
[12/19 11:25:01     74s] <CMD> getDesignMode -quiet -flowEffort
[12/19 11:25:01     74s] <CMD> getDesignMode -highSpeedCore -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -quiet -adaptive
[12/19 11:25:01     74s] <CMD> set spgFlowInInitialPlace 1
[12/19 11:25:01     74s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -softGuide -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 11:25:01     74s] <CMD> getPlaceMode -sdpPlace -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -sdpPlace -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/19 11:25:01     74s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/19 11:25:01     74s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/19 11:25:01     74s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 544, percentage of missing scan cell = 0.00% (0 / 544)
[12/19 11:25:01     74s] <CMD> getPlaceMode -place_check_library -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -trimView -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/19 11:25:01     74s] <CMD> getPlaceMode -congEffort -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/19 11:25:01     74s] <CMD> getPlaceMode -ignoreScan -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -user -ignoreScan
[12/19 11:25:01     74s] <CMD> getPlaceMode -repairPlace -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -user -repairPlace
[12/19 11:25:01     74s] <CMD> getPlaceMode -congEffort -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -fp -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -user -timingDriven
[12/19 11:25:01     74s] <CMD> getPlaceMode -fastFp -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -clusterMode -quiet
[12/19 11:25:01     74s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/19 11:25:01     74s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/19 11:25:01     74s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -forceTiming -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -fp -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -fastfp -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -fp -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -fastfp -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -powerDriven -quiet
[12/19 11:25:01     74s] <CMD> getExtractRCMode -quiet -engine
[12/19 11:25:01     74s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/19 11:25:01     74s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/19 11:25:01     74s] <CMD> getAnalysisMode -quiet -cppr
[12/19 11:25:01     74s] <CMD> setExtractRCMode -engine preRoute
[12/19 11:25:01     74s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/19 11:25:01     74s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 11:25:01     74s] <CMD_INTERNAL> isAnalysisModeSetup
[12/19 11:25:01     74s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 11:25:01     74s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/19 11:25:01     74s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/19 11:25:01     74s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/19 11:25:01     74s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/19 11:25:01     74s] <CMD> setPlaceMode -ignoreScan 0
[12/19 11:25:01     74s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/19 11:25:01     74s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/19 11:25:01     74s] *** Starting placeDesign default flow ***
[12/19 11:25:01     74s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/19 11:25:01     74s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[12/19 11:25:01     74s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[12/19 11:25:01     74s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[12/19 11:25:01     74s] <CMD> deleteBufferTree -decloneInv
[12/19 11:25:01     74s] *** Start deleteBufferTree ***
[12/19 11:25:01     74s] Info: Detect buffers to remove automatically.
[12/19 11:25:01     74s] Analyzing netlist ...
[12/19 11:25:01     74s] Updating netlist
[12/19 11:25:01     74s] 
[12/19 11:25:01     74s] *summary: 0 instances (buffers/inverters) removed
[12/19 11:25:01     74s] *** Finish deleteBufferTree (0:00:00.1) ***
[12/19 11:25:01     74s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 11:25:01     74s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 11:25:01     74s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/19 11:25:01     74s] Deleted 0 physical inst  (cell - / prefix -).
[12/19 11:25:01     74s] Extracting standard cell pins and blockage ...... 
[12/19 11:25:01     74s] Pin and blockage extraction finished
[12/19 11:25:01     74s] Extracting macro/IO cell pins and blockage ...... 
[12/19 11:25:01     74s] Pin and blockage extraction finished
[12/19 11:25:01     74s] *** Starting "NanoPlace(TM) placement v#10 (mem=985.9M)" ...
[12/19 11:25:01     74s] <CMD> setDelayCalMode -engine feDc
[12/19 11:25:01     74s] No user setting net weight.
[12/19 11:25:01     74s] Options: pinGuide congEffort=medium gpeffort=medium 
[12/19 11:25:01     74s] #std cell=1494 (0 fixed + 1494 movable) #block=0 (0 floating + 0 preplaced)
[12/19 11:25:01     74s] #ioInst=60 #net=1534 #term=5807 #term/net=3.79, #fixedIo=60, #floatIo=0, #fixedPin=40, #floatPin=0
[12/19 11:25:01     74s] stdCell: 1494 single + 0 double + 0 multi
[12/19 11:25:01     74s] Total standard cell length = 9.5620 (mm), area = 0.0535 (mm^2)
[12/19 11:25:01     74s] Core basic site is CoreSite
[12/19 11:25:01     74s] Estimated cell power/ground rail width = 0.700 um
[12/19 11:25:01     74s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 11:25:01     74s] Mark StBox On SiteArr starts
[12/19 11:25:01     74s] Mark StBox On SiteArr ends
[12/19 11:25:01     74s] spiAuditVddOnBottomForRows for llg="default" starts
[12/19 11:25:01     74s] spiAuditVddOnBottomForRows ends
[12/19 11:25:01     74s] Apply auto density screen in pre-place stage.
[12/19 11:25:01     74s] Auto density screen increases utilization from 0.039 to 0.039
[12/19 11:25:01     74s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 985.9M
[12/19 11:25:01     74s] Average module density = 0.039.
[12/19 11:25:01     74s] Density for the design = 0.039.
[12/19 11:25:01     74s]        = stdcell_area 17075 sites (53547 um^2) / alloc_area 434304 sites (1361977 um^2).
[12/19 11:25:01     74s] Pin Density = 0.01337.
[12/19 11:25:01     74s]             = total # of pins 5807 / total area 434304.
[12/19 11:25:01     74s] Initial padding reaches pin density 0.473 for top
[12/19 11:25:01     74s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 29385.000
[12/19 11:25:01     74s] Initial padding increases density from 0.039 to 0.050 for top
[12/19 11:25:01     74s] *Internal placement parameters: * | 14 | 0x000555
[12/19 11:25:01     74s] [adp] 0:1:0:1
[12/19 11:25:01     74s] Iteration  1: Total net bbox = 4.677e+04 (2.98e+04 1.70e+04)
[12/19 11:25:01     74s]               Est.  stn bbox = 8.754e+04 (5.84e+04 2.92e+04)
[12/19 11:25:01     74s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 985.9M
[12/19 11:25:01     74s] Iteration  2: Total net bbox = 5.954e+04 (2.98e+04 2.98e+04)
[12/19 11:25:01     74s]               Est.  stn bbox = 1.172e+05 (5.84e+04 5.88e+04)
[12/19 11:25:01     74s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 985.9M
[12/19 11:25:01     74s] Iteration  3: Total net bbox = 6.600e+04 (3.62e+04 2.98e+04)
[12/19 11:25:01     74s]               Est.  stn bbox = 1.326e+05 (7.38e+04 5.88e+04)
[12/19 11:25:01     74s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 985.9M
[12/19 11:25:01     74s] Iteration  4: Total net bbox = 7.314e+04 (3.62e+04 3.69e+04)
[12/19 11:25:01     74s]               Est.  stn bbox = 1.486e+05 (7.38e+04 7.48e+04)
[12/19 11:25:01     74s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 985.9M
[12/19 11:25:01     75s] Iteration  5: Total net bbox = 7.613e+04 (3.92e+04 3.69e+04)
[12/19 11:25:01     75s]               Est.  stn bbox = 1.559e+05 (8.11e+04 7.48e+04)
[12/19 11:25:01     75s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 985.9M
[12/19 11:25:01     75s] Iteration  6: Total net bbox = 8.032e+04 (3.92e+04 4.11e+04)
[12/19 11:25:01     75s]               Est.  stn bbox = 1.649e+05 (8.11e+04 8.38e+04)
[12/19 11:25:01     75s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 985.9M
[12/19 11:25:02     75s] Iteration  7: Total net bbox = 8.298e+04 (4.19e+04 4.11e+04)
[12/19 11:25:02     75s]               Est.  stn bbox = 1.699e+05 (8.61e+04 8.38e+04)
[12/19 11:25:02     75s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 985.9M
[12/19 11:25:02     75s] Iteration  8: Total net bbox = 9.194e+04 (4.19e+04 5.01e+04)
[12/19 11:25:02     75s]               Est.  stn bbox = 1.813e+05 (8.61e+04 9.52e+04)
[12/19 11:25:02     75s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 985.9M
[12/19 11:25:02     75s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:02     75s] enableMT= 3
[12/19 11:25:02     75s] useHNameCompare= 3 (lazy mode)
[12/19 11:25:02     75s] doMTMainInit= 1
[12/19 11:25:02     75s] doMTFlushLazyWireDelete= 1
[12/19 11:25:02     75s] useFastLRoute= 0
[12/19 11:25:02     75s] useFastCRoute= 1
[12/19 11:25:02     75s] doMTNetInitAdjWires= 1
[12/19 11:25:02     75s] wireMPoolNoThreadCheck= 1
[12/19 11:25:02     75s] allMPoolNoThreadCheck= 1
[12/19 11:25:02     75s] doNotUseMPoolInCRoute= 1
[12/19 11:25:02     75s] doMTSprFixZeroViaCodes= 1
[12/19 11:25:02     75s] doMTDtrRoute1CleanupA= 1
[12/19 11:25:02     75s] doMTDtrRoute1CleanupB= 1
[12/19 11:25:02     75s] doMTWireLenCalc= 0
[12/19 11:25:02     75s] doSkipQALenRecalc= 1
[12/19 11:25:02     75s] doMTMainCleanup= 1
[12/19 11:25:02     75s] doMTMoveCellTermsToMSLayer= 1
[12/19 11:25:02     75s] doMTConvertWiresToNewViaCode= 1
[12/19 11:25:02     75s] doMTRemoveAntenna= 1
[12/19 11:25:02     75s] doMTCheckConnectivity= 1
[12/19 11:25:02     75s] enableRuntimeLog= 0
[12/19 11:25:02     75s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:02     75s] Iteration  9: Total net bbox = 9.865e+04 (4.86e+04 5.01e+04)
[12/19 11:25:02     75s]               Est.  stn bbox = 1.889e+05 (9.37e+04 9.52e+04)
[12/19 11:25:02     75s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 988.9M
[12/19 11:25:02     75s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:02     75s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:02     75s] Iteration 10: Total net bbox = 1.050e+05 (4.86e+04 5.64e+04)
[12/19 11:25:02     75s]               Est.  stn bbox = 1.953e+05 (9.37e+04 1.02e+05)
[12/19 11:25:02     75s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 988.9M
[12/19 11:25:02     75s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:02     75s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:02     75s] Iteration 11: Total net bbox = 1.097e+05 (5.33e+04 5.64e+04)
[12/19 11:25:02     75s]               Est.  stn bbox = 2.002e+05 (9.86e+04 1.02e+05)
[12/19 11:25:02     75s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 988.9M
[12/19 11:25:02     75s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:02     75s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:02     75s] Iteration 12: Total net bbox = 1.161e+05 (5.33e+04 6.27e+04)
[12/19 11:25:02     75s]               Est.  stn bbox = 2.065e+05 (9.86e+04 1.08e+05)
[12/19 11:25:02     75s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 989.9M
[12/19 11:25:02     75s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:02     75s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:02     75s] Iteration 13: Total net bbox = 1.323e+05 (6.59e+04 6.64e+04)
[12/19 11:25:02     75s]               Est.  stn bbox = 2.240e+05 (1.12e+05 1.12e+05)
[12/19 11:25:02     75s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 991.9M
[12/19 11:25:02     75s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:02     75s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:02     75s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:02     76s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:03     76s] Iteration 14: Total net bbox = 1.307e+05 (6.98e+04 6.09e+04)
[12/19 11:25:03     76s]               Est.  stn bbox = 2.223e+05 (1.16e+05 1.06e+05)
[12/19 11:25:03     76s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 991.9M
[12/19 11:25:03     76s] Iteration 15: Total net bbox = 1.338e+05 (7.25e+04 6.13e+04)
[12/19 11:25:03     76s]               Est.  stn bbox = 2.254e+05 (1.19e+05 1.06e+05)
[12/19 11:25:03     76s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 991.9M
[12/19 11:25:03     76s] *** cost = 1.338e+05 (7.25e+04 6.13e+04) (cpu for global=0:00:01.4) real=0:00:02.0***
[12/19 11:25:03     76s] #spOpts: mergeVia=F 
[12/19 11:25:03     76s] Core basic site is CoreSite
[12/19 11:25:03     76s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 11:25:03     76s] Mark StBox On SiteArr starts
[12/19 11:25:03     76s] Mark StBox On SiteArr ends
[12/19 11:25:03     76s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=991.9MB).
[12/19 11:25:03     76s] *** Starting refinePlace (0:01:16 mem=991.9M) ***
[12/19 11:25:03     76s] Total net bbox length = 1.338e+05 (7.247e+04 6.131e+04) (ext = 5.000e+03)
[12/19 11:25:03     76s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 11:25:03     76s] Starting refinePlace ...
[12/19 11:25:03     76s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 11:25:03     76s] Density distribution unevenness ratio = 78.063%
[12/19 11:25:03     76s]   Spread Effort: high, standalone mode, useDDP on.
[12/19 11:25:03     76s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=991.9MB) @(0:01:16 - 0:01:16).
[12/19 11:25:03     76s] Move report: preRPlace moves 725 insts, mean move: 2.27 um, max move: 11.20 um
[12/19 11:25:03     76s] 	Max move on inst (g3117__4547): (1430.24, 539.28) --> (1424.64, 533.68)
[12/19 11:25:03     76s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: mx02d1
[12/19 11:25:03     76s] wireLenOptFixPriorityInst 0 inst fixed
[12/19 11:25:03     76s] Placement tweakage begins.
[12/19 11:25:03     76s] wire length = 2.111e+05
[12/19 11:25:03     76s] wire length = 2.025e+05
[12/19 11:25:03     76s] Placement tweakage ends.
[12/19 11:25:03     76s] Move report: tweak moves 774 insts, mean move: 17.87 um, max move: 85.68 um
[12/19 11:25:03     76s] 	Max move on inst (mem_reg[4][5]): (626.08, 1306.48) --> (661.36, 1356.88)
[12/19 11:25:03     76s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=991.9MB) @(0:01:16 - 0:01:16).
[12/19 11:25:03     76s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 11:25:03     76s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=991.9MB) @(0:01:16 - 0:01:16).
[12/19 11:25:03     76s] Move report: Detail placement moves 1034 insts, mean move: 13.57 um, max move: 86.80 um
[12/19 11:25:03     76s] 	Max move on inst (mem_reg[4][5]): (624.96, 1306.48) --> (661.36, 1356.88)
[12/19 11:25:03     76s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 991.9MB
[12/19 11:25:03     76s] Statistics of distance of Instance movement in refine placement:
[12/19 11:25:03     76s]   maximum (X+Y) =        86.80 um
[12/19 11:25:03     76s]   inst (mem_reg[4][5]) with max move: (624.96, 1306.48) -> (661.36, 1356.88)
[12/19 11:25:03     76s]   mean    (X+Y) =        13.57 um
[12/19 11:25:03     76s] Total instances flipped for WireLenOpt: 149
[12/19 11:25:03     76s] Total instances flipped, including legalization: 331
[12/19 11:25:03     76s] Summary Report:
[12/19 11:25:03     76s] Instances move: 1034 (out of 1494 movable)
[12/19 11:25:03     76s] Instances flipped: 331
[12/19 11:25:03     76s] Mean displacement: 13.57 um
[12/19 11:25:03     76s] Max displacement: 86.80 um (Instance: mem_reg[4][5]) (624.96, 1306.48) -> (661.36, 1356.88)
[12/19 11:25:03     76s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: dfnrq1
[12/19 11:25:03     76s] Total instances moved : 1034
[12/19 11:25:03     76s] Total net bbox length = 1.261e+05 (6.495e+04 6.119e+04) (ext = 5.027e+03)
[12/19 11:25:03     76s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 991.9MB
[12/19 11:25:03     76s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=991.9MB) @(0:01:16 - 0:01:16).
[12/19 11:25:03     76s] *** Finished refinePlace (0:01:16 mem=991.9M) ***
[12/19 11:25:03     76s] *** End of Placement (cpu=0:00:01.8, real=0:00:02.0, mem=991.9M) ***
[12/19 11:25:03     76s] #spOpts: mergeVia=F 
[12/19 11:25:03     76s] Core basic site is CoreSite
[12/19 11:25:03     76s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 11:25:03     76s] Mark StBox On SiteArr starts
[12/19 11:25:03     76s] Mark StBox On SiteArr ends
[12/19 11:25:03     76s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 11:25:03     76s] Density distribution unevenness ratio = 78.229%
[12/19 11:25:03     76s] Starting IO pin assignment...
[12/19 11:25:03     76s] <CMD> setDelayCalMode -engine aae
[12/19 11:25:03     76s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/19 11:25:03     76s] <CMD> get_ccopt_clock_trees *
[12/19 11:25:03     76s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/19 11:25:03     76s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 11:25:03     76s] <CMD> setPlaceMode -reset -improveWithPsp
[12/19 11:25:03     76s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/19 11:25:03     76s] <CMD> getPlaceMode -congRepair -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -fp -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -congEffort -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -nrgrAware -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -fp -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -congEffort -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -enableCongRepairV3 -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/19 11:25:03     76s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/19 11:25:03     76s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/19 11:25:03     76s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/19 11:25:03     76s] <CMD> getPlaceMode -quiet -congEffort
[12/19 11:25:03     76s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/19 11:25:03     76s] <CMD> getDesignMode -quiet -congEffort
[12/19 11:25:03     76s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/19 11:25:03     76s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/19 11:25:03     76s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/19 11:25:03     76s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 11:25:03     76s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/19 11:25:03     76s] *** Finishing placeDesign default flow ***
[12/19 11:25:03     76s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/19 11:25:03     76s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 11:25:03     76s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 2, mem = 985.8M **
[12/19 11:25:03     76s] <CMD> getPlaceMode -trimView -quiet
[12/19 11:25:03     76s] <CMD> getOptMode -quiet -viewOptPolishing
[12/19 11:25:03     76s] <CMD> getOptMode -quiet -fastViewOpt
[12/19 11:25:03     76s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/19 11:25:03     76s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/19 11:25:03     76s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 11:25:03     76s] <CMD> setExtractRCMode -engine preRoute
[12/19 11:25:03     76s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/19 11:25:03     76s] <CMD> setPlaceMode -ignoreScan false -quiet
[12/19 11:25:03     76s] <CMD> setPlaceMode -reset -repairPlace
[12/19 11:25:03     76s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 11:25:03     76s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/19 11:25:03     76s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/19 11:25:03     76s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 11:25:03     76s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/19 11:25:03     76s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 11:25:03     76s] <CMD> getPlaceMode -fp -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -fastfp -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -doRPlace -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -quickCTS -quiet
[12/19 11:25:03     76s] <CMD> set spgFlowInInitialPlace 0
[12/19 11:25:03     76s] <CMD> getPlaceMode -user -maxRouteLayer
[12/19 11:25:03     76s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/19 11:25:03     76s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/19 11:25:03     76s] <CMD> getDesignMode -quiet -flowEffort
[12/19 11:25:03     76s] <CMD> report_message -end_cmd
[12/19 11:25:03     76s] *** Message Summary: 0 warning(s), 0 error(s)
[12/19 11:25:03     76s] 
[12/19 11:25:03     76s] <CMD> um::create_snapshot -name final -auto min
[12/19 11:25:03     76s] <CMD> um::pop_snapshot_stack
[12/19 11:25:03     76s] <CMD> um::create_snapshot -name place_design
[12/19 11:25:03     76s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 11:25:03     76s] <CMD> setPlaceMode -fp false
[12/19 11:25:03     76s] <CMD> report_message -start_cmd
[12/19 11:25:03     76s] <CMD> getTrialRouteMode -maxRouteLayer -quiet
[12/19 11:25:03     76s] <CMD> getTrialRouteMode -user -maxRouteLayer
[12/19 11:25:03     76s] <CMD> getPlaceMode -user -maxRouteLayer
[12/19 11:25:03     76s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/19 11:25:03     76s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/19 11:25:03     76s] <CMD> getPlaceMode -ignoreScan -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -user -ignoreScan
[12/19 11:25:03     76s] <CMD> getPlaceMode -repairPlace -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -user -repairPlace
[12/19 11:25:03     76s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/19 11:25:03     76s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/19 11:25:03     76s] <CMD> um::push_snapshot_stack
[12/19 11:25:03     76s] <CMD> getDesignMode -quiet -flowEffort
[12/19 11:25:03     76s] <CMD> getDesignMode -highSpeedCore -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -quiet -adaptive
[12/19 11:25:03     76s] <CMD> set spgFlowInInitialPlace 1
[12/19 11:25:03     76s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -softGuide -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 11:25:03     76s] <CMD> getPlaceMode -sdpPlace -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -sdpPlace -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/19 11:25:03     76s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/19 11:25:03     76s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/19 11:25:03     76s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 544, percentage of missing scan cell = 0.00% (0 / 544)
[12/19 11:25:03     76s] <CMD> getPlaceMode -place_check_library -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -trimView -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/19 11:25:03     76s] <CMD> getPlaceMode -congEffort -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/19 11:25:03     76s] <CMD> getPlaceMode -ignoreScan -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -user -ignoreScan
[12/19 11:25:03     76s] <CMD> getPlaceMode -repairPlace -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -user -repairPlace
[12/19 11:25:03     76s] <CMD> getPlaceMode -congEffort -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -fp -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -user -timingDriven
[12/19 11:25:03     76s] <CMD> getPlaceMode -fastFp -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -clusterMode -quiet
[12/19 11:25:03     76s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/19 11:25:03     76s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/19 11:25:03     76s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -forceTiming -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -fp -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -fastfp -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -fp -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -fastfp -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -powerDriven -quiet
[12/19 11:25:03     76s] <CMD> getExtractRCMode -quiet -engine
[12/19 11:25:03     76s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/19 11:25:03     76s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/19 11:25:03     76s] <CMD> getAnalysisMode -quiet -cppr
[12/19 11:25:03     76s] <CMD> setExtractRCMode -engine preRoute
[12/19 11:25:03     76s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/19 11:25:03     76s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 11:25:03     76s] <CMD_INTERNAL> isAnalysisModeSetup
[12/19 11:25:03     76s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 11:25:03     76s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/19 11:25:03     76s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/19 11:25:03     76s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/19 11:25:03     76s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/19 11:25:03     76s] <CMD> setPlaceMode -ignoreScan 0
[12/19 11:25:03     76s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/19 11:25:03     76s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/19 11:25:03     76s] *** Starting placeDesign default flow ***
[12/19 11:25:03     76s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/19 11:25:03     76s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[12/19 11:25:03     76s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[12/19 11:25:03     76s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[12/19 11:25:03     76s] <CMD> deleteBufferTree -decloneInv
[12/19 11:25:03     76s] *** Start deleteBufferTree ***
[12/19 11:25:03     76s] Info: Detect buffers to remove automatically.
[12/19 11:25:03     76s] Analyzing netlist ...
[12/19 11:25:03     76s] Updating netlist
[12/19 11:25:03     76s] 
[12/19 11:25:03     76s] *summary: 0 instances (buffers/inverters) removed
[12/19 11:25:03     76s] *** Finish deleteBufferTree (0:00:00.1) ***
[12/19 11:25:03     76s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 11:25:03     76s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 11:25:03     76s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/19 11:25:03     76s] Deleted 0 physical inst  (cell - / prefix -).
[12/19 11:25:03     76s] *** Starting "NanoPlace(TM) placement v#10 (mem=999.6M)" ...
[12/19 11:25:03     76s] <CMD> setDelayCalMode -engine feDc
[12/19 11:25:03     76s] No user setting net weight.
[12/19 11:25:03     76s] Options: pinGuide congEffort=medium gpeffort=medium 
[12/19 11:25:03     76s] #std cell=1494 (0 fixed + 1494 movable) #block=0 (0 floating + 0 preplaced)
[12/19 11:25:03     76s] #ioInst=60 #net=1534 #term=5807 #term/net=3.79, #fixedIo=60, #floatIo=0, #fixedPin=40, #floatPin=0
[12/19 11:25:03     76s] stdCell: 1494 single + 0 double + 0 multi
[12/19 11:25:03     76s] Total standard cell length = 9.5620 (mm), area = 0.0535 (mm^2)
[12/19 11:25:03     76s] Core basic site is CoreSite
[12/19 11:25:03     76s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 11:25:03     76s] Mark StBox On SiteArr starts
[12/19 11:25:03     76s] Mark StBox On SiteArr ends
[12/19 11:25:03     76s] Apply auto density screen in pre-place stage.
[12/19 11:25:03     76s] Auto density screen increases utilization from 0.039 to 0.039
[12/19 11:25:03     76s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 999.6M
[12/19 11:25:03     76s] Average module density = 0.039.
[12/19 11:25:03     76s] Density for the design = 0.039.
[12/19 11:25:03     76s]        = stdcell_area 17075 sites (53547 um^2) / alloc_area 434304 sites (1361977 um^2).
[12/19 11:25:03     76s] Pin Density = 0.01337.
[12/19 11:25:03     76s]             = total # of pins 5807 / total area 434304.
[12/19 11:25:03     76s] Initial padding reaches pin density 0.473 for top
[12/19 11:25:03     76s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 29385.000
[12/19 11:25:03     76s] Initial padding increases density from 0.039 to 0.050 for top
[12/19 11:25:03     76s] *Internal placement parameters: * | 14 | 0x000555
[12/19 11:25:03     76s] [adp] 0:1:0:1
[12/19 11:25:03     76s] Iteration  1: Total net bbox = 4.677e+04 (2.98e+04 1.70e+04)
[12/19 11:25:03     76s]               Est.  stn bbox = 8.754e+04 (5.84e+04 2.92e+04)
[12/19 11:25:03     76s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 999.6M
[12/19 11:25:03     76s] Iteration  2: Total net bbox = 5.954e+04 (2.98e+04 2.98e+04)
[12/19 11:25:03     76s]               Est.  stn bbox = 1.172e+05 (5.84e+04 5.88e+04)
[12/19 11:25:03     76s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 999.6M
[12/19 11:25:03     76s] Iteration  3: Total net bbox = 6.600e+04 (3.62e+04 2.98e+04)
[12/19 11:25:03     76s]               Est.  stn bbox = 1.326e+05 (7.38e+04 5.88e+04)
[12/19 11:25:03     76s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 999.6M
[12/19 11:25:03     76s] Iteration  4: Total net bbox = 7.314e+04 (3.62e+04 3.69e+04)
[12/19 11:25:03     76s]               Est.  stn bbox = 1.486e+05 (7.38e+04 7.48e+04)
[12/19 11:25:03     76s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 999.6M
[12/19 11:25:03     76s] Iteration  5: Total net bbox = 7.613e+04 (3.92e+04 3.69e+04)
[12/19 11:25:03     76s]               Est.  stn bbox = 1.559e+05 (8.11e+04 7.48e+04)
[12/19 11:25:03     76s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 999.6M
[12/19 11:25:03     76s] Iteration  6: Total net bbox = 8.032e+04 (3.92e+04 4.11e+04)
[12/19 11:25:03     76s]               Est.  stn bbox = 1.649e+05 (8.11e+04 8.38e+04)
[12/19 11:25:03     76s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 999.6M
[12/19 11:25:03     77s] Iteration  7: Total net bbox = 8.298e+04 (4.19e+04 4.11e+04)
[12/19 11:25:03     77s]               Est.  stn bbox = 1.699e+05 (8.61e+04 8.38e+04)
[12/19 11:25:03     77s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 999.6M
[12/19 11:25:04     77s] Iteration  8: Total net bbox = 9.194e+04 (4.19e+04 5.01e+04)
[12/19 11:25:04     77s]               Est.  stn bbox = 1.813e+05 (8.61e+04 9.52e+04)
[12/19 11:25:04     77s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 999.6M
[12/19 11:25:04     77s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:04     77s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:04     77s] Iteration  9: Total net bbox = 9.865e+04 (4.86e+04 5.01e+04)
[12/19 11:25:04     77s]               Est.  stn bbox = 1.889e+05 (9.37e+04 9.52e+04)
[12/19 11:25:04     77s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 999.6M
[12/19 11:25:04     77s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:04     77s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:04     77s] Iteration 10: Total net bbox = 1.050e+05 (4.86e+04 5.64e+04)
[12/19 11:25:04     77s]               Est.  stn bbox = 1.953e+05 (9.37e+04 1.02e+05)
[12/19 11:25:04     77s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 999.6M
[12/19 11:25:04     77s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:04     77s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:04     77s] Iteration 11: Total net bbox = 1.097e+05 (5.33e+04 5.64e+04)
[12/19 11:25:04     77s]               Est.  stn bbox = 2.002e+05 (9.86e+04 1.02e+05)
[12/19 11:25:04     77s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 999.6M
[12/19 11:25:04     77s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:04     77s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:04     77s] Iteration 12: Total net bbox = 1.161e+05 (5.33e+04 6.27e+04)
[12/19 11:25:04     77s]               Est.  stn bbox = 2.065e+05 (9.86e+04 1.08e+05)
[12/19 11:25:04     77s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 999.6M
[12/19 11:25:04     77s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:04     77s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:04     77s] Iteration 13: Total net bbox = 1.323e+05 (6.59e+04 6.64e+04)
[12/19 11:25:04     77s]               Est.  stn bbox = 2.240e+05 (1.12e+05 1.12e+05)
[12/19 11:25:04     77s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 999.6M
[12/19 11:25:04     77s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:04     77s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:04     77s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:04     77s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 11:25:05     78s] Iteration 14: Total net bbox = 1.307e+05 (6.98e+04 6.09e+04)
[12/19 11:25:05     78s]               Est.  stn bbox = 2.223e+05 (1.16e+05 1.06e+05)
[12/19 11:25:05     78s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 999.6M
[12/19 11:25:05     78s] Iteration 15: Total net bbox = 1.338e+05 (7.25e+04 6.13e+04)
[12/19 11:25:05     78s]               Est.  stn bbox = 2.254e+05 (1.19e+05 1.06e+05)
[12/19 11:25:05     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 999.6M
[12/19 11:25:05     78s] *** cost = 1.338e+05 (7.25e+04 6.13e+04) (cpu for global=0:00:01.4) real=0:00:02.0***
[12/19 11:25:05     78s] #spOpts: mergeVia=F 
[12/19 11:25:05     78s] Core basic site is CoreSite
[12/19 11:25:05     78s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 11:25:05     78s] Mark StBox On SiteArr starts
[12/19 11:25:05     78s] Mark StBox On SiteArr ends
[12/19 11:25:05     78s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=999.6MB).
[12/19 11:25:05     78s] *** Starting refinePlace (0:01:18 mem=999.6M) ***
[12/19 11:25:05     78s] Total net bbox length = 1.338e+05 (7.247e+04 6.131e+04) (ext = 5.000e+03)
[12/19 11:25:05     78s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 11:25:05     78s] Starting refinePlace ...
[12/19 11:25:05     78s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 11:25:05     78s] Density distribution unevenness ratio = 78.063%
[12/19 11:25:05     78s]   Spread Effort: high, standalone mode, useDDP on.
[12/19 11:25:05     78s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=999.6MB) @(0:01:18 - 0:01:18).
[12/19 11:25:05     78s] Move report: preRPlace moves 725 insts, mean move: 2.27 um, max move: 11.20 um
[12/19 11:25:05     78s] 	Max move on inst (g3117__4547): (1430.24, 539.28) --> (1424.64, 533.68)
[12/19 11:25:05     78s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: mx02d1
[12/19 11:25:05     78s] wireLenOptFixPriorityInst 0 inst fixed
[12/19 11:25:05     78s] Placement tweakage begins.
[12/19 11:25:05     78s] wire length = 2.111e+05
[12/19 11:25:05     78s] wire length = 2.025e+05
[12/19 11:25:05     78s] Placement tweakage ends.
[12/19 11:25:05     78s] Move report: tweak moves 774 insts, mean move: 17.87 um, max move: 85.68 um
[12/19 11:25:05     78s] 	Max move on inst (mem_reg[4][5]): (626.08, 1306.48) --> (661.36, 1356.88)
[12/19 11:25:05     78s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=999.6MB) @(0:01:18 - 0:01:18).
[12/19 11:25:05     78s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 11:25:05     78s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=999.6MB) @(0:01:18 - 0:01:18).
[12/19 11:25:05     78s] Move report: Detail placement moves 1034 insts, mean move: 13.57 um, max move: 86.80 um
[12/19 11:25:05     78s] 	Max move on inst (mem_reg[4][5]): (624.96, 1306.48) --> (661.36, 1356.88)
[12/19 11:25:05     78s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 999.6MB
[12/19 11:25:05     78s] Statistics of distance of Instance movement in refine placement:
[12/19 11:25:05     78s]   maximum (X+Y) =        86.80 um
[12/19 11:25:05     78s]   inst (mem_reg[4][5]) with max move: (624.96, 1306.48) -> (661.36, 1356.88)
[12/19 11:25:05     78s]   mean    (X+Y) =        13.57 um
[12/19 11:25:05     78s] Total instances flipped for WireLenOpt: 149
[12/19 11:25:05     78s] Total instances flipped, including legalization: 331
[12/19 11:25:05     78s] Summary Report:
[12/19 11:25:05     78s] Instances move: 1034 (out of 1494 movable)
[12/19 11:25:05     78s] Instances flipped: 331
[12/19 11:25:05     78s] Mean displacement: 13.57 um
[12/19 11:25:05     78s] Max displacement: 86.80 um (Instance: mem_reg[4][5]) (624.96, 1306.48) -> (661.36, 1356.88)
[12/19 11:25:05     78s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: dfnrq1
[12/19 11:25:05     78s] Total instances moved : 1034
[12/19 11:25:05     78s] Total net bbox length = 1.261e+05 (6.495e+04 6.119e+04) (ext = 5.027e+03)
[12/19 11:25:05     78s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 999.6MB
[12/19 11:25:05     78s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=999.6MB) @(0:01:18 - 0:01:18).
[12/19 11:25:05     78s] *** Finished refinePlace (0:01:18 mem=999.6M) ***
[12/19 11:25:05     78s] *** End of Placement (cpu=0:00:01.7, real=0:00:02.0, mem=999.6M) ***
[12/19 11:25:05     78s] #spOpts: mergeVia=F 
[12/19 11:25:05     78s] Core basic site is CoreSite
[12/19 11:25:05     78s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 11:25:05     78s] Mark StBox On SiteArr starts
[12/19 11:25:05     78s] Mark StBox On SiteArr ends
[12/19 11:25:05     78s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 11:25:05     78s] Density distribution unevenness ratio = 78.229%
[12/19 11:25:05     78s] Starting IO pin assignment...
[12/19 11:25:05     78s] <CMD> setDelayCalMode -engine aae
[12/19 11:25:05     78s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/19 11:25:05     78s] <CMD> get_ccopt_clock_trees *
[12/19 11:25:05     78s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/19 11:25:05     78s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/19 11:25:05     78s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/19 11:25:05     78s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/19 11:25:05     78s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 11:25:05     78s] <CMD> setPlaceMode -reset -improveWithPsp
[12/19 11:25:05     78s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/19 11:25:05     78s] <CMD> getPlaceMode -congRepair -quiet
[12/19 11:25:05     78s] <CMD> getPlaceMode -fp -quiet
[12/19 11:25:05     78s] <CMD> getPlaceMode -congEffort -quiet
[12/19 11:25:05     78s] <CMD> getPlaceMode -nrgrAware -quiet
[12/19 11:25:05     78s] <CMD> getPlaceMode -fp -quiet
[12/19 11:25:05     78s] <CMD> getPlaceMode -congEffort -quiet
[12/19 11:25:05     78s] <CMD> getPlaceMode -enableCongRepairV3 -quiet
[12/19 11:25:05     78s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/19 11:25:05     78s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/19 11:25:05     78s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/19 11:25:05     78s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/19 11:25:05     78s] <CMD> getPlaceMode -quiet -congEffort
[12/19 11:25:05     78s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/19 11:25:05     78s] <CMD> getDesignMode -quiet -congEffort
[12/19 11:25:05     78s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/19 11:25:05     78s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/19 11:25:05     78s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/19 11:25:05     78s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/19 11:25:05     78s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 11:25:05     78s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/19 11:25:05     78s] *** Finishing placeDesign default flow ***
[12/19 11:25:05     78s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/19 11:25:05     78s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 11:25:05     78s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 2, mem = 989.8M **
[12/19 11:25:05     78s] <CMD> getPlaceMode -trimView -quiet
[12/19 11:25:05     78s] <CMD> getOptMode -quiet -viewOptPolishing
[12/19 11:25:05     78s] <CMD> getOptMode -quiet -fastViewOpt
[12/19 11:25:05     78s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/19 11:25:05     78s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/19 11:25:05     78s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 11:25:05     78s] <CMD> setExtractRCMode -engine preRoute
[12/19 11:25:05     78s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/19 11:25:05     78s] <CMD> setPlaceMode -ignoreScan false -quiet
[12/19 11:25:05     78s] <CMD> setPlaceMode -reset -repairPlace
[12/19 11:25:05     78s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/19 11:25:05     78s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 11:25:05     78s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 11:25:05     78s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/19 11:25:05     78s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/19 11:25:05     78s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 11:25:05     78s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/19 11:25:05     78s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/19 11:25:05     78s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 11:25:05     78s] <CMD> getPlaceMode -fp -quiet
[12/19 11:25:05     78s] <CMD> getPlaceMode -fastfp -quiet
[12/19 11:25:05     78s] <CMD> getPlaceMode -doRPlace -quiet
[12/19 11:25:05     78s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[12/19 11:25:05     78s] <CMD> remove_rf_constraint
[12/19 11:25:05     78s] <CMD> getPlaceMode -quickCTS -quiet
[12/19 11:25:05     78s] <CMD> set spgFlowInInitialPlace 0
[12/19 11:25:05     78s] <CMD> getPlaceMode -user -maxRouteLayer
[12/19 11:25:05     78s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/19 11:25:05     78s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/19 11:25:05     78s] <CMD> getDesignMode -quiet -flowEffort
[12/19 11:25:05     78s] <CMD> report_message -end_cmd
[12/19 11:25:05     78s] *** Message Summary: 0 warning(s), 0 error(s)
[12/19 11:25:05     78s] 
[12/19 11:25:05     78s] <CMD> um::create_snapshot -name final -auto min
[12/19 11:25:05     78s] <CMD> um::pop_snapshot_stack
[12/19 11:25:05     78s] <CMD> um::create_snapshot -name place_design
[12/19 11:25:05     78s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 11:25:33     80s] <CMD> pan -750.634 390.440
[12/19 11:25:52     82s] <CMD> fit
[12/19 11:29:03     99s] <CMD> fit
[12/19 11:29:44    103s] <CMD> addIoFiller -cell pfeed02000 -prefix FILLER -side n
[12/19 11:29:44    103s] Added 150 of filler cell 'pfeed02000' on top side.
[12/19 11:29:47    103s] <CMD> addIoFiller -cell pfeed02000 -prefix FILLER -side s
[12/19 11:29:47    103s] Added 150 of filler cell 'pfeed02000' on bottom side.
[12/19 11:29:49    103s] <CMD> addIoFiller -cell pfeed02000 -prefix FILLER -side w
[12/19 11:29:49    103s] Added 150 of filler cell 'pfeed02000' on left side.
[12/19 11:29:51    103s] <CMD> addIoFiller -cell pfeed02000 -prefix FILLER -side e
[12/19 11:29:51    103s] Added 150 of filler cell 'pfeed02000' on right side.
[12/19 11:29:52    103s] <CMD> addIoFiller -cell pfeed02000 -prefix FILLER -side e
[12/19 11:29:52    103s] Added 0 of filler cell 'pfeed02000' on right side.
[12/19 11:30:23    106s] <CMD> globalNetConnect 1VDD -type pgpin -pin VDD -override -verbose -netlistOverride
[12/19 11:30:23    106s] 1550 new pwr-pin connections were made to global net '1VDD'.
[12/19 11:30:34    107s] <CMD> globalNetConnect 2VDD -type pgpin -pin VDD -override -verbose -netlistOverride
[12/19 11:30:34    107s] 1550 new pwr-pin connections were made to global net '2VDD'.
[12/19 11:30:42    107s] <CMD> globalNetConnect 3VDD -type pgpin -pin VDD -override -verbose -netlistOverride
[12/19 11:30:42    107s] 1550 new pwr-pin connections were made to global net '3VDD'.
[12/19 11:30:50    108s] <CMD> globalNetConnect 4VDD -type pgpin -pin VDD -override -verbose -netlistOverride
[12/19 11:30:50    108s] 1550 new pwr-pin connections were made to global net '4VDD'.
[12/19 11:31:27    111s] <CMD> globalNetConnect 1VSS -type pgpin -pin VSS -override -verbose -netlistOverride
[12/19 11:31:27    111s] 1550 new gnd-pin connections were made to global net '1VSS'.
[12/19 11:31:34    111s] <CMD> globalNetConnect 2VSS -type pgpin -pin VSS -override -verbose -netlistOverride
[12/19 11:31:34    111s] 1550 new gnd-pin connections were made to global net '2VSS'.
[12/19 11:31:47    112s] <CMD> globalNetConnect 3VSS -type pgpin -pin VSS -override -verbose -netlistOverride
[12/19 11:31:47    112s] 1550 new gnd-pin connections were made to global net '3VSS'.
[12/19 11:31:55    113s] <CMD> globalNetConnect 4VSS -type pgpin -pin VSS -override -verbose -netlistOverride
[12/19 11:31:55    113s] 1550 new gnd-pin connections were made to global net '4VSS'.
[12/19 11:33:19    121s] <CMD> clearGlobalNets
[12/19 11:33:19    121s] <CMD> globalNetConnect 1VDD -type pgpin -pin VDD -inst {} -override -verbose
[12/19 11:33:19    121s] 1550 new pwr-pin connections were made to global net '1VDD'.
[12/19 11:33:19    121s] <CMD> globalNetConnect 2VDD -type pgpin -pin VDD -inst {} -override -verbose
[12/19 11:33:19    121s] 1550 new pwr-pin connections were made to global net '2VDD'.
[12/19 11:33:19    121s] <CMD> globalNetConnect 3VDD -type pgpin -pin VDD -inst {} -override -verbose
[12/19 11:33:19    121s] 1550 new pwr-pin connections were made to global net '3VDD'.
[12/19 11:33:19    121s] <CMD> globalNetConnect 4VDD -type pgpin -pin VDD -inst {} -override -verbose
[12/19 11:33:19    121s] 1550 new pwr-pin connections were made to global net '4VDD'.
[12/19 11:33:19    121s] <CMD> globalNetConnect 1VSS -type pgpin -pin VSS -inst {} -override -verbose
[12/19 11:33:19    121s] 1550 new gnd-pin connections were made to global net '1VSS'.
[12/19 11:33:19    121s] <CMD> globalNetConnect 2VSS -type pgpin -pin VSS -inst {} -override -verbose
[12/19 11:33:19    121s] 1550 new gnd-pin connections were made to global net '2VSS'.
[12/19 11:33:19    121s] <CMD> globalNetConnect 3VSS -type pgpin -pin VSS -inst {} -override -verbose
[12/19 11:33:19    121s] 1550 new gnd-pin connections were made to global net '3VSS'.
[12/19 11:33:19    121s] <CMD> globalNetConnect 4VSS -type pgpin -pin VSS -inst {} -override -verbose
[12/19 11:33:19    121s] 1550 new gnd-pin connections were made to global net '4VSS'.
[12/19 11:33:19    121s] <CMD> globalNetConnect 1VDDO -type pgpin -pin VDDO -inst *
[12/19 11:33:19    121s] <CMD> clearGlobalNets
[12/19 11:33:19    121s] <CMD> globalNetConnect 1VDD -type pgpin -pin VDD -inst {} -override -verbose
[12/19 11:33:19    121s] 1550 new pwr-pin connections were made to global net '1VDD'.
[12/19 11:33:19    121s] <CMD> globalNetConnect 2VDD -type pgpin -pin VDD -inst {} -override -verbose
[12/19 11:33:19    121s] 1550 new pwr-pin connections were made to global net '2VDD'.
[12/19 11:33:19    121s] <CMD> globalNetConnect 3VDD -type pgpin -pin VDD -inst {} -override -verbose
[12/19 11:33:19    121s] 1550 new pwr-pin connections were made to global net '3VDD'.
[12/19 11:33:19    121s] <CMD> globalNetConnect 4VDD -type pgpin -pin VDD -inst {} -override -verbose
[12/19 11:33:19    121s] 1550 new pwr-pin connections were made to global net '4VDD'.
[12/19 11:33:19    121s] <CMD> globalNetConnect 1VSS -type pgpin -pin VSS -inst {} -override -verbose
[12/19 11:33:19    121s] 1550 new gnd-pin connections were made to global net '1VSS'.
[12/19 11:33:19    121s] <CMD> globalNetConnect 2VSS -type pgpin -pin VSS -inst {} -override -verbose
[12/19 11:33:19    121s] 1550 new gnd-pin connections were made to global net '2VSS'.
[12/19 11:33:19    121s] <CMD> globalNetConnect 3VSS -type pgpin -pin VSS -inst {} -override -verbose
[12/19 11:33:19    121s] 1550 new gnd-pin connections were made to global net '3VSS'.
[12/19 11:33:19    121s] <CMD> globalNetConnect 4VSS -type pgpin -pin VSS -inst {} -override -verbose
[12/19 11:33:19    121s] 1550 new gnd-pin connections were made to global net '4VSS'.
[12/19 11:33:19    121s] <CMD> globalNetConnect 1VDDO -type pgpin -pin VDDO -inst *
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Iclk is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst CS is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst WE is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst OE is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Addr0 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Addr1 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Addr2 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Addr3 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data0 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data1 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data2 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data3 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data4 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data5 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data6 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data7 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data8 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data9 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data10 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data11 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data12 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data13 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data14 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data15 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data16 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data17 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data18 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data19 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data20 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data21 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data22 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data23 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data24 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data25 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data26 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data27 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data28 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data29 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data30 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst Data31 is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst 1VDD is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst 1VDDO is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst 1VSS is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst 1VSSO is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst 2VDD is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst 2VDDO is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst 2VSS is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst 2VSSO is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst 3VDD is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst 3VDDO is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst 3VSS is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst 3VSSO is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst 4VDD is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst 4VDDO is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst 4VSS is not connect to global special net.
[12/19 11:33:42    122s] Warning: pg term VSSO of inst 4VSSO is not connect to global special net.
[12/19 11:34:19    125s] <CMD> globalNetConnect 1VDDO - type pgpin -pin VDDO -override -verbose -netlistOverride
[12/19 11:34:19    125s] 
[12/19 11:34:19    125s] Usage: globalNetConnect [-help] [<globalNetName>] [-all] [-autoTie] [-disconnect] [-hierarchicalInstance <string>]
[12/19 11:34:19    125s]                         [-instanceBasename <string>] [-net <string>] [-netlistOverride] [-nonHierarchical]
[12/19 11:34:19    125s]                         [-override] [-pin <string>] [-powerDomain <string>] [-region {x1 y1 x2 y2}]
[12/19 11:34:19    125s]                         [-singleInstance <string>] [-type {pgpin tiehi tielo net}] [-verbose]
[12/19 11:34:19    125s] 
[12/19 11:34:19    125s] **ERROR: (IMPTCM-48):	"-" is not a legal option for command "globalNetConnect". Either the current option or an option prior to it is not specified correctly.

[12/19 11:34:28    126s] <CMD> globalNetConnect 1VDDO -type pgpin -pin VDDO -override -verbose -netlistOverride
[12/19 11:34:28    126s] 0 new pwr-pin connection was made to global net '1VDDO'.
[12/19 11:34:36    126s] <CMD> globalNetConnect 2VDDO -type pgpin -pin VDDO -override -verbose -netlistOverride
[12/19 11:34:36    126s] 56 new pwr-pin connections were made to global net '2VDDO'.
[12/19 11:34:44    127s] <CMD> globalNetConnect 3VDDO -type pgpin -pin VDDO -override -verbose -netlistOverride
[12/19 11:34:44    127s] 56 new pwr-pin connections were made to global net '3VDDO'.
[12/19 11:34:50    127s] <CMD> globalNetConnect 4VDDO -type pgpin -pin VDDO -override -verbose -netlistOverride
[12/19 11:34:50    127s] 56 new pwr-pin connections were made to global net '4VDDO'.
[12/19 11:35:04    128s] <CMD> globalNetConnect 4VSSO -type pgpin -pin VSSO -override -verbose -netlistOverride
[12/19 11:35:04    128s] 56 new gnd-pin connections were made to global net '4VSSO'.
[12/19 11:35:10    129s] <CMD> globalNetConnect 3VSSO -type pgpin -pin VSSO -override -verbose -netlistOverride
[12/19 11:35:10    129s] 56 new gnd-pin connections were made to global net '3VSSO'.
[12/19 11:35:16    129s] <CMD> globalNetConnect 2VSSO -type pgpin -pin VSSO -override -verbose -netlistOverride
[12/19 11:35:16    129s] 56 new gnd-pin connections were made to global net '2VSSO'.
[12/19 11:35:22    130s] <CMD> globalNetConnect 1VSSO -type pgpin -pin VSSO -override -verbose -netlistOverride
[12/19 11:35:22    130s] 56 new gnd-pin connections were made to global net '1VSSO'.
[12/19 11:35:49    132s] <CMD> set sprCreateIeRingOffset 1.0
[12/19 11:35:49    132s] <CMD> set sprCreateIeRingThreshold 1.0
[12/19 11:35:49    132s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/19 11:35:49    132s] <CMD> set sprCreateIeRingLayers {}
[12/19 11:35:49    132s] <CMD> set sprCreateIeRingOffset 1.0
[12/19 11:35:49    132s] <CMD> set sprCreateIeRingThreshold 1.0
[12/19 11:35:49    132s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/19 11:35:49    132s] <CMD> set sprCreateIeRingLayers {}
[12/19 11:35:49    132s] <CMD> set sprCreateIeStripeWidth 10.0
[12/19 11:35:49    132s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/19 11:35:49    132s] <CMD> set sprCreateIeStripeWidth 10.0
[12/19 11:35:49    132s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/19 11:35:49    132s] <CMD> set sprCreateIeRingOffset 1.0
[12/19 11:35:49    132s] <CMD> set sprCreateIeRingThreshold 1.0
[12/19 11:35:49    132s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/19 11:35:49    132s] <CMD> set sprCreateIeRingLayers {}
[12/19 11:35:49    132s] <CMD> set sprCreateIeStripeWidth 10.0
[12/19 11:35:49    132s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/19 11:37:59    143s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer TOP_M -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/19 11:37:59    143s] The ring targets are set to core/block ring wires.
[12/19 11:37:59    143s] addRing command will consider rows while creating rings.
[12/19 11:37:59    143s] addRing command will disallow rings to go over rows.
[12/19 11:37:59    143s] addRing command will ignore shorts while creating rings.
[12/19 11:37:59    143s] <CMD> addRing -nets {1VDD 1VSS 2VDD 2VSS 3VDD 3VSS 4VDD 4VSS} -type core_rings -follow core -layer {top M3 bottom M3 left M2 right M2} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/19 11:37:59    143s] 
[12/19 11:37:59    143s] Ring generation is complete.
[12/19 11:37:59    143s] vias are now being generated.
[12/19 11:37:59    143s] 
[12/19 11:37:59    143s] **WARN: ViaGen Warning: the instance the pin belongs to is NOT a standard cell or cell pad: 
[12/19 11:37:59    143s] 	layer M2 at (1135.56, 246.60) (1169.38, 250.00)
[12/19 11:37:59    143s] 
[12/19 11:37:59    143s] **WARN: ViaGen Warning: the instance the pin belongs to is NOT a standard cell or cell pad: 
[12/19 11:37:59    143s] 	layer M2 at (1135.62, 1460.24) (1169.44, 1463.64)
[12/19 11:37:59    143s] 
[12/19 11:37:59    143s] **WARN: ViaGen Warning: the instance the pin belongs to is NOT a standard cell or cell pad: 
[12/19 11:37:59    143s] 	layer TOP_M at (1135.62, 1460.24) (1169.44, 1462.80)
[12/19 11:37:59    143s] 
[12/19 11:37:59    143s] **WARN: ViaGen Warning: the instance the pin belongs to is NOT a standard cell or cell pad: 
[12/19 11:37:59    143s] 	layer M2 at (1305.62, 1460.24) (1339.44, 1463.61)
[12/19 11:37:59    143s] 
[12/19 11:37:59    143s] **WARN: ViaGen Warning: the instance the pin belongs to is NOT a standard cell or cell pad: 
[12/19 11:37:59    143s] 	layer TOP_M at (1305.62, 1460.24) (1339.44, 1462.82)
[12/19 11:37:59    143s] addRing created 140 wires.
[12/19 11:37:59    143s] ViaGen created 20 vias, deleted 0 via to avoid violation.
[12/19 11:37:59    143s] +--------+----------------+----------------+
[12/19 11:37:59    143s] |  Layer |     Created    |     Deleted    |
[12/19 11:37:59    143s] +--------+----------------+----------------+
[12/19 11:37:59    143s] |   M2   |       53       |       NA       |
[12/19 11:37:59    143s] |   V3   |       20       |        0       |
[12/19 11:37:59    143s] |   M3   |       87       |       NA       |
[12/19 11:37:59    143s] +--------+----------------+----------------+
[12/19 11:38:03    144s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer TOP_M -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/19 11:38:03    144s] The ring targets are set to core/block ring wires.
[12/19 11:38:03    144s] addRing command will consider rows while creating rings.
[12/19 11:38:03    144s] addRing command will disallow rings to go over rows.
[12/19 11:38:03    144s] addRing command will ignore shorts while creating rings.
[12/19 11:38:03    144s] <CMD> addRing -nets {1VDD 1VSS 2VDD 2VSS 3VDD 3VSS 4VDD 4VSS} -type core_rings -follow core -layer {top M3 bottom M3 left M2 right M2} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/19 11:38:03    144s] 
[12/19 11:38:03    144s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (249.78, 1305.43) (249.78, 1339.63) because same wire already exists.
[12/19 11:38:03    144s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (249.78, 1135.43) (249.78, 1169.63) because same wire already exists.
[12/19 11:38:03    144s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (249.78, 1072.94) (249.78, 1075.32) because same wire already exists.
[12/19 11:38:03    144s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (249.78, 1070.21) (249.78, 1071.32) because same wire already exists.
[12/19 11:38:03    144s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (249.78, 987.94) (249.78, 990.32) because same wire already exists.
[12/19 11:38:03    144s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (249.78, 985.21) (249.78, 986.32) because same wire already exists.
[12/19 11:38:03    144s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (249.78, 902.94) (249.78, 905.32) because same wire already exists.
[12/19 11:38:03    144s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (249.78, 900.21) (249.78, 901.32) because same wire already exists.
[12/19 11:38:03    144s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (249.78, 817.94) (249.78, 820.32) because same wire already exists.
[12/19 11:38:03    144s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (249.78, 815.21) (249.78, 816.32) because same wire already exists.
[12/19 11:38:03    144s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (249.78, 732.94) (249.78, 735.32) because same wire already exists.
[12/19 11:38:03    144s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (249.78, 730.21) (249.78, 731.32) because same wire already exists.
[12/19 11:38:03    144s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (249.78, 647.94) (249.78, 650.32) because same wire already exists.
[12/19 11:38:03    144s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (249.78, 645.21) (249.78, 646.32) because same wire already exists.
[12/19 11:38:03    144s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (249.78, 562.94) (249.78, 565.32) because same wire already exists.
[12/19 11:38:03    144s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (249.78, 560.21) (249.78, 561.32) because same wire already exists.
[12/19 11:38:03    144s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (249.78, 477.94) (249.78, 480.32) because same wire already exists.
[12/19 11:38:03    144s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (249.78, 475.21) (249.78, 476.32) because same wire already exists.
[12/19 11:38:03    144s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (249.78, 392.94) (249.78, 395.32) because same wire already exists.
[12/19 11:38:03    144s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (249.78, 390.21) (249.78, 391.32) because same wire already exists.
[12/19 11:38:03    144s] **WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
[12/19 11:38:03    144s] To increase the message display limit, refer to the product command reference manual.
[12/19 11:38:03    144s] Ring generation is complete.
[12/19 11:38:05    144s] <CMD> pan 309.831 0.333
[12/19 11:38:09    145s] <CMD> pan 29.399 -50.223
[12/19 11:38:11    145s] <CMD> pan -107.647 -121.999
[12/19 11:38:12    145s] <CMD> pan -149.270 640.137
[12/19 11:38:15    145s] <CMD> pan 7.347 51.710
[12/19 11:38:17    145s] <CMD> selectWire 270.6000 245.2800 334.4000 247.0800 3 4VDD
[12/19 11:38:24    146s] <CMD> pan -262.629 11.302
[12/19 11:38:26    146s] <CMD> pan -246.672 -7.314
[12/19 11:38:29    147s] <CMD> pan -436.766 -258.644
[12/19 11:38:30    147s] <CMD> pan 91.501 -793.011
[12/19 11:39:05    150s] <CMD> pan 15.957 -90.092
[12/19 11:39:24    152s] <CMD> pan 319.418 60.150
[12/19 11:39:38    153s] <CMD> setAddRingMode -reset
[12/19 11:39:41    153s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer TOP_M -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/19 11:39:41    153s] The ring targets are set to core/block ring wires.
[12/19 11:39:41    153s] addRing command will consider rows while creating rings.
[12/19 11:39:41    153s] addRing command will disallow rings to go over rows.
[12/19 11:39:41    153s] addRing command will ignore shorts while creating rings.
[12/19 11:39:41    153s] <CMD> addRing -nets {} -type core_rings -follow core -layer {top M3 bottom M3 left M2 right M2} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/19 11:39:41    153s] 
[12/19 11:39:41    153s] **ERROR: Error: Invalid net names specified. 
[12/19 11:39:44    153s] <CMD> pan -415.222 607.932
[12/19 11:39:47    154s] <CMD> pan -14.986 -396.372
[12/19 11:39:48    154s] <CMD> pan 9.387 -210.430
[12/19 11:39:49    154s] <CMD> deselectAll
[12/19 11:39:49    154s] <CMD> selectWire 256.0800 1447.8800 1454.1600 1449.6800 3 2VSS
[12/19 11:39:50    154s] <CMD> deleteSelectedFromFPlan
[12/19 11:39:51    154s] <CMD> selectWire 250.6000 1455.0800 1459.6400 1456.8800 3 3VSS
[12/19 11:39:51    154s] <CMD> deleteSelectedFromFPlan
[12/19 11:39:52    154s] <CMD> selectInst 2VSS
[12/19 11:39:52    154s] Set RLRP Inst: 2VSS
[12/19 11:39:52    154s] <CMD> deleteSelectedFromFPlan
[12/19 11:39:52    154s] Set RLRP Inst: 2VSS
[12/19 11:39:54    154s] <CMD> undo
[12/19 11:39:54    154s] Set RLRP Inst: 2VSS
[12/19 11:39:55    154s] Set RLRP Inst: 2VSS
[12/19 11:39:56    154s] <CMD> deselectAll
[12/19 11:39:56    154s] <CMD> selectWire 1290.6000 1458.6800 1354.4000 1460.4800 3 4VDD
[12/19 11:39:59    155s] <CMD> deleteSelectedFromFPlan
[12/19 11:39:59    155s] <CMD> selectWire 1305.3800 1462.2800 1339.6800 1464.0800 3 4VSS
[12/19 11:40:00    155s] <CMD> deleteSelectedFromFPlan
[12/19 11:40:01    155s] <CMD> selectWire 252.4800 1451.4800 1457.7600 1453.2800 3 3VDD
[12/19 11:40:05    155s] <CMD> deleteSelectedFromFPlan
[12/19 11:40:06    155s] <CMD> selectWire 1375.6000 1458.6800 1439.4000 1460.4800 3 4VDD
[12/19 11:40:08    155s] <CMD> deleteSelectedFromFPlan
[12/19 11:40:09    156s] <CMD> selectWire 1205.6000 1458.6800 1269.4000 1460.4800 3 4VDD
[12/19 11:40:10    156s] <CMD> deleteSelectedFromFPlan
[12/19 11:40:12    156s] <CMD> selectWire 1120.6000 1458.6800 1184.4000 1460.4800 3 4VDD
[12/19 11:40:14    156s] <CMD> dbSetStripBoxState [uiGetRecordObjByInfo -objType sWire -rect {1120.6 1458.68 1184.4 1460.48} -layer 3 -name 4VDD] ROUTED
[12/19 11:40:14    156s] <CMD> deleteSelectedFromFPlan
[12/19 11:40:15    156s] <CMD> selectInst 2VDD
[12/19 11:40:15    156s] Set RLRP Inst: 2VDD
[12/19 11:40:16    156s] <CMD> deselectAll
[12/19 11:40:16    156s] <CMD> selectWire 1135.3800 1462.2800 1169.6800 1464.0800 3 4VSS
[12/19 11:40:16    156s] <CMD> deleteSelectedFromFPlan
[12/19 11:40:17    156s] <CMD> selectWire 259.6800 1444.2800 1450.5600 1446.0800 3 2VDD
[12/19 11:40:20    156s] <CMD> deleteSelectedFromFPlan
[12/19 11:40:21    157s] <CMD> selectWire 263.2800 1440.6800 1446.9600 1442.4800 3 1VSS
[12/19 11:40:23    157s] <CMD> deleteSelectedFromFPlan
[12/19 11:40:24    157s] <CMD> selectWire 266.8800 1437.0800 1443.3600 1438.8800 3 1VDD
[12/19 11:40:24    157s] <CMD> deleteSelectedFromFPlan
[12/19 11:40:27    157s] <CMD> pan 450.093 -24.890
[12/19 11:40:29    157s] <CMD> deleteSelectedFromFPlan
[12/19 11:40:31    157s] <CMD> deleteSelectedFromFPlan
[12/19 11:40:33    158s] <CMD> selectWire 1035.6000 1458.6800 1099.4000 1460.4800 3 4VDD
[12/19 11:40:34    158s] <CMD> deleteSelectedFromFPlan
[12/19 11:40:35    158s] <CMD> selectWire 950.6000 1458.6800 1014.4000 1460.4800 3 4VDD
[12/19 11:40:37    158s] <CMD> deleteSelectedFromFPlan
[12/19 11:40:38    158s] <CMD> selectWire 988.2100 1462.2800 990.0500 1464.0800 3 4VSS
[12/19 11:40:39    158s] <CMD> deleteSelectedFromFPlan
[12/19 11:40:40    158s] <CMD> selectWire 1073.2100 1462.2800 1075.0500 1464.0800 3 4VSS
[12/19 11:40:42    158s] <CMD> deleteSelectedFromFPlan
[12/19 11:40:45    159s] <CMD> pan 63.573 -29.870
[12/19 11:40:46    159s] <CMD> selectWire 865.6000 1458.6800 929.4000 1460.4800 3 4VDD
[12/19 11:40:50    159s] <CMD> deleteSelectedFromFPlan
[12/19 11:40:51    159s] <CMD> selectInst Data9
[12/19 11:40:51    159s] Set RLRP Inst: Data9
[12/19 11:40:52    159s] Set RLRP Inst: Data9
[12/19 11:40:52    159s] Set RLRP Inst: Data9
[12/19 11:40:53    159s] <CMD> deselectAll
[12/19 11:40:53    159s] <CMD> selectWire 903.2100 1462.2800 905.0500 1464.0800 3 4VSS
[12/19 11:40:54    160s] <CMD> deleteSelectedFromFPlan
[12/19 11:40:55    160s] <CMD> pan 48.381 -0.816
[12/19 11:40:56    160s] <CMD> selectWire 780.6000 1458.6800 844.4000 1460.4800 3 4VDD
[12/19 11:40:57    160s] <CMD> deleteSelectedFromFPlan
[12/19 11:40:57    160s] <CMD> selectWire 818.2100 1462.2800 820.0500 1464.0800 3 4VSS
[12/19 11:40:58    160s] <CMD> deleteSelectedFromFPlan
[12/19 11:40:59    160s] <CMD> pan 51.280 -7.067
[12/19 11:41:00    160s] <CMD> selectWire 695.6000 1458.6800 759.4000 1460.4800 3 4VDD
[12/19 11:41:00    160s] <CMD> deleteSelectedFromFPlan
[12/19 11:41:01    160s] <CMD> selectWire 733.2100 1462.2800 735.0500 1464.0800 3 4VSS
[12/19 11:41:01    160s] <CMD> deleteSelectedFromFPlan
[12/19 11:41:04    160s] <CMD> pan 216.457 -24.938
[12/19 11:41:05    161s] <CMD> selectWire 610.6000 1458.6800 674.4000 1460.4800 3 4VDD
[12/19 11:41:06    161s] <CMD> deleteSelectedFromFPlan
[12/19 11:41:08    161s] <CMD> selectInst Data6
[12/19 11:41:08    161s] Set RLRP Inst: Data6
[12/19 11:41:08    161s] Set RLRP Inst: Data6
[12/19 11:41:09    161s] Set RLRP Inst: Data6
[12/19 11:41:10    161s] <CMD> deselectAll
[12/19 11:41:10    161s] <CMD> selectWire 648.2100 1462.2800 650.0500 1464.0800 3 4VSS
[12/19 11:41:10    161s] <CMD> deleteSelectedFromFPlan
[12/19 11:41:12    161s] <CMD> pan 193.320 4.805
[12/19 11:41:13    161s] <CMD> selectWire 525.6000 1458.6800 589.4000 1460.4800 3 4VDD
[12/19 11:41:15    162s] <CMD> deleteSelectedFromFPlan
[12/19 11:41:16    162s] <CMD> selectInst Data4
[12/19 11:41:16    162s] Set RLRP Inst: Data4
[12/19 11:41:17    162s] <CMD> deleteSelectedFromFPlan
[12/19 11:41:17    162s] Set RLRP Inst: Data4
[12/19 11:41:18    162s] <CMD> undo
[12/19 11:41:18    162s] Set RLRP Inst: Data4
[12/19 11:41:19    162s] <CMD> deselectAll
[12/19 11:41:20    162s] <CMD> selectWire 440.6000 1458.6800 504.4000 1460.4800 3 4VDD
[12/19 11:41:21    162s] <CMD> deleteSelectedFromFPlan
[12/19 11:41:23    162s] <CMD> selectWire 478.2100 1462.2800 480.0500 1464.0800 3 4VSS
[12/19 11:41:25    163s] <CMD> deleteSelectedFromFPlan
[12/19 11:41:27    163s] <CMD> pan -40.985 -3.594
[12/19 11:41:28    163s] <CMD> selectWire 563.2100 1462.2800 565.0500 1464.0800 3 4VSS
[12/19 11:41:28    163s] <CMD> deleteSelectedFromFPlan
[12/19 11:41:29    163s] <CMD> pan 31.973 -2.601
[12/19 11:41:31    163s] <CMD> pan 56.632 -6.071
[12/19 11:41:32    163s] <CMD> selectWire 355.6000 1458.6800 419.4000 1460.4800 3 4VDD
[12/19 11:41:32    163s] <CMD> deleteSelectedFromFPlan
[12/19 11:41:33    163s] <CMD> selectWire 393.2100 1462.2800 395.0500 1464.0800 3 4VSS
[12/19 11:41:33    163s] <CMD> deleteSelectedFromFPlan
[12/19 11:41:34    164s] <CMD> pan 76.837 -5.436
[12/19 11:41:36    164s] <CMD> selectWire 270.6000 1458.6800 334.4000 1460.4800 3 4VDD
[12/19 11:41:36    164s] <CMD> deleteSelectedFromFPlan
[12/19 11:41:37    164s] <CMD> selectWire 308.2100 1462.2800 310.0500 1464.0800 3 4VSS
[12/19 11:41:37    164s] <CMD> deleteSelectedFromFPlan
[12/19 11:41:38    164s] <CMD> pan 69.226 3.443
[12/19 11:41:40    164s] <CMD> selectWire 252.4800 252.4800 254.2800 1453.2800 2 3VDD
[12/19 11:41:40    164s] <CMD> deleteSelectedFromFPlan
[12/19 11:41:41    164s] <CMD> selectWire 256.0800 256.0800 257.8800 1449.6800 2 2VSS
[12/19 11:41:41    164s] <CMD> deleteSelectedFromFPlan
[12/19 11:41:42    164s] <CMD> selectWire 259.6800 259.6800 261.4800 1446.0800 2 2VDD
[12/19 11:41:42    164s] <CMD> deleteSelectedFromFPlan
[12/19 11:41:42    164s] <CMD> selectWire 263.2800 263.2800 265.0800 1442.4800 2 1VSS
[12/19 11:41:43    164s] <CMD> deleteSelectedFromFPlan
[12/19 11:41:43    164s] <CMD> selectWire 266.8800 266.8800 268.6800 1438.8800 2 1VDD
[12/19 11:41:43    164s] <CMD> deleteSelectedFromFPlan
[12/19 11:41:44    164s] <CMD> pan -7.883 29.177
[12/19 11:41:46    165s] <CMD> pan -16.061 109.817
[12/19 11:41:48    165s] <CMD> selectWire 248.8800 1305.4300 250.6800 1339.6300 2 3VSS
[12/19 11:41:48    165s] <CMD> deleteSelectedFromFPlan
[12/19 11:41:49    165s] <CMD> pan 9.373 57.977
[12/19 11:41:50    165s] <CMD> pan -20.795 70.388
[12/19 11:41:51    165s] <CMD> selectWire 248.8800 1135.4300 250.6800 1169.6300 2 3VSS
[12/19 11:41:52    165s] <CMD> deleteSelectedFromFPlan
[12/19 11:41:53    165s] <CMD> pan -11.736 107.193
[12/19 11:41:55    166s] <CMD> pan -13.106 8.269
[12/19 11:41:55    166s] <CMD> deleteSelectedFromFPlan
[12/19 11:41:56    166s] <CMD> selectWire 248.8800 1070.2100 250.6800 1071.3200 2 3VSS
[12/19 11:41:57    166s] <CMD> deleteSelectedFromFPlan
[12/19 11:41:57    166s] <CMD> selectWire 248.8800 1072.9400 250.6800 1075.3200 2 3VSS
[12/19 11:41:57    166s] <CMD> deleteSelectedFromFPlan
[12/19 11:42:11    167s] <CMD> pan 31.264 40.154
[12/19 11:42:15    167s] <CMD> pan -0.853 0.494
[12/19 11:42:16    168s] <CMD> pan 4.967 7.586
[12/19 11:42:17    168s] <CMD> pan 3.319 8.801
[12/19 11:42:19    168s] <CMD> selectWire 248.8800 987.9400 250.6800 990.3200 2 3VSS
[12/19 11:42:20    168s] <CMD> deleteSelectedFromFPlan
[12/19 11:42:20    168s] <CMD> selectWire 248.8800 985.2100 250.6800 986.3200 2 3VSS
[12/19 11:42:21    168s] <CMD> deleteSelectedFromFPlan
[12/19 11:42:22    168s] <CMD> pan 7.778 2.649
[12/19 11:42:24    168s] <CMD> pan -49.261 170.418
[12/19 11:42:27    169s] <CMD> selectWire 248.8800 902.9400 250.6800 905.3200 2 3VSS
[12/19 11:42:27    169s] <CMD> deleteSelectedFromFPlan
[12/19 11:42:28    169s] <CMD> selectWire 248.8800 900.2100 250.6800 901.3200 2 3VSS
[12/19 11:42:28    169s] <CMD> deleteSelectedFromFPlan
[12/19 11:42:30    169s] <CMD> pan 3.267 28.407
[12/19 11:42:31    169s] <CMD> pan -2.845 30.642
[12/19 11:42:32    169s] <CMD> selectWire 248.8800 817.9400 250.6800 820.3200 2 3VSS
[12/19 11:42:32    169s] <CMD> deleteSelectedFromFPlan
[12/19 11:42:33    169s] <CMD> selectWire 248.8800 815.2100 250.6800 816.3200 2 3VSS
[12/19 11:42:33    169s] <CMD> deleteSelectedFromFPlan
[12/19 11:42:35    169s] <CMD> pan -3.264 77.582
[12/19 11:42:36    170s] <CMD> pan 7.783 90.387
[12/19 11:42:38    170s] <CMD> selectWire 248.8800 732.9400 250.6800 735.3200 2 3VSS
[12/19 11:42:38    170s] <CMD> deleteSelectedFromFPlan
[12/19 11:42:39    170s] <CMD> selectWire 248.8800 730.2100 250.6800 731.3200 2 3VSS
[12/19 11:42:39    170s] <CMD> deleteSelectedFromFPlan
[12/19 11:42:40    170s] <CMD> selectWire 248.8800 647.9400 250.6800 650.3200 2 3VSS
[12/19 11:42:40    170s] <CMD> deleteSelectedFromFPlan
[12/19 11:42:41    170s] <CMD> selectWire 248.8800 645.2100 250.6800 646.3200 2 3VSS
[12/19 11:42:41    170s] <CMD> deleteSelectedFromFPlan
[12/19 11:42:42    170s] <CMD> pan -33.791 104.181
[12/19 11:42:44    170s] <CMD> selectWire 248.8800 562.9400 250.6800 565.3200 2 3VSS
[12/19 11:42:44    170s] <CMD> deleteSelectedFromFPlan
[12/19 11:42:46    170s] <CMD> selectWire 248.8800 560.2100 250.6800 561.3200 2 3VSS
[12/19 11:42:46    170s] <CMD> deleteSelectedFromFPlan
[12/19 11:42:47    171s] <CMD> pan 14.881 134.712
[12/19 11:42:49    171s] <CMD> selectWire 248.8800 477.9400 250.6800 480.3200 2 3VSS
[12/19 11:42:49    171s] <CMD> deleteSelectedFromFPlan
[12/19 11:42:50    171s] <CMD> selectWire 248.8800 475.2100 250.6800 476.3200 2 3VSS
[12/19 11:42:51    171s] <CMD> deleteSelectedFromFPlan
[12/19 11:42:52    171s] <CMD> pan -6.794 102.647
[12/19 11:42:53    171s] <CMD> selectWire 248.8800 392.9400 250.6800 395.3200 2 3VSS
[12/19 11:42:53    171s] <CMD> deleteSelectedFromFPlan
[12/19 11:42:54    171s] <CMD> selectWire 248.8800 390.2100 250.6800 391.3200 2 3VSS
[12/19 11:42:54    171s] <CMD> deleteSelectedFromFPlan
[12/19 11:42:55    171s] <CMD> pan 0.148 64.838
[12/19 11:42:56    171s] <CMD> selectWire 248.8800 283.9200 250.6800 321.9800 2 3VSS
[12/19 11:42:56    171s] <CMD> deleteSelectedFromFPlan
[12/19 11:42:58    172s] <CMD> pan -52.239 32.176
[12/19 11:42:59    172s] <CMD> selectWire 294.6300 248.8800 297.1100 250.6800 3 3VSS
[12/19 11:42:59    172s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:00    172s] <CMD> selectWire 252.4800 252.4800 1457.7600 254.2800 3 3VDD
[12/19 11:43:00    172s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:02    172s] <CMD> selectWire 256.0800 256.0800 1454.1600 257.8800 3 2VSS
[12/19 11:43:02    172s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:03    172s] <CMD> selectWire 259.6800 259.6800 1450.5600 261.4800 3 2VDD
[12/19 11:43:03    172s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:03    172s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:04    172s] <CMD> selectWire 263.2800 263.2800 1446.9600 265.0800 3 1VSS
[12/19 11:43:04    172s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:05    172s] <CMD> selectWire 266.8800 266.8800 1443.3600 268.6800 3 1VDD
[12/19 11:43:05    172s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:06    172s] <CMD> selectWire 270.6000 245.2800 334.4000 247.0800 3 4VDD
[12/19 11:43:06    172s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:07    172s] <CMD> selectWire 298.6300 248.8800 299.8400 250.6800 3 3VSS
[12/19 11:43:07    172s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:08    173s] <CMD> selectWire 270.6000 241.6800 334.4000 243.4800 3 4VSS
[12/19 11:43:08    173s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:09    173s] <CMD> pan -81.337 19.082
[12/19 11:43:10    173s] <CMD> selectWire 355.6000 245.2800 419.4000 247.0800 3 4VDD
[12/19 11:43:10    173s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:11    173s] <CMD> selectWire 355.6000 241.6800 419.4000 243.4800 3 4VSS
[12/19 11:43:11    173s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:12    173s] <CMD> selectWire 379.6300 248.8800 382.1100 250.6800 3 3VSS
[12/19 11:43:13    173s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:13    173s] <CMD> selectWire 383.6300 248.8800 384.8400 250.6800 3 3VSS
[12/19 11:43:13    173s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:14    173s] <CMD> pan -73.736 -12.698
[12/19 11:43:16    173s] <CMD> selectWire 464.6300 248.8800 467.1100 250.6800 3 3VSS
[12/19 11:43:16    173s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:16    173s] <CMD> selectWire 468.6300 248.8800 469.8400 250.6800 3 3VSS
[12/19 11:43:17    173s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:17    174s] <CMD> selectWire 440.6000 245.2800 504.4000 247.0800 3 4VDD
[12/19 11:43:18    174s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:18    174s] <CMD> selectWire 440.6000 241.6800 504.4000 243.4800 3 4VSS
[12/19 11:43:19    174s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:19    174s] <CMD> pan -70.753 -6.344
[12/19 11:43:20    174s] <CMD> pan -73.469 6.440
[12/19 11:43:21    174s] <CMD> selectInst Data25
[12/19 11:43:21    174s] Set RLRP Inst: Data25
[12/19 11:43:22    174s] <CMD> deselectAll
[12/19 11:43:22    174s] <CMD> selectWire 525.6000 245.2800 589.4000 247.0800 3 4VDD
[12/19 11:43:22    174s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:23    174s] <CMD> selectWire 525.6000 241.6800 589.4000 243.4800 3 4VSS
[12/19 11:43:23    174s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:24    174s] <CMD> selectWire 549.6300 248.8800 552.1100 250.6800 3 3VSS
[12/19 11:43:24    174s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:25    174s] <CMD> selectWire 553.6300 248.8800 554.8400 250.6800 3 3VSS
[12/19 11:43:25    174s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:26    175s] <CMD> pan -89.704 12.880
[12/19 11:43:27    175s] <CMD> selectInst Data26
[12/19 11:43:27    175s] Set RLRP Inst: Data26
[12/19 11:43:28    175s] <CMD> deselectAll
[12/19 11:43:28    175s] <CMD> selectWire 610.6000 245.2800 674.4000 247.0800 3 4VDD
[12/19 11:43:28    175s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:29    175s] <CMD> selectWire 610.6000 241.6800 674.4000 243.4800 3 4VSS
[12/19 11:43:29    175s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:30    175s] <CMD> selectWire 634.6300 248.8800 637.1100 250.6800 3 3VSS
[12/19 11:43:33    175s] <CMD> deselectAll
[12/19 11:43:33    175s] <CMD> selectWire 634.6300 248.8800 637.1100 250.6800 3 3VSS
[12/19 11:43:34    175s] <CMD> deselectAll
[12/19 11:43:34    175s] <CMD> selectWire 634.6300 248.8800 637.1100 250.6800 3 3VSS
[12/19 11:43:38    176s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:39    176s] <CMD> selectWire 638.6300 248.8800 639.8400 250.6800 3 3VSS
[12/19 11:43:39    176s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:40    176s] <CMD> pan -51.515 2.225
[12/19 11:43:42    176s] <CMD> selectWire 695.6000 245.2800 759.4000 247.0800 3 4VDD
[12/19 11:43:42    176s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:42    176s] <CMD> selectWire 695.6000 241.6800 759.4000 243.4800 3 4VSS
[12/19 11:43:42    176s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:43    176s] <CMD> pan -43.237 -0.926
[12/19 11:43:44    176s] <CMD> selectWire 719.6300 248.8800 722.1100 250.6800 3 3VSS
[12/19 11:43:44    176s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:45    176s] <CMD> selectWire 723.6300 248.8800 724.8400 250.6800 3 3VSS
[12/19 11:43:45    176s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:46    177s] <CMD> pan -40.569 -2.777
[12/19 11:43:47    177s] <CMD> pan -39.040 4.508
[12/19 11:43:48    177s] <CMD> selectWire 780.6000 245.2800 844.4000 247.0800 3 4VDD
[12/19 11:43:48    177s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:49    177s] <CMD> selectWire 780.6000 241.6800 844.4000 243.4800 3 4VSS
[12/19 11:43:49    177s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:50    177s] <CMD> selectWire 804.6300 248.8800 807.1100 250.6800 3 3VSS
[12/19 11:43:50    177s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:51    177s] <CMD> selectWire 808.6300 248.8800 809.8400 250.6800 3 3VSS
[12/19 11:43:51    177s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:52    177s] <CMD> pan -36.383 -8.089
[12/19 11:43:53    177s] <CMD> pan -58.737 -5.696
[12/19 11:43:54    177s] <CMD> selectWire 865.6000 245.2800 929.4000 247.0800 3 4VDD
[12/19 11:43:54    177s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:55    177s] <CMD> selectWire 865.6000 241.6800 929.4000 243.4800 3 4VSS
[12/19 11:43:55    177s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:56    178s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:57    178s] <CMD> selectWire 889.6300 248.8800 892.1100 250.6800 3 3VSS
[12/19 11:43:57    178s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:57    178s] <CMD> selectWire 893.6300 248.8800 894.8400 250.6800 3 3VSS
[12/19 11:43:57    178s] <CMD> deleteSelectedFromFPlan
[12/19 11:43:58    178s] <CMD> pan -81.727 5.012
[12/19 11:43:59    178s] <CMD> selectWire 950.6000 245.2800 1014.4000 247.0800 3 4VDD
[12/19 11:44:00    178s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:00    178s] <CMD> selectWire 950.6000 241.6800 1014.4000 243.4800 3 4VSS
[12/19 11:44:00    178s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:01    178s] <CMD> selectWire 974.6300 248.8800 977.1100 250.6800 3 3VSS
[12/19 11:44:01    178s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:02    178s] <CMD> selectWire 978.6300 248.8800 979.8400 250.6800 3 3VSS
[12/19 11:44:03    178s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:04    178s] <CMD> pan -55.050 -2.776
[12/19 11:44:05    178s] <CMD> selectWire 1035.6000 245.2800 1099.4000 247.0800 3 4VDD
[12/19 11:44:05    179s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:06    179s] <CMD> selectWire 1035.6000 241.6800 1099.4000 243.4800 3 4VSS
[12/19 11:44:06    179s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:07    179s] <CMD> selectWire 1059.6300 248.8800 1062.1100 250.6800 3 3VSS
[12/19 11:44:08    179s] <CMD> pan -59.908 -12.876
[12/19 11:44:10    179s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:11    179s] <CMD> selectWire 1063.6300 248.8800 1064.8400 250.6800 3 3VSS
[12/19 11:44:11    179s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:12    179s] <CMD> pan -31.957 2.979
[12/19 11:44:13    179s] <CMD> selectWire 1120.6000 245.2800 1184.4000 247.0800 3 4VDD
[12/19 11:44:13    179s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:13    179s] <CMD> selectWire 1135.3200 248.8800 1169.6200 250.6800 3 3VSS
[12/19 11:44:13    179s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:14    180s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:14    180s] <CMD> selectWire 1120.6000 241.6800 1184.4000 243.4800 3 4VSS
[12/19 11:44:15    180s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:16    180s] <CMD> pan -37.154 4.858
[12/19 11:44:17    180s] <CMD> pan -33.048 -1.198
[12/19 11:44:18    180s] <CMD> pan 20.493 2.394
[12/19 11:44:20    180s] <CMD> pan -80.650 -1.478
[12/19 11:44:21    180s] <CMD> selectWire 1205.6000 245.2800 1269.4000 247.0800 3 4VDD
[12/19 11:44:21    180s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:22    180s] <CMD> selectWire 1205.6000 241.6800 1269.4000 243.4800 3 4VSS
[12/19 11:44:22    180s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:23    181s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:23    181s] <CMD> selectWire 1305.3200 248.8800 1339.6200 250.6800 3 3VSS
[12/19 11:44:24    181s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:24    181s] <CMD> selectWire 1290.6000 245.2800 1354.4000 247.0800 3 4VDD
[12/19 11:44:24    181s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:25    181s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:25    181s] <CMD> selectWire 1290.6000 241.6800 1354.4000 243.4800 3 4VSS
[12/19 11:44:25    181s] <CMD> pan -4.875 -1.034
[12/19 11:44:26    181s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:27    181s] <CMD> pan -123.943 25.768
[12/19 11:44:28    181s] <CMD> selectWire 1375.6000 245.2800 1439.4000 247.0800 3 4VDD
[12/19 11:44:28    181s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:28    181s] <CMD> selectWire 1375.6000 241.6800 1439.4000 243.4800 3 4VSS
[12/19 11:44:28    181s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:29    181s] <CMD> pan -58.131 -20.968
[12/19 11:44:30    181s] <CMD> selectWire 1455.9600 252.4800 1457.7600 1453.2800 2 3VDD
[12/19 11:44:30    181s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:31    181s] <CMD> selectWire 1452.3600 256.0800 1454.1600 1449.6800 2 2VSS
[12/19 11:44:31    181s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:31    181s] <CMD> selectWire 1448.7600 259.6800 1450.5600 1446.0800 2 2VDD
[12/19 11:44:31    181s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:32    182s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:32    182s] <CMD> selectWire 1445.1600 263.2800 1446.9600 1442.4800 2 1VSS
[12/19 11:44:33    182s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:33    182s] <CMD> selectWire 1441.5600 266.8800 1443.3600 1438.8800 2 1VDD
[12/19 11:44:33    182s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:35    182s] <CMD> pan -29.254 -76.964
[12/19 11:44:36    182s] <CMD> selectWire 1459.5600 294.6800 1461.3600 297.0600 2 3VSS
[12/19 11:44:36    182s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:37    182s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:37    182s] <CMD> selectWire 1459.5600 298.6800 1461.3600 299.7900 2 3VSS
[12/19 11:44:38    182s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:39    182s] <CMD> pan 9.793 -53.737
[12/19 11:44:40    182s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:40    182s] <CMD> selectWire 1459.5600 379.6800 1461.3600 382.0600 2 3VSS
[12/19 11:44:41    182s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:42    183s] <CMD> selectWire 1459.5600 383.6800 1461.3600 384.7900 2 3VSS
[12/19 11:44:42    183s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:42    183s] <CMD> pan -0.753 -40.554
[12/19 11:44:43    183s] <CMD> pan 1.256 -47.961
[12/19 11:44:44    183s] <CMD> selectWire 1459.5600 464.6800 1461.3600 467.0600 2 3VSS
[12/19 11:44:44    183s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:45    183s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:45    183s] <CMD> selectWire 1459.5600 468.6800 1461.3600 469.7900 2 3VSS
[12/19 11:44:46    183s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:46    183s] <CMD> pan -3.641 -45.952
[12/19 11:44:48    183s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:48    183s] <CMD> selectWire 1459.5600 549.6800 1461.3600 552.0600 2 3VSS
[12/19 11:44:48    183s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:49    183s] <CMD> selectInst Data15
[12/19 11:44:49    183s] Set RLRP Inst: Data15
[12/19 11:44:49    183s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:49    183s] Set RLRP Inst: Data15
[12/19 11:44:51    184s] <CMD> undo
[12/19 11:44:51    184s] Set RLRP Inst: Data15
[12/19 11:44:52    184s] <CMD> deselectAll
[12/19 11:44:52    184s] <CMD> selectWire 1459.5600 553.6800 1461.3600 554.7900 2 3VSS
[12/19 11:44:53    184s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:54    184s] <CMD> pan -5.273 -82.990
[12/19 11:44:55    184s] <CMD> selectWire 1459.5600 634.6800 1461.3600 637.0600 2 3VSS
[12/19 11:44:56    184s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:58    184s] <CMD> selectWire 1459.5600 638.6800 1461.3600 639.7900 2 3VSS
[12/19 11:44:58    184s] <CMD> deleteSelectedFromFPlan
[12/19 11:44:59    184s] <CMD> pan -3.892 -65.288
[12/19 11:45:00    184s] <CMD> pan 2.762 -57.253
[12/19 11:45:01    185s] <CMD> selectWire 1459.5600 719.6800 1461.3600 722.0600 2 3VSS
[12/19 11:45:01    185s] <CMD> deleteSelectedFromFPlan
[12/19 11:45:02    185s] <CMD> deleteSelectedFromFPlan
[12/19 11:45:02    185s] <CMD> selectWire 1459.5600 723.6800 1461.3600 724.7900 2 3VSS
[12/19 11:45:03    185s] <CMD> deleteSelectedFromFPlan
[12/19 11:45:04    185s] <CMD> pan 418.450 196.010
[12/19 11:45:08    185s] <CMD> selectWire 1459.5600 804.6800 1461.3600 807.0600 2 3VSS
[12/19 11:45:08    185s] <CMD> deleteSelectedFromFPlan
[12/19 11:45:10    185s] <CMD> selectWire 1459.5600 808.6800 1461.3600 809.7900 2 3VSS
[12/19 11:45:10    185s] <CMD> deleteSelectedFromFPlan
[12/19 11:45:11    186s] <CMD> selectWire 1459.5600 889.6800 1461.3600 892.0600 2 3VSS
[12/19 11:45:11    186s] <CMD> deleteSelectedFromFPlan
[12/19 11:45:13    186s] <CMD> selectInst Data19
[12/19 11:45:13    186s] Set RLRP Inst: Data19
[12/19 11:45:13    186s] <CMD> deleteSelectedFromFPlan
[12/19 11:45:13    186s] Set RLRP Inst: Data19
[12/19 11:45:14    186s] <CMD> undo
[12/19 11:45:14    186s] Set RLRP Inst: Data19
[12/19 11:45:16    186s] <CMD> deselectAll
[12/19 11:45:16    186s] <CMD> selectWire 1459.5600 893.6800 1461.3600 894.7900 2 3VSS
[12/19 11:45:17    186s] <CMD> deleteSelectedFromFPlan
[12/19 11:45:31    187s] <CMD> selectInst FILLER_E_70
[12/19 11:45:31    187s] Set RLRP Inst: FILLER_E_70
[12/19 11:45:32    187s] Set RLRP Inst: FILLER_E_70
[12/19 11:45:33    187s] Set RLRP Inst: FILLER_E_70
[12/19 11:45:33    187s] Set RLRP Inst: FILLER_E_70
[12/19 11:45:33    187s] Set RLRP Inst: FILLER_E_70
[12/19 11:45:33    187s] Set RLRP Inst: FILLER_E_70
[12/19 11:45:33    187s] Set RLRP Inst: FILLER_E_70
[12/19 11:45:33    187s] Set RLRP Inst: FILLER_E_70
[12/19 11:45:33    187s] Set RLRP Inst: FILLER_E_70
[12/19 11:45:33    187s] Set RLRP Inst: FILLER_E_70
[12/19 11:45:33    187s] Set RLRP Inst: FILLER_E_70
[12/19 11:45:33    187s] Set RLRP Inst: FILLER_E_70
[12/19 11:45:33    187s] Set RLRP Inst: FILLER_E_70
[12/19 11:45:33    187s] Set RLRP Inst: FILLER_E_70
[12/19 11:45:33    187s] Set RLRP Inst: FILLER_E_70
[12/19 11:45:33    187s] Set RLRP Inst: FILLER_E_70
[12/19 11:45:33    187s] <CMD> pan -3.962 -127.053
[12/19 11:45:33    187s] Set RLRP Inst: FILLER_E_70
[12/19 11:45:34    187s] Set RLRP Inst: FILLER_E_70
[12/19 11:45:35    187s] Set RLRP Inst: FILLER_E_70
[12/19 11:45:36    188s] <CMD> deselectAll
[12/19 11:45:36    188s] <CMD> selectWire 1459.5600 974.6800 1461.3600 977.0600 2 3VSS
[12/19 11:45:37    188s] <CMD> deleteSelectedFromFPlan
[12/19 11:45:37    188s] <CMD> selectWire 1459.5600 978.6800 1461.3600 979.7900 2 3VSS
[12/19 11:45:37    188s] <CMD> deleteSelectedFromFPlan
[12/19 11:45:38    188s] <CMD> pan -0.363 -26.163
[12/19 11:45:39    188s] <CMD> pan -7.943 -29.035
[12/19 11:45:40    188s] <CMD> pan 0.787 -22.513
[12/19 11:45:41    188s] <CMD> selectWire 1459.5600 1059.6800 1461.3600 1062.0600 2 3VSS
[12/19 11:45:41    188s] <CMD> deleteSelectedFromFPlan
[12/19 11:45:42    188s] <CMD> pan 0.342 -15.704
[12/19 11:45:43    188s] <CMD> selectWire 1459.5600 1063.6800 1461.3600 1064.7900 2 3VSS
[12/19 11:45:43    188s] <CMD> deleteSelectedFromFPlan
[12/19 11:45:44    188s] <CMD> pan -0.931 -14.919
[12/19 11:45:45    189s] <CMD> pan 0.445 -7.738
[12/19 11:45:48    189s] <CMD> pan -3.486 -3.724
[12/19 11:45:50    189s] <CMD> pan -1.507 -20.780
[12/19 11:45:51    189s] <CMD> pan -3.212 -23.401
[12/19 11:45:52    189s] <CMD> selectWire 1459.5600 1135.3700 1461.3600 1169.5700 2 3VSS
[12/19 11:45:52    189s] <CMD> deleteSelectedFromFPlan
[12/19 11:45:53    189s] <CMD> pan -14.301 -45.495
[12/19 11:45:53    190s] <CMD> pan 1.246 -37.036
[12/19 11:45:54    190s] <CMD> pan -5.310 -41.821
[12/19 11:45:55    190s] <CMD> pan 1.508 -40.051
[12/19 11:45:55    190s] <CMD> pan -0.852 -25.696
[12/19 11:45:56    190s] <CMD> selectWire 1459.5600 1305.3700 1461.3600 1339.5700 2 3VSS
[12/19 11:45:56    190s] <CMD> deleteSelectedFromFPlan
[12/19 11:45:57    190s] <CMD> pan 0.385 -26.451
[12/19 11:45:58    190s] <CMD> pan -0.308 -21.824
[12/19 11:45:58    190s] <CMD> pan -0.463 -46.425
[12/19 11:45:59    190s] <CMD> pan 0.771 -22.750
[12/19 11:45:59    190s] <CMD> pan -1.774 -27.762
[12/19 11:46:01    191s] <CMD> fit
[12/19 11:46:21    192s] <CMD> getIoFlowFlag
[12/19 11:46:34    193s] <CMD> setIoFlowFlag 0
[12/19 11:46:34    193s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1710.24 1710.24 249.76 249.76 1439.76 1439.76 290.48 290.48 1439.76 1437.52
[12/19 11:46:34    193s] **WARN: (IMPFP-4031):	Adjusting 'coreBox'(according to PlacementGrid) from {(290.480000 , 290.480000) (1439.760000 , 1437.520000)} to {(290.640000 , 290.640000) (1439.760000 , 1437.520000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/19 11:46:34    193s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'N' between IOs 'FILLER_N_45' and '2VSSO'.
[12/19 11:46:34    193s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'W' between IOs 'FILLER_W_45' and '1VSSO'.
[12/19 11:46:34    193s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'S' between IOs 'FILLER_S_45' and '4VSSO'.
[12/19 11:46:34    193s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'E' between IOs 'FILLER_E_45' and '3VSSO'.
[12/19 11:46:34    193s] Horizontal Layer M1 offset = 0 (derived)
[12/19 11:46:34    193s] Vertical Layer M2 offset = 280 (derived)
[12/19 11:46:34    193s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/19 11:46:34    193s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/19 11:46:34    193s] <CMD> uiSetTool select
[12/19 11:46:34    193s] <CMD> getIoFlowFlag
[12/19 11:46:34    193s] <CMD> fit
[12/19 11:46:53    194s] <CMD> setIoFlowFlag 0
[12/19 11:46:53    194s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1710.24 1710.24 249.76 249.76 1439.76 1439.76 290.64 290.64 1419.76 1417.52
[12/19 11:46:53    194s] **WARN: (IMPFP-4031):	Adjusting 'coreBox'(according to PlacementGrid) from {(290.640000 , 290.640000) (1419.760000 , 1417.520000)} to {(290.640000 , 290.640000) (1419.600000 , 1417.360000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/19 11:46:53    194s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'N' between IOs 'FILLER_N_45' and '2VSSO'.
[12/19 11:46:53    194s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'W' between IOs 'FILLER_W_45' and '1VSSO'.
[12/19 11:46:53    194s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'S' between IOs 'FILLER_S_45' and '4VSSO'.
[12/19 11:46:53    194s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'E' between IOs 'FILLER_E_45' and '3VSSO'.
[12/19 11:46:53    194s] Horizontal Layer M1 offset = 0 (derived)
[12/19 11:46:53    194s] Vertical Layer M2 offset = 280 (derived)
[12/19 11:46:53    194s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/19 11:46:53    194s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/19 11:46:53    194s] <CMD> uiSetTool select
[12/19 11:46:53    194s] <CMD> getIoFlowFlag
[12/19 11:46:53    194s] <CMD> fit
[12/19 11:46:53    194s] <CMD> setIoFlowFlag 0
[12/19 11:46:53    194s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1710.24 1710.24 249.76 249.76 1439.76 1439.76 290.64 290.64 1419.6 1417.36
[12/19 11:46:53    194s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'N' between IOs 'FILLER_N_45' and '2VSSO'.
[12/19 11:46:53    194s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'W' between IOs 'FILLER_W_45' and '1VSSO'.
[12/19 11:46:53    194s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'S' between IOs 'FILLER_S_45' and '4VSSO'.
[12/19 11:46:53    194s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'E' between IOs 'FILLER_E_45' and '3VSSO'.
[12/19 11:46:53    194s] Horizontal Layer M1 offset = 0 (derived)
[12/19 11:46:53    194s] Vertical Layer M2 offset = 280 (derived)
[12/19 11:46:53    194s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/19 11:46:53    194s] <CMD> uiSetTool select
[12/19 11:46:53    194s] <CMD> getIoFlowFlag
[12/19 11:46:53    194s] <CMD> fit
[12/19 11:47:06    195s] <CMD> setIoFlowFlag 0
[12/19 11:47:06    195s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1710.24 1710.24 249.76 249.76 1439.76 1439.76 270.64 270.64 1419.6 1417.36
[12/19 11:47:06    195s] **WARN: (IMPFP-4031):	Adjusting 'coreBox'(according to PlacementGrid) from {(270.640000 , 270.640000) (1419.600000 , 1417.360000)} to {(270.480000 , 270.480000) (1419.600000 , 1417.360000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/19 11:47:06    195s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'N' between IOs 'FILLER_N_45' and '2VSSO'.
[12/19 11:47:06    195s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'W' between IOs 'FILLER_W_45' and '1VSSO'.
[12/19 11:47:06    195s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'S' between IOs 'FILLER_S_45' and '4VSSO'.
[12/19 11:47:06    195s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'E' between IOs 'FILLER_E_45' and '3VSSO'.
[12/19 11:47:06    195s] Horizontal Layer M1 offset = 0 (derived)
[12/19 11:47:06    195s] Vertical Layer M2 offset = 280 (derived)
[12/19 11:47:06    195s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/19 11:47:06    195s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/19 11:47:06    195s] <CMD> uiSetTool select
[12/19 11:47:06    195s] <CMD> getIoFlowFlag
[12/19 11:47:06    195s] <CMD> fit
[12/19 11:47:51    199s] <CMD> setIoFlowFlag 0
[12/19 11:47:51    199s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1710.24 1710.24 249.76 249.76 1439.76 1439.76 270.48 270.48 1439.6 1439.36
[12/19 11:47:51    199s] **WARN: (IMPFP-4031):	Adjusting 'coreBox'(according to PlacementGrid) from {(270.480000 , 270.480000) (1439.600000 , 1439.360000)} to {(270.480000 , 270.480000) (1439.760000 , 1439.200000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/19 11:47:51    199s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'N' between IOs 'FILLER_N_45' and '2VSSO'.
[12/19 11:47:51    199s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'W' between IOs 'FILLER_W_45' and '1VSSO'.
[12/19 11:47:51    199s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'S' between IOs 'FILLER_S_45' and '4VSSO'.
[12/19 11:47:51    199s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'E' between IOs 'FILLER_E_45' and '3VSSO'.
[12/19 11:47:51    199s] Horizontal Layer M1 offset = 0 (derived)
[12/19 11:47:51    199s] Vertical Layer M2 offset = 280 (derived)
[12/19 11:47:51    199s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/19 11:47:51    199s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/19 11:47:51    199s] <CMD> uiSetTool select
[12/19 11:47:51    199s] <CMD> getIoFlowFlag
[12/19 11:47:51    199s] <CMD> fit
[12/19 11:47:59    200s] <CMD> setIoFlowFlag 0
[12/19 11:47:59    200s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1710.24 1710.24 249.76 249.76 1439.76 1439.76 270.48 270.48 1439.76 1439.2
[12/19 11:47:59    200s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'N' between IOs 'FILLER_N_45' and '2VSSO'.
[12/19 11:47:59    200s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'W' between IOs 'FILLER_W_45' and '1VSSO'.
[12/19 11:47:59    200s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'S' between IOs 'FILLER_S_45' and '4VSSO'.
[12/19 11:47:59    200s] **WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'E' between IOs 'FILLER_E_45' and '3VSSO'.
[12/19 11:47:59    200s] Horizontal Layer M1 offset = 0 (derived)
[12/19 11:47:59    200s] Vertical Layer M2 offset = 280 (derived)
[12/19 11:47:59    200s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/19 11:47:59    200s] <CMD> uiSetTool select
[12/19 11:47:59    200s] <CMD> getIoFlowFlag
[12/19 11:47:59    200s] <CMD> fit
[12/19 11:48:12    201s] <CMD> deleteIoFiller -cell pfeed02000 -prefix FILLER -side n
[12/19 11:48:12    201s] Total 150 cells are deleted.
[12/19 11:48:14    201s] <CMD> deleteIoFiller -cell pfeed02000 -prefix FILLER -side s
[12/19 11:48:14    201s] Total 150 cells are deleted.
[12/19 11:48:17    201s] <CMD> deleteIoFiller -cell pfeed02000 -prefix FILLER -side w
[12/19 11:48:17    201s] Total 150 cells are deleted.
[12/19 11:48:19    201s] <CMD> deleteIoFiller -cell pfeed02000 -prefix FILLER -side e
[12/19 11:48:19    201s] Total 150 cells are deleted.
[12/19 11:48:19    201s] <CMD> deleteIoFiller -cell pfeed02000 -prefix FILLER -side e
[12/19 11:48:19    201s] Total 0 cells are deleted.
[12/19 11:48:23    202s] <CMD> pan -98.073 -368.096
[12/19 11:48:26    202s] <CMD> pan -1012.487 866.922
[12/19 11:49:05    205s] <CMD> floorPlan -site CoreSite -noSnapToGrid -d 1710 1710 20 20 20 20
[12/19 11:49:05    205s] Horizontal Layer M1 offset = 0 (derived)
[12/19 11:49:05    205s] Vertical Layer M2 offset = 280 (derived)
[12/19 11:49:05    205s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/19 11:49:05    205s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/19 11:49:13    206s] <CMD> pan -59.597 -848.262
[12/19 11:49:14    206s] <CMD> pan -272.159 756.880
[12/19 11:49:52    209s] <CMD> pan 192.697 -256.266
[12/19 11:50:03    210s] <CMD> getIoFlowFlag
[12/19 11:50:22    211s] <CMD> setIoFlowFlag 0
[12/19 11:50:22    211s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1710.0 1710.0 250.0 250.0 1460.0 1460.0 290.0 290.0 1440.0 1440.0
[12/19 11:50:22    211s] **WARN: (IMPFP-4031):	Adjusting 'coreBox'(according to PlacementGrid) from {(290.000000 , 290.000000) (1440.000000 , 1440.000000)} to {(290.080000 , 290.080000) (1439.760000 , 1439.760000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/19 11:50:22    211s] **WARN: (IMPFP-4031):	Adjusting 'DieBox'(according to PlacementGrid) from {(0.000000 , 0.000000) (1710.000000 , 1710.000000)} to {(0.000000 , 0.000000) (1710.240000 , 1710.240000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/19 11:50:22    211s] **WARN: (IMPFP-4031):	Adjusting 'ioBox'(according to PlacementGrid) from {(250.000000 , 250.000000) (1460.000000 , 1460.000000)} to {(249.760000 , 249.760000) (1459.920000 , 1459.920000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/19 11:50:22    211s] Horizontal Layer M1 offset = 0 (derived)
[12/19 11:50:22    211s] Vertical Layer M2 offset = 280 (derived)
[12/19 11:50:22    211s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/19 11:50:22    211s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/19 11:50:22    211s] <CMD> uiSetTool select
[12/19 11:50:22    211s] <CMD> getIoFlowFlag
[12/19 11:50:22    211s] <CMD> fit
[12/19 11:50:33    212s] <CMD> setIoFlowFlag 0
[12/19 11:50:33    212s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1710.24 1710.24 249.76 249.76 1459.92 1459.92 290.08 290.08 1419.76 1419.76
[12/19 11:50:33    212s] **WARN: (IMPFP-4031):	Adjusting 'coreBox'(according to PlacementGrid) from {(290.080000 , 290.080000) (1419.760000 , 1419.760000)} to {(290.080000 , 290.080000) (1419.600000 , 1419.600000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/19 11:50:33    212s] Horizontal Layer M1 offset = 0 (derived)
[12/19 11:50:33    212s] Vertical Layer M2 offset = 280 (derived)
[12/19 11:50:33    212s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/19 11:50:33    212s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/19 11:50:33    212s] <CMD> uiSetTool select
[12/19 11:50:33    212s] <CMD> getIoFlowFlag
[12/19 11:50:33    212s] <CMD> fit
[12/19 11:50:34    212s] <CMD> setIoFlowFlag 0
[12/19 11:50:34    212s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1710.24 1710.24 249.76 249.76 1459.92 1459.92 290.08 290.08 1419.6 1419.6
[12/19 11:50:34    212s] Horizontal Layer M1 offset = 0 (derived)
[12/19 11:50:34    212s] Vertical Layer M2 offset = 280 (derived)
[12/19 11:50:34    212s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/19 11:50:34    212s] <CMD> uiSetTool select
[12/19 11:50:34    212s] <CMD> getIoFlowFlag
[12/19 11:50:34    212s] <CMD> fit
[12/19 11:50:50    214s] <CMD> pan -0.916 1.838
[12/19 11:51:01    215s] <CMD> fit
[12/19 11:54:03    232s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer TOP_M -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/19 11:54:03    232s] The ring targets are set to core/block ring wires.
[12/19 11:54:03    232s] addRing command will consider rows while creating rings.
[12/19 11:54:03    232s] addRing command will disallow rings to go over rows.
[12/19 11:54:03    232s] addRing command will ignore shorts while creating rings.
[12/19 11:54:03    232s] <CMD> addRing -nets {} -type core_rings -follow core -layer {top M3 bottom M3 left M2 right M2} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/19 11:54:03    232s] 
[12/19 11:54:03    232s] **ERROR: Error: Invalid net names specified. 
[12/19 11:54:15    233s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer TOP_M -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/19 11:54:15    233s] The ring targets are set to core/block ring wires.
[12/19 11:54:15    233s] addRing command will consider rows while creating rings.
[12/19 11:54:15    233s] addRing command will disallow rings to go over rows.
[12/19 11:54:15    233s] addRing command will ignore shorts while creating rings.
[12/19 11:54:15    233s] <CMD> addRing -nets {1VDD 1VSS 2VDD 2VSS 3VDD 3VSS 4VDD 4VSS} -type core_rings -follow core -layer {top M3 bottom M3 left M2 right M2} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/19 11:54:15    233s] 
[12/19 11:54:15    233s] Ring generation is complete.
[12/19 11:54:15    233s] vias are now being generated.
[12/19 11:54:15    233s] addRing created 32 wires.
[12/19 11:54:15    233s] ViaGen created 32 vias, deleted 0 via to avoid violation.
[12/19 11:54:15    233s] +--------+----------------+----------------+
[12/19 11:54:15    233s] |  Layer |     Created    |     Deleted    |
[12/19 11:54:15    233s] +--------+----------------+----------------+
[12/19 11:54:15    233s] |   M2   |       16       |       NA       |
[12/19 11:54:15    233s] |   V3   |       32       |        0       |
[12/19 11:54:15    233s] |   M3   |       16       |       NA       |
[12/19 11:54:15    233s] +--------+----------------+----------------+
[12/19 11:54:20    233s] <CMD> pan -53.287 4.476
[12/19 11:54:49    236s] <CMD> undo
[12/19 11:56:08    243s] <CMD> addRing -skip_via_on_wire_shape Noshape -exclude_selected 1 -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer TOP_M -type core_rings -jog_distance 0.56 -threshold 0.56 -nets {1VDD 1VSS 2VDD 2VSS 3VDD 3VSS 4VDD 4VSS} -follow core -stacked_via_bottom_layer M1 -layer {bottom M3 top M3 right TOP_M left TOP_M} -width 6 -spacing 2 -offset 2
[12/19 11:56:08    243s] #% Begin addRing (date=12/19 11:56:08, mem=976.1M)
[12/19 11:56:08    243s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[12/19 11:56:08    243s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[12/19 11:56:08    243s] 
[12/19 11:56:08    243s] Ring generation is complete.
[12/19 11:56:08    243s] vias are now being generated.
[12/19 11:56:08    243s] addRing created 118 wires.
[12/19 11:56:08    243s] ViaGen created 20 vias, deleted 0 via to avoid violation.
[12/19 11:56:08    243s] +--------+----------------+----------------+
[12/19 11:56:08    243s] |  Layer |     Created    |     Deleted    |
[12/19 11:56:08    243s] +--------+----------------+----------------+
[12/19 11:56:08    243s] |   M3   |       68       |       NA       |
[12/19 11:56:08    243s] |  TOP_V |       20       |        0       |
[12/19 11:56:08    243s] |  TOP_M |       50       |       NA       |
[12/19 11:56:08    243s] +--------+----------------+----------------+
[12/19 11:56:08    243s] #% End addRing (date=12/19 11:56:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=976.1M, current mem=976.1M)
[12/19 11:56:22    244s] <CMD> pan -347.552 -38.977
[12/19 11:56:26    245s] <CMD> pan 686.545 40.446
[12/19 11:56:29    245s] <CMD> undo
[12/19 11:57:39    251s] <CMD> addRing -skip_via_on_wire_shape Noshape -exclude_selected 1 -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer TOP_M -type core_rings -jog_distance 0.56 -threshold 0.56 -nets {1VDD 1VSS 2VDD 2VSS 3VDD 3VSS 4VDD 4VSS} -follow core -stacked_via_bottom_layer M1 -layer {bottom M3 top M3 right TOP_M left TOP_M} -width 4 -spacing 1 -offset 2
[12/19 11:57:39    251s] #% Begin addRing (date=12/19 11:57:39, mem=976.1M)
[12/19 11:57:39    251s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[12/19 11:57:39    251s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[12/19 11:57:39    251s] 
[12/19 11:57:39    251s] Ring generation is complete.
[12/19 11:57:39    251s] vias are now being generated.
[12/19 11:57:39    251s] addRing created 32 wires.
[12/19 11:57:39    251s] ViaGen created 32 vias, deleted 0 via to avoid violation.
[12/19 11:57:39    251s] +--------+----------------+----------------+
[12/19 11:57:39    251s] |  Layer |     Created    |     Deleted    |
[12/19 11:57:39    251s] +--------+----------------+----------------+
[12/19 11:57:39    251s] |   M3   |       16       |       NA       |
[12/19 11:57:39    251s] |  TOP_V |       32       |        0       |
[12/19 11:57:39    251s] |  TOP_M |       16       |       NA       |
[12/19 11:57:39    251s] +--------+----------------+----------------+
[12/19 11:57:39    251s] #% End addRing (date=12/19 11:57:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=976.1M, current mem=976.1M)
[12/19 11:57:44    251s] <CMD> pan -213.544 -21.619
[12/19 12:03:24    289s] <CMD> pan 605.974 393.387
[12/19 12:03:41    290s] <CMD> pan -81.459 -109.274
[12/19 12:03:45    290s] <CMD> pan 206.706 -8.505
[12/19 12:03:48    291s] <CMD> pan -99.795 -55.364
[12/19 12:03:49    291s] <CMD> pan -202.619 -69.234
[12/19 12:03:51    291s] <CMD> pan -170.544 -20.340
[12/19 12:03:54    291s] <CMD> pan -147.718 -3.682
[12/19 12:03:55    292s] <CMD> pan -164.104 23.229
[12/19 12:03:57    292s] <CMD> pan -344.087 18.302
[12/19 12:03:58    292s] <CMD> pan -167.590 7.016
[12/19 12:04:00    292s] <CMD> pan 83.634 -90.659
[12/19 12:04:01    292s] <CMD> pan 13.693 -105.697
[12/19 12:04:07    293s] <CMD> getIoFlowFlag
[12/19 12:04:19    294s] <CMD> setIoFlowFlag 0
[12/19 12:04:19    294s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1710.24 1710.24 249.76 249.76 1459.92 1459.92 290.08 290.08 1417.6 1419.6
[12/19 12:04:19    294s] **WARN: (IMPFP-4031):	Adjusting 'coreBox'(according to PlacementGrid) from {(290.080000 , 290.080000) (1417.600000 , 1419.600000)} to {(290.080000 , 290.080000) (1417.360000 , 1419.600000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/19 12:04:19    294s] Horizontal Layer M1 offset = 0 (derived)
[12/19 12:04:19    294s] Vertical Layer M2 offset = 280 (derived)
[12/19 12:04:19    294s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/19 12:04:19    294s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/19 12:04:19    294s] <CMD> uiSetTool select
[12/19 12:04:19    294s] <CMD> getIoFlowFlag
[12/19 12:04:19    294s] <CMD> fit
[12/19 12:04:25    294s] <CMD> setIoFlowFlag 0
[12/19 12:04:25    294s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1710.24 1710.24 249.76 249.76 1459.92 1459.92 290.08 290.08 1417.36 1419.6
[12/19 12:04:25    294s] Horizontal Layer M1 offset = 0 (derived)
[12/19 12:04:25    294s] Vertical Layer M2 offset = 280 (derived)
[12/19 12:04:25    294s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/19 12:04:25    294s] <CMD> uiSetTool select
[12/19 12:04:25    294s] <CMD> getIoFlowFlag
[12/19 12:04:25    294s] <CMD> fit
[12/19 12:04:40    295s] <CMD> addRing -skip_via_on_wire_shape Noshape -exclude_selected 1 -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer TOP_M -type core_rings -jog_distance 0.56 -threshold 0.56 -nets {1VDD 1VSS 2VDD 2VSS 3VDD 3VSS 4VDD 4VSS} -follow core -stacked_via_bottom_layer M1 -layer {bottom M3 top M3 right TOP_M left TOP_M} -width 4 -spacing 1 -offset 2
[12/19 12:04:40    295s] #% Begin addRing (date=12/19 12:04:40, mem=976.3M)
[12/19 12:04:40    295s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[12/19 12:04:40    295s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[12/19 12:04:40    295s] 
[12/19 12:04:40    295s] Ring generation is complete.
[12/19 12:04:40    295s] vias are now being generated.
[12/19 12:04:40    295s] addRing created 32 wires.
[12/19 12:04:40    295s] ViaGen created 32 vias, deleted 0 via to avoid violation.
[12/19 12:04:40    295s] +--------+----------------+----------------+
[12/19 12:04:40    295s] |  Layer |     Created    |     Deleted    |
[12/19 12:04:40    295s] +--------+----------------+----------------+
[12/19 12:04:40    295s] |   M3   |       16       |       NA       |
[12/19 12:04:40    295s] |  TOP_V |       32       |        0       |
[12/19 12:04:40    295s] |  TOP_M |       16       |       NA       |
[12/19 12:04:40    295s] +--------+----------------+----------------+
[12/19 12:04:40    295s] #% End addRing (date=12/19 12:04:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=976.3M, current mem=976.3M)
[12/19 12:04:42    295s] <CMD> gui_select -rect {2349.999 695.203 2306.295 701.162}
[12/19 12:04:44    295s] <CMD> pan -52.292 -195.688
[12/19 12:04:47    296s] <CMD> pan 178.316 4.458
[12/19 12:04:48    296s] <CMD> pan 334.980 0.000
[12/19 12:04:56    297s] <CMD> fit
[12/19 12:06:24    304s] <CMD> sroute -connect {blockPin corePin padPin padRing floatingStripe secondaryPowerPin} -layerChangeRange {M1 TOP_M} -blockPinTarget nearestTarget -padPinPortConnect {allPort oneGeom} -padPinTarget nearestTarget -corePinTarget firstAfterRowEnd -floatingStripeTarget {blockring ring stripe padring ringpin blockpin followpin} -allowjogging 1 -crossoverViaLayerRange {M1 TOP_M} -nets {1VDD 1VSS 2VDD 2VSS 3VDD 3VSS 4VDD 4VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange {M1 TOP_M}
[12/19 12:06:24    304s] #% Begin sroute (date=12/19 12:06:24, mem=976.3M)
[12/19 12:06:24    304s] **WARN: (IMPSR-4064):	sroute -connect { secondaryPowerPin } connects level shifter secondary power pins in the special nets. Specify the net name with option -secondaryPinNet. Ignore connecting level shifter secondary power pins for now.
[12/19 12:06:24    304s] *** Begin SPECIAL ROUTE on Tue Dec 19 12:06:24 2023 ***
[12/19 12:06:24    304s] SPECIAL ROUTE ran on directory: /home/vlsi6/Desktop/kumar_dicd/single_port_sync_ram/pd
[12/19 12:06:24    304s] SPECIAL ROUTE ran on machine: cadence6 (Linux 3.10.0-1160.105.1.el7.x86_64 Xeon 3.10Ghz)
[12/19 12:06:24    304s] 
[12/19 12:06:24    304s] Begin option processing ...
[12/19 12:06:24    304s] srouteConnectPowerBump set to false
[12/19 12:06:24    304s] routeSelectNet set to "1VDD 1VSS 2VDD 2VSS 3VDD 3VSS 4VDD 4VSS"
[12/19 12:06:24    304s] routeSpecial set to true
[12/19 12:06:24    304s] srouteBlockPin set to "useLef"
[12/19 12:06:24    304s] srouteBottomLayerLimit set to 1
[12/19 12:06:24    304s] srouteBottomTargetLayerLimit set to 1
[12/19 12:06:24    304s] srouteCrossoverViaBottomLayer set to 1
[12/19 12:06:24    304s] srouteCrossoverViaTopLayer set to 4
[12/19 12:06:24    304s] srouteFloatingStripeTarget set to "blockring ring stripe padring ringpin blockpin followpin"
[12/19 12:06:24    304s] srouteFollowCorePinEnd set to 3
[12/19 12:06:24    304s] srouteJogControl set to "preferWithChanges differentLayer"
[12/19 12:06:24    304s] sroutePadPinAllPorts set to true
[12/19 12:06:24    304s] sroutePreserveExistingRoutes set to true
[12/19 12:06:24    304s] srouteRoutePowerBarPortOnBothDir set to true
[12/19 12:06:24    304s] srouteStopBlockPin set to "nearestTarget"
[12/19 12:06:24    304s] srouteTopLayerLimit set to 4
[12/19 12:06:24    304s] srouteTopTargetLayerLimit set to 4
[12/19 12:06:24    304s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1790.00 megs.
[12/19 12:06:24    304s] 
[12/19 12:06:24    304s] Reading DB technology information...
[12/19 12:06:24    304s] Finished reading DB technology information.
[12/19 12:06:24    304s] Reading floorplan and netlist information...
[12/19 12:06:24    304s] Finished reading floorplan and netlist information.
[12/19 12:06:24    304s] Read in 8 layers, 4 routing layers, 1 overlap layer
[12/19 12:06:24    304s] Read in 1083 macros, 21 used
[12/19 12:06:24    304s] Read in 1554 components
[12/19 12:06:24    304s]   1494 core components: 0 unplaced, 1494 placed, 0 fixed
[12/19 12:06:24    304s]   56 pad components: 0 unplaced, 0 placed, 56 fixed
[12/19 12:06:24    304s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[12/19 12:06:24    304s] Read in 40 logical pins
[12/19 12:06:24    304s] Read in 40 nets
[12/19 12:06:24    304s] Read in 16 special nets, 8 routed
[12/19 12:06:24    304s] Read in 3212 terminals
[12/19 12:06:24    304s] 8 nets selected.
[12/19 12:06:24    304s] 
[12/19 12:06:24    304s] Begin power routing ...
[12/19 12:06:24    304s] **WARN: (IMPSR-559):	Cannot route core pins and converter pins at the same time!
[12/19 12:06:24    304s] **WARN: (IMPSR-1254):	Cannot find any block pin of net 1VDD. Check netlist, or change option to include the pin.
[12/19 12:06:24    304s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net 1VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/19 12:06:24    304s] Type 'man IMPSR-1256' for more detail.
[12/19 12:06:24    304s] Cannot find any AREAIO class pad pin of net 1VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/19 12:06:24    304s] **WARN: (IMPSR-1254):	Cannot find any block pin of net 2VDD. Check netlist, or change option to include the pin.
[12/19 12:06:24    304s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net 2VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/19 12:06:24    304s] Type 'man IMPSR-1256' for more detail.
[12/19 12:06:24    304s] Cannot find any AREAIO class pad pin of net 2VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/19 12:06:24    304s] **WARN: (IMPSR-1254):	Cannot find any block pin of net 3VDD. Check netlist, or change option to include the pin.
[12/19 12:06:24    304s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net 3VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/19 12:06:24    304s] Type 'man IMPSR-1256' for more detail.
[12/19 12:06:24    304s] Cannot find any AREAIO class pad pin of net 3VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/19 12:06:24    304s] **WARN: (IMPSR-1254):	Cannot find any block pin of net 4VDD. Check netlist, or change option to include the pin.
[12/19 12:06:24    304s] **WARN: (IMPSR-1254):	Cannot find any block pin of net 1VSS. Check netlist, or change option to include the pin.
[12/19 12:06:24    304s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net 1VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/19 12:06:24    304s] Type 'man IMPSR-1256' for more detail.
[12/19 12:06:24    304s] Cannot find any AREAIO class pad pin of net 1VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/19 12:06:24    304s] **WARN: (IMPSR-1254):	Cannot find any block pin of net 2VSS. Check netlist, or change option to include the pin.
[12/19 12:06:24    304s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net 2VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/19 12:06:24    304s] Type 'man IMPSR-1256' for more detail.
[12/19 12:06:24    304s] Cannot find any AREAIO class pad pin of net 2VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/19 12:06:24    304s] **WARN: (IMPSR-1254):	Cannot find any block pin of net 3VSS. Check netlist, or change option to include the pin.
[12/19 12:06:24    304s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net 3VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/19 12:06:24    304s] Type 'man IMPSR-1256' for more detail.
[12/19 12:06:24    304s] Cannot find any AREAIO class pad pin of net 3VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/19 12:06:24    304s] **WARN: (IMPSR-1254):	Cannot find any block pin of net 4VSS. Check netlist, or change option to include the pin.
[12/19 12:06:24    304s] **WARN: (IMPSR-511):	instance g3007__8780 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:06:24    304s] **WARN: (IMPSR-511):	instance g2994__4296 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:06:24    304s] **WARN: (IMPSR-511):	instance g2996__3772 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:06:24    304s] **WARN: (IMPSR-511):	instance g2997__1474 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:06:24    304s] **WARN: (IMPSR-511):	instance g2992__4547 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:06:24    304s] **WARN: (IMPSR-511):	instance g2998__9682 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:06:24    304s] **WARN: (IMPSR-511):	instance g2993__2683 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:06:24    304s] **WARN: (IMPSR-511):	instance g2999__1309 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:06:24    304s] **WARN: (IMPSR-511):	instance g3000__6877 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:06:24    304s] **WARN: (IMPSR-511):	instance g3002__2900 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:06:24    304s] **WARN: (IMPSR-511):	instance g3001__2391 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:06:24    304s] **WARN: (IMPSR-511):	instance g3003__7675 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:06:24    304s] **WARN: (IMPSR-511):	instance g3004__7118 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:06:24    304s] **WARN: (IMPSR-511):	instance g3005__8757 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:06:24    304s] **WARN: (IMPSR-511):	instance g3006__1786 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:06:24    304s] **WARN: (IMPSR-511):	instance g2995__5953 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:06:24    304s] **WARN: (IMPSR-511):	instance g3023__5703 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:06:24    304s] **WARN: (IMPSR-511):	instance g3009__7114 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:06:24    304s] **WARN: (IMPSR-511):	instance g3010__5266 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:06:24    304s] **WARN: (IMPSR-511):	instance g3011__2250 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:06:24    304s] **WARN: (EMS-27):	Message (IMPSR-511) has exceeded the current message display limit of 20.
[12/19 12:06:24    304s] To increase the message display limit, refer to the product command reference manual.
[12/19 12:06:24    304s]   Number of IO ports routed: 8
[12/19 12:06:24    304s]   Number of Block ports routed: 0
[12/19 12:06:24    304s]   Number of Stripe ports routed: 0
[12/19 12:06:24    304s]   Number of Pad ports routed: 0
[12/19 12:06:24    304s]   Number of Power Bump ports routed: 0
[12/19 12:06:24    304s]   Number of Pad Ring connections: 190
[12/19 12:06:24    304s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1812.00 megs.
[12/19 12:06:24    304s] 
[12/19 12:06:24    304s] 
[12/19 12:06:24    304s] 
[12/19 12:06:24    304s]  Begin updating DB with routing results ...
[12/19 12:06:24    304s]  Updating DB with 0 via definition ...
[12/19 12:06:24    304s] sroute created 198 wires.
[12/19 12:06:24    304s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/19 12:06:24    304s] +--------+----------------+----------------+
[12/19 12:06:24    304s] |  Layer |     Created    |     Deleted    |
[12/19 12:06:24    304s] +--------+----------------+----------------+
[12/19 12:06:24    304s] |   M2   |       10       |       NA       |
[12/19 12:06:24    304s] |   V3   |        2       |        0       |
[12/19 12:06:24    304s] |   M3   |       170      |       NA       |
[12/19 12:06:24    304s] |  TOP_V |        6       |        0       |
[12/19 12:06:24    304s] |  TOP_M |       18       |       NA       |
[12/19 12:06:24    304s] +--------+----------------+----------------+
[12/19 12:06:24    304s] #% End sroute (date=12/19 12:06:24, total cpu=0:00:00.3, real=0:00:00.0, peak res=1001.1M, current mem=1001.1M)
[12/19 12:06:31    305s] <CMD> undo
[12/19 12:06:37    306s] <CMD> getFillerMode -quiet
[12/19 12:07:05    308s] <CMD> addIoFiller -cell pfeed02000 -prefix FILLER -side n
[12/19 12:07:05    308s] Added 150 of filler cell 'pfeed02000' on top side.
[12/19 12:07:08    308s] <CMD> addIoFiller -cell pfeed02000 -prefix FILLER -side s
[12/19 12:07:08    308s] Added 150 of filler cell 'pfeed02000' on bottom side.
[12/19 12:07:11    308s] <CMD> addIoFiller -cell pfeed02000 -prefix FILLER -side w
[12/19 12:07:11    308s] Added 150 of filler cell 'pfeed02000' on left side.
[12/19 12:07:15    309s] <CMD> addIoFiller -cell pfeed02000 -prefix FILLER -side e
[12/19 12:07:15    309s] Added 150 of filler cell 'pfeed02000' on right side.
[12/19 12:07:15    309s] <CMD> addIoFiller -cell pfeed02000 -prefix FILLER -side e
[12/19 12:07:15    309s] Added 0 of filler cell 'pfeed02000' on right side.
[12/19 12:07:27    309s] <CMD> sroute -connect {blockPin corePin padPin padRing floatingStripe secondaryPowerPin} -layerChangeRange {M1 TOP_M} -blockPinTarget nearestTarget -padPinPortConnect {allPort oneGeom} -padPinTarget nearestTarget -corePinTarget firstAfterRowEnd -floatingStripeTarget {blockring ring stripe padring ringpin blockpin followpin} -allowjogging 1 -crossoverViaLayerRange {M1 TOP_M} -nets {1VDD 1VSS 2VDD 2VSS 3VDD 3VSS 4VDD 4VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange {M1 TOP_M}
[12/19 12:07:27    309s] #% Begin sroute (date=12/19 12:07:27, mem=1001.5M)
[12/19 12:07:27    309s] **WARN: (IMPSR-4064):	sroute -connect { secondaryPowerPin } connects level shifter secondary power pins in the special nets. Specify the net name with option -secondaryPinNet. Ignore connecting level shifter secondary power pins for now.
[12/19 12:07:27    309s] *** Begin SPECIAL ROUTE on Tue Dec 19 12:07:27 2023 ***
[12/19 12:07:27    309s] SPECIAL ROUTE ran on directory: /home/vlsi6/Desktop/kumar_dicd/single_port_sync_ram/pd
[12/19 12:07:27    309s] SPECIAL ROUTE ran on machine: cadence6 (Linux 3.10.0-1160.105.1.el7.x86_64 Xeon 3.10Ghz)
[12/19 12:07:27    309s] 
[12/19 12:07:27    309s] Begin option processing ...
[12/19 12:07:27    309s] srouteConnectPowerBump set to false
[12/19 12:07:27    309s] routeSelectNet set to "1VDD 1VSS 2VDD 2VSS 3VDD 3VSS 4VDD 4VSS"
[12/19 12:07:27    309s] routeSpecial set to true
[12/19 12:07:27    309s] srouteBlockPin set to "useLef"
[12/19 12:07:27    309s] srouteBottomLayerLimit set to 1
[12/19 12:07:27    309s] srouteBottomTargetLayerLimit set to 1
[12/19 12:07:27    309s] srouteCrossoverViaBottomLayer set to 1
[12/19 12:07:27    309s] srouteCrossoverViaTopLayer set to 4
[12/19 12:07:27    309s] srouteFloatingStripeTarget set to "blockring ring stripe padring ringpin blockpin followpin"
[12/19 12:07:27    309s] srouteFollowCorePinEnd set to 3
[12/19 12:07:27    309s] srouteJogControl set to "preferWithChanges differentLayer"
[12/19 12:07:27    309s] sroutePadPinAllPorts set to true
[12/19 12:07:27    309s] sroutePreserveExistingRoutes set to true
[12/19 12:07:27    309s] srouteRoutePowerBarPortOnBothDir set to true
[12/19 12:07:27    309s] srouteStopBlockPin set to "nearestTarget"
[12/19 12:07:27    309s] srouteTopLayerLimit set to 4
[12/19 12:07:27    309s] srouteTopTargetLayerLimit set to 4
[12/19 12:07:27    309s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1812.00 megs.
[12/19 12:07:27    309s] 
[12/19 12:07:27    309s] Reading DB technology information...
[12/19 12:07:27    309s] Finished reading DB technology information.
[12/19 12:07:27    309s] Reading floorplan and netlist information...
[12/19 12:07:27    309s] Finished reading floorplan and netlist information.
[12/19 12:07:27    310s] Read in 8 layers, 4 routing layers, 1 overlap layer
[12/19 12:07:27    310s] Read in 1084 macros, 22 used
[12/19 12:07:27    310s] Read in 2154 components
[12/19 12:07:27    310s]   1494 core components: 0 unplaced, 1494 placed, 0 fixed
[12/19 12:07:27    310s]   656 pad components: 0 unplaced, 600 placed, 56 fixed
[12/19 12:07:27    310s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[12/19 12:07:27    310s] Read in 40 logical pins
[12/19 12:07:27    310s] Read in 40 nets
[12/19 12:07:27    310s] Read in 16 special nets, 8 routed
[12/19 12:07:27    310s] Read in 3212 terminals
[12/19 12:07:27    310s] 8 nets selected.
[12/19 12:07:27    310s] 
[12/19 12:07:27    310s] Begin power routing ...
[12/19 12:07:27    310s] **WARN: (IMPSR-559):	Cannot route core pins and converter pins at the same time!
[12/19 12:07:27    310s] **WARN: (IMPSR-1254):	Cannot find any block pin of net 1VDD. Check netlist, or change option to include the pin.
[12/19 12:07:27    310s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net 1VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/19 12:07:27    310s] Type 'man IMPSR-1256' for more detail.
[12/19 12:07:27    310s] Cannot find any AREAIO class pad pin of net 1VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/19 12:07:27    310s] **WARN: (IMPSR-1254):	Cannot find any block pin of net 2VDD. Check netlist, or change option to include the pin.
[12/19 12:07:27    310s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net 2VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/19 12:07:27    310s] Type 'man IMPSR-1256' for more detail.
[12/19 12:07:27    310s] Cannot find any AREAIO class pad pin of net 2VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/19 12:07:27    310s] **WARN: (IMPSR-1254):	Cannot find any block pin of net 3VDD. Check netlist, or change option to include the pin.
[12/19 12:07:27    310s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net 3VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/19 12:07:27    310s] Type 'man IMPSR-1256' for more detail.
[12/19 12:07:27    310s] Cannot find any AREAIO class pad pin of net 3VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/19 12:07:27    310s] **WARN: (IMPSR-1254):	Cannot find any block pin of net 4VDD. Check netlist, or change option to include the pin.
[12/19 12:07:27    310s] **WARN: (IMPSR-1254):	Cannot find any block pin of net 1VSS. Check netlist, or change option to include the pin.
[12/19 12:07:27    310s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net 1VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/19 12:07:27    310s] Type 'man IMPSR-1256' for more detail.
[12/19 12:07:27    310s] Cannot find any AREAIO class pad pin of net 1VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/19 12:07:27    310s] **WARN: (IMPSR-1254):	Cannot find any block pin of net 2VSS. Check netlist, or change option to include the pin.
[12/19 12:07:27    310s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net 2VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/19 12:07:27    310s] Type 'man IMPSR-1256' for more detail.
[12/19 12:07:27    310s] Cannot find any AREAIO class pad pin of net 2VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/19 12:07:27    310s] **WARN: (IMPSR-1254):	Cannot find any block pin of net 3VSS. Check netlist, or change option to include the pin.
[12/19 12:07:27    310s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net 3VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/19 12:07:27    310s] Type 'man IMPSR-1256' for more detail.
[12/19 12:07:27    310s] Cannot find any AREAIO class pad pin of net 3VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/19 12:07:27    310s] **WARN: (IMPSR-1254):	Cannot find any block pin of net 4VSS. Check netlist, or change option to include the pin.
[12/19 12:07:27    310s] **WARN: (IMPSR-511):	instance g3007__8780 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:07:27    310s] **WARN: (IMPSR-511):	instance g2994__4296 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:07:27    310s] **WARN: (IMPSR-511):	instance g2996__3772 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:07:27    310s] **WARN: (IMPSR-511):	instance g2997__1474 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:07:27    310s] **WARN: (IMPSR-511):	instance g2992__4547 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:07:27    310s] **WARN: (IMPSR-511):	instance g2998__9682 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:07:27    310s] **WARN: (IMPSR-511):	instance g2993__2683 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:07:27    310s] **WARN: (IMPSR-511):	instance g2999__1309 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:07:27    310s] **WARN: (IMPSR-511):	instance g3000__6877 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:07:27    310s] **WARN: (IMPSR-511):	instance g3002__2900 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:07:27    310s] **WARN: (IMPSR-511):	instance g3001__2391 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:07:27    310s] **WARN: (IMPSR-511):	instance g3003__7675 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:07:27    310s] **WARN: (IMPSR-511):	instance g3004__7118 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:07:27    310s] **WARN: (IMPSR-511):	instance g3005__8757 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:07:27    310s] **WARN: (IMPSR-511):	instance g3006__1786 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:07:27    310s] **WARN: (IMPSR-511):	instance g2995__5953 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:07:27    310s] **WARN: (IMPSR-511):	instance g3023__5703 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:07:27    310s] **WARN: (IMPSR-511):	instance g3009__7114 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:07:27    310s] **WARN: (IMPSR-511):	instance g3010__5266 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:07:27    310s] **WARN: (IMPSR-511):	instance g3011__2250 is not placed in the correct row, followpin rail may not be generated correctly for it.
[12/19 12:07:27    310s] **WARN: (EMS-27):	Message (IMPSR-511) has exceeded the current message display limit of 20.
[12/19 12:07:27    310s] To increase the message display limit, refer to the product command reference manual.
[12/19 12:07:27    310s]   Number of IO ports routed: 8
[12/19 12:07:27    310s]   Number of Block ports routed: 0
[12/19 12:07:27    310s]   Number of Stripe ports routed: 0
[12/19 12:07:27    310s]   Number of Pad ports routed: 0
[12/19 12:07:27    310s]   Number of Power Bump ports routed: 0
[12/19 12:07:27    310s]   Number of Pad Ring connections: 467
[12/19 12:07:27    310s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1812.00 megs.
[12/19 12:07:27    310s] 
[12/19 12:07:27    310s] 
[12/19 12:07:27    310s] 
[12/19 12:07:27    310s]  Begin updating DB with routing results ...
[12/19 12:07:27    310s]  Updating DB with 0 via definition ...
[12/19 12:07:27    310s] sroute created 475 wires.
[12/19 12:07:27    310s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/19 12:07:27    310s] +--------+----------------+----------------+
[12/19 12:07:27    310s] |  Layer |     Created    |     Deleted    |
[12/19 12:07:27    310s] +--------+----------------+----------------+
[12/19 12:07:27    310s] |   M2   |       106      |       NA       |
[12/19 12:07:27    310s] |   V3   |        2       |        0       |
[12/19 12:07:27    310s] |   M3   |       259      |       NA       |
[12/19 12:07:27    310s] |  TOP_V |        6       |        0       |
[12/19 12:07:27    310s] |  TOP_M |       110      |       NA       |
[12/19 12:07:27    310s] +--------+----------------+----------------+
[12/19 12:07:27    310s] #% End sroute (date=12/19 12:07:27, total cpu=0:00:00.3, real=0:00:00.0, peak res=1001.5M, current mem=1000.3M)
[12/19 12:07:34    310s] <CMD> pan 30.500 -80.520
[12/19 12:08:04    313s] <CMD> pan 3.325 -38.233
[12/19 12:08:04    313s] <CMD> pan -1.994 -105.057
[12/19 12:08:07    313s] <CMD> pan 5.867 -83.702
[12/19 12:08:08    314s] <CMD> pan 97.783 -17.209
[12/19 12:08:14    314s] <CMD> pan 0.665 -5.319
[12/19 12:08:19    315s] <CMD> pan 4.496 -0.749
[12/19 12:08:20    315s] <CMD> pan 555.231 -50.952
[12/19 12:08:20    315s] <CMD> pan 404.622 24.727
[12/19 12:08:22    315s] <CMD> pan -15.698 145.926
[12/19 12:08:22    315s] <CMD> pan -5.955 188.937
[12/19 12:08:23    315s] <CMD> pan 32.482 229.540
[12/19 12:08:25    315s] <CMD> pan -246.556 106.390
[12/19 12:08:27    316s] <CMD> pan -293.840 -42.218
[12/19 12:09:37    322s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit TOP_M -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit M3 -set_to_set_distance 40 -skip_via_on_pin Standardcell -stacked_via_top_layer TOP_M -padcore_ring_top_layer_limit TOP_M -spacing 0.46 -xleft_offset 10 -merge_stripes_value 0.56 -layer TOP_M -block_ring_bottom_layer_limit M3 -width 2 -nets {1VDD 1VSS 2VDD 2VSS 3VDD 3VSS 4VDD 4VSS} -stacked_via_bottom_layer M1
[12/19 12:09:37    322s] #% Begin addStripe (date=12/19 12:09:37, mem=1000.3M)
[12/19 12:09:37    322s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[12/19 12:09:37    322s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[12/19 12:09:37    322s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[12/19 12:09:37    322s] 
[12/19 12:09:37    322s] Starting stripe generation ...
[12/19 12:09:37    322s] Non-Default Mode Option Settings :
[12/19 12:09:37    322s]   NONE
[12/19 12:09:37    322s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer TOP_V at (1159.30, 250.54) (1159.30, 254.54).
[12/19 12:09:37    322s] Stripe generation is complete.
[12/19 12:09:37    322s] vias are now being generated.
[12/19 12:09:37    322s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: TOP_M & M2 at (1154.84, 1448.46) (1156.84, 1452.46)
[12/19 12:09:37    322s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: TOP_M & M2 at (1317.30, 1453.46) (1319.30, 1457.46)
[12/19 12:09:37    322s] addStripe created 226 wires.
[12/19 12:09:37    322s] ViaGen created 448 vias, deleted 0 via to avoid violation.
[12/19 12:09:37    322s] +--------+----------------+----------------+
[12/19 12:09:37    322s] |  Layer |     Created    |     Deleted    |
[12/19 12:09:37    322s] +--------+----------------+----------------+
[12/19 12:09:37    322s] |   M3   |        1       |       NA       |
[12/19 12:09:37    322s] |  TOP_V |       448      |        0       |
[12/19 12:09:37    322s] |  TOP_M |       225      |       NA       |
[12/19 12:09:37    322s] +--------+----------------+----------------+
[12/19 12:09:37    322s] #% End addStripe (date=12/19 12:09:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1001.2M, current mem=1001.2M)
[12/19 12:09:41    322s] <CMD> pan 322.550 -283.709
[12/19 12:09:41    323s] <CMD> fit
[12/19 12:09:52    323s] <CMD> fit
[12/19 12:10:28    326s] <CMD> setPlaceMode -fp false
[12/19 12:10:45    328s] <CMD> report_message -start_cmd
[12/19 12:10:45    328s] <CMD> getTrialRouteMode -maxRouteLayer -quiet
[12/19 12:10:45    328s] <CMD> getTrialRouteMode -user -maxRouteLayer
[12/19 12:10:45    328s] <CMD> getPlaceMode -user -maxRouteLayer
[12/19 12:10:45    328s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/19 12:10:45    328s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/19 12:10:45    328s] <CMD> getPlaceMode -ignoreScan -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -user -ignoreScan
[12/19 12:10:45    328s] <CMD> getPlaceMode -repairPlace -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -user -repairPlace
[12/19 12:10:45    328s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/19 12:10:45    328s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/19 12:10:45    328s] <CMD> um::push_snapshot_stack
[12/19 12:10:45    328s] <CMD> getDesignMode -quiet -flowEffort
[12/19 12:10:45    328s] <CMD> getDesignMode -highSpeedCore -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -quiet -adaptive
[12/19 12:10:45    328s] <CMD> set spgFlowInInitialPlace 1
[12/19 12:10:45    328s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -softGuide -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 12:10:45    328s] <CMD> getPlaceMode -sdpPlace -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -sdpPlace -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/19 12:10:45    328s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/19 12:10:45    328s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/19 12:10:45    328s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 544, percentage of missing scan cell = 0.00% (0 / 544)
[12/19 12:10:45    328s] <CMD> getPlaceMode -place_check_library -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -trimView -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/19 12:10:45    328s] <CMD> getPlaceMode -congEffort -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/19 12:10:45    328s] <CMD> getPlaceMode -ignoreScan -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -user -ignoreScan
[12/19 12:10:45    328s] <CMD> getPlaceMode -repairPlace -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -user -repairPlace
[12/19 12:10:45    328s] <CMD> getPlaceMode -congEffort -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -fp -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -user -timingDriven
[12/19 12:10:45    328s] <CMD> getPlaceMode -fastFp -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -clusterMode -quiet
[12/19 12:10:45    328s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/19 12:10:45    328s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/19 12:10:45    328s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -forceTiming -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -fp -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -fastfp -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -fp -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -fastfp -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -powerDriven -quiet
[12/19 12:10:45    328s] <CMD> getExtractRCMode -quiet -engine
[12/19 12:10:45    328s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/19 12:10:45    328s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/19 12:10:45    328s] <CMD> getAnalysisMode -quiet -cppr
[12/19 12:10:45    328s] <CMD> setExtractRCMode -engine preRoute
[12/19 12:10:45    328s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/19 12:10:45    328s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:10:45    328s] <CMD_INTERNAL> isAnalysisModeSetup
[12/19 12:10:45    328s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:10:45    328s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/19 12:10:45    328s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/19 12:10:45    328s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/19 12:10:45    328s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/19 12:10:45    328s] <CMD> setPlaceMode -ignoreScan 0
[12/19 12:10:45    328s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/19 12:10:45    328s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/19 12:10:45    328s] *** Starting placeDesign default flow ***
[12/19 12:10:45    328s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:10:45    328s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:10:45    328s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/19 12:10:45    328s] Deleted 0 physical inst  (cell - / prefix -).
[12/19 12:10:45    328s] *** Starting "NanoPlace(TM) placement v#10 (mem=1020.0M)" ...
[12/19 12:10:45    328s] <CMD> setDelayCalMode -engine feDc
[12/19 12:10:45    328s] No user setting net weight.
[12/19 12:10:45    328s] Options: pinGuide congEffort=medium gpeffort=medium 
[12/19 12:10:45    328s] #std cell=1494 (0 fixed + 1494 movable) #block=0 (0 floating + 0 preplaced)
[12/19 12:10:45    328s] #ioInst=660 #net=1534 #term=5807 #term/net=3.79, #fixedIo=660, #floatIo=0, #fixedPin=40, #floatPin=0
[12/19 12:10:45    328s] stdCell: 1494 single + 0 double + 0 multi
[12/19 12:10:45    328s] Total standard cell length = 9.5620 (mm), area = 0.0535 (mm^2)
[12/19 12:10:45    328s] Core basic site is CoreSite
[12/19 12:10:45    328s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:10:45    328s] Mark StBox On SiteArr starts
[12/19 12:10:45    328s] Mark StBox On SiteArr ends
[12/19 12:10:45    328s] Apply auto density screen in pre-place stage.
[12/19 12:10:45    328s] Auto density screen increases utilization from 0.042 to 0.042
[12/19 12:10:45    328s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1020.0M
[12/19 12:10:45    328s] Average module density = 0.042.
[12/19 12:10:45    328s] Density for the design = 0.042.
[12/19 12:10:45    328s]        = stdcell_area 17075 sites (53547 um^2) / alloc_area 404613 sites (1268866 um^2).
[12/19 12:10:45    328s] Pin Density = 0.01435.
[12/19 12:10:45    328s]             = total # of pins 5807 / total area 404613.
[12/19 12:10:45    328s] Initial padding reaches pin density 0.443 for top
[12/19 12:10:45    328s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 30750.000
[12/19 12:10:45    328s] Initial padding increases density from 0.042 to 0.051 for top
[12/19 12:10:45    328s] *Internal placement parameters: * | 14 | 0x000555
[12/19 12:10:45    328s] [adp] 0:1:0:1
[12/19 12:10:45    328s] Iteration  1: Total net bbox = 4.616e+04 (2.92e+04 1.70e+04)
[12/19 12:10:45    328s]               Est.  stn bbox = 8.618e+04 (5.70e+04 2.92e+04)
[12/19 12:10:45    328s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1020.0M
[12/19 12:10:45    328s] Iteration  2: Total net bbox = 5.841e+04 (2.92e+04 2.92e+04)
[12/19 12:10:45    328s]               Est.  stn bbox = 1.146e+05 (5.70e+04 5.76e+04)
[12/19 12:10:45    328s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1020.0M
[12/19 12:10:45    328s] Iteration  3: Total net bbox = 6.572e+04 (3.65e+04 2.92e+04)
[12/19 12:10:45    328s]               Est.  stn bbox = 1.311e+05 (7.35e+04 5.76e+04)
[12/19 12:10:45    328s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1020.0M
[12/19 12:10:45    328s] Iteration  4: Total net bbox = 6.628e+04 (3.59e+04 3.04e+04)
[12/19 12:10:45    328s]               Est.  stn bbox = 1.313e+05 (7.28e+04 5.85e+04)
[12/19 12:10:45    328s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1020.0M
[12/19 12:10:46    328s] Iteration  5: Total net bbox = 6.734e+04 (3.85e+04 2.88e+04)
[12/19 12:10:46    328s]               Est.  stn bbox = 1.360e+05 (7.94e+04 5.66e+04)
[12/19 12:10:46    328s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1020.0M
[12/19 12:10:46    328s] Iteration  6: Total net bbox = 6.661e+04 (3.81e+04 2.85e+04)
[12/19 12:10:46    328s]               Est.  stn bbox = 1.345e+05 (7.87e+04 5.58e+04)
[12/19 12:10:46    328s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1020.0M
[12/19 12:10:46    328s] Iteration  7: Total net bbox = 6.906e+04 (4.06e+04 2.85e+04)
[12/19 12:10:46    328s]               Est.  stn bbox = 1.396e+05 (8.37e+04 5.58e+04)
[12/19 12:10:46    328s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1020.0M
[12/19 12:10:46    328s] Iteration  8: Total net bbox = 7.133e+04 (4.06e+04 3.07e+04)
[12/19 12:10:46    328s]               Est.  stn bbox = 1.429e+05 (8.37e+04 5.92e+04)
[12/19 12:10:46    328s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1020.0M
[12/19 12:10:46    328s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:10:46    328s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:10:46    328s] Iteration  9: Total net bbox = 7.742e+04 (4.67e+04 3.07e+04)
[12/19 12:10:46    328s]               Est.  stn bbox = 1.488e+05 (8.96e+04 5.92e+04)
[12/19 12:10:46    328s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1020.0M
[12/19 12:10:46    328s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:10:46    328s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:10:46    328s] Iteration 10: Total net bbox = 8.602e+04 (4.67e+04 3.93e+04)
[12/19 12:10:46    328s]               Est.  stn bbox = 1.576e+05 (8.96e+04 6.79e+04)
[12/19 12:10:46    328s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1020.0M
[12/19 12:10:46    328s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:10:46    328s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:10:46    328s] Iteration 11: Total net bbox = 9.128e+04 (5.19e+04 3.93e+04)
[12/19 12:10:46    328s]               Est.  stn bbox = 1.628e+05 (9.48e+04 6.79e+04)
[12/19 12:10:46    328s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1020.0M
[12/19 12:10:46    328s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:10:46    328s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:10:46    328s] Iteration 12: Total net bbox = 9.768e+04 (5.19e+04 4.57e+04)
[12/19 12:10:46    328s]               Est.  stn bbox = 1.693e+05 (9.48e+04 7.44e+04)
[12/19 12:10:46    328s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1020.0M
[12/19 12:10:46    329s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:10:46    329s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:10:46    329s] Iteration 13: Total net bbox = 1.156e+05 (6.52e+04 5.05e+04)
[12/19 12:10:46    329s]               Est.  stn bbox = 1.889e+05 (1.09e+05 7.95e+04)
[12/19 12:10:46    329s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1020.0M
[12/19 12:10:46    329s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:10:46    329s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:10:47    329s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:10:47    329s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:10:47    329s] Iteration 14: Total net bbox = 1.117e+05 (6.71e+04 4.46e+04)
[12/19 12:10:47    329s]               Est.  stn bbox = 1.849e+05 (1.12e+05 7.32e+04)
[12/19 12:10:47    329s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1020.0M
[12/19 12:10:47    329s] Iteration 15: Total net bbox = 1.149e+05 (6.97e+04 4.52e+04)
[12/19 12:10:47    329s]               Est.  stn bbox = 1.881e+05 (1.14e+05 7.38e+04)
[12/19 12:10:47    329s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1020.0M
[12/19 12:10:47    329s] *** cost = 1.149e+05 (6.97e+04 4.52e+04) (cpu for global=0:00:01.5) real=0:00:02.0***
[12/19 12:10:47    329s] #spOpts: mergeVia=F 
[12/19 12:10:47    329s] Core basic site is CoreSite
[12/19 12:10:47    329s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:10:47    329s] Mark StBox On SiteArr starts
[12/19 12:10:47    329s] Mark StBox On SiteArr ends
[12/19 12:10:47    329s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1020.0MB).
[12/19 12:10:47    329s] *** Starting refinePlace (0:05:30 mem=1020.0M) ***
[12/19 12:10:47    329s] Total net bbox length = 1.149e+05 (6.969e+04 4.517e+04) (ext = 9.580e+03)
[12/19 12:10:47    329s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:10:47    329s] Starting refinePlace ...
[12/19 12:10:47    329s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:10:47    329s] Density distribution unevenness ratio = 75.392%
[12/19 12:10:47    329s]   Spread Effort: high, standalone mode, useDDP on.
[12/19 12:10:47    329s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1020.0MB) @(0:05:30 - 0:05:30).
[12/19 12:10:47    329s] Move report: preRPlace moves 717 insts, mean move: 2.39 um, max move: 11.20 um
[12/19 12:10:47    329s] 	Max move on inst (g3135__4296): (1407.84, 547.68) --> (1402.24, 542.08)
[12/19 12:10:47    329s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: mx02d1
[12/19 12:10:47    329s] wireLenOptFixPriorityInst 0 inst fixed
[12/19 12:10:47    329s] Placement tweakage begins.
[12/19 12:10:47    329s] wire length = 1.831e+05
[12/19 12:10:47    329s] wire length = 1.741e+05
[12/19 12:10:47    329s] Placement tweakage ends.
[12/19 12:10:47    329s] Move report: tweak moves 775 insts, mean move: 17.25 um, max move: 64.40 um
[12/19 12:10:47    329s] 	Max move on inst (g3604__1857): (387.52, 777.28) --> (334.32, 788.48)
[12/19 12:10:47    329s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=1020.0MB) @(0:05:30 - 0:05:30).
[12/19 12:10:47    329s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:10:47    329s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1020.0MB) @(0:05:30 - 0:05:30).
[12/19 12:10:47    329s] Move report: Detail placement moves 1040 insts, mean move: 13.06 um, max move: 63.84 um
[12/19 12:10:47    329s] 	Max move on inst (mem_reg[0][7]): (579.60, 866.88) --> (632.24, 878.08)
[12/19 12:10:47    329s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1020.0MB
[12/19 12:10:47    329s] Statistics of distance of Instance movement in refine placement:
[12/19 12:10:47    329s]   maximum (X+Y) =        63.84 um
[12/19 12:10:47    329s]   inst (mem_reg[0][7]) with max move: (579.6, 866.88) -> (632.24, 878.08)
[12/19 12:10:47    329s]   mean    (X+Y) =        13.06 um
[12/19 12:10:47    329s] Total instances flipped for WireLenOpt: 128
[12/19 12:10:47    329s] Total instances flipped, including legalization: 334
[12/19 12:10:47    329s] Summary Report:
[12/19 12:10:47    329s] Instances move: 1040 (out of 1494 movable)
[12/19 12:10:47    329s] Instances flipped: 334
[12/19 12:10:47    329s] Mean displacement: 13.06 um
[12/19 12:10:47    329s] Max displacement: 63.84 um (Instance: mem_reg[0][7]) (579.6, 866.88) -> (632.24, 878.08)
[12/19 12:10:47    329s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: dfnrq1
[12/19 12:10:47    329s] Total instances moved : 1040
[12/19 12:10:47    329s] Total net bbox length = 1.080e+05 (6.303e+04 4.497e+04) (ext = 9.571e+03)
[12/19 12:10:47    329s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1020.0MB
[12/19 12:10:47    329s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1020.0MB) @(0:05:30 - 0:05:30).
[12/19 12:10:47    329s] *** Finished refinePlace (0:05:30 mem=1020.0M) ***
[12/19 12:10:47    329s] *** End of Placement (cpu=0:00:01.8, real=0:00:02.0, mem=1020.0M) ***
[12/19 12:10:47    329s] #spOpts: mergeVia=F 
[12/19 12:10:47    329s] Core basic site is CoreSite
[12/19 12:10:47    329s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:10:47    329s] Mark StBox On SiteArr starts
[12/19 12:10:47    329s] Mark StBox On SiteArr ends
[12/19 12:10:47    329s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:10:47    329s] Density distribution unevenness ratio = 75.439%
[12/19 12:10:47    329s] Starting IO pin assignment...
[12/19 12:10:47    329s] <CMD> setDelayCalMode -engine aae
[12/19 12:10:47    329s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/19 12:10:47    329s] <CMD> get_ccopt_clock_trees *
[12/19 12:10:47    329s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/19 12:10:47    329s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/19 12:10:47    329s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/19 12:10:47    329s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/19 12:10:47    329s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 12:10:47    329s] <CMD> setPlaceMode -reset -improveWithPsp
[12/19 12:10:47    329s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/19 12:10:47    329s] <CMD> getPlaceMode -congRepair -quiet
[12/19 12:10:47    329s] <CMD> getPlaceMode -fp -quiet
[12/19 12:10:47    329s] <CMD> getPlaceMode -congEffort -quiet
[12/19 12:10:47    329s] <CMD> getPlaceMode -nrgrAware -quiet
[12/19 12:10:47    329s] <CMD> getPlaceMode -fp -quiet
[12/19 12:10:47    329s] <CMD> getPlaceMode -congEffort -quiet
[12/19 12:10:47    329s] <CMD> getPlaceMode -enableCongRepairV3 -quiet
[12/19 12:10:47    329s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/19 12:10:47    329s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/19 12:10:47    329s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/19 12:10:47    329s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/19 12:10:47    329s] <CMD> getPlaceMode -quiet -congEffort
[12/19 12:10:47    329s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/19 12:10:47    329s] <CMD> getDesignMode -quiet -congEffort
[12/19 12:10:47    329s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/19 12:10:47    329s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/19 12:10:47    329s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/19 12:10:47    329s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/19 12:10:47    329s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 12:10:47    329s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/19 12:10:47    329s] *** Finishing placeDesign default flow ***
[12/19 12:10:47    329s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/19 12:10:47    329s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:10:47    329s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 2, mem = 1012.6M **
[12/19 12:10:47    329s] <CMD> getPlaceMode -trimView -quiet
[12/19 12:10:47    329s] <CMD> getOptMode -quiet -viewOptPolishing
[12/19 12:10:47    329s] <CMD> getOptMode -quiet -fastViewOpt
[12/19 12:10:47    329s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/19 12:10:47    329s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/19 12:10:47    329s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:10:47    329s] <CMD> setExtractRCMode -engine preRoute
[12/19 12:10:47    329s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/19 12:10:47    329s] <CMD> setPlaceMode -ignoreScan false -quiet
[12/19 12:10:47    329s] <CMD> setPlaceMode -reset -repairPlace
[12/19 12:10:47    329s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/19 12:10:47    329s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:10:47    329s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 12:10:47    329s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/19 12:10:47    329s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/19 12:10:47    329s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 12:10:47    329s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/19 12:10:47    330s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/19 12:10:47    330s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 12:10:47    330s] <CMD> getPlaceMode -fp -quiet
[12/19 12:10:47    330s] <CMD> getPlaceMode -fastfp -quiet
[12/19 12:10:47    330s] <CMD> getPlaceMode -doRPlace -quiet
[12/19 12:10:47    330s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[12/19 12:10:47    330s] <CMD> remove_rf_constraint
[12/19 12:10:47    330s] <CMD> getPlaceMode -quickCTS -quiet
[12/19 12:10:47    330s] <CMD> set spgFlowInInitialPlace 0
[12/19 12:10:47    330s] <CMD> getPlaceMode -user -maxRouteLayer
[12/19 12:10:47    330s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/19 12:10:47    330s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/19 12:10:47    330s] <CMD> getDesignMode -quiet -flowEffort
[12/19 12:10:47    330s] <CMD> report_message -end_cmd
[12/19 12:10:47    330s] *** Message Summary: 0 warning(s), 0 error(s)
[12/19 12:10:47    330s] 
[12/19 12:10:47    330s] <CMD> um::create_snapshot -name final -auto min
[12/19 12:10:47    330s] <CMD> um::pop_snapshot_stack
[12/19 12:10:47    330s] <CMD> um::create_snapshot -name place_design
[12/19 12:10:47    330s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:11:04    331s] <CMD> selectWire 1269.9200 265.5400 1271.9200 1442.4600 4 3VDD
[12/19 12:11:25    332s] <CMD> deselectAll
[12/19 12:11:25    332s] **ERROR: (IMPSYT-6000):	No Object Selected.
[12/19 12:11:28    333s] <CMD> pan -93.474 -24.640
[12/19 12:11:29    333s] <CMD> pan -200.971 -44.072
[12/19 12:11:43    334s] <CMD> setPlaceMode -fp false
[12/19 12:11:43    334s] <CMD> report_message -start_cmd
[12/19 12:11:43    334s] <CMD> getTrialRouteMode -maxRouteLayer -quiet
[12/19 12:11:43    334s] <CMD> getTrialRouteMode -user -maxRouteLayer
[12/19 12:11:43    334s] <CMD> getPlaceMode -user -maxRouteLayer
[12/19 12:11:43    334s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/19 12:11:43    334s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/19 12:11:43    334s] <CMD> getPlaceMode -ignoreScan -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -user -ignoreScan
[12/19 12:11:43    334s] <CMD> getPlaceMode -repairPlace -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -user -repairPlace
[12/19 12:11:43    334s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/19 12:11:43    334s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/19 12:11:43    334s] <CMD> um::push_snapshot_stack
[12/19 12:11:43    334s] <CMD> getDesignMode -quiet -flowEffort
[12/19 12:11:43    334s] <CMD> getDesignMode -highSpeedCore -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -quiet -adaptive
[12/19 12:11:43    334s] <CMD> set spgFlowInInitialPlace 1
[12/19 12:11:43    334s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -softGuide -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 12:11:43    334s] <CMD> getPlaceMode -sdpPlace -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -sdpPlace -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/19 12:11:43    334s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/19 12:11:43    334s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/19 12:11:43    334s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 544, percentage of missing scan cell = 0.00% (0 / 544)
[12/19 12:11:43    334s] <CMD> getPlaceMode -place_check_library -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -trimView -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/19 12:11:43    334s] <CMD> getPlaceMode -congEffort -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/19 12:11:43    334s] <CMD> getPlaceMode -ignoreScan -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -user -ignoreScan
[12/19 12:11:43    334s] <CMD> getPlaceMode -repairPlace -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -user -repairPlace
[12/19 12:11:43    334s] <CMD> getPlaceMode -congEffort -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -fp -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -user -timingDriven
[12/19 12:11:43    334s] <CMD> getPlaceMode -fastFp -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -clusterMode -quiet
[12/19 12:11:43    334s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/19 12:11:43    334s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/19 12:11:43    334s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -forceTiming -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -fp -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -fastfp -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -fp -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -fastfp -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -powerDriven -quiet
[12/19 12:11:43    334s] <CMD> getExtractRCMode -quiet -engine
[12/19 12:11:43    334s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/19 12:11:43    334s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/19 12:11:43    334s] <CMD> getAnalysisMode -quiet -cppr
[12/19 12:11:43    334s] <CMD> setExtractRCMode -engine preRoute
[12/19 12:11:43    334s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/19 12:11:43    334s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:11:43    334s] <CMD_INTERNAL> isAnalysisModeSetup
[12/19 12:11:43    334s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:11:43    334s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/19 12:11:43    334s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/19 12:11:43    334s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/19 12:11:43    334s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/19 12:11:43    334s] <CMD> setPlaceMode -ignoreScan 0
[12/19 12:11:43    334s] <CMD> setPlaceMode -quiet -clusterMode false
[12/19 12:11:43    334s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/19 12:11:43    334s] *** Starting placeDesign concurrent flow ***
[12/19 12:11:43    334s] <CMD> getPlaceMode -forceTiming -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -fp -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -fastfp -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -user -useNP
[12/19 12:11:43    334s] <CMD> getPlaceMode -useNP -quiet
[12/19 12:11:43    334s] <CMD> getPlaceMode -user -WLHigheffort
[12/19 12:11:43    334s] <CMD> getPlaceMode -WLHigheffort -quiet
[12/19 12:11:43    334s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/19 12:11:43    334s] Deleted 0 physical inst  (cell - / prefix -).
[12/19 12:11:43    334s] *** Starting "NanoPlace(TM) placement v#10 (mem=1012.6M)" ...
[12/19 12:11:43    334s] <CMD> setDelayCalMode -engine feDc
[12/19 12:11:43    334s] No user setting net weight.
[12/19 12:11:43    334s] Options: pinGuide congEffort=medium gpeffort=medium 
[12/19 12:11:43    334s] #std cell=1494 (0 fixed + 1494 movable) #block=0 (0 floating + 0 preplaced)
[12/19 12:11:43    334s] #ioInst=660 #net=1534 #term=5807 #term/net=3.79, #fixedIo=660, #floatIo=0, #fixedPin=40, #floatPin=0
[12/19 12:11:43    334s] stdCell: 1494 single + 0 double + 0 multi
[12/19 12:11:43    334s] Total standard cell length = 9.5620 (mm), area = 0.0535 (mm^2)
[12/19 12:11:43    334s] Core basic site is CoreSite
[12/19 12:11:43    334s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:11:43    334s] Mark StBox On SiteArr starts
[12/19 12:11:43    334s] Mark StBox On SiteArr ends
[12/19 12:11:43    334s] Apply auto density screen in pre-place stage.
[12/19 12:11:43    334s] Auto density screen increases utilization from 0.042 to 0.042
[12/19 12:11:43    334s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1012.6M
[12/19 12:11:43    334s] Average module density = 0.042.
[12/19 12:11:43    334s] Density for the design = 0.042.
[12/19 12:11:43    334s]        = stdcell_area 17075 sites (53547 um^2) / alloc_area 404613 sites (1268866 um^2).
[12/19 12:11:43    334s] Pin Density = 0.01435.
[12/19 12:11:43    334s]             = total # of pins 5807 / total area 404613.
[12/19 12:11:43    334s] Initial padding reaches pin density 0.443 for top
[12/19 12:11:43    334s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 30750.000
[12/19 12:11:43    334s] Initial padding increases density from 0.042 to 0.051 for top
[12/19 12:11:43    334s] *Internal placement parameters: * | 14 | 0x000555
[12/19 12:11:43    334s] [adp] 0:1:0:1
[12/19 12:11:43    334s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:43    334s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:43    334s] Iteration  1: Total net bbox = 8.647e+04 (4.88e+04 3.77e+04)
[12/19 12:11:43    334s]               Est.  stn bbox = 1.579e+05 (9.18e+04 6.62e+04)
[12/19 12:11:43    334s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1014.6M
[12/19 12:11:43    334s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:44    334s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:44    334s] Iteration  2: Total net bbox = 8.122e+04 (4.62e+04 3.51e+04)
[12/19 12:11:44    334s]               Est.  stn bbox = 1.518e+05 (8.80e+04 6.38e+04)
[12/19 12:11:44    334s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1014.6M
[12/19 12:11:44    334s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:44    334s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:44    335s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:44    335s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:44    335s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:44    335s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:44    335s] Iteration  3: Total net bbox = 9.222e+04 (5.36e+04 3.86e+04)
[12/19 12:11:44    335s]               Est.  stn bbox = 1.635e+05 (9.57e+04 6.78e+04)
[12/19 12:11:44    335s]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 1014.6M
[12/19 12:11:44    335s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:45    335s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:45    335s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:45    336s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:45    336s] Iteration  4: Total net bbox = 9.424e+04 (5.46e+04 3.96e+04)
[12/19 12:11:45    336s]               Est.  stn bbox = 1.656e+05 (9.65e+04 6.91e+04)
[12/19 12:11:45    336s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1014.6M
[12/19 12:11:45    336s] Iteration  5: Total net bbox = 9.642e+04 (5.67e+04 3.97e+04)
[12/19 12:11:45    336s]               Est.  stn bbox = 1.678e+05 (9.87e+04 6.91e+04)
[12/19 12:11:45    336s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1014.6M
[12/19 12:11:45    336s] *** cost = 9.642e+04 (5.67e+04 3.97e+04) (cpu for global=0:00:01.9) real=0:00:02.0***
[12/19 12:11:45    336s] #spOpts: mergeVia=F 
[12/19 12:11:45    336s] Core basic site is CoreSite
[12/19 12:11:45    336s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:11:45    336s] Mark StBox On SiteArr starts
[12/19 12:11:45    336s] Mark StBox On SiteArr ends
[12/19 12:11:45    336s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1014.6MB).
[12/19 12:11:45    336s] *** Starting refinePlace (0:05:36 mem=1014.6M) ***
[12/19 12:11:45    336s] Total net bbox length = 9.642e+04 (5.674e+04 3.968e+04) (ext = 1.073e+04)
[12/19 12:11:45    336s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:11:45    336s] Starting refinePlace ...
[12/19 12:11:45    336s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:11:45    336s] Density distribution unevenness ratio = 78.516%
[12/19 12:11:45    336s]   Spread Effort: high, standalone mode, useDDP on.
[12/19 12:11:45    336s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1014.6MB) @(0:05:36 - 0:05:36).
[12/19 12:11:45    336s] Move report: preRPlace moves 1494 insts, mean move: 2.48 um, max move: 10.80 um
[12/19 12:11:45    336s] 	Max move on inst (g3889__8757): (380.07, 659.67) --> (385.28, 654.08)
[12/19 12:11:45    336s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: nr02d1
[12/19 12:11:45    336s] wireLenOptFixPriorityInst 0 inst fixed
[12/19 12:11:45    336s] Placement tweakage begins.
[12/19 12:11:45    336s] wire length = 1.686e+05
[12/19 12:11:45    336s] wire length = 1.618e+05
[12/19 12:11:45    336s] Placement tweakage ends.
[12/19 12:11:45    336s] Move report: tweak moves 583 insts, mean move: 10.45 um, max move: 48.16 um
[12/19 12:11:45    336s] 	Max move on inst (g3538__2900): (861.84, 396.48) --> (887.60, 418.88)
[12/19 12:11:45    336s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=1014.6MB) @(0:05:36 - 0:05:37).
[12/19 12:11:45    336s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:11:45    336s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1014.6MB) @(0:05:37 - 0:05:37).
[12/19 12:11:45    336s] Move report: Detail placement moves 1494 insts, mean move: 5.43 um, max move: 46.26 um
[12/19 12:11:45    336s] 	Max move on inst (g3538__2900): (863.75, 396.47) --> (887.60, 418.88)
[12/19 12:11:45    336s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1014.6MB
[12/19 12:11:45    336s] Statistics of distance of Instance movement in refine placement:
[12/19 12:11:45    336s]   maximum (X+Y) =        46.26 um
[12/19 12:11:45    336s]   inst (g3538__2900) with max move: (863.752, 396.472) -> (887.6, 418.88)
[12/19 12:11:45    336s]   mean    (X+Y) =         5.43 um
[12/19 12:11:45    336s] Total instances flipped for WireLenOpt: 132
[12/19 12:11:45    336s] Summary Report:
[12/19 12:11:45    336s] Instances move: 1494 (out of 1494 movable)
[12/19 12:11:45    336s] Instances flipped: 0
[12/19 12:11:45    336s] Mean displacement: 5.43 um
[12/19 12:11:45    336s] Max displacement: 46.26 um (Instance: g3538__2900) (863.752, 396.472) -> (887.6, 418.88)
[12/19 12:11:45    336s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: nd04d1
[12/19 12:11:45    336s] Total instances moved : 1494
[12/19 12:11:45    336s] Total net bbox length = 9.556e+04 (5.405e+04 4.151e+04) (ext = 1.070e+04)
[12/19 12:11:45    336s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1014.6MB
[12/19 12:11:45    336s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1014.6MB) @(0:05:36 - 0:05:37).
[12/19 12:11:45    336s] *** Finished refinePlace (0:05:37 mem=1014.6M) ***
[12/19 12:11:45    336s] *** End of Placement (cpu=0:00:02.3, real=0:00:02.0, mem=1014.6M) ***
[12/19 12:11:45    336s] #spOpts: mergeVia=F 
[12/19 12:11:45    336s] Core basic site is CoreSite
[12/19 12:11:45    336s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:11:45    336s] Mark StBox On SiteArr starts
[12/19 12:11:45    336s] Mark StBox On SiteArr ends
[12/19 12:11:45    336s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:11:45    336s] Density distribution unevenness ratio = 78.283%
[12/19 12:11:45    336s] Starting IO pin assignment...
[12/19 12:11:45    336s] <CMD> setDelayCalMode -engine aae
[12/19 12:11:45    336s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/19 12:11:45    336s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/19 12:11:45    336s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 12:11:45    336s] <CMD> setPlaceMode -reset -improveWithPsp
[12/19 12:11:45    336s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/19 12:11:45    336s] <CMD> getPlaceMode -congRepair -quiet
[12/19 12:11:45    336s] <CMD> getPlaceMode -fp -quiet
[12/19 12:11:45    336s] <CMD> getPlaceMode -congEffort -quiet
[12/19 12:11:45    336s] <CMD> getPlaceMode -nrgrAware -quiet
[12/19 12:11:45    336s] <CMD> getPlaceMode -fp -quiet
[12/19 12:11:45    336s] <CMD> getPlaceMode -congEffort -quiet
[12/19 12:11:45    336s] <CMD> getPlaceMode -enableCongRepairV3 -quiet
[12/19 12:11:45    336s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/19 12:11:45    336s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/19 12:11:45    336s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/19 12:11:45    336s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/19 12:11:45    336s] <CMD> getPlaceMode -quiet -congEffort
[12/19 12:11:45    336s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/19 12:11:45    336s] <CMD> getDesignMode -quiet -congEffort
[12/19 12:11:45    336s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/19 12:11:45    336s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/19 12:11:45    336s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/19 12:11:45    336s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/19 12:11:45    336s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 12:11:45    336s] *** Finishing placeDesign concurrent flow ***
[12/19 12:11:45    336s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 2, mem = 1012.6M **
[12/19 12:11:45    336s] <CMD> setPlaceMode -quiet -clusterMode auto
[12/19 12:11:45    336s] <CMD> getPlaceMode -trimView -quiet
[12/19 12:11:45    336s] <CMD> getOptMode -quiet -viewOptPolishing
[12/19 12:11:45    336s] <CMD> getOptMode -quiet -fastViewOpt
[12/19 12:11:45    336s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/19 12:11:45    336s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/19 12:11:45    336s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:11:45    336s] <CMD> setExtractRCMode -engine preRoute
[12/19 12:11:45    336s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/19 12:11:45    336s] <CMD> setPlaceMode -ignoreScan false -quiet
[12/19 12:11:45    336s] <CMD> setPlaceMode -reset -repairPlace
[12/19 12:11:45    336s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/19 12:11:45    336s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:11:45    336s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 12:11:45    336s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/19 12:11:45    336s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/19 12:11:45    336s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 12:11:45    336s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/19 12:11:45    336s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/19 12:11:45    336s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 12:11:45    336s] <CMD> getPlaceMode -fp -quiet
[12/19 12:11:45    336s] <CMD> getPlaceMode -fastfp -quiet
[12/19 12:11:45    336s] <CMD> getPlaceMode -doRPlace -quiet
[12/19 12:11:45    336s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[12/19 12:11:45    336s] <CMD> remove_rf_constraint
[12/19 12:11:45    336s] <CMD> getPlaceMode -quickCTS -quiet
[12/19 12:11:45    336s] <CMD> set spgFlowInInitialPlace 0
[12/19 12:11:45    336s] <CMD> getPlaceMode -user -maxRouteLayer
[12/19 12:11:45    336s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/19 12:11:45    336s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/19 12:11:45    336s] <CMD> getDesignMode -quiet -flowEffort
[12/19 12:11:45    336s] <CMD> report_message -end_cmd
[12/19 12:11:45    336s] *** Message Summary: 0 warning(s), 0 error(s)
[12/19 12:11:45    336s] 
[12/19 12:11:45    336s] <CMD> um::create_snapshot -name final -auto min
[12/19 12:11:45    336s] <CMD> um::pop_snapshot_stack
[12/19 12:11:45    336s] <CMD> um::create_snapshot -name place_design
[12/19 12:11:45    336s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:11:47    336s] <CMD> setPlaceMode -fp false
[12/19 12:11:47    336s] <CMD> report_message -start_cmd
[12/19 12:11:47    336s] <CMD> getTrialRouteMode -maxRouteLayer -quiet
[12/19 12:11:47    336s] <CMD> getTrialRouteMode -user -maxRouteLayer
[12/19 12:11:47    336s] <CMD> getPlaceMode -user -maxRouteLayer
[12/19 12:11:47    336s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/19 12:11:47    336s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/19 12:11:47    336s] <CMD> getPlaceMode -ignoreScan -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -user -ignoreScan
[12/19 12:11:47    336s] <CMD> getPlaceMode -repairPlace -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -user -repairPlace
[12/19 12:11:47    336s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/19 12:11:47    336s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/19 12:11:47    336s] <CMD> um::push_snapshot_stack
[12/19 12:11:47    336s] <CMD> getDesignMode -quiet -flowEffort
[12/19 12:11:47    336s] <CMD> getDesignMode -highSpeedCore -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -quiet -adaptive
[12/19 12:11:47    336s] <CMD> set spgFlowInInitialPlace 1
[12/19 12:11:47    336s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -softGuide -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 12:11:47    336s] <CMD> getPlaceMode -sdpPlace -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -sdpPlace -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/19 12:11:47    336s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/19 12:11:47    336s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/19 12:11:47    336s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 544, percentage of missing scan cell = 0.00% (0 / 544)
[12/19 12:11:47    336s] <CMD> getPlaceMode -place_check_library -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -trimView -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/19 12:11:47    336s] <CMD> getPlaceMode -congEffort -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/19 12:11:47    336s] <CMD> getPlaceMode -ignoreScan -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -user -ignoreScan
[12/19 12:11:47    336s] <CMD> getPlaceMode -repairPlace -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -user -repairPlace
[12/19 12:11:47    336s] <CMD> getPlaceMode -congEffort -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -fp -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -user -timingDriven
[12/19 12:11:47    336s] <CMD> getPlaceMode -fastFp -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -clusterMode -quiet
[12/19 12:11:47    336s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/19 12:11:47    336s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/19 12:11:47    336s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -forceTiming -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -fp -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -fastfp -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -fp -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -fastfp -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -powerDriven -quiet
[12/19 12:11:47    336s] <CMD> getExtractRCMode -quiet -engine
[12/19 12:11:47    336s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/19 12:11:47    336s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/19 12:11:47    336s] <CMD> getAnalysisMode -quiet -cppr
[12/19 12:11:47    336s] <CMD> setExtractRCMode -engine preRoute
[12/19 12:11:47    336s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/19 12:11:47    336s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:11:47    336s] <CMD_INTERNAL> isAnalysisModeSetup
[12/19 12:11:47    336s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:11:47    336s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/19 12:11:47    336s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/19 12:11:47    336s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/19 12:11:47    336s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/19 12:11:47    336s] <CMD> setPlaceMode -ignoreScan 0
[12/19 12:11:47    336s] <CMD> setPlaceMode -quiet -clusterMode false
[12/19 12:11:47    336s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/19 12:11:47    336s] *** Starting placeDesign concurrent flow ***
[12/19 12:11:47    336s] <CMD> getPlaceMode -forceTiming -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -fp -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -fastfp -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -user -useNP
[12/19 12:11:47    336s] <CMD> getPlaceMode -useNP -quiet
[12/19 12:11:47    336s] <CMD> getPlaceMode -user -WLHigheffort
[12/19 12:11:47    336s] <CMD> getPlaceMode -WLHigheffort -quiet
[12/19 12:11:47    336s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/19 12:11:47    336s] Deleted 0 physical inst  (cell - / prefix -).
[12/19 12:11:47    336s] *** Starting "NanoPlace(TM) placement v#10 (mem=1012.6M)" ...
[12/19 12:11:47    336s] <CMD> setDelayCalMode -engine feDc
[12/19 12:11:47    336s] No user setting net weight.
[12/19 12:11:47    336s] Options: pinGuide congEffort=medium gpeffort=medium 
[12/19 12:11:47    336s] #std cell=1494 (0 fixed + 1494 movable) #block=0 (0 floating + 0 preplaced)
[12/19 12:11:47    336s] #ioInst=660 #net=1534 #term=5807 #term/net=3.79, #fixedIo=660, #floatIo=0, #fixedPin=40, #floatPin=0
[12/19 12:11:47    336s] stdCell: 1494 single + 0 double + 0 multi
[12/19 12:11:47    336s] Total standard cell length = 9.5620 (mm), area = 0.0535 (mm^2)
[12/19 12:11:47    336s] Core basic site is CoreSite
[12/19 12:11:47    336s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:11:47    336s] Mark StBox On SiteArr starts
[12/19 12:11:47    336s] Mark StBox On SiteArr ends
[12/19 12:11:47    336s] Apply auto density screen in pre-place stage.
[12/19 12:11:47    336s] Auto density screen increases utilization from 0.042 to 0.042
[12/19 12:11:47    336s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1012.6M
[12/19 12:11:47    336s] Average module density = 0.042.
[12/19 12:11:47    336s] Density for the design = 0.042.
[12/19 12:11:47    336s]        = stdcell_area 17075 sites (53547 um^2) / alloc_area 404613 sites (1268866 um^2).
[12/19 12:11:47    336s] Pin Density = 0.01435.
[12/19 12:11:47    336s]             = total # of pins 5807 / total area 404613.
[12/19 12:11:47    336s] Initial padding reaches pin density 0.443 for top
[12/19 12:11:47    336s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 30750.000
[12/19 12:11:47    336s] Initial padding increases density from 0.042 to 0.051 for top
[12/19 12:11:47    336s] *Internal placement parameters: * | 14 | 0x000555
[12/19 12:11:47    336s] [adp] 0:1:0:1
[12/19 12:11:47    336s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:47    336s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:47    337s] Iteration  1: Total net bbox = 8.616e+04 (4.75e+04 3.86e+04)
[12/19 12:11:47    337s]               Est.  stn bbox = 1.559e+05 (8.80e+04 6.79e+04)
[12/19 12:11:47    337s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1014.6M
[12/19 12:11:47    337s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:47    337s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:47    337s] Iteration  2: Total net bbox = 7.990e+04 (4.46e+04 3.53e+04)
[12/19 12:11:47    337s]               Est.  stn bbox = 1.489e+05 (8.45e+04 6.44e+04)
[12/19 12:11:47    337s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1014.6M
[12/19 12:11:47    337s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:47    337s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:47    337s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:48    337s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:48    337s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:48    337s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:48    338s] Iteration  3: Total net bbox = 8.994e+04 (5.12e+04 3.88e+04)
[12/19 12:11:48    338s]               Est.  stn bbox = 1.592e+05 (9.14e+04 6.78e+04)
[12/19 12:11:48    338s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1014.6M
[12/19 12:11:48    338s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:48    338s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:48    338s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:49    338s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[12/19 12:11:49    338s] Iteration  4: Total net bbox = 9.263e+04 (5.27e+04 3.99e+04)
[12/19 12:11:49    338s]               Est.  stn bbox = 1.617e+05 (9.27e+04 6.90e+04)
[12/19 12:11:49    338s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1014.6M
[12/19 12:11:49    338s] Iteration  5: Total net bbox = 9.511e+04 (5.51e+04 4.00e+04)
[12/19 12:11:49    338s]               Est.  stn bbox = 1.642e+05 (9.51e+04 6.91e+04)
[12/19 12:11:49    338s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1014.6M
[12/19 12:11:49    338s] *** cost = 9.511e+04 (5.51e+04 4.00e+04) (cpu for global=0:00:01.9) real=0:00:02.0***
[12/19 12:11:49    338s] #spOpts: mergeVia=F 
[12/19 12:11:49    338s] Core basic site is CoreSite
[12/19 12:11:49    338s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:11:49    338s] Mark StBox On SiteArr starts
[12/19 12:11:49    338s] Mark StBox On SiteArr ends
[12/19 12:11:49    338s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1014.6MB).
[12/19 12:11:49    338s] *** Starting refinePlace (0:05:39 mem=1014.6M) ***
[12/19 12:11:49    338s] Total net bbox length = 9.511e+04 (5.512e+04 3.998e+04) (ext = 1.141e+04)
[12/19 12:11:49    338s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:11:49    338s] Starting refinePlace ...
[12/19 12:11:49    338s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:11:49    338s] Density distribution unevenness ratio = 80.964%
[12/19 12:11:49    338s]   Spread Effort: high, standalone mode, useDDP on.
[12/19 12:11:49    338s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1014.6MB) @(0:05:39 - 0:05:39).
[12/19 12:11:49    338s] Move report: preRPlace moves 1494 insts, mean move: 2.51 um, max move: 11.20 um
[12/19 12:11:49    338s] 	Max move on inst (g3344__2391): (424.81, 873.37) --> (418.32, 878.08)
[12/19 12:11:49    338s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: mx02d1
[12/19 12:11:49    338s] wireLenOptFixPriorityInst 0 inst fixed
[12/19 12:11:49    338s] Placement tweakage begins.
[12/19 12:11:49    338s] wire length = 1.640e+05
[12/19 12:11:49    339s] wire length = 1.575e+05
[12/19 12:11:49    339s] Placement tweakage ends.
[12/19 12:11:49    339s] Move report: tweak moves 591 insts, mean move: 10.67 um, max move: 42.00 um
[12/19 12:11:49    339s] 	Max move on inst (g3775__2900): (518.56, 402.08) --> (482.16, 396.48)
[12/19 12:11:49    339s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=1014.6MB) @(0:05:39 - 0:05:39).
[12/19 12:11:49    339s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:11:49    339s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1014.6MB) @(0:05:39 - 0:05:39).
[12/19 12:11:49    339s] Move report: Detail placement moves 1494 insts, mean move: 5.53 um, max move: 39.92 um
[12/19 12:11:49    339s] 	Max move on inst (g3775__2900): (517.50, 401.06) --> (482.16, 396.48)
[12/19 12:11:49    339s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1014.6MB
[12/19 12:11:49    339s] Statistics of distance of Instance movement in refine placement:
[12/19 12:11:49    339s]   maximum (X+Y) =        39.92 um
[12/19 12:11:49    339s]   inst (g3775__2900) with max move: (517.501, 401.06) -> (482.16, 396.48)
[12/19 12:11:49    339s]   mean    (X+Y) =         5.53 um
[12/19 12:11:49    339s] Total instances flipped for WireLenOpt: 96
[12/19 12:11:49    339s] Summary Report:
[12/19 12:11:49    339s] Instances move: 1494 (out of 1494 movable)
[12/19 12:11:49    339s] Instances flipped: 0
[12/19 12:11:49    339s] Mean displacement: 5.53 um
[12/19 12:11:49    339s] Max displacement: 39.92 um (Instance: g3775__2900) (517.501, 401.06) -> (482.16, 396.48)
[12/19 12:11:49    339s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: aoi22d1
[12/19 12:11:49    339s] Total instances moved : 1494
[12/19 12:11:49    339s] Total net bbox length = 9.350e+04 (5.197e+04 4.152e+04) (ext = 1.133e+04)
[12/19 12:11:49    339s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1014.6MB
[12/19 12:11:49    339s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1014.6MB) @(0:05:39 - 0:05:39).
[12/19 12:11:49    339s] *** Finished refinePlace (0:05:39 mem=1014.6M) ***
[12/19 12:11:49    339s] *** End of Placement (cpu=0:00:02.3, real=0:00:02.0, mem=1014.6M) ***
[12/19 12:11:49    339s] #spOpts: mergeVia=F 
[12/19 12:11:49    339s] Core basic site is CoreSite
[12/19 12:11:49    339s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:11:49    339s] Mark StBox On SiteArr starts
[12/19 12:11:49    339s] Mark StBox On SiteArr ends
[12/19 12:11:49    339s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:11:49    339s] Density distribution unevenness ratio = 80.572%
[12/19 12:11:49    339s] Starting IO pin assignment...
[12/19 12:11:49    339s] <CMD> setDelayCalMode -engine aae
[12/19 12:11:49    339s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/19 12:11:49    339s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/19 12:11:49    339s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 12:11:49    339s] <CMD> setPlaceMode -reset -improveWithPsp
[12/19 12:11:49    339s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/19 12:11:49    339s] <CMD> getPlaceMode -congRepair -quiet
[12/19 12:11:49    339s] <CMD> getPlaceMode -fp -quiet
[12/19 12:11:49    339s] <CMD> getPlaceMode -congEffort -quiet
[12/19 12:11:49    339s] <CMD> getPlaceMode -nrgrAware -quiet
[12/19 12:11:49    339s] <CMD> getPlaceMode -fp -quiet
[12/19 12:11:49    339s] <CMD> getPlaceMode -congEffort -quiet
[12/19 12:11:49    339s] <CMD> getPlaceMode -enableCongRepairV3 -quiet
[12/19 12:11:49    339s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/19 12:11:49    339s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/19 12:11:49    339s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/19 12:11:49    339s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/19 12:11:49    339s] <CMD> getPlaceMode -quiet -congEffort
[12/19 12:11:49    339s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/19 12:11:49    339s] <CMD> getDesignMode -quiet -congEffort
[12/19 12:11:49    339s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/19 12:11:49    339s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/19 12:11:49    339s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/19 12:11:49    339s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/19 12:11:49    339s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 12:11:49    339s] *** Finishing placeDesign concurrent flow ***
[12/19 12:11:49    339s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 2, mem = 1012.6M **
[12/19 12:11:49    339s] <CMD> setPlaceMode -quiet -clusterMode auto
[12/19 12:11:49    339s] <CMD> getPlaceMode -trimView -quiet
[12/19 12:11:49    339s] <CMD> getOptMode -quiet -viewOptPolishing
[12/19 12:11:49    339s] <CMD> getOptMode -quiet -fastViewOpt
[12/19 12:11:49    339s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/19 12:11:49    339s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/19 12:11:49    339s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:11:49    339s] <CMD> setExtractRCMode -engine preRoute
[12/19 12:11:49    339s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/19 12:11:49    339s] <CMD> setPlaceMode -ignoreScan false -quiet
[12/19 12:11:49    339s] <CMD> setPlaceMode -reset -repairPlace
[12/19 12:11:49    339s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/19 12:11:49    339s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:11:49    339s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 12:11:49    339s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/19 12:11:49    339s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/19 12:11:49    339s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 12:11:49    339s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/19 12:11:49    339s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/19 12:11:49    339s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 12:11:49    339s] <CMD> getPlaceMode -fp -quiet
[12/19 12:11:49    339s] <CMD> getPlaceMode -fastfp -quiet
[12/19 12:11:49    339s] <CMD> getPlaceMode -doRPlace -quiet
[12/19 12:11:49    339s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[12/19 12:11:49    339s] <CMD> remove_rf_constraint
[12/19 12:11:49    339s] <CMD> getPlaceMode -quickCTS -quiet
[12/19 12:11:49    339s] <CMD> set spgFlowInInitialPlace 0
[12/19 12:11:49    339s] <CMD> getPlaceMode -user -maxRouteLayer
[12/19 12:11:49    339s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/19 12:11:49    339s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/19 12:11:49    339s] <CMD> getDesignMode -quiet -flowEffort
[12/19 12:11:49    339s] <CMD> report_message -end_cmd
[12/19 12:11:49    339s] *** Message Summary: 0 warning(s), 0 error(s)
[12/19 12:11:49    339s] 
[12/19 12:11:49    339s] <CMD> um::create_snapshot -name final -auto min
[12/19 12:11:49    339s] <CMD> um::pop_snapshot_stack
[12/19 12:11:49    339s] <CMD> um::create_snapshot -name place_design
[12/19 12:11:49    339s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:12:52    344s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 12:12:52    344s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 12:12:52    344s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/19 12:13:35    348s] <CMD> getCTSMode -engine -quiet
[12/19 12:13:58    350s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[12/19 12:13:58    350s] <CMD> sroute -connect { corePin } -layerChangeRange { M1(1) TOP_M(4) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { M1(1) TOP_M(4) } -nets { 1VDD 1VSS 2VDD 2VSS 3VDD 3VSS 4VDD 4VSS } -allowLayerChange 1 -targetViaLayerRange { M1(1) TOP_M(4) }
[12/19 12:13:58    350s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/19 12:13:58    350s] *** Begin SPECIAL ROUTE on Tue Dec 19 12:13:58 2023 ***
[12/19 12:13:58    350s] SPECIAL ROUTE ran on directory: /home/vlsi6/Desktop/kumar_dicd/single_port_sync_ram/pd
[12/19 12:13:58    350s] SPECIAL ROUTE ran on machine: cadence6 (Linux 3.10.0-1160.105.1.el7.x86_64 Xeon 2.62Ghz)
[12/19 12:13:58    350s] 
[12/19 12:13:58    350s] Begin option processing ...
[12/19 12:13:58    350s] srouteConnectPowerBump set to false
[12/19 12:13:58    350s] routeSelectNet set to "1VDD 1VSS 2VDD 2VSS 3VDD 3VSS 4VDD 4VSS"
[12/19 12:13:58    350s] routeSpecial set to true
[12/19 12:13:58    350s] srouteBottomLayerLimit set to 1
[12/19 12:13:58    350s] srouteBottomTargetLayerLimit set to 1
[12/19 12:13:58    350s] srouteConnectBlockPin set to false
[12/19 12:13:58    350s] srouteConnectConverterPin set to false
[12/19 12:13:58    350s] srouteConnectPadPin set to false
[12/19 12:13:58    350s] srouteConnectStripe set to false
[12/19 12:13:58    350s] srouteCrossoverViaBottomLayer set to 1
[12/19 12:13:58    350s] srouteCrossoverViaTopLayer set to 4
[12/19 12:13:58    350s] srouteFollowCorePinEnd set to 3
[12/19 12:13:58    350s] srouteFollowPadPin set to false
[12/19 12:13:58    350s] srouteJogControl set to "preferWithChanges differentLayer"
[12/19 12:13:58    350s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[12/19 12:13:58    350s] sroutePadPinAllPorts set to true
[12/19 12:13:58    350s] sroutePreserveExistingRoutes set to true
[12/19 12:13:58    350s] srouteRoutePowerBarPortOnBothDir set to true
[12/19 12:13:58    350s] srouteStopBlockPin set to "nearestTarget"
[12/19 12:13:58    350s] srouteTopLayerLimit set to 4
[12/19 12:13:58    350s] srouteTopTargetLayerLimit set to 4
[12/19 12:13:58    350s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1812.00 megs.
[12/19 12:13:58    350s] 
[12/19 12:13:58    350s] Reading DB technology information...
[12/19 12:13:58    350s] Finished reading DB technology information.
[12/19 12:13:58    350s] Reading floorplan and netlist information...
[12/19 12:13:58    350s] Finished reading floorplan and netlist information.
[12/19 12:13:58    350s] Read in 8 layers, 4 routing layers, 1 overlap layer
[12/19 12:13:58    350s] Read in 1084 macros, 22 used
[12/19 12:13:58    350s] Read in 2154 components
[12/19 12:13:58    350s]   1494 core components: 0 unplaced, 1494 placed, 0 fixed
[12/19 12:13:58    350s]   656 pad components: 0 unplaced, 600 placed, 56 fixed
[12/19 12:13:58    350s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[12/19 12:13:58    350s] Read in 40 logical pins
[12/19 12:13:58    350s] Read in 40 nets
[12/19 12:13:58    350s] Read in 16 special nets, 8 routed
[12/19 12:13:58    350s] Read in 3212 terminals
[12/19 12:13:58    350s] 8 nets selected.
[12/19 12:13:58    350s] 
[12/19 12:13:58    350s] Begin power routing ...
[12/19 12:13:58    350s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net 1VDD.
[12/19 12:13:58    350s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[12/19 12:13:58    350s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net 2VDD.
[12/19 12:13:58    350s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[12/19 12:13:58    350s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net 3VDD.
[12/19 12:13:58    350s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[12/19 12:13:58    350s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net 1VSS.
[12/19 12:13:58    350s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[12/19 12:13:58    350s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net 2VSS.
[12/19 12:13:58    350s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[12/19 12:13:58    350s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net 3VSS.
[12/19 12:13:58    350s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[12/19 12:13:58    350s] CPU time for FollowPin 0 seconds
[12/19 12:13:58    350s] CPU time for FollowPin 0 seconds
[12/19 12:13:59    350s]   Number of Core ports routed: 404
[12/19 12:13:59    350s]   Number of Followpin connections: 202
[12/19 12:13:59    350s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 1818.00 megs.
[12/19 12:13:59    350s] 
[12/19 12:13:59    350s] 
[12/19 12:13:59    350s] 
[12/19 12:13:59    350s]  Begin updating DB with routing results ...
[12/19 12:13:59    350s]  Updating DB with 4 via definition ...
[12/19 12:13:59    350s] 
sroute post-processing starts at Tue Dec 19 12:13:59 2023
The viaGen is rebuilding shadow vias for net 4VSS.
[12/19 12:13:59    350s] sroute post-processing ends at Tue Dec 19 12:13:59 2023
sroute created 630 wires.
[12/19 12:13:59    350s] ViaGen created 1196 vias, deleted 0 via to avoid violation.
[12/19 12:13:59    350s] +--------+----------------+----------------+
[12/19 12:13:59    350s] |  Layer |     Created    |     Deleted    |
[12/19 12:13:59    350s] +--------+----------------+----------------+
[12/19 12:13:59    350s] |   M1   |       626      |       NA       |
[12/19 12:13:59    350s] |   V2   |       408      |        0       |
[12/19 12:13:59    350s] |   M2   |        4       |       NA       |
[12/19 12:13:59    350s] |   V3   |       400      |        0       |
[12/19 12:13:59    350s] |  TOP_V |       388      |        0       |
[12/19 12:13:59    350s] +--------+----------------+----------------+
[12/19 12:14:00    350s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[12/19 12:14:00    350s] <CMD> sroute -connect { corePin } -layerChangeRange { M1(1) TOP_M(4) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { M1(1) TOP_M(4) } -nets { 1VDD 1VSS 2VDD 2VSS 3VDD 3VSS 4VDD 4VSS } -allowLayerChange 1 -targetViaLayerRange { M1(1) TOP_M(4) }
[12/19 12:14:00    350s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/19 12:14:00    350s] *** Begin SPECIAL ROUTE on Tue Dec 19 12:14:00 2023 ***
[12/19 12:14:00    350s] SPECIAL ROUTE ran on directory: /home/vlsi6/Desktop/kumar_dicd/single_port_sync_ram/pd
[12/19 12:14:00    350s] SPECIAL ROUTE ran on machine: cadence6 (Linux 3.10.0-1160.105.1.el7.x86_64 Xeon 2.79Ghz)
[12/19 12:14:00    350s] 
[12/19 12:14:00    350s] Begin option processing ...
[12/19 12:14:00    350s] srouteConnectPowerBump set to false
[12/19 12:14:00    350s] routeSelectNet set to "1VDD 1VSS 2VDD 2VSS 3VDD 3VSS 4VDD 4VSS"
[12/19 12:14:00    350s] routeSpecial set to true
[12/19 12:14:00    350s] srouteBottomLayerLimit set to 1
[12/19 12:14:00    350s] srouteBottomTargetLayerLimit set to 1
[12/19 12:14:00    350s] srouteConnectBlockPin set to false
[12/19 12:14:00    350s] srouteConnectConverterPin set to false
[12/19 12:14:00    350s] srouteConnectPadPin set to false
[12/19 12:14:00    350s] srouteConnectStripe set to false
[12/19 12:14:00    350s] srouteCrossoverViaBottomLayer set to 1
[12/19 12:14:00    350s] srouteCrossoverViaTopLayer set to 4
[12/19 12:14:00    350s] srouteFollowCorePinEnd set to 3
[12/19 12:14:00    350s] srouteFollowPadPin set to false
[12/19 12:14:00    350s] srouteJogControl set to "preferWithChanges differentLayer"
[12/19 12:14:00    350s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[12/19 12:14:00    350s] sroutePadPinAllPorts set to true
[12/19 12:14:00    350s] sroutePreserveExistingRoutes set to true
[12/19 12:14:00    350s] srouteRoutePowerBarPortOnBothDir set to true
[12/19 12:14:00    350s] srouteStopBlockPin set to "nearestTarget"
[12/19 12:14:00    350s] srouteTopLayerLimit set to 4
[12/19 12:14:00    350s] srouteTopTargetLayerLimit set to 4
[12/19 12:14:00    350s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1818.00 megs.
[12/19 12:14:00    350s] 
[12/19 12:14:00    350s] Reading DB technology information...
[12/19 12:14:00    350s] Finished reading DB technology information.
[12/19 12:14:00    350s] Reading floorplan and netlist information...
[12/19 12:14:00    350s] Finished reading floorplan and netlist information.
[12/19 12:14:00    350s] Read in 8 layers, 4 routing layers, 1 overlap layer
[12/19 12:14:00    350s] Read in 1084 macros, 22 used
[12/19 12:14:00    350s] Read in 2154 components
[12/19 12:14:00    350s]   1494 core components: 0 unplaced, 1494 placed, 0 fixed
[12/19 12:14:00    350s]   656 pad components: 0 unplaced, 600 placed, 56 fixed
[12/19 12:14:00    350s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[12/19 12:14:00    350s] Read in 40 logical pins
[12/19 12:14:00    350s] Read in 40 nets
[12/19 12:14:00    350s] Read in 16 special nets, 8 routed
[12/19 12:14:00    350s] Read in 3212 terminals
[12/19 12:14:00    350s] 8 nets selected.
[12/19 12:14:00    350s] 
[12/19 12:14:00    350s] Begin power routing ...
[12/19 12:14:00    350s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net 1VDD.
[12/19 12:14:00    350s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[12/19 12:14:00    350s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net 2VDD.
[12/19 12:14:00    350s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[12/19 12:14:00    350s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net 3VDD.
[12/19 12:14:00    350s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[12/19 12:14:00    350s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net 1VSS.
[12/19 12:14:00    350s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[12/19 12:14:00    350s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net 2VSS.
[12/19 12:14:00    350s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[12/19 12:14:00    350s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net 3VSS.
[12/19 12:14:00    350s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[12/19 12:14:00    350s] CPU time for FollowPin 0 seconds
[12/19 12:14:00    350s] CPU time for FollowPin 0 seconds
[12/19 12:14:00    350s]   Number of Core ports routed: 0
[12/19 12:14:00    350s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1819.00 megs.
[12/19 12:14:00    350s] 
[12/19 12:14:00    350s] 
[12/19 12:14:00    350s] 
[12/19 12:14:00    350s]  Begin updating DB with routing results ...
[12/19 12:14:00    350s]  Updating DB with 0 via definition ...
[12/19 12:14:00    350s] sroute created 0 wire.
[12/19 12:14:00    350s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/19 12:14:01    350s] <CMD> pan -566.086 -1.220
[12/19 12:14:05    351s] <CMD> pan -12.189 0.051
[12/19 12:14:15    352s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 12:14:15    352s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 12:14:15    352s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/19 12:14:15    352s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 12:14:15    352s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 12:14:15    352s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/19 12:14:41    353s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[12/19 12:14:41    353s] <CMD> setEndCapMode -reset
[12/19 12:14:41    353s] <CMD> setEndCapMode -boundary_tap false
[12/19 12:14:41    353s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 12:14:41    353s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 12:14:41    353s] **WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 12:14:41    353s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 12:14:41    353s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 12:14:41    353s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 12:14:41    353s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {dl04d1 bufbd7 buffd2 dl03d1 bufbdf buffda dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 buffd3 bufbda bufbdk buffd4 dl04d4 dl02d4 bufbd4 dl01d2 bufbd3 bufbd1 dl01d1 buffd7 bufbd2 buffd1 dl03d2 inv0d2 invbda inv0da invbdk inv0d1 inv0d7 invbd4 invbd2 inv0d0 invbd7 invbdf inv0d4} -maxAllowedDelay 1
[12/19 12:14:41    354s] <CMD> setPlaceMode -reset
[12/19 12:14:41    354s] <CMD> setPlaceMode -congEffort medium -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 1 -ignoreScan 0 -reorderScan 0 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[12/19 12:14:41    354s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 12:14:43    354s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[12/19 12:14:43    354s] <CMD> setEndCapMode -reset
[12/19 12:14:43    354s] <CMD> setEndCapMode -boundary_tap false
[12/19 12:14:43    354s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 12:14:43    354s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 12:14:43    354s] **WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 12:14:43    354s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 12:14:43    354s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 12:14:43    354s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 12:14:43    354s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {dl04d1 bufbd7 buffd2 dl03d1 bufbdf buffda dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 buffd3 bufbda bufbdk buffd4 dl04d4 dl02d4 bufbd4 dl01d2 bufbd3 bufbd1 dl01d1 buffd7 bufbd2 buffd1 dl03d2 inv0d2 invbda inv0da invbdk inv0d1 inv0d7 invbd4 invbd2 inv0d0 invbd7 invbdf inv0d4} -maxAllowedDelay 1
[12/19 12:14:43    354s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 12:14:44    354s] <CMD> setPlaceMode -fp false
[12/19 12:14:44    354s] <CMD> report_message -start_cmd
[12/19 12:14:44    354s] <CMD> getTrialRouteMode -maxRouteLayer -quiet
[12/19 12:14:44    354s] <CMD> getTrialRouteMode -user -maxRouteLayer
[12/19 12:14:44    354s] <CMD> getPlaceMode -user -maxRouteLayer
[12/19 12:14:44    354s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/19 12:14:44    354s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -adaptive -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/19 12:14:44    354s] <CMD> getPlaceMode -ignoreScan -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -user -ignoreScan
[12/19 12:14:44    354s] <CMD> getPlaceMode -repairPlace -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -user -repairPlace
[12/19 12:14:44    354s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/19 12:14:44    354s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/19 12:14:44    354s] <CMD> um::push_snapshot_stack
[12/19 12:14:44    354s] <CMD> getDesignMode -quiet -flowEffort
[12/19 12:14:44    354s] <CMD> getDesignMode -highSpeedCore -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -quiet -adaptive
[12/19 12:14:44    354s] <CMD> set spgFlowInInitialPlace 1
[12/19 12:14:44    354s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -softGuide -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 12:14:44    354s] <CMD> getPlaceMode -sdpPlace -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -sdpPlace -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/19 12:14:44    354s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/19 12:14:44    354s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/19 12:14:44    354s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 544, percentage of missing scan cell = 0.00% (0 / 544)
[12/19 12:14:44    354s] <CMD> getPlaceMode -place_check_library -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -trimView -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/19 12:14:44    354s] <CMD> getPlaceMode -congEffort -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/19 12:14:44    354s] <CMD> getPlaceMode -ignoreScan -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -user -ignoreScan
[12/19 12:14:44    354s] <CMD> getPlaceMode -repairPlace -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -user -repairPlace
[12/19 12:14:44    354s] <CMD> getPlaceMode -congEffort -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -fp -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -user -timingDriven
[12/19 12:14:44    354s] <CMD> getPlaceMode -fastFp -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -clusterMode -quiet
[12/19 12:14:44    354s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/19 12:14:44    354s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/19 12:14:44    354s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -forceTiming -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -fp -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -fastfp -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -fp -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -fastfp -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -powerDriven -quiet
[12/19 12:14:44    354s] <CMD> getExtractRCMode -quiet -engine
[12/19 12:14:44    354s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/19 12:14:44    354s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/19 12:14:44    354s] <CMD> getAnalysisMode -quiet -cppr
[12/19 12:14:44    354s] <CMD> setExtractRCMode -engine preRoute
[12/19 12:14:44    354s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/19 12:14:44    354s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:14:44    354s] <CMD_INTERNAL> isAnalysisModeSetup
[12/19 12:14:44    354s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:14:44    354s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/19 12:14:44    354s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/19 12:14:44    354s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 12:14:44    354s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/19 12:14:44    354s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/19 12:14:44    354s] <CMD> setPlaceMode -powerDriven 1
[12/19 12:14:44    354s] <CMD> setPlaceMode -ignoreScan 0
[12/19 12:14:44    354s] <CMD> setPlaceMode -quiet -clusterMode false
[12/19 12:14:44    354s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/19 12:14:44    354s] *** Starting placeDesign concurrent flow ***
[12/19 12:14:44    354s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/19 12:14:44    354s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/19 12:14:44    354s] **INFO: Enable pre-place timing setting for timing analysis
[12/19 12:14:44    354s] Set Using Default Delay Limit as 101.
[12/19 12:14:44    354s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/19 12:14:44    354s] <CMD> set delaycal_use_default_delay_limit 101
[12/19 12:14:44    354s] Set Default Net Delay as 0 ps.
[12/19 12:14:44    354s] <CMD> set delaycal_default_net_delay 0
[12/19 12:14:44    354s] Set Default Net Load as 0 pF. 
[12/19 12:14:44    354s] <CMD> set delaycal_default_net_load 0
[12/19 12:14:44    354s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/19 12:14:44    354s] <CMD> getAnalysisMode -clkSrcPath -quiet
[12/19 12:14:44    354s] <CMD> getAnalysisMode -clockPropagation -quiet
[12/19 12:14:44    354s] <CMD> getAnalysisMode -checkType -quiet
[12/19 12:14:44    354s] <CMD> buildTimingGraph
[12/19 12:14:44    354s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/19 12:14:44    354s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/19 12:14:44    354s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[12/19 12:14:44    354s] **INFO: Analyzing IO path groups for slack adjustment
[12/19 12:14:44    354s] <CMD> get_global timing_enable_path_group_priority
[12/19 12:14:44    354s] <CMD> get_global timing_constraint_enable_group_path_resetting
[12/19 12:14:44    354s] <CMD> set_global timing_enable_path_group_priority false
[12/19 12:14:44    354s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[12/19 12:14:44    354s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/19 12:14:44    354s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/19 12:14:44    354s] <CMD> group_path -name in2reg_tmp.5019 -from {0x9f 0xa2} -to 0xa3 -ignore_source_of_trigger_arc
[12/19 12:14:44    354s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/19 12:14:44    354s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/19 12:14:44    354s] <CMD> group_path -name in2out_tmp.5019 -from {0xa6 0xa9} -to 0xaa -ignore_source_of_trigger_arc
[12/19 12:14:44    354s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/19 12:14:44    354s] <CMD> group_path -name reg2reg_tmp.5019 -from 0xac -to 0xad
[12/19 12:14:44    354s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/19 12:14:44    354s] <CMD> group_path -name reg2out_tmp.5019 -from 0xb0 -to 0xb1
[12/19 12:14:44    354s] <CMD> setPathGroupOptions reg2reg_tmp.5019 -effortLevel high
[12/19 12:14:44    354s] Effort level <high> specified for reg2reg_tmp.5019 path_group
[12/19 12:14:44    354s] #################################################################################
[12/19 12:14:44    354s] # Design Stage: PreRoute
[12/19 12:14:44    354s] # Design Name: single_port_sync_ram
[12/19 12:14:44    354s] # Design Mode: 90nm
[12/19 12:14:44    354s] # Analysis Mode: MMMC Non-OCV 
[12/19 12:14:44    354s] # Parasitics Mode: No SPEF/RCDB
[12/19 12:14:44    354s] # Signoff Settings: SI Off 
[12/19 12:14:44    354s] #################################################################################
[12/19 12:14:44    354s] Calculate delays in BcWc mode...
[12/19 12:14:44    354s] Topological Sorting (REAL = 0:00:00.0, MEM = 1038.0M, InitMEM = 1038.0M)
[12/19 12:14:44    354s] Start delay calculation (fullDC) (1 T). (MEM=1038.05)
[12/19 12:14:45    354s] AAE DB initialization (MEM=1082.8 CPU=0:00:00.1 REAL=0:00:01.0) 
[12/19 12:14:45    354s] <CMD_INTERNAL> isAnalysisModeSetup
[12/19 12:14:45    354s] <CMD> getAnalysisMode -analysisType -quiet
[12/19 12:14:45    354s] <CMD_INTERNAL> isAnalysisModeSetup
[12/19 12:14:45    354s] <CMD> all_setup_analysis_views
[12/19 12:14:45    354s] <CMD> all_hold_analysis_views
[12/19 12:14:45    354s] <CMD> get_analysis_view $view -delay_corner
[12/19 12:14:45    354s] <CMD> get_delay_corner $dcCorner -power_domain_list
[12/19 12:14:45    354s] <CMD> get_delay_corner $dcCorner -library_set
[12/19 12:14:45    354s] <CMD> get_library_set $libSetName -si
[12/19 12:14:45    354s] <CMD> get_delay_corner $dcCorner -late_library_set
[12/19 12:14:45    354s] <CMD> get_delay_corner $dcCorner -early_library_set
[12/19 12:14:45    354s] <CMD> get_analysis_view $view -delay_corner
[12/19 12:14:45    354s] <CMD> get_delay_corner $dcCorner -power_domain_list
[12/19 12:14:45    354s] <CMD> get_delay_corner $dcCorner -library_set
[12/19 12:14:45    354s] <CMD> get_library_set $libSetName -si
[12/19 12:14:45    354s] <CMD> get_delay_corner $dcCorner -late_library_set
[12/19 12:14:45    354s] <CMD> get_delay_corner $dcCorner -early_library_set
[12/19 12:14:45    354s] Start AAE Lib Loading. (MEM=1082.8)
[12/19 12:14:45    354s] End AAE Lib Loading. (MEM=1283.08 CPU=0:00:00.0 Real=0:00:00.0)
[12/19 12:14:45    354s] End AAE Lib Interpolated Model. (MEM=1283.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:14:45    354s] First Iteration Infinite Tw... 
[12/19 12:14:45    354s] Total number of fetched objects 1606
[12/19 12:14:45    354s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:14:45    354s] End delay calculation. (MEM=1347.72 CPU=0:00:00.2 REAL=0:00:00.0)
[12/19 12:14:45    354s] End delay calculation (fullDC). (MEM=1250.35 CPU=0:00:00.4 REAL=0:00:01.0)
[12/19 12:14:45    354s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1250.3M) ***
[12/19 12:14:45    354s] <CMD> reset_path_group -name in2reg_tmp.5019
[12/19 12:14:45    354s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/19 12:14:45    354s] **INFO: Disable pre-place timing setting for timing analysis
[12/19 12:14:45    354s] <CMD> setDelayCalMode -ignoreNetLoad false
[12/19 12:14:45    355s] Set Using Default Delay Limit as 1000.
[12/19 12:14:45    355s] <CMD> set delaycal_use_default_delay_limit 1000
[12/19 12:14:45    355s] Set Default Net Delay as 1000 ps.
[12/19 12:14:45    355s] <CMD> set delaycal_default_net_delay 1000ps
[12/19 12:14:45    355s] Set Default Net Load as 0.5 pF. 
[12/19 12:14:45    355s] <CMD> set delaycal_default_net_load 0.5pf
[12/19 12:14:45    355s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/19 12:14:45    355s] <CMD> getPlaceMode -forceTiming -quiet
[12/19 12:14:45    355s] <CMD> getPlaceMode -fp -quiet
[12/19 12:14:45    355s] <CMD> getPlaceMode -fastfp -quiet
[12/19 12:14:45    355s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 12:14:45    355s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/19 12:14:45    355s] <CMD> reset_path_group -name reg2reg_tmp.5019
[12/19 12:14:45    355s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/19 12:14:45    355s] <CMD> reset_path_group -name reg2out_tmp.5019
[12/19 12:14:45    355s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/19 12:14:45    355s] <CMD> reset_path_group -name in2out_tmp.5019
[12/19 12:14:45    355s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/19 12:14:45    355s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[12/19 12:14:45    355s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[12/19 12:14:45    355s] <CMD> getPlaceMode -user -useNP
[12/19 12:14:45    355s] <CMD> getPlaceMode -useNP -quiet
[12/19 12:14:45    355s] <CMD> getPlaceMode -user -WLHigheffort
[12/19 12:14:45    355s] <CMD> getPlaceMode -WLHigheffort -quiet
[12/19 12:14:45    355s] <CMD> setPlaceMode -useNP 1 -WLHigheffort 0
[12/19 12:14:45    355s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/19 12:14:45    355s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/19 12:14:45    355s] Deleted 0 physical inst  (cell - / prefix -).
[12/19 12:14:45    355s] *** Starting "NanoPlace(TM) placement v#10 (mem=1236.2M)" ...
[12/19 12:14:45    355s] <CMD> setDelayCalMode -engine feDc
[12/19 12:14:45    355s] No user setting net weight.
[12/19 12:14:45    355s] Options: powerDriven clkGateAware pinGuide congEffort=medium gpeffort=medium 
[12/19 12:14:45    355s] #std cell=1494 (0 fixed + 1494 movable) #block=0 (0 floating + 0 preplaced)
[12/19 12:14:45    355s] #ioInst=660 #net=1534 #term=5807 #term/net=3.79, #fixedIo=660, #floatIo=0, #fixedPin=40, #floatPin=0
[12/19 12:14:45    355s] stdCell: 1494 single + 0 double + 0 multi
[12/19 12:14:45    355s] Total standard cell length = 9.5620 (mm), area = 0.0535 (mm^2)
[12/19 12:14:45    355s] Core basic site is CoreSite
[12/19 12:14:45    355s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:14:45    355s] Mark StBox On SiteArr starts
[12/19 12:14:45    355s] Mark StBox On SiteArr ends
[12/19 12:14:45    355s] Apply auto density screen in pre-place stage.
[12/19 12:14:45    355s] Auto density screen increases utilization from 0.042 to 0.042
[12/19 12:14:45    355s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1236.2M
[12/19 12:14:45    355s] Average module density = 0.042.
[12/19 12:14:45    355s] Density for the design = 0.042.
[12/19 12:14:45    355s]        = stdcell_area 17075 sites (53547 um^2) / alloc_area 404613 sites (1268866 um^2).
[12/19 12:14:45    355s] Pin Density = 0.01435.
[12/19 12:14:45    355s]             = total # of pins 5807 / total area 404613.
[12/19 12:14:45    355s] Initial padding reaches pin density 0.443 for top
[12/19 12:14:45    355s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 30750.000
[12/19 12:14:45    355s] Initial padding increases density from 0.042 to 0.051 for top
[12/19 12:14:45    355s] === lastAutoLevel = 9 
[12/19 12:14:45    355s] **WARN: (IMPSP-9532):	Skipping assigning placement activity power weights when activity file was not read
[12/19 12:14:45    355s] [adp] 1:1:0:1
[12/19 12:14:45    355s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/19 12:14:45    355s] Iteration  1: Total net bbox = 9.418e+04 (5.32e+04 4.09e+04)
[12/19 12:14:45    355s]               Est.  stn bbox = 1.630e+05 (9.29e+04 7.02e+04)
[12/19 12:14:45    355s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1236.2M
[12/19 12:14:46    355s] exp_mt_sequential is set from setPlaceMode option to 1
[12/19 12:14:46    355s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/19 12:14:46    355s] place_exp_mt_interval set to default 32
[12/19 12:14:46    355s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/19 12:14:46    355s] Iteration  8: Total net bbox = 8.321e+04 (4.70e+04 3.63e+04)
[12/19 12:14:46    355s]               Est.  stn bbox = 1.505e+05 (8.59e+04 6.46e+04)
[12/19 12:14:46    355s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1186.2M
[12/19 12:14:46    355s] Starting Early Global Route rough congestion estimation: mem = 1186.2M
[12/19 12:14:46    355s] <CMD> getTrialRouteMode -user -honorClockSpecNDR
[12/19 12:14:46    355s] <CMD> getTrialRouteMode -user -clkNetRoutingDemandInTracks
[12/19 12:14:46    355s] <CMD> getTrialRouteMode -user -maxRouteLayer
[12/19 12:14:46    355s] <CMD> getTrialRouteMode -user -minRouteLayer
[12/19 12:14:46    355s] <CMD> getTrialRouteMode -user -routeGuide
[12/19 12:14:46    355s] <CMD> getTrialRouteMode -quiet -handlePreroute
[12/19 12:14:46    355s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[12/19 12:14:46    355s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[12/19 12:14:46    355s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[12/19 12:14:46    355s] (I)       Reading DB...
[12/19 12:14:46    355s] (I)       before initializing RouteDB syMemory usage = 1186.2 MB
[12/19 12:14:46    355s] (I)       congestionReportName   : 
[12/19 12:14:46    355s] (I)       layerRangeFor2DCongestion : 
[12/19 12:14:46    355s] (I)       buildTerm2TermWires    : 1
[12/19 12:14:46    355s] (I)       doTrackAssignment      : 1
[12/19 12:14:46    355s] (I)       dumpBookshelfFiles     : 0
[12/19 12:14:46    355s] (I)       numThreads             : 1
[12/19 12:14:46    355s] (I)       bufferingAwareRouting  : false
[12/19 12:14:46    355s] [NR-eGR] honorMsvRouteConstraint: false
[12/19 12:14:46    355s] (I)       honorPin               : false
[12/19 12:14:46    355s] (I)       honorPinGuide          : true
[12/19 12:14:46    355s] (I)       honorPartition         : false
[12/19 12:14:46    355s] (I)       allowPartitionCrossover: false
[12/19 12:14:46    355s] (I)       honorSingleEntry       : true
[12/19 12:14:46    355s] (I)       honorSingleEntryStrong : true
[12/19 12:14:46    355s] (I)       handleViaSpacingRule   : false
[12/19 12:14:46    355s] (I)       handleEolSpacingRule   : false
[12/19 12:14:46    355s] (I)       PDConstraint           : none
[12/19 12:14:46    355s] (I)       expBetterNDRHandling   : false
[12/19 12:14:46    355s] [NR-eGR] honorClockSpecNDR      : 0
[12/19 12:14:46    355s] (I)       routingEffortLevel     : 3
[12/19 12:14:46    355s] (I)       effortLevel            : standard
[12/19 12:14:46    355s] [NR-eGR] minRouteLayer          : 2
[12/19 12:14:46    355s] [NR-eGR] maxRouteLayer          : 127
[12/19 12:14:46    355s] (I)       relaxedTopLayerCeiling : 127
[12/19 12:14:46    355s] (I)       relaxedBottomLayerFloor: 2
[12/19 12:14:46    355s] (I)       numRowsPerGCell        : 4
[12/19 12:14:46    355s] (I)       speedUpLargeDesign     : 0
[12/19 12:14:46    355s] (I)       multiThreadingTA       : 1
[12/19 12:14:46    355s] (I)       blkAwareLayerSwitching : 1
[12/19 12:14:46    355s] (I)       optimizationMode       : false
[12/19 12:14:46    355s] (I)       routeSecondPG          : false
[12/19 12:14:46    355s] (I)       scenicRatioForLayerRelax: 0.00
[12/19 12:14:46    355s] (I)       detourLimitForLayerRelax: 0.00
[12/19 12:14:46    355s] (I)       punchThroughDistance   : 500.00
[12/19 12:14:46    355s] (I)       scenicBound            : 1.15
[12/19 12:14:46    355s] (I)       maxScenicToAvoidBlk    : 100.00
[12/19 12:14:46    355s] (I)       source-to-sink ratio   : 0.00
[12/19 12:14:46    355s] (I)       targetCongestionRatioH : 1.00
[12/19 12:14:46    355s] (I)       targetCongestionRatioV : 1.00
[12/19 12:14:46    355s] (I)       layerCongestionRatio   : 0.70
[12/19 12:14:46    355s] (I)       m1CongestionRatio      : 0.10
[12/19 12:14:46    355s] (I)       m2m3CongestionRatio    : 0.70
[12/19 12:14:46    355s] (I)       localRouteEffort       : 1.00
[12/19 12:14:46    355s] (I)       numSitesBlockedByOneVia: 8.00
[12/19 12:14:46    355s] (I)       supplyScaleFactorH     : 1.00
[12/19 12:14:46    355s] (I)       supplyScaleFactorV     : 1.00
[12/19 12:14:46    355s] (I)       highlight3DOverflowFactor: 0.00
[12/19 12:14:46    355s] (I)       doubleCutViaModelingRatio: 0.00
[12/19 12:14:46    355s] (I)       routeVias              : 
[12/19 12:14:46    355s] (I)       readTROption           : true
[12/19 12:14:46    355s] (I)       extraSpacingFactor     : 1.00
[12/19 12:14:46    355s] [NR-eGR] numTracksPerClockWire  : 0
[12/19 12:14:46    355s] (I)       routeSelectedNetsOnly  : false
[12/19 12:14:46    355s] (I)       clkNetUseMaxDemand     : false
[12/19 12:14:46    355s] (I)       extraDemandForClocks   : 0
[12/19 12:14:46    355s] (I)       steinerRemoveLayers    : false
[12/19 12:14:46    355s] (I)       demoteLayerScenicScale : 1.00
[12/19 12:14:46    355s] (I)       nonpreferLayerCostScale : 100.00
[12/19 12:14:46    355s] (I)       similarTopologyRoutingFast : false
[12/19 12:14:46    355s] (I)       spanningTreeRefinement : false
[12/19 12:14:46    355s] (I)       spanningTreeRefinementAlpha : 0.50
[12/19 12:14:46    355s] (I)       starting read tracks
[12/19 12:14:46    355s] (I)       build grid graph
[12/19 12:14:46    355s] (I)       build grid graph start
[12/19 12:14:46    355s] [NR-eGR] Layer1 has no routable track
[12/19 12:14:46    355s] [NR-eGR] Layer2 has single uniform track structure
[12/19 12:14:46    355s] [NR-eGR] Layer3 has single uniform track structure
[12/19 12:14:46    355s] [NR-eGR] Layer4 has single uniform track structure
[12/19 12:14:46    355s] (I)       build grid graph end
[12/19 12:14:46    355s] (I)       numViaLayers=4
[12/19 12:14:46    355s] (I)       Reading via V2 for layer: 0 
[12/19 12:14:46    355s] (I)       Reading via V3_cross for layer: 1 
[12/19 12:14:46    355s] (I)       Reading via VL for layer: 2 
[12/19 12:14:46    355s] (I)       end build via table
[12/19 12:14:46    355s] [NR-eGR] numRoutingBlks=0 numInstBlks=2812 numPGBlocks=3697 numBumpBlks=0 numBoundaryFakeBlks=0
[12/19 12:14:46    355s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/19 12:14:46    355s] (I)       readDataFromPlaceDB
[12/19 12:14:46    355s] (I)       Read net information..
[12/19 12:14:46    355s] [NR-eGR] Read numTotalNets=1534  numIgnoredNets=0
[12/19 12:14:46    355s] (I)       Read testcase time = 0.000 seconds
[12/19 12:14:46    355s] 
[12/19 12:14:46    355s] (I)       read default dcut vias
[12/19 12:14:46    355s] (I)       Reading via V2 for layer: 0 
[12/19 12:14:46    355s] (I)       Reading via V3 for layer: 1 
[12/19 12:14:46    355s] (I)       Reading via VL for layer: 2 
[12/19 12:14:46    355s] (I)       build grid graph start
[12/19 12:14:46    355s] (I)       build grid graph end
[12/19 12:14:46    355s] (I)       Model blockage into capacity
[12/19 12:14:46    355s] (I)       Read numBlocks=9271  numPreroutedWires=0  numCapScreens=0
[12/19 12:14:46    355s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/19 12:14:46    355s] (I)       blocked area on Layer2 : 2909471934850  (99.47%)
[12/19 12:14:46    355s] (I)       blocked area on Layer3 : 3154712929200  (107.86%)
[12/19 12:14:46    355s] (I)       blocked area on Layer4 : 4041598864300  (138.18%)
[12/19 12:14:46    355s] (I)       Modeling time = 0.010 seconds
[12/19 12:14:46    355s] 
[12/19 12:14:46    355s] (I)       Number of ignored nets = 0
[12/19 12:14:46    355s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/19 12:14:46    355s] (I)       Number of clock nets = 1.  Ignored: No
[12/19 12:14:46    355s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/19 12:14:46    355s] (I)       Number of special nets = 0.  Ignored: Yes
[12/19 12:14:46    355s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/19 12:14:46    355s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/19 12:14:46    355s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/19 12:14:46    355s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/19 12:14:46    355s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/19 12:14:46    355s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/19 12:14:46    355s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1186.2 MB
[12/19 12:14:46    355s] (I)       Ndr track 0 does not exist
[12/19 12:14:46    355s] (I)       Layer1  viaCost=300.00
[12/19 12:14:46    355s] (I)       Layer2  viaCost=100.00
[12/19 12:14:46    355s] (I)       Layer3  viaCost=200.00
[12/19 12:14:46    355s] (I)       ---------------------Grid Graph Info--------------------
[12/19 12:14:46    355s] (I)       routing area        :  (0, 0) - (1710240, 1710240)
[12/19 12:14:46    355s] (I)       core area           :  (290080, 290080) - (1417360, 1419600)
[12/19 12:14:46    355s] (I)       Site Width          :   560  (dbu)
[12/19 12:14:46    355s] (I)       Row Height          :  5600  (dbu)
[12/19 12:14:46    355s] (I)       GCell Width         : 22400  (dbu)
[12/19 12:14:46    355s] (I)       GCell Height        : 22400  (dbu)
[12/19 12:14:46    355s] (I)       grid                :    77    77     4
[12/19 12:14:46    355s] (I)       vertical capacity   :     0 22400     0 22400
[12/19 12:14:46    355s] (I)       horizontal capacity :     0     0 22400     0
[12/19 12:14:46    355s] (I)       Default wire width  :   230   280   280   440
[12/19 12:14:46    355s] (I)       Default wire space  :   230   280   280   460
[12/19 12:14:46    355s] (I)       Default pitch size  :   460   560   560  1120
[12/19 12:14:46    355s] (I)       First Track Coord   :     0   280   560  1400
[12/19 12:14:46    355s] (I)       Num tracks per GCell: 48.70 40.00 40.00 20.00
[12/19 12:14:46    355s] (I)       Total num of tracks :     0  3054  3053  1526
[12/19 12:14:46    355s] (I)       Num of masks        :     1     1     1     1
[12/19 12:14:46    355s] (I)       Num of trim masks   :     0     0     0     0
[12/19 12:14:46    355s] (I)       --------------------------------------------------------
[12/19 12:14:46    355s] 
[12/19 12:14:46    355s] [NR-eGR] ============ Routing rule table ============
[12/19 12:14:46    355s] [NR-eGR] Rule id 0. Nets 1534 
[12/19 12:14:46    355s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/19 12:14:46    355s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/19 12:14:46    355s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/19 12:14:46    355s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/19 12:14:46    355s] [NR-eGR] ========================================
[12/19 12:14:46    355s] [NR-eGR] 
[12/19 12:14:46    355s] (I)       After initializing earlyGlobalRoute syMemory usage = 1186.2 MB
[12/19 12:14:46    355s] (I)       Loading and dumping file time : 0.01 seconds
[12/19 12:14:46    355s] (I)       ============= Initialization =============
[12/19 12:14:46    355s] (I)       numLocalWires=3880  numGlobalNetBranches=1022  numLocalNetBranches=958
[12/19 12:14:46    355s] (I)       totalPins=5807  totalGlobalPin=3087 (53.16%)
[12/19 12:14:46    355s] (I)       total 2D Cap : 255656 = (110157 H, 145499 V)
[12/19 12:14:46    355s] (I)       ============  Phase 1a Route ============
[12/19 12:14:46    355s] (I)       Phase 1a runs 0.00 seconds
[12/19 12:14:46    355s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/19 12:14:46    355s] (I)       Usage: 6094 = (3641 H, 2453 V) = (3.31% H, 1.69% V) = (8.156e+04um H, 5.495e+04um V)
[12/19 12:14:46    355s] (I)       
[12/19 12:14:46    355s] (I)       ============  Phase 1b Route ============
[12/19 12:14:46    355s] (I)       Phase 1b runs 0.00 seconds
[12/19 12:14:46    355s] (I)       Usage: 6094 = (3641 H, 2453 V) = (3.31% H, 1.69% V) = (8.156e+04um H, 5.495e+04um V)
[12/19 12:14:46    355s] (I)       
[12/19 12:14:46    355s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/19 12:14:46    355s] 
[12/19 12:14:46    355s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/19 12:14:46    355s] Finished Early Global Route rough congestion estimation: mem = 1186.2M
[12/19 12:14:46    355s] earlyGlobalRoute rough estimation gcell size 4 row height
[12/19 12:14:46    355s] Congestion driven padding in post-place stage.
[12/19 12:14:46    355s] Congestion driven padding increases utilization from 0.051 to 0.051
[12/19 12:14:46    355s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1186.2M
[12/19 12:14:46    355s] Global placement CDP skipped at cutLevel 11.
[12/19 12:14:46    355s] Iteration  9: Total net bbox = 8.594e+04 (4.95e+04 3.65e+04)
[12/19 12:14:46    355s]               Est.  stn bbox = 1.532e+05 (8.84e+04 6.48e+04)
[12/19 12:14:46    355s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1186.2M
[12/19 12:14:46    355s] Iteration 10: Total net bbox = 8.594e+04 (4.95e+04 3.65e+04)
[12/19 12:14:46    355s]               Est.  stn bbox = 1.532e+05 (8.84e+04 6.48e+04)
[12/19 12:14:46    355s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1186.2M
[12/19 12:14:47    356s] Iteration 11: Total net bbox = 8.783e+04 (4.75e+04 4.03e+04)
[12/19 12:14:47    356s]               Est.  stn bbox = 1.520e+05 (8.40e+04 6.80e+04)
[12/19 12:14:47    356s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1187.2M
[12/19 12:14:47    356s] Iteration 12: Total net bbox = 8.942e+04 (4.90e+04 4.04e+04)
[12/19 12:14:47    356s]               Est.  stn bbox = 1.535e+05 (8.54e+04 6.81e+04)
[12/19 12:14:47    356s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1187.2M
[12/19 12:14:47    356s] [adp] clock
[12/19 12:14:47    356s] [adp] weight, nr nets, wire length
[12/19 12:14:47    356s] [adp]      0        1  1709.809000
[12/19 12:14:47    356s] [adp] data
[12/19 12:14:47    356s] [adp] weight, nr nets, wire length
[12/19 12:14:47    356s] [adp]      0     1533  87705.498000
[12/19 12:14:47    356s] [adp] 0.000000|0.000000|0.000000
[12/19 12:14:47    356s] Iteration 13: Total net bbox = 8.942e+04 (4.90e+04 4.04e+04)
[12/19 12:14:47    356s]               Est.  stn bbox = 1.535e+05 (8.54e+04 6.81e+04)
[12/19 12:14:47    356s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1187.2M
[12/19 12:14:47    356s] *** cost = 8.942e+04 (4.90e+04 4.04e+04) (cpu for global=0:00:00.9) real=0:00:02.0***
[12/19 12:14:47    356s] Solver runtime cpu: 0:00:00.6 real: 0:00:00.5
[12/19 12:14:47    356s] Core Placement runtime cpu: 0:00:00.8 real: 0:00:02.0
[12/19 12:14:47    356s] #spOpts: mergeVia=F 
[12/19 12:14:47    356s] Core basic site is CoreSite
[12/19 12:14:47    356s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:14:47    356s] Mark StBox On SiteArr starts
[12/19 12:14:47    356s] Mark StBox On SiteArr ends
[12/19 12:14:47    356s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1187.2MB).
[12/19 12:14:47    356s] *** Starting refinePlace (0:05:56 mem=1187.2M) ***
[12/19 12:14:47    356s] Total net bbox length = 8.942e+04 (4.900e+04 4.042e+04) (ext = 1.213e+04)
[12/19 12:14:47    356s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:14:47    356s] Starting refinePlace ...
[12/19 12:14:47    356s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:14:47    356s] Density distribution unevenness ratio = 81.684%
[12/19 12:14:47    356s]   Spread Effort: high, standalone mode, useDDP on.
[12/19 12:14:47    356s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1187.2MB) @(0:05:56 - 0:05:56).
[12/19 12:14:47    356s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:14:47    356s] wireLenOptFixPriorityInst 0 inst fixed
[12/19 12:14:47    356s] Placement tweakage begins.
[12/19 12:14:47    356s] wire length = 1.417e+05
[12/19 12:14:47    356s] wire length = 1.383e+05
[12/19 12:14:47    356s] Placement tweakage ends.
[12/19 12:14:47    356s] Move report: tweak moves 41 insts, mean move: 10.33 um, max move: 20.51 um
[12/19 12:14:47    356s] 	Max move on inst (mem_reg[2][9]): (848.17, 964.49) --> (858.36, 974.82)
[12/19 12:14:47    356s] Move report: legalization moves 1494 insts, mean move: 3.02 um, max move: 8.23 um
[12/19 12:14:47    356s] 	Max move on inst (mem_reg[8][3]): (491.74, 931.04) --> (491.68, 922.88)
[12/19 12:14:47    356s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1187.2MB) @(0:05:56 - 0:05:56).
[12/19 12:14:47    356s] Move report: Detail placement moves 1494 insts, mean move: 3.23 um, max move: 23.25 um
[12/19 12:14:47    356s] 	Max move on inst (mem_reg[4][9]): (858.36, 974.82) --> (847.84, 962.08)
[12/19 12:14:47    356s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1187.2MB
[12/19 12:14:47    356s] Statistics of distance of Instance movement in refine placement:
[12/19 12:14:47    356s]   maximum (X+Y) =        23.25 um
[12/19 12:14:47    356s]   inst (mem_reg[4][9]) with max move: (858.358, 974.817) -> (847.84, 962.08)
[12/19 12:14:47    356s]   mean    (X+Y) =         3.23 um
[12/19 12:14:47    356s] Total instances flipped for WireLenOpt: 89
[12/19 12:14:47    356s] Summary Report:
[12/19 12:14:47    356s] Instances move: 1494 (out of 1494 movable)
[12/19 12:14:47    356s] Instances flipped: 0
[12/19 12:14:47    356s] Mean displacement: 3.23 um
[12/19 12:14:47    356s] Max displacement: 23.25 um (Instance: mem_reg[4][9]) (858.358, 974.817) -> (847.84, 962.08)
[12/19 12:14:47    356s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: dfnrq1
[12/19 12:14:47    356s] Total instances moved : 1494
[12/19 12:14:47    356s] Total net bbox length = 8.669e+04 (4.619e+04 4.050e+04) (ext = 1.214e+04)
[12/19 12:14:47    356s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1187.2MB
[12/19 12:14:47    356s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1187.2MB) @(0:05:56 - 0:05:56).
[12/19 12:14:47    356s] *** Finished refinePlace (0:05:56 mem=1187.2M) ***
[12/19 12:14:47    356s] *** End of Placement (cpu=0:00:01.1, real=0:00:02.0, mem=1187.2M) ***
[12/19 12:14:47    356s] #spOpts: mergeVia=F 
[12/19 12:14:47    356s] Core basic site is CoreSite
[12/19 12:14:47    356s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:14:47    356s] Mark StBox On SiteArr starts
[12/19 12:14:47    356s] Mark StBox On SiteArr ends
[12/19 12:14:47    356s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:14:47    356s] Density distribution unevenness ratio = 81.484%
[12/19 12:14:47    356s] Starting IO pin assignment...
[12/19 12:14:47    356s] <CMD> setDelayCalMode -engine aae
[12/19 12:14:47    356s] <CMD> setPlaceMode -reset -useNP
[12/19 12:14:47    356s] <CMD> setPlaceMode -reset -WLHigheffort
[12/19 12:14:47    356s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/19 12:14:47    356s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 12:14:47    356s] <CMD> setPlaceMode -reset -improveWithPsp
[12/19 12:14:47    356s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/19 12:14:47    356s] <CMD> getPlaceMode -congRepair -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -fp -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -congEffort -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -nrgrAware -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -fp -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -congEffort -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -enableCongRepairV3 -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/19 12:14:47    356s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/19 12:14:47    356s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/19 12:14:47    356s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/19 12:14:47    356s] <CMD> getPlaceMode -quiet -congEffort
[12/19 12:14:47    356s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/19 12:14:47    356s] <CMD> getDesignMode -quiet -congEffort
[12/19 12:14:47    356s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/19 12:14:47    356s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/19 12:14:47    356s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/19 12:14:47    356s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 12:14:47    356s] *** Finishing placeDesign concurrent flow ***
[12/19 12:14:47    356s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1183.2M **
[12/19 12:14:47    356s] <CMD> setPlaceMode -quiet -clusterMode auto
[12/19 12:14:47    356s] <CMD> getPlaceMode -trimView -quiet
[12/19 12:14:47    356s] <CMD> getOptMode -quiet -viewOptPolishing
[12/19 12:14:47    356s] <CMD> getOptMode -quiet -fastViewOpt
[12/19 12:14:47    356s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/19 12:14:47    356s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/19 12:14:47    356s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:14:47    356s] <CMD> setExtractRCMode -engine preRoute
[12/19 12:14:47    356s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/19 12:14:47    356s] <CMD> setPlaceMode -ignoreScan false -quiet
[12/19 12:14:47    356s] <CMD> setPlaceMode -reset -repairPlace
[12/19 12:14:47    356s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 12:14:47    356s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/19 12:14:47    356s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/19 12:14:47    356s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 12:14:47    356s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/19 12:14:47    356s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 12:14:47    356s] <CMD> getPlaceMode -fp -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -fastfp -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -doRPlace -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[12/19 12:14:47    356s] <CMD> remove_rf_constraint
[12/19 12:14:47    356s] <CMD> getPlaceMode -quickCTS -quiet
[12/19 12:14:47    356s] <CMD> set spgFlowInInitialPlace 0
[12/19 12:14:47    356s] <CMD> getPlaceMode -user -maxRouteLayer
[12/19 12:14:47    356s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/19 12:14:47    356s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/19 12:14:47    356s] <CMD> getDesignMode -quiet -flowEffort
[12/19 12:14:47    356s] <CMD> report_message -end_cmd
[12/19 12:14:47    356s] 
[12/19 12:14:47    356s] *** Summary of all messages that are not suppressed in this session:
[12/19 12:14:47    356s] Severity  ID               Count  Summary                                  
[12/19 12:14:47    356s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/19 12:14:47    356s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/19 12:14:47    356s] WARNING   IMPSP-9532           1  Skipping assigning placement activity po...
[12/19 12:14:47    356s] *** Message Summary: 3 warning(s), 0 error(s)
[12/19 12:14:47    356s] 
[12/19 12:14:47    356s] <CMD> um::create_snapshot -name final -auto min
[12/19 12:14:47    356s] <CMD> um::pop_snapshot_stack
[12/19 12:14:47    356s] <CMD> um::create_snapshot -name place_design
[12/19 12:14:47    356s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:14:47    356s] <CMD> setPlaceMode -fp false
[12/19 12:14:47    356s] <CMD> report_message -start_cmd
[12/19 12:14:47    356s] <CMD> getTrialRouteMode -maxRouteLayer -quiet
[12/19 12:14:47    356s] <CMD> getTrialRouteMode -user -maxRouteLayer
[12/19 12:14:47    356s] <CMD> getPlaceMode -user -maxRouteLayer
[12/19 12:14:47    356s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/19 12:14:47    356s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -adaptive -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/19 12:14:47    356s] <CMD> getPlaceMode -ignoreScan -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -user -ignoreScan
[12/19 12:14:47    356s] <CMD> getPlaceMode -repairPlace -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -user -repairPlace
[12/19 12:14:47    356s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/19 12:14:47    356s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/19 12:14:47    356s] <CMD> um::push_snapshot_stack
[12/19 12:14:47    356s] <CMD> getDesignMode -quiet -flowEffort
[12/19 12:14:47    356s] <CMD> getDesignMode -highSpeedCore -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -quiet -adaptive
[12/19 12:14:47    356s] <CMD> set spgFlowInInitialPlace 1
[12/19 12:14:47    356s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -softGuide -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 12:14:47    356s] <CMD> getPlaceMode -sdpPlace -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -sdpPlace -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/19 12:14:47    356s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/19 12:14:47    356s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/19 12:14:47    356s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 544, percentage of missing scan cell = 0.00% (0 / 544)
[12/19 12:14:47    356s] <CMD> getPlaceMode -place_check_library -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -trimView -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/19 12:14:47    356s] <CMD> getPlaceMode -congEffort -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/19 12:14:47    356s] <CMD> getPlaceMode -ignoreScan -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -user -ignoreScan
[12/19 12:14:47    356s] <CMD> getPlaceMode -repairPlace -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -user -repairPlace
[12/19 12:14:47    356s] <CMD> getPlaceMode -congEffort -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -fp -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -user -timingDriven
[12/19 12:14:47    356s] <CMD> getPlaceMode -fastFp -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -clusterMode -quiet
[12/19 12:14:47    356s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/19 12:14:47    356s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/19 12:14:47    356s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -forceTiming -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -fp -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -fastfp -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -fp -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -fastfp -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -powerDriven -quiet
[12/19 12:14:47    356s] <CMD> getExtractRCMode -quiet -engine
[12/19 12:14:47    356s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/19 12:14:47    356s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/19 12:14:47    356s] <CMD> getAnalysisMode -quiet -cppr
[12/19 12:14:47    356s] <CMD> setExtractRCMode -engine preRoute
[12/19 12:14:47    356s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/19 12:14:47    356s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:14:47    356s] <CMD_INTERNAL> isAnalysisModeSetup
[12/19 12:14:47    356s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:14:47    356s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/19 12:14:47    356s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/19 12:14:47    356s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 12:14:47    356s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/19 12:14:47    356s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/19 12:14:47    356s] <CMD> setPlaceMode -powerDriven 1
[12/19 12:14:47    356s] <CMD> setPlaceMode -ignoreScan 0
[12/19 12:14:47    356s] <CMD> setPlaceMode -quiet -clusterMode false
[12/19 12:14:47    356s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/19 12:14:47    356s] *** Starting placeDesign concurrent flow ***
[12/19 12:14:47    356s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/19 12:14:47    356s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/19 12:14:47    356s] **INFO: Enable pre-place timing setting for timing analysis
[12/19 12:14:47    356s] Set Using Default Delay Limit as 101.
[12/19 12:14:47    356s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/19 12:14:47    356s] <CMD> set delaycal_use_default_delay_limit 101
[12/19 12:14:47    356s] Set Default Net Delay as 0 ps.
[12/19 12:14:47    356s] <CMD> set delaycal_default_net_delay 0
[12/19 12:14:47    356s] Set Default Net Load as 0 pF. 
[12/19 12:14:47    356s] <CMD> set delaycal_default_net_load 0
[12/19 12:14:47    356s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/19 12:14:47    356s] <CMD> getAnalysisMode -clkSrcPath -quiet
[12/19 12:14:47    356s] <CMD> getAnalysisMode -clockPropagation -quiet
[12/19 12:14:47    356s] <CMD> getAnalysisMode -checkType -quiet
[12/19 12:14:47    356s] <CMD> buildTimingGraph
[12/19 12:14:47    356s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/19 12:14:47    356s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/19 12:14:47    356s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[12/19 12:14:47    356s] **INFO: Analyzing IO path groups for slack adjustment
[12/19 12:14:47    356s] <CMD> get_global timing_enable_path_group_priority
[12/19 12:14:47    356s] <CMD> get_global timing_constraint_enable_group_path_resetting
[12/19 12:14:47    356s] <CMD> set_global timing_enable_path_group_priority false
[12/19 12:14:47    356s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[12/19 12:14:47    356s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/19 12:14:47    356s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/19 12:14:47    356s] <CMD> group_path -name in2reg_tmp.5019 -from {0xb5 0xb8} -to 0xb9 -ignore_source_of_trigger_arc
[12/19 12:14:47    356s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/19 12:14:47    356s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/19 12:14:47    356s] <CMD> group_path -name in2out_tmp.5019 -from {0xbc 0xbf} -to 0xc0 -ignore_source_of_trigger_arc
[12/19 12:14:47    356s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/19 12:14:47    356s] <CMD> group_path -name reg2reg_tmp.5019 -from 0xc2 -to 0xc3
[12/19 12:14:47    356s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/19 12:14:47    356s] <CMD> group_path -name reg2out_tmp.5019 -from 0xc6 -to 0xc7
[12/19 12:14:47    356s] <CMD> setPathGroupOptions reg2reg_tmp.5019 -effortLevel high
[12/19 12:14:47    356s] Effort level <high> specified for reg2reg_tmp.5019 path_group
[12/19 12:14:47    356s] #################################################################################
[12/19 12:14:47    356s] # Design Stage: PreRoute
[12/19 12:14:47    356s] # Design Name: single_port_sync_ram
[12/19 12:14:47    356s] # Design Mode: 90nm
[12/19 12:14:47    356s] # Analysis Mode: MMMC Non-OCV 
[12/19 12:14:47    356s] # Parasitics Mode: No SPEF/RCDB
[12/19 12:14:47    356s] # Signoff Settings: SI Off 
[12/19 12:14:47    356s] #################################################################################
[12/19 12:14:47    356s] Calculate delays in BcWc mode...
[12/19 12:14:47    356s] Topological Sorting (REAL = 0:00:00.0, MEM = 1197.0M, InitMEM = 1197.0M)
[12/19 12:14:47    356s] Start delay calculation (fullDC) (1 T). (MEM=1196.98)
[12/19 12:14:47    356s] End AAE Lib Interpolated Model. (MEM=1213.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:14:48    356s] Total number of fetched objects 1606
[12/19 12:14:48    356s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:14:48    356s] End delay calculation. (MEM=1295.89 CPU=0:00:00.1 REAL=0:00:01.0)
[12/19 12:14:48    356s] End delay calculation (fullDC). (MEM=1295.89 CPU=0:00:00.3 REAL=0:00:01.0)
[12/19 12:14:48    356s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1295.9M) ***
[12/19 12:14:48    356s] <CMD> reset_path_group -name in2reg_tmp.5019
[12/19 12:14:48    356s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/19 12:14:48    356s] **INFO: Disable pre-place timing setting for timing analysis
[12/19 12:14:48    356s] <CMD> setDelayCalMode -ignoreNetLoad false
[12/19 12:14:48    356s] Set Using Default Delay Limit as 1000.
[12/19 12:14:48    356s] <CMD> set delaycal_use_default_delay_limit 1000
[12/19 12:14:48    356s] Set Default Net Delay as 1000 ps.
[12/19 12:14:48    356s] <CMD> set delaycal_default_net_delay 1000ps
[12/19 12:14:48    356s] Set Default Net Load as 0.5 pF. 
[12/19 12:14:48    356s] <CMD> set delaycal_default_net_load 0.5pf
[12/19 12:14:48    356s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/19 12:14:48    356s] <CMD> getPlaceMode -forceTiming -quiet
[12/19 12:14:48    356s] <CMD> getPlaceMode -fp -quiet
[12/19 12:14:48    356s] <CMD> getPlaceMode -fastfp -quiet
[12/19 12:14:48    356s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 12:14:48    356s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/19 12:14:48    356s] <CMD> reset_path_group -name reg2reg_tmp.5019
[12/19 12:14:48    356s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/19 12:14:48    356s] <CMD> reset_path_group -name reg2out_tmp.5019
[12/19 12:14:48    356s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/19 12:14:48    356s] <CMD> reset_path_group -name in2out_tmp.5019
[12/19 12:14:48    356s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/19 12:14:48    356s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[12/19 12:14:48    356s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[12/19 12:14:48    356s] <CMD> getPlaceMode -user -useNP
[12/19 12:14:48    356s] <CMD> getPlaceMode -useNP -quiet
[12/19 12:14:48    356s] <CMD> getPlaceMode -user -WLHigheffort
[12/19 12:14:48    356s] <CMD> getPlaceMode -WLHigheffort -quiet
[12/19 12:14:48    356s] <CMD> setPlaceMode -useNP 1 -WLHigheffort 0
[12/19 12:14:48    356s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/19 12:14:48    356s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/19 12:14:48    356s] Deleted 0 physical inst  (cell - / prefix -).
[12/19 12:14:48    356s] *** Starting "NanoPlace(TM) placement v#10 (mem=1281.8M)" ...
[12/19 12:14:48    356s] <CMD> setDelayCalMode -engine feDc
[12/19 12:14:48    356s] No user setting net weight.
[12/19 12:14:48    356s] Options: powerDriven clkGateAware pinGuide congEffort=medium gpeffort=medium 
[12/19 12:14:48    356s] #std cell=1494 (0 fixed + 1494 movable) #block=0 (0 floating + 0 preplaced)
[12/19 12:14:48    356s] #ioInst=660 #net=1534 #term=5807 #term/net=3.79, #fixedIo=660, #floatIo=0, #fixedPin=40, #floatPin=0
[12/19 12:14:48    356s] stdCell: 1494 single + 0 double + 0 multi
[12/19 12:14:48    356s] Total standard cell length = 9.5620 (mm), area = 0.0535 (mm^2)
[12/19 12:14:48    356s] Core basic site is CoreSite
[12/19 12:14:48    356s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:14:48    356s] Mark StBox On SiteArr starts
[12/19 12:14:48    356s] Mark StBox On SiteArr ends
[12/19 12:14:48    356s] Apply auto density screen in pre-place stage.
[12/19 12:14:48    356s] Auto density screen increases utilization from 0.042 to 0.042
[12/19 12:14:48    356s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1281.8M
[12/19 12:14:48    356s] Average module density = 0.042.
[12/19 12:14:48    356s] Density for the design = 0.042.
[12/19 12:14:48    356s]        = stdcell_area 17075 sites (53547 um^2) / alloc_area 404613 sites (1268866 um^2).
[12/19 12:14:48    356s] Pin Density = 0.01435.
[12/19 12:14:48    356s]             = total # of pins 5807 / total area 404613.
[12/19 12:14:48    356s] Initial padding reaches pin density 0.443 for top
[12/19 12:14:48    356s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 30750.000
[12/19 12:14:48    356s] Initial padding increases density from 0.042 to 0.051 for top
[12/19 12:14:48    356s] === lastAutoLevel = 9 
[12/19 12:14:48    356s] **WARN: (IMPSP-9532):	Skipping assigning placement activity power weights when activity file was not read
[12/19 12:14:48    356s] [adp] 1:1:0:1
[12/19 12:14:48    356s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/19 12:14:48    356s] Iteration  1: Total net bbox = 8.832e+04 (4.82e+04 4.02e+04)
[12/19 12:14:48    356s]               Est.  stn bbox = 1.524e+05 (8.46e+04 6.79e+04)
[12/19 12:14:48    356s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1281.8M
[12/19 12:14:48    356s] Iteration  8: Total net bbox = 8.119e+04 (4.43e+04 3.69e+04)
[12/19 12:14:48    356s]               Est.  stn bbox = 1.451e+05 (8.06e+04 6.45e+04)
[12/19 12:14:48    356s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1203.2M
[12/19 12:14:48    356s] Starting Early Global Route rough congestion estimation: mem = 1203.2M
[12/19 12:14:48    356s] <CMD> getTrialRouteMode -user -honorClockSpecNDR
[12/19 12:14:48    356s] <CMD> getTrialRouteMode -user -clkNetRoutingDemandInTracks
[12/19 12:14:48    356s] <CMD> getTrialRouteMode -user -maxRouteLayer
[12/19 12:14:48    356s] <CMD> getTrialRouteMode -user -minRouteLayer
[12/19 12:14:48    356s] <CMD> getTrialRouteMode -user -routeGuide
[12/19 12:14:48    356s] <CMD> getTrialRouteMode -quiet -handlePreroute
[12/19 12:14:48    356s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[12/19 12:14:48    356s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[12/19 12:14:48    356s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[12/19 12:14:48    356s] (I)       Reading DB...
[12/19 12:14:48    356s] (I)       before initializing RouteDB syMemory usage = 1203.2 MB
[12/19 12:14:48    356s] (I)       congestionReportName   : 
[12/19 12:14:48    356s] (I)       layerRangeFor2DCongestion : 
[12/19 12:14:48    356s] (I)       buildTerm2TermWires    : 1
[12/19 12:14:48    356s] (I)       doTrackAssignment      : 1
[12/19 12:14:48    356s] (I)       dumpBookshelfFiles     : 0
[12/19 12:14:48    356s] (I)       numThreads             : 1
[12/19 12:14:48    356s] (I)       bufferingAwareRouting  : false
[12/19 12:14:48    356s] [NR-eGR] honorMsvRouteConstraint: false
[12/19 12:14:48    356s] (I)       honorPin               : false
[12/19 12:14:48    356s] (I)       honorPinGuide          : true
[12/19 12:14:48    356s] (I)       honorPartition         : false
[12/19 12:14:48    356s] (I)       allowPartitionCrossover: false
[12/19 12:14:48    356s] (I)       honorSingleEntry       : true
[12/19 12:14:48    356s] (I)       honorSingleEntryStrong : true
[12/19 12:14:48    356s] (I)       handleViaSpacingRule   : false
[12/19 12:14:48    356s] (I)       handleEolSpacingRule   : false
[12/19 12:14:48    356s] (I)       PDConstraint           : none
[12/19 12:14:48    356s] (I)       expBetterNDRHandling   : false
[12/19 12:14:48    356s] [NR-eGR] honorClockSpecNDR      : 0
[12/19 12:14:48    356s] (I)       routingEffortLevel     : 3
[12/19 12:14:48    356s] (I)       effortLevel            : standard
[12/19 12:14:48    356s] [NR-eGR] minRouteLayer          : 2
[12/19 12:14:48    356s] [NR-eGR] maxRouteLayer          : 127
[12/19 12:14:48    356s] (I)       relaxedTopLayerCeiling : 127
[12/19 12:14:48    356s] (I)       relaxedBottomLayerFloor: 2
[12/19 12:14:48    356s] (I)       numRowsPerGCell        : 4
[12/19 12:14:48    356s] (I)       speedUpLargeDesign     : 0
[12/19 12:14:48    356s] (I)       multiThreadingTA       : 1
[12/19 12:14:48    356s] (I)       blkAwareLayerSwitching : 1
[12/19 12:14:48    356s] (I)       optimizationMode       : false
[12/19 12:14:48    356s] (I)       routeSecondPG          : false
[12/19 12:14:48    356s] (I)       scenicRatioForLayerRelax: 0.00
[12/19 12:14:48    356s] (I)       detourLimitForLayerRelax: 0.00
[12/19 12:14:48    356s] (I)       punchThroughDistance   : 500.00
[12/19 12:14:48    356s] (I)       scenicBound            : 1.15
[12/19 12:14:48    356s] (I)       maxScenicToAvoidBlk    : 100.00
[12/19 12:14:48    356s] (I)       source-to-sink ratio   : 0.00
[12/19 12:14:48    356s] (I)       targetCongestionRatioH : 1.00
[12/19 12:14:48    356s] (I)       targetCongestionRatioV : 1.00
[12/19 12:14:48    356s] (I)       layerCongestionRatio   : 0.70
[12/19 12:14:48    356s] (I)       m1CongestionRatio      : 0.10
[12/19 12:14:48    356s] (I)       m2m3CongestionRatio    : 0.70
[12/19 12:14:48    356s] (I)       localRouteEffort       : 1.00
[12/19 12:14:48    356s] (I)       numSitesBlockedByOneVia: 8.00
[12/19 12:14:48    356s] (I)       supplyScaleFactorH     : 1.00
[12/19 12:14:48    356s] (I)       supplyScaleFactorV     : 1.00
[12/19 12:14:48    356s] (I)       highlight3DOverflowFactor: 0.00
[12/19 12:14:48    356s] (I)       doubleCutViaModelingRatio: 0.00
[12/19 12:14:48    356s] (I)       routeVias              : 
[12/19 12:14:48    356s] (I)       readTROption           : true
[12/19 12:14:48    356s] (I)       extraSpacingFactor     : 1.00
[12/19 12:14:48    356s] [NR-eGR] numTracksPerClockWire  : 0
[12/19 12:14:48    356s] (I)       routeSelectedNetsOnly  : false
[12/19 12:14:48    356s] (I)       clkNetUseMaxDemand     : false
[12/19 12:14:48    356s] (I)       extraDemandForClocks   : 0
[12/19 12:14:48    356s] (I)       steinerRemoveLayers    : false
[12/19 12:14:48    356s] (I)       demoteLayerScenicScale : 1.00
[12/19 12:14:48    356s] (I)       nonpreferLayerCostScale : 100.00
[12/19 12:14:48    356s] (I)       similarTopologyRoutingFast : false
[12/19 12:14:48    356s] (I)       spanningTreeRefinement : false
[12/19 12:14:48    356s] (I)       spanningTreeRefinementAlpha : 0.50
[12/19 12:14:48    356s] (I)       starting read tracks
[12/19 12:14:48    356s] (I)       build grid graph
[12/19 12:14:48    356s] (I)       build grid graph start
[12/19 12:14:48    356s] [NR-eGR] Layer1 has no routable track
[12/19 12:14:48    356s] [NR-eGR] Layer2 has single uniform track structure
[12/19 12:14:48    356s] [NR-eGR] Layer3 has single uniform track structure
[12/19 12:14:48    356s] [NR-eGR] Layer4 has single uniform track structure
[12/19 12:14:48    356s] (I)       build grid graph end
[12/19 12:14:48    356s] (I)       numViaLayers=4
[12/19 12:14:48    356s] (I)       Reading via V2 for layer: 0 
[12/19 12:14:48    356s] (I)       Reading via V3_cross for layer: 1 
[12/19 12:14:48    356s] (I)       Reading via VL for layer: 2 
[12/19 12:14:48    356s] (I)       end build via table
[12/19 12:14:48    356s] [NR-eGR] numRoutingBlks=0 numInstBlks=2812 numPGBlocks=3697 numBumpBlks=0 numBoundaryFakeBlks=0
[12/19 12:14:48    356s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/19 12:14:48    356s] (I)       readDataFromPlaceDB
[12/19 12:14:48    356s] (I)       Read net information..
[12/19 12:14:48    356s] [NR-eGR] Read numTotalNets=1534  numIgnoredNets=0
[12/19 12:14:48    356s] (I)       Read testcase time = 0.000 seconds
[12/19 12:14:48    356s] 
[12/19 12:14:48    356s] (I)       read default dcut vias
[12/19 12:14:48    356s] (I)       Reading via V2 for layer: 0 
[12/19 12:14:48    356s] (I)       Reading via V3 for layer: 1 
[12/19 12:14:48    356s] (I)       Reading via VL for layer: 2 
[12/19 12:14:48    356s] (I)       build grid graph start
[12/19 12:14:48    356s] (I)       build grid graph end
[12/19 12:14:48    356s] (I)       Model blockage into capacity
[12/19 12:14:48    356s] (I)       Read numBlocks=9271  numPreroutedWires=0  numCapScreens=0
[12/19 12:14:48    356s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/19 12:14:48    356s] (I)       blocked area on Layer2 : 2909471934850  (99.47%)
[12/19 12:14:48    356s] (I)       blocked area on Layer3 : 3154712929200  (107.86%)
[12/19 12:14:48    356s] (I)       blocked area on Layer4 : 4041598864300  (138.18%)
[12/19 12:14:48    356s] (I)       Modeling time = 0.010 seconds
[12/19 12:14:48    356s] 
[12/19 12:14:48    356s] (I)       Number of ignored nets = 0
[12/19 12:14:48    356s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/19 12:14:48    356s] (I)       Number of clock nets = 1.  Ignored: No
[12/19 12:14:48    356s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/19 12:14:48    356s] (I)       Number of special nets = 0.  Ignored: Yes
[12/19 12:14:48    356s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/19 12:14:48    356s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/19 12:14:48    356s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/19 12:14:48    356s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/19 12:14:48    356s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/19 12:14:48    356s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/19 12:14:48    356s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1203.2 MB
[12/19 12:14:48    356s] (I)       Ndr track 0 does not exist
[12/19 12:14:48    356s] (I)       Layer1  viaCost=300.00
[12/19 12:14:48    356s] (I)       Layer2  viaCost=100.00
[12/19 12:14:48    356s] (I)       Layer3  viaCost=200.00
[12/19 12:14:48    356s] (I)       ---------------------Grid Graph Info--------------------
[12/19 12:14:48    356s] (I)       routing area        :  (0, 0) - (1710240, 1710240)
[12/19 12:14:48    356s] (I)       core area           :  (290080, 290080) - (1417360, 1419600)
[12/19 12:14:48    356s] (I)       Site Width          :   560  (dbu)
[12/19 12:14:48    356s] (I)       Row Height          :  5600  (dbu)
[12/19 12:14:48    356s] (I)       GCell Width         : 22400  (dbu)
[12/19 12:14:48    356s] (I)       GCell Height        : 22400  (dbu)
[12/19 12:14:48    356s] (I)       grid                :    77    77     4
[12/19 12:14:48    356s] (I)       vertical capacity   :     0 22400     0 22400
[12/19 12:14:48    356s] (I)       horizontal capacity :     0     0 22400     0
[12/19 12:14:48    356s] (I)       Default wire width  :   230   280   280   440
[12/19 12:14:48    356s] (I)       Default wire space  :   230   280   280   460
[12/19 12:14:48    356s] (I)       Default pitch size  :   460   560   560  1120
[12/19 12:14:48    356s] (I)       First Track Coord   :     0   280   560  1400
[12/19 12:14:48    356s] (I)       Num tracks per GCell: 48.70 40.00 40.00 20.00
[12/19 12:14:48    356s] (I)       Total num of tracks :     0  3054  3053  1526
[12/19 12:14:48    356s] (I)       Num of masks        :     1     1     1     1
[12/19 12:14:48    356s] (I)       Num of trim masks   :     0     0     0     0
[12/19 12:14:48    356s] (I)       --------------------------------------------------------
[12/19 12:14:48    356s] 
[12/19 12:14:48    356s] [NR-eGR] ============ Routing rule table ============
[12/19 12:14:48    356s] [NR-eGR] Rule id 0. Nets 1534 
[12/19 12:14:48    356s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/19 12:14:48    356s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/19 12:14:48    356s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/19 12:14:48    356s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/19 12:14:48    356s] [NR-eGR] ========================================
[12/19 12:14:48    356s] [NR-eGR] 
[12/19 12:14:48    356s] (I)       After initializing earlyGlobalRoute syMemory usage = 1203.2 MB
[12/19 12:14:48    356s] (I)       Loading and dumping file time : 0.01 seconds
[12/19 12:14:48    356s] (I)       ============= Initialization =============
[12/19 12:14:48    356s] (I)       numLocalWires=3778  numGlobalNetBranches=1039  numLocalNetBranches=890
[12/19 12:14:48    356s] (I)       totalPins=5807  totalGlobalPin=3173 (54.64%)
[12/19 12:14:48    356s] (I)       total 2D Cap : 255656 = (110157 H, 145499 V)
[12/19 12:14:48    356s] (I)       ============  Phase 1a Route ============
[12/19 12:14:48    356s] (I)       Phase 1a runs 0.00 seconds
[12/19 12:14:48    356s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/19 12:14:48    356s] (I)       Usage: 5785 = (3341 H, 2444 V) = (3.03% H, 1.68% V) = (7.484e+04um H, 5.475e+04um V)
[12/19 12:14:48    356s] (I)       
[12/19 12:14:48    356s] (I)       ============  Phase 1b Route ============
[12/19 12:14:48    356s] (I)       Phase 1b runs 0.00 seconds
[12/19 12:14:48    356s] (I)       Usage: 5785 = (3341 H, 2444 V) = (3.03% H, 1.68% V) = (7.484e+04um H, 5.475e+04um V)
[12/19 12:14:48    356s] (I)       
[12/19 12:14:48    356s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/19 12:14:48    356s] 
[12/19 12:14:48    356s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/19 12:14:48    356s] Finished Early Global Route rough congestion estimation: mem = 1203.2M
[12/19 12:14:48    356s] earlyGlobalRoute rough estimation gcell size 4 row height
[12/19 12:14:48    356s] Congestion driven padding in post-place stage.
[12/19 12:14:48    357s] Congestion driven padding increases utilization from 0.051 to 0.051
[12/19 12:14:48    357s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1203.2M
[12/19 12:14:48    357s] Global placement CDP skipped at cutLevel 11.
[12/19 12:14:48    357s] Iteration  9: Total net bbox = 8.336e+04 (4.63e+04 3.71e+04)
[12/19 12:14:48    357s]               Est.  stn bbox = 1.472e+05 (8.26e+04 6.47e+04)
[12/19 12:14:48    357s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1203.2M
[12/19 12:14:48    357s] Iteration 10: Total net bbox = 8.336e+04 (4.63e+04 3.71e+04)
[12/19 12:14:48    357s]               Est.  stn bbox = 1.472e+05 (8.26e+04 6.47e+04)
[12/19 12:14:48    357s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1203.2M
[12/19 12:14:49    357s] Iteration 11: Total net bbox = 8.736e+04 (4.74e+04 4.00e+04)
[12/19 12:14:49    357s]               Est.  stn bbox = 1.514e+05 (8.38e+04 6.77e+04)
[12/19 12:14:49    357s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1203.2M
[12/19 12:14:49    357s] Iteration 12: Total net bbox = 8.891e+04 (4.88e+04 4.01e+04)
[12/19 12:14:49    357s]               Est.  stn bbox = 1.529e+05 (8.52e+04 6.78e+04)
[12/19 12:14:49    357s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1203.2M
[12/19 12:14:49    357s] [adp] clock
[12/19 12:14:49    357s] [adp] weight, nr nets, wire length
[12/19 12:14:49    357s] [adp]      0        1  1706.093000
[12/19 12:14:49    357s] [adp] data
[12/19 12:14:49    357s] [adp] weight, nr nets, wire length
[12/19 12:14:49    357s] [adp]      0     1533  87201.802000
[12/19 12:14:49    357s] [adp] 0.000000|0.000000|0.000000
[12/19 12:14:49    357s] Iteration 13: Total net bbox = 8.891e+04 (4.88e+04 4.01e+04)
[12/19 12:14:49    357s]               Est.  stn bbox = 1.529e+05 (8.52e+04 6.78e+04)
[12/19 12:14:49    357s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1203.2M
[12/19 12:14:49    357s] *** cost = 8.891e+04 (4.88e+04 4.01e+04) (cpu for global=0:00:00.8) real=0:00:01.0***
[12/19 12:14:49    357s] Solver runtime cpu: 0:00:00.4 real: 0:00:00.4
[12/19 12:14:49    357s] Core Placement runtime cpu: 0:00:00.6 real: 0:00:01.0
[12/19 12:14:49    357s] #spOpts: mergeVia=F 
[12/19 12:14:49    357s] Core basic site is CoreSite
[12/19 12:14:49    357s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:14:49    357s] Mark StBox On SiteArr starts
[12/19 12:14:49    357s] Mark StBox On SiteArr ends
[12/19 12:14:49    357s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1203.2MB).
[12/19 12:14:49    357s] *** Starting refinePlace (0:05:58 mem=1203.2M) ***
[12/19 12:14:49    357s] Total net bbox length = 8.891e+04 (4.882e+04 4.009e+04) (ext = 1.213e+04)
[12/19 12:14:49    357s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:14:49    357s] Starting refinePlace ...
[12/19 12:14:49    357s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:14:49    357s] Density distribution unevenness ratio = 81.377%
[12/19 12:14:49    357s]   Spread Effort: high, standalone mode, useDDP on.
[12/19 12:14:49    357s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1203.2MB) @(0:05:58 - 0:05:58).
[12/19 12:14:49    357s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:14:49    357s] wireLenOptFixPriorityInst 0 inst fixed
[12/19 12:14:49    357s] Placement tweakage begins.
[12/19 12:14:49    357s] wire length = 1.408e+05
[12/19 12:14:49    357s] wire length = 1.375e+05
[12/19 12:14:49    357s] Placement tweakage ends.
[12/19 12:14:49    357s] Move report: tweak moves 30 insts, mean move: 10.94 um, max move: 19.24 um
[12/19 12:14:49    357s] 	Max move on inst (mem_reg[11][13]): (1234.48, 659.96) --> (1239.40, 674.28)
[12/19 12:14:49    357s] Move report: legalization moves 1494 insts, mean move: 3.07 um, max move: 6.11 um
[12/19 12:14:49    357s] 	Max move on inst (g3278__1309): (408.08, 883.79) --> (407.68, 878.08)
[12/19 12:14:49    357s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1203.2MB) @(0:05:58 - 0:05:58).
[12/19 12:14:49    357s] Move report: Detail placement moves 1494 insts, mean move: 3.23 um, max move: 22.84 um
[12/19 12:14:49    357s] 	Max move on inst (g637__1840): (592.67, 961.02) --> (605.36, 950.88)
[12/19 12:14:49    357s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1203.2MB
[12/19 12:14:49    357s] Statistics of distance of Instance movement in refine placement:
[12/19 12:14:49    357s]   maximum (X+Y) =        22.84 um
[12/19 12:14:49    357s]   inst (g637__1840) with max move: (592.667, 961.024) -> (605.36, 950.88)
[12/19 12:14:49    357s]   mean    (X+Y) =         3.23 um
[12/19 12:14:49    357s] Total instances flipped for WireLenOpt: 83
[12/19 12:14:49    357s] Summary Report:
[12/19 12:14:49    357s] Instances move: 1494 (out of 1494 movable)
[12/19 12:14:49    357s] Instances flipped: 0
[12/19 12:14:49    357s] Mean displacement: 3.23 um
[12/19 12:14:49    357s] Max displacement: 22.84 um (Instance: g637__1840) (592.667, 961.024) -> (605.36, 950.88)
[12/19 12:14:49    357s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: invtd1
[12/19 12:14:49    357s] Total instances moved : 1494
[12/19 12:14:49    357s] Total net bbox length = 8.634e+04 (4.600e+04 4.033e+04) (ext = 1.213e+04)
[12/19 12:14:49    357s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1203.2MB
[12/19 12:14:49    357s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1203.2MB) @(0:05:58 - 0:05:58).
[12/19 12:14:49    357s] *** Finished refinePlace (0:05:58 mem=1203.2M) ***
[12/19 12:14:49    357s] *** End of Placement (cpu=0:00:01.0, real=0:00:01.0, mem=1203.2M) ***
[12/19 12:14:49    357s] #spOpts: mergeVia=F 
[12/19 12:14:49    357s] Core basic site is CoreSite
[12/19 12:14:49    357s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:14:49    357s] Mark StBox On SiteArr starts
[12/19 12:14:49    357s] Mark StBox On SiteArr ends
[12/19 12:14:49    357s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:14:49    357s] Density distribution unevenness ratio = 81.392%
[12/19 12:14:49    357s] Starting IO pin assignment...
[12/19 12:14:49    357s] <CMD> setDelayCalMode -engine aae
[12/19 12:14:49    357s] <CMD> setPlaceMode -reset -useNP
[12/19 12:14:49    357s] <CMD> setPlaceMode -reset -WLHigheffort
[12/19 12:14:49    357s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/19 12:14:49    357s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/19 12:14:49    357s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 12:14:49    357s] <CMD> setPlaceMode -reset -improveWithPsp
[12/19 12:14:49    357s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/19 12:14:49    357s] <CMD> getPlaceMode -congRepair -quiet
[12/19 12:14:49    357s] <CMD> getPlaceMode -fp -quiet
[12/19 12:14:49    357s] <CMD> getPlaceMode -congEffort -quiet
[12/19 12:14:49    357s] <CMD> getPlaceMode -nrgrAware -quiet
[12/19 12:14:49    357s] <CMD> getPlaceMode -fp -quiet
[12/19 12:14:49    357s] <CMD> getPlaceMode -congEffort -quiet
[12/19 12:14:49    357s] <CMD> getPlaceMode -enableCongRepairV3 -quiet
[12/19 12:14:49    357s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/19 12:14:49    357s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/19 12:14:49    357s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/19 12:14:49    357s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/19 12:14:49    357s] <CMD> getPlaceMode -quiet -congEffort
[12/19 12:14:49    357s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/19 12:14:49    357s] <CMD> getDesignMode -quiet -congEffort
[12/19 12:14:49    357s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/19 12:14:49    357s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/19 12:14:49    357s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/19 12:14:49    357s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/19 12:14:49    357s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 12:14:49    357s] *** Finishing placeDesign concurrent flow ***
[12/19 12:14:49    357s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 2, mem = 1199.2M **
[12/19 12:14:49    357s] <CMD> setPlaceMode -quiet -clusterMode auto
[12/19 12:14:49    357s] <CMD> getPlaceMode -trimView -quiet
[12/19 12:14:49    357s] <CMD> getOptMode -quiet -viewOptPolishing
[12/19 12:14:49    357s] <CMD> getOptMode -quiet -fastViewOpt
[12/19 12:14:49    357s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/19 12:14:49    357s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/19 12:14:49    357s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:14:49    357s] <CMD> setExtractRCMode -engine preRoute
[12/19 12:14:49    357s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/19 12:14:49    357s] <CMD> setPlaceMode -ignoreScan false -quiet
[12/19 12:14:49    357s] <CMD> setPlaceMode -reset -repairPlace
[12/19 12:14:49    357s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/19 12:14:49    357s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:14:49    357s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 12:14:49    357s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/19 12:14:49    357s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/19 12:14:49    357s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 12:14:49    357s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/19 12:14:49    357s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/19 12:14:49    357s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 12:14:49    357s] <CMD> getPlaceMode -fp -quiet
[12/19 12:14:49    357s] <CMD> getPlaceMode -fastfp -quiet
[12/19 12:14:49    357s] <CMD> getPlaceMode -doRPlace -quiet
[12/19 12:14:49    357s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[12/19 12:14:49    357s] <CMD> remove_rf_constraint
[12/19 12:14:49    357s] <CMD> getPlaceMode -quickCTS -quiet
[12/19 12:14:49    357s] <CMD> set spgFlowInInitialPlace 0
[12/19 12:14:49    357s] <CMD> getPlaceMode -user -maxRouteLayer
[12/19 12:14:49    357s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/19 12:14:49    357s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/19 12:14:49    357s] <CMD> getDesignMode -quiet -flowEffort
[12/19 12:14:49    357s] <CMD> report_message -end_cmd
[12/19 12:14:49    357s] 
[12/19 12:14:49    357s] *** Summary of all messages that are not suppressed in this session:
[12/19 12:14:49    357s] Severity  ID               Count  Summary                                  
[12/19 12:14:49    357s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/19 12:14:49    357s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/19 12:14:49    357s] WARNING   IMPSP-9532           1  Skipping assigning placement activity po...
[12/19 12:14:49    357s] *** Message Summary: 3 warning(s), 0 error(s)
[12/19 12:14:49    357s] 
[12/19 12:14:49    357s] <CMD> um::create_snapshot -name final -auto min
[12/19 12:14:49    357s] <CMD> um::pop_snapshot_stack
[12/19 12:14:49    357s] <CMD> um::create_snapshot -name place_design
[12/19 12:14:49    357s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:15:03    359s] <CMD> pan -22.063 51.907
[12/19 12:15:04    359s] <CMD> pan -7.567 43.274
[12/19 12:15:05    359s] <CMD> pan -2.878 10.233
[12/19 12:15:09    359s] <CMD> pan 303.991 -874.819
[12/19 12:15:20    360s] <CMD> setPlaceMode -fp false
[12/19 12:15:20    360s] <CMD> report_message -start_cmd
[12/19 12:15:20    360s] <CMD> getTrialRouteMode -maxRouteLayer -quiet
[12/19 12:15:20    360s] <CMD> getTrialRouteMode -user -maxRouteLayer
[12/19 12:15:20    360s] <CMD> getPlaceMode -user -maxRouteLayer
[12/19 12:15:20    360s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/19 12:15:20    360s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -adaptive -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/19 12:15:20    360s] <CMD> getPlaceMode -ignoreScan -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -user -ignoreScan
[12/19 12:15:20    360s] <CMD> getPlaceMode -repairPlace -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -user -repairPlace
[12/19 12:15:20    360s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/19 12:15:20    360s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/19 12:15:20    360s] <CMD> um::push_snapshot_stack
[12/19 12:15:20    360s] <CMD> getDesignMode -quiet -flowEffort
[12/19 12:15:20    360s] <CMD> getDesignMode -highSpeedCore -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -quiet -adaptive
[12/19 12:15:20    360s] <CMD> set spgFlowInInitialPlace 1
[12/19 12:15:20    360s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -softGuide -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 12:15:20    360s] <CMD> getPlaceMode -sdpPlace -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -sdpPlace -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/19 12:15:20    360s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/19 12:15:20    360s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/19 12:15:20    360s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 544, percentage of missing scan cell = 0.00% (0 / 544)
[12/19 12:15:20    360s] <CMD> getPlaceMode -place_check_library -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -trimView -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/19 12:15:20    360s] <CMD> getPlaceMode -congEffort -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/19 12:15:20    360s] <CMD> getPlaceMode -ignoreScan -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -user -ignoreScan
[12/19 12:15:20    360s] <CMD> getPlaceMode -repairPlace -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -user -repairPlace
[12/19 12:15:20    360s] <CMD> getPlaceMode -congEffort -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -fp -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -user -timingDriven
[12/19 12:15:20    360s] <CMD> getPlaceMode -fastFp -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -clusterMode -quiet
[12/19 12:15:20    360s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/19 12:15:20    360s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/19 12:15:20    360s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -forceTiming -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -fp -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -fastfp -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -timingDriven -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -fp -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -fastfp -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -powerDriven -quiet
[12/19 12:15:20    360s] <CMD> getExtractRCMode -quiet -engine
[12/19 12:15:20    360s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/19 12:15:20    360s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/19 12:15:20    360s] <CMD> getAnalysisMode -quiet -cppr
[12/19 12:15:20    360s] <CMD> setExtractRCMode -engine preRoute
[12/19 12:15:20    360s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/19 12:15:20    360s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:15:20    360s] <CMD_INTERNAL> isAnalysisModeSetup
[12/19 12:15:20    360s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:15:20    360s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/19 12:15:20    360s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/19 12:15:20    360s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 12:15:20    360s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/19 12:15:20    360s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/19 12:15:20    360s] <CMD> setPlaceMode -powerDriven 1
[12/19 12:15:20    360s] <CMD> setPlaceMode -ignoreScan 0
[12/19 12:15:20    360s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/19 12:15:20    360s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/19 12:15:20    360s] *** Starting placeDesign default flow ***
[12/19 12:15:20    360s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/19 12:15:20    360s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[12/19 12:15:20    360s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[12/19 12:15:20    360s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[12/19 12:15:20    360s] <CMD> deleteBufferTree -decloneInv
[12/19 12:15:20    360s] *** Start deleteBufferTree ***
[12/19 12:15:20    360s] Info: Detect buffers to remove automatically.
[12/19 12:15:20    360s] Analyzing netlist ...
[12/19 12:15:20    360s] Updating netlist
[12/19 12:15:20    360s] 
[12/19 12:15:20    360s] *summary: 0 instances (buffers/inverters) removed
[12/19 12:15:20    360s] *** Finish deleteBufferTree (0:00:00.1) ***
[12/19 12:15:20    360s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/19 12:15:20    360s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[12/19 12:15:20    360s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/19 12:15:20    360s] **INFO: Enable pre-place timing setting for timing analysis
[12/19 12:15:20    360s] Set Using Default Delay Limit as 101.
[12/19 12:15:20    360s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/19 12:15:20    360s] <CMD> set delaycal_use_default_delay_limit 101
[12/19 12:15:20    360s] Set Default Net Delay as 0 ps.
[12/19 12:15:20    360s] <CMD> set delaycal_default_net_delay 0
[12/19 12:15:20    360s] Set Default Net Load as 0 pF. 
[12/19 12:15:20    360s] <CMD> set delaycal_default_net_load 0
[12/19 12:15:20    360s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/19 12:15:20    360s] <CMD> getAnalysisMode -clkSrcPath -quiet
[12/19 12:15:20    360s] <CMD> getAnalysisMode -clockPropagation -quiet
[12/19 12:15:20    360s] <CMD> getAnalysisMode -checkType -quiet
[12/19 12:15:20    360s] <CMD> buildTimingGraph
[12/19 12:15:20    360s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/19 12:15:20    360s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/19 12:15:20    360s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[12/19 12:15:20    360s] **INFO: Analyzing IO path groups for slack adjustment
[12/19 12:15:20    360s] <CMD> get_global timing_enable_path_group_priority
[12/19 12:15:20    360s] <CMD> get_global timing_constraint_enable_group_path_resetting
[12/19 12:15:20    360s] <CMD> set_global timing_enable_path_group_priority false
[12/19 12:15:20    360s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[12/19 12:15:20    360s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/19 12:15:20    360s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/19 12:15:20    360s] <CMD> group_path -name in2reg_tmp.5019 -from {0xcb 0xce} -to 0xcf -ignore_source_of_trigger_arc
[12/19 12:15:20    360s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/19 12:15:20    360s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/19 12:15:20    360s] <CMD> group_path -name in2out_tmp.5019 -from {0xd2 0xd5} -to 0xd6 -ignore_source_of_trigger_arc
[12/19 12:15:20    360s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/19 12:15:20    360s] <CMD> group_path -name reg2reg_tmp.5019 -from 0xd8 -to 0xd9
[12/19 12:15:20    360s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/19 12:15:20    360s] <CMD> group_path -name reg2out_tmp.5019 -from 0xdc -to 0xdd
[12/19 12:15:20    360s] <CMD> setPathGroupOptions reg2reg_tmp.5019 -effortLevel high
[12/19 12:15:20    360s] Effort level <high> specified for reg2reg_tmp.5019 path_group
[12/19 12:15:20    360s] #################################################################################
[12/19 12:15:20    360s] # Design Stage: PreRoute
[12/19 12:15:20    360s] # Design Name: single_port_sync_ram
[12/19 12:15:20    360s] # Design Mode: 90nm
[12/19 12:15:20    360s] # Analysis Mode: MMMC Non-OCV 
[12/19 12:15:20    360s] # Parasitics Mode: No SPEF/RCDB
[12/19 12:15:20    360s] # Signoff Settings: SI Off 
[12/19 12:15:20    360s] #################################################################################
[12/19 12:15:20    360s] Calculate delays in BcWc mode...
[12/19 12:15:20    360s] Topological Sorting (REAL = 0:00:00.0, MEM = 1214.0M, InitMEM = 1214.0M)
[12/19 12:15:20    360s] Start delay calculation (fullDC) (1 T). (MEM=1214)
[12/19 12:15:20    360s] End AAE Lib Interpolated Model. (MEM=1230.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:15:20    361s] Total number of fetched objects 1606
[12/19 12:15:20    361s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:15:20    361s] End delay calculation. (MEM=1296.91 CPU=0:00:00.1 REAL=0:00:00.0)
[12/19 12:15:20    361s] End delay calculation (fullDC). (MEM=1296.91 CPU=0:00:00.3 REAL=0:00:00.0)
[12/19 12:15:20    361s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1296.9M) ***
[12/19 12:15:20    361s] <CMD> reset_path_group -name in2reg_tmp.5019
[12/19 12:15:20    361s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/19 12:15:20    361s] **INFO: Disable pre-place timing setting for timing analysis
[12/19 12:15:20    361s] <CMD> setDelayCalMode -ignoreNetLoad false
[12/19 12:15:20    361s] Set Using Default Delay Limit as 1000.
[12/19 12:15:20    361s] <CMD> set delaycal_use_default_delay_limit 1000
[12/19 12:15:20    361s] Set Default Net Delay as 1000 ps.
[12/19 12:15:20    361s] <CMD> set delaycal_default_net_delay 1000ps
[12/19 12:15:20    361s] Set Default Net Load as 0.5 pF. 
[12/19 12:15:20    361s] <CMD> set delaycal_default_net_load 0.5pf
[12/19 12:15:20    361s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/19 12:15:20    361s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:15:20    361s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/19 12:15:20    361s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/19 12:15:20    361s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/19 12:15:20    361s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/19 12:15:20    361s] Deleted 0 physical inst  (cell - / prefix -).
[12/19 12:15:20    361s] *** Starting "NanoPlace(TM) placement v#10 (mem=1282.8M)" ...
[12/19 12:15:20    361s] <CMD> setDelayCalMode -engine feDc
[12/19 12:15:20    361s] No user setting net weight.
[12/19 12:15:20    361s] Options: powerDriven clkGateAware pinGuide congEffort=medium gpeffort=medium 
[12/19 12:15:20    361s] #std cell=1494 (0 fixed + 1494 movable) #block=0 (0 floating + 0 preplaced)
[12/19 12:15:20    361s] #ioInst=660 #net=1534 #term=5807 #term/net=3.79, #fixedIo=660, #floatIo=0, #fixedPin=40, #floatPin=0
[12/19 12:15:20    361s] stdCell: 1494 single + 0 double + 0 multi
[12/19 12:15:20    361s] Total standard cell length = 9.5620 (mm), area = 0.0535 (mm^2)
[12/19 12:15:20    361s] Core basic site is CoreSite
[12/19 12:15:20    361s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:15:20    361s] Mark StBox On SiteArr starts
[12/19 12:15:20    361s] Mark StBox On SiteArr ends
[12/19 12:15:20    361s] Apply auto density screen in pre-place stage.
[12/19 12:15:21    361s] Auto density screen increases utilization from 0.042 to 0.042
[12/19 12:15:21    361s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:01.0 mem = 1282.8M
[12/19 12:15:21    361s] Average module density = 0.042.
[12/19 12:15:21    361s] Density for the design = 0.042.
[12/19 12:15:21    361s]        = stdcell_area 17075 sites (53547 um^2) / alloc_area 404613 sites (1268866 um^2).
[12/19 12:15:21    361s] Pin Density = 0.01435.
[12/19 12:15:21    361s]             = total # of pins 5807 / total area 404613.
[12/19 12:15:21    361s] Initial padding reaches pin density 0.443 for top
[12/19 12:15:21    361s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 30750.000
[12/19 12:15:21    361s] Initial padding increases density from 0.042 to 0.051 for top
[12/19 12:15:21    361s] === lastAutoLevel = 9 
[12/19 12:15:21    361s] **WARN: (IMPSP-9532):	Skipping assigning placement activity power weights when activity file was not read
[12/19 12:15:21    361s] [adp] 1:1:0:1
[12/19 12:15:21    361s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/19 12:15:21    361s] Iteration  1: Total net bbox = 1.831e+05 (8.54e+04 9.77e+04)
[12/19 12:15:21    361s]               Est.  stn bbox = 2.161e+05 (1.02e+05 1.14e+05)
[12/19 12:15:21    361s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1202.2M
[12/19 12:15:21    361s] Iteration  2: Total net bbox = 1.831e+05 (8.54e+04 9.77e+04)
[12/19 12:15:21    361s]               Est.  stn bbox = 2.161e+05 (1.02e+05 1.14e+05)
[12/19 12:15:21    361s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1202.2M
[12/19 12:15:21    361s] Iteration  3: Total net bbox = 8.195e+04 (4.00e+04 4.20e+04)
[12/19 12:15:21    361s]               Est.  stn bbox = 1.427e+05 (6.92e+04 7.35e+04)
[12/19 12:15:21    361s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1202.2M
[12/19 12:15:21    361s] Iteration  4: Total net bbox = 8.119e+04 (3.94e+04 4.18e+04)
[12/19 12:15:21    361s]               Est.  stn bbox = 1.477e+05 (7.12e+04 7.65e+04)
[12/19 12:15:21    361s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1202.2M
[12/19 12:15:21    361s] Iteration  5: Total net bbox = 8.126e+04 (3.90e+04 4.23e+04)
[12/19 12:15:21    361s]               Est.  stn bbox = 1.586e+05 (7.60e+04 8.26e+04)
[12/19 12:15:21    361s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1202.2M
[12/19 12:15:21    361s] Iteration  6: Total net bbox = 8.104e+04 (3.81e+04 4.29e+04)
[12/19 12:15:21    361s]               Est.  stn bbox = 1.611e+05 (7.52e+04 8.58e+04)
[12/19 12:15:21    361s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1202.2M
[12/19 12:15:21    361s] Starting Early Global Route rough congestion estimation: mem = 1202.2M
[12/19 12:15:21    361s] <CMD> getTrialRouteMode -user -honorClockSpecNDR
[12/19 12:15:21    361s] <CMD> getTrialRouteMode -user -clkNetRoutingDemandInTracks
[12/19 12:15:21    361s] <CMD> getTrialRouteMode -user -maxRouteLayer
[12/19 12:15:21    361s] <CMD> getTrialRouteMode -user -minRouteLayer
[12/19 12:15:21    361s] <CMD> getTrialRouteMode -user -routeGuide
[12/19 12:15:21    361s] <CMD> getTrialRouteMode -quiet -handlePreroute
[12/19 12:15:21    361s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[12/19 12:15:21    361s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[12/19 12:15:21    361s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[12/19 12:15:21    361s] (I)       Reading DB...
[12/19 12:15:21    361s] (I)       before initializing RouteDB syMemory usage = 1202.2 MB
[12/19 12:15:21    361s] (I)       congestionReportName   : 
[12/19 12:15:21    361s] (I)       layerRangeFor2DCongestion : 
[12/19 12:15:21    361s] (I)       buildTerm2TermWires    : 1
[12/19 12:15:21    361s] (I)       doTrackAssignment      : 1
[12/19 12:15:21    361s] (I)       dumpBookshelfFiles     : 0
[12/19 12:15:21    361s] (I)       numThreads             : 1
[12/19 12:15:21    361s] (I)       bufferingAwareRouting  : false
[12/19 12:15:21    361s] [NR-eGR] honorMsvRouteConstraint: false
[12/19 12:15:21    361s] (I)       honorPin               : false
[12/19 12:15:21    361s] (I)       honorPinGuide          : true
[12/19 12:15:21    361s] (I)       honorPartition         : false
[12/19 12:15:21    361s] (I)       allowPartitionCrossover: false
[12/19 12:15:21    361s] (I)       honorSingleEntry       : true
[12/19 12:15:21    361s] (I)       honorSingleEntryStrong : true
[12/19 12:15:21    361s] (I)       handleViaSpacingRule   : false
[12/19 12:15:21    361s] (I)       handleEolSpacingRule   : false
[12/19 12:15:21    361s] (I)       PDConstraint           : none
[12/19 12:15:21    361s] (I)       expBetterNDRHandling   : false
[12/19 12:15:21    361s] [NR-eGR] honorClockSpecNDR      : 0
[12/19 12:15:21    361s] (I)       routingEffortLevel     : 3
[12/19 12:15:21    361s] (I)       effortLevel            : standard
[12/19 12:15:21    361s] [NR-eGR] minRouteLayer          : 2
[12/19 12:15:21    361s] [NR-eGR] maxRouteLayer          : 127
[12/19 12:15:21    361s] (I)       relaxedTopLayerCeiling : 127
[12/19 12:15:21    361s] (I)       relaxedBottomLayerFloor: 2
[12/19 12:15:21    361s] (I)       numRowsPerGCell        : 13
[12/19 12:15:21    361s] (I)       speedUpLargeDesign     : 0
[12/19 12:15:21    361s] (I)       multiThreadingTA       : 1
[12/19 12:15:21    361s] (I)       blkAwareLayerSwitching : 1
[12/19 12:15:21    361s] (I)       optimizationMode       : false
[12/19 12:15:21    361s] (I)       routeSecondPG          : false
[12/19 12:15:21    361s] (I)       scenicRatioForLayerRelax: 0.00
[12/19 12:15:21    361s] (I)       detourLimitForLayerRelax: 0.00
[12/19 12:15:21    361s] (I)       punchThroughDistance   : 500.00
[12/19 12:15:21    361s] (I)       scenicBound            : 1.15
[12/19 12:15:21    361s] (I)       maxScenicToAvoidBlk    : 100.00
[12/19 12:15:21    361s] (I)       source-to-sink ratio   : 0.00
[12/19 12:15:21    361s] (I)       targetCongestionRatioH : 1.00
[12/19 12:15:21    361s] (I)       targetCongestionRatioV : 1.00
[12/19 12:15:21    361s] (I)       layerCongestionRatio   : 0.70
[12/19 12:15:21    361s] (I)       m1CongestionRatio      : 0.10
[12/19 12:15:21    361s] (I)       m2m3CongestionRatio    : 0.70
[12/19 12:15:21    361s] (I)       localRouteEffort       : 1.00
[12/19 12:15:21    361s] (I)       numSitesBlockedByOneVia: 8.00
[12/19 12:15:21    361s] (I)       supplyScaleFactorH     : 1.00
[12/19 12:15:21    361s] (I)       supplyScaleFactorV     : 1.00
[12/19 12:15:21    361s] (I)       highlight3DOverflowFactor: 0.00
[12/19 12:15:21    361s] (I)       doubleCutViaModelingRatio: 0.00
[12/19 12:15:21    361s] (I)       routeVias              : 
[12/19 12:15:21    361s] (I)       readTROption           : true
[12/19 12:15:21    361s] (I)       extraSpacingFactor     : 1.00
[12/19 12:15:21    361s] [NR-eGR] numTracksPerClockWire  : 0
[12/19 12:15:21    361s] (I)       routeSelectedNetsOnly  : false
[12/19 12:15:21    361s] (I)       clkNetUseMaxDemand     : false
[12/19 12:15:21    361s] (I)       extraDemandForClocks   : 0
[12/19 12:15:21    361s] (I)       steinerRemoveLayers    : false
[12/19 12:15:21    361s] (I)       demoteLayerScenicScale : 1.00
[12/19 12:15:21    361s] (I)       nonpreferLayerCostScale : 100.00
[12/19 12:15:21    361s] (I)       similarTopologyRoutingFast : false
[12/19 12:15:21    361s] (I)       spanningTreeRefinement : false
[12/19 12:15:21    361s] (I)       spanningTreeRefinementAlpha : 0.50
[12/19 12:15:21    361s] (I)       starting read tracks
[12/19 12:15:21    361s] (I)       build grid graph
[12/19 12:15:21    361s] (I)       build grid graph start
[12/19 12:15:21    361s] [NR-eGR] Layer1 has no routable track
[12/19 12:15:21    361s] [NR-eGR] Layer2 has single uniform track structure
[12/19 12:15:21    361s] [NR-eGR] Layer3 has single uniform track structure
[12/19 12:15:21    361s] [NR-eGR] Layer4 has single uniform track structure
[12/19 12:15:21    361s] (I)       build grid graph end
[12/19 12:15:21    361s] (I)       numViaLayers=4
[12/19 12:15:21    361s] (I)       Reading via V2 for layer: 0 
[12/19 12:15:21    361s] (I)       Reading via V3_cross for layer: 1 
[12/19 12:15:21    361s] (I)       Reading via VL for layer: 2 
[12/19 12:15:21    361s] (I)       end build via table
[12/19 12:15:21    361s] [NR-eGR] numRoutingBlks=0 numInstBlks=2812 numPGBlocks=3697 numBumpBlks=0 numBoundaryFakeBlks=0
[12/19 12:15:21    361s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/19 12:15:21    361s] (I)       readDataFromPlaceDB
[12/19 12:15:21    361s] (I)       Read net information..
[12/19 12:15:21    361s] [NR-eGR] Read numTotalNets=1534  numIgnoredNets=0
[12/19 12:15:21    361s] (I)       Read testcase time = 0.000 seconds
[12/19 12:15:21    361s] 
[12/19 12:15:21    361s] (I)       read default dcut vias
[12/19 12:15:21    361s] (I)       Reading via V2 for layer: 0 
[12/19 12:15:21    361s] (I)       Reading via V3 for layer: 1 
[12/19 12:15:21    361s] (I)       Reading via VL for layer: 2 
[12/19 12:15:21    361s] (I)       build grid graph start
[12/19 12:15:21    361s] (I)       build grid graph end
[12/19 12:15:21    361s] (I)       Model blockage into capacity
[12/19 12:15:21    361s] (I)       Read numBlocks=9271  numPreroutedWires=0  numCapScreens=0
[12/19 12:15:21    361s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/19 12:15:21    361s] (I)       blocked area on Layer2 : 2909471934850  (99.47%)
[12/19 12:15:21    361s] (I)       blocked area on Layer3 : 3154712929200  (107.86%)
[12/19 12:15:21    361s] (I)       blocked area on Layer4 : 4041598864300  (138.18%)
[12/19 12:15:21    361s] (I)       Modeling time = 0.000 seconds
[12/19 12:15:21    361s] 
[12/19 12:15:21    361s] (I)       Number of ignored nets = 0
[12/19 12:15:21    361s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/19 12:15:21    361s] (I)       Number of clock nets = 1.  Ignored: No
[12/19 12:15:21    361s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/19 12:15:21    361s] (I)       Number of special nets = 0.  Ignored: Yes
[12/19 12:15:21    361s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/19 12:15:21    361s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/19 12:15:21    361s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/19 12:15:21    361s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/19 12:15:21    361s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/19 12:15:21    361s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/19 12:15:21    361s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1202.2 MB
[12/19 12:15:21    361s] (I)       Ndr track 0 does not exist
[12/19 12:15:21    361s] (I)       Layer1  viaCost=300.00
[12/19 12:15:21    361s] (I)       Layer2  viaCost=100.00
[12/19 12:15:21    361s] (I)       Layer3  viaCost=200.00
[12/19 12:15:21    361s] (I)       ---------------------Grid Graph Info--------------------
[12/19 12:15:21    361s] (I)       routing area        :  (0, 0) - (1710240, 1710240)
[12/19 12:15:21    361s] (I)       core area           :  (290080, 290080) - (1417360, 1419600)
[12/19 12:15:21    361s] (I)       Site Width          :   560  (dbu)
[12/19 12:15:21    361s] (I)       Row Height          :  5600  (dbu)
[12/19 12:15:21    361s] (I)       GCell Width         : 72800  (dbu)
[12/19 12:15:21    361s] (I)       GCell Height        : 72800  (dbu)
[12/19 12:15:21    361s] (I)       grid                :    24    24     4
[12/19 12:15:21    361s] (I)       vertical capacity   :     0 72800     0 72800
[12/19 12:15:21    361s] (I)       horizontal capacity :     0     0 72800     0
[12/19 12:15:21    361s] (I)       Default wire width  :   230   280   280   440
[12/19 12:15:21    361s] (I)       Default wire space  :   230   280   280   460
[12/19 12:15:21    361s] (I)       Default pitch size  :   460   560   560  1120
[12/19 12:15:21    361s] (I)       First Track Coord   :     0   280   560  1400
[12/19 12:15:21    361s] (I)       Num tracks per GCell: 158.26 130.00 130.00 65.00
[12/19 12:15:21    361s] (I)       Total num of tracks :     0  3054  3053  1526
[12/19 12:15:21    361s] (I)       Num of masks        :     1     1     1     1
[12/19 12:15:21    361s] (I)       Num of trim masks   :     0     0     0     0
[12/19 12:15:21    361s] (I)       --------------------------------------------------------
[12/19 12:15:21    361s] 
[12/19 12:15:21    361s] [NR-eGR] ============ Routing rule table ============
[12/19 12:15:21    361s] [NR-eGR] Rule id 0. Nets 1534 
[12/19 12:15:21    361s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/19 12:15:21    361s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/19 12:15:21    361s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/19 12:15:21    361s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/19 12:15:21    361s] [NR-eGR] ========================================
[12/19 12:15:21    361s] [NR-eGR] 
[12/19 12:15:21    361s] (I)       After initializing earlyGlobalRoute syMemory usage = 1202.2 MB
[12/19 12:15:21    361s] (I)       Loading and dumping file time : 0.01 seconds
[12/19 12:15:21    361s] (I)       ============= Initialization =============
[12/19 12:15:21    361s] (I)       numLocalWires=6130  numGlobalNetBranches=1106  numLocalNetBranches=2017
[12/19 12:15:21    361s] (I)       totalPins=5807  totalGlobalPin=1374 (23.66%)
[12/19 12:15:21    361s] (I)       total 2D Cap : 77366 = (33343 H, 44023 V)
[12/19 12:15:21    361s] (I)       ============  Phase 1a Route ============
[12/19 12:15:21    361s] (I)       Phase 1a runs 0.00 seconds
[12/19 12:15:21    361s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/19 12:15:21    361s] (I)       Usage: 1784 = (858 H, 926 V) = (2.57% H, 2.10% V) = (6.246e+04um H, 6.741e+04um V)
[12/19 12:15:21    361s] (I)       
[12/19 12:15:21    361s] (I)       ============  Phase 1b Route ============
[12/19 12:15:21    361s] (I)       Usage: 1784 = (858 H, 926 V) = (2.57% H, 2.10% V) = (6.246e+04um H, 6.741e+04um V)
[12/19 12:15:21    361s] (I)       
[12/19 12:15:21    361s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/19 12:15:21    361s] 
[12/19 12:15:21    361s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/19 12:15:21    361s] Finished Early Global Route rough congestion estimation: mem = 1202.2M
[12/19 12:15:21    361s] earlyGlobalRoute rough estimation gcell size 13 row height
[12/19 12:15:21    361s] Congestion driven padding in post-place stage.
[12/19 12:15:21    361s] Congestion driven padding increases utilization from 0.051 to 0.050
[12/19 12:15:21    361s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1202.2M
[12/19 12:15:21    361s] Global placement CDP skipped at cutLevel 7.
[12/19 12:15:21    361s] Iteration  7: Total net bbox = 8.593e+04 (4.23e+04 4.36e+04)
[12/19 12:15:21    361s]               Est.  stn bbox = 1.660e+05 (7.95e+04 8.65e+04)
[12/19 12:15:21    361s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1202.2M
[12/19 12:15:21    361s] Iteration  8: Total net bbox = 8.593e+04 (4.23e+04 4.36e+04)
[12/19 12:15:21    361s]               Est.  stn bbox = 1.660e+05 (7.95e+04 8.65e+04)
[12/19 12:15:21    361s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1202.2M
[12/19 12:15:21    361s] Starting Early Global Route rough congestion estimation: mem = 1202.2M
[12/19 12:15:21    361s] <CMD> getTrialRouteMode -user -honorClockSpecNDR
[12/19 12:15:21    361s] <CMD> getTrialRouteMode -user -clkNetRoutingDemandInTracks
[12/19 12:15:21    361s] <CMD> getTrialRouteMode -user -maxRouteLayer
[12/19 12:15:21    361s] <CMD> getTrialRouteMode -user -minRouteLayer
[12/19 12:15:21    361s] <CMD> getTrialRouteMode -user -routeGuide
[12/19 12:15:21    361s] <CMD> getTrialRouteMode -quiet -handlePreroute
[12/19 12:15:21    361s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[12/19 12:15:21    361s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[12/19 12:15:21    361s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[12/19 12:15:21    361s] (I)       Reading DB...
[12/19 12:15:21    361s] (I)       before initializing RouteDB syMemory usage = 1202.2 MB
[12/19 12:15:21    361s] (I)       congestionReportName   : 
[12/19 12:15:21    361s] (I)       layerRangeFor2DCongestion : 
[12/19 12:15:21    361s] (I)       buildTerm2TermWires    : 1
[12/19 12:15:21    361s] (I)       doTrackAssignment      : 1
[12/19 12:15:21    361s] (I)       dumpBookshelfFiles     : 0
[12/19 12:15:21    361s] (I)       numThreads             : 1
[12/19 12:15:21    361s] (I)       bufferingAwareRouting  : false
[12/19 12:15:21    361s] [NR-eGR] honorMsvRouteConstraint: false
[12/19 12:15:21    361s] (I)       honorPin               : false
[12/19 12:15:21    361s] (I)       honorPinGuide          : true
[12/19 12:15:21    361s] (I)       honorPartition         : false
[12/19 12:15:21    361s] (I)       allowPartitionCrossover: false
[12/19 12:15:21    361s] (I)       honorSingleEntry       : true
[12/19 12:15:21    361s] (I)       honorSingleEntryStrong : true
[12/19 12:15:21    361s] (I)       handleViaSpacingRule   : false
[12/19 12:15:21    361s] (I)       handleEolSpacingRule   : false
[12/19 12:15:21    361s] (I)       PDConstraint           : none
[12/19 12:15:21    361s] (I)       expBetterNDRHandling   : false
[12/19 12:15:21    361s] [NR-eGR] honorClockSpecNDR      : 0
[12/19 12:15:21    361s] (I)       routingEffortLevel     : 3
[12/19 12:15:21    361s] (I)       effortLevel            : standard
[12/19 12:15:21    361s] [NR-eGR] minRouteLayer          : 2
[12/19 12:15:21    361s] [NR-eGR] maxRouteLayer          : 127
[12/19 12:15:21    361s] (I)       relaxedTopLayerCeiling : 127
[12/19 12:15:21    361s] (I)       relaxedBottomLayerFloor: 2
[12/19 12:15:21    361s] (I)       numRowsPerGCell        : 7
[12/19 12:15:21    361s] (I)       speedUpLargeDesign     : 0
[12/19 12:15:21    361s] (I)       multiThreadingTA       : 1
[12/19 12:15:21    361s] (I)       blkAwareLayerSwitching : 1
[12/19 12:15:21    361s] (I)       optimizationMode       : false
[12/19 12:15:21    361s] (I)       routeSecondPG          : false
[12/19 12:15:21    361s] (I)       scenicRatioForLayerRelax: 0.00
[12/19 12:15:21    361s] (I)       detourLimitForLayerRelax: 0.00
[12/19 12:15:21    361s] (I)       punchThroughDistance   : 500.00
[12/19 12:15:21    361s] (I)       scenicBound            : 1.15
[12/19 12:15:21    361s] (I)       maxScenicToAvoidBlk    : 100.00
[12/19 12:15:21    361s] (I)       source-to-sink ratio   : 0.00
[12/19 12:15:21    361s] (I)       targetCongestionRatioH : 1.00
[12/19 12:15:21    361s] (I)       targetCongestionRatioV : 1.00
[12/19 12:15:21    361s] (I)       layerCongestionRatio   : 0.70
[12/19 12:15:21    361s] (I)       m1CongestionRatio      : 0.10
[12/19 12:15:21    361s] (I)       m2m3CongestionRatio    : 0.70
[12/19 12:15:21    361s] (I)       localRouteEffort       : 1.00
[12/19 12:15:21    361s] (I)       numSitesBlockedByOneVia: 8.00
[12/19 12:15:21    361s] (I)       supplyScaleFactorH     : 1.00
[12/19 12:15:21    361s] (I)       supplyScaleFactorV     : 1.00
[12/19 12:15:21    361s] (I)       highlight3DOverflowFactor: 0.00
[12/19 12:15:21    361s] (I)       doubleCutViaModelingRatio: 0.00
[12/19 12:15:21    361s] (I)       routeVias              : 
[12/19 12:15:21    361s] (I)       readTROption           : true
[12/19 12:15:21    361s] (I)       extraSpacingFactor     : 1.00
[12/19 12:15:21    361s] [NR-eGR] numTracksPerClockWire  : 0
[12/19 12:15:21    361s] (I)       routeSelectedNetsOnly  : false
[12/19 12:15:21    361s] (I)       clkNetUseMaxDemand     : false
[12/19 12:15:21    361s] (I)       extraDemandForClocks   : 0
[12/19 12:15:21    361s] (I)       steinerRemoveLayers    : false
[12/19 12:15:21    361s] (I)       demoteLayerScenicScale : 1.00
[12/19 12:15:21    361s] (I)       nonpreferLayerCostScale : 100.00
[12/19 12:15:21    361s] (I)       similarTopologyRoutingFast : false
[12/19 12:15:21    361s] (I)       spanningTreeRefinement : false
[12/19 12:15:21    361s] (I)       spanningTreeRefinementAlpha : 0.50
[12/19 12:15:21    361s] (I)       starting read tracks
[12/19 12:15:21    361s] (I)       build grid graph
[12/19 12:15:21    361s] (I)       build grid graph start
[12/19 12:15:21    361s] [NR-eGR] Layer1 has no routable track
[12/19 12:15:21    361s] [NR-eGR] Layer2 has single uniform track structure
[12/19 12:15:21    361s] [NR-eGR] Layer3 has single uniform track structure
[12/19 12:15:21    361s] [NR-eGR] Layer4 has single uniform track structure
[12/19 12:15:21    361s] (I)       build grid graph end
[12/19 12:15:21    361s] (I)       numViaLayers=4
[12/19 12:15:21    361s] (I)       Reading via V2 for layer: 0 
[12/19 12:15:21    361s] (I)       Reading via V3_cross for layer: 1 
[12/19 12:15:21    361s] (I)       Reading via VL for layer: 2 
[12/19 12:15:21    361s] (I)       end build via table
[12/19 12:15:21    361s] [NR-eGR] numRoutingBlks=0 numInstBlks=2812 numPGBlocks=3697 numBumpBlks=0 numBoundaryFakeBlks=0
[12/19 12:15:21    361s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/19 12:15:21    361s] (I)       readDataFromPlaceDB
[12/19 12:15:21    361s] (I)       Read net information..
[12/19 12:15:21    361s] [NR-eGR] Read numTotalNets=1534  numIgnoredNets=0
[12/19 12:15:21    361s] (I)       Read testcase time = 0.000 seconds
[12/19 12:15:21    361s] 
[12/19 12:15:21    361s] (I)       read default dcut vias
[12/19 12:15:21    361s] (I)       Reading via V2 for layer: 0 
[12/19 12:15:21    361s] (I)       Reading via V3 for layer: 1 
[12/19 12:15:21    361s] (I)       Reading via VL for layer: 2 
[12/19 12:15:21    361s] (I)       build grid graph start
[12/19 12:15:21    361s] (I)       build grid graph end
[12/19 12:15:21    361s] (I)       Model blockage into capacity
[12/19 12:15:21    361s] (I)       Read numBlocks=9271  numPreroutedWires=0  numCapScreens=0
[12/19 12:15:21    361s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/19 12:15:21    361s] (I)       blocked area on Layer2 : 2909471934850  (99.47%)
[12/19 12:15:21    361s] (I)       blocked area on Layer3 : 3154712929200  (107.86%)
[12/19 12:15:21    361s] (I)       blocked area on Layer4 : 4041598864300  (138.18%)
[12/19 12:15:21    361s] (I)       Modeling time = 0.000 seconds
[12/19 12:15:21    361s] 
[12/19 12:15:21    361s] (I)       Number of ignored nets = 0
[12/19 12:15:21    361s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/19 12:15:21    361s] (I)       Number of clock nets = 1.  Ignored: No
[12/19 12:15:21    361s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/19 12:15:21    361s] (I)       Number of special nets = 0.  Ignored: Yes
[12/19 12:15:21    361s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/19 12:15:21    361s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/19 12:15:21    361s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/19 12:15:21    361s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/19 12:15:21    361s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/19 12:15:21    361s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/19 12:15:21    361s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1202.2 MB
[12/19 12:15:21    361s] (I)       Ndr track 0 does not exist
[12/19 12:15:21    361s] (I)       Layer1  viaCost=300.00
[12/19 12:15:21    361s] (I)       Layer2  viaCost=100.00
[12/19 12:15:21    361s] (I)       Layer3  viaCost=200.00
[12/19 12:15:21    361s] (I)       ---------------------Grid Graph Info--------------------
[12/19 12:15:21    361s] (I)       routing area        :  (0, 0) - (1710240, 1710240)
[12/19 12:15:21    361s] (I)       core area           :  (290080, 290080) - (1417360, 1419600)
[12/19 12:15:21    361s] (I)       Site Width          :   560  (dbu)
[12/19 12:15:21    361s] (I)       Row Height          :  5600  (dbu)
[12/19 12:15:21    361s] (I)       GCell Width         : 39200  (dbu)
[12/19 12:15:21    361s] (I)       GCell Height        : 39200  (dbu)
[12/19 12:15:21    361s] (I)       grid                :    44    44     4
[12/19 12:15:21    361s] (I)       vertical capacity   :     0 39200     0 39200
[12/19 12:15:21    361s] (I)       horizontal capacity :     0     0 39200     0
[12/19 12:15:21    361s] (I)       Default wire width  :   230   280   280   440
[12/19 12:15:21    361s] (I)       Default wire space  :   230   280   280   460
[12/19 12:15:21    361s] (I)       Default pitch size  :   460   560   560  1120
[12/19 12:15:21    361s] (I)       First Track Coord   :     0   280   560  1400
[12/19 12:15:21    361s] (I)       Num tracks per GCell: 85.22 70.00 70.00 35.00
[12/19 12:15:21    361s] (I)       Total num of tracks :     0  3054  3053  1526
[12/19 12:15:21    361s] (I)       Num of masks        :     1     1     1     1
[12/19 12:15:21    361s] (I)       Num of trim masks   :     0     0     0     0
[12/19 12:15:21    361s] (I)       --------------------------------------------------------
[12/19 12:15:21    361s] 
[12/19 12:15:21    361s] [NR-eGR] ============ Routing rule table ============
[12/19 12:15:21    361s] [NR-eGR] Rule id 0. Nets 1534 
[12/19 12:15:21    361s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/19 12:15:21    361s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/19 12:15:21    361s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/19 12:15:21    361s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/19 12:15:21    361s] [NR-eGR] ========================================
[12/19 12:15:21    361s] [NR-eGR] 
[12/19 12:15:21    361s] (I)       After initializing earlyGlobalRoute syMemory usage = 1202.2 MB
[12/19 12:15:21    361s] (I)       Loading and dumping file time : 0.01 seconds
[12/19 12:15:21    361s] (I)       ============= Initialization =============
[12/19 12:15:21    361s] (I)       numLocalWires=5605  numGlobalNetBranches=1320  numLocalNetBranches=1643
[12/19 12:15:21    361s] (I)       totalPins=5807  totalGlobalPin=1603 (27.60%)
[12/19 12:15:21    361s] (I)       total 2D Cap : 142366 = (61375 H, 80991 V)
[12/19 12:15:21    361s] (I)       ============  Phase 1a Route ============
[12/19 12:15:21    361s] (I)       Phase 1a runs 0.00 seconds
[12/19 12:15:21    361s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/19 12:15:21    361s] (I)       Usage: 3181 = (1456 H, 1725 V) = (2.37% H, 2.13% V) = (5.708e+04um H, 6.762e+04um V)
[12/19 12:15:21    361s] (I)       
[12/19 12:15:21    361s] (I)       ============  Phase 1b Route ============
[12/19 12:15:21    361s] (I)       Usage: 3181 = (1456 H, 1725 V) = (2.37% H, 2.13% V) = (5.708e+04um H, 6.762e+04um V)
[12/19 12:15:21    361s] (I)       
[12/19 12:15:21    361s] (I)       earlyGlobalRoute overflow: 0.20% H + 0.00% V
[12/19 12:15:21    361s] 
[12/19 12:15:21    361s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.19% H + 0.00% V
[12/19 12:15:21    361s] Finished Early Global Route rough congestion estimation: mem = 1202.2M
[12/19 12:15:21    361s] earlyGlobalRoute rough estimation gcell size 7 row height
[12/19 12:15:21    361s] Congestion driven padding in post-place stage.
[12/19 12:15:21    361s] Congestion driven padding increases utilization from 0.050 to 0.050
[12/19 12:15:21    361s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1202.2M
[12/19 12:15:21    361s] Global placement CDP skipped at cutLevel 9.
[12/19 12:15:21    361s] Iteration  9: Total net bbox = 8.460e+04 (4.21e+04 4.25e+04)
[12/19 12:15:21    361s]               Est.  stn bbox = 1.650e+05 (7.97e+04 8.52e+04)
[12/19 12:15:21    361s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1202.2M
[12/19 12:15:21    361s] Iteration 10: Total net bbox = 8.460e+04 (4.21e+04 4.25e+04)
[12/19 12:15:21    361s]               Est.  stn bbox = 1.650e+05 (7.97e+04 8.52e+04)
[12/19 12:15:21    361s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1202.2M
[12/19 12:15:21    362s] Starting Early Global Route rough congestion estimation: mem = 1202.2M
[12/19 12:15:21    362s] <CMD> getTrialRouteMode -user -honorClockSpecNDR
[12/19 12:15:21    362s] <CMD> getTrialRouteMode -user -clkNetRoutingDemandInTracks
[12/19 12:15:21    362s] <CMD> getTrialRouteMode -user -maxRouteLayer
[12/19 12:15:21    362s] <CMD> getTrialRouteMode -user -minRouteLayer
[12/19 12:15:21    362s] <CMD> getTrialRouteMode -user -routeGuide
[12/19 12:15:21    362s] <CMD> getTrialRouteMode -quiet -handlePreroute
[12/19 12:15:21    362s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[12/19 12:15:21    362s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[12/19 12:15:21    362s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[12/19 12:15:21    362s] (I)       Reading DB...
[12/19 12:15:21    362s] (I)       before initializing RouteDB syMemory usage = 1202.2 MB
[12/19 12:15:21    362s] (I)       congestionReportName   : 
[12/19 12:15:21    362s] (I)       layerRangeFor2DCongestion : 
[12/19 12:15:21    362s] (I)       buildTerm2TermWires    : 1
[12/19 12:15:21    362s] (I)       doTrackAssignment      : 1
[12/19 12:15:21    362s] (I)       dumpBookshelfFiles     : 0
[12/19 12:15:21    362s] (I)       numThreads             : 1
[12/19 12:15:21    362s] (I)       bufferingAwareRouting  : false
[12/19 12:15:21    362s] [NR-eGR] honorMsvRouteConstraint: false
[12/19 12:15:21    362s] (I)       honorPin               : false
[12/19 12:15:21    362s] (I)       honorPinGuide          : true
[12/19 12:15:21    362s] (I)       honorPartition         : false
[12/19 12:15:21    362s] (I)       allowPartitionCrossover: false
[12/19 12:15:21    362s] (I)       honorSingleEntry       : true
[12/19 12:15:21    362s] (I)       honorSingleEntryStrong : true
[12/19 12:15:21    362s] (I)       handleViaSpacingRule   : false
[12/19 12:15:21    362s] (I)       handleEolSpacingRule   : false
[12/19 12:15:21    362s] (I)       PDConstraint           : none
[12/19 12:15:21    362s] (I)       expBetterNDRHandling   : false
[12/19 12:15:21    362s] [NR-eGR] honorClockSpecNDR      : 0
[12/19 12:15:21    362s] (I)       routingEffortLevel     : 3
[12/19 12:15:21    362s] (I)       effortLevel            : standard
[12/19 12:15:21    362s] [NR-eGR] minRouteLayer          : 2
[12/19 12:15:21    362s] [NR-eGR] maxRouteLayer          : 127
[12/19 12:15:21    362s] (I)       relaxedTopLayerCeiling : 127
[12/19 12:15:21    362s] (I)       relaxedBottomLayerFloor: 2
[12/19 12:15:21    362s] (I)       numRowsPerGCell        : 4
[12/19 12:15:21    362s] (I)       speedUpLargeDesign     : 0
[12/19 12:15:21    362s] (I)       multiThreadingTA       : 1
[12/19 12:15:21    362s] (I)       blkAwareLayerSwitching : 1
[12/19 12:15:21    362s] (I)       optimizationMode       : false
[12/19 12:15:21    362s] (I)       routeSecondPG          : false
[12/19 12:15:21    362s] (I)       scenicRatioForLayerRelax: 0.00
[12/19 12:15:21    362s] (I)       detourLimitForLayerRelax: 0.00
[12/19 12:15:21    362s] (I)       punchThroughDistance   : 500.00
[12/19 12:15:21    362s] (I)       scenicBound            : 1.15
[12/19 12:15:21    362s] (I)       maxScenicToAvoidBlk    : 100.00
[12/19 12:15:21    362s] (I)       source-to-sink ratio   : 0.00
[12/19 12:15:21    362s] (I)       targetCongestionRatioH : 1.00
[12/19 12:15:21    362s] (I)       targetCongestionRatioV : 1.00
[12/19 12:15:21    362s] (I)       layerCongestionRatio   : 0.70
[12/19 12:15:21    362s] (I)       m1CongestionRatio      : 0.10
[12/19 12:15:21    362s] (I)       m2m3CongestionRatio    : 0.70
[12/19 12:15:21    362s] (I)       localRouteEffort       : 1.00
[12/19 12:15:21    362s] (I)       numSitesBlockedByOneVia: 8.00
[12/19 12:15:21    362s] (I)       supplyScaleFactorH     : 1.00
[12/19 12:15:21    362s] (I)       supplyScaleFactorV     : 1.00
[12/19 12:15:21    362s] (I)       highlight3DOverflowFactor: 0.00
[12/19 12:15:21    362s] (I)       doubleCutViaModelingRatio: 0.00
[12/19 12:15:21    362s] (I)       routeVias              : 
[12/19 12:15:21    362s] (I)       readTROption           : true
[12/19 12:15:21    362s] (I)       extraSpacingFactor     : 1.00
[12/19 12:15:21    362s] [NR-eGR] numTracksPerClockWire  : 0
[12/19 12:15:21    362s] (I)       routeSelectedNetsOnly  : false
[12/19 12:15:21    362s] (I)       clkNetUseMaxDemand     : false
[12/19 12:15:21    362s] (I)       extraDemandForClocks   : 0
[12/19 12:15:21    362s] (I)       steinerRemoveLayers    : false
[12/19 12:15:21    362s] (I)       demoteLayerScenicScale : 1.00
[12/19 12:15:21    362s] (I)       nonpreferLayerCostScale : 100.00
[12/19 12:15:21    362s] (I)       similarTopologyRoutingFast : false
[12/19 12:15:21    362s] (I)       spanningTreeRefinement : false
[12/19 12:15:21    362s] (I)       spanningTreeRefinementAlpha : 0.50
[12/19 12:15:21    362s] (I)       starting read tracks
[12/19 12:15:21    362s] (I)       build grid graph
[12/19 12:15:21    362s] (I)       build grid graph start
[12/19 12:15:21    362s] [NR-eGR] Layer1 has no routable track
[12/19 12:15:21    362s] [NR-eGR] Layer2 has single uniform track structure
[12/19 12:15:21    362s] [NR-eGR] Layer3 has single uniform track structure
[12/19 12:15:21    362s] [NR-eGR] Layer4 has single uniform track structure
[12/19 12:15:21    362s] (I)       build grid graph end
[12/19 12:15:21    362s] (I)       numViaLayers=4
[12/19 12:15:21    362s] (I)       Reading via V2 for layer: 0 
[12/19 12:15:21    362s] (I)       Reading via V3_cross for layer: 1 
[12/19 12:15:21    362s] (I)       Reading via VL for layer: 2 
[12/19 12:15:21    362s] (I)       end build via table
[12/19 12:15:21    362s] [NR-eGR] numRoutingBlks=0 numInstBlks=2812 numPGBlocks=3697 numBumpBlks=0 numBoundaryFakeBlks=0
[12/19 12:15:21    362s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/19 12:15:21    362s] (I)       readDataFromPlaceDB
[12/19 12:15:21    362s] (I)       Read net information..
[12/19 12:15:21    362s] [NR-eGR] Read numTotalNets=1534  numIgnoredNets=0
[12/19 12:15:21    362s] (I)       Read testcase time = 0.000 seconds
[12/19 12:15:21    362s] 
[12/19 12:15:21    362s] (I)       read default dcut vias
[12/19 12:15:21    362s] (I)       Reading via V2 for layer: 0 
[12/19 12:15:21    362s] (I)       Reading via V3 for layer: 1 
[12/19 12:15:21    362s] (I)       Reading via VL for layer: 2 
[12/19 12:15:21    362s] (I)       build grid graph start
[12/19 12:15:21    362s] (I)       build grid graph end
[12/19 12:15:21    362s] (I)       Model blockage into capacity
[12/19 12:15:21    362s] (I)       Read numBlocks=9271  numPreroutedWires=0  numCapScreens=0
[12/19 12:15:21    362s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/19 12:15:21    362s] (I)       blocked area on Layer2 : 2909471934850  (99.47%)
[12/19 12:15:21    362s] (I)       blocked area on Layer3 : 3154712929200  (107.86%)
[12/19 12:15:21    362s] (I)       blocked area on Layer4 : 4041598864300  (138.18%)
[12/19 12:15:21    362s] (I)       Modeling time = 0.000 seconds
[12/19 12:15:21    362s] 
[12/19 12:15:21    362s] (I)       Number of ignored nets = 0
[12/19 12:15:21    362s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/19 12:15:21    362s] (I)       Number of clock nets = 1.  Ignored: No
[12/19 12:15:21    362s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/19 12:15:21    362s] (I)       Number of special nets = 0.  Ignored: Yes
[12/19 12:15:21    362s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/19 12:15:21    362s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/19 12:15:21    362s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/19 12:15:21    362s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/19 12:15:21    362s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/19 12:15:21    362s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/19 12:15:21    362s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1202.2 MB
[12/19 12:15:21    362s] (I)       Ndr track 0 does not exist
[12/19 12:15:21    362s] (I)       Layer1  viaCost=300.00
[12/19 12:15:21    362s] (I)       Layer2  viaCost=100.00
[12/19 12:15:21    362s] (I)       Layer3  viaCost=200.00
[12/19 12:15:21    362s] (I)       ---------------------Grid Graph Info--------------------
[12/19 12:15:21    362s] (I)       routing area        :  (0, 0) - (1710240, 1710240)
[12/19 12:15:21    362s] (I)       core area           :  (290080, 290080) - (1417360, 1419600)
[12/19 12:15:21    362s] (I)       Site Width          :   560  (dbu)
[12/19 12:15:21    362s] (I)       Row Height          :  5600  (dbu)
[12/19 12:15:21    362s] (I)       GCell Width         : 22400  (dbu)
[12/19 12:15:21    362s] (I)       GCell Height        : 22400  (dbu)
[12/19 12:15:21    362s] (I)       grid                :    77    77     4
[12/19 12:15:21    362s] (I)       vertical capacity   :     0 22400     0 22400
[12/19 12:15:21    362s] (I)       horizontal capacity :     0     0 22400     0
[12/19 12:15:21    362s] (I)       Default wire width  :   230   280   280   440
[12/19 12:15:21    362s] (I)       Default wire space  :   230   280   280   460
[12/19 12:15:21    362s] (I)       Default pitch size  :   460   560   560  1120
[12/19 12:15:21    362s] (I)       First Track Coord   :     0   280   560  1400
[12/19 12:15:21    362s] (I)       Num tracks per GCell: 48.70 40.00 40.00 20.00
[12/19 12:15:21    362s] (I)       Total num of tracks :     0  3054  3053  1526
[12/19 12:15:21    362s] (I)       Num of masks        :     1     1     1     1
[12/19 12:15:21    362s] (I)       Num of trim masks   :     0     0     0     0
[12/19 12:15:21    362s] (I)       --------------------------------------------------------
[12/19 12:15:21    362s] 
[12/19 12:15:21    362s] [NR-eGR] ============ Routing rule table ============
[12/19 12:15:21    362s] [NR-eGR] Rule id 0. Nets 1534 
[12/19 12:15:21    362s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/19 12:15:21    362s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/19 12:15:21    362s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/19 12:15:21    362s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/19 12:15:21    362s] [NR-eGR] ========================================
[12/19 12:15:21    362s] [NR-eGR] 
[12/19 12:15:21    362s] (I)       After initializing earlyGlobalRoute syMemory usage = 1202.2 MB
[12/19 12:15:21    362s] (I)       Loading and dumping file time : 0.01 seconds
[12/19 12:15:21    362s] (I)       ============= Initialization =============
[12/19 12:15:21    362s] (I)       numLocalWires=5172  numGlobalNetBranches=1139  numLocalNetBranches=1511
[12/19 12:15:21    362s] (I)       totalPins=5807  totalGlobalPin=2066 (35.58%)
[12/19 12:15:21    362s] (I)       total 2D Cap : 255656 = (110157 H, 145499 V)
[12/19 12:15:21    362s] (I)       ============  Phase 1a Route ============
[12/19 12:15:21    362s] (I)       Phase 1a runs 0.00 seconds
[12/19 12:15:21    362s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[12/19 12:15:21    362s] (I)       Usage: 5758 = (2748 H, 3010 V) = (2.49% H, 2.07% V) = (6.156e+04um H, 6.742e+04um V)
[12/19 12:15:21    362s] (I)       
[12/19 12:15:21    362s] (I)       ============  Phase 1b Route ============
[12/19 12:15:21    362s] (I)       Phase 1b runs 0.00 seconds
[12/19 12:15:21    362s] (I)       Usage: 5758 = (2748 H, 3010 V) = (2.49% H, 2.07% V) = (6.156e+04um H, 6.742e+04um V)
[12/19 12:15:21    362s] (I)       
[12/19 12:15:21    362s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[12/19 12:15:21    362s] 
[12/19 12:15:21    362s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/19 12:15:21    362s] Finished Early Global Route rough congestion estimation: mem = 1202.2M
[12/19 12:15:21    362s] earlyGlobalRoute rough estimation gcell size 4 row height
[12/19 12:15:21    362s] Congestion driven padding in post-place stage.
[12/19 12:15:22    362s] Congestion driven padding increases utilization from 0.050 to 0.050
[12/19 12:15:22    362s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:01.0 mem = 1202.2M
[12/19 12:15:22    362s] Global placement CDP skipped at cutLevel 11.
[12/19 12:15:22    362s] Iteration 11: Total net bbox = 8.538e+04 (4.25e+04 4.29e+04)
[12/19 12:15:22    362s]               Est.  stn bbox = 1.655e+05 (8.00e+04 8.56e+04)
[12/19 12:15:22    362s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1202.2M
[12/19 12:15:22    362s] Iteration 12: Total net bbox = 8.538e+04 (4.25e+04 4.29e+04)
[12/19 12:15:22    362s]               Est.  stn bbox = 1.655e+05 (8.00e+04 8.56e+04)
[12/19 12:15:22    362s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1202.2M
[12/19 12:15:22    363s] Iteration 13: Total net bbox = 1.001e+05 (4.89e+04 5.12e+04)
[12/19 12:15:22    363s]               Est.  stn bbox = 1.814e+05 (8.69e+04 9.45e+04)
[12/19 12:15:22    363s]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 1203.2M
[12/19 12:15:22    363s] [adp] clock
[12/19 12:15:22    363s] [adp] weight, nr nets, wire length
[12/19 12:15:22    363s] [adp]      0        1  2276.410000
[12/19 12:15:22    363s] [adp] data
[12/19 12:15:22    363s] [adp] weight, nr nets, wire length
[12/19 12:15:22    363s] [adp]      0     1533  97835.741000
[12/19 12:15:22    363s] [adp] 0.000000|0.000000|0.000000
[12/19 12:15:22    363s] Iteration 14: Total net bbox = 1.001e+05 (4.89e+04 5.12e+04)
[12/19 12:15:22    363s]               Est.  stn bbox = 1.814e+05 (8.69e+04 9.45e+04)
[12/19 12:15:22    363s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1203.2M
[12/19 12:15:22    363s] *** cost = 1.001e+05 (4.89e+04 5.12e+04) (cpu for global=0:00:01.9) real=0:00:01.0***
[12/19 12:15:22    363s] Solver runtime cpu: 0:00:01.2 real: 0:00:01.1
[12/19 12:15:22    363s] Core Placement runtime cpu: 0:00:01.7 real: 0:00:00.0
[12/19 12:15:22    363s] #spOpts: mergeVia=F 
[12/19 12:15:22    363s] Core basic site is CoreSite
[12/19 12:15:22    363s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:15:22    363s] Mark StBox On SiteArr starts
[12/19 12:15:22    363s] Mark StBox On SiteArr ends
[12/19 12:15:22    363s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1203.2MB).
[12/19 12:15:22    363s] *** Starting refinePlace (0:06:03 mem=1203.2M) ***
[12/19 12:15:22    363s] Total net bbox length = 1.001e+05 (4.891e+04 5.121e+04) (ext = 5.004e+03)
[12/19 12:15:22    363s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:15:22    363s] Starting refinePlace ...
[12/19 12:15:22    363s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:15:22    363s] Density distribution unevenness ratio = 76.822%
[12/19 12:15:22    363s]   Spread Effort: high, standalone mode, useDDP on.
[12/19 12:15:22    363s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1203.2MB) @(0:06:03 - 0:06:03).
[12/19 12:15:22    363s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:15:22    363s] wireLenOptFixPriorityInst 0 inst fixed
[12/19 12:15:22    363s] Placement tweakage begins.
[12/19 12:15:22    363s] wire length = 1.535e+05
[12/19 12:15:23    363s] wire length = 1.507e+05
[12/19 12:15:23    363s] Placement tweakage ends.
[12/19 12:15:23    363s] Move report: tweak moves 22 insts, mean move: 12.76 um, max move: 23.59 um
[12/19 12:15:23    363s] 	Max move on inst (mem_reg[6][21]): (1370.38, 1000.46) --> (1382.13, 1012.30)
[12/19 12:15:23    363s] Move report: legalization moves 1494 insts, mean move: 3.05 um, max move: 7.06 um
[12/19 12:15:23    363s] 	Max move on inst (mem_reg[3][15]): (1389.94, 564.28) --> (1391.60, 558.88)
[12/19 12:15:23    363s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1203.2MB) @(0:06:03 - 0:06:03).
[12/19 12:15:23    363s] Move report: Detail placement moves 1494 insts, mean move: 3.20 um, max move: 28.44 um
[12/19 12:15:23    363s] 	Max move on inst (mem_reg[4][21]): (1382.13, 1012.30) --> (1370.32, 995.68)
[12/19 12:15:23    363s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1203.2MB
[12/19 12:15:23    363s] Statistics of distance of Instance movement in refine placement:
[12/19 12:15:23    363s]   maximum (X+Y) =        28.44 um
[12/19 12:15:23    363s]   inst (mem_reg[4][21]) with max move: (1382.13, 1012.3) -> (1370.32, 995.68)
[12/19 12:15:23    363s]   mean    (X+Y) =         3.20 um
[12/19 12:15:23    363s] Total instances flipped for WireLenOpt: 84
[12/19 12:15:23    363s] Summary Report:
[12/19 12:15:23    363s] Instances move: 1494 (out of 1494 movable)
[12/19 12:15:23    363s] Instances flipped: 0
[12/19 12:15:23    363s] Mean displacement: 3.20 um
[12/19 12:15:23    363s] Max displacement: 28.44 um (Instance: mem_reg[4][21]) (1382.13, 1012.3) -> (1370.32, 995.68)
[12/19 12:15:23    363s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: dfnrq1
[12/19 12:15:23    363s] Total instances moved : 1494
[12/19 12:15:23    363s] Total net bbox length = 9.760e+04 (4.632e+04 5.127e+04) (ext = 5.025e+03)
[12/19 12:15:23    363s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1203.2MB
[12/19 12:15:23    363s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1203.2MB) @(0:06:03 - 0:06:03).
[12/19 12:15:23    363s] *** Finished refinePlace (0:06:03 mem=1203.2M) ***
[12/19 12:15:23    363s] *** End of Placement (cpu=0:00:02.1, real=0:00:03.0, mem=1203.2M) ***
[12/19 12:15:23    363s] #spOpts: mergeVia=F 
[12/19 12:15:23    363s] Core basic site is CoreSite
[12/19 12:15:23    363s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:15:23    363s] Mark StBox On SiteArr starts
[12/19 12:15:23    363s] Mark StBox On SiteArr ends
[12/19 12:15:23    363s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:15:23    363s] Density distribution unevenness ratio = 79.125%
[12/19 12:15:23    363s] Starting IO pin assignment...
[12/19 12:15:23    363s] <CMD> setDelayCalMode -engine aae
[12/19 12:15:23    363s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/19 12:15:23    363s] <CMD> get_ccopt_clock_trees *
[12/19 12:15:23    363s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/19 12:15:23    363s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/19 12:15:23    363s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/19 12:15:23    363s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/19 12:15:23    363s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 12:15:23    363s] <CMD> setPlaceMode -reset -improveWithPsp
[12/19 12:15:23    363s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/19 12:15:23    363s] <CMD> getPlaceMode -congRepair -quiet
[12/19 12:15:23    363s] <CMD> getPlaceMode -fp -quiet
[12/19 12:15:23    363s] <CMD> getPlaceMode -congEffort -quiet
[12/19 12:15:23    363s] <CMD> getPlaceMode -nrgrAware -quiet
[12/19 12:15:23    363s] <CMD> getPlaceMode -fp -quiet
[12/19 12:15:23    363s] <CMD> getPlaceMode -congEffort -quiet
[12/19 12:15:23    363s] <CMD> getPlaceMode -enableCongRepairV3 -quiet
[12/19 12:15:23    363s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/19 12:15:23    363s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/19 12:15:23    363s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/19 12:15:23    363s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/19 12:15:23    363s] <CMD> getPlaceMode -quiet -congEffort
[12/19 12:15:23    363s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/19 12:15:23    363s] <CMD> getDesignMode -quiet -congEffort
[12/19 12:15:23    363s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/19 12:15:23    363s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/19 12:15:23    363s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/19 12:15:23    363s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/19 12:15:23    363s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 12:15:23    363s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/19 12:15:23    363s] *** Finishing placeDesign default flow ***
[12/19 12:15:23    363s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/19 12:15:23    363s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:15:23    363s] <CMD> reset_path_group -name reg2reg_tmp.5019
[12/19 12:15:23    363s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/19 12:15:23    363s] <CMD> reset_path_group -name reg2out_tmp.5019
[12/19 12:15:23    363s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/19 12:15:23    363s] <CMD> reset_path_group -name in2out_tmp.5019
[12/19 12:15:23    363s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/19 12:15:23    363s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[12/19 12:15:23    363s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[12/19 12:15:23    363s] **placeDesign ... cpu = 0: 0: 3, real = 0: 0: 3, mem = 1199.2M **
[12/19 12:15:23    363s] <CMD> getPlaceMode -trimView -quiet
[12/19 12:15:23    363s] <CMD> getOptMode -quiet -viewOptPolishing
[12/19 12:15:23    363s] <CMD> getOptMode -quiet -fastViewOpt
[12/19 12:15:23    363s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/19 12:15:23    363s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/19 12:15:23    363s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:15:23    363s] <CMD> setExtractRCMode -engine preRoute
[12/19 12:15:23    363s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/19 12:15:23    363s] <CMD> setPlaceMode -ignoreScan false -quiet
[12/19 12:15:23    363s] <CMD> setPlaceMode -reset -repairPlace
[12/19 12:15:23    363s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/19 12:15:23    363s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:15:23    363s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 12:15:23    363s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/19 12:15:23    363s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/19 12:15:23    363s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/19 12:15:23    363s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/19 12:15:23    363s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/19 12:15:23    363s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/19 12:15:23    363s] <CMD> getPlaceMode -fp -quiet
[12/19 12:15:23    363s] <CMD> getPlaceMode -fastfp -quiet
[12/19 12:15:23    363s] <CMD> getPlaceMode -doRPlace -quiet
[12/19 12:15:23    363s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[12/19 12:15:23    363s] <CMD> remove_rf_constraint
[12/19 12:15:23    363s] <CMD> getPlaceMode -quickCTS -quiet
[12/19 12:15:23    363s] <CMD> set spgFlowInInitialPlace 0
[12/19 12:15:23    363s] <CMD> getPlaceMode -user -maxRouteLayer
[12/19 12:15:23    363s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/19 12:15:23    363s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/19 12:15:23    363s] <CMD> getDesignMode -quiet -flowEffort
[12/19 12:15:23    363s] <CMD> report_message -end_cmd
[12/19 12:15:23    363s] 
[12/19 12:15:23    363s] *** Summary of all messages that are not suppressed in this session:
[12/19 12:15:23    363s] Severity  ID               Count  Summary                                  
[12/19 12:15:23    363s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/19 12:15:23    363s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/19 12:15:23    363s] WARNING   IMPSP-9532           1  Skipping assigning placement activity po...
[12/19 12:15:23    363s] *** Message Summary: 3 warning(s), 0 error(s)
[12/19 12:15:23    363s] 
[12/19 12:15:23    363s] <CMD> um::create_snapshot -name final -auto min
[12/19 12:15:23    363s] <CMD> um::pop_snapshot_stack
[12/19 12:15:23    363s] <CMD> um::create_snapshot -name place_design
[12/19 12:15:23    363s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/19 12:15:36    364s] <CMD> pan -177.367 -228.192
[12/19 12:15:36    364s] <CMD> pan 108.910 -383.777
[12/19 12:16:08    367s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutload false
[12/19 12:16:08    367s] <CMD> optDesign -preCTS
[12/19 12:16:08    367s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/19 12:16:08    367s] Core basic site is CoreSite
[12/19 12:16:08    367s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:16:08    367s] Mark StBox On SiteArr starts
[12/19 12:16:08    367s] Mark StBox On SiteArr ends
[12/19 12:16:08    367s] #spOpts: mergeVia=F 
[12/19 12:16:08    367s] GigaOpt running with 1 threads.
[12/19 12:16:08    367s] Info: 1 threads available for lower-level modules during optimization.
[12/19 12:16:08    367s] #spOpts: mergeVia=F 
[12/19 12:16:08    367s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1199.2MB).
[12/19 12:16:08    367s] Creating Cell Server ...(0, 0, 0, 0)
[12/19 12:16:08    367s] Summary for sequential cells identification: 
[12/19 12:16:08    367s]   Identified SBFF number: 114
[12/19 12:16:08    367s]   Identified MBFF number: 0
[12/19 12:16:08    367s]   Identified SB Latch number: 0
[12/19 12:16:08    367s]   Identified MB Latch number: 0
[12/19 12:16:08    367s]   Not identified SBFF number: 6
[12/19 12:16:08    367s]   Not identified MBFF number: 0
[12/19 12:16:08    367s]   Not identified SB Latch number: 0
[12/19 12:16:08    367s]   Not identified MB Latch number: 0
[12/19 12:16:08    367s]   Number of sequential cells which are not FFs: 83
[12/19 12:16:08    367s] Creating Cell Server, finished. 
[12/19 12:16:08    367s] 
[12/19 12:16:08    367s] 
[12/19 12:16:08    367s] Creating Lib Analyzer ...
[12/19 12:16:08    367s]  Visiting view : my_analysis_view_setup
[12/19 12:16:08    367s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[12/19 12:16:08    367s]  Visiting view : my_analysis_view_hold
[12/19 12:16:08    367s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[12/19 12:16:08    367s]  Setting StdDelay to 50.60
[12/19 12:16:08    367s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/19 12:16:08    367s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/19 12:16:08    367s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/19 12:16:08    367s] 
[12/19 12:16:09    368s] Creating Lib Analyzer, finished. 
[12/19 12:16:09    368s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/19 12:16:09    368s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/19 12:16:09    368s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1018.7M, totSessionCpu=0:06:08 **
[12/19 12:16:09    368s] Added -handlePreroute to trialRouteMode
[12/19 12:16:09    368s] *** optDesign -preCTS ***
[12/19 12:16:09    368s] DRC Margin: user margin 0.0; extra margin 0.2
[12/19 12:16:09    368s] Setup Target Slack: user slack 0; extra slack 0.1
[12/19 12:16:09    368s] Hold Target Slack: user slack 0
[12/19 12:16:09    368s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/19 12:16:09    368s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/19 12:16:09    368s] Type 'man IMPOPT-3195' for more detail.
[12/19 12:16:09    368s] Deleting Cell Server ...
[12/19 12:16:09    368s] Deleting Lib Analyzer.
[12/19 12:16:09    368s] Multi-VT timing optimization disabled based on library information.
[12/19 12:16:09    368s] Creating Cell Server ...(0, 0, 0, 0)
[12/19 12:16:09    368s] Summary for sequential cells identification: 
[12/19 12:16:09    368s]   Identified SBFF number: 114
[12/19 12:16:09    368s]   Identified MBFF number: 0
[12/19 12:16:09    368s]   Identified SB Latch number: 0
[12/19 12:16:09    368s]   Identified MB Latch number: 0
[12/19 12:16:09    368s]   Not identified SBFF number: 6
[12/19 12:16:09    368s]   Not identified MBFF number: 0
[12/19 12:16:09    368s]   Not identified SB Latch number: 0
[12/19 12:16:09    368s]   Not identified MB Latch number: 0
[12/19 12:16:09    368s]   Number of sequential cells which are not FFs: 83
[12/19 12:16:09    368s] Creating Cell Server, finished. 
[12/19 12:16:09    368s] 
[12/19 12:16:09    368s]  Visiting view : my_analysis_view_setup
[12/19 12:16:09    368s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[12/19 12:16:09    368s]  Visiting view : my_analysis_view_hold
[12/19 12:16:09    368s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[12/19 12:16:09    368s]  Setting StdDelay to 50.60
[12/19 12:16:09    368s] Deleting Cell Server ...
[12/19 12:16:09    368s] Start to check current routing status for nets...
[12/19 12:16:09    368s] Using hname+ instead name for net compare
[12/19 12:16:09    368s] All nets will be re-routed.
[12/19 12:16:09    368s] End to check current routing status for nets (mem=1207.2M)
[12/19 12:16:09    368s] ### Creating LA Mngr. totSessionCpu=0:06:09 mem=1207.2M
[12/19 12:16:11    369s] ### Creating LA Mngr, finished. totSessionCpu=0:06:10 mem=1207.2M
[12/19 12:16:11    369s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/19 12:16:11    369s] [PSP]     Started earlyGlobalRoute kernel
[12/19 12:16:11    369s] [PSP]     Initial Peak syMemory usage = 1207.2 MB
[12/19 12:16:11    369s] (I)       Reading DB...
[12/19 12:16:11    369s] (I)       before initializing RouteDB syMemory usage = 1207.2 MB
[12/19 12:16:11    369s] (I)       congestionReportName   : 
[12/19 12:16:11    369s] (I)       layerRangeFor2DCongestion : 
[12/19 12:16:11    369s] (I)       buildTerm2TermWires    : 1
[12/19 12:16:11    369s] (I)       doTrackAssignment      : 1
[12/19 12:16:11    369s] (I)       dumpBookshelfFiles     : 0
[12/19 12:16:11    369s] (I)       numThreads             : 1
[12/19 12:16:11    369s] (I)       bufferingAwareRouting  : false
[12/19 12:16:11    369s] [NR-eGR] honorMsvRouteConstraint: false
[12/19 12:16:11    369s] (I)       honorPin               : false
[12/19 12:16:11    369s] (I)       honorPinGuide          : true
[12/19 12:16:11    369s] (I)       honorPartition         : false
[12/19 12:16:11    369s] (I)       allowPartitionCrossover: false
[12/19 12:16:11    369s] (I)       honorSingleEntry       : true
[12/19 12:16:11    369s] (I)       honorSingleEntryStrong : true
[12/19 12:16:11    369s] (I)       handleViaSpacingRule   : false
[12/19 12:16:11    369s] (I)       handleEolSpacingRule   : false
[12/19 12:16:11    369s] (I)       PDConstraint           : none
[12/19 12:16:11    369s] (I)       expBetterNDRHandling   : false
[12/19 12:16:11    369s] [NR-eGR] honorClockSpecNDR      : 0
[12/19 12:16:11    369s] (I)       routingEffortLevel     : 3
[12/19 12:16:11    369s] (I)       effortLevel            : standard
[12/19 12:16:11    369s] [NR-eGR] minRouteLayer          : 2
[12/19 12:16:11    369s] [NR-eGR] maxRouteLayer          : 127
[12/19 12:16:11    369s] (I)       relaxedTopLayerCeiling : 127
[12/19 12:16:11    369s] (I)       relaxedBottomLayerFloor: 2
[12/19 12:16:11    369s] (I)       numRowsPerGCell        : 1
[12/19 12:16:11    369s] (I)       speedUpLargeDesign     : 0
[12/19 12:16:11    369s] (I)       multiThreadingTA       : 1
[12/19 12:16:11    369s] (I)       blkAwareLayerSwitching : 1
[12/19 12:16:11    369s] (I)       optimizationMode       : false
[12/19 12:16:11    369s] (I)       routeSecondPG          : false
[12/19 12:16:11    369s] (I)       scenicRatioForLayerRelax: 0.00
[12/19 12:16:11    369s] (I)       detourLimitForLayerRelax: 0.00
[12/19 12:16:11    369s] (I)       punchThroughDistance   : 500.00
[12/19 12:16:11    369s] (I)       scenicBound            : 1.15
[12/19 12:16:11    369s] (I)       maxScenicToAvoidBlk    : 100.00
[12/19 12:16:11    369s] (I)       source-to-sink ratio   : 0.00
[12/19 12:16:11    369s] (I)       targetCongestionRatioH : 1.00
[12/19 12:16:11    369s] (I)       targetCongestionRatioV : 1.00
[12/19 12:16:11    369s] (I)       layerCongestionRatio   : 0.70
[12/19 12:16:11    369s] (I)       m1CongestionRatio      : 0.10
[12/19 12:16:11    369s] (I)       m2m3CongestionRatio    : 0.70
[12/19 12:16:11    369s] (I)       localRouteEffort       : 1.00
[12/19 12:16:11    369s] (I)       numSitesBlockedByOneVia: 8.00
[12/19 12:16:11    369s] (I)       supplyScaleFactorH     : 1.00
[12/19 12:16:11    369s] (I)       supplyScaleFactorV     : 1.00
[12/19 12:16:11    369s] (I)       highlight3DOverflowFactor: 0.00
[12/19 12:16:11    369s] (I)       doubleCutViaModelingRatio: 0.00
[12/19 12:16:11    369s] (I)       routeVias              : 
[12/19 12:16:11    369s] (I)       readTROption           : true
[12/19 12:16:11    369s] (I)       extraSpacingFactor     : 1.00
[12/19 12:16:11    369s] [NR-eGR] numTracksPerClockWire  : 0
[12/19 12:16:11    369s] (I)       routeSelectedNetsOnly  : false
[12/19 12:16:11    369s] (I)       clkNetUseMaxDemand     : false
[12/19 12:16:11    369s] (I)       extraDemandForClocks   : 0
[12/19 12:16:11    369s] (I)       steinerRemoveLayers    : false
[12/19 12:16:11    369s] (I)       demoteLayerScenicScale : 1.00
[12/19 12:16:11    369s] (I)       nonpreferLayerCostScale : 100.00
[12/19 12:16:11    369s] (I)       similarTopologyRoutingFast : false
[12/19 12:16:11    369s] (I)       spanningTreeRefinement : false
[12/19 12:16:11    369s] (I)       spanningTreeRefinementAlpha : 0.50
[12/19 12:16:11    369s] (I)       starting read tracks
[12/19 12:16:11    369s] (I)       build grid graph
[12/19 12:16:11    369s] (I)       build grid graph start
[12/19 12:16:11    369s] [NR-eGR] Layer1 has no routable track
[12/19 12:16:11    369s] [NR-eGR] Layer2 has single uniform track structure
[12/19 12:16:11    369s] [NR-eGR] Layer3 has single uniform track structure
[12/19 12:16:11    369s] [NR-eGR] Layer4 has single uniform track structure
[12/19 12:16:11    369s] (I)       build grid graph end
[12/19 12:16:11    369s] (I)       numViaLayers=4
[12/19 12:16:11    369s] (I)       Reading via V2 for layer: 0 
[12/19 12:16:11    369s] (I)       Reading via V3_cross for layer: 1 
[12/19 12:16:11    369s] (I)       Reading via VL for layer: 2 
[12/19 12:16:11    369s] (I)       end build via table
[12/19 12:16:11    369s] [NR-eGR] numRoutingBlks=0 numInstBlks=2812 numPGBlocks=3697 numBumpBlks=0 numBoundaryFakeBlks=0
[12/19 12:16:11    369s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/19 12:16:11    369s] (I)       readDataFromPlaceDB
[12/19 12:16:11    369s] (I)       Read net information..
[12/19 12:16:11    369s] [NR-eGR] Read numTotalNets=1534  numIgnoredNets=0
[12/19 12:16:11    369s] (I)       Read testcase time = 0.000 seconds
[12/19 12:16:11    369s] 
[12/19 12:16:11    369s] (I)       read default dcut vias
[12/19 12:16:11    369s] (I)       Reading via V2 for layer: 0 
[12/19 12:16:11    369s] (I)       Reading via V3 for layer: 1 
[12/19 12:16:11    369s] (I)       Reading via VL for layer: 2 
[12/19 12:16:11    369s] (I)       build grid graph start
[12/19 12:16:11    369s] (I)       build grid graph end
[12/19 12:16:11    369s] (I)       Model blockage into capacity
[12/19 12:16:11    369s] (I)       Read numBlocks=9271  numPreroutedWires=0  numCapScreens=0
[12/19 12:16:11    369s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/19 12:16:11    369s] (I)       blocked area on Layer2 : 2909471934850  (99.47%)
[12/19 12:16:11    369s] (I)       blocked area on Layer3 : 3154712929200  (107.86%)
[12/19 12:16:11    369s] (I)       blocked area on Layer4 : 4041598864300  (138.18%)
[12/19 12:16:11    369s] (I)       Modeling time = 0.020 seconds
[12/19 12:16:11    369s] 
[12/19 12:16:11    369s] (I)       Number of ignored nets = 0
[12/19 12:16:11    369s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/19 12:16:11    369s] (I)       Number of clock nets = 1.  Ignored: No
[12/19 12:16:11    369s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/19 12:16:11    369s] (I)       Number of special nets = 0.  Ignored: Yes
[12/19 12:16:11    369s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/19 12:16:11    369s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/19 12:16:11    369s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/19 12:16:11    369s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/19 12:16:11    369s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/19 12:16:11    369s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/19 12:16:11    369s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1207.2 MB
[12/19 12:16:11    369s] (I)       Ndr track 0 does not exist
[12/19 12:16:11    369s] (I)       Layer1  viaCost=300.00
[12/19 12:16:11    369s] (I)       Layer2  viaCost=100.00
[12/19 12:16:11    369s] (I)       Layer3  viaCost=200.00
[12/19 12:16:11    369s] (I)       ---------------------Grid Graph Info--------------------
[12/19 12:16:11    369s] (I)       routing area        :  (0, 0) - (1710240, 1710240)
[12/19 12:16:11    369s] (I)       core area           :  (290080, 290080) - (1417360, 1419600)
[12/19 12:16:11    369s] (I)       Site Width          :   560  (dbu)
[12/19 12:16:11    369s] (I)       Row Height          :  5600  (dbu)
[12/19 12:16:11    369s] (I)       GCell Width         :  5600  (dbu)
[12/19 12:16:11    369s] (I)       GCell Height        :  5600  (dbu)
[12/19 12:16:11    369s] (I)       grid                :   305   305     4
[12/19 12:16:11    369s] (I)       vertical capacity   :     0  5600     0  5600
[12/19 12:16:11    369s] (I)       horizontal capacity :     0     0  5600     0
[12/19 12:16:11    369s] (I)       Default wire width  :   230   280   280   440
[12/19 12:16:11    369s] (I)       Default wire space  :   230   280   280   460
[12/19 12:16:11    369s] (I)       Default pitch size  :   460   560   560  1120
[12/19 12:16:11    369s] (I)       First Track Coord   :     0   280   560  1400
[12/19 12:16:11    369s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/19 12:16:11    369s] (I)       Total num of tracks :     0  3054  3053  1526
[12/19 12:16:11    369s] (I)       Num of masks        :     1     1     1     1
[12/19 12:16:11    369s] (I)       Num of trim masks   :     0     0     0     0
[12/19 12:16:11    369s] (I)       --------------------------------------------------------
[12/19 12:16:11    369s] 
[12/19 12:16:11    369s] [NR-eGR] ============ Routing rule table ============
[12/19 12:16:11    369s] [NR-eGR] Rule id 0. Nets 1534 
[12/19 12:16:11    369s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/19 12:16:11    369s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/19 12:16:11    369s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/19 12:16:11    369s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/19 12:16:11    369s] [NR-eGR] ========================================
[12/19 12:16:11    369s] [NR-eGR] 
[12/19 12:16:11    369s] (I)       After initializing earlyGlobalRoute syMemory usage = 1210.9 MB
[12/19 12:16:11    369s] (I)       Loading and dumping file time : 0.03 seconds
[12/19 12:16:11    369s] (I)       ============= Initialization =============
[12/19 12:16:11    369s] (I)       totalPins=5807  totalGlobalPin=5694 (98.05%)
[12/19 12:16:11    369s] (I)       total 2D Cap : 1003813 = (434089 H, 569724 V)
[12/19 12:16:11    369s] [NR-eGR] Layer group 1: route 1534 net(s) in layer range [2, 4]
[12/19 12:16:11    369s] (I)       ============  Phase 1a Route ============
[12/19 12:16:11    369s] (I)       Phase 1a runs 0.00 seconds
[12/19 12:16:11    369s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/19 12:16:11    369s] (I)       Usage: 26396 = (12313 H, 14083 V) = (2.84% H, 2.47% V) = (6.895e+04um H, 7.886e+04um V)
[12/19 12:16:11    369s] (I)       
[12/19 12:16:11    369s] (I)       ============  Phase 1b Route ============
[12/19 12:16:11    369s] (I)       Phase 1b runs 0.00 seconds
[12/19 12:16:11    369s] (I)       Usage: 26396 = (12313 H, 14083 V) = (2.84% H, 2.47% V) = (6.895e+04um H, 7.886e+04um V)
[12/19 12:16:11    369s] (I)       
[12/19 12:16:11    369s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.478176e+05um
[12/19 12:16:11    369s] (I)       ============  Phase 1c Route ============
[12/19 12:16:11    369s] (I)       Level2 Grid: 61 x 61
[12/19 12:16:11    369s] (I)       Phase 1c runs 0.01 seconds
[12/19 12:16:11    369s] (I)       Usage: 26396 = (12313 H, 14083 V) = (2.84% H, 2.47% V) = (6.895e+04um H, 7.886e+04um V)
[12/19 12:16:11    369s] (I)       
[12/19 12:16:11    369s] (I)       ============  Phase 1d Route ============
[12/19 12:16:11    369s] (I)       Phase 1d runs 0.00 seconds
[12/19 12:16:11    369s] (I)       Usage: 26396 = (12313 H, 14083 V) = (2.84% H, 2.47% V) = (6.895e+04um H, 7.886e+04um V)
[12/19 12:16:11    369s] (I)       
[12/19 12:16:11    369s] (I)       ============  Phase 1e Route ============
[12/19 12:16:11    369s] (I)       Phase 1e runs 0.00 seconds
[12/19 12:16:11    369s] (I)       Usage: 26396 = (12313 H, 14083 V) = (2.84% H, 2.47% V) = (6.895e+04um H, 7.886e+04um V)
[12/19 12:16:11    369s] (I)       
[12/19 12:16:11    369s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.478176e+05um
[12/19 12:16:11    369s] [NR-eGR] 
[12/19 12:16:11    369s] (I)       ============  Phase 1l Route ============
[12/19 12:16:11    369s] (I)       Phase 1l runs 0.01 seconds
[12/19 12:16:11    369s] (I)       
[12/19 12:16:11    369s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/19 12:16:11    369s] [NR-eGR]                OverCon            
[12/19 12:16:11    369s] [NR-eGR]                 #Gcell     %Gcell
[12/19 12:16:11    369s] [NR-eGR] Layer              (1)    OverCon 
[12/19 12:16:11    369s] [NR-eGR] ------------------------------------
[12/19 12:16:11    369s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/19 12:16:11    369s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/19 12:16:11    369s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/19 12:16:11    369s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/19 12:16:11    369s] [NR-eGR] ------------------------------------
[12/19 12:16:11    369s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/19 12:16:11    369s] [NR-eGR] 
[12/19 12:16:11    369s] (I)       Total Global Routing Runtime: 0.03 seconds
[12/19 12:16:11    369s] (I)       total 2D Cap : 1005343 = (434513 H, 570830 V)
[12/19 12:16:11    369s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/19 12:16:11    369s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/19 12:16:11    369s] (I)       ============= track Assignment ============
[12/19 12:16:11    369s] (I)       extract Global 3D Wires
[12/19 12:16:11    369s] (I)       Extract Global WL : time=0.00
[12/19 12:16:11    369s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[12/19 12:16:11    369s] (I)       Initialization real time=0.00 seconds
[12/19 12:16:11    369s] (I)       Run Multi-thread track assignment
[12/19 12:16:11    369s] (I)       merging nets...
[12/19 12:16:11    369s] (I)       merging nets done
[12/19 12:16:11    369s] (I)       Kernel real time=0.02 seconds
[12/19 12:16:11    369s] (I)       End Greedy Track Assignment
[12/19 12:16:11    369s] [NR-eGR] --------------------------------------------------------------------------
[12/19 12:16:11    369s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 5727
[12/19 12:16:11    369s] [NR-eGR] Layer2(M2)(V) length: 7.588017e+04um, number of vias: 8304
[12/19 12:16:11    369s] [NR-eGR] Layer3(M3)(H) length: 6.978901e+04um, number of vias: 123
[12/19 12:16:11    369s] [NR-eGR] Layer4(TOP_M)(V) length: 4.805360e+03um, number of vias: 0
[12/19 12:16:11    369s] [NR-eGR] Total length: 1.504745e+05um, number of vias: 14154
[12/19 12:16:11    369s] [NR-eGR] --------------------------------------------------------------------------
[12/19 12:16:11    369s] [NR-eGR] Total clock nets wire length: 9.000490e+03um 
[12/19 12:16:11    369s] [NR-eGR] --------------------------------------------------------------------------
[12/19 12:16:11    369s] [NR-eGR] End Peak syMemory usage = 1210.9 MB
[12/19 12:16:11    369s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.10 seconds
[12/19 12:16:11    369s] ### Creating LA Mngr. totSessionCpu=0:06:10 mem=1210.9M
[12/19 12:16:11    369s] Updating RC grid for preRoute extraction ...
[12/19 12:16:11    369s] Initializing multi-corner resistance tables ...
[12/19 12:16:12    370s] ### Creating LA Mngr, finished. totSessionCpu=0:06:11 mem=1210.9M
[12/19 12:16:12    370s] Extraction called for design 'single_port_sync_ram' of instances=2154 and nets=1590 using extraction engine 'preRoute' .
[12/19 12:16:12    370s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/19 12:16:12    370s] Type 'man IMPEXT-3530' for more detail.
[12/19 12:16:12    370s] PreRoute RC Extraction called for design single_port_sync_ram.
[12/19 12:16:12    370s] RC Extraction called in multi-corner(1) mode.
[12/19 12:16:12    370s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/19 12:16:12    370s] Type 'man IMPEXT-6197' for more detail.
[12/19 12:16:12    370s] RCMode: PreRoute
[12/19 12:16:12    370s]       RC Corner Indexes            0   
[12/19 12:16:12    370s] Capacitance Scaling Factor   : 1.00000 
[12/19 12:16:12    370s] Resistance Scaling Factor    : 1.00000 
[12/19 12:16:12    370s] Clock Cap. Scaling Factor    : 1.00000 
[12/19 12:16:12    370s] Clock Res. Scaling Factor    : 1.00000 
[12/19 12:16:12    370s] Shrink Factor                : 1.00000
[12/19 12:16:12    370s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/19 12:16:12    370s] Updating RC grid for preRoute extraction ...
[12/19 12:16:12    370s] Initializing multi-corner resistance tables ...
[12/19 12:16:12    370s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1210.906M)
[12/19 12:16:12    370s] #################################################################################
[12/19 12:16:12    370s] # Design Stage: PreRoute
[12/19 12:16:12    370s] # Design Name: single_port_sync_ram
[12/19 12:16:12    370s] # Design Mode: 90nm
[12/19 12:16:12    370s] # Analysis Mode: MMMC Non-OCV 
[12/19 12:16:12    370s] # Parasitics Mode: No SPEF/RCDB
[12/19 12:16:12    370s] # Signoff Settings: SI Off 
[12/19 12:16:12    370s] #################################################################################
[12/19 12:16:12    370s] Calculate delays in BcWc mode...
[12/19 12:16:12    370s] Topological Sorting (REAL = 0:00:00.0, MEM = 1215.7M, InitMEM = 1215.7M)
[12/19 12:16:12    370s] Start delay calculation (fullDC) (1 T). (MEM=1215.7)
[12/19 12:16:12    370s] End AAE Lib Interpolated Model. (MEM=1231.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:16:12    371s] Total number of fetched objects 1606
[12/19 12:16:12    371s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:16:12    371s] End delay calculation. (MEM=1299.62 CPU=0:00:00.2 REAL=0:00:00.0)
[12/19 12:16:12    371s] End delay calculation (fullDC). (MEM=1299.62 CPU=0:00:00.3 REAL=0:00:00.0)
[12/19 12:16:12    371s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1299.6M) ***
[12/19 12:16:12    371s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:06:11 mem=1299.6M)
[12/19 12:16:12    371s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -32.576 |
|           TNS (ns):| -1208.8 |
|    Violating Paths:|   64    |
|          All Paths:|   576   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     34 (34)      |   -0.532   |     66 (66)      |
|   max_tran     |     34 (34)      |  -11.137   |     66 (66)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.220%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1059.5M, totSessionCpu=0:06:11 **
[12/19 12:16:12    371s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/19 12:16:12    371s] PhyDesignGrid: maxLocalDensity 0.98
[12/19 12:16:12    371s] ### Creating PhyDesignMc. totSessionCpu=0:06:11 mem=1234.8M
[12/19 12:16:12    371s] #spOpts: mergeVia=F 
[12/19 12:16:12    371s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1234.8MB).
[12/19 12:16:12    371s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:11 mem=1234.8M
[12/19 12:16:12    371s] PhyDesignGrid: maxLocalDensity 0.98
[12/19 12:16:12    371s] ### Creating PhyDesignMc. totSessionCpu=0:06:11 mem=1234.8M
[12/19 12:16:12    371s] #spOpts: mergeVia=F 
[12/19 12:16:12    371s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1234.8MB).
[12/19 12:16:12    371s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:11 mem=1234.8M
[12/19 12:16:12    371s] *** Starting optimizing excluded clock nets MEM= 1234.8M) ***
[12/19 12:16:12    371s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1234.8M) ***
[12/19 12:16:12    371s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:16:12    371s] Info: 40 io nets excluded
[12/19 12:16:12    371s] Info: 1 clock net  excluded from IPO operation.
[12/19 12:16:12    371s] ### Creating LA Mngr. totSessionCpu=0:06:11 mem=1235.9M
[12/19 12:16:12    371s] ### Creating LA Mngr, finished. totSessionCpu=0:06:11 mem=1235.9M
[12/19 12:16:12    371s] PhyDesignGrid: maxLocalDensity 0.98
[12/19 12:16:12    371s] ### Creating PhyDesignMc. totSessionCpu=0:06:11 mem=1243.9M
[12/19 12:16:12    371s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1243.9MB).
[12/19 12:16:12    371s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:11 mem=1243.9M
[12/19 12:16:12    371s] ### Creating LA Mngr. totSessionCpu=0:06:11 mem=1243.9M
[12/19 12:16:12    371s] ### Creating LA Mngr, finished. totSessionCpu=0:06:11 mem=1243.9M
[12/19 12:16:12    371s] 
[12/19 12:16:12    371s] Footprint cell infomation for calculating maxBufDist
[12/19 12:16:12    371s] *info: There are 13 candidate Buffer cells
[12/19 12:16:12    371s] *info: There are 11 candidate Inverter cells
[12/19 12:16:12    371s] 
[12/19 12:16:13    371s] 
[12/19 12:16:13    371s] Creating Lib Analyzer ...
[12/19 12:16:13    371s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/19 12:16:13    371s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/19 12:16:13    371s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/19 12:16:13    371s] 
[12/19 12:16:14    372s] Creating Lib Analyzer, finished. 
[12/19 12:16:14    372s] 
[12/19 12:16:14    372s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/19 12:16:14    372s] ### Creating LA Mngr. totSessionCpu=0:06:13 mem=1312.6M
[12/19 12:16:14    372s] ### Creating LA Mngr, finished. totSessionCpu=0:06:13 mem=1312.6M
[12/19 12:16:14    373s] 
[12/19 12:16:14    373s] Netlist preparation processing... 
[12/19 12:16:14    373s] Removed 0 instance
[12/19 12:16:14    373s] *info: Marking 0 isolation instances dont touch
[12/19 12:16:14    373s] *info: Marking 0 level shifter instances dont touch
[12/19 12:16:14    373s] ### Creating LA Mngr. totSessionCpu=0:06:13 mem=1293.5M
[12/19 12:16:14    373s] ### Creating LA Mngr, finished. totSessionCpu=0:06:13 mem=1293.5M
[12/19 12:16:14    373s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/19 12:16:14    373s] [NR-eGR] Started earlyGlobalRoute kernel
[12/19 12:16:14    373s] [NR-eGR] Initial Peak syMemory usage = 1293.5 MB
[12/19 12:16:14    373s] (I)       Reading DB...
[12/19 12:16:14    373s] (I)       before initializing RouteDB syMemory usage = 1293.5 MB
[12/19 12:16:14    373s] (I)       congestionReportName   : 
[12/19 12:16:14    373s] (I)       layerRangeFor2DCongestion : 
[12/19 12:16:14    373s] (I)       buildTerm2TermWires    : 1
[12/19 12:16:14    373s] (I)       doTrackAssignment      : 1
[12/19 12:16:14    373s] (I)       dumpBookshelfFiles     : 0
[12/19 12:16:14    373s] (I)       numThreads             : 1
[12/19 12:16:14    373s] (I)       bufferingAwareRouting  : false
[12/19 12:16:14    373s] [NR-eGR] honorMsvRouteConstraint: false
[12/19 12:16:14    373s] (I)       honorPin               : false
[12/19 12:16:14    373s] (I)       honorPinGuide          : true
[12/19 12:16:14    373s] (I)       honorPartition         : false
[12/19 12:16:14    373s] (I)       allowPartitionCrossover: false
[12/19 12:16:14    373s] (I)       honorSingleEntry       : true
[12/19 12:16:14    373s] (I)       honorSingleEntryStrong : true
[12/19 12:16:14    373s] (I)       handleViaSpacingRule   : false
[12/19 12:16:14    373s] (I)       handleEolSpacingRule   : false
[12/19 12:16:14    373s] (I)       PDConstraint           : none
[12/19 12:16:14    373s] (I)       expBetterNDRHandling   : false
[12/19 12:16:14    373s] [NR-eGR] honorClockSpecNDR      : 0
[12/19 12:16:14    373s] (I)       routingEffortLevel     : 3
[12/19 12:16:14    373s] (I)       effortLevel            : standard
[12/19 12:16:14    373s] [NR-eGR] minRouteLayer          : 2
[12/19 12:16:14    373s] [NR-eGR] maxRouteLayer          : 127
[12/19 12:16:14    373s] (I)       relaxedTopLayerCeiling : 127
[12/19 12:16:14    373s] (I)       relaxedBottomLayerFloor: 2
[12/19 12:16:14    373s] (I)       numRowsPerGCell        : 1
[12/19 12:16:14    373s] (I)       speedUpLargeDesign     : 0
[12/19 12:16:14    373s] (I)       multiThreadingTA       : 1
[12/19 12:16:14    373s] (I)       blkAwareLayerSwitching : 1
[12/19 12:16:14    373s] (I)       optimizationMode       : false
[12/19 12:16:14    373s] (I)       routeSecondPG          : false
[12/19 12:16:14    373s] (I)       scenicRatioForLayerRelax: 0.00
[12/19 12:16:14    373s] (I)       detourLimitForLayerRelax: 0.00
[12/19 12:16:14    373s] (I)       punchThroughDistance   : 500.00
[12/19 12:16:14    373s] (I)       scenicBound            : 1.15
[12/19 12:16:14    373s] (I)       maxScenicToAvoidBlk    : 100.00
[12/19 12:16:14    373s] (I)       source-to-sink ratio   : 0.30
[12/19 12:16:14    373s] (I)       targetCongestionRatioH : 1.00
[12/19 12:16:14    373s] (I)       targetCongestionRatioV : 1.00
[12/19 12:16:14    373s] (I)       layerCongestionRatio   : 0.70
[12/19 12:16:14    373s] (I)       m1CongestionRatio      : 0.10
[12/19 12:16:14    373s] (I)       m2m3CongestionRatio    : 0.70
[12/19 12:16:14    373s] (I)       localRouteEffort       : 1.00
[12/19 12:16:14    373s] (I)       numSitesBlockedByOneVia: 8.00
[12/19 12:16:14    373s] (I)       supplyScaleFactorH     : 1.00
[12/19 12:16:14    373s] (I)       supplyScaleFactorV     : 1.00
[12/19 12:16:14    373s] (I)       highlight3DOverflowFactor: 0.00
[12/19 12:16:14    373s] (I)       doubleCutViaModelingRatio: 0.00
[12/19 12:16:14    373s] (I)       routeVias              : 
[12/19 12:16:14    373s] (I)       readTROption           : true
[12/19 12:16:14    373s] (I)       extraSpacingFactor     : 1.00
[12/19 12:16:14    373s] [NR-eGR] numTracksPerClockWire  : 0
[12/19 12:16:14    373s] (I)       routeSelectedNetsOnly  : false
[12/19 12:16:14    373s] (I)       clkNetUseMaxDemand     : false
[12/19 12:16:14    373s] (I)       extraDemandForClocks   : 0
[12/19 12:16:14    373s] (I)       steinerRemoveLayers    : false
[12/19 12:16:14    373s] (I)       demoteLayerScenicScale : 1.00
[12/19 12:16:14    373s] (I)       nonpreferLayerCostScale : 100.00
[12/19 12:16:14    373s] (I)       similarTopologyRoutingFast : false
[12/19 12:16:14    373s] (I)       spanningTreeRefinement : false
[12/19 12:16:14    373s] (I)       spanningTreeRefinementAlpha : 0.50
[12/19 12:16:14    373s] (I)       starting read tracks
[12/19 12:16:14    373s] (I)       build grid graph
[12/19 12:16:14    373s] (I)       build grid graph start
[12/19 12:16:14    373s] [NR-eGR] Layer1 has no routable track
[12/19 12:16:14    373s] [NR-eGR] Layer2 has single uniform track structure
[12/19 12:16:14    373s] [NR-eGR] Layer3 has single uniform track structure
[12/19 12:16:14    373s] [NR-eGR] Layer4 has single uniform track structure
[12/19 12:16:14    373s] (I)       build grid graph end
[12/19 12:16:14    373s] (I)       numViaLayers=4
[12/19 12:16:14    373s] (I)       Reading via V2 for layer: 0 
[12/19 12:16:14    373s] (I)       Reading via V3_cross for layer: 1 
[12/19 12:16:14    373s] (I)       Reading via VL for layer: 2 
[12/19 12:16:14    373s] (I)       end build via table
[12/19 12:16:14    373s] [NR-eGR] numRoutingBlks=0 numInstBlks=2812 numPGBlocks=3697 numBumpBlks=0 numBoundaryFakeBlks=0
[12/19 12:16:14    373s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/19 12:16:14    373s] (I)       readDataFromPlaceDB
[12/19 12:16:14    373s] (I)       Read net information..
[12/19 12:16:14    373s] [NR-eGR] Read numTotalNets=1534  numIgnoredNets=0
[12/19 12:16:14    373s] (I)       Read testcase time = 0.000 seconds
[12/19 12:16:14    373s] 
[12/19 12:16:14    373s] (I)       read default dcut vias
[12/19 12:16:14    373s] (I)       Reading via V2 for layer: 0 
[12/19 12:16:14    373s] (I)       Reading via V3_cross for layer: 1 
[12/19 12:16:14    373s] (I)       Reading via VL for layer: 2 
[12/19 12:16:14    373s] (I)       build grid graph start
[12/19 12:16:14    373s] (I)       build grid graph end
[12/19 12:16:14    373s] (I)       Model blockage into capacity
[12/19 12:16:14    373s] (I)       Read numBlocks=9271  numPreroutedWires=0  numCapScreens=0
[12/19 12:16:14    373s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/19 12:16:14    373s] (I)       blocked area on Layer2 : 2909471934850  (99.47%)
[12/19 12:16:14    373s] (I)       blocked area on Layer3 : 3154712929200  (107.86%)
[12/19 12:16:14    373s] (I)       blocked area on Layer4 : 4041598864300  (138.18%)
[12/19 12:16:14    373s] (I)       Modeling time = 0.020 seconds
[12/19 12:16:14    373s] 
[12/19 12:16:14    373s] (I)       Number of ignored nets = 0
[12/19 12:16:14    373s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/19 12:16:14    373s] (I)       Number of clock nets = 1.  Ignored: No
[12/19 12:16:14    373s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/19 12:16:14    373s] (I)       Number of special nets = 0.  Ignored: Yes
[12/19 12:16:14    373s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/19 12:16:14    373s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/19 12:16:14    373s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/19 12:16:14    373s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/19 12:16:14    373s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/19 12:16:14    373s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/19 12:16:14    373s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1293.5 MB
[12/19 12:16:14    373s] (I)       Ndr track 0 does not exist
[12/19 12:16:14    373s] (I)       Layer1  viaCost=300.00
[12/19 12:16:14    373s] (I)       Layer2  viaCost=100.00
[12/19 12:16:14    373s] (I)       Layer3  viaCost=200.00
[12/19 12:16:14    373s] (I)       ---------------------Grid Graph Info--------------------
[12/19 12:16:14    373s] (I)       routing area        :  (0, 0) - (1710240, 1710240)
[12/19 12:16:14    373s] (I)       core area           :  (290080, 290080) - (1417360, 1419600)
[12/19 12:16:14    373s] (I)       Site Width          :   560  (dbu)
[12/19 12:16:14    373s] (I)       Row Height          :  5600  (dbu)
[12/19 12:16:14    373s] (I)       GCell Width         :  5600  (dbu)
[12/19 12:16:14    373s] (I)       GCell Height        :  5600  (dbu)
[12/19 12:16:14    373s] (I)       grid                :   305   305     4
[12/19 12:16:14    373s] (I)       vertical capacity   :     0  5600     0  5600
[12/19 12:16:14    373s] (I)       horizontal capacity :     0     0  5600     0
[12/19 12:16:14    373s] (I)       Default wire width  :   230   280   280   440
[12/19 12:16:14    373s] (I)       Default wire space  :   230   280   280   460
[12/19 12:16:14    373s] (I)       Default pitch size  :   460   560   560  1120
[12/19 12:16:14    373s] (I)       First Track Coord   :     0   280   560  1400
[12/19 12:16:14    373s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/19 12:16:14    373s] (I)       Total num of tracks :     0  3054  3053  1526
[12/19 12:16:14    373s] (I)       Num of masks        :     1     1     1     1
[12/19 12:16:14    373s] (I)       Num of trim masks   :     0     0     0     0
[12/19 12:16:14    373s] (I)       --------------------------------------------------------
[12/19 12:16:14    373s] 
[12/19 12:16:14    373s] [NR-eGR] ============ Routing rule table ============
[12/19 12:16:14    373s] [NR-eGR] Rule id 0. Nets 1534 
[12/19 12:16:14    373s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/19 12:16:14    373s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/19 12:16:14    373s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/19 12:16:14    373s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/19 12:16:14    373s] [NR-eGR] ========================================
[12/19 12:16:14    373s] [NR-eGR] 
[12/19 12:16:14    373s] (I)       After initializing earlyGlobalRoute syMemory usage = 1293.5 MB
[12/19 12:16:14    373s] (I)       Loading and dumping file time : 0.03 seconds
[12/19 12:16:14    373s] (I)       ============= Initialization =============
[12/19 12:16:14    373s] (I)       totalPins=5807  totalGlobalPin=5694 (98.05%)
[12/19 12:16:14    373s] (I)       total 2D Cap : 1003813 = (434089 H, 569724 V)
[12/19 12:16:14    373s] (I)       numBigBoxes = 6
[12/19 12:16:14    373s] [NR-eGR] Layer group 1: route 1534 net(s) in layer range [2, 4]
[12/19 12:16:14    373s] (I)       ============  Phase 1a Route ============
[12/19 12:16:14    373s] (I)       Phase 1a runs 0.00 seconds
[12/19 12:16:14    373s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/19 12:16:14    373s] (I)       Usage: 26498 = (12350 H, 14148 V) = (2.85% H, 2.48% V) = (6.916e+04um H, 7.923e+04um V)
[12/19 12:16:14    373s] (I)       
[12/19 12:16:14    373s] (I)       ============  Phase 1b Route ============
[12/19 12:16:14    373s] (I)       Phase 1b runs 0.01 seconds
[12/19 12:16:14    373s] (I)       Usage: 26496 = (12348 H, 14148 V) = (2.84% H, 2.48% V) = (6.915e+04um H, 7.923e+04um V)
[12/19 12:16:14    373s] (I)       
[12/19 12:16:14    373s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.483776e+05um
[12/19 12:16:14    373s] (I)       ============  Phase 1c Route ============
[12/19 12:16:14    373s] (I)       Level2 Grid: 61 x 61
[12/19 12:16:14    373s] (I)       Phase 1c runs 0.00 seconds
[12/19 12:16:14    373s] (I)       Usage: 26498 = (12350 H, 14148 V) = (2.85% H, 2.48% V) = (6.916e+04um H, 7.923e+04um V)
[12/19 12:16:14    373s] (I)       
[12/19 12:16:14    373s] (I)       ============  Phase 1d Route ============
[12/19 12:16:14    373s] (I)       Phase 1d runs 0.00 seconds
[12/19 12:16:14    373s] (I)       Usage: 26498 = (12350 H, 14148 V) = (2.85% H, 2.48% V) = (6.916e+04um H, 7.923e+04um V)
[12/19 12:16:14    373s] (I)       
[12/19 12:16:14    373s] (I)       ============  Phase 1e Route ============
[12/19 12:16:14    373s] (I)       Phase 1e runs 0.00 seconds
[12/19 12:16:14    373s] (I)       Usage: 26498 = (12350 H, 14148 V) = (2.85% H, 2.48% V) = (6.916e+04um H, 7.923e+04um V)
[12/19 12:16:14    373s] (I)       
[12/19 12:16:14    373s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.483888e+05um
[12/19 12:16:14    373s] [NR-eGR] 
[12/19 12:16:14    373s] (I)       ============  Phase 1l Route ============
[12/19 12:16:14    373s] (I)       Phase 1l runs 0.01 seconds
[12/19 12:16:14    373s] (I)       
[12/19 12:16:14    373s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/19 12:16:14    373s] [NR-eGR]                OverCon            
[12/19 12:16:14    373s] [NR-eGR]                 #Gcell     %Gcell
[12/19 12:16:14    373s] [NR-eGR] Layer              (1)    OverCon 
[12/19 12:16:14    373s] [NR-eGR] ------------------------------------
[12/19 12:16:14    373s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/19 12:16:14    373s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/19 12:16:14    373s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/19 12:16:14    373s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/19 12:16:14    373s] [NR-eGR] ------------------------------------
[12/19 12:16:14    373s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/19 12:16:14    373s] [NR-eGR] 
[12/19 12:16:14    373s] (I)       Total Global Routing Runtime: 0.03 seconds
[12/19 12:16:14    373s] (I)       total 2D Cap : 1005343 = (434513 H, 570830 V)
[12/19 12:16:14    373s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/19 12:16:14    373s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/19 12:16:14    373s] (I)       ============= track Assignment ============
[12/19 12:16:14    373s] (I)       extract Global 3D Wires
[12/19 12:16:14    373s] (I)       Extract Global WL : time=0.00
[12/19 12:16:14    373s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[12/19 12:16:14    373s] (I)       Initialization real time=0.00 seconds
[12/19 12:16:14    373s] (I)       Run Multi-thread track assignment
[12/19 12:16:14    373s] (I)       merging nets...
[12/19 12:16:14    373s] (I)       merging nets done
[12/19 12:16:14    373s] (I)       Kernel real time=0.02 seconds
[12/19 12:16:14    373s] (I)       End Greedy Track Assignment
[12/19 12:16:14    373s] [NR-eGR] --------------------------------------------------------------------------
[12/19 12:16:14    373s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 5727
[12/19 12:16:14    373s] [NR-eGR] Layer2(M2)(V) length: 7.609521e+04um, number of vias: 8316
[12/19 12:16:14    373s] [NR-eGR] Layer3(M3)(H) length: 7.001605e+04um, number of vias: 129
[12/19 12:16:14    373s] [NR-eGR] Layer4(TOP_M)(V) length: 4.970560e+03um, number of vias: 0
[12/19 12:16:14    373s] [NR-eGR] Total length: 1.510818e+05um, number of vias: 14172
[12/19 12:16:14    373s] [NR-eGR] --------------------------------------------------------------------------
[12/19 12:16:14    373s] [NR-eGR] Total clock nets wire length: 9.410410e+03um 
[12/19 12:16:14    373s] [NR-eGR] --------------------------------------------------------------------------
[12/19 12:16:14    373s] [NR-eGR] End Peak syMemory usage = 1279.4 MB
[12/19 12:16:14    373s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.11 seconds
[12/19 12:16:14    373s] Extraction called for design 'single_port_sync_ram' of instances=2154 and nets=1590 using extraction engine 'preRoute' .
[12/19 12:16:14    373s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/19 12:16:14    373s] Type 'man IMPEXT-3530' for more detail.
[12/19 12:16:14    373s] PreRoute RC Extraction called for design single_port_sync_ram.
[12/19 12:16:14    373s] RC Extraction called in multi-corner(1) mode.
[12/19 12:16:14    373s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/19 12:16:14    373s] Type 'man IMPEXT-6197' for more detail.
[12/19 12:16:14    373s] RCMode: PreRoute
[12/19 12:16:14    373s]       RC Corner Indexes            0   
[12/19 12:16:14    373s] Capacitance Scaling Factor   : 1.00000 
[12/19 12:16:14    373s] Resistance Scaling Factor    : 1.00000 
[12/19 12:16:14    373s] Clock Cap. Scaling Factor    : 1.00000 
[12/19 12:16:14    373s] Clock Res. Scaling Factor    : 1.00000 
[12/19 12:16:14    373s] Shrink Factor                : 1.00000
[12/19 12:16:14    373s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/19 12:16:14    373s] Updating RC grid for preRoute extraction ...
[12/19 12:16:14    373s] Initializing multi-corner resistance tables ...
[12/19 12:16:14    373s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1279.391M)
[12/19 12:16:14    373s] #################################################################################
[12/19 12:16:14    373s] # Design Stage: PreRoute
[12/19 12:16:14    373s] # Design Name: single_port_sync_ram
[12/19 12:16:14    373s] # Design Mode: 90nm
[12/19 12:16:14    373s] # Analysis Mode: MMMC Non-OCV 
[12/19 12:16:14    373s] # Parasitics Mode: No SPEF/RCDB
[12/19 12:16:14    373s] # Signoff Settings: SI Off 
[12/19 12:16:14    373s] #################################################################################
[12/19 12:16:14    373s] AAE_INFO: 1 threads acquired from CTE.
[12/19 12:16:14    373s] Calculate delays in BcWc mode...
[12/19 12:16:14    373s] Topological Sorting (REAL = 0:00:00.0, MEM = 1277.4M, InitMEM = 1277.4M)
[12/19 12:16:14    373s] Start delay calculation (fullDC) (1 T). (MEM=1277.39)
[12/19 12:16:14    373s] End AAE Lib Interpolated Model. (MEM=1293.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:16:15    373s] Total number of fetched objects 1606
[12/19 12:16:15    373s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:16:15    373s] End delay calculation. (MEM=1360.3 CPU=0:00:00.2 REAL=0:00:01.0)
[12/19 12:16:15    373s] End delay calculation (fullDC). (MEM=1360.3 CPU=0:00:00.4 REAL=0:00:01.0)
[12/19 12:16:15    373s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1360.3M) ***
[12/19 12:16:15    373s] Deleting Lib Analyzer.
[12/19 12:16:15    373s] Begin: GigaOpt high fanout net optimization
[12/19 12:16:15    373s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:16:15    373s] Info: 40 io nets excluded
[12/19 12:16:15    373s] Info: 1 clock net  excluded from IPO operation.
[12/19 12:16:15    373s] PhyDesignGrid: maxLocalDensity 0.98
[12/19 12:16:15    373s] ### Creating PhyDesignMc. totSessionCpu=0:06:14 mem=1362.3M
[12/19 12:16:15    373s] #spOpts: mergeVia=F 
[12/19 12:16:15    373s] Core basic site is CoreSite
[12/19 12:16:15    373s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:16:15    373s] Mark StBox On SiteArr starts
[12/19 12:16:15    373s] Mark StBox On SiteArr ends
[12/19 12:16:15    373s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1362.3MB).
[12/19 12:16:15    373s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:14 mem=1362.3M
[12/19 12:16:15    373s] 
[12/19 12:16:15    373s] Creating Lib Analyzer ...
[12/19 12:16:15    373s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/19 12:16:15    373s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/19 12:16:15    373s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/19 12:16:15    373s] 
[12/19 12:16:16    374s] Creating Lib Analyzer, finished. 
[12/19 12:16:16    374s] 
[12/19 12:16:16    374s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[12/19 12:16:16    374s] ### Creating LA Mngr. totSessionCpu=0:06:15 mem=1362.3M
[12/19 12:16:16    374s] ### Creating LA Mngr, finished. totSessionCpu=0:06:15 mem=1362.3M
[12/19 12:16:16    375s] +----------+---------+--------+---------+------------+--------+
[12/19 12:16:16    375s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[12/19 12:16:16    375s] +----------+---------+--------+---------+------------+--------+
[12/19 12:16:16    375s] |     4.22%|        -| -32.491|-1209.126|   0:00:00.0| 1438.6M|
[12/19 12:16:16    375s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/19 12:16:16    375s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/19 12:16:16    375s] |     4.22%|        -| -32.491|-1209.126|   0:00:00.0| 1438.6M|
[12/19 12:16:16    375s] +----------+---------+--------+---------+------------+--------+
[12/19 12:16:16    375s] 
[12/19 12:16:16    375s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1438.6M) ***
[12/19 12:16:16    375s] **** Begin NDR-Layer Usage Statistics ****
[12/19 12:16:16    375s] 0 Ndr or Layer constraints added by optimization 
[12/19 12:16:16    375s] **** End NDR-Layer Usage Statistics ****
[12/19 12:16:16    375s] End: GigaOpt high fanout net optimization
[12/19 12:16:16    375s] Begin: GigaOpt DRV Optimization
[12/19 12:16:16    375s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:16:16    375s] Info: 40 io nets excluded
[12/19 12:16:16    375s] Info: 1 clock net  excluded from IPO operation.
[12/19 12:16:16    375s] PhyDesignGrid: maxLocalDensity 3.00
[12/19 12:16:16    375s] ### Creating PhyDesignMc. totSessionCpu=0:06:16 mem=1419.5M
[12/19 12:16:16    375s] #spOpts: mergeVia=F 
[12/19 12:16:17    375s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1419.5MB).
[12/19 12:16:17    375s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:16 mem=1419.5M
[12/19 12:16:17    375s] 
[12/19 12:16:17    375s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[12/19 12:16:17    375s] ### Creating LA Mngr. totSessionCpu=0:06:16 mem=1419.5M
[12/19 12:16:17    375s] ### Creating LA Mngr, finished. totSessionCpu=0:06:16 mem=1419.5M
[12/19 12:16:17    376s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/19 12:16:17    376s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/19 12:16:17    376s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/19 12:16:17    376s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/19 12:16:17    376s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/19 12:16:17    376s] Info: violation cost 202.169098 (cap = 60.723953, tran = 141.445099, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/19 12:16:17    376s] |    66|    66|   -57.91|    66|    66|    -3.24|    32|    32|     0|     0|   -32.49| -1209.13|       0|       0|       0|   4.22|          |         |
[12/19 12:16:18    377s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/19 12:16:18    377s] |    32|    32|   -57.91|    32|    32|    -3.24|    32|    32|     0|     0|   -23.65|  -748.25|       2|       0|      32|   4.26| 0:00:01.0|  1440.6M|
[12/19 12:16:18    377s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/19 12:16:18    377s] |    32|    32|   -57.91|    32|    32|    -3.24|    32|    32|     0|     0|   -23.65|  -748.25|       0|       0|       0|   4.26| 0:00:00.0|  1440.6M|
[12/19 12:16:18    377s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/19 12:16:18    377s] 
[12/19 12:16:18    377s] ###############################################################################
[12/19 12:16:18    377s] #
[12/19 12:16:18    377s] #  Large fanout net report:  
[12/19 12:16:18    377s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/19 12:16:18    377s] #     - current density: 4.26
[12/19 12:16:18    377s] #
[12/19 12:16:18    377s] #  List of high fanout nets:
[12/19 12:16:18    377s] #
[12/19 12:16:18    377s] ###############################################################################
[12/19 12:16:18    377s] **** Begin NDR-Layer Usage Statistics ****
[12/19 12:16:18    377s] 0 Ndr or Layer constraints added by optimization 
[12/19 12:16:18    377s] **** End NDR-Layer Usage Statistics ****
[12/19 12:16:18    377s] 
[12/19 12:16:18    377s] 
[12/19 12:16:18    377s] =======================================================================
[12/19 12:16:18    377s]                 Reasons for remaining drv violations
[12/19 12:16:18    377s] =======================================================================
[12/19 12:16:18    377s] *info: Total 32 net(s) have violations which can't be fixed by DRV optimization.
[12/19 12:16:18    377s] 
[12/19 12:16:18    377s] MultiBuffering failure reasons
[12/19 12:16:18    377s] ------------------------------------------------
[12/19 12:16:18    377s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[12/19 12:16:18    377s] 
[12/19 12:16:18    377s] 
[12/19 12:16:18    377s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1440.6M) ***
[12/19 12:16:18    377s] 
[12/19 12:16:18    377s] End: GigaOpt DRV Optimization
[12/19 12:16:18    377s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/19 12:16:18    377s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1123.3M, totSessionCpu=0:06:17 **
[12/19 12:16:18    377s] Deleting Lib Analyzer.
[12/19 12:16:18    377s] Begin: GigaOpt Global Optimization
[12/19 12:16:18    377s] *info: use new DP (enabled)
[12/19 12:16:18    377s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:16:18    377s] Info: 40 io nets excluded
[12/19 12:16:18    377s] Info: 1 clock net  excluded from IPO operation.
[12/19 12:16:18    377s] PhyDesignGrid: maxLocalDensity 1.20
[12/19 12:16:18    377s] ### Creating PhyDesignMc. totSessionCpu=0:06:17 mem=1297.5M
[12/19 12:16:18    377s] #spOpts: mergeVia=F 
[12/19 12:16:18    377s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1297.5MB).
[12/19 12:16:18    377s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:17 mem=1297.5M
[12/19 12:16:18    377s] 
[12/19 12:16:18    377s] Creating Lib Analyzer ...
[12/19 12:16:18    377s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/19 12:16:18    377s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/19 12:16:18    377s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/19 12:16:18    377s] 
[12/19 12:16:19    378s] Creating Lib Analyzer, finished. 
[12/19 12:16:19    378s] 
[12/19 12:16:19    378s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/19 12:16:19    378s] ### Creating LA Mngr. totSessionCpu=0:06:19 mem=1297.5M
[12/19 12:16:19    378s] ### Creating LA Mngr, finished. totSessionCpu=0:06:19 mem=1297.5M
[12/19 12:16:22    380s] *info: 40 io nets excluded
[12/19 12:16:22    380s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:16:22    380s] *info: 1 clock net excluded
[12/19 12:16:22    380s] *info: 16 special nets excluded.
[12/19 12:16:22    380s] *info: 32 multi-driver nets excluded.
[12/19 12:16:22    380s] *info: 16 no-driver nets excluded.
[12/19 12:16:23    381s] ** GigaOpt Global Opt WNS Slack -23.648  TNS Slack -748.247 
[12/19 12:16:23    381s] +--------+--------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:16:23    381s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |      Worst View      |Pathgroup|      End Point      |
[12/19 12:16:23    381s] +--------+--------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:16:23    381s] | -23.648|-748.247|     4.26%|   0:00:00.0| 1449.1M|my_analysis_view_setup|  default| data[2]             |
[12/19 12:16:23    381s] | -21.490|-676.656|     4.27%|   0:00:00.0| 1456.8M|my_analysis_view_setup|  default| data[2]             |
[12/19 12:16:23    381s] | -21.261|-674.629|     4.27%|   0:00:00.0| 1456.8M|my_analysis_view_setup|  default| data[22]            |
[12/19 12:16:23    381s] | -21.261|-674.629|     4.27%|   0:00:00.0| 1456.8M|my_analysis_view_setup|  default| data[22]            |
[12/19 12:16:23    381s] | -21.077|-668.764|     4.27%|   0:00:00.0| 1456.8M|my_analysis_view_setup|  default| data[22]            |
[12/19 12:16:23    381s] | -21.042|-667.638|     4.27%|   0:00:00.0| 1457.8M|my_analysis_view_setup|  default| data[22]            |
[12/19 12:16:23    382s] | -21.042|-667.638|     4.27%|   0:00:00.0| 1457.8M|my_analysis_view_setup|  default| data[22]            |
[12/19 12:16:23    382s] | -21.042|-667.638|     4.27%|   0:00:00.0| 1457.8M|my_analysis_view_setup|  default| data[22]            |
[12/19 12:16:23    382s] | -21.034|-667.372|     4.27%|   0:00:00.0| 1457.8M|my_analysis_view_setup|  default| data[22]            |
[12/19 12:16:23    382s] | -21.034|-667.372|     4.27%|   0:00:00.0| 1457.8M|my_analysis_view_setup|  default| data[22]            |
[12/19 12:16:23    382s] | -21.034|-667.372|     4.27%|   0:00:00.0| 1457.8M|my_analysis_view_setup|  default| data[22]            |
[12/19 12:16:23    382s] | -21.034|-667.372|     4.27%|   0:00:00.0| 1457.8M|my_analysis_view_setup|  default| data[22]            |
[12/19 12:16:23    382s] | -21.034|-667.372|     4.27%|   0:00:00.0| 1457.8M|my_analysis_view_setup|  default| data[22]            |
[12/19 12:16:23    382s] | -21.034|-667.372|     4.27%|   0:00:00.0| 1457.8M|my_analysis_view_setup|  default| data[22]            |
[12/19 12:16:23    382s] +--------+--------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:16:23    382s] 
[12/19 12:16:23    382s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1457.8M) ***
[12/19 12:16:23    382s] 
[12/19 12:16:23    382s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1457.8M) ***
[12/19 12:16:23    382s] **** Begin NDR-Layer Usage Statistics ****
[12/19 12:16:23    382s] 0 Ndr or Layer constraints added by optimization 
[12/19 12:16:23    382s] **** End NDR-Layer Usage Statistics ****
[12/19 12:16:23    382s] ** GigaOpt Global Opt End WNS Slack -21.034  TNS Slack -667.372 
[12/19 12:16:23    382s] End: GigaOpt Global Optimization
[12/19 12:16:23    382s] 
[12/19 12:16:23    382s] Active setup views:
[12/19 12:16:23    382s]  my_analysis_view_setup
[12/19 12:16:23    382s]   Dominating endpoints: 0
[12/19 12:16:23    382s]   Dominating TNS: -0.000
[12/19 12:16:23    382s] 
[12/19 12:16:23    382s] *** Timing NOT met, worst failing slack is -21.034
[12/19 12:16:23    382s] *** Check timing (0:00:00.0)
[12/19 12:16:23    382s] Deleting Lib Analyzer.
[12/19 12:16:23    382s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:16:23    382s] Info: 40 io nets excluded
[12/19 12:16:23    382s] Info: 1 clock net  excluded from IPO operation.
[12/19 12:16:23    382s] ### Creating LA Mngr. totSessionCpu=0:06:22 mem=1302.0M
[12/19 12:16:23    382s] ### Creating LA Mngr, finished. totSessionCpu=0:06:22 mem=1302.0M
[12/19 12:16:23    382s] setup target slack: 0.1
[12/19 12:16:23    382s] extra slack: 0.1
[12/19 12:16:23    382s] std delay: 0.0506
[12/19 12:16:23    382s] real setup target slack: 0.0506
[12/19 12:16:23    382s] PhyDesignGrid: maxLocalDensity 0.98
[12/19 12:16:23    382s] ### Creating PhyDesignMc. totSessionCpu=0:06:22 mem=1300.0M
[12/19 12:16:23    382s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1300.0MB).
[12/19 12:16:23    382s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:22 mem=1300.0M
[12/19 12:16:23    382s] incrSKP preserve mode is on...
[12/19 12:16:23    382s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/19 12:16:23    382s] [NR-eGR] Started earlyGlobalRoute kernel
[12/19 12:16:23    382s] [NR-eGR] Initial Peak syMemory usage = 1300.0 MB
[12/19 12:16:23    382s] (I)       Reading DB...
[12/19 12:16:23    382s] (I)       before initializing RouteDB syMemory usage = 1300.0 MB
[12/19 12:16:23    382s] (I)       congestionReportName   : 
[12/19 12:16:23    382s] (I)       layerRangeFor2DCongestion : 
[12/19 12:16:23    382s] (I)       buildTerm2TermWires    : 0
[12/19 12:16:23    382s] (I)       doTrackAssignment      : 1
[12/19 12:16:23    382s] (I)       dumpBookshelfFiles     : 0
[12/19 12:16:23    382s] (I)       numThreads             : 1
[12/19 12:16:23    382s] (I)       bufferingAwareRouting  : false
[12/19 12:16:23    382s] [NR-eGR] honorMsvRouteConstraint: false
[12/19 12:16:23    382s] (I)       honorPin               : false
[12/19 12:16:23    382s] (I)       honorPinGuide          : true
[12/19 12:16:23    382s] (I)       honorPartition         : false
[12/19 12:16:23    382s] (I)       allowPartitionCrossover: false
[12/19 12:16:23    382s] (I)       honorSingleEntry       : true
[12/19 12:16:23    382s] (I)       honorSingleEntryStrong : true
[12/19 12:16:23    382s] (I)       handleViaSpacingRule   : false
[12/19 12:16:23    382s] (I)       handleEolSpacingRule   : false
[12/19 12:16:23    382s] (I)       PDConstraint           : none
[12/19 12:16:23    382s] (I)       expBetterNDRHandling   : false
[12/19 12:16:23    382s] [NR-eGR] honorClockSpecNDR      : 0
[12/19 12:16:23    382s] (I)       routingEffortLevel     : 3
[12/19 12:16:23    382s] (I)       effortLevel            : standard
[12/19 12:16:23    382s] [NR-eGR] minRouteLayer          : 2
[12/19 12:16:23    382s] [NR-eGR] maxRouteLayer          : 127
[12/19 12:16:23    382s] (I)       relaxedTopLayerCeiling : 127
[12/19 12:16:23    382s] (I)       relaxedBottomLayerFloor: 2
[12/19 12:16:23    382s] (I)       numRowsPerGCell        : 1
[12/19 12:16:23    382s] (I)       speedUpLargeDesign     : 0
[12/19 12:16:23    382s] (I)       multiThreadingTA       : 1
[12/19 12:16:23    382s] (I)       blkAwareLayerSwitching : 1
[12/19 12:16:23    382s] (I)       optimizationMode       : false
[12/19 12:16:23    382s] (I)       routeSecondPG          : false
[12/19 12:16:23    382s] (I)       scenicRatioForLayerRelax: 0.00
[12/19 12:16:23    382s] (I)       detourLimitForLayerRelax: 0.00
[12/19 12:16:23    382s] (I)       punchThroughDistance   : 500.00
[12/19 12:16:23    382s] (I)       scenicBound            : 1.15
[12/19 12:16:23    382s] (I)       maxScenicToAvoidBlk    : 100.00
[12/19 12:16:23    382s] (I)       source-to-sink ratio   : 0.00
[12/19 12:16:23    382s] (I)       targetCongestionRatioH : 1.00
[12/19 12:16:23    382s] (I)       targetCongestionRatioV : 1.00
[12/19 12:16:23    382s] (I)       layerCongestionRatio   : 0.70
[12/19 12:16:23    382s] (I)       m1CongestionRatio      : 0.10
[12/19 12:16:23    382s] (I)       m2m3CongestionRatio    : 0.70
[12/19 12:16:23    382s] (I)       localRouteEffort       : 1.00
[12/19 12:16:23    382s] (I)       numSitesBlockedByOneVia: 8.00
[12/19 12:16:23    382s] (I)       supplyScaleFactorH     : 1.00
[12/19 12:16:23    382s] (I)       supplyScaleFactorV     : 1.00
[12/19 12:16:23    382s] (I)       highlight3DOverflowFactor: 0.00
[12/19 12:16:23    382s] (I)       doubleCutViaModelingRatio: 0.00
[12/19 12:16:23    382s] (I)       routeVias              : 
[12/19 12:16:23    382s] (I)       readTROption           : true
[12/19 12:16:23    382s] (I)       extraSpacingFactor     : 1.00
[12/19 12:16:23    382s] [NR-eGR] numTracksPerClockWire  : 0
[12/19 12:16:23    382s] (I)       routeSelectedNetsOnly  : false
[12/19 12:16:23    382s] (I)       clkNetUseMaxDemand     : false
[12/19 12:16:23    382s] (I)       extraDemandForClocks   : 0
[12/19 12:16:23    382s] (I)       steinerRemoveLayers    : false
[12/19 12:16:23    382s] (I)       demoteLayerScenicScale : 1.00
[12/19 12:16:23    382s] (I)       nonpreferLayerCostScale : 100.00
[12/19 12:16:23    382s] (I)       similarTopologyRoutingFast : false
[12/19 12:16:23    382s] (I)       spanningTreeRefinement : false
[12/19 12:16:23    382s] (I)       spanningTreeRefinementAlpha : 0.50
[12/19 12:16:23    382s] (I)       starting read tracks
[12/19 12:16:23    382s] (I)       build grid graph
[12/19 12:16:23    382s] (I)       build grid graph start
[12/19 12:16:23    382s] [NR-eGR] Layer1 has no routable track
[12/19 12:16:23    382s] [NR-eGR] Layer2 has single uniform track structure
[12/19 12:16:23    382s] [NR-eGR] Layer3 has single uniform track structure
[12/19 12:16:23    382s] [NR-eGR] Layer4 has single uniform track structure
[12/19 12:16:23    382s] (I)       build grid graph end
[12/19 12:16:23    382s] (I)       numViaLayers=4
[12/19 12:16:23    382s] (I)       Reading via V2 for layer: 0 
[12/19 12:16:23    382s] (I)       Reading via V3_cross for layer: 1 
[12/19 12:16:23    382s] (I)       Reading via VL for layer: 2 
[12/19 12:16:23    382s] (I)       end build via table
[12/19 12:16:23    382s] [NR-eGR] numRoutingBlks=0 numInstBlks=2812 numPGBlocks=3697 numBumpBlks=0 numBoundaryFakeBlks=0
[12/19 12:16:23    382s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/19 12:16:23    382s] (I)       readDataFromPlaceDB
[12/19 12:16:23    382s] (I)       Read net information..
[12/19 12:16:23    382s] [NR-eGR] Read numTotalNets=1539  numIgnoredNets=0
[12/19 12:16:23    382s] (I)       Read testcase time = 0.000 seconds
[12/19 12:16:23    382s] 
[12/19 12:16:23    382s] (I)       read default dcut vias
[12/19 12:16:23    382s] (I)       Reading via V2 for layer: 0 
[12/19 12:16:23    382s] (I)       Reading via V3_cross for layer: 1 
[12/19 12:16:23    382s] (I)       Reading via VL for layer: 2 
[12/19 12:16:23    382s] (I)       build grid graph start
[12/19 12:16:23    382s] (I)       build grid graph end
[12/19 12:16:23    382s] (I)       Model blockage into capacity
[12/19 12:16:23    382s] (I)       Read numBlocks=9271  numPreroutedWires=0  numCapScreens=0
[12/19 12:16:23    382s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/19 12:16:23    382s] (I)       blocked area on Layer2 : 2909471934850  (99.47%)
[12/19 12:16:23    382s] (I)       blocked area on Layer3 : 3154712929200  (107.86%)
[12/19 12:16:23    382s] (I)       blocked area on Layer4 : 4041598864300  (138.18%)
[12/19 12:16:23    382s] (I)       Modeling time = 0.020 seconds
[12/19 12:16:23    382s] 
[12/19 12:16:23    382s] (I)       Number of ignored nets = 0
[12/19 12:16:23    382s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/19 12:16:23    382s] (I)       Number of clock nets = 1.  Ignored: No
[12/19 12:16:23    382s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/19 12:16:23    382s] (I)       Number of special nets = 0.  Ignored: Yes
[12/19 12:16:23    382s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/19 12:16:23    382s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/19 12:16:23    382s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/19 12:16:23    382s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/19 12:16:23    382s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/19 12:16:23    382s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/19 12:16:23    382s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1300.0 MB
[12/19 12:16:23    382s] (I)       Ndr track 0 does not exist
[12/19 12:16:23    382s] (I)       Layer1  viaCost=300.00
[12/19 12:16:23    382s] (I)       Layer2  viaCost=100.00
[12/19 12:16:23    382s] (I)       Layer3  viaCost=200.00
[12/19 12:16:23    382s] (I)       ---------------------Grid Graph Info--------------------
[12/19 12:16:23    382s] (I)       routing area        :  (0, 0) - (1710240, 1710240)
[12/19 12:16:23    382s] (I)       core area           :  (290080, 290080) - (1417360, 1419600)
[12/19 12:16:23    382s] (I)       Site Width          :   560  (dbu)
[12/19 12:16:23    382s] (I)       Row Height          :  5600  (dbu)
[12/19 12:16:23    382s] (I)       GCell Width         :  5600  (dbu)
[12/19 12:16:23    382s] (I)       GCell Height        :  5600  (dbu)
[12/19 12:16:23    382s] (I)       grid                :   305   305     4
[12/19 12:16:23    382s] (I)       vertical capacity   :     0  5600     0  5600
[12/19 12:16:23    382s] (I)       horizontal capacity :     0     0  5600     0
[12/19 12:16:23    382s] (I)       Default wire width  :   230   280   280   440
[12/19 12:16:23    382s] (I)       Default wire space  :   230   280   280   460
[12/19 12:16:23    382s] (I)       Default pitch size  :   460   560   560  1120
[12/19 12:16:23    382s] (I)       First Track Coord   :     0   280   560  1400
[12/19 12:16:23    382s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/19 12:16:23    382s] (I)       Total num of tracks :     0  3054  3053  1526
[12/19 12:16:23    382s] (I)       Num of masks        :     1     1     1     1
[12/19 12:16:23    382s] (I)       Num of trim masks   :     0     0     0     0
[12/19 12:16:23    382s] (I)       --------------------------------------------------------
[12/19 12:16:23    382s] 
[12/19 12:16:23    382s] [NR-eGR] ============ Routing rule table ============
[12/19 12:16:23    382s] [NR-eGR] Rule id 0. Nets 1539 
[12/19 12:16:23    382s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/19 12:16:23    382s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/19 12:16:23    382s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/19 12:16:23    382s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/19 12:16:23    382s] [NR-eGR] ========================================
[12/19 12:16:23    382s] [NR-eGR] 
[12/19 12:16:23    382s] (I)       After initializing earlyGlobalRoute syMemory usage = 1303.8 MB
[12/19 12:16:23    382s] (I)       Loading and dumping file time : 0.03 seconds
[12/19 12:16:23    382s] (I)       ============= Initialization =============
[12/19 12:16:23    382s] (I)       totalPins=5817  totalGlobalPin=5699 (97.97%)
[12/19 12:16:23    382s] (I)       total 2D Cap : 1003813 = (434089 H, 569724 V)
[12/19 12:16:23    382s] [NR-eGR] Layer group 1: route 1539 net(s) in layer range [2, 4]
[12/19 12:16:23    382s] (I)       ============  Phase 1a Route ============
[12/19 12:16:23    382s] (I)       Phase 1a runs 0.00 seconds
[12/19 12:16:23    382s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[12/19 12:16:23    382s] (I)       Usage: 26396 = (12322 H, 14074 V) = (2.84% H, 2.47% V) = (6.900e+04um H, 7.881e+04um V)
[12/19 12:16:23    382s] (I)       
[12/19 12:16:23    382s] (I)       ============  Phase 1b Route ============
[12/19 12:16:23    382s] (I)       Phase 1b runs 0.00 seconds
[12/19 12:16:23    382s] (I)       Usage: 26396 = (12322 H, 14074 V) = (2.84% H, 2.47% V) = (6.900e+04um H, 7.881e+04um V)
[12/19 12:16:23    382s] (I)       
[12/19 12:16:23    382s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.478176e+05um
[12/19 12:16:23    382s] (I)       ============  Phase 1c Route ============
[12/19 12:16:23    382s] (I)       Level2 Grid: 61 x 61
[12/19 12:16:23    382s] (I)       Phase 1c runs 0.00 seconds
[12/19 12:16:23    382s] (I)       Usage: 26396 = (12322 H, 14074 V) = (2.84% H, 2.47% V) = (6.900e+04um H, 7.881e+04um V)
[12/19 12:16:23    382s] (I)       
[12/19 12:16:23    382s] (I)       ============  Phase 1d Route ============
[12/19 12:16:23    382s] (I)       Phase 1d runs 0.00 seconds
[12/19 12:16:23    382s] (I)       Usage: 26396 = (12322 H, 14074 V) = (2.84% H, 2.47% V) = (6.900e+04um H, 7.881e+04um V)
[12/19 12:16:23    382s] (I)       
[12/19 12:16:23    382s] (I)       ============  Phase 1e Route ============
[12/19 12:16:23    382s] (I)       Phase 1e runs 0.00 seconds
[12/19 12:16:23    382s] (I)       Usage: 26396 = (12322 H, 14074 V) = (2.84% H, 2.47% V) = (6.900e+04um H, 7.881e+04um V)
[12/19 12:16:23    382s] (I)       
[12/19 12:16:23    382s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.478176e+05um
[12/19 12:16:23    382s] [NR-eGR] 
[12/19 12:16:23    382s] (I)       ============  Phase 1l Route ============
[12/19 12:16:23    382s] (I)       Phase 1l runs 0.00 seconds
[12/19 12:16:23    382s] (I)       
[12/19 12:16:23    382s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/19 12:16:23    382s] [NR-eGR]                OverCon            
[12/19 12:16:23    382s] [NR-eGR]                 #Gcell     %Gcell
[12/19 12:16:23    382s] [NR-eGR] Layer              (1)    OverCon 
[12/19 12:16:23    382s] [NR-eGR] ------------------------------------
[12/19 12:16:23    382s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/19 12:16:23    382s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/19 12:16:23    382s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/19 12:16:23    382s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/19 12:16:23    382s] [NR-eGR] ------------------------------------
[12/19 12:16:23    382s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/19 12:16:23    382s] [NR-eGR] 
[12/19 12:16:23    382s] (I)       Total Global Routing Runtime: 0.04 seconds
[12/19 12:16:23    382s] (I)       total 2D Cap : 1005343 = (434513 H, 570830 V)
[12/19 12:16:23    382s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/19 12:16:23    382s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/19 12:16:23    382s] [NR-eGR] End Peak syMemory usage = 1305.2 MB
[12/19 12:16:23    382s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.07 seconds
[12/19 12:16:23    382s] [hotspot] +------------+---------------+---------------+
[12/19 12:16:23    382s] [hotspot] |            |   max hotspot | total hotspot |
[12/19 12:16:23    382s] [hotspot] +------------+---------------+---------------+
[12/19 12:16:23    382s] [hotspot] | normalized |          0.00 |          0.00 |
[12/19 12:16:23    382s] [hotspot] +------------+---------------+---------------+
[12/19 12:16:23    382s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/19 12:16:23    382s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/19 12:16:23    382s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/19 12:16:23    382s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/19 12:16:24    382s] Apply auto density screen in post-place stage.
[12/19 12:16:24    382s] Auto density screen increases utilization from 0.043 to 0.043
[12/19 12:16:24    382s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1305.2M
[12/19 12:16:24    382s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1305.2MB).
[12/19 12:16:24    382s] *** Starting refinePlace (0:06:23 mem=1305.2M) ***
[12/19 12:16:24    382s] Total net bbox length = 9.953e+04 (4.740e+04 5.213e+04) (ext = 5.025e+03)
[12/19 12:16:24    382s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:16:24    382s] Density distribution unevenness ratio = 80.550%
[12/19 12:16:24    382s] RPlace IncrNP: Rollback Lev = -5
[12/19 12:16:24    382s] RPlace: Density =0.602000, incremental np is triggered.
[12/19 12:16:24    382s] incr SKP is on..., with optDC mode
[12/19 12:16:24    382s] total jobs 4956
[12/19 12:16:24    382s] multi thread init TemplateIndex for each ta. thread num 1
[12/19 12:16:24    382s] Wait...
[12/19 12:16:24    383s] (cpu=0:00:00.4 mem=1305.2M) ***
[12/19 12:16:24    383s] total jobs 0 -> 4460
[12/19 12:16:24    383s] multi thread init TemplateIndex for each ta. thread num 1
[12/19 12:16:24    383s] finished multi-thread init
[12/19 12:16:24    383s] *** Build Virtual Sizing Timing Model
[12/19 12:16:24    383s] (cpu=0:00:00.6 mem=1313.2M) ***
[12/19 12:16:24    383s] Persistent padding is off here.
[12/19 12:16:24    383s] Congestion driven padding in post-place stage.
[12/19 12:16:25    384s] Congestion driven padding increases utilization from 0.092 to 0.092
[12/19 12:16:25    384s] Congestion driven padding runtime: cpu = 0:00:00.6 real = 0:00:01.0 mem = 1323.2M
[12/19 12:16:25    384s] limitMaxMove 0, priorityInstMaxMove -1
[12/19 12:16:25    384s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[12/19 12:16:25    384s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[12/19 12:16:25    384s] No instances found in the vector
[12/19 12:16:25    384s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1328.2M, DRC: 0)
[12/19 12:16:25    384s] 0 (out of 0) MH cells were successfully legalized.
[12/19 12:16:26    384s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/19 12:16:26    384s] No instances found in the vector
[12/19 12:16:26    384s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1349.2M, DRC: 0)
[12/19 12:16:26    384s] 0 (out of 0) MH cells were successfully legalized.
[12/19 12:16:27    386s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/19 12:16:27    386s] No instances found in the vector
[12/19 12:16:27    386s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1349.2M, DRC: 0)
[12/19 12:16:27    386s] 0 (out of 0) MH cells were successfully legalized.
[12/19 12:16:28    386s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/19 12:16:28    386s] No instances found in the vector
[12/19 12:16:28    386s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1349.2M, DRC: 0)
[12/19 12:16:28    386s] 0 (out of 0) MH cells were successfully legalized.
[12/19 12:16:28    387s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/19 12:16:28    387s] No instances found in the vector
[12/19 12:16:28    387s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1349.2M, DRC: 0)
[12/19 12:16:28    387s] 0 (out of 0) MH cells were successfully legalized.
[12/19 12:16:29    388s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:16:29    388s] Density distribution unevenness ratio = 82.770%
[12/19 12:16:29    388s] RPlace postIncrNP: Density = 0.602000 -> 0.490000.
[12/19 12:16:29    388s] RPlace postIncrNP Info: Density distribution changes:
[12/19 12:16:29    388s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[12/19 12:16:29    388s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[12/19 12:16:29    388s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[12/19 12:16:29    388s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[12/19 12:16:29    388s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[12/19 12:16:29    388s] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[12/19 12:16:29    388s] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[12/19 12:16:29    388s] [CPU] RefinePlace/IncrNP (cpu=0:00:05.6, real=0:00:05.0, mem=1333.2MB) @(0:06:23 - 0:06:28).
[12/19 12:16:29    388s] Move report: incrNP moves 1499 insts, mean move: 495.18 um, max move: 840.56 um
[12/19 12:16:29    388s] 	Max move on inst (mem_reg[10][12]): (1347.92, 323.68) --> (893.76, 710.08)
[12/19 12:16:29    388s] Move report: Timing Driven Placement moves 1499 insts, mean move: 495.18 um, max move: 840.56 um
[12/19 12:16:29    388s] 	Max move on inst (mem_reg[10][12]): (1347.92, 323.68) --> (893.76, 710.08)
[12/19 12:16:29    388s] 	Runtime: CPU: 0:00:05.6 REAL: 0:00:05.0 MEM: 1333.2MB
[12/19 12:16:29    388s] Starting refinePlace ...
[12/19 12:16:29    388s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:16:29    388s] Density distribution unevenness ratio = 82.770%
[12/19 12:16:29    388s]   Spread Effort: high, pre-route mode, useDDP on.
[12/19 12:16:29    388s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1333.2MB) @(0:06:28 - 0:06:28).
[12/19 12:16:29    388s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:16:29    388s] wireLenOptFixPriorityInst 0 inst fixed
[12/19 12:16:29    388s] Placement tweakage begins.
[12/19 12:16:29    388s] wire length = 1.204e+05
[12/19 12:16:29    388s] wire length = 1.166e+05
[12/19 12:16:29    388s] Placement tweakage ends.
[12/19 12:16:29    388s] Move report: tweak moves 92 insts, mean move: 12.28 um, max move: 29.12 um
[12/19 12:16:29    388s] 	Max move on inst (g3392__7344): (738.08, 850.08) --> (767.20, 850.08)
[12/19 12:16:29    388s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=1333.2MB) @(0:06:28 - 0:06:28).
[12/19 12:16:29    388s] Move report: legalization moves 1 insts, mean move: 1.68 um, max move: 1.68 um
[12/19 12:16:29    388s] 	Max move on inst (mem_reg[2][16]): (1034.88, 766.08) --> (1036.56, 766.08)
[12/19 12:16:29    388s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1333.2MB) @(0:06:28 - 0:06:28).
[12/19 12:16:29    388s] Move report: Detail placement moves 93 insts, mean move: 12.16 um, max move: 29.12 um
[12/19 12:16:29    388s] 	Max move on inst (g3392__7344): (738.08, 850.08) --> (767.20, 850.08)
[12/19 12:16:29    388s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1333.2MB
[12/19 12:16:29    388s] Statistics of distance of Instance movement in refine placement:
[12/19 12:16:29    388s]   maximum (X+Y) =       840.56 um
[12/19 12:16:29    388s]   inst (mem_reg[10][12]) with max move: (1347.92, 323.68) -> (893.76, 710.08)
[12/19 12:16:29    388s]   mean    (X+Y) =       495.20 um
[12/19 12:16:29    388s] Total instances flipped for WireLenOpt: 189
[12/19 12:16:29    388s] Summary Report:
[12/19 12:16:29    388s] Instances move: 1499 (out of 1499 movable)
[12/19 12:16:29    388s] Instances flipped: 0
[12/19 12:16:29    388s] Mean displacement: 495.20 um
[12/19 12:16:29    388s] Max displacement: 840.56 um (Instance: mem_reg[10][12]) (1347.92, 323.68) -> (893.76, 710.08)
[12/19 12:16:29    388s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: dfnrq1
[12/19 12:16:29    388s] Total instances moved : 1499
[12/19 12:16:29    388s] Total net bbox length = 7.919e+04 (3.844e+04 4.076e+04) (ext = 2.096e+04)
[12/19 12:16:29    388s] Runtime: CPU: 0:00:05.7 REAL: 0:00:05.0 MEM: 1333.2MB
[12/19 12:16:29    388s] [CPU] RefinePlace/total (cpu=0:00:05.7, real=0:00:05.0, mem=1333.2MB) @(0:06:23 - 0:06:28).
[12/19 12:16:29    388s] *** Finished refinePlace (0:06:28 mem=1333.2M) ***
[12/19 12:16:29    388s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:16:29    388s] Density distribution unevenness ratio = 82.770%
[12/19 12:16:29    388s] Trial Route Overflow 0(H) 0(V)
[12/19 12:16:29    388s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/19 12:16:29    388s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/19 12:16:29    388s] Starting congestion repair ...
[12/19 12:16:29    388s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/19 12:16:29    388s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/19 12:16:29    388s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/19 12:16:29    388s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/19 12:16:29    388s] Starting Early Global Route congestion estimation: mem = 1333.2M
[12/19 12:16:29    388s] (I)       Reading DB...
[12/19 12:16:29    388s] (I)       before initializing RouteDB syMemory usage = 1333.2 MB
[12/19 12:16:29    388s] (I)       congestionReportName   : 
[12/19 12:16:29    388s] (I)       layerRangeFor2DCongestion : 
[12/19 12:16:29    388s] (I)       buildTerm2TermWires    : 1
[12/19 12:16:29    388s] (I)       doTrackAssignment      : 1
[12/19 12:16:29    388s] (I)       dumpBookshelfFiles     : 0
[12/19 12:16:29    388s] (I)       numThreads             : 1
[12/19 12:16:29    388s] (I)       bufferingAwareRouting  : false
[12/19 12:16:29    388s] [NR-eGR] honorMsvRouteConstraint: false
[12/19 12:16:29    388s] (I)       honorPin               : false
[12/19 12:16:29    388s] (I)       honorPinGuide          : true
[12/19 12:16:29    388s] (I)       honorPartition         : false
[12/19 12:16:29    388s] (I)       allowPartitionCrossover: false
[12/19 12:16:29    388s] (I)       honorSingleEntry       : true
[12/19 12:16:29    388s] (I)       honorSingleEntryStrong : true
[12/19 12:16:29    388s] (I)       handleViaSpacingRule   : false
[12/19 12:16:29    388s] (I)       handleEolSpacingRule   : false
[12/19 12:16:29    388s] (I)       PDConstraint           : none
[12/19 12:16:29    388s] (I)       expBetterNDRHandling   : false
[12/19 12:16:29    388s] [NR-eGR] honorClockSpecNDR      : 0
[12/19 12:16:29    388s] (I)       routingEffortLevel     : 3
[12/19 12:16:29    388s] (I)       effortLevel            : standard
[12/19 12:16:29    388s] [NR-eGR] minRouteLayer          : 2
[12/19 12:16:29    388s] [NR-eGR] maxRouteLayer          : 127
[12/19 12:16:29    388s] (I)       relaxedTopLayerCeiling : 127
[12/19 12:16:29    388s] (I)       relaxedBottomLayerFloor: 2
[12/19 12:16:29    388s] (I)       numRowsPerGCell        : 1
[12/19 12:16:29    388s] (I)       speedUpLargeDesign     : 0
[12/19 12:16:29    388s] (I)       multiThreadingTA       : 1
[12/19 12:16:29    388s] (I)       blkAwareLayerSwitching : 1
[12/19 12:16:29    388s] (I)       optimizationMode       : false
[12/19 12:16:29    388s] (I)       routeSecondPG          : false
[12/19 12:16:29    388s] (I)       scenicRatioForLayerRelax: 0.00
[12/19 12:16:29    388s] (I)       detourLimitForLayerRelax: 0.00
[12/19 12:16:29    388s] (I)       punchThroughDistance   : 500.00
[12/19 12:16:29    388s] (I)       scenicBound            : 1.15
[12/19 12:16:29    388s] (I)       maxScenicToAvoidBlk    : 100.00
[12/19 12:16:29    388s] (I)       source-to-sink ratio   : 0.00
[12/19 12:16:29    388s] (I)       targetCongestionRatioH : 1.00
[12/19 12:16:29    388s] (I)       targetCongestionRatioV : 1.00
[12/19 12:16:29    388s] (I)       layerCongestionRatio   : 0.70
[12/19 12:16:29    388s] (I)       m1CongestionRatio      : 0.10
[12/19 12:16:29    388s] (I)       m2m3CongestionRatio    : 0.70
[12/19 12:16:29    388s] (I)       localRouteEffort       : 1.00
[12/19 12:16:29    388s] (I)       numSitesBlockedByOneVia: 8.00
[12/19 12:16:29    388s] (I)       supplyScaleFactorH     : 1.00
[12/19 12:16:29    388s] (I)       supplyScaleFactorV     : 1.00
[12/19 12:16:29    388s] (I)       highlight3DOverflowFactor: 0.00
[12/19 12:16:29    388s] (I)       doubleCutViaModelingRatio: 0.00
[12/19 12:16:29    388s] (I)       routeVias              : 
[12/19 12:16:29    388s] (I)       readTROption           : true
[12/19 12:16:29    388s] (I)       extraSpacingFactor     : 1.00
[12/19 12:16:29    388s] [NR-eGR] numTracksPerClockWire  : 0
[12/19 12:16:29    388s] (I)       routeSelectedNetsOnly  : false
[12/19 12:16:29    388s] (I)       clkNetUseMaxDemand     : false
[12/19 12:16:29    388s] (I)       extraDemandForClocks   : 0
[12/19 12:16:29    388s] (I)       steinerRemoveLayers    : false
[12/19 12:16:29    388s] (I)       demoteLayerScenicScale : 1.00
[12/19 12:16:29    388s] (I)       nonpreferLayerCostScale : 100.00
[12/19 12:16:29    388s] (I)       similarTopologyRoutingFast : false
[12/19 12:16:29    388s] (I)       spanningTreeRefinement : false
[12/19 12:16:29    388s] (I)       spanningTreeRefinementAlpha : 0.50
[12/19 12:16:29    388s] (I)       starting read tracks
[12/19 12:16:29    388s] (I)       build grid graph
[12/19 12:16:29    388s] (I)       build grid graph start
[12/19 12:16:29    388s] [NR-eGR] Layer1 has no routable track
[12/19 12:16:29    388s] [NR-eGR] Layer2 has single uniform track structure
[12/19 12:16:29    388s] [NR-eGR] Layer3 has single uniform track structure
[12/19 12:16:29    388s] [NR-eGR] Layer4 has single uniform track structure
[12/19 12:16:29    388s] (I)       build grid graph end
[12/19 12:16:29    388s] (I)       numViaLayers=4
[12/19 12:16:29    388s] (I)       Reading via V2 for layer: 0 
[12/19 12:16:29    388s] (I)       Reading via V3_cross for layer: 1 
[12/19 12:16:29    388s] (I)       Reading via VL for layer: 2 
[12/19 12:16:29    388s] (I)       end build via table
[12/19 12:16:29    388s] [NR-eGR] numRoutingBlks=0 numInstBlks=2812 numPGBlocks=3697 numBumpBlks=0 numBoundaryFakeBlks=0
[12/19 12:16:29    388s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/19 12:16:29    388s] (I)       readDataFromPlaceDB
[12/19 12:16:29    388s] (I)       Read net information..
[12/19 12:16:29    388s] [NR-eGR] Read numTotalNets=1539  numIgnoredNets=0
[12/19 12:16:29    388s] (I)       Read testcase time = 0.000 seconds
[12/19 12:16:29    388s] 
[12/19 12:16:29    388s] (I)       read default dcut vias
[12/19 12:16:29    388s] (I)       Reading via V2 for layer: 0 
[12/19 12:16:29    388s] (I)       Reading via V3_cross for layer: 1 
[12/19 12:16:29    388s] (I)       Reading via VL for layer: 2 
[12/19 12:16:29    388s] (I)       build grid graph start
[12/19 12:16:29    388s] (I)       build grid graph end
[12/19 12:16:29    388s] (I)       Model blockage into capacity
[12/19 12:16:29    388s] (I)       Read numBlocks=9271  numPreroutedWires=0  numCapScreens=0
[12/19 12:16:29    388s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/19 12:16:29    388s] (I)       blocked area on Layer2 : 2909471934850  (99.47%)
[12/19 12:16:29    388s] (I)       blocked area on Layer3 : 3154712929200  (107.86%)
[12/19 12:16:29    388s] (I)       blocked area on Layer4 : 4041598864300  (138.18%)
[12/19 12:16:29    388s] (I)       Modeling time = 0.020 seconds
[12/19 12:16:29    388s] 
[12/19 12:16:29    388s] (I)       Number of ignored nets = 0
[12/19 12:16:29    388s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/19 12:16:29    388s] (I)       Number of clock nets = 1.  Ignored: No
[12/19 12:16:29    388s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/19 12:16:29    388s] (I)       Number of special nets = 0.  Ignored: Yes
[12/19 12:16:29    388s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/19 12:16:29    388s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/19 12:16:29    388s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/19 12:16:29    388s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/19 12:16:29    388s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/19 12:16:29    388s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/19 12:16:29    388s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1333.2 MB
[12/19 12:16:29    388s] (I)       Ndr track 0 does not exist
[12/19 12:16:29    388s] (I)       Layer1  viaCost=300.00
[12/19 12:16:29    388s] (I)       Layer2  viaCost=100.00
[12/19 12:16:29    388s] (I)       Layer3  viaCost=200.00
[12/19 12:16:29    388s] (I)       ---------------------Grid Graph Info--------------------
[12/19 12:16:29    388s] (I)       routing area        :  (0, 0) - (1710240, 1710240)
[12/19 12:16:29    388s] (I)       core area           :  (290080, 290080) - (1417360, 1419600)
[12/19 12:16:29    388s] (I)       Site Width          :   560  (dbu)
[12/19 12:16:29    388s] (I)       Row Height          :  5600  (dbu)
[12/19 12:16:29    388s] (I)       GCell Width         :  5600  (dbu)
[12/19 12:16:29    388s] (I)       GCell Height        :  5600  (dbu)
[12/19 12:16:29    388s] (I)       grid                :   305   305     4
[12/19 12:16:29    388s] (I)       vertical capacity   :     0  5600     0  5600
[12/19 12:16:29    388s] (I)       horizontal capacity :     0     0  5600     0
[12/19 12:16:29    388s] (I)       Default wire width  :   230   280   280   440
[12/19 12:16:29    388s] (I)       Default wire space  :   230   280   280   460
[12/19 12:16:29    388s] (I)       Default pitch size  :   460   560   560  1120
[12/19 12:16:29    388s] (I)       First Track Coord   :     0   280   560  1400
[12/19 12:16:29    388s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/19 12:16:29    388s] (I)       Total num of tracks :     0  3054  3053  1526
[12/19 12:16:29    388s] (I)       Num of masks        :     1     1     1     1
[12/19 12:16:29    388s] (I)       Num of trim masks   :     0     0     0     0
[12/19 12:16:29    388s] (I)       --------------------------------------------------------
[12/19 12:16:29    388s] 
[12/19 12:16:29    388s] [NR-eGR] ============ Routing rule table ============
[12/19 12:16:29    388s] [NR-eGR] Rule id 0. Nets 1539 
[12/19 12:16:29    388s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/19 12:16:29    388s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/19 12:16:29    388s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/19 12:16:29    388s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/19 12:16:29    388s] [NR-eGR] ========================================
[12/19 12:16:29    388s] [NR-eGR] 
[12/19 12:16:29    388s] (I)       After initializing earlyGlobalRoute syMemory usage = 1333.2 MB
[12/19 12:16:29    388s] (I)       Loading and dumping file time : 0.03 seconds
[12/19 12:16:29    388s] (I)       ============= Initialization =============
[12/19 12:16:29    388s] (I)       totalPins=5817  totalGlobalPin=5762 (99.05%)
[12/19 12:16:29    388s] (I)       total 2D Cap : 1003813 = (434089 H, 569724 V)
[12/19 12:16:29    388s] [NR-eGR] Layer group 1: route 1539 net(s) in layer range [2, 4]
[12/19 12:16:29    388s] (I)       ============  Phase 1a Route ============
[12/19 12:16:29    388s] (I)       Phase 1a runs 0.00 seconds
[12/19 12:16:29    388s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/19 12:16:29    388s] (I)       Usage: 19745 = (9551 H, 10194 V) = (2.20% H, 1.79% V) = (5.349e+04um H, 5.709e+04um V)
[12/19 12:16:29    388s] (I)       
[12/19 12:16:29    388s] (I)       ============  Phase 1b Route ============
[12/19 12:16:29    388s] (I)       Phase 1b runs 0.01 seconds
[12/19 12:16:29    388s] (I)       Usage: 19743 = (9549 H, 10194 V) = (2.20% H, 1.79% V) = (5.347e+04um H, 5.709e+04um V)
[12/19 12:16:29    388s] (I)       
[12/19 12:16:29    388s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.105608e+05um
[12/19 12:16:29    388s] (I)       ============  Phase 1c Route ============
[12/19 12:16:29    388s] (I)       Level2 Grid: 61 x 61
[12/19 12:16:29    388s] (I)       Phase 1c runs 0.00 seconds
[12/19 12:16:29    388s] (I)       Usage: 19745 = (9551 H, 10194 V) = (2.20% H, 1.79% V) = (5.349e+04um H, 5.709e+04um V)
[12/19 12:16:29    388s] (I)       
[12/19 12:16:29    388s] (I)       ============  Phase 1d Route ============
[12/19 12:16:29    388s] (I)       Phase 1d runs 0.00 seconds
[12/19 12:16:29    388s] (I)       Usage: 19745 = (9551 H, 10194 V) = (2.20% H, 1.79% V) = (5.349e+04um H, 5.709e+04um V)
[12/19 12:16:29    388s] (I)       
[12/19 12:16:29    388s] (I)       ============  Phase 1e Route ============
[12/19 12:16:29    388s] (I)       Phase 1e runs 0.00 seconds
[12/19 12:16:29    388s] (I)       Usage: 19745 = (9551 H, 10194 V) = (2.20% H, 1.79% V) = (5.349e+04um H, 5.709e+04um V)
[12/19 12:16:29    388s] (I)       
[12/19 12:16:29    388s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.105720e+05um
[12/19 12:16:29    388s] [NR-eGR] 
[12/19 12:16:29    388s] (I)       ============  Phase 1l Route ============
[12/19 12:16:29    388s] (I)       Phase 1l runs 0.00 seconds
[12/19 12:16:29    388s] (I)       
[12/19 12:16:29    388s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/19 12:16:29    388s] [NR-eGR]                OverCon            
[12/19 12:16:29    388s] [NR-eGR]                 #Gcell     %Gcell
[12/19 12:16:29    388s] [NR-eGR] Layer              (1)    OverCon 
[12/19 12:16:29    388s] [NR-eGR] ------------------------------------
[12/19 12:16:29    388s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/19 12:16:29    388s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/19 12:16:29    388s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/19 12:16:29    388s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/19 12:16:29    388s] [NR-eGR] ------------------------------------
[12/19 12:16:29    388s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/19 12:16:29    388s] [NR-eGR] 
[12/19 12:16:29    388s] (I)       Total Global Routing Runtime: 0.04 seconds
[12/19 12:16:29    388s] (I)       total 2D Cap : 1005343 = (434513 H, 570830 V)
[12/19 12:16:29    388s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/19 12:16:29    388s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/19 12:16:29    388s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1333.2M
[12/19 12:16:29    388s] [hotspot] +------------+---------------+---------------+
[12/19 12:16:29    388s] [hotspot] |            |   max hotspot | total hotspot |
[12/19 12:16:29    388s] [hotspot] +------------+---------------+---------------+
[12/19 12:16:29    388s] [hotspot] | normalized |          0.00 |          0.00 |
[12/19 12:16:29    388s] [hotspot] +------------+---------------+---------------+
[12/19 12:16:29    388s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/19 12:16:29    388s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/19 12:16:29    388s] Skipped repairing congestion.
[12/19 12:16:29    388s] Starting Early Global Route wiring: mem = 1333.2M
[12/19 12:16:29    388s] (I)       ============= track Assignment ============
[12/19 12:16:29    388s] (I)       extract Global 3D Wires
[12/19 12:16:29    388s] (I)       Extract Global WL : time=0.00
[12/19 12:16:29    388s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[12/19 12:16:29    388s] (I)       Initialization real time=0.00 seconds
[12/19 12:16:29    388s] (I)       Run Multi-thread track assignment
[12/19 12:16:29    388s] (I)       merging nets...
[12/19 12:16:29    388s] (I)       merging nets done
[12/19 12:16:29    388s] (I)       Kernel real time=0.02 seconds
[12/19 12:16:29    388s] (I)       End Greedy Track Assignment
[12/19 12:16:29    388s] [NR-eGR] --------------------------------------------------------------------------
[12/19 12:16:29    388s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 5737
[12/19 12:16:29    388s] [NR-eGR] Layer2(M2)(V) length: 5.798257e+04um, number of vias: 8969
[12/19 12:16:29    388s] [NR-eGR] Layer3(M3)(H) length: 5.427451e+04um, number of vias: 53
[12/19 12:16:29    388s] [NR-eGR] Layer4(TOP_M)(V) length: 5.600000e+01um, number of vias: 0
[12/19 12:16:29    388s] [NR-eGR] Total length: 1.123131e+05um, number of vias: 14759
[12/19 12:16:29    388s] [NR-eGR] --------------------------------------------------------------------------
[12/19 12:16:29    388s] [NR-eGR] Total clock nets wire length: 9.009450e+03um 
[12/19 12:16:29    388s] [NR-eGR] --------------------------------------------------------------------------
[12/19 12:16:29    388s] Early Global Route wiring runtime: 0.04 seconds, mem = 1319.0M
[12/19 12:16:29    388s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[12/19 12:16:30    388s] Start to check current routing status for nets...
[12/19 12:16:30    388s] Using hname+ instead name for net compare
[12/19 12:16:30    388s] All nets are already routed correctly.
[12/19 12:16:30    388s] End to check current routing status for nets (mem=1319.0M)
[12/19 12:16:30    388s] Extraction called for design 'single_port_sync_ram' of instances=2159 and nets=1595 using extraction engine 'preRoute' .
[12/19 12:16:30    388s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/19 12:16:30    388s] Type 'man IMPEXT-3530' for more detail.
[12/19 12:16:30    388s] PreRoute RC Extraction called for design single_port_sync_ram.
[12/19 12:16:30    388s] RC Extraction called in multi-corner(1) mode.
[12/19 12:16:30    388s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/19 12:16:30    388s] Type 'man IMPEXT-6197' for more detail.
[12/19 12:16:30    388s] RCMode: PreRoute
[12/19 12:16:30    388s]       RC Corner Indexes            0   
[12/19 12:16:30    388s] Capacitance Scaling Factor   : 1.00000 
[12/19 12:16:30    388s] Resistance Scaling Factor    : 1.00000 
[12/19 12:16:30    388s] Clock Cap. Scaling Factor    : 1.00000 
[12/19 12:16:30    388s] Clock Res. Scaling Factor    : 1.00000 
[12/19 12:16:30    388s] Shrink Factor                : 1.00000
[12/19 12:16:30    388s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/19 12:16:30    388s] Updating RC grid for preRoute extraction ...
[12/19 12:16:30    388s] Initializing multi-corner resistance tables ...
[12/19 12:16:30    388s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1319.047M)
[12/19 12:16:30    388s] Compute RC Scale Done ...
[12/19 12:16:30    388s] **optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 1120.0M, totSessionCpu=0:06:29 **
[12/19 12:16:30    388s] #################################################################################
[12/19 12:16:30    388s] # Design Stage: PreRoute
[12/19 12:16:30    388s] # Design Name: single_port_sync_ram
[12/19 12:16:30    388s] # Design Mode: 90nm
[12/19 12:16:30    388s] # Analysis Mode: MMMC Non-OCV 
[12/19 12:16:30    388s] # Parasitics Mode: No SPEF/RCDB
[12/19 12:16:30    388s] # Signoff Settings: SI Off 
[12/19 12:16:30    388s] #################################################################################
[12/19 12:16:30    388s] AAE_INFO: 1 threads acquired from CTE.
[12/19 12:16:30    388s] Calculate delays in BcWc mode...
[12/19 12:16:30    388s] Topological Sorting (REAL = 0:00:00.0, MEM = 1305.0M, InitMEM = 1305.0M)
[12/19 12:16:30    388s] Start delay calculation (fullDC) (1 T). (MEM=1305.02)
[12/19 12:16:30    388s] End AAE Lib Interpolated Model. (MEM=1321.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:16:30    389s] Total number of fetched objects 1611
[12/19 12:16:30    389s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:16:30    389s] End delay calculation. (MEM=1387.93 CPU=0:00:00.2 REAL=0:00:00.0)
[12/19 12:16:30    389s] End delay calculation (fullDC). (MEM=1387.93 CPU=0:00:00.4 REAL=0:00:00.0)
[12/19 12:16:30    389s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1387.9M) ***
[12/19 12:16:30    389s] *** Timing NOT met, worst failing slack is -21.777
[12/19 12:16:30    389s] *** Check timing (0:00:00.4)
[12/19 12:16:30    389s] Begin: GigaOpt Optimization in TNS mode
[12/19 12:16:30    389s] Effort level <high> specified for reg2reg path_group
[12/19 12:16:30    389s] **INFO: Flow update: High effort path group timing met.
[12/19 12:16:30    389s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:16:30    389s] Info: 40 io nets excluded
[12/19 12:16:30    389s] Info: 1 clock net  excluded from IPO operation.
[12/19 12:16:30    389s] PhyDesignGrid: maxLocalDensity 0.95
[12/19 12:16:30    389s] ### Creating PhyDesignMc. totSessionCpu=0:06:29 mem=1389.9M
[12/19 12:16:30    389s] Core basic site is CoreSite
[12/19 12:16:30    389s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:16:30    389s] Mark StBox On SiteArr starts
[12/19 12:16:30    389s] Mark StBox On SiteArr ends
[12/19 12:16:30    389s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1389.9MB).
[12/19 12:16:30    389s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:29 mem=1389.9M
[12/19 12:16:30    389s] 
[12/19 12:16:30    389s] Creating Lib Analyzer ...
[12/19 12:16:30    389s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/19 12:16:30    389s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/19 12:16:30    389s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/19 12:16:30    389s] 
[12/19 12:16:31    390s] Creating Lib Analyzer, finished. 
[12/19 12:16:31    390s] 
[12/19 12:16:31    390s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[12/19 12:16:31    390s] ### Creating LA Mngr. totSessionCpu=0:06:30 mem=1389.9M
[12/19 12:16:31    390s] ### Creating LA Mngr, finished. totSessionCpu=0:06:30 mem=1389.9M
[12/19 12:16:33    392s] *info: 40 io nets excluded
[12/19 12:16:33    392s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:16:33    392s] *info: 1 clock net excluded
[12/19 12:16:33    392s] *info: 16 special nets excluded.
[12/19 12:16:33    392s] *info: 32 multi-driver nets excluded.
[12/19 12:16:33    392s] *info: 16 no-driver nets excluded.
[12/19 12:16:34    393s] PathGroup :  reg2reg  TargetSlack : 0 
[12/19 12:16:34    393s] ** GigaOpt Optimizer WNS Slack -21.777 TNS Slack -686.020 Density 4.27
[12/19 12:16:34    393s] Optimizer TNS Opt
[12/19 12:16:34    393s] 
[12/19 12:16:34    393s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1501.3M) ***
[12/19 12:16:34    393s] **** Begin NDR-Layer Usage Statistics ****
[12/19 12:16:34    393s] 0 Ndr or Layer constraints added by optimization 
[12/19 12:16:34    393s] **** End NDR-Layer Usage Statistics ****
[12/19 12:16:34    393s] 
[12/19 12:16:34    393s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1501.3M) ***
[12/19 12:16:34    393s] 
[12/19 12:16:34    393s] End: GigaOpt Optimization in TNS mode
[12/19 12:16:34    393s] **INFO: Flow update: Design is easy to close.
[12/19 12:16:34    393s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/19 12:16:34    393s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/19 12:16:34    393s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1335.8MB).
[12/19 12:16:34    393s] *** Starting refinePlace (0:06:33 mem=1335.8M) ***
[12/19 12:16:34    393s] Total net bbox length = 7.919e+04 (3.844e+04 4.076e+04) (ext = 2.096e+04)
[12/19 12:16:34    393s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:16:34    393s] Density distribution unevenness ratio = 82.770%
[12/19 12:16:34    393s] RPlace IncrNP Skipped
[12/19 12:16:34    393s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1335.8MB) @(0:06:33 - 0:06:33).
[12/19 12:16:34    393s] Starting refinePlace ...
[12/19 12:16:34    393s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:16:34    393s] Density distribution unevenness ratio = 82.770%
[12/19 12:16:34    393s]   Spread Effort: high, pre-route mode, useDDP on.
[12/19 12:16:34    393s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1336.8MB) @(0:06:33 - 0:06:33).
[12/19 12:16:34    393s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:16:34    393s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:16:34    393s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1336.8MB
[12/19 12:16:34    393s] Statistics of distance of Instance movement in refine placement:
[12/19 12:16:34    393s]   maximum (X+Y) =         0.00 um
[12/19 12:16:34    393s]   mean    (X+Y) =         0.00 um
[12/19 12:16:34    393s] Summary Report:
[12/19 12:16:34    393s] Instances move: 0 (out of 1499 movable)
[12/19 12:16:34    393s] Instances flipped: 0
[12/19 12:16:34    393s] Mean displacement: 0.00 um
[12/19 12:16:34    393s] Max displacement: 0.00 um 
[12/19 12:16:34    393s] Total instances moved : 0
[12/19 12:16:34    393s] Total net bbox length = 7.919e+04 (3.844e+04 4.076e+04) (ext = 2.096e+04)
[12/19 12:16:34    393s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1336.8MB
[12/19 12:16:34    393s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1336.8MB) @(0:06:33 - 0:06:33).
[12/19 12:16:34    393s] *** Finished refinePlace (0:06:33 mem=1336.8M) ***
[12/19 12:16:34    393s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:16:34    393s] Density distribution unevenness ratio = 82.770%
[12/19 12:16:34    393s] Trial Route Overflow 0(H) 0(V)
[12/19 12:16:34    393s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/19 12:16:34    393s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/19 12:16:34    393s] Starting congestion repair ...
[12/19 12:16:34    393s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/19 12:16:34    393s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/19 12:16:34    393s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/19 12:16:34    393s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/19 12:16:34    393s] Starting Early Global Route congestion estimation: mem = 1336.8M
[12/19 12:16:34    393s] (I)       Reading DB...
[12/19 12:16:34    393s] (I)       before initializing RouteDB syMemory usage = 1336.8 MB
[12/19 12:16:34    393s] (I)       congestionReportName   : 
[12/19 12:16:34    393s] (I)       layerRangeFor2DCongestion : 
[12/19 12:16:34    393s] (I)       buildTerm2TermWires    : 1
[12/19 12:16:34    393s] (I)       doTrackAssignment      : 1
[12/19 12:16:34    393s] (I)       dumpBookshelfFiles     : 0
[12/19 12:16:34    393s] (I)       numThreads             : 1
[12/19 12:16:34    393s] (I)       bufferingAwareRouting  : false
[12/19 12:16:34    393s] [NR-eGR] honorMsvRouteConstraint: false
[12/19 12:16:34    393s] (I)       honorPin               : false
[12/19 12:16:34    393s] (I)       honorPinGuide          : true
[12/19 12:16:34    393s] (I)       honorPartition         : false
[12/19 12:16:34    393s] (I)       allowPartitionCrossover: false
[12/19 12:16:34    393s] (I)       honorSingleEntry       : true
[12/19 12:16:34    393s] (I)       honorSingleEntryStrong : true
[12/19 12:16:34    393s] (I)       handleViaSpacingRule   : false
[12/19 12:16:34    393s] (I)       handleEolSpacingRule   : false
[12/19 12:16:34    393s] (I)       PDConstraint           : none
[12/19 12:16:34    393s] (I)       expBetterNDRHandling   : false
[12/19 12:16:34    393s] [NR-eGR] honorClockSpecNDR      : 0
[12/19 12:16:34    393s] (I)       routingEffortLevel     : 3
[12/19 12:16:34    393s] (I)       effortLevel            : standard
[12/19 12:16:34    393s] [NR-eGR] minRouteLayer          : 2
[12/19 12:16:34    393s] [NR-eGR] maxRouteLayer          : 127
[12/19 12:16:34    393s] (I)       relaxedTopLayerCeiling : 127
[12/19 12:16:34    393s] (I)       relaxedBottomLayerFloor: 2
[12/19 12:16:34    393s] (I)       numRowsPerGCell        : 1
[12/19 12:16:34    393s] (I)       speedUpLargeDesign     : 0
[12/19 12:16:34    393s] (I)       multiThreadingTA       : 1
[12/19 12:16:34    393s] (I)       blkAwareLayerSwitching : 1
[12/19 12:16:34    393s] (I)       optimizationMode       : false
[12/19 12:16:34    393s] (I)       routeSecondPG          : false
[12/19 12:16:34    393s] (I)       scenicRatioForLayerRelax: 0.00
[12/19 12:16:34    393s] (I)       detourLimitForLayerRelax: 0.00
[12/19 12:16:34    393s] (I)       punchThroughDistance   : 500.00
[12/19 12:16:34    393s] (I)       scenicBound            : 1.15
[12/19 12:16:34    393s] (I)       maxScenicToAvoidBlk    : 100.00
[12/19 12:16:34    393s] (I)       source-to-sink ratio   : 0.00
[12/19 12:16:34    393s] (I)       targetCongestionRatioH : 1.00
[12/19 12:16:34    393s] (I)       targetCongestionRatioV : 1.00
[12/19 12:16:34    393s] (I)       layerCongestionRatio   : 0.70
[12/19 12:16:34    393s] (I)       m1CongestionRatio      : 0.10
[12/19 12:16:34    393s] (I)       m2m3CongestionRatio    : 0.70
[12/19 12:16:34    393s] (I)       localRouteEffort       : 1.00
[12/19 12:16:34    393s] (I)       numSitesBlockedByOneVia: 8.00
[12/19 12:16:34    393s] (I)       supplyScaleFactorH     : 1.00
[12/19 12:16:34    393s] (I)       supplyScaleFactorV     : 1.00
[12/19 12:16:34    393s] (I)       highlight3DOverflowFactor: 0.00
[12/19 12:16:34    393s] (I)       doubleCutViaModelingRatio: 0.00
[12/19 12:16:34    393s] (I)       routeVias              : 
[12/19 12:16:34    393s] (I)       readTROption           : true
[12/19 12:16:34    393s] (I)       extraSpacingFactor     : 1.00
[12/19 12:16:34    393s] [NR-eGR] numTracksPerClockWire  : 0
[12/19 12:16:34    393s] (I)       routeSelectedNetsOnly  : false
[12/19 12:16:34    393s] (I)       clkNetUseMaxDemand     : false
[12/19 12:16:34    393s] (I)       extraDemandForClocks   : 0
[12/19 12:16:34    393s] (I)       steinerRemoveLayers    : false
[12/19 12:16:34    393s] (I)       demoteLayerScenicScale : 1.00
[12/19 12:16:34    393s] (I)       nonpreferLayerCostScale : 100.00
[12/19 12:16:34    393s] (I)       similarTopologyRoutingFast : false
[12/19 12:16:34    393s] (I)       spanningTreeRefinement : false
[12/19 12:16:34    393s] (I)       spanningTreeRefinementAlpha : 0.50
[12/19 12:16:34    393s] (I)       starting read tracks
[12/19 12:16:34    393s] (I)       build grid graph
[12/19 12:16:34    393s] (I)       build grid graph start
[12/19 12:16:34    393s] [NR-eGR] Layer1 has no routable track
[12/19 12:16:34    393s] [NR-eGR] Layer2 has single uniform track structure
[12/19 12:16:34    393s] [NR-eGR] Layer3 has single uniform track structure
[12/19 12:16:34    393s] [NR-eGR] Layer4 has single uniform track structure
[12/19 12:16:34    393s] (I)       build grid graph end
[12/19 12:16:34    393s] (I)       numViaLayers=4
[12/19 12:16:34    393s] (I)       Reading via V2 for layer: 0 
[12/19 12:16:34    393s] (I)       Reading via V3_cross for layer: 1 
[12/19 12:16:34    393s] (I)       Reading via VL for layer: 2 
[12/19 12:16:34    393s] (I)       end build via table
[12/19 12:16:34    393s] [NR-eGR] numRoutingBlks=0 numInstBlks=2812 numPGBlocks=3697 numBumpBlks=0 numBoundaryFakeBlks=0
[12/19 12:16:34    393s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/19 12:16:34    393s] (I)       readDataFromPlaceDB
[12/19 12:16:34    393s] (I)       Read net information..
[12/19 12:16:34    393s] [NR-eGR] Read numTotalNets=1539  numIgnoredNets=0
[12/19 12:16:34    393s] (I)       Read testcase time = 0.000 seconds
[12/19 12:16:34    393s] 
[12/19 12:16:34    393s] (I)       read default dcut vias
[12/19 12:16:34    393s] (I)       Reading via V2 for layer: 0 
[12/19 12:16:34    393s] (I)       Reading via V3_cross for layer: 1 
[12/19 12:16:34    393s] (I)       Reading via VL for layer: 2 
[12/19 12:16:34    393s] (I)       build grid graph start
[12/19 12:16:34    393s] (I)       build grid graph end
[12/19 12:16:34    393s] (I)       Model blockage into capacity
[12/19 12:16:34    393s] (I)       Read numBlocks=9271  numPreroutedWires=0  numCapScreens=0
[12/19 12:16:34    393s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/19 12:16:34    393s] (I)       blocked area on Layer2 : 2909471934850  (99.47%)
[12/19 12:16:34    393s] (I)       blocked area on Layer3 : 3154712929200  (107.86%)
[12/19 12:16:34    393s] (I)       blocked area on Layer4 : 4041598864300  (138.18%)
[12/19 12:16:34    393s] (I)       Modeling time = 0.020 seconds
[12/19 12:16:34    393s] 
[12/19 12:16:34    393s] (I)       Number of ignored nets = 0
[12/19 12:16:34    393s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/19 12:16:34    393s] (I)       Number of clock nets = 1.  Ignored: No
[12/19 12:16:34    393s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/19 12:16:34    393s] (I)       Number of special nets = 0.  Ignored: Yes
[12/19 12:16:34    393s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/19 12:16:34    393s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/19 12:16:34    393s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/19 12:16:34    393s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/19 12:16:34    393s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/19 12:16:34    393s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/19 12:16:34    393s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1336.8 MB
[12/19 12:16:34    393s] (I)       Ndr track 0 does not exist
[12/19 12:16:34    393s] (I)       Layer1  viaCost=300.00
[12/19 12:16:34    393s] (I)       Layer2  viaCost=100.00
[12/19 12:16:34    393s] (I)       Layer3  viaCost=200.00
[12/19 12:16:34    393s] (I)       ---------------------Grid Graph Info--------------------
[12/19 12:16:34    393s] (I)       routing area        :  (0, 0) - (1710240, 1710240)
[12/19 12:16:34    393s] (I)       core area           :  (290080, 290080) - (1417360, 1419600)
[12/19 12:16:34    393s] (I)       Site Width          :   560  (dbu)
[12/19 12:16:34    393s] (I)       Row Height          :  5600  (dbu)
[12/19 12:16:34    393s] (I)       GCell Width         :  5600  (dbu)
[12/19 12:16:34    393s] (I)       GCell Height        :  5600  (dbu)
[12/19 12:16:34    393s] (I)       grid                :   305   305     4
[12/19 12:16:34    393s] (I)       vertical capacity   :     0  5600     0  5600
[12/19 12:16:34    393s] (I)       horizontal capacity :     0     0  5600     0
[12/19 12:16:34    393s] (I)       Default wire width  :   230   280   280   440
[12/19 12:16:34    393s] (I)       Default wire space  :   230   280   280   460
[12/19 12:16:34    393s] (I)       Default pitch size  :   460   560   560  1120
[12/19 12:16:34    393s] (I)       First Track Coord   :     0   280   560  1400
[12/19 12:16:34    393s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/19 12:16:34    393s] (I)       Total num of tracks :     0  3054  3053  1526
[12/19 12:16:34    393s] (I)       Num of masks        :     1     1     1     1
[12/19 12:16:34    393s] (I)       Num of trim masks   :     0     0     0     0
[12/19 12:16:34    393s] (I)       --------------------------------------------------------
[12/19 12:16:34    393s] 
[12/19 12:16:34    393s] [NR-eGR] ============ Routing rule table ============
[12/19 12:16:34    393s] [NR-eGR] Rule id 0. Nets 1539 
[12/19 12:16:34    393s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/19 12:16:34    393s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/19 12:16:34    393s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/19 12:16:34    393s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/19 12:16:34    393s] [NR-eGR] ========================================
[12/19 12:16:34    393s] [NR-eGR] 
[12/19 12:16:34    393s] (I)       After initializing earlyGlobalRoute syMemory usage = 1340.5 MB
[12/19 12:16:34    393s] (I)       Loading and dumping file time : 0.03 seconds
[12/19 12:16:34    393s] (I)       ============= Initialization =============
[12/19 12:16:34    393s] (I)       totalPins=5817  totalGlobalPin=5762 (99.05%)
[12/19 12:16:34    393s] (I)       total 2D Cap : 1003813 = (434089 H, 569724 V)
[12/19 12:16:34    393s] [NR-eGR] Layer group 1: route 1539 net(s) in layer range [2, 4]
[12/19 12:16:34    393s] (I)       ============  Phase 1a Route ============
[12/19 12:16:34    393s] (I)       Phase 1a runs 0.00 seconds
[12/19 12:16:34    393s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/19 12:16:34    393s] (I)       Usage: 19745 = (9551 H, 10194 V) = (2.20% H, 1.79% V) = (5.349e+04um H, 5.709e+04um V)
[12/19 12:16:34    393s] (I)       
[12/19 12:16:34    393s] (I)       ============  Phase 1b Route ============
[12/19 12:16:34    393s] (I)       Phase 1b runs 0.01 seconds
[12/19 12:16:34    393s] (I)       Usage: 19743 = (9549 H, 10194 V) = (2.20% H, 1.79% V) = (5.347e+04um H, 5.709e+04um V)
[12/19 12:16:34    393s] (I)       
[12/19 12:16:34    393s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.105608e+05um
[12/19 12:16:34    393s] (I)       ============  Phase 1c Route ============
[12/19 12:16:34    393s] (I)       Level2 Grid: 61 x 61
[12/19 12:16:34    393s] (I)       Phase 1c runs 0.00 seconds
[12/19 12:16:34    393s] (I)       Usage: 19745 = (9551 H, 10194 V) = (2.20% H, 1.79% V) = (5.349e+04um H, 5.709e+04um V)
[12/19 12:16:34    393s] (I)       
[12/19 12:16:34    393s] (I)       ============  Phase 1d Route ============
[12/19 12:16:34    393s] (I)       Phase 1d runs 0.00 seconds
[12/19 12:16:34    393s] (I)       Usage: 19745 = (9551 H, 10194 V) = (2.20% H, 1.79% V) = (5.349e+04um H, 5.709e+04um V)
[12/19 12:16:34    393s] (I)       
[12/19 12:16:34    393s] (I)       ============  Phase 1e Route ============
[12/19 12:16:34    393s] (I)       Phase 1e runs 0.00 seconds
[12/19 12:16:34    393s] (I)       Usage: 19745 = (9551 H, 10194 V) = (2.20% H, 1.79% V) = (5.349e+04um H, 5.709e+04um V)
[12/19 12:16:34    393s] (I)       
[12/19 12:16:34    393s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.105720e+05um
[12/19 12:16:34    393s] [NR-eGR] 
[12/19 12:16:34    393s] (I)       ============  Phase 1l Route ============
[12/19 12:16:34    393s] (I)       Phase 1l runs 0.00 seconds
[12/19 12:16:34    393s] (I)       
[12/19 12:16:34    393s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/19 12:16:34    393s] [NR-eGR]                OverCon            
[12/19 12:16:34    393s] [NR-eGR]                 #Gcell     %Gcell
[12/19 12:16:34    393s] [NR-eGR] Layer              (1)    OverCon 
[12/19 12:16:34    393s] [NR-eGR] ------------------------------------
[12/19 12:16:34    393s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/19 12:16:34    393s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/19 12:16:34    393s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/19 12:16:34    393s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/19 12:16:34    393s] [NR-eGR] ------------------------------------
[12/19 12:16:34    393s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/19 12:16:34    393s] [NR-eGR] 
[12/19 12:16:34    393s] (I)       Total Global Routing Runtime: 0.04 seconds
[12/19 12:16:34    393s] (I)       total 2D Cap : 1005343 = (434513 H, 570830 V)
[12/19 12:16:34    393s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/19 12:16:34    393s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/19 12:16:34    393s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1341.9M
[12/19 12:16:34    393s] [hotspot] +------------+---------------+---------------+
[12/19 12:16:34    393s] [hotspot] |            |   max hotspot | total hotspot |
[12/19 12:16:34    393s] [hotspot] +------------+---------------+---------------+
[12/19 12:16:34    393s] [hotspot] | normalized |          0.00 |          0.00 |
[12/19 12:16:34    393s] [hotspot] +------------+---------------+---------------+
[12/19 12:16:34    393s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/19 12:16:34    393s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/19 12:16:34    393s] Skipped repairing congestion.
[12/19 12:16:34    393s] Starting Early Global Route wiring: mem = 1341.9M
[12/19 12:16:34    393s] (I)       ============= track Assignment ============
[12/19 12:16:34    393s] (I)       extract Global 3D Wires
[12/19 12:16:34    393s] (I)       Extract Global WL : time=0.00
[12/19 12:16:34    393s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[12/19 12:16:34    393s] (I)       Initialization real time=0.00 seconds
[12/19 12:16:34    393s] (I)       Run Multi-thread track assignment
[12/19 12:16:34    393s] (I)       merging nets...
[12/19 12:16:34    393s] (I)       merging nets done
[12/19 12:16:34    393s] (I)       Kernel real time=0.02 seconds
[12/19 12:16:34    393s] (I)       End Greedy Track Assignment
[12/19 12:16:34    393s] [NR-eGR] --------------------------------------------------------------------------
[12/19 12:16:34    393s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 5737
[12/19 12:16:34    393s] [NR-eGR] Layer2(M2)(V) length: 5.798257e+04um, number of vias: 8969
[12/19 12:16:34    393s] [NR-eGR] Layer3(M3)(H) length: 5.427451e+04um, number of vias: 53
[12/19 12:16:34    393s] [NR-eGR] Layer4(TOP_M)(V) length: 5.600000e+01um, number of vias: 0
[12/19 12:16:34    393s] [NR-eGR] Total length: 1.123131e+05um, number of vias: 14759
[12/19 12:16:34    393s] [NR-eGR] --------------------------------------------------------------------------
[12/19 12:16:34    393s] [NR-eGR] Total clock nets wire length: 9.009450e+03um 
[12/19 12:16:34    393s] [NR-eGR] --------------------------------------------------------------------------
[12/19 12:16:34    393s] Early Global Route wiring runtime: 0.04 seconds, mem = 1327.8M
[12/19 12:16:34    393s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[12/19 12:16:34    393s] Start to check current routing status for nets...
[12/19 12:16:34    393s] Using hname+ instead name for net compare
[12/19 12:16:34    393s] All nets are already routed correctly.
[12/19 12:16:34    393s] End to check current routing status for nets (mem=1327.8M)
[12/19 12:16:34    393s] Extraction called for design 'single_port_sync_ram' of instances=2159 and nets=1595 using extraction engine 'preRoute' .
[12/19 12:16:34    393s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/19 12:16:34    393s] Type 'man IMPEXT-3530' for more detail.
[12/19 12:16:34    393s] PreRoute RC Extraction called for design single_port_sync_ram.
[12/19 12:16:34    393s] RC Extraction called in multi-corner(1) mode.
[12/19 12:16:34    393s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/19 12:16:34    393s] Type 'man IMPEXT-6197' for more detail.
[12/19 12:16:34    393s] RCMode: PreRoute
[12/19 12:16:34    393s]       RC Corner Indexes            0   
[12/19 12:16:34    393s] Capacitance Scaling Factor   : 1.00000 
[12/19 12:16:34    393s] Resistance Scaling Factor    : 1.00000 
[12/19 12:16:34    393s] Clock Cap. Scaling Factor    : 1.00000 
[12/19 12:16:34    393s] Clock Res. Scaling Factor    : 1.00000 
[12/19 12:16:34    393s] Shrink Factor                : 1.00000
[12/19 12:16:34    393s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/19 12:16:34    393s] Updating RC grid for preRoute extraction ...
[12/19 12:16:34    393s] Initializing multi-corner resistance tables ...
[12/19 12:16:35    393s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 1327.805M)
[12/19 12:16:35    393s] Compute RC Scale Done ...
[12/19 12:16:35    393s] **optDesign ... cpu = 0:00:25, real = 0:00:26, mem = 1127.6M, totSessionCpu=0:06:34 **
[12/19 12:16:35    393s] #################################################################################
[12/19 12:16:35    393s] # Design Stage: PreRoute
[12/19 12:16:35    393s] # Design Name: single_port_sync_ram
[12/19 12:16:35    393s] # Design Mode: 90nm
[12/19 12:16:35    393s] # Analysis Mode: MMMC Non-OCV 
[12/19 12:16:35    393s] # Parasitics Mode: No SPEF/RCDB
[12/19 12:16:35    393s] # Signoff Settings: SI Off 
[12/19 12:16:35    393s] #################################################################################
[12/19 12:16:35    393s] AAE_INFO: 1 threads acquired from CTE.
[12/19 12:16:35    393s] Calculate delays in BcWc mode...
[12/19 12:16:35    393s] Topological Sorting (REAL = 0:00:00.0, MEM = 1312.6M, InitMEM = 1312.6M)
[12/19 12:16:35    393s] Start delay calculation (fullDC) (1 T). (MEM=1312.63)
[12/19 12:16:35    393s] End AAE Lib Interpolated Model. (MEM=1328.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:16:35    394s] Total number of fetched objects 1611
[12/19 12:16:35    394s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:16:35    394s] End delay calculation. (MEM=1396.55 CPU=0:00:00.2 REAL=0:00:00.0)
[12/19 12:16:35    394s] End delay calculation (fullDC). (MEM=1396.55 CPU=0:00:00.4 REAL=0:00:00.0)
[12/19 12:16:35    394s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1396.5M) ***
[12/19 12:16:35    394s] *** Timing NOT met, worst failing slack is -21.777
[12/19 12:16:35    394s] *** Check timing (0:00:00.0)
[12/19 12:16:35    394s] Deleting Lib Analyzer.
[12/19 12:16:35    394s] Begin: GigaOpt Optimization in WNS mode
[12/19 12:16:35    394s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:16:35    394s] Info: 40 io nets excluded
[12/19 12:16:35    394s] Info: 1 clock net  excluded from IPO operation.
[12/19 12:16:35    394s] PhyDesignGrid: maxLocalDensity 1.00
[12/19 12:16:35    394s] ### Creating PhyDesignMc. totSessionCpu=0:06:34 mem=1398.5M
[12/19 12:16:35    394s] Core basic site is CoreSite
[12/19 12:16:35    394s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:16:35    394s] Mark StBox On SiteArr starts
[12/19 12:16:35    394s] Mark StBox On SiteArr ends
[12/19 12:16:35    394s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1398.5MB).
[12/19 12:16:35    394s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:34 mem=1398.5M
[12/19 12:16:35    394s] 
[12/19 12:16:35    394s] Creating Lib Analyzer ...
[12/19 12:16:35    394s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/19 12:16:35    394s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/19 12:16:35    394s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/19 12:16:35    394s] 
[12/19 12:16:36    395s] Creating Lib Analyzer, finished. 
[12/19 12:16:36    395s] 
[12/19 12:16:36    395s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[12/19 12:16:36    395s] ### Creating LA Mngr. totSessionCpu=0:06:35 mem=1398.5M
[12/19 12:16:36    395s] ### Creating LA Mngr, finished. totSessionCpu=0:06:35 mem=1398.5M
[12/19 12:16:38    397s] *info: 40 io nets excluded
[12/19 12:16:38    397s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:16:38    397s] *info: 1 clock net excluded
[12/19 12:16:38    397s] *info: 16 special nets excluded.
[12/19 12:16:38    397s] *info: 32 multi-driver nets excluded.
[12/19 12:16:38    397s] *info: 16 no-driver nets excluded.
[12/19 12:16:39    398s] PathGroup :  reg2reg  TargetSlack : 0.0506 
[12/19 12:16:39    398s] ** GigaOpt Optimizer WNS Slack -21.777 TNS Slack -686.020 Density 4.27
[12/19 12:16:39    398s] Optimizer WNS Pass 0
[12/19 12:16:39    398s] Active Path Group: default 
[12/19 12:16:39    398s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:16:39    398s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View      |Pathgroup|      End Point      |
[12/19 12:16:39    398s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:16:39    398s] | -21.777|  -21.777|-686.020| -686.020|     4.27%|   0:00:00.0| 1490.9M|my_analysis_view_setup|  default| data[12]            |
[12/19 12:16:39    398s] | -21.716|  -21.716|-684.969| -684.969|     4.27%|   0:00:00.0| 1511.9M|my_analysis_view_setup|  default| data[12]            |
[12/19 12:16:40    399s] | -21.604|  -21.604|-684.116| -684.116|     4.27%|   0:00:01.0| 1511.9M|my_analysis_view_setup|  default| data[12]            |
[12/19 12:16:40    399s] | -21.591|  -21.591|-683.716| -683.716|     4.27%|   0:00:00.0| 1511.9M|my_analysis_view_setup|  default| data[12]            |
[12/19 12:16:41    399s] | -21.542|  -21.542|-682.318| -682.318|     4.27%|   0:00:01.0| 1511.9M|my_analysis_view_setup|  default| data[12]            |
[12/19 12:16:41    400s] | -21.514|  -21.514|-662.942| -662.942|     4.27%|   0:00:00.0| 1511.9M|my_analysis_view_setup|  default| data[13]            |
[12/19 12:16:42    400s] | -21.483|  -21.483|-663.056| -663.056|     4.27%|   0:00:01.0| 1511.9M|my_analysis_view_setup|  default| data[3]             |
[12/19 12:16:44    402s] | -21.474|  -21.474|-663.152| -663.152|     4.28%|   0:00:02.0| 1511.9M|my_analysis_view_setup|  default| data[23]            |
[12/19 12:16:44    403s] | -21.454|  -21.454|-653.565| -653.565|     4.28%|   0:00:00.0| 1511.9M|my_analysis_view_setup|  default| data[3]             |
[12/19 12:16:45    404s] | -21.427|  -21.427|-644.027| -644.027|     4.28%|   0:00:01.0| 1500.2M|my_analysis_view_setup|  default| data[3]             |
[12/19 12:16:46    405s] | -21.407|  -21.407|-634.342| -634.342|     4.28%|   0:00:01.0| 1500.2M|my_analysis_view_setup|  default| data[15]            |
[12/19 12:16:47    405s] | -21.397|  -21.397|-624.941| -624.941|     4.28%|   0:00:01.0| 1500.2M|my_analysis_view_setup|  default| data[13]            |
[12/19 12:16:47    406s] | -21.397|  -21.397|-625.009| -625.009|     4.28%|   0:00:00.0| 1500.2M|my_analysis_view_setup|  default| data[13]            |
[12/19 12:16:47    406s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:16:47    406s] 
[12/19 12:16:47    406s] *** Finish Core Optimize Step (cpu=0:00:07.7 real=0:00:08.0 mem=1500.2M) ***
[12/19 12:16:47    406s] 
[12/19 12:16:47    406s] *** Finished Optimize Step Cumulative (cpu=0:00:07.7 real=0:00:08.0 mem=1500.2M) ***
[12/19 12:16:47    406s] ** GigaOpt Optimizer WNS Slack -21.397 TNS Slack -625.009 Density 4.28
[12/19 12:16:47    406s] *** Starting refinePlace (0:06:46 mem=1500.2M) ***
[12/19 12:16:47    406s] Total net bbox length = 8.016e+04 (3.901e+04 4.115e+04) (ext = 2.096e+04)
[12/19 12:16:47    406s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:16:47    406s] Starting refinePlace ...
[12/19 12:16:47    406s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:16:47    406s] Density distribution unevenness ratio = 82.695%
[12/19 12:16:47    406s]   Spread Effort: high, pre-route mode, useDDP on.
[12/19 12:16:47    406s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1500.2MB) @(0:06:46 - 0:06:46).
[12/19 12:16:47    406s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:16:47    406s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:16:47    406s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1500.2MB
[12/19 12:16:47    406s] Statistics of distance of Instance movement in refine placement:
[12/19 12:16:47    406s]   maximum (X+Y) =         0.00 um
[12/19 12:16:47    406s]   mean    (X+Y) =         0.00 um
[12/19 12:16:47    406s] Summary Report:
[12/19 12:16:47    406s] Instances move: 0 (out of 1511 movable)
[12/19 12:16:47    406s] Instances flipped: 0
[12/19 12:16:47    406s] Mean displacement: 0.00 um
[12/19 12:16:47    406s] Max displacement: 0.00 um 
[12/19 12:16:47    406s] Total instances moved : 0
[12/19 12:16:47    406s] Total net bbox length = 8.016e+04 (3.901e+04 4.115e+04) (ext = 2.096e+04)
[12/19 12:16:47    406s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1500.2MB
[12/19 12:16:47    406s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1500.2MB) @(0:06:46 - 0:06:46).
[12/19 12:16:47    406s] *** Finished refinePlace (0:06:46 mem=1500.2M) ***
[12/19 12:16:47    406s] *** maximum move = 0.00 um ***
[12/19 12:16:47    406s] *** Finished re-routing un-routed nets (1500.2M) ***
[12/19 12:16:47    406s] 
[12/19 12:16:47    406s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1500.2M) ***
[12/19 12:16:47    406s] ** GigaOpt Optimizer WNS Slack -21.397 TNS Slack -625.009 Density 4.29
[12/19 12:16:47    406s] Optimizer WNS Pass 1
[12/19 12:16:47    406s] Active Path Group: default 
[12/19 12:16:47    406s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:16:47    406s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View      |Pathgroup|      End Point      |
[12/19 12:16:47    406s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:16:47    406s] | -21.397|  -21.397|-625.009| -625.009|     4.29%|   0:00:00.0| 1500.2M|my_analysis_view_setup|  default| data[13]            |
[12/19 12:16:47    406s] | -21.378|  -21.378|-624.618| -624.618|     4.29%|   0:00:00.0| 1500.2M|my_analysis_view_setup|  default| data[23]            |
[12/19 12:16:47    406s] | -21.344|  -21.344|-624.454| -624.454|     4.29%|   0:00:00.0| 1500.2M|my_analysis_view_setup|  default| data[10]            |
[12/19 12:16:50    408s] | -21.333|  -21.333|-605.262| -605.262|     4.29%|   0:00:03.0| 1500.2M|my_analysis_view_setup|  default| data[21]            |
[12/19 12:16:50    409s] | -21.328|  -21.328|-586.169| -586.169|     4.29%|   0:00:00.0| 1500.2M|my_analysis_view_setup|  default| data[13]            |
[12/19 12:16:50    409s] | -21.328|  -21.328|-576.628| -576.628|     4.29%|   0:00:00.0| 1500.2M|my_analysis_view_setup|  default| data[13]            |
[12/19 12:16:51    410s] | -21.328|  -21.328|-577.183| -577.183|     4.29%|   0:00:01.0| 1500.2M|my_analysis_view_setup|  default| data[13]            |
[12/19 12:16:51    410s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:16:51    410s] 
[12/19 12:16:51    410s] *** Finish Core Optimize Step (cpu=0:00:03.9 real=0:00:04.0 mem=1500.2M) ***
[12/19 12:16:51    410s] 
[12/19 12:16:51    410s] *** Finished Optimize Step Cumulative (cpu=0:00:03.9 real=0:00:04.0 mem=1500.2M) ***
[12/19 12:16:51    410s] ** GigaOpt Optimizer WNS Slack -21.328 TNS Slack -577.183 Density 4.29
[12/19 12:16:51    410s] *** Starting refinePlace (0:06:50 mem=1500.2M) ***
[12/19 12:16:51    410s] Total net bbox length = 8.037e+04 (3.902e+04 4.135e+04) (ext = 2.096e+04)
[12/19 12:16:51    410s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:16:51    410s] Starting refinePlace ...
[12/19 12:16:51    410s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:16:51    410s] Density distribution unevenness ratio = 82.698%
[12/19 12:16:51    410s]   Spread Effort: high, pre-route mode, useDDP on.
[12/19 12:16:51    410s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1500.2MB) @(0:06:50 - 0:06:50).
[12/19 12:16:51    410s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:16:51    410s] wireLenOptFixPriorityInst 0 inst fixed
[12/19 12:16:51    410s] Move report: legalization moves 12 insts, mean move: 3.87 um, max move: 8.96 um
[12/19 12:16:51    410s] 	Max move on inst (FE_OCPC13_n_53): (673.12, 693.28) --> (676.48, 687.68)
[12/19 12:16:51    410s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1503.3MB) @(0:06:50 - 0:06:50).
[12/19 12:16:51    410s] Move report: Detail placement moves 12 insts, mean move: 3.87 um, max move: 8.96 um
[12/19 12:16:51    410s] 	Max move on inst (FE_OCPC13_n_53): (673.12, 693.28) --> (676.48, 687.68)
[12/19 12:16:51    410s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1503.3MB
[12/19 12:16:51    410s] Statistics of distance of Instance movement in refine placement:
[12/19 12:16:51    410s]   maximum (X+Y) =         8.96 um
[12/19 12:16:51    410s]   inst (FE_OCPC13_n_53) with max move: (673.12, 693.28) -> (676.48, 687.68)
[12/19 12:16:51    410s]   mean    (X+Y) =         3.87 um
[12/19 12:16:51    410s] Summary Report:
[12/19 12:16:51    410s] Instances move: 12 (out of 1513 movable)
[12/19 12:16:51    410s] Instances flipped: 0
[12/19 12:16:51    410s] Mean displacement: 3.87 um
[12/19 12:16:51    410s] Max displacement: 8.96 um (Instance: FE_OCPC13_n_53) (673.12, 693.28) -> (676.48, 687.68)
[12/19 12:16:51    410s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: inv0d2
[12/19 12:16:51    410s] Total instances moved : 12
[12/19 12:16:51    410s] Total net bbox length = 8.040e+04 (3.904e+04 4.136e+04) (ext = 2.095e+04)
[12/19 12:16:51    410s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1503.3MB
[12/19 12:16:51    410s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1503.3MB) @(0:06:50 - 0:06:50).
[12/19 12:16:51    410s] *** Finished refinePlace (0:06:50 mem=1503.3M) ***
[12/19 12:16:51    410s] *** maximum move = 8.96 um ***
[12/19 12:16:51    410s] *** Finished re-routing un-routed nets (1503.3M) ***
[12/19 12:16:51    410s] 
[12/19 12:16:51    410s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1503.3M) ***
[12/19 12:16:51    410s] ** GigaOpt Optimizer WNS Slack -21.328 TNS Slack -577.183 Density 4.30
[12/19 12:16:51    410s] **** Begin NDR-Layer Usage Statistics ****
[12/19 12:16:51    410s] 0 Ndr or Layer constraints added by optimization 
[12/19 12:16:51    410s] **** End NDR-Layer Usage Statistics ****
[12/19 12:16:51    410s] 
[12/19 12:16:51    410s] *** Finish pre-CTS Setup Fixing (cpu=0:00:12.0 real=0:00:12.0 mem=1503.3M) ***
[12/19 12:16:51    410s] 
[12/19 12:16:51    410s] End: GigaOpt Optimization in WNS mode
[12/19 12:16:51    410s] *** Timing NOT met, worst failing slack is -21.328
[12/19 12:16:51    410s] *** Check timing (0:00:00.0)
[12/19 12:16:51    410s] Deleting Lib Analyzer.
[12/19 12:16:51    410s] Begin: GigaOpt Optimization in TNS mode
[12/19 12:16:51    410s] **INFO: Flow update: High effort path group timing met.
[12/19 12:16:51    410s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:16:51    410s] Info: 40 io nets excluded
[12/19 12:16:51    410s] Info: 1 clock net  excluded from IPO operation.
[12/19 12:16:51    410s] PhyDesignGrid: maxLocalDensity 0.95
[12/19 12:16:51    410s] ### Creating PhyDesignMc. totSessionCpu=0:06:50 mem=1345.4M
[12/19 12:16:51    410s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1345.4MB).
[12/19 12:16:51    410s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:50 mem=1345.4M
[12/19 12:16:51    410s] 
[12/19 12:16:51    410s] Creating Lib Analyzer ...
[12/19 12:16:51    410s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/19 12:16:51    410s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/19 12:16:51    410s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/19 12:16:51    410s] 
[12/19 12:16:52    411s] Creating Lib Analyzer, finished. 
[12/19 12:16:52    411s] 
[12/19 12:16:52    411s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[12/19 12:16:52    411s] ### Creating LA Mngr. totSessionCpu=0:06:51 mem=1347.4M
[12/19 12:16:52    411s] ### Creating LA Mngr, finished. totSessionCpu=0:06:51 mem=1347.4M
[12/19 12:16:55    413s] *info: 40 io nets excluded
[12/19 12:16:55    413s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:16:55    413s] *info: 1 clock net excluded
[12/19 12:16:55    413s] *info: 16 special nets excluded.
[12/19 12:16:55    413s] *info: 32 multi-driver nets excluded.
[12/19 12:16:55    413s] *info: 16 no-driver nets excluded.
[12/19 12:16:55    414s] PathGroup :  reg2reg  TargetSlack : 0.0506 
[12/19 12:16:55    414s] ** GigaOpt Optimizer WNS Slack -21.328 TNS Slack -577.183 Density 4.30
[12/19 12:16:55    414s] Optimizer TNS Opt
[12/19 12:16:55    414s] Active Path Group: default 
[12/19 12:16:55    414s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:16:55    414s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View      |Pathgroup|      End Point      |
[12/19 12:16:55    414s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:16:55    414s] | -21.328|  -21.328|-577.183| -577.183|     4.30%|   0:00:00.0| 1496.9M|my_analysis_view_setup|  default| data[13]            |
[12/19 12:16:56    415s] | -21.317|  -21.317|-567.772| -567.772|     4.30%|   0:00:01.0| 1501.4M|my_analysis_view_setup|  default| data[13]            |
[12/19 12:16:57    416s] | -21.288|  -21.288|-539.099| -539.099|     4.30%|   0:00:01.0| 1501.4M|my_analysis_view_setup|  default| data[7]             |
[12/19 12:16:58    417s] | -21.288|  -21.288|-529.053| -529.053|     4.30%|   0:00:01.0| 1501.4M|my_analysis_view_setup|  default| data[7]             |
[12/19 12:16:59    417s] | -21.288|  -21.288|-490.952| -490.952|     4.30%|   0:00:01.0| 1501.4M|my_analysis_view_setup|  default| data[14]            |
[12/19 12:16:59    418s] | -21.288|  -21.288|-481.450| -481.450|     4.30%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[14]            |
[12/19 12:16:59    418s] | -21.288|  -21.288|-471.939| -471.939|     4.30%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[30]            |
[12/19 12:17:00    418s] | -21.288|  -21.288|-462.439| -462.439|     4.30%|   0:00:01.0| 1501.4M|my_analysis_view_setup|  default| data[27]            |
[12/19 12:17:00    419s] | -21.288|  -21.288|-452.940| -452.940|     4.30%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[28]            |
[12/19 12:17:00    419s] | -21.288|  -21.288|-443.453| -443.453|     4.30%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[29]            |
[12/19 12:17:00    419s] | -21.288|  -21.288|-433.981| -433.981|     4.30%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[12]            |
[12/19 12:17:00    419s] | -21.288|  -21.288|-433.934| -433.934|     4.30%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[2]             |
[12/19 12:17:00    419s] | -21.288|  -21.288|-411.435| -411.435|     4.30%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[22]            |
[12/19 12:17:00    419s] | -21.288|  -21.288|-400.190| -400.190|     4.30%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[3]             |
[12/19 12:17:00    419s] | -21.288|  -21.288|-400.136| -400.136|     4.30%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[11]            |
[12/19 12:17:01    419s] | -21.288|  -21.288|-399.975| -399.975|     4.30%|   0:00:01.0| 1501.4M|my_analysis_view_setup|  default| data[3]             |
[12/19 12:17:01    419s] | -21.289|  -21.289|-399.936| -399.936|     4.30%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[3]             |
[12/19 12:17:01    419s] | -21.289|  -21.289|-388.736| -388.736|     4.31%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[11]            |
[12/19 12:17:01    419s] | -21.289|  -21.289|-377.586| -377.586|     4.31%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[10]            |
[12/19 12:17:01    419s] | -21.289|  -21.289|-366.446| -366.446|     4.31%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[15]            |
[12/19 12:17:01    419s] | -21.289|  -21.289|-355.355| -355.355|     4.31%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[23]            |
[12/19 12:17:01    419s] | -21.289|  -21.289|-344.134| -344.134|     4.31%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[21]            |
[12/19 12:17:01    419s] | -21.289|  -21.289|-333.059| -333.059|     4.31%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[8]             |
[12/19 12:17:01    419s] | -21.289|  -21.289|-310.172| -310.172|     4.32%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[16]            |
[12/19 12:17:01    419s] | -21.289|  -21.289|-299.082| -299.082|     4.32%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[20]            |
[12/19 12:17:01    420s] | -21.289|  -21.289|-276.922| -276.922|     4.32%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[4]             |
[12/19 12:17:01    420s] | -21.289|  -21.289|-254.610| -254.610|     4.33%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[31]            |
[12/19 12:17:01    420s] | -21.289|  -21.289|-243.467| -243.467|     4.33%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[26]            |
[12/19 12:17:02    420s] | -21.289|  -21.289|-232.338| -232.338|     4.33%|   0:00:01.0| 1501.4M|my_analysis_view_setup|  default| data[30]            |
[12/19 12:17:02    420s] | -21.289|  -21.289|-221.223| -221.223|     4.33%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[27]            |
[12/19 12:17:02    421s] | -21.289|  -21.289|-209.619| -209.619|     4.33%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[28]            |
[12/19 12:17:02    421s] | -21.289|  -21.289|-198.519| -198.519|     4.34%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[29]            |
[12/19 12:17:02    421s] | -21.289|  -21.289|-186.964| -186.964|     4.34%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[12]            |
[12/19 12:17:02    421s] | -21.289|  -21.289|-186.014| -186.014|     4.34%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[2]             |
[12/19 12:17:02    421s] | -21.289|  -21.289|-185.144| -185.144|     4.34%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[22]            |
[12/19 12:17:02    421s] | -21.289|  -21.289|-184.309| -184.309|     4.34%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[11]            |
[12/19 12:17:02    421s] | -21.289|  -21.289|-183.572| -183.572|     4.34%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[15]            |
[12/19 12:17:02    421s] | -21.289|  -21.289|-172.505| -172.505|     4.34%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[15]            |
[12/19 12:17:02    421s] | -21.289|  -21.289|-171.794| -171.794|     4.34%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[3]             |
[12/19 12:17:02    421s] | -21.289|  -21.289|-160.018| -160.018|     4.34%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[21]            |
[12/19 12:17:03    421s] | -21.289|  -21.289|-159.316| -159.316|     4.35%|   0:00:01.0| 1501.4M|my_analysis_view_setup|  default| data[16]            |
[12/19 12:17:03    421s] | -21.289|  -21.289|-158.638| -158.638|     4.35%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[10]            |
[12/19 12:17:03    421s] | -21.289|  -21.289|-157.963| -157.963|     4.35%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[20]            |
[12/19 12:17:03    421s] | -21.289|  -21.289|-157.297| -157.297|     4.35%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[8]             |
[12/19 12:17:03    421s] | -21.289|  -21.289|-156.639| -156.639|     4.35%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[19]            |
[12/19 12:17:03    421s] | -21.289|  -21.289|-155.354| -155.354|     4.35%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[23]            |
[12/19 12:17:03    421s] | -21.289|  -21.289|-154.231| -154.231|     4.35%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[31]            |
[12/19 12:17:03    421s] | -21.289|  -21.289|-154.108| -154.108|     4.35%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[31]            |
[12/19 12:17:03    422s] | -21.289|  -21.289|-153.097| -153.097|     4.35%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[26]            |
[12/19 12:17:03    422s] | -21.289|  -21.289|-152.606| -152.606|     4.35%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[30]            |
[12/19 12:17:03    422s] | -21.289|  -21.289|-152.128| -152.128|     4.35%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[28]            |
[12/19 12:17:03    422s] | -21.289|  -21.289|-151.662| -151.662|     4.35%|   0:00:00.0| 1501.4M|                    NA|       NA| NA                  |
[12/19 12:17:03    422s] | -21.289|  -21.289|-151.662| -151.662|     4.35%|   0:00:00.0| 1501.4M|my_analysis_view_setup|  default| data[7]             |
[12/19 12:17:03    422s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:17:03    422s] 
[12/19 12:17:03    422s] *** Finish Core Optimize Step (cpu=0:00:07.7 real=0:00:08.0 mem=1501.4M) ***
[12/19 12:17:03    422s] 
[12/19 12:17:03    422s] *** Finished Optimize Step Cumulative (cpu=0:00:07.7 real=0:00:08.0 mem=1501.4M) ***
[12/19 12:17:03    422s] ** GigaOpt Optimizer WNS Slack -21.289 TNS Slack -151.662 Density 4.35
[12/19 12:17:03    422s] *** Starting refinePlace (0:07:02 mem=1501.4M) ***
[12/19 12:17:03    422s] Total net bbox length = 8.049e+04 (3.914e+04 4.135e+04) (ext = 2.095e+04)
[12/19 12:17:03    422s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:17:03    422s] Starting refinePlace ...
[12/19 12:17:03    422s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:17:03    422s] Density distribution unevenness ratio = 82.718%
[12/19 12:17:03    422s]   Spread Effort: high, pre-route mode, useDDP on.
[12/19 12:17:03    422s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1501.4MB) @(0:07:02 - 0:07:02).
[12/19 12:17:03    422s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:17:03    422s] wireLenOptFixPriorityInst 0 inst fixed
[12/19 12:17:03    422s] Move report: legalization moves 11 insts, mean move: 2.14 um, max move: 3.92 um
[12/19 12:17:03    422s] 	Max move on inst (g621__5019): (994.56, 894.88) --> (990.64, 894.88)
[12/19 12:17:03    422s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1501.4MB) @(0:07:02 - 0:07:02).
[12/19 12:17:03    422s] Move report: Detail placement moves 11 insts, mean move: 2.14 um, max move: 3.92 um
[12/19 12:17:03    422s] 	Max move on inst (g621__5019): (994.56, 894.88) --> (990.64, 894.88)
[12/19 12:17:03    422s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1501.4MB
[12/19 12:17:03    422s] Statistics of distance of Instance movement in refine placement:
[12/19 12:17:03    422s]   maximum (X+Y) =         3.92 um
[12/19 12:17:03    422s]   inst (g621__5019) with max move: (994.56, 894.88) -> (990.64, 894.88)
[12/19 12:17:03    422s]   mean    (X+Y) =         2.14 um
[12/19 12:17:03    422s] Summary Report:
[12/19 12:17:03    422s] Instances move: 11 (out of 1510 movable)
[12/19 12:17:03    422s] Instances flipped: 0
[12/19 12:17:03    422s] Mean displacement: 2.14 um
[12/19 12:17:03    422s] Max displacement: 3.92 um (Instance: g621__5019) (994.56, 894.88) -> (990.64, 894.88)
[12/19 12:17:03    422s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: invtd7
[12/19 12:17:03    422s] Total instances moved : 11
[12/19 12:17:03    422s] Total net bbox length = 8.049e+04 (3.914e+04 4.135e+04) (ext = 2.095e+04)
[12/19 12:17:03    422s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1501.4MB
[12/19 12:17:03    422s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1501.4MB) @(0:07:02 - 0:07:02).
[12/19 12:17:03    422s] *** Finished refinePlace (0:07:02 mem=1501.4M) ***
[12/19 12:17:03    422s] *** maximum move = 3.92 um ***
[12/19 12:17:03    422s] *** Finished re-routing un-routed nets (1501.4M) ***
[12/19 12:17:03    422s] 
[12/19 12:17:03    422s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1501.4M) ***
[12/19 12:17:03    422s] ** GigaOpt Optimizer WNS Slack -21.289 TNS Slack -151.662 Density 4.35
[12/19 12:17:03    422s] **** Begin NDR-Layer Usage Statistics ****
[12/19 12:17:03    422s] 0 Ndr or Layer constraints added by optimization 
[12/19 12:17:03    422s] **** End NDR-Layer Usage Statistics ****
[12/19 12:17:03    422s] 
[12/19 12:17:03    422s] *** Finish pre-CTS Setup Fixing (cpu=0:00:07.9 real=0:00:08.0 mem=1501.4M) ***
[12/19 12:17:03    422s] 
[12/19 12:17:03    422s] End: GigaOpt Optimization in TNS mode
[12/19 12:17:03    422s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:17:03    422s] Info: 40 io nets excluded
[12/19 12:17:03    422s] Info: 1 clock net  excluded from IPO operation.
[12/19 12:17:03    422s] ### Creating LA Mngr. totSessionCpu=0:07:02 mem=1346.4M
[12/19 12:17:03    422s] ### Creating LA Mngr, finished. totSessionCpu=0:07:02 mem=1346.4M
[12/19 12:17:03    422s] PhyDesignGrid: maxLocalDensity 0.98
[12/19 12:17:03    422s] ### Creating PhyDesignMc. totSessionCpu=0:07:02 mem=1479.9M
[12/19 12:17:03    422s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1479.9MB).
[12/19 12:17:03    422s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:02 mem=1479.9M
[12/19 12:17:03    422s] Begin: Area Reclaim Optimization
[12/19 12:17:03    422s] 
[12/19 12:17:03    422s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/19 12:17:03    422s] ### Creating LA Mngr. totSessionCpu=0:07:02 mem=1479.9M
[12/19 12:17:03    422s] ### Creating LA Mngr, finished. totSessionCpu=0:07:02 mem=1479.9M
[12/19 12:17:03    422s] Reclaim Optimization WNS Slack -21.289  TNS Slack -151.662 Density 4.35
[12/19 12:17:03    422s] +----------+---------+--------+--------+------------+--------+
[12/19 12:17:03    422s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/19 12:17:03    422s] +----------+---------+--------+--------+------------+--------+
[12/19 12:17:03    422s] |     4.35%|        -| -21.289|-151.662|   0:00:00.0| 1479.9M|
[12/19 12:17:03    422s] #optDebug: <stH: 5.6000 MiSeL: 78.2670>
[12/19 12:17:03    422s] |     4.35%|        0| -21.289|-151.662|   0:00:00.0| 1479.9M|
[12/19 12:17:04    422s] |     4.34%|       15| -21.269|-151.508|   0:00:01.0| 1479.9M|
[12/19 12:17:04    422s] |     4.34%|        0| -21.269|-151.508|   0:00:00.0| 1479.9M|
[12/19 12:17:04    422s] #optDebug: <stH: 5.6000 MiSeL: 78.2670>
[12/19 12:17:04    422s] |     4.34%|        0| -21.269|-151.508|   0:00:00.0| 1479.9M|
[12/19 12:17:04    422s] +----------+---------+--------+--------+------------+--------+
[12/19 12:17:04    422s] Reclaim Optimization End WNS Slack -21.269  TNS Slack -151.508 Density 4.34
[12/19 12:17:04    422s] 
[12/19 12:17:04    422s] ** Summary: Restruct = 0 Buffer Deletion = 3 Declone = 1 Resize = 11 **
[12/19 12:17:04    422s] --------------------------------------------------------------
[12/19 12:17:04    422s] |                                   | Total     | Sequential |
[12/19 12:17:04    422s] --------------------------------------------------------------
[12/19 12:17:04    422s] | Num insts resized                 |      11  |       0    |
[12/19 12:17:04    422s] | Num insts undone                  |       0  |       0    |
[12/19 12:17:04    422s] | Num insts Downsized               |      11  |       0    |
[12/19 12:17:04    422s] | Num insts Samesized               |       0  |       0    |
[12/19 12:17:04    422s] | Num insts Upsized                 |       0  |       0    |
[12/19 12:17:04    422s] | Num multiple commits+uncommits    |       0  |       -    |
[12/19 12:17:04    422s] --------------------------------------------------------------
[12/19 12:17:04    422s] **** Begin NDR-Layer Usage Statistics ****
[12/19 12:17:04    422s] 0 Ndr or Layer constraints added by optimization 
[12/19 12:17:04    422s] **** End NDR-Layer Usage Statistics ****
[12/19 12:17:04    422s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:01.0) **
[12/19 12:17:04    422s] *** Starting refinePlace (0:07:03 mem=1495.9M) ***
[12/19 12:17:04    422s] Total net bbox length = 8.043e+04 (3.911e+04 4.132e+04) (ext = 2.095e+04)
[12/19 12:17:04    422s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:17:04    422s] Starting refinePlace ...
[12/19 12:17:04    422s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:17:04    422s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1495.9MB) @(0:07:03 - 0:07:03).
[12/19 12:17:04    422s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:17:04    422s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1495.9MB
[12/19 12:17:04    422s] Statistics of distance of Instance movement in refine placement:
[12/19 12:17:04    422s]   maximum (X+Y) =         0.00 um
[12/19 12:17:04    422s]   mean    (X+Y) =         0.00 um
[12/19 12:17:04    422s] Summary Report:
[12/19 12:17:04    422s] Instances move: 0 (out of 1506 movable)
[12/19 12:17:04    422s] Instances flipped: 0
[12/19 12:17:04    422s] Mean displacement: 0.00 um
[12/19 12:17:04    422s] Max displacement: 0.00 um 
[12/19 12:17:04    422s] Total instances moved : 0
[12/19 12:17:04    422s] Total net bbox length = 8.043e+04 (3.911e+04 4.132e+04) (ext = 2.095e+04)
[12/19 12:17:04    422s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1495.9MB
[12/19 12:17:04    422s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1495.9MB) @(0:07:03 - 0:07:03).
[12/19 12:17:04    422s] *** Finished refinePlace (0:07:03 mem=1495.9M) ***
[12/19 12:17:04    422s] *** maximum move = 0.00 um ***
[12/19 12:17:04    422s] *** Finished re-routing un-routed nets (1495.9M) ***
[12/19 12:17:04    422s] 
[12/19 12:17:04    422s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1495.9M) ***
[12/19 12:17:04    422s] *** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1346.37M, totSessionCpu=0:07:03).
[12/19 12:17:04    422s] ### Creating LA Mngr. totSessionCpu=0:07:03 mem=1346.4M
[12/19 12:17:04    422s] ### Creating LA Mngr, finished. totSessionCpu=0:07:03 mem=1346.4M
[12/19 12:17:04    422s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/19 12:17:04    422s] [PSP]     Started earlyGlobalRoute kernel
[12/19 12:17:04    422s] [PSP]     Initial Peak syMemory usage = 1346.4 MB
[12/19 12:17:04    422s] (I)       Reading DB...
[12/19 12:17:04    422s] (I)       before initializing RouteDB syMemory usage = 1346.4 MB
[12/19 12:17:04    422s] (I)       congestionReportName   : 
[12/19 12:17:04    422s] (I)       layerRangeFor2DCongestion : 
[12/19 12:17:04    422s] (I)       buildTerm2TermWires    : 1
[12/19 12:17:04    422s] (I)       doTrackAssignment      : 1
[12/19 12:17:04    422s] (I)       dumpBookshelfFiles     : 0
[12/19 12:17:04    422s] (I)       numThreads             : 1
[12/19 12:17:04    422s] (I)       bufferingAwareRouting  : false
[12/19 12:17:04    422s] [NR-eGR] honorMsvRouteConstraint: false
[12/19 12:17:04    422s] (I)       honorPin               : false
[12/19 12:17:04    422s] (I)       honorPinGuide          : true
[12/19 12:17:04    422s] (I)       honorPartition         : false
[12/19 12:17:04    422s] (I)       allowPartitionCrossover: false
[12/19 12:17:04    422s] (I)       honorSingleEntry       : true
[12/19 12:17:04    422s] (I)       honorSingleEntryStrong : true
[12/19 12:17:04    422s] (I)       handleViaSpacingRule   : false
[12/19 12:17:04    422s] (I)       handleEolSpacingRule   : false
[12/19 12:17:04    422s] (I)       PDConstraint           : none
[12/19 12:17:04    422s] (I)       expBetterNDRHandling   : false
[12/19 12:17:04    422s] [NR-eGR] honorClockSpecNDR      : 0
[12/19 12:17:04    422s] (I)       routingEffortLevel     : 3
[12/19 12:17:04    422s] (I)       effortLevel            : standard
[12/19 12:17:04    422s] [NR-eGR] minRouteLayer          : 2
[12/19 12:17:04    422s] [NR-eGR] maxRouteLayer          : 127
[12/19 12:17:04    422s] (I)       relaxedTopLayerCeiling : 127
[12/19 12:17:04    422s] (I)       relaxedBottomLayerFloor: 2
[12/19 12:17:04    422s] (I)       numRowsPerGCell        : 1
[12/19 12:17:04    422s] (I)       speedUpLargeDesign     : 0
[12/19 12:17:04    422s] (I)       multiThreadingTA       : 1
[12/19 12:17:04    422s] (I)       blkAwareLayerSwitching : 1
[12/19 12:17:04    422s] (I)       optimizationMode       : false
[12/19 12:17:04    422s] (I)       routeSecondPG          : false
[12/19 12:17:04    422s] (I)       scenicRatioForLayerRelax: 0.00
[12/19 12:17:04    422s] (I)       detourLimitForLayerRelax: 0.00
[12/19 12:17:04    422s] (I)       punchThroughDistance   : 500.00
[12/19 12:17:04    422s] (I)       scenicBound            : 1.15
[12/19 12:17:04    422s] (I)       maxScenicToAvoidBlk    : 100.00
[12/19 12:17:04    422s] (I)       source-to-sink ratio   : 0.00
[12/19 12:17:04    422s] (I)       targetCongestionRatioH : 1.00
[12/19 12:17:04    422s] (I)       targetCongestionRatioV : 1.00
[12/19 12:17:04    422s] (I)       layerCongestionRatio   : 0.70
[12/19 12:17:04    422s] (I)       m1CongestionRatio      : 0.10
[12/19 12:17:04    422s] (I)       m2m3CongestionRatio    : 0.70
[12/19 12:17:04    422s] (I)       localRouteEffort       : 1.00
[12/19 12:17:04    422s] (I)       numSitesBlockedByOneVia: 8.00
[12/19 12:17:04    422s] (I)       supplyScaleFactorH     : 1.00
[12/19 12:17:04    422s] (I)       supplyScaleFactorV     : 1.00
[12/19 12:17:04    422s] (I)       highlight3DOverflowFactor: 0.00
[12/19 12:17:04    422s] (I)       doubleCutViaModelingRatio: 0.00
[12/19 12:17:04    422s] (I)       routeVias              : 
[12/19 12:17:04    422s] (I)       readTROption           : true
[12/19 12:17:04    422s] (I)       extraSpacingFactor     : 1.00
[12/19 12:17:04    422s] [NR-eGR] numTracksPerClockWire  : 0
[12/19 12:17:04    422s] (I)       routeSelectedNetsOnly  : false
[12/19 12:17:04    422s] (I)       clkNetUseMaxDemand     : false
[12/19 12:17:04    422s] (I)       extraDemandForClocks   : 0
[12/19 12:17:04    422s] (I)       steinerRemoveLayers    : false
[12/19 12:17:04    422s] (I)       demoteLayerScenicScale : 1.00
[12/19 12:17:04    422s] (I)       nonpreferLayerCostScale : 100.00
[12/19 12:17:04    422s] (I)       similarTopologyRoutingFast : false
[12/19 12:17:04    422s] (I)       spanningTreeRefinement : false
[12/19 12:17:04    422s] (I)       spanningTreeRefinementAlpha : 0.50
[12/19 12:17:04    422s] (I)       starting read tracks
[12/19 12:17:04    422s] (I)       build grid graph
[12/19 12:17:04    422s] (I)       build grid graph start
[12/19 12:17:04    422s] [NR-eGR] Layer1 has no routable track
[12/19 12:17:04    422s] [NR-eGR] Layer2 has single uniform track structure
[12/19 12:17:04    422s] [NR-eGR] Layer3 has single uniform track structure
[12/19 12:17:04    422s] [NR-eGR] Layer4 has single uniform track structure
[12/19 12:17:04    422s] (I)       build grid graph end
[12/19 12:17:04    422s] (I)       numViaLayers=4
[12/19 12:17:04    422s] (I)       Reading via V2 for layer: 0 
[12/19 12:17:04    422s] (I)       Reading via V3_cross for layer: 1 
[12/19 12:17:04    422s] (I)       Reading via VL for layer: 2 
[12/19 12:17:04    422s] (I)       end build via table
[12/19 12:17:04    422s] [NR-eGR] numRoutingBlks=0 numInstBlks=2812 numPGBlocks=3697 numBumpBlks=0 numBoundaryFakeBlks=0
[12/19 12:17:04    422s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/19 12:17:04    422s] (I)       readDataFromPlaceDB
[12/19 12:17:04    422s] (I)       Read net information..
[12/19 12:17:04    422s] [NR-eGR] Read numTotalNets=1546  numIgnoredNets=0
[12/19 12:17:04    422s] (I)       Read testcase time = 0.010 seconds
[12/19 12:17:04    422s] 
[12/19 12:17:04    422s] (I)       read default dcut vias
[12/19 12:17:04    422s] (I)       Reading via V2 for layer: 0 
[12/19 12:17:04    422s] (I)       Reading via V3_cross for layer: 1 
[12/19 12:17:04    422s] (I)       Reading via VL for layer: 2 
[12/19 12:17:04    422s] (I)       build grid graph start
[12/19 12:17:04    422s] (I)       build grid graph end
[12/19 12:17:04    422s] (I)       Model blockage into capacity
[12/19 12:17:04    422s] (I)       Read numBlocks=9271  numPreroutedWires=0  numCapScreens=0
[12/19 12:17:04    422s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/19 12:17:04    422s] (I)       blocked area on Layer2 : 2909471934850  (99.47%)
[12/19 12:17:04    422s] (I)       blocked area on Layer3 : 3154712929200  (107.86%)
[12/19 12:17:04    422s] (I)       blocked area on Layer4 : 4041598864300  (138.18%)
[12/19 12:17:04    422s] (I)       Modeling time = 0.010 seconds
[12/19 12:17:04    422s] 
[12/19 12:17:04    422s] (I)       Number of ignored nets = 0
[12/19 12:17:04    422s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/19 12:17:04    422s] (I)       Number of clock nets = 1.  Ignored: No
[12/19 12:17:04    422s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/19 12:17:04    422s] (I)       Number of special nets = 0.  Ignored: Yes
[12/19 12:17:04    422s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/19 12:17:04    422s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/19 12:17:04    422s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/19 12:17:04    422s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/19 12:17:04    422s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/19 12:17:04    422s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/19 12:17:04    422s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1346.4 MB
[12/19 12:17:04    422s] (I)       Ndr track 0 does not exist
[12/19 12:17:04    422s] (I)       Layer1  viaCost=300.00
[12/19 12:17:04    422s] (I)       Layer2  viaCost=100.00
[12/19 12:17:04    422s] (I)       Layer3  viaCost=200.00
[12/19 12:17:04    422s] (I)       ---------------------Grid Graph Info--------------------
[12/19 12:17:04    422s] (I)       routing area        :  (0, 0) - (1710240, 1710240)
[12/19 12:17:04    422s] (I)       core area           :  (290080, 290080) - (1417360, 1419600)
[12/19 12:17:04    422s] (I)       Site Width          :   560  (dbu)
[12/19 12:17:04    422s] (I)       Row Height          :  5600  (dbu)
[12/19 12:17:04    422s] (I)       GCell Width         :  5600  (dbu)
[12/19 12:17:04    422s] (I)       GCell Height        :  5600  (dbu)
[12/19 12:17:04    422s] (I)       grid                :   305   305     4
[12/19 12:17:04    422s] (I)       vertical capacity   :     0  5600     0  5600
[12/19 12:17:04    422s] (I)       horizontal capacity :     0     0  5600     0
[12/19 12:17:04    422s] (I)       Default wire width  :   230   280   280   440
[12/19 12:17:04    422s] (I)       Default wire space  :   230   280   280   460
[12/19 12:17:04    422s] (I)       Default pitch size  :   460   560   560  1120
[12/19 12:17:04    422s] (I)       First Track Coord   :     0   280   560  1400
[12/19 12:17:04    422s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/19 12:17:04    422s] (I)       Total num of tracks :     0  3054  3053  1526
[12/19 12:17:04    422s] (I)       Num of masks        :     1     1     1     1
[12/19 12:17:04    422s] (I)       Num of trim masks   :     0     0     0     0
[12/19 12:17:04    422s] (I)       --------------------------------------------------------
[12/19 12:17:04    422s] 
[12/19 12:17:04    422s] [NR-eGR] ============ Routing rule table ============
[12/19 12:17:04    422s] [NR-eGR] Rule id 0. Nets 1546 
[12/19 12:17:04    422s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/19 12:17:04    422s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/19 12:17:04    422s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/19 12:17:04    422s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/19 12:17:04    422s] [NR-eGR] ========================================
[12/19 12:17:04    422s] [NR-eGR] 
[12/19 12:17:04    422s] (I)       After initializing earlyGlobalRoute syMemory usage = 1350.1 MB
[12/19 12:17:04    422s] (I)       Loading and dumping file time : 0.03 seconds
[12/19 12:17:04    422s] (I)       ============= Initialization =============
[12/19 12:17:04    422s] (I)       totalPins=5831  totalGlobalPin=5769 (98.94%)
[12/19 12:17:04    422s] (I)       total 2D Cap : 1003813 = (434089 H, 569724 V)
[12/19 12:17:04    422s] [NR-eGR] Layer group 1: route 1546 net(s) in layer range [2, 4]
[12/19 12:17:04    422s] (I)       ============  Phase 1a Route ============
[12/19 12:17:04    422s] (I)       Phase 1a runs 0.01 seconds
[12/19 12:17:04    422s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/19 12:17:04    422s] (I)       Usage: 19936 = (9671 H, 10265 V) = (2.23% H, 1.80% V) = (5.416e+04um H, 5.748e+04um V)
[12/19 12:17:04    422s] (I)       
[12/19 12:17:04    422s] (I)       ============  Phase 1b Route ============
[12/19 12:17:04    422s] (I)       Phase 1b runs 0.00 seconds
[12/19 12:17:04    422s] (I)       Usage: 19934 = (9669 H, 10265 V) = (2.23% H, 1.80% V) = (5.415e+04um H, 5.748e+04um V)
[12/19 12:17:04    422s] (I)       
[12/19 12:17:04    422s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.116304e+05um
[12/19 12:17:04    422s] (I)       ============  Phase 1c Route ============
[12/19 12:17:04    422s] (I)       Level2 Grid: 61 x 61
[12/19 12:17:04    422s] (I)       Phase 1c runs 0.01 seconds
[12/19 12:17:04    422s] (I)       Usage: 19936 = (9671 H, 10265 V) = (2.23% H, 1.80% V) = (5.416e+04um H, 5.748e+04um V)
[12/19 12:17:04    422s] (I)       
[12/19 12:17:04    422s] (I)       ============  Phase 1d Route ============
[12/19 12:17:04    422s] (I)       Phase 1d runs 0.00 seconds
[12/19 12:17:04    422s] (I)       Usage: 19936 = (9671 H, 10265 V) = (2.23% H, 1.80% V) = (5.416e+04um H, 5.748e+04um V)
[12/19 12:17:04    422s] (I)       
[12/19 12:17:04    422s] (I)       ============  Phase 1e Route ============
[12/19 12:17:04    422s] (I)       Phase 1e runs 0.00 seconds
[12/19 12:17:04    422s] (I)       Usage: 19936 = (9671 H, 10265 V) = (2.23% H, 1.80% V) = (5.416e+04um H, 5.748e+04um V)
[12/19 12:17:04    422s] (I)       
[12/19 12:17:04    422s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.116416e+05um
[12/19 12:17:04    422s] [NR-eGR] 
[12/19 12:17:04    422s] (I)       ============  Phase 1l Route ============
[12/19 12:17:04    422s] (I)       Phase 1l runs 0.01 seconds
[12/19 12:17:04    422s] (I)       
[12/19 12:17:04    422s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/19 12:17:04    422s] [NR-eGR]                OverCon            
[12/19 12:17:04    422s] [NR-eGR]                 #Gcell     %Gcell
[12/19 12:17:04    422s] [NR-eGR] Layer              (1)    OverCon 
[12/19 12:17:04    422s] [NR-eGR] ------------------------------------
[12/19 12:17:04    422s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/19 12:17:04    422s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/19 12:17:04    422s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/19 12:17:04    422s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/19 12:17:04    422s] [NR-eGR] ------------------------------------
[12/19 12:17:04    422s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/19 12:17:04    422s] [NR-eGR] 
[12/19 12:17:04    422s] (I)       Total Global Routing Runtime: 0.03 seconds
[12/19 12:17:04    422s] (I)       total 2D Cap : 1005343 = (434513 H, 570830 V)
[12/19 12:17:04    422s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/19 12:17:04    422s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/19 12:17:04    422s] (I)       ============= track Assignment ============
[12/19 12:17:04    422s] (I)       extract Global 3D Wires
[12/19 12:17:04    422s] (I)       Extract Global WL : time=0.00
[12/19 12:17:04    422s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[12/19 12:17:04    422s] (I)       Initialization real time=0.00 seconds
[12/19 12:17:04    422s] (I)       Run Multi-thread track assignment
[12/19 12:17:04    422s] (I)       merging nets...
[12/19 12:17:04    422s] (I)       merging nets done
[12/19 12:17:04    422s] (I)       Kernel real time=0.02 seconds
[12/19 12:17:04    422s] (I)       End Greedy Track Assignment
[12/19 12:17:04    422s] [NR-eGR] --------------------------------------------------------------------------
[12/19 12:17:04    422s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 5751
[12/19 12:17:04    422s] [NR-eGR] Layer2(M2)(V) length: 5.835161e+04um, number of vias: 8941
[12/19 12:17:04    422s] [NR-eGR] Layer3(M3)(H) length: 5.497787e+04um, number of vias: 53
[12/19 12:17:04    422s] [NR-eGR] Layer4(TOP_M)(V) length: 5.600000e+01um, number of vias: 0
[12/19 12:17:04    422s] [NR-eGR] Total length: 1.133855e+05um, number of vias: 14745
[12/19 12:17:04    422s] [NR-eGR] --------------------------------------------------------------------------
[12/19 12:17:04    422s] [NR-eGR] Total clock nets wire length: 9.014490e+03um 
[12/19 12:17:04    422s] [NR-eGR] --------------------------------------------------------------------------
[12/19 12:17:04    423s] [NR-eGR] End Peak syMemory usage = 1336.0 MB
[12/19 12:17:04    423s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.11 seconds
[12/19 12:17:04    423s] Extraction called for design 'single_port_sync_ram' of instances=2166 and nets=1602 using extraction engine 'preRoute' .
[12/19 12:17:04    423s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/19 12:17:04    423s] Type 'man IMPEXT-3530' for more detail.
[12/19 12:17:04    423s] PreRoute RC Extraction called for design single_port_sync_ram.
[12/19 12:17:04    423s] RC Extraction called in multi-corner(1) mode.
[12/19 12:17:04    423s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/19 12:17:04    423s] Type 'man IMPEXT-6197' for more detail.
[12/19 12:17:04    423s] RCMode: PreRoute
[12/19 12:17:04    423s]       RC Corner Indexes            0   
[12/19 12:17:04    423s] Capacitance Scaling Factor   : 1.00000 
[12/19 12:17:04    423s] Resistance Scaling Factor    : 1.00000 
[12/19 12:17:04    423s] Clock Cap. Scaling Factor    : 1.00000 
[12/19 12:17:04    423s] Clock Res. Scaling Factor    : 1.00000 
[12/19 12:17:04    423s] Shrink Factor                : 1.00000
[12/19 12:17:04    423s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/19 12:17:04    423s] Updating RC grid for preRoute extraction ...
[12/19 12:17:04    423s] Initializing multi-corner resistance tables ...
[12/19 12:17:04    423s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1335.961M)
[12/19 12:17:04    423s] Compute RC Scale Done ...
[12/19 12:17:04    423s] [hotspot] +------------+---------------+---------------+
[12/19 12:17:04    423s] [hotspot] |            |   max hotspot | total hotspot |
[12/19 12:17:04    423s] [hotspot] +------------+---------------+---------------+
[12/19 12:17:04    423s] [hotspot] | normalized |          0.00 |          0.00 |
[12/19 12:17:04    423s] [hotspot] +------------+---------------+---------------+
[12/19 12:17:04    423s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/19 12:17:04    423s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/19 12:17:04    423s] #################################################################################
[12/19 12:17:04    423s] # Design Stage: PreRoute
[12/19 12:17:04    423s] # Design Name: single_port_sync_ram
[12/19 12:17:04    423s] # Design Mode: 90nm
[12/19 12:17:04    423s] # Analysis Mode: MMMC Non-OCV 
[12/19 12:17:04    423s] # Parasitics Mode: No SPEF/RCDB
[12/19 12:17:04    423s] # Signoff Settings: SI Off 
[12/19 12:17:04    423s] #################################################################################
[12/19 12:17:04    423s] AAE_INFO: 1 threads acquired from CTE.
[12/19 12:17:04    423s] Calculate delays in BcWc mode...
[12/19 12:17:04    423s] Topological Sorting (REAL = 0:00:00.0, MEM = 1387.2M, InitMEM = 1387.2M)
[12/19 12:17:04    423s] Start delay calculation (fullDC) (1 T). (MEM=1387.2)
[12/19 12:17:04    423s] End AAE Lib Interpolated Model. (MEM=1403.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:17:04    423s] Total number of fetched objects 1618
[12/19 12:17:04    423s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:17:04    423s] End delay calculation. (MEM=1403.33 CPU=0:00:00.2 REAL=0:00:00.0)
[12/19 12:17:04    423s] End delay calculation (fullDC). (MEM=1403.33 CPU=0:00:00.3 REAL=0:00:00.0)
[12/19 12:17:04    423s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1403.3M) ***
[12/19 12:17:04    423s] Begin: GigaOpt postEco DRV Optimization
[12/19 12:17:04    423s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:17:04    423s] Info: 40 io nets excluded
[12/19 12:17:04    423s] Info: 1 clock net  excluded from IPO operation.
[12/19 12:17:04    423s] PhyDesignGrid: maxLocalDensity 0.98
[12/19 12:17:04    423s] ### Creating PhyDesignMc. totSessionCpu=0:07:04 mem=1403.3M
[12/19 12:17:04    423s] Core basic site is CoreSite
[12/19 12:17:05    423s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:17:05    423s] Mark StBox On SiteArr starts
[12/19 12:17:05    423s] Mark StBox On SiteArr ends
[12/19 12:17:05    423s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1403.3MB).
[12/19 12:17:05    423s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:04 mem=1403.3M
[12/19 12:17:05    423s] 
[12/19 12:17:05    423s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[12/19 12:17:05    423s] ### Creating LA Mngr. totSessionCpu=0:07:04 mem=1403.3M
[12/19 12:17:05    423s] ### Creating LA Mngr, finished. totSessionCpu=0:07:04 mem=1403.3M
[12/19 12:17:05    424s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/19 12:17:05    424s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/19 12:17:05    424s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/19 12:17:05    424s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/19 12:17:05    424s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/19 12:17:05    424s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/19 12:17:05    424s] |    32|    32|   -59.34|    32|    32|    -3.30|    32|    32|     0|     0|   -21.27|  -151.55|       0|       0|       0|   4.34|          |         |
[12/19 12:17:05    424s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/19 12:17:05    424s] |    32|    32|   -59.34|    32|    32|    -3.30|    32|    32|     0|     0|   -21.27|  -151.55|       0|       0|       0|   4.34| 0:00:00.0|  1479.6M|
[12/19 12:17:05    424s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/19 12:17:05    424s] 
[12/19 12:17:05    424s] ###############################################################################
[12/19 12:17:05    424s] #
[12/19 12:17:05    424s] #  Large fanout net report:  
[12/19 12:17:05    424s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/19 12:17:05    424s] #     - current density: 4.34
[12/19 12:17:05    424s] #
[12/19 12:17:05    424s] #  List of high fanout nets:
[12/19 12:17:05    424s] #
[12/19 12:17:05    424s] ###############################################################################
[12/19 12:17:05    424s] **** Begin NDR-Layer Usage Statistics ****
[12/19 12:17:05    424s] 0 Ndr or Layer constraints added by optimization 
[12/19 12:17:05    424s] **** End NDR-Layer Usage Statistics ****
[12/19 12:17:05    424s] 
[12/19 12:17:05    424s] 
[12/19 12:17:05    424s] =======================================================================
[12/19 12:17:05    424s]                 Reasons for remaining drv violations
[12/19 12:17:05    424s] =======================================================================
[12/19 12:17:05    424s] *info: Total 32 net(s) have violations which can't be fixed by DRV optimization.
[12/19 12:17:05    424s] 
[12/19 12:17:05    424s] MultiBuffering failure reasons
[12/19 12:17:05    424s] ------------------------------------------------
[12/19 12:17:05    424s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[12/19 12:17:05    424s] 
[12/19 12:17:05    424s] SingleBuffering failure reasons
[12/19 12:17:05    424s] ------------------------------------------------
[12/19 12:17:05    424s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[12/19 12:17:05    424s] 
[12/19 12:17:05    424s] 
[12/19 12:17:05    424s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1479.6M) ***
[12/19 12:17:05    424s] 
[12/19 12:17:05    424s] End: GigaOpt postEco DRV Optimization
[12/19 12:17:05    424s] GigaOpt: WNS changes after routing: -2.037 -> -2.037 (bump = 0.0)
[12/19 12:17:05    424s] Begin: GigaOpt postEco optimization
[12/19 12:17:05    424s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:17:05    424s] Info: 40 io nets excluded
[12/19 12:17:05    424s] Info: 1 clock net  excluded from IPO operation.
[12/19 12:17:05    424s] PhyDesignGrid: maxLocalDensity 1.00
[12/19 12:17:05    424s] ### Creating PhyDesignMc. totSessionCpu=0:07:04 mem=1460.6M
[12/19 12:17:05    424s] #spOpts: mergeVia=F 
[12/19 12:17:05    424s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1460.6MB).
[12/19 12:17:05    424s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:04 mem=1460.6M
[12/19 12:17:05    424s] 
[12/19 12:17:05    424s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[12/19 12:17:05    424s] ### Creating LA Mngr. totSessionCpu=0:07:04 mem=1460.6M
[12/19 12:17:05    424s] ### Creating LA Mngr, finished. totSessionCpu=0:07:04 mem=1460.6M
[12/19 12:17:08    426s] *info: 40 io nets excluded
[12/19 12:17:08    426s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:17:08    426s] *info: 1 clock net excluded
[12/19 12:17:08    426s] *info: 16 special nets excluded.
[12/19 12:17:08    426s] *info: 32 multi-driver nets excluded.
[12/19 12:17:08    426s] *info: 16 no-driver nets excluded.
[12/19 12:17:08    427s] PathGroup :  reg2reg  TargetSlack : 0 
[12/19 12:17:08    427s] ** GigaOpt Optimizer WNS Slack -21.274 TNS Slack -151.550 Density 4.34
[12/19 12:17:08    427s] Optimizer WNS Pass 0
[12/19 12:17:09    427s] Active Path Group: default 
[12/19 12:17:09    427s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:17:09    427s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View      |Pathgroup|      End Point      |
[12/19 12:17:09    427s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:17:09    427s] | -21.274|  -21.274|-151.550| -151.550|     4.34%|   0:00:01.0| 1514.7M|my_analysis_view_setup|  default| data[7]             |
[12/19 12:17:10    429s] | -21.270|  -21.270|-151.769| -151.769|     4.34%|   0:00:01.0| 1514.7M|my_analysis_view_setup|  default| data[7]             |
[12/19 12:17:10    429s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:17:10    429s] 
[12/19 12:17:10    429s] *** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=1514.7M) ***
[12/19 12:17:10    429s] 
[12/19 12:17:10    429s] *** Finished Optimize Step Cumulative (cpu=0:00:01.7 real=0:00:02.0 mem=1514.7M) ***
[12/19 12:17:10    429s] ** GigaOpt Optimizer WNS Slack -21.270 TNS Slack -151.769 Density 4.34
[12/19 12:17:10    429s] *** Starting refinePlace (0:07:09 mem=1514.7M) ***
[12/19 12:17:10    429s] Total net bbox length = 8.046e+04 (3.913e+04 4.132e+04) (ext = 2.095e+04)
[12/19 12:17:10    429s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:17:10    429s] Starting refinePlace ...
[12/19 12:17:10    429s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:17:10    429s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1514.7MB) @(0:07:09 - 0:07:09).
[12/19 12:17:10    429s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:17:10    429s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1514.7MB
[12/19 12:17:10    429s] Statistics of distance of Instance movement in refine placement:
[12/19 12:17:10    429s]   maximum (X+Y) =         0.00 um
[12/19 12:17:10    429s]   mean    (X+Y) =         0.00 um
[12/19 12:17:10    429s] Summary Report:
[12/19 12:17:10    429s] Instances move: 0 (out of 1507 movable)
[12/19 12:17:10    429s] Instances flipped: 0
[12/19 12:17:10    429s] Mean displacement: 0.00 um
[12/19 12:17:10    429s] Max displacement: 0.00 um 
[12/19 12:17:10    429s] Total instances moved : 0
[12/19 12:17:10    429s] Total net bbox length = 8.046e+04 (3.913e+04 4.132e+04) (ext = 2.095e+04)
[12/19 12:17:10    429s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1514.7MB
[12/19 12:17:10    429s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1514.7MB) @(0:07:09 - 0:07:09).
[12/19 12:17:10    429s] *** Finished refinePlace (0:07:09 mem=1514.7M) ***
[12/19 12:17:10    429s] *** maximum move = 0.00 um ***
[12/19 12:17:10    429s] *** Finished re-routing un-routed nets (1514.7M) ***
[12/19 12:17:10    429s] 
[12/19 12:17:10    429s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1514.7M) ***
[12/19 12:17:10    429s] ** GigaOpt Optimizer WNS Slack -21.270 TNS Slack -151.769 Density 4.34
[12/19 12:17:10    429s] **** Begin NDR-Layer Usage Statistics ****
[12/19 12:17:10    429s] 0 Ndr or Layer constraints added by optimization 
[12/19 12:17:10    429s] **** End NDR-Layer Usage Statistics ****
[12/19 12:17:10    429s] 
[12/19 12:17:10    429s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=1514.7M) ***
[12/19 12:17:10    429s] 
[12/19 12:17:10    429s] End: GigaOpt postEco optimization
[12/19 12:17:10    429s] GigaOpt: WNS changes after postEco optimization: -2.037 -> -2.037 (bump = 0.0)
[12/19 12:17:10    429s] GigaOpt: Skipping nonLegal postEco optimization
[12/19 12:17:10    429s] Design TNS changes after trial route: -151.408 -> -151.669
[12/19 12:17:10    429s] Begin: GigaOpt TNS recovery
[12/19 12:17:10    429s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:17:10    429s] Info: 40 io nets excluded
[12/19 12:17:10    429s] Info: 1 clock net  excluded from IPO operation.
[12/19 12:17:10    429s] PhyDesignGrid: maxLocalDensity 1.00
[12/19 12:17:10    429s] ### Creating PhyDesignMc. totSessionCpu=0:07:09 mem=1479.6M
[12/19 12:17:10    429s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1479.6MB).
[12/19 12:17:10    429s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:09 mem=1479.6M
[12/19 12:17:10    429s] 
[12/19 12:17:10    429s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[12/19 12:17:10    429s] ### Creating LA Mngr. totSessionCpu=0:07:09 mem=1479.6M
[12/19 12:17:10    429s] ### Creating LA Mngr, finished. totSessionCpu=0:07:09 mem=1479.6M
[12/19 12:17:13    431s] *info: 40 io nets excluded
[12/19 12:17:13    431s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:17:13    431s] *info: 1 clock net excluded
[12/19 12:17:13    431s] *info: 16 special nets excluded.
[12/19 12:17:13    431s] *info: 32 multi-driver nets excluded.
[12/19 12:17:13    431s] *info: 16 no-driver nets excluded.
[12/19 12:17:14    432s] PathGroup :  reg2reg  TargetSlack : 0 
[12/19 12:17:14    432s] ** GigaOpt Optimizer WNS Slack -21.270 TNS Slack -151.769 Density 4.34
[12/19 12:17:14    432s] Optimizer TNS Opt
[12/19 12:17:14    432s] Active Path Group: default 
[12/19 12:17:14    432s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:17:14    432s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View      |Pathgroup|      End Point      |
[12/19 12:17:14    432s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:17:14    432s] | -21.270|  -21.270|-151.769| -151.769|     4.34%|   0:00:00.0| 1514.7M|my_analysis_view_setup|  default| data[7]             |
[12/19 12:17:14    432s] | -21.271|  -21.271|-151.607| -151.607|     4.34%|   0:00:00.0| 1514.7M|my_analysis_view_setup|  default| data[7]             |
[12/19 12:17:14    432s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:17:14    432s] 
[12/19 12:17:14    432s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1514.7M) ***
[12/19 12:17:14    432s] 
[12/19 12:17:14    432s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=1514.7M) ***
[12/19 12:17:14    432s] ** GigaOpt Optimizer WNS Slack -21.271 TNS Slack -151.607 Density 4.34
[12/19 12:17:14    432s] *** Starting refinePlace (0:07:13 mem=1514.7M) ***
[12/19 12:17:14    432s] Total net bbox length = 8.046e+04 (3.914e+04 4.133e+04) (ext = 2.095e+04)
[12/19 12:17:14    432s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:17:14    432s] Starting refinePlace ...
[12/19 12:17:14    432s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:17:14    432s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1514.7MB) @(0:07:13 - 0:07:13).
[12/19 12:17:14    432s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:17:14    432s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1514.7MB
[12/19 12:17:14    432s] Statistics of distance of Instance movement in refine placement:
[12/19 12:17:14    432s]   maximum (X+Y) =         0.00 um
[12/19 12:17:14    432s]   mean    (X+Y) =         0.00 um
[12/19 12:17:14    432s] Summary Report:
[12/19 12:17:14    432s] Instances move: 0 (out of 1507 movable)
[12/19 12:17:14    432s] Instances flipped: 0
[12/19 12:17:14    432s] Mean displacement: 0.00 um
[12/19 12:17:14    432s] Max displacement: 0.00 um 
[12/19 12:17:14    432s] Total instances moved : 0
[12/19 12:17:14    432s] Total net bbox length = 8.046e+04 (3.914e+04 4.133e+04) (ext = 2.095e+04)
[12/19 12:17:14    432s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1514.7MB
[12/19 12:17:14    432s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1514.7MB) @(0:07:13 - 0:07:13).
[12/19 12:17:14    432s] *** Finished refinePlace (0:07:13 mem=1514.7M) ***
[12/19 12:17:14    432s] *** maximum move = 0.00 um ***
[12/19 12:17:14    432s] *** Finished re-routing un-routed nets (1514.7M) ***
[12/19 12:17:14    432s] 
[12/19 12:17:14    432s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1514.7M) ***
[12/19 12:17:14    432s] ** GigaOpt Optimizer WNS Slack -21.271 TNS Slack -151.607 Density 4.34
[12/19 12:17:14    432s] **** Begin NDR-Layer Usage Statistics ****
[12/19 12:17:14    432s] 0 Ndr or Layer constraints added by optimization 
[12/19 12:17:14    432s] **** End NDR-Layer Usage Statistics ****
[12/19 12:17:14    432s] 
[12/19 12:17:14    432s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1514.7M) ***
[12/19 12:17:14    432s] 
[12/19 12:17:14    432s] End: GigaOpt TNS recovery
[12/19 12:17:14    432s] *** Steiner Routed Nets: 0.129%; Threshold: 100; Threshold for Hold: 100
[12/19 12:17:14    432s] Start to check current routing status for nets...
[12/19 12:17:14    432s] Using hname+ instead name for net compare
[12/19 12:17:14    432s] All nets are already routed correctly.
[12/19 12:17:14    432s] End to check current routing status for nets (mem=1479.6M)
[12/19 12:17:14    432s] Begin: GigaOpt Optimization in post-eco TNS mode
[12/19 12:17:14    432s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:17:14    432s] Info: 40 io nets excluded
[12/19 12:17:14    432s] Info: 1 clock net  excluded from IPO operation.
[12/19 12:17:14    432s] PhyDesignGrid: maxLocalDensity 1.00
[12/19 12:17:14    432s] ### Creating PhyDesignMc. totSessionCpu=0:07:13 mem=1479.6M
[12/19 12:17:14    432s] Core basic site is CoreSite
[12/19 12:17:14    432s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:17:14    432s] Mark StBox On SiteArr starts
[12/19 12:17:14    432s] Mark StBox On SiteArr ends
[12/19 12:17:14    432s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1479.6MB).
[12/19 12:17:14    432s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:13 mem=1479.6M
[12/19 12:17:14    433s] 
[12/19 12:17:14    433s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[12/19 12:17:14    433s] ### Creating LA Mngr. totSessionCpu=0:07:13 mem=1479.6M
[12/19 12:17:14    433s] ### Creating LA Mngr, finished. totSessionCpu=0:07:13 mem=1479.6M
[12/19 12:17:16    435s] *info: 40 io nets excluded
[12/19 12:17:16    435s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:17:16    435s] *info: 1 clock net excluded
[12/19 12:17:16    435s] *info: 16 special nets excluded.
[12/19 12:17:16    435s] *info: 32 multi-driver nets excluded.
[12/19 12:17:16    435s] *info: 16 no-driver nets excluded.
[12/19 12:17:17    436s] PathGroup :  reg2reg  TargetSlack : 0 
[12/19 12:17:17    436s] ** GigaOpt Optimizer WNS Slack -21.271 TNS Slack -151.607 Density 4.34
[12/19 12:17:17    436s] Optimizer TNS Opt
[12/19 12:17:17    436s] Active Path Group: default 
[12/19 12:17:17    436s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:17:17    436s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View      |Pathgroup|      End Point      |
[12/19 12:17:17    436s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:17:17    436s] | -21.271|  -21.271|-151.607| -151.607|     4.34%|   0:00:00.0| 1514.7M|my_analysis_view_setup|  default| data[7]             |
[12/19 12:17:17    436s] | -21.271|  -21.271|-151.607| -151.607|     4.34%|   0:00:00.0| 1514.7M|my_analysis_view_setup|  default| data[7]             |
[12/19 12:17:17    436s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:17:17    436s] 
[12/19 12:17:17    436s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1514.7M) ***
[12/19 12:17:17    436s] 
[12/19 12:17:17    436s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1514.7M) ***
[12/19 12:17:17    436s] **** Begin NDR-Layer Usage Statistics ****
[12/19 12:17:17    436s] 0 Ndr or Layer constraints added by optimization 
[12/19 12:17:17    436s] **** End NDR-Layer Usage Statistics ****
[12/19 12:17:17    436s] 
[12/19 12:17:17    436s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1514.7M) ***
[12/19 12:17:17    436s] 
[12/19 12:17:17    436s] End: GigaOpt Optimization in post-eco TNS mode
[12/19 12:17:17    436s] 
[12/19 12:17:17    436s] Active setup views:
[12/19 12:17:17    436s]  my_analysis_view_setup
[12/19 12:17:17    436s]   Dominating endpoints: 0
[12/19 12:17:17    436s]   Dominating TNS: -0.000
[12/19 12:17:17    436s] 
[12/19 12:17:17    436s] Extraction called for design 'single_port_sync_ram' of instances=2167 and nets=1603 using extraction engine 'preRoute' .
[12/19 12:17:17    436s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/19 12:17:17    436s] Type 'man IMPEXT-3530' for more detail.
[12/19 12:17:17    436s] PreRoute RC Extraction called for design single_port_sync_ram.
[12/19 12:17:17    436s] RC Extraction called in multi-corner(1) mode.
[12/19 12:17:17    436s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/19 12:17:17    436s] Type 'man IMPEXT-6197' for more detail.
[12/19 12:17:17    436s] RCMode: PreRoute
[12/19 12:17:17    436s]       RC Corner Indexes            0   
[12/19 12:17:17    436s] Capacitance Scaling Factor   : 1.00000 
[12/19 12:17:17    436s] Resistance Scaling Factor    : 1.00000 
[12/19 12:17:17    436s] Clock Cap. Scaling Factor    : 1.00000 
[12/19 12:17:17    436s] Clock Res. Scaling Factor    : 1.00000 
[12/19 12:17:17    436s] Shrink Factor                : 1.00000
[12/19 12:17:17    436s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/19 12:17:17    436s] Initializing multi-corner resistance tables ...
[12/19 12:17:17    436s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1467.508M)
[12/19 12:17:17    436s] Skewing Data Summary (End_of_FINAL)
[12/19 12:17:17    436s] --------------------------------------------------
[12/19 12:17:17    436s]  Total skewed count:0
[12/19 12:17:17    436s] --------------------------------------------------
[12/19 12:17:17    436s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/19 12:17:17    436s] [PSP]     Started earlyGlobalRoute kernel
[12/19 12:17:17    436s] [PSP]     Initial Peak syMemory usage = 1467.5 MB
[12/19 12:17:17    436s] (I)       Reading DB...
[12/19 12:17:17    436s] (I)       before initializing RouteDB syMemory usage = 1467.5 MB
[12/19 12:17:17    436s] (I)       congestionReportName   : 
[12/19 12:17:17    436s] (I)       layerRangeFor2DCongestion : 
[12/19 12:17:17    436s] (I)       buildTerm2TermWires    : 0
[12/19 12:17:17    436s] (I)       doTrackAssignment      : 1
[12/19 12:17:17    436s] (I)       dumpBookshelfFiles     : 0
[12/19 12:17:17    436s] (I)       numThreads             : 1
[12/19 12:17:17    436s] (I)       bufferingAwareRouting  : false
[12/19 12:17:17    436s] [NR-eGR] honorMsvRouteConstraint: false
[12/19 12:17:17    436s] (I)       honorPin               : false
[12/19 12:17:17    436s] (I)       honorPinGuide          : true
[12/19 12:17:17    436s] (I)       honorPartition         : false
[12/19 12:17:17    436s] (I)       allowPartitionCrossover: false
[12/19 12:17:17    436s] (I)       honorSingleEntry       : true
[12/19 12:17:17    436s] (I)       honorSingleEntryStrong : true
[12/19 12:17:17    436s] (I)       handleViaSpacingRule   : false
[12/19 12:17:17    436s] (I)       handleEolSpacingRule   : false
[12/19 12:17:17    436s] (I)       PDConstraint           : none
[12/19 12:17:17    436s] (I)       expBetterNDRHandling   : false
[12/19 12:17:17    436s] [NR-eGR] honorClockSpecNDR      : 0
[12/19 12:17:17    436s] (I)       routingEffortLevel     : 3
[12/19 12:17:17    436s] (I)       effortLevel            : standard
[12/19 12:17:17    436s] [NR-eGR] minRouteLayer          : 2
[12/19 12:17:17    436s] [NR-eGR] maxRouteLayer          : 127
[12/19 12:17:17    436s] (I)       relaxedTopLayerCeiling : 127
[12/19 12:17:17    436s] (I)       relaxedBottomLayerFloor: 2
[12/19 12:17:17    436s] (I)       numRowsPerGCell        : 1
[12/19 12:17:17    436s] (I)       speedUpLargeDesign     : 0
[12/19 12:17:17    436s] (I)       multiThreadingTA       : 1
[12/19 12:17:17    436s] (I)       blkAwareLayerSwitching : 1
[12/19 12:17:17    436s] (I)       optimizationMode       : false
[12/19 12:17:17    436s] (I)       routeSecondPG          : false
[12/19 12:17:17    436s] (I)       scenicRatioForLayerRelax: 0.00
[12/19 12:17:17    436s] (I)       detourLimitForLayerRelax: 0.00
[12/19 12:17:17    436s] (I)       punchThroughDistance   : 500.00
[12/19 12:17:17    436s] (I)       scenicBound            : 1.15
[12/19 12:17:17    436s] (I)       maxScenicToAvoidBlk    : 100.00
[12/19 12:17:17    436s] (I)       source-to-sink ratio   : 0.00
[12/19 12:17:17    436s] (I)       targetCongestionRatioH : 1.00
[12/19 12:17:17    436s] (I)       targetCongestionRatioV : 1.00
[12/19 12:17:17    436s] (I)       layerCongestionRatio   : 0.70
[12/19 12:17:17    436s] (I)       m1CongestionRatio      : 0.10
[12/19 12:17:17    436s] (I)       m2m3CongestionRatio    : 0.70
[12/19 12:17:17    436s] (I)       localRouteEffort       : 1.00
[12/19 12:17:17    436s] (I)       numSitesBlockedByOneVia: 8.00
[12/19 12:17:17    436s] (I)       supplyScaleFactorH     : 1.00
[12/19 12:17:17    436s] (I)       supplyScaleFactorV     : 1.00
[12/19 12:17:17    436s] (I)       highlight3DOverflowFactor: 0.00
[12/19 12:17:17    436s] (I)       doubleCutViaModelingRatio: 0.00
[12/19 12:17:17    436s] (I)       routeVias              : 
[12/19 12:17:17    436s] (I)       readTROption           : true
[12/19 12:17:17    436s] (I)       extraSpacingFactor     : 1.00
[12/19 12:17:17    436s] [NR-eGR] numTracksPerClockWire  : 0
[12/19 12:17:17    436s] (I)       routeSelectedNetsOnly  : false
[12/19 12:17:17    436s] (I)       clkNetUseMaxDemand     : false
[12/19 12:17:17    436s] (I)       extraDemandForClocks   : 0
[12/19 12:17:17    436s] (I)       steinerRemoveLayers    : false
[12/19 12:17:17    436s] (I)       demoteLayerScenicScale : 1.00
[12/19 12:17:17    436s] (I)       nonpreferLayerCostScale : 100.00
[12/19 12:17:17    436s] (I)       similarTopologyRoutingFast : false
[12/19 12:17:17    436s] (I)       spanningTreeRefinement : false
[12/19 12:17:17    436s] (I)       spanningTreeRefinementAlpha : 0.50
[12/19 12:17:17    436s] (I)       starting read tracks
[12/19 12:17:17    436s] (I)       build grid graph
[12/19 12:17:17    436s] (I)       build grid graph start
[12/19 12:17:17    436s] [NR-eGR] Layer1 has no routable track
[12/19 12:17:17    436s] [NR-eGR] Layer2 has single uniform track structure
[12/19 12:17:17    436s] [NR-eGR] Layer3 has single uniform track structure
[12/19 12:17:17    436s] [NR-eGR] Layer4 has single uniform track structure
[12/19 12:17:17    436s] (I)       build grid graph end
[12/19 12:17:17    436s] (I)       numViaLayers=4
[12/19 12:17:17    436s] (I)       Reading via V2 for layer: 0 
[12/19 12:17:17    436s] (I)       Reading via V3_cross for layer: 1 
[12/19 12:17:17    436s] (I)       Reading via VL for layer: 2 
[12/19 12:17:17    436s] (I)       end build via table
[12/19 12:17:17    436s] [NR-eGR] numRoutingBlks=0 numInstBlks=2812 numPGBlocks=3697 numBumpBlks=0 numBoundaryFakeBlks=0
[12/19 12:17:17    436s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/19 12:17:17    436s] (I)       readDataFromPlaceDB
[12/19 12:17:17    436s] (I)       Read net information..
[12/19 12:17:17    436s] [NR-eGR] Read numTotalNets=1547  numIgnoredNets=0
[12/19 12:17:17    436s] (I)       Read testcase time = 0.000 seconds
[12/19 12:17:17    436s] 
[12/19 12:17:17    436s] (I)       read default dcut vias
[12/19 12:17:17    436s] (I)       Reading via V2 for layer: 0 
[12/19 12:17:17    436s] (I)       Reading via V3_cross for layer: 1 
[12/19 12:17:17    436s] (I)       Reading via VL for layer: 2 
[12/19 12:17:17    436s] (I)       build grid graph start
[12/19 12:17:17    436s] (I)       build grid graph end
[12/19 12:17:17    436s] (I)       Model blockage into capacity
[12/19 12:17:17    436s] (I)       Read numBlocks=9271  numPreroutedWires=0  numCapScreens=0
[12/19 12:17:17    436s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/19 12:17:17    436s] (I)       blocked area on Layer2 : 2909471934850  (99.47%)
[12/19 12:17:17    436s] (I)       blocked area on Layer3 : 3154712929200  (107.86%)
[12/19 12:17:17    436s] (I)       blocked area on Layer4 : 4041598864300  (138.18%)
[12/19 12:17:17    436s] (I)       Modeling time = 0.020 seconds
[12/19 12:17:17    436s] 
[12/19 12:17:17    436s] (I)       Number of ignored nets = 0
[12/19 12:17:17    436s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/19 12:17:17    436s] (I)       Number of clock nets = 1.  Ignored: No
[12/19 12:17:17    436s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/19 12:17:17    436s] (I)       Number of special nets = 0.  Ignored: Yes
[12/19 12:17:17    436s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/19 12:17:17    436s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/19 12:17:17    436s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/19 12:17:17    436s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/19 12:17:17    436s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/19 12:17:17    436s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/19 12:17:17    436s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1467.5 MB
[12/19 12:17:17    436s] (I)       Ndr track 0 does not exist
[12/19 12:17:17    436s] (I)       Layer1  viaCost=300.00
[12/19 12:17:17    436s] (I)       Layer2  viaCost=100.00
[12/19 12:17:17    436s] (I)       Layer3  viaCost=200.00
[12/19 12:17:17    436s] (I)       ---------------------Grid Graph Info--------------------
[12/19 12:17:17    436s] (I)       routing area        :  (0, 0) - (1710240, 1710240)
[12/19 12:17:17    436s] (I)       core area           :  (290080, 290080) - (1417360, 1419600)
[12/19 12:17:17    436s] (I)       Site Width          :   560  (dbu)
[12/19 12:17:17    436s] (I)       Row Height          :  5600  (dbu)
[12/19 12:17:17    436s] (I)       GCell Width         :  5600  (dbu)
[12/19 12:17:17    436s] (I)       GCell Height        :  5600  (dbu)
[12/19 12:17:17    436s] (I)       grid                :   305   305     4
[12/19 12:17:17    436s] (I)       vertical capacity   :     0  5600     0  5600
[12/19 12:17:17    436s] (I)       horizontal capacity :     0     0  5600     0
[12/19 12:17:17    436s] (I)       Default wire width  :   230   280   280   440
[12/19 12:17:17    436s] (I)       Default wire space  :   230   280   280   460
[12/19 12:17:17    436s] (I)       Default pitch size  :   460   560   560  1120
[12/19 12:17:17    436s] (I)       First Track Coord   :     0   280   560  1400
[12/19 12:17:17    436s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/19 12:17:17    436s] (I)       Total num of tracks :     0  3054  3053  1526
[12/19 12:17:17    436s] (I)       Num of masks        :     1     1     1     1
[12/19 12:17:17    436s] (I)       Num of trim masks   :     0     0     0     0
[12/19 12:17:17    436s] (I)       --------------------------------------------------------
[12/19 12:17:17    436s] 
[12/19 12:17:17    436s] [NR-eGR] ============ Routing rule table ============
[12/19 12:17:17    436s] [NR-eGR] Rule id 0. Nets 1547 
[12/19 12:17:17    436s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/19 12:17:17    436s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/19 12:17:17    436s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/19 12:17:17    436s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/19 12:17:17    436s] [NR-eGR] ========================================
[12/19 12:17:17    436s] [NR-eGR] 
[12/19 12:17:17    436s] (I)       After initializing earlyGlobalRoute syMemory usage = 1467.5 MB
[12/19 12:17:17    436s] (I)       Loading and dumping file time : 0.03 seconds
[12/19 12:17:17    436s] (I)       ============= Initialization =============
[12/19 12:17:17    436s] (I)       totalPins=5833  totalGlobalPin=5771 (98.94%)
[12/19 12:17:17    436s] (I)       total 2D Cap : 1003813 = (434089 H, 569724 V)
[12/19 12:17:17    436s] [NR-eGR] Layer group 1: route 1547 net(s) in layer range [2, 4]
[12/19 12:17:17    436s] (I)       ============  Phase 1a Route ============
[12/19 12:17:17    436s] (I)       Phase 1a runs 0.00 seconds
[12/19 12:17:17    436s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[12/19 12:17:17    436s] (I)       Usage: 19939 = (9672 H, 10267 V) = (2.23% H, 1.80% V) = (5.416e+04um H, 5.750e+04um V)
[12/19 12:17:17    436s] (I)       
[12/19 12:17:17    436s] (I)       ============  Phase 1b Route ============
[12/19 12:17:17    436s] (I)       Phase 1b runs 0.00 seconds
[12/19 12:17:17    436s] (I)       Usage: 19937 = (9670 H, 10267 V) = (2.23% H, 1.80% V) = (5.415e+04um H, 5.750e+04um V)
[12/19 12:17:17    436s] (I)       
[12/19 12:17:17    436s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.116472e+05um
[12/19 12:17:17    436s] (I)       ============  Phase 1c Route ============
[12/19 12:17:17    436s] (I)       Level2 Grid: 61 x 61
[12/19 12:17:17    436s] (I)       Phase 1c runs 0.00 seconds
[12/19 12:17:17    436s] (I)       Usage: 19939 = (9672 H, 10267 V) = (2.23% H, 1.80% V) = (5.416e+04um H, 5.750e+04um V)
[12/19 12:17:17    436s] (I)       
[12/19 12:17:17    436s] (I)       ============  Phase 1d Route ============
[12/19 12:17:17    436s] (I)       Phase 1d runs 0.00 seconds
[12/19 12:17:17    436s] (I)       Usage: 19939 = (9672 H, 10267 V) = (2.23% H, 1.80% V) = (5.416e+04um H, 5.750e+04um V)
[12/19 12:17:17    436s] (I)       
[12/19 12:17:17    436s] (I)       ============  Phase 1e Route ============
[12/19 12:17:17    436s] (I)       Phase 1e runs 0.00 seconds
[12/19 12:17:17    436s] (I)       Usage: 19939 = (9672 H, 10267 V) = (2.23% H, 1.80% V) = (5.416e+04um H, 5.750e+04um V)
[12/19 12:17:17    436s] (I)       
[12/19 12:17:17    436s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.116584e+05um
[12/19 12:17:17    436s] [NR-eGR] 
[12/19 12:17:17    436s] (I)       ============  Phase 1l Route ============
[12/19 12:17:17    436s] (I)       Phase 1l runs 0.00 seconds
[12/19 12:17:17    436s] (I)       
[12/19 12:17:17    436s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/19 12:17:17    436s] [NR-eGR]                OverCon            
[12/19 12:17:17    436s] [NR-eGR]                 #Gcell     %Gcell
[12/19 12:17:17    436s] [NR-eGR] Layer              (1)    OverCon 
[12/19 12:17:17    436s] [NR-eGR] ------------------------------------
[12/19 12:17:17    436s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/19 12:17:17    436s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/19 12:17:17    436s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/19 12:17:17    436s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/19 12:17:17    436s] [NR-eGR] ------------------------------------
[12/19 12:17:17    436s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/19 12:17:17    436s] [NR-eGR] 
[12/19 12:17:17    436s] (I)       Total Global Routing Runtime: 0.04 seconds
[12/19 12:17:17    436s] (I)       total 2D Cap : 1005343 = (434513 H, 570830 V)
[12/19 12:17:17    436s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/19 12:17:17    436s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/19 12:17:17    436s] [NR-eGR] End Peak syMemory usage = 1467.5 MB
[12/19 12:17:17    436s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.07 seconds
[12/19 12:17:17    436s] [hotspot] +------------+---------------+---------------+
[12/19 12:17:17    436s] [hotspot] |            |   max hotspot | total hotspot |
[12/19 12:17:17    436s] [hotspot] +------------+---------------+---------------+
[12/19 12:17:17    436s] [hotspot] | normalized |          0.00 |          0.00 |
[12/19 12:17:17    436s] [hotspot] +------------+---------------+---------------+
[12/19 12:17:17    436s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/19 12:17:17    436s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/19 12:17:17    436s] #################################################################################
[12/19 12:17:17    436s] # Design Stage: PreRoute
[12/19 12:17:17    436s] # Design Name: single_port_sync_ram
[12/19 12:17:17    436s] # Design Mode: 90nm
[12/19 12:17:17    436s] # Analysis Mode: MMMC Non-OCV 
[12/19 12:17:17    436s] # Parasitics Mode: No SPEF/RCDB
[12/19 12:17:17    436s] # Signoff Settings: SI Off 
[12/19 12:17:17    436s] #################################################################################
[12/19 12:17:17    436s] AAE_INFO: 1 threads acquired from CTE.
[12/19 12:17:17    436s] Calculate delays in BcWc mode...
[12/19 12:17:17    436s] Topological Sorting (REAL = 0:00:00.0, MEM = 1463.5M, InitMEM = 1463.5M)
[12/19 12:17:17    436s] Start delay calculation (fullDC) (1 T). (MEM=1463.51)
[12/19 12:17:17    436s] End AAE Lib Interpolated Model. (MEM=1479.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:17:18    436s] Total number of fetched objects 1619
[12/19 12:17:18    436s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:17:18    436s] End delay calculation. (MEM=1479.64 CPU=0:00:00.2 REAL=0:00:01.0)
[12/19 12:17:18    436s] End delay calculation (fullDC). (MEM=1479.64 CPU=0:00:00.3 REAL=0:00:01.0)
[12/19 12:17:18    436s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1479.6M) ***
[12/19 12:17:18    436s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:07:17 mem=1479.6M)
[12/19 12:17:18    436s] Reported timing to dir ./timingReports
[12/19 12:17:18    436s] **optDesign ... cpu = 0:01:08, real = 0:01:09, mem = 1175.3M, totSessionCpu=0:07:17 **
[12/19 12:17:18    436s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -21.271 |  8.286  | -21.271 |
|           TNS (ns):|-151.607 |  0.000  |-151.607 |
|    Violating Paths:|    9    |    0    |    9    |
|          All Paths:|   576   |   544   |   576   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     32 (32)      |
|   max_tran     |      0 (0)       |   0.000    |     32 (32)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.341%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:08, real = 0:01:09, mem = 1176.8M, totSessionCpu=0:07:17 **
[12/19 12:17:18    436s] Deleting Cell Server ...
[12/19 12:17:18    436s] Deleting Lib Analyzer.
[12/19 12:17:18    436s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/19 12:17:18    436s] Type 'man IMPOPT-3195' for more detail.
[12/19 12:17:18    436s] *** Finished optDesign ***
[12/19 12:17:18    436s] 
[12/19 12:17:18    436s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:13 real=  0:01:13)
[12/19 12:17:18    436s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.7 real=0:00:01.7)
[12/19 12:17:18    436s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.8 real=0:00:04.8)
[12/19 12:17:18    436s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.6 real=0:00:00.6)
[12/19 12:17:18    436s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=0:00:06.6 real=0:00:06.5)
[12/19 12:17:18    436s] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:15.9 real=0:00:15.9)
[12/19 12:17:18    436s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:16.1 real=0:00:16.1)
[12/19 12:17:18    436s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:13.1 real=0:00:13.1)
[12/19 12:17:18    436s] Info: pop threads available for lower-level modules during optimization.
[12/19 12:17:18    436s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/19 12:17:32    438s] <CMD> pan -167.449 -18.562
[12/19 12:17:33    438s] <CMD> pan -16.837 -17.358
[12/19 12:17:35    438s] <CMD> pan 755.117 234.418
[12/19 12:17:36    438s] <CMD> pan 300.802 180.481
[12/19 12:17:42    439s] <CMD> fit
[12/19 12:18:05    440s] <CMD> optDesign -postCTSrouteDesign -globalDetail
[12/19 12:18:05    440s] 
[12/19 12:18:05    440s] Usage: optDesign [-help] [-excludeNets <fileName>] [-expandedViews] [-idealClock] [-incr] [-noEcoRoute] [-outDir <directoryName>] [-postCTS]
[12/19 12:18:05    440s]                  [-postRoute] [-preCTS] [-prefix <fileNamePrefix>] [-selectedNets <fileName>] [-selectedTerms <fileName>] [-setup] [-targeted]
[12/19 12:18:05    440s]                  [-useSDF] [-useTransitionFiles] [-drv ] [ -hold [-holdVioData <fileName>] ]
[12/19 12:18:05    440s] 
[12/19 12:18:05    440s] **ERROR: (IMPTCM-48):	"-postCTSrouteDesign" is not a legal option for command "optDesign". Either the current option or an option prior to it is not specified correctly.

[12/19 12:18:05    440s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[12/19 12:18:05    440s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutload false
[12/19 12:18:47    444s] <CMD> routeDesign -globalDetail
[12/19 12:18:47    444s] #% Begin routeDesign (date=12/19 12:18:47, mem=1162.9M)
[12/19 12:18:47    444s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1162.89 (MB), peak = 1238.98 (MB)
[12/19 12:18:47    444s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/19 12:18:47    444s] #my_rc_corner_worst has no qx tech file defined
[12/19 12:18:47    444s] #No active RC corner or QRC tech file is missing.
[12/19 12:18:47    444s] #**INFO: setDesignMode -flowEffort standard
[12/19 12:18:47    444s] #**INFO: mulit-cut via swapping is disabled by user.
[12/19 12:18:47    444s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/19 12:18:47    444s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[12/19 12:18:47    444s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[12/19 12:18:47    444s] Core basic site is CoreSite
[12/19 12:18:47    444s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:18:47    444s] Mark StBox On SiteArr starts
[12/19 12:18:47    444s] Mark StBox On SiteArr ends
[12/19 12:18:47    444s] Begin checking placement ... (start mem=1330.0M, init mem=1330.0M)
[12/19 12:18:47    444s] *info: Placed = 1507          
[12/19 12:18:47    444s] *info: Unplaced = 0           
[12/19 12:18:47    444s] Placement Density:4.34%(55084/1268866)
[12/19 12:18:47    444s] Placement Density (including fixed std cells):4.34%(55084/1268866)
[12/19 12:18:47    444s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1330.0M)
[12/19 12:18:47    444s] #**INFO: auto set of routeWithTimingDriven to true
[12/19 12:18:47    444s] #**INFO: auto set of routeWithSiDriven to true
[12/19 12:18:48    444s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/19 12:18:48    444s] 
[12/19 12:18:48    444s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/19 12:18:48    444s] *** Changed status on (0) nets in Clock.
[12/19 12:18:48    444s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1330.0M) ***
[12/19 12:18:48    444s] % Begin globalDetailRoute (date=12/19 12:18:48, mem=1163.0M)
[12/19 12:18:48    444s] 
[12/19 12:18:48    444s] globalDetailRoute
[12/19 12:18:48    444s] 
[12/19 12:18:48    444s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[12/19 12:18:48    444s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[12/19 12:18:48    444s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[12/19 12:18:48    444s] #setNanoRouteMode -routeWithSiDriven true
[12/19 12:18:48    444s] #setNanoRouteMode -routeWithTimingDriven true
[12/19 12:18:48    444s] #Start globalDetailRoute on Tue Dec 19 12:18:48 2023
[12/19 12:18:48    444s] #
[12/19 12:18:48    444s] #Generating timing data, please wait...
[12/19 12:18:48    444s] #1587 total nets, 0 already routed, 0 will ignore in trialRoute
[12/19 12:18:48    444s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/19 12:18:48    444s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/19 12:18:48    444s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/19 12:18:48    444s] #Dump tif for version 2.1
[12/19 12:18:48    444s] End AAE Lib Interpolated Model. (MEM=1352.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:18:48    445s] Total number of fetched objects 1619
[12/19 12:18:48    445s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:18:48    445s] End delay calculation. (MEM=1409.4 CPU=0:00:00.2 REAL=0:00:00.0)
[12/19 12:18:48    445s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[12/19 12:18:48    445s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1178.92 (MB), peak = 1238.98 (MB)
[12/19 12:18:48    445s] #Done generating timing data.
[12/19 12:18:49    445s] ### Net info: total nets: 1603
[12/19 12:18:49    445s] ### Net info: dirty nets: 0
[12/19 12:18:49    445s] ### Net info: marked as disconnected nets: 0
[12/19 12:18:49    445s] ### Net info: fully routed nets: 0
[12/19 12:18:49    445s] ### Net info: trivial (single pin) nets: 0
[12/19 12:18:49    445s] ### Net info: unrouted nets: 1603
[12/19 12:18:49    445s] ### Net info: re-extraction nets: 0
[12/19 12:18:49    445s] ### Net info: ignored nets: 0
[12/19 12:18:49    445s] ### Net info: skip routing nets: 0
[12/19 12:18:49    445s] ### import route signature (0) =   86686387
[12/19 12:18:49    445s] ### import violation signature (0) = 1905142130
[12/19 12:18:49    445s] #WARNING (NRDB-2005) SPECIAL_NET 1VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/19 12:18:49    445s] #WARNING (NRDB-2005) SPECIAL_NET 2VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/19 12:18:49    445s] #WARNING (NRDB-2005) SPECIAL_NET 3VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/19 12:18:49    445s] #WARNING (NRDB-2005) SPECIAL_NET 1VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/19 12:18:49    445s] #WARNING (NRDB-2005) SPECIAL_NET 2VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/19 12:18:49    445s] #WARNING (NRDB-2005) SPECIAL_NET 3VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/19 12:18:49    445s] #WARNING (NRDB-733) PIN addr[0] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:18:49    445s] #WARNING (NRDB-733) PIN addr[1] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:18:49    445s] #WARNING (NRDB-733) PIN addr[2] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:18:49    445s] #WARNING (NRDB-733) PIN addr[3] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:18:49    445s] #WARNING (NRDB-733) PIN clk in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:18:49    445s] #WARNING (NRDB-733) PIN cs in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:18:49    445s] #WARNING (NRDB-733) PIN data[0] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:18:49    445s] #WARNING (NRDB-733) PIN data[10] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:18:49    445s] #WARNING (NRDB-733) PIN data[11] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:18:49    445s] #WARNING (NRDB-733) PIN data[12] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:18:49    445s] #WARNING (NRDB-733) PIN data[13] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:18:49    445s] #WARNING (NRDB-733) PIN data[14] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:18:49    445s] #WARNING (NRDB-733) PIN data[15] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:18:49    445s] #WARNING (NRDB-733) PIN data[16] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:18:49    445s] #WARNING (NRDB-733) PIN data[17] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:18:49    445s] #WARNING (NRDB-733) PIN data[18] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:18:49    445s] #WARNING (NRDB-733) PIN data[19] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:18:49    445s] #WARNING (NRDB-733) PIN data[1] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:18:49    445s] #WARNING (NRDB-733) PIN data[20] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:18:49    445s] #WARNING (NRDB-733) PIN data[21] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:18:49    445s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/19 12:18:49    445s] #To increase the message display limit, refer to the product command reference manual.
[12/19 12:18:49    445s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 0.8400 for LAYER M3. This will cause routability problems for NanoRoute.
[12/19 12:18:49    445s] #Start reading timing information from file .timing_file_5019.tif.gz ...
[12/19 12:18:49    445s] #Read in timing information for 40 ports, 1547 instances from timing file .timing_file_5019.tif.gz.
[12/19 12:18:49    445s] #NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
[12/19 12:18:49    445s] #RTESIG:78da85904d0b824014455bf72b1eeac220ed5d751c661bb4ad906a1b06e30788c2ccf8ff
[12/19 12:18:49    445s] #       9b682b7a97ef1d0e971b46af4b4501648a2cb1acc41b74ad2001ce1228e427c8b77f3dcf
[12/19 12:18:49    445s] #       c13e8c6ef7478e9298e27e74bad5e648b3d586ac76ae1fdbc31f2984f4c68062eb8cbf2e
[12/19 12:18:49    445s] #       32a50435f56035c59f691a1619259904a725ff4271334cb55b04c1396fda80aca4a0ebdb
[12/19 12:18:49    445s] #       6ebd190a2872665e7515d2af90f2763381625326205798dd17f6897a54
[12/19 12:18:49    445s] #
[12/19 12:18:49    445s] #RTESIG:78da85904d0b824014455bf72b1eeac220ed5d751c661bb4ad906a1b06e30788c2ccf8ff
[12/19 12:18:49    445s] #       9b682b7a97ef1d0e971b46af4b4501648a2cb1acc41b74ad2001ce1228e427c8b77f3dcf
[12/19 12:18:49    445s] #       c13e8c6ef7478e9298e27e74bad5e648b3d586ac76ae1fdbc31f2984f4c68062eb8cbf2e
[12/19 12:18:49    445s] #       32a50435f56035c59f691a1619259904a725ff4271334cb55b04c1396fda80aca4a0ebdb
[12/19 12:18:49    445s] #       6ebd190a2872665e7515d2af90f2763381625326205798dd17f6897a54
[12/19 12:18:49    445s] #
[12/19 12:18:49    445s] #Start routing data preparation on Tue Dec 19 12:18:49 2023
[12/19 12:18:49    445s] #
[12/19 12:18:49    445s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.230.
[12/19 12:18:49    445s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
[12/19 12:18:49    445s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.230.
[12/19 12:18:49    445s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
[12/19 12:18:49    445s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
[12/19 12:18:49    445s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
[12/19 12:18:49    445s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
[12/19 12:18:49    445s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
[12/19 12:18:49    445s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
[12/19 12:18:49    445s] #WARNING (NRDB-2078) The above via enclosure for LAYER TOP_M is not specified for width 0.440.
[12/19 12:18:49    445s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
[12/19 12:18:49    445s] #WARNING (NRDB-2078) The above via enclosure for LAYER TOP_M is not specified for width 0.440.
[12/19 12:18:49    445s] #Minimum voltage of a net in the design = 0.000.
[12/19 12:18:49    445s] #Maximum voltage of a net in the design = 1.980.
[12/19 12:18:49    445s] #Voltage range [0.000 - 0.000] has 8 nets.
[12/19 12:18:49    445s] #Voltage range [1.620 - 1.980] has 2 nets.
[12/19 12:18:49    445s] #Voltage range [0.000 - 1.980] has 1593 nets.
[12/19 12:18:49    446s] # M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.485
[12/19 12:18:49    446s] # M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[12/19 12:18:49    446s] # M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[12/19 12:18:49    446s] # TOP_M        V   Track-Pitch = 1.120    Line-2-Via Pitch = 0.950
[12/19 12:18:49    446s] #Regenerating Ggrids automatically.
[12/19 12:18:49    446s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
[12/19 12:18:49    446s] #Using automatically generated G-grids.
[12/19 12:18:49    446s] #Done routing data preparation.
[12/19 12:18:49    446s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1124.17 (MB), peak = 1238.98 (MB)
[12/19 12:18:49    446s] #Merging special wires...
[12/19 12:18:49    446s] #
[12/19 12:18:49    446s] #Finished routing data preparation on Tue Dec 19 12:18:49 2023
[12/19 12:18:49    446s] #
[12/19 12:18:49    446s] #Cpu time = 00:00:00
[12/19 12:18:49    446s] #Elapsed time = 00:00:00
[12/19 12:18:49    446s] #Increased memory = 8.31 (MB)
[12/19 12:18:49    446s] #Total memory = 1124.43 (MB)
[12/19 12:18:49    446s] #Peak memory = 1238.98 (MB)
[12/19 12:18:49    446s] #
[12/19 12:18:49    446s] #
[12/19 12:18:49    446s] #Start global routing on Tue Dec 19 12:18:49 2023
[12/19 12:18:49    446s] #
[12/19 12:18:49    446s] #Number of eco nets is 0
[12/19 12:18:49    446s] #
[12/19 12:18:49    446s] #Start global routing data preparation on Tue Dec 19 12:18:49 2023
[12/19 12:18:49    446s] #
[12/19 12:18:49    446s] #Start routing resource analysis on Tue Dec 19 12:18:49 2023
[12/19 12:18:49    446s] #
[12/19 12:18:49    446s] #Routing resource analysis is done on Tue Dec 19 12:18:49 2023
[12/19 12:18:49    446s] #
[12/19 12:18:49    446s] #  Resource Analysis:
[12/19 12:18:49    446s] #
[12/19 12:18:49    446s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/19 12:18:49    446s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/19 12:18:49    446s] #  --------------------------------------------------------------
[12/19 12:18:49    446s] #  M1             H        1767        1286       41616    51.30%
[12/19 12:18:49    446s] #  M2             V        1800        1254       41616    50.11%
[12/19 12:18:49    446s] #  M3             H        1692        1361       41616    51.20%
[12/19 12:18:49    446s] #  TOP_M          V         839         687       41616    68.39%
[12/19 12:18:49    446s] #  --------------------------------------------------------------
[12/19 12:18:49    446s] #  Total                   6099      43.18%      166464    55.25%
[12/19 12:18:49    446s] #
[12/19 12:18:49    446s] #
[12/19 12:18:49    446s] #
[12/19 12:18:49    446s] #
[12/19 12:18:49    446s] #Global routing data preparation is done on Tue Dec 19 12:18:49 2023
[12/19 12:18:49    446s] #
[12/19 12:18:49    446s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1126.12 (MB), peak = 1238.98 (MB)
[12/19 12:18:49    446s] #
[12/19 12:18:49    446s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1126.91 (MB), peak = 1238.98 (MB)
[12/19 12:18:49    446s] #
[12/19 12:18:49    446s] #start global routing iteration 1...
[12/19 12:18:49    446s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1131.88 (MB), peak = 1238.98 (MB)
[12/19 12:18:49    446s] #
[12/19 12:18:49    446s] #start global routing iteration 2...
[12/19 12:18:49    446s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1153.57 (MB), peak = 1238.98 (MB)
[12/19 12:18:49    446s] #
[12/19 12:18:49    446s] #start global routing iteration 3...
[12/19 12:18:49    446s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1154.23 (MB), peak = 1238.98 (MB)
[12/19 12:18:49    446s] #
[12/19 12:18:49    446s] #start global routing iteration 4...
[12/19 12:18:50    446s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1154.40 (MB), peak = 1238.98 (MB)
[12/19 12:18:50    446s] #
[12/19 12:18:50    446s] #start global routing iteration 5...
[12/19 12:18:50    447s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1154.44 (MB), peak = 1238.98 (MB)
[12/19 12:18:50    447s] #
[12/19 12:18:50    447s] #
[12/19 12:18:50    447s] #Total number of trivial nets (e.g. < 2 pins) = 56 (skipped).
[12/19 12:18:50    447s] #Total number of routable nets = 1547.
[12/19 12:18:50    447s] #Total number of nets in the design = 1603.
[12/19 12:18:50    447s] #
[12/19 12:18:50    447s] #1547 routable nets have only global wires.
[12/19 12:18:50    447s] #
[12/19 12:18:50    447s] #Routed nets constraints summary:
[12/19 12:18:50    447s] #-----------------------------
[12/19 12:18:50    447s] #        Rules   Unconstrained  
[12/19 12:18:50    447s] #-----------------------------
[12/19 12:18:50    447s] #      Default            1547  
[12/19 12:18:50    447s] #-----------------------------
[12/19 12:18:50    447s] #        Total            1547  
[12/19 12:18:50    447s] #-----------------------------
[12/19 12:18:50    447s] #
[12/19 12:18:50    447s] #Routing constraints summary of the whole design:
[12/19 12:18:50    447s] #-----------------------------
[12/19 12:18:50    447s] #        Rules   Unconstrained  
[12/19 12:18:50    447s] #-----------------------------
[12/19 12:18:50    447s] #      Default            1547  
[12/19 12:18:50    447s] #-----------------------------
[12/19 12:18:50    447s] #        Total            1547  
[12/19 12:18:50    447s] #-----------------------------
[12/19 12:18:50    447s] #
[12/19 12:18:50    447s] #
[12/19 12:18:50    447s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/19 12:18:50    447s] #
[12/19 12:18:50    447s] #                 OverCon          
[12/19 12:18:50    447s] #                  #Gcell    %Gcell
[12/19 12:18:50    447s] #     Layer           (1)   OverCon
[12/19 12:18:50    447s] #  --------------------------------
[12/19 12:18:50    447s] #  M1            0(0.00%)   (0.00%)
[12/19 12:18:50    447s] #  M2            0(0.00%)   (0.00%)
[12/19 12:18:50    447s] #  M3            0(0.00%)   (0.00%)
[12/19 12:18:50    447s] #  TOP_M         0(0.00%)   (0.00%)
[12/19 12:18:50    447s] #  --------------------------------
[12/19 12:18:50    447s] #     Total      0(0.00%)   (0.00%)
[12/19 12:18:50    447s] #
[12/19 12:18:50    447s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/19 12:18:50    447s] #  Overflow after GR: 0.00% H + 0.00% V
[12/19 12:18:50    447s] #
[12/19 12:18:50    447s] [hotspot] +------------+---------------+---------------+
[12/19 12:18:50    447s] [hotspot] |            |   max hotspot | total hotspot |
[12/19 12:18:50    447s] [hotspot] +------------+---------------+---------------+
[12/19 12:18:50    447s] [hotspot] | normalized |          0.00 |          0.00 |
[12/19 12:18:50    447s] [hotspot] +------------+---------------+---------------+
[12/19 12:18:50    447s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/19 12:18:50    447s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/19 12:18:50    447s] #Complete Global Routing.
[12/19 12:18:50    447s] #Total wire length = 112123 um.
[12/19 12:18:50    447s] #Total half perimeter of net bounding box = 92417 um.
[12/19 12:18:50    447s] #Total wire length on LAYER M1 = 160 um.
[12/19 12:18:50    447s] #Total wire length on LAYER M2 = 58027 um.
[12/19 12:18:50    447s] #Total wire length on LAYER M3 = 53735 um.
[12/19 12:18:50    447s] #Total wire length on LAYER TOP_M = 202 um.
[12/19 12:18:50    447s] #Total number of vias = 9748
[12/19 12:18:50    447s] #Up-Via Summary (total 9748):
[12/19 12:18:50    447s] #           
[12/19 12:18:50    447s] #-----------------------
[12/19 12:18:50    447s] # M1               5645
[12/19 12:18:50    447s] # M2               4097
[12/19 12:18:50    447s] # M3                  6
[12/19 12:18:50    447s] #-----------------------
[12/19 12:18:50    447s] #                  9748 
[12/19 12:18:50    447s] #
[12/19 12:18:50    447s] #Max overcon = 0 track.
[12/19 12:18:50    447s] #Total overcon = 0.00%.
[12/19 12:18:50    447s] #Worst layer Gcell overcon rate = 0.00%.
[12/19 12:18:50    447s] #
[12/19 12:18:50    447s] #Global routing statistics:
[12/19 12:18:50    447s] #Cpu time = 00:00:01
[12/19 12:18:50    447s] #Elapsed time = 00:00:01
[12/19 12:18:50    447s] #Increased memory = 31.41 (MB)
[12/19 12:18:50    447s] #Total memory = 1155.89 (MB)
[12/19 12:18:50    447s] #Peak memory = 1238.98 (MB)
[12/19 12:18:50    447s] #
[12/19 12:18:50    447s] #Finished global routing on Tue Dec 19 12:18:50 2023
[12/19 12:18:50    447s] #
[12/19 12:18:50    447s] #
[12/19 12:18:50    447s] ### route signature (4) =  104065562
[12/19 12:18:50    447s] ### violation signature (3) = 1905142130
[12/19 12:18:50    447s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1134.47 (MB), peak = 1238.98 (MB)
[12/19 12:18:50    447s] #Start Track Assignment.
[12/19 12:18:50    447s] #Done with 2950 horizontal wires in 2 hboxes and 3286 vertical wires in 2 hboxes.
[12/19 12:18:50    447s] #Done with 569 horizontal wires in 2 hboxes and 652 vertical wires in 2 hboxes.
[12/19 12:18:50    447s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[12/19 12:18:50    447s] #
[12/19 12:18:50    447s] #Track assignment summary:
[12/19 12:18:50    447s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/19 12:18:50    447s] #------------------------------------------------------------------------
[12/19 12:18:50    447s] # M1           167.40 	  0.00%  	  0.00% 	  0.00%
[12/19 12:18:50    447s] # M2         58155.44 	  0.01%  	  0.00% 	  0.00%
[12/19 12:18:50    447s] # M3         52972.36 	  0.03%  	  0.00% 	  0.01%
[12/19 12:18:50    447s] # TOP_M        206.28 	  0.00%  	  0.00% 	  0.00%
[12/19 12:18:50    447s] #------------------------------------------------------------------------
[12/19 12:18:50    447s] # All      111501.49  	  0.02% 	  0.00% 	  0.00%
[12/19 12:18:50    447s] #Complete Track Assignment.
[12/19 12:18:50    447s] #Total wire length = 117137 um.
[12/19 12:18:50    447s] #Total half perimeter of net bounding box = 92417 um.
[12/19 12:18:50    447s] #Total wire length on LAYER M1 = 4142 um.
[12/19 12:18:50    447s] #Total wire length on LAYER M2 = 58157 um.
[12/19 12:18:50    447s] #Total wire length on LAYER M3 = 54629 um.
[12/19 12:18:50    447s] #Total wire length on LAYER TOP_M = 210 um.
[12/19 12:18:50    447s] #Total number of vias = 9748
[12/19 12:18:50    447s] #Up-Via Summary (total 9748):
[12/19 12:18:50    447s] #           
[12/19 12:18:50    447s] #-----------------------
[12/19 12:18:50    447s] # M1               5645
[12/19 12:18:50    447s] # M2               4097
[12/19 12:18:50    447s] # M3                  6
[12/19 12:18:50    447s] #-----------------------
[12/19 12:18:50    447s] #                  9748 
[12/19 12:18:50    447s] #
[12/19 12:18:50    447s] ### route signature (8) = 1377452418
[12/19 12:18:50    447s] ### violation signature (7) = 1905142130
[12/19 12:18:50    447s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1139.71 (MB), peak = 1238.98 (MB)
[12/19 12:18:50    447s] #
[12/19 12:18:50    447s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/19 12:18:50    447s] #Cpu time = 00:00:02
[12/19 12:18:50    447s] #Elapsed time = 00:00:02
[12/19 12:18:50    447s] #Increased memory = 23.79 (MB)
[12/19 12:18:50    447s] #Total memory = 1139.77 (MB)
[12/19 12:18:50    447s] #Peak memory = 1238.98 (MB)
[12/19 12:18:50    447s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[12/19 12:18:50    447s] #
[12/19 12:18:50    447s] #Start Detail Routing..
[12/19 12:18:50    447s] #start initial detail routing ...
[12/19 12:18:57    454s] #   number of violations = 0
[12/19 12:18:57    454s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1161.81 (MB), peak = 1238.98 (MB)
[12/19 12:18:57    454s] #start 1st optimization iteration ...
[12/19 12:18:57    454s] #   number of violations = 0
[12/19 12:18:57    454s] #    number of process antenna violations = 72
[12/19 12:18:57    454s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1161.70 (MB), peak = 1238.98 (MB)
[12/19 12:18:57    454s] #start 2nd optimization iteration ...
[12/19 12:18:57    454s] #   number of violations = 0
[12/19 12:18:57    454s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1161.95 (MB), peak = 1238.98 (MB)
[12/19 12:18:57    454s] #Complete Detail Routing.
[12/19 12:18:57    454s] #Total wire length = 116757 um.
[12/19 12:18:57    454s] #Total half perimeter of net bounding box = 92417 um.
[12/19 12:18:57    454s] #Total wire length on LAYER M1 = 12029 um.
[12/19 12:18:57    454s] #Total wire length on LAYER M2 = 59918 um.
[12/19 12:18:57    454s] #Total wire length on LAYER M3 = 44534 um.
[12/19 12:18:57    454s] #Total wire length on LAYER TOP_M = 276 um.
[12/19 12:18:57    454s] #Total number of vias = 9390
[12/19 12:18:57    454s] #Up-Via Summary (total 9390):
[12/19 12:18:57    454s] #           
[12/19 12:18:57    454s] #-----------------------
[12/19 12:18:57    454s] # M1               6061
[12/19 12:18:57    454s] # M2               3308
[12/19 12:18:57    454s] # M3                 21
[12/19 12:18:57    454s] #-----------------------
[12/19 12:18:57    454s] #                  9390 
[12/19 12:18:57    454s] #
[12/19 12:18:57    454s] #Total number of DRC violations = 0
[12/19 12:18:57    454s] ### route signature (15) =  763709091
[12/19 12:18:57    454s] ### violation signature (14) = 1905142130
[12/19 12:18:57    454s] #Cpu time = 00:00:07
[12/19 12:18:57    454s] #Elapsed time = 00:00:07
[12/19 12:18:57    454s] #Increased memory = -1.73 (MB)
[12/19 12:18:57    454s] #Total memory = 1138.05 (MB)
[12/19 12:18:57    454s] #Peak memory = 1238.98 (MB)
[12/19 12:18:57    454s] #
[12/19 12:18:57    454s] #start routing for process antenna violation fix ...
[12/19 12:18:57    454s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[12/19 12:18:57    454s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1138.86 (MB), peak = 1238.98 (MB)
[12/19 12:18:57    454s] #
[12/19 12:18:57    454s] #Total wire length = 116757 um.
[12/19 12:18:57    454s] #Total half perimeter of net bounding box = 92417 um.
[12/19 12:18:57    454s] #Total wire length on LAYER M1 = 12029 um.
[12/19 12:18:57    454s] #Total wire length on LAYER M2 = 59918 um.
[12/19 12:18:57    454s] #Total wire length on LAYER M3 = 44534 um.
[12/19 12:18:57    454s] #Total wire length on LAYER TOP_M = 276 um.
[12/19 12:18:57    454s] #Total number of vias = 9390
[12/19 12:18:57    454s] #Up-Via Summary (total 9390):
[12/19 12:18:57    454s] #           
[12/19 12:18:57    454s] #-----------------------
[12/19 12:18:57    454s] # M1               6061
[12/19 12:18:57    454s] # M2               3308
[12/19 12:18:57    454s] # M3                 21
[12/19 12:18:57    454s] #-----------------------
[12/19 12:18:57    454s] #                  9390 
[12/19 12:18:57    454s] #
[12/19 12:18:57    454s] #Total number of DRC violations = 0
[12/19 12:18:57    454s] #Total number of net violated process antenna rule = 0
[12/19 12:18:57    454s] #
[12/19 12:18:57    454s] ### route signature (18) =  763709091
[12/19 12:18:57    454s] ### violation signature (17) = 1905142130
[12/19 12:18:57    454s] #
[12/19 12:18:57    454s] #Total wire length = 116757 um.
[12/19 12:18:57    454s] #Total half perimeter of net bounding box = 92417 um.
[12/19 12:18:57    454s] #Total wire length on LAYER M1 = 12029 um.
[12/19 12:18:57    454s] #Total wire length on LAYER M2 = 59918 um.
[12/19 12:18:57    454s] #Total wire length on LAYER M3 = 44534 um.
[12/19 12:18:57    454s] #Total wire length on LAYER TOP_M = 276 um.
[12/19 12:18:57    454s] #Total number of vias = 9390
[12/19 12:18:57    454s] #Up-Via Summary (total 9390):
[12/19 12:18:57    454s] #           
[12/19 12:18:57    454s] #-----------------------
[12/19 12:18:57    454s] # M1               6061
[12/19 12:18:57    454s] # M2               3308
[12/19 12:18:57    454s] # M3                 21
[12/19 12:18:57    454s] #-----------------------
[12/19 12:18:57    454s] #                  9390 
[12/19 12:18:57    454s] #
[12/19 12:18:57    454s] #Total number of DRC violations = 0
[12/19 12:18:57    454s] #Total number of net violated process antenna rule = 0
[12/19 12:18:57    454s] #
[12/19 12:18:57    454s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[12/19 12:18:57    454s] #
[12/19 12:18:57    454s] #Start Post Route wire spreading..
[12/19 12:18:57    454s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[12/19 12:18:57    454s] #
[12/19 12:18:57    454s] #Start DRC checking..
[12/19 12:18:59    455s] #   number of violations = 0
[12/19 12:18:59    455s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1154.50 (MB), peak = 1238.98 (MB)
[12/19 12:18:59    455s] #CELL_VIEW single_port_sync_ram,init has no DRC violation.
[12/19 12:18:59    455s] #Total number of DRC violations = 0
[12/19 12:18:59    455s] #Total number of net violated process antenna rule = 0
[12/19 12:18:59    455s] ### route signature (24) = 1391502173
[12/19 12:18:59    455s] ### violation signature (23) = 1905142130
[12/19 12:18:59    455s] #
[12/19 12:18:59    455s] #Start data preparation for wire spreading...
[12/19 12:18:59    455s] #
[12/19 12:18:59    455s] #Data preparation is done on Tue Dec 19 12:18:59 2023
[12/19 12:18:59    455s] #
[12/19 12:18:59    455s] #
[12/19 12:18:59    455s] #Start Post Route Wire Spread.
[12/19 12:18:59    455s] #Done with 650 horizontal wires in 4 hboxes and 691 vertical wires in 4 hboxes.
[12/19 12:18:59    455s] #Complete Post Route Wire Spread.
[12/19 12:18:59    455s] #
[12/19 12:18:59    455s] #Total wire length = 118201 um.
[12/19 12:18:59    455s] #Total half perimeter of net bounding box = 92417 um.
[12/19 12:18:59    455s] #Total wire length on LAYER M1 = 12173 um.
[12/19 12:18:59    455s] #Total wire length on LAYER M2 = 60653 um.
[12/19 12:18:59    455s] #Total wire length on LAYER M3 = 45094 um.
[12/19 12:18:59    455s] #Total wire length on LAYER TOP_M = 280 um.
[12/19 12:18:59    455s] #Total number of vias = 9390
[12/19 12:18:59    455s] #Up-Via Summary (total 9390):
[12/19 12:18:59    455s] #           
[12/19 12:18:59    455s] #-----------------------
[12/19 12:18:59    455s] # M1               6061
[12/19 12:18:59    455s] # M2               3308
[12/19 12:18:59    455s] # M3                 21
[12/19 12:18:59    455s] #-----------------------
[12/19 12:18:59    455s] #                  9390 
[12/19 12:18:59    455s] #
[12/19 12:18:59    455s] ### route signature (27) = 1520648259
[12/19 12:18:59    455s] ### violation signature (26) = 1905142130
[12/19 12:18:59    455s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[12/19 12:18:59    455s] #
[12/19 12:18:59    455s] #Start DRC checking..
[12/19 12:19:00    456s] #   number of violations = 0
[12/19 12:19:00    456s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1152.39 (MB), peak = 1238.98 (MB)
[12/19 12:19:00    456s] #CELL_VIEW single_port_sync_ram,init has no DRC violation.
[12/19 12:19:00    456s] #Total number of DRC violations = 0
[12/19 12:19:00    456s] #Total number of net violated process antenna rule = 0
[12/19 12:19:00    456s] ### route signature (32) = 1271139314
[12/19 12:19:00    456s] ### violation signature (31) = 1905142130
[12/19 12:19:00    457s] #   number of violations = 0
[12/19 12:19:00    457s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1139.94 (MB), peak = 1238.98 (MB)
[12/19 12:19:00    457s] #CELL_VIEW single_port_sync_ram,init has no DRC violation.
[12/19 12:19:00    457s] #Total number of DRC violations = 0
[12/19 12:19:00    457s] #Total number of net violated process antenna rule = 0
[12/19 12:19:00    457s] #Post Route wire spread is done.
[12/19 12:19:00    457s] #Total wire length = 118201 um.
[12/19 12:19:00    457s] #Total half perimeter of net bounding box = 92417 um.
[12/19 12:19:00    457s] #Total wire length on LAYER M1 = 12173 um.
[12/19 12:19:00    457s] #Total wire length on LAYER M2 = 60653 um.
[12/19 12:19:00    457s] #Total wire length on LAYER M3 = 45094 um.
[12/19 12:19:00    457s] #Total wire length on LAYER TOP_M = 280 um.
[12/19 12:19:00    457s] #Total number of vias = 9390
[12/19 12:19:00    457s] #Up-Via Summary (total 9390):
[12/19 12:19:00    457s] #           
[12/19 12:19:00    457s] #-----------------------
[12/19 12:19:00    457s] # M1               6061
[12/19 12:19:00    457s] # M2               3308
[12/19 12:19:00    457s] # M3                 21
[12/19 12:19:00    457s] #-----------------------
[12/19 12:19:00    457s] #                  9390 
[12/19 12:19:00    457s] #
[12/19 12:19:00    457s] ### route signature (34) = 1271139314
[12/19 12:19:00    457s] ### violation signature (33) = 1905142130
[12/19 12:19:00    457s] #detailRoute Statistics:
[12/19 12:19:00    457s] #Cpu time = 00:00:10
[12/19 12:19:00    457s] #Elapsed time = 00:00:10
[12/19 12:19:00    457s] #Increased memory = -0.81 (MB)
[12/19 12:19:00    457s] #Total memory = 1138.98 (MB)
[12/19 12:19:00    457s] #Peak memory = 1238.98 (MB)
[12/19 12:19:00    457s] ### export route signature (35) = 1271139314
[12/19 12:19:00    457s] ### export violation signature (34) = 1905142130
[12/19 12:19:00    457s] #
[12/19 12:19:00    457s] #globalDetailRoute statistics:
[12/19 12:19:00    457s] #Cpu time = 00:00:12
[12/19 12:19:00    457s] #Elapsed time = 00:00:12
[12/19 12:19:00    457s] #Increased memory = -15.88 (MB)
[12/19 12:19:00    457s] #Total memory = 1147.16 (MB)
[12/19 12:19:00    457s] #Peak memory = 1238.98 (MB)
[12/19 12:19:00    457s] #Number of warnings = 40
[12/19 12:19:00    457s] #Total number of warnings = 41
[12/19 12:19:00    457s] #Number of fails = 0
[12/19 12:19:00    457s] #Total number of fails = 0
[12/19 12:19:00    457s] #Complete globalDetailRoute on Tue Dec 19 12:19:00 2023
[12/19 12:19:00    457s] #
[12/19 12:19:00    457s] % End globalDetailRoute (date=12/19 12:19:00, total cpu=0:00:12.5, real=0:00:12.0, peak res=1163.0M, current mem=1147.2M)
[12/19 12:19:00    457s] #routeDesign: cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1147.20 (MB), peak = 1238.98 (MB)
[12/19 12:19:00    457s] 
[12/19 12:19:00    457s] *** Summary of all messages that are not suppressed in this session:
[12/19 12:19:00    457s] Severity  ID               Count  Summary                                  
[12/19 12:19:00    457s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[12/19 12:19:00    457s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[12/19 12:19:00    457s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[12/19 12:19:00    457s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/19 12:19:00    457s] *** Message Summary: 4 warning(s), 0 error(s)
[12/19 12:19:00    457s] 
[12/19 12:19:00    457s] ### 
[12/19 12:19:00    457s] ###   Scalability Statistics
[12/19 12:19:00    457s] ### 
[12/19 12:19:00    457s] ### --------------------------------+----------------+----------------+----------------+
[12/19 12:19:00    457s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/19 12:19:00    457s] ### --------------------------------+----------------+----------------+----------------+
[12/19 12:19:00    457s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/19 12:19:00    457s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/19 12:19:00    457s] ###   Timing Data Generation        |        00:00:01|        00:00:01|             1.0|
[12/19 12:19:00    457s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[12/19 12:19:00    457s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/19 12:19:00    457s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[12/19 12:19:00    457s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/19 12:19:00    457s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[12/19 12:19:00    457s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/19 12:19:00    457s] ###   Detail Routing                |        00:00:07|        00:00:07|             1.0|
[12/19 12:19:00    457s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[12/19 12:19:00    457s] ###   Entire Command                |        00:00:13|        00:00:13|             1.0|
[12/19 12:19:00    457s] ### --------------------------------+----------------+----------------+----------------+
[12/19 12:19:00    457s] ### 
[12/19 12:19:00    457s] #% End routeDesign (date=12/19 12:19:00, total cpu=0:00:12.5, real=0:00:13.0, peak res=1163.0M, current mem=1147.2M)
[12/19 12:19:29    459s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[12/19 12:19:41    459s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutload false
[12/19 12:20:10    462s] <CMD> optDesign -postRoute
[12/19 12:20:10    462s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/19 12:20:10    462s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/19 12:20:10    462s] Core basic site is CoreSite
[12/19 12:20:10    462s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:20:10    462s] Mark StBox On SiteArr starts
[12/19 12:20:10    462s] Mark StBox On SiteArr ends
[12/19 12:20:10    462s] Creating Cell Server ...(0, 0, 0, 0)
[12/19 12:20:10    462s] Summary for sequential cells identification: 
[12/19 12:20:10    462s]   Identified SBFF number: 114
[12/19 12:20:10    462s]   Identified MBFF number: 0
[12/19 12:20:10    462s]   Identified SB Latch number: 0
[12/19 12:20:10    462s]   Identified MB Latch number: 0
[12/19 12:20:10    462s]   Not identified SBFF number: 6
[12/19 12:20:10    462s]   Not identified MBFF number: 0
[12/19 12:20:10    462s]   Not identified SB Latch number: 0
[12/19 12:20:10    462s]   Not identified MB Latch number: 0
[12/19 12:20:10    462s]   Number of sequential cells which are not FFs: 83
[12/19 12:20:10    462s] Creating Cell Server, finished. 
[12/19 12:20:10    462s] 
[12/19 12:20:10    462s] #spOpts: mergeVia=F 
[12/19 12:20:10    462s] Switching SI Aware to true by default in postroute mode   
[12/19 12:20:10    462s] GigaOpt running with 1 threads.
[12/19 12:20:10    462s] Info: 1 threads available for lower-level modules during optimization.
[12/19 12:20:10    462s] #spOpts: mergeVia=F 
[12/19 12:20:10    462s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1346.3MB).
[12/19 12:20:10    462s] 
[12/19 12:20:10    462s] Creating Lib Analyzer ...
[12/19 12:20:10    462s]  Visiting view : my_analysis_view_setup
[12/19 12:20:10    462s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[12/19 12:20:10    462s]  Visiting view : my_analysis_view_hold
[12/19 12:20:10    462s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[12/19 12:20:10    462s]  Setting StdDelay to 50.60
[12/19 12:20:10    462s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[12/19 12:20:10    462s] Type 'man IMPOPT-7077' for more detail.
[12/19 12:20:10    462s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/19 12:20:10    462s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/19 12:20:10    462s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/19 12:20:10    462s] 
[12/19 12:20:11    462s] Creating Lib Analyzer, finished. 
[12/19 12:20:11    462s] Effort level <high> specified for reg2reg path_group
[12/19 12:20:11    462s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1167.5M, totSessionCpu=0:07:43 **
[12/19 12:20:11    462s] #Created 658 library cell signatures
[12/19 12:20:11    462s] #Created 1603 NETS and 0 SPECIALNETS signatures
[12/19 12:20:11    462s] #Created 2167 instance signatures
[12/19 12:20:11    462s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1167.54 (MB), peak = 1238.98 (MB)
[12/19 12:20:11    462s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1167.55 (MB), peak = 1238.98 (MB)
[12/19 12:20:11    463s] Begin checking placement ... (start mem=1354.3M, init mem=1354.3M)
[12/19 12:20:11    463s] *info: Placed = 1507          
[12/19 12:20:11    463s] *info: Unplaced = 0           
[12/19 12:20:11    463s] Placement Density:4.34%(55084/1268866)
[12/19 12:20:11    463s] Placement Density (including fixed std cells):4.34%(55084/1268866)
[12/19 12:20:11    463s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1354.3M)
[12/19 12:20:11    463s]  Initial DC engine is -> aae
[12/19 12:20:11    463s]  
[12/19 12:20:11    463s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[12/19 12:20:11    463s]  
[12/19 12:20:11    463s]  
[12/19 12:20:11    463s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[12/19 12:20:11    463s]  
[12/19 12:20:11    463s] Reset EOS DB
[12/19 12:20:11    463s] Ignoring AAE DB Resetting ...
[12/19 12:20:11    463s]  Set Options for AAE Based Opt flow 
[12/19 12:20:11    463s] *** optDesign -postRoute ***
[12/19 12:20:11    463s] DRC Margin: user margin 0.0; extra margin 0
[12/19 12:20:11    463s] Setup Target Slack: user slack 0
[12/19 12:20:11    463s] Hold Target Slack: user slack 0
[12/19 12:20:11    463s] Opt: RC extraction mode changed to 'detail'
[12/19 12:20:11    463s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/19 12:20:11    463s] Type 'man IMPOPT-3195' for more detail.
[12/19 12:20:11    463s] Deleting Cell Server ...
[12/19 12:20:11    463s] Deleting Lib Analyzer.
[12/19 12:20:11    463s] Multi-VT timing optimization disabled based on library information.
[12/19 12:20:11    463s] Creating Cell Server ...(0, 0, 0, 0)
[12/19 12:20:11    463s] Summary for sequential cells identification: 
[12/19 12:20:11    463s]   Identified SBFF number: 114
[12/19 12:20:11    463s]   Identified MBFF number: 0
[12/19 12:20:11    463s]   Identified SB Latch number: 0
[12/19 12:20:11    463s]   Identified MB Latch number: 0
[12/19 12:20:11    463s]   Not identified SBFF number: 6
[12/19 12:20:11    463s]   Not identified MBFF number: 0
[12/19 12:20:11    463s]   Not identified SB Latch number: 0
[12/19 12:20:11    463s]   Not identified MB Latch number: 0
[12/19 12:20:11    463s]   Number of sequential cells which are not FFs: 83
[12/19 12:20:11    463s] Creating Cell Server, finished. 
[12/19 12:20:11    463s] 
[12/19 12:20:11    463s]  Visiting view : my_analysis_view_setup
[12/19 12:20:11    463s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[12/19 12:20:11    463s]  Visiting view : my_analysis_view_hold
[12/19 12:20:11    463s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[12/19 12:20:11    463s]  Setting StdDelay to 50.60
[12/19 12:20:11    463s] Deleting Cell Server ...
[12/19 12:20:11    463s] ** INFO : this run is activating 'postRoute' automaton
[12/19 12:20:11    463s] Extraction called for design 'single_port_sync_ram' of instances=2167 and nets=1603 using extraction engine 'postRoute' at effort level 'low' .
[12/19 12:20:11    463s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/19 12:20:11    463s] Type 'man IMPEXT-3530' for more detail.
[12/19 12:20:11    463s] PostRoute (effortLevel low) RC Extraction called for design single_port_sync_ram.
[12/19 12:20:11    463s] RC Extraction called in multi-corner(1) mode.
[12/19 12:20:11    463s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/19 12:20:11    463s] Type 'man IMPEXT-6197' for more detail.
[12/19 12:20:11    463s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/19 12:20:11    463s] * Layer Id             : 1 - M1
[12/19 12:20:11    463s]       Thickness        : 0.54
[12/19 12:20:11    463s]       Min Width        : 0.23
[12/19 12:20:11    463s]       Layer Dielectric : 4.1
[12/19 12:20:11    463s] * Layer Id             : 2 - M2
[12/19 12:20:11    463s]       Thickness        : 0.54
[12/19 12:20:11    463s]       Min Width        : 0.28
[12/19 12:20:11    463s]       Layer Dielectric : 4.1
[12/19 12:20:11    463s] * Layer Id             : 3 - M3
[12/19 12:20:11    463s]       Thickness        : 0.54
[12/19 12:20:11    463s]       Min Width        : 0.28
[12/19 12:20:11    463s]       Layer Dielectric : 4.1
[12/19 12:20:11    463s] * Layer Id             : 4 - M4
[12/19 12:20:11    463s]       Thickness        : 0.84
[12/19 12:20:11    463s]       Min Width        : 0.44
[12/19 12:20:11    463s]       Layer Dielectric : 4.1
[12/19 12:20:11    463s] extractDetailRC Option : -outfile /tmp/innovus_temp_5019_cadence6_vlsi6_G0uu2A/single_port_sync_ram_5019_jybm0x.rcdb.d  -basic
[12/19 12:20:11    463s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/19 12:20:11    463s]       RC Corner Indexes            0   
[12/19 12:20:11    463s] Capacitance Scaling Factor   : 1.00000 
[12/19 12:20:11    463s] Coupling Cap. Scaling Factor : 1.00000 
[12/19 12:20:11    463s] Resistance Scaling Factor    : 1.00000 
[12/19 12:20:11    463s] Clock Cap. Scaling Factor    : 1.00000 
[12/19 12:20:11    463s] Clock Res. Scaling Factor    : 1.00000 
[12/19 12:20:11    463s] Shrink Factor                : 1.00000
[12/19 12:20:11    463s] Initializing multi-corner resistance tables ...
[12/19 12:20:11    463s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1354.3M)
[12/19 12:20:11    463s] Creating parasitic data file '/tmp/innovus_temp_5019_cadence6_vlsi6_G0uu2A/single_port_sync_ram_5019_jybm0x.rcdb.d' for storing RC.
[12/19 12:20:11    463s] Extracted 10.0085% (CPU Time= 0:00:00.0  MEM= 1398.3M)
[12/19 12:20:11    463s] Extracted 20.0114% (CPU Time= 0:00:00.0  MEM= 1398.3M)
[12/19 12:20:11    463s] Extracted 30.0085% (CPU Time= 0:00:00.0  MEM= 1398.3M)
[12/19 12:20:11    463s] Extracted 40.0114% (CPU Time= 0:00:00.0  MEM= 1398.3M)
[12/19 12:20:11    463s] Extracted 50.0085% (CPU Time= 0:00:00.1  MEM= 1398.3M)
[12/19 12:20:11    463s] Extracted 60.0114% (CPU Time= 0:00:00.1  MEM= 1398.3M)
[12/19 12:20:11    463s] Extracted 70.0085% (CPU Time= 0:00:00.1  MEM= 1398.3M)
[12/19 12:20:11    463s] Extracted 80.0114% (CPU Time= 0:00:00.1  MEM= 1398.3M)
[12/19 12:20:11    463s] Extracted 90.0085% (CPU Time= 0:00:00.1  MEM= 1398.3M)
[12/19 12:20:11    463s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1398.3M)
[12/19 12:20:11    463s] Number of Extracted Resistors     : 27564
[12/19 12:20:11    463s] Number of Extracted Ground Cap.   : 28706
[12/19 12:20:11    463s] Number of Extracted Coupling Cap. : 61592
[12/19 12:20:11    463s] Opening parasitic data file '/tmp/innovus_temp_5019_cadence6_vlsi6_G0uu2A/single_port_sync_ram_5019_jybm0x.rcdb.d' for reading.
[12/19 12:20:11    463s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/19 12:20:11    463s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1374.3M)
[12/19 12:20:11    463s] Creating parasitic data file '/tmp/innovus_temp_5019_cadence6_vlsi6_G0uu2A/single_port_sync_ram_5019_jybm0x.rcdb_Filter.rcdb.d' for storing RC.
[12/19 12:20:11    463s] Closing parasitic data file '/tmp/innovus_temp_5019_cadence6_vlsi6_G0uu2A/single_port_sync_ram_5019_jybm0x.rcdb.d'. 1547 times net's RC data read were performed.
[12/19 12:20:11    463s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1378.289M)
[12/19 12:20:11    463s] Opening parasitic data file '/tmp/innovus_temp_5019_cadence6_vlsi6_G0uu2A/single_port_sync_ram_5019_jybm0x.rcdb.d' for reading.
[12/19 12:20:11    463s] processing rcdb (/tmp/innovus_temp_5019_cadence6_vlsi6_G0uu2A/single_port_sync_ram_5019_jybm0x.rcdb.d) for hinst (top) of cell (single_port_sync_ram);
[12/19 12:20:11    463s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1378.289M)
[12/19 12:20:11    463s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1378.289M)
[12/19 12:20:11    463s] Opening parasitic data file '/tmp/innovus_temp_5019_cadence6_vlsi6_G0uu2A/single_port_sync_ram_5019_jybm0x.rcdb.d' for reading.
[12/19 12:20:11    463s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1378.3M)
[12/19 12:20:11    463s] Initializing multi-corner resistance tables ...
[12/19 12:20:11    463s] Unfixed 0 ViaPillar Nets
[12/19 12:20:12    463s] End AAE Lib Interpolated Model. (MEM=1378.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:20:12    463s] **INFO: Starting Blocking QThread with 1 CPU
[12/19 12:20:12    463s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/19 12:20:12    463s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
[12/19 12:20:12    463s] #################################################################################
[12/19 12:20:12    463s] # Design Stage: PostRoute
[12/19 12:20:12    463s] # Design Name: single_port_sync_ram
[12/19 12:20:12    463s] # Design Mode: 90nm
[12/19 12:20:12    463s] # Analysis Mode: MMMC OCV 
[12/19 12:20:12    463s] # Parasitics Mode: SPEF/RCDB
[12/19 12:20:12    463s] # Signoff Settings: SI Off 
[12/19 12:20:12    463s] #################################################################################
[12/19 12:20:12    463s] AAE_INFO: 1 threads acquired from CTE.
[12/19 12:20:12    463s] Calculate late delays in OCV mode...
[12/19 12:20:12    463s] Calculate early delays in OCV mode...
[12/19 12:20:12    463s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[12/19 12:20:12    463s] Start delay calculation (fullDC) (1 T). (MEM=0)
[12/19 12:20:12    463s] *** Calculating scaling factor for my_min_library_set libraries using the default operating condition of each library.
[12/19 12:20:12    463s] End AAE Lib Interpolated Model. (MEM=20.4922 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:20:12    463s] Total number of fetched objects 1619
[12/19 12:20:12    463s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:20:12    463s] End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[12/19 12:20:12    463s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[12/19 12:20:12    463s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 0.0M) ***
[12/19 12:20:12    463s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=0.0M)
[12/19 12:20:12    463s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=0.0M ***
[12/19 12:20:12    463s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.5/0:00:00.0 (0.0), mem = 0.0M
[12/19 12:20:12    463s]  
_______________________________________________________________________
[12/19 12:20:12    463s] Starting SI iteration 1 using Infinite Timing Windows
[12/19 12:20:12    463s] Begin IPO call back ...
[12/19 12:20:12    463s] End IPO call back ...
[12/19 12:20:12    463s] #################################################################################
[12/19 12:20:12    463s] # Design Stage: PostRoute
[12/19 12:20:12    463s] # Design Name: single_port_sync_ram
[12/19 12:20:12    463s] # Design Mode: 90nm
[12/19 12:20:12    463s] # Analysis Mode: MMMC OCV 
[12/19 12:20:12    463s] # Parasitics Mode: SPEF/RCDB
[12/19 12:20:12    463s] # Signoff Settings: SI On 
[12/19 12:20:12    463s] #################################################################################
[12/19 12:20:12    463s] AAE_INFO: 1 threads acquired from CTE.
[12/19 12:20:12    463s] Setting infinite Tws ...
[12/19 12:20:12    463s] First Iteration Infinite Tw... 
[12/19 12:20:12    463s] Calculate early delays in OCV mode...
[12/19 12:20:12    463s] Calculate late delays in OCV mode...
[12/19 12:20:12    463s] Topological Sorting (REAL = 0:00:00.0, MEM = 1374.3M, InitMEM = 1374.3M)
[12/19 12:20:12    463s] Start delay calculation (fullDC) (1 T). (MEM=1374.29)
[12/19 12:20:12    463s] End AAE Lib Interpolated Model. (MEM=1390.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:20:13    464s] Total number of fetched objects 1619
[12/19 12:20:13    464s] AAE_INFO-618: Total number of nets in the design is 1603,  95.7 percent of the nets selected for SI analysis
[12/19 12:20:13    464s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:20:13    464s] End delay calculation. (MEM=1447.67 CPU=0:00:00.4 REAL=0:00:01.0)
[12/19 12:20:13    464s] End delay calculation (fullDC). (MEM=1447.67 CPU=0:00:00.5 REAL=0:00:01.0)
[12/19 12:20:13    464s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1447.7M) ***
[12/19 12:20:13    464s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1447.7M)
[12/19 12:20:13    464s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/19 12:20:13    464s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1447.7M)
[12/19 12:20:13    464s] 
[12/19 12:20:13    464s] Executing IPO callback for view pruning ..
[12/19 12:20:13    464s] Starting SI iteration 2
[12/19 12:20:13    464s] AAE_INFO: 1 threads acquired from CTE.
[12/19 12:20:13    464s] Calculate early delays in OCV mode...
[12/19 12:20:13    464s] Calculate late delays in OCV mode...
[12/19 12:20:13    464s] Start delay calculation (fullDC) (1 T). (MEM=1455.71)
[12/19 12:20:13    464s] End AAE Lib Interpolated Model. (MEM=1455.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:20:13    464s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/19 12:20:13    464s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 1619. 
[12/19 12:20:13    464s] Total number of fetched objects 1619
[12/19 12:20:13    464s] AAE_INFO-618: Total number of nets in the design is 1603,  0.2 percent of the nets selected for SI analysis
[12/19 12:20:13    464s] End delay calculation. (MEM=1423.71 CPU=0:00:00.0 REAL=0:00:00.0)
[12/19 12:20:13    464s] End delay calculation (fullDC). (MEM=1423.71 CPU=0:00:00.0 REAL=0:00:00.0)
[12/19 12:20:13    464s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1423.7M) ***
[12/19 12:20:13    464s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:07:45 mem=1423.7M)
[12/19 12:20:13    464s] End AAE Lib Interpolated Model. (MEM=1423.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:20:13    464s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -21.187 |  8.270  | -21.187 |
|           TNS (ns):|-151.034 |  0.000  |-151.034 |
|    Violating Paths:|    9    |    0    |    9    |
|          All Paths:|   576   |   544   |   576   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     32 (32)      |
|   max_tran     |      0 (0)       |   0.000    |     32 (32)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.341%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1188.1M, totSessionCpu=0:07:45 **
[12/19 12:20:13    464s] Setting latch borrow mode to budget during optimization.
[12/19 12:20:13    464s] Glitch fixing enabled
[12/19 12:20:13    464s] **INFO: Start fixing DRV (Mem = 1416.21M) ...
[12/19 12:20:13    464s] Begin: GigaOpt DRV Optimization
[12/19 12:20:13    464s] Glitch fixing enabled
[12/19 12:20:13    464s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:20:13    464s] Info: 40 io nets excluded
[12/19 12:20:13    464s] Info: 1 clock net  excluded from IPO operation.
[12/19 12:20:13    464s] End AAE Lib Interpolated Model. (MEM=1416.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:20:13    464s] PhyDesignGrid: maxLocalDensity 0.96
[12/19 12:20:13    464s] ### Creating PhyDesignMc. totSessionCpu=0:07:45 mem=1416.2M
[12/19 12:20:13    464s] #spOpts: mergeVia=F 
[12/19 12:20:13    464s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1416.2MB).
[12/19 12:20:13    464s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:45 mem=1416.2M
[12/19 12:20:13    464s] ### Creating LA Mngr. totSessionCpu=0:07:45 mem=1416.2M
[12/19 12:20:14    465s] ### Creating LA Mngr, finished. totSessionCpu=0:07:46 mem=1438.2M
[12/19 12:20:14    465s] ### Creating LA Mngr. totSessionCpu=0:07:46 mem=1511.7M
[12/19 12:20:14    465s] ### Creating LA Mngr, finished. totSessionCpu=0:07:46 mem=1511.7M
[12/19 12:20:14    465s] 
[12/19 12:20:14    465s] Creating Lib Analyzer ...
[12/19 12:20:15    465s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/19 12:20:15    465s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/19 12:20:15    465s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/19 12:20:15    465s] 
[12/19 12:20:15    466s] Creating Lib Analyzer, finished. 
[12/19 12:20:16    467s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[12/19 12:20:16    467s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/19 12:20:16    467s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[12/19 12:20:16    467s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/19 12:20:16    467s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/19 12:20:16    467s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/19 12:20:16    467s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/19 12:20:16    467s] |    32|    32|   -58.67|    32|    32|    -3.24|    32|    32|     0|     0|     0|     0|   -21.19|  -151.03|       0|       0|       0|   4.34|          |         |
[12/19 12:20:16    467s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/19 12:20:16    467s] |    32|    32|   -58.52|    32|    32|    -3.23|    32|    32|     0|     0|     0|     0|   -21.19|  -151.03|       0|       0|       0|   4.34| 0:00:00.0|  1626.1M|
[12/19 12:20:16    467s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/19 12:20:16    467s] 
[12/19 12:20:16    467s] ###############################################################################
[12/19 12:20:16    467s] #
[12/19 12:20:16    467s] #  Large fanout net report:  
[12/19 12:20:16    467s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/19 12:20:16    467s] #     - current density: 4.34
[12/19 12:20:16    467s] #
[12/19 12:20:16    467s] #  List of high fanout nets:
[12/19 12:20:16    467s] #
[12/19 12:20:16    467s] ###############################################################################
[12/19 12:20:16    467s] **** Begin NDR-Layer Usage Statistics ****
[12/19 12:20:16    467s] 0 Ndr or Layer constraints added by optimization 
[12/19 12:20:16    467s] **** End NDR-Layer Usage Statistics ****
[12/19 12:20:16    467s] 
[12/19 12:20:16    467s] 
[12/19 12:20:16    467s] =======================================================================
[12/19 12:20:16    467s]                 Reasons for remaining drv violations
[12/19 12:20:16    467s] =======================================================================
[12/19 12:20:16    467s] *info: Total 32 net(s) have violations which can't be fixed by DRV optimization.
[12/19 12:20:16    467s] 
[12/19 12:20:16    467s] MultiBuffering failure reasons
[12/19 12:20:16    467s] ------------------------------------------------
[12/19 12:20:16    467s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[12/19 12:20:16    467s] 
[12/19 12:20:16    467s] SingleBuffering failure reasons
[12/19 12:20:16    467s] ------------------------------------------------
[12/19 12:20:16    467s] *info:    32 net(s): Could not be fixed because it is multi driver net.
[12/19 12:20:16    467s] 
[12/19 12:20:16    467s] 
[12/19 12:20:16    467s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1626.1M) ***
[12/19 12:20:16    467s] 
[12/19 12:20:16    467s] Begin: glitch net info
[12/19 12:20:16    467s] glitch slack range: number of glitch nets
[12/19 12:20:16    467s] glitch slack < -0.32 : 0
[12/19 12:20:16    467s] -0.32 < glitch slack < -0.28 : 0
[12/19 12:20:16    467s] -0.28 < glitch slack < -0.24 : 0
[12/19 12:20:16    467s] -0.24 < glitch slack < -0.2 : 0
[12/19 12:20:16    467s] -0.2 < glitch slack < -0.16 : 0
[12/19 12:20:16    467s] -0.16 < glitch slack < -0.12 : 0
[12/19 12:20:16    467s] -0.12 < glitch slack < -0.08 : 0
[12/19 12:20:16    467s] -0.08 < glitch slack < -0.04 : 0
[12/19 12:20:16    467s] -0.04 < glitch slack : 0
[12/19 12:20:16    467s] End: glitch net info
[12/19 12:20:16    467s] drv optimizer changes nothing and skips refinePlace
[12/19 12:20:16    467s] End: GigaOpt DRV Optimization
[12/19 12:20:16    467s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1246.1M, totSessionCpu=0:07:47 **
[12/19 12:20:16    467s] *info:
[12/19 12:20:16    467s] **INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 1485.39M).
[12/19 12:20:16    467s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.04min real=0.05min mem=1485.4M)                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -21.187 |  8.270  | -21.187 |
|           TNS (ns):|-151.034 |  0.000  |-151.034 |
|    Violating Paths:|    9    |    0    |    9    |
|          All Paths:|   576   |   544   |   576   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     32 (32)      |
|   max_tran     |      0 (0)       |   0.000    |     32 (32)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.341%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1246.2M, totSessionCpu=0:07:47 **
[12/19 12:20:16    467s]   DRV Snapshot: (REF)
[12/19 12:20:16    467s]          Tran DRV: 0
[12/19 12:20:16    467s]           Cap DRV: 32
[12/19 12:20:16    467s]        Fanout DRV: 0
[12/19 12:20:16    467s]            Glitch: 0
[12/19 12:20:16    467s] *** Timing NOT met, worst failing slack is -21.187
[12/19 12:20:16    467s] *** Check timing (0:00:00.0)
[12/19 12:20:16    467s] Deleting Lib Analyzer.
[12/19 12:20:16    467s] Begin: GigaOpt Optimization in WNS mode
[12/19 12:20:16    467s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:20:16    467s] Info: 40 io nets excluded
[12/19 12:20:16    467s] Info: 1 clock net  excluded from IPO operation.
[12/19 12:20:16    467s] End AAE Lib Interpolated Model. (MEM=1477.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:20:16    467s] PhyDesignGrid: maxLocalDensity 0.96
[12/19 12:20:16    467s] ### Creating PhyDesignMc. totSessionCpu=0:07:47 mem=1477.9M
[12/19 12:20:16    467s] #spOpts: mergeVia=F 
[12/19 12:20:16    467s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1477.9MB).
[12/19 12:20:16    467s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:48 mem=1477.9M
[12/19 12:20:16    467s] ### Creating LA Mngr. totSessionCpu=0:07:48 mem=1477.9M
[12/19 12:20:16    467s] ### Creating LA Mngr, finished. totSessionCpu=0:07:48 mem=1477.9M
[12/19 12:20:16    467s] 
[12/19 12:20:16    467s] Creating Lib Analyzer ...
[12/19 12:20:16    467s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/19 12:20:16    467s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/19 12:20:16    467s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/19 12:20:16    467s] 
[12/19 12:20:17    468s] Creating Lib Analyzer, finished. 
[12/19 12:20:19    470s] *info: 40 io nets excluded
[12/19 12:20:19    470s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:20:19    470s] *info: 1 clock net excluded
[12/19 12:20:19    470s] *info: 16 special nets excluded.
[12/19 12:20:19    470s] *info: 32 multi-driver nets excluded.
[12/19 12:20:19    470s] *info: 16 no-driver nets excluded.
[12/19 12:20:20    471s] PathGroup :  reg2reg  TargetSlack : 0 
[12/19 12:20:20    471s] ** GigaOpt Optimizer WNS Slack -21.187 TNS Slack -151.034 Density 4.34
[12/19 12:20:20    471s] Optimizer WNS Pass 0
[12/19 12:20:20    471s] Active Path Group: default 
[12/19 12:20:20    471s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:20:20    471s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View      |Pathgroup|      End Point      |
[12/19 12:20:20    471s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:20:20    471s] | -21.187|  -21.187|-151.034| -151.034|     4.34%|   0:00:00.0| 1589.3M|my_analysis_view_setup|  default| data[14]            |
[12/19 12:20:22    473s] | -21.177|  -21.177|-151.423| -151.423|     4.34%|   0:00:02.0| 1599.8M|my_analysis_view_setup|  default| data[14]            |
[12/19 12:20:22    473s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:20:22    473s] 
[12/19 12:20:22    473s] *** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=1599.8M) ***
[12/19 12:20:22    473s] 
[12/19 12:20:22    473s] *** Finished Optimize Step Cumulative (cpu=0:00:01.6 real=0:00:02.0 mem=1599.8M) ***
[12/19 12:20:22    473s] ** GigaOpt Optimizer WNS Slack -21.177 TNS Slack -151.423 Density 4.34
[12/19 12:20:22    473s] Update Timing Windows (Threshold 0.051) ...
[12/19 12:20:22    473s] Re Calculate Delays on 0 Nets
[12/19 12:20:22    473s] **** Begin NDR-Layer Usage Statistics ****
[12/19 12:20:22    473s] 0 Ndr or Layer constraints added by optimization 
[12/19 12:20:22    473s] **** End NDR-Layer Usage Statistics ****
[12/19 12:20:22    473s] 
[12/19 12:20:22    473s] *** Finish Post Route Setup Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=1599.8M) ***
[12/19 12:20:22    473s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/19 12:20:22    473s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/19 12:20:22    473s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1580.7MB).
[12/19 12:20:22    473s] *** Starting refinePlace (0:07:53 mem=1580.7M) ***
[12/19 12:20:22    473s] Total net bbox length = 8.047e+04 (3.914e+04 4.133e+04) (ext = 2.095e+04)
[12/19 12:20:22    473s] Starting refinePlace ...
[12/19 12:20:22    473s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:20:22    473s] Density distribution unevenness ratio = 82.743%
[12/19 12:20:22    473s]   Spread Effort: high, post-route mode, useDDP on.
[12/19 12:20:22    473s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1580.7MB) @(0:07:53 - 0:07:53).
[12/19 12:20:22    473s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:20:22    473s] wireLenOptFixPriorityInst 0 inst fixed
[12/19 12:20:22    473s] Move report: legalization moves 4 insts, mean move: 2.52 um, max move: 3.92 um
[12/19 12:20:22    473s] 	Max move on inst (FE_PSBC25_FE_OFN3_n_53): (1004.08, 693.28) --> (1000.16, 693.28)
[12/19 12:20:22    473s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1580.7MB) @(0:07:53 - 0:07:53).
[12/19 12:20:22    473s] Move report: Detail placement moves 4 insts, mean move: 2.52 um, max move: 3.92 um
[12/19 12:20:22    473s] 	Max move on inst (FE_PSBC25_FE_OFN3_n_53): (1004.08, 693.28) --> (1000.16, 693.28)
[12/19 12:20:22    473s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1580.7MB
[12/19 12:20:22    473s] Statistics of distance of Instance movement in refine placement:
[12/19 12:20:22    473s]   maximum (X+Y) =         3.92 um
[12/19 12:20:22    473s]   inst (FE_PSBC25_FE_OFN3_n_53) with max move: (1004.08, 693.28) -> (1000.16, 693.28)
[12/19 12:20:22    473s]   mean    (X+Y) =         2.52 um
[12/19 12:20:22    473s] Summary Report:
[12/19 12:20:22    473s] Instances move: 4 (out of 1510 movable)
[12/19 12:20:22    473s] Instances flipped: 0
[12/19 12:20:22    473s] Mean displacement: 2.52 um
[12/19 12:20:22    473s] Max displacement: 3.92 um (Instance: FE_PSBC25_FE_OFN3_n_53) (1004.08, 693.28) -> (1000.16, 693.28)
[12/19 12:20:22    473s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: buffd3
[12/19 12:20:22    473s] Total instances moved : 4
[12/19 12:20:22    473s] Total net bbox length = 8.047e+04 (3.914e+04 4.133e+04) (ext = 2.095e+04)
[12/19 12:20:22    473s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1580.7MB
[12/19 12:20:22    473s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1580.7MB) @(0:07:53 - 0:07:53).
[12/19 12:20:22    473s] *** Finished refinePlace (0:07:53 mem=1580.7M) ***
[12/19 12:20:22    473s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:20:22    473s] Density distribution unevenness ratio = 82.743%
[12/19 12:20:22    473s] End: GigaOpt Optimization in WNS mode
[12/19 12:20:22    473s] Deleting Lib Analyzer.
[12/19 12:20:22    473s] Begin: GigaOpt Optimization in TNS mode
[12/19 12:20:22    473s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:20:22    473s] Info: 40 io nets excluded
[12/19 12:20:22    473s] Info: 1 clock net  excluded from IPO operation.
[12/19 12:20:22    473s] End AAE Lib Interpolated Model. (MEM=1459.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:20:22    473s] PhyDesignGrid: maxLocalDensity 0.96
[12/19 12:20:22    473s] ### Creating PhyDesignMc. totSessionCpu=0:07:53 mem=1459.8M
[12/19 12:20:22    473s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1459.8MB).
[12/19 12:20:22    473s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:53 mem=1459.8M
[12/19 12:20:22    473s] ### Creating LA Mngr. totSessionCpu=0:07:53 mem=1459.8M
[12/19 12:20:22    473s] ### Creating LA Mngr, finished. totSessionCpu=0:07:53 mem=1459.8M
[12/19 12:20:22    473s] 
[12/19 12:20:22    473s] Creating Lib Analyzer ...
[12/19 12:20:22    473s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/19 12:20:22    473s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/19 12:20:22    473s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/19 12:20:22    473s] 
[12/19 12:20:23    474s] Creating Lib Analyzer, finished. 
[12/19 12:20:25    476s] *info: 40 io nets excluded
[12/19 12:20:25    476s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:20:25    476s] *info: 1 clock net excluded
[12/19 12:20:25    476s] *info: 16 special nets excluded.
[12/19 12:20:25    476s] *info: 32 multi-driver nets excluded.
[12/19 12:20:25    476s] *info: 16 no-driver nets excluded.
[12/19 12:20:26    477s] PathGroup :  reg2reg  TargetSlack : 0 
[12/19 12:20:26    477s] ** GigaOpt Optimizer WNS Slack -21.177 TNS Slack -151.423 Density 4.34
[12/19 12:20:26    477s] Optimizer TNS Opt
[12/19 12:20:26    477s] Active Path Group: default 
[12/19 12:20:26    477s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:20:26    477s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |      Worst View      |Pathgroup|      End Point      |
[12/19 12:20:26    477s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:20:26    477s] | -21.177|  -21.177|-151.423| -151.423|     4.34%|   0:00:00.0| 1595.4M|my_analysis_view_setup|  default| data[14]            |
[12/19 12:20:26    477s] | -21.177|  -21.177|-151.111| -151.111|     4.34%|   0:00:00.0| 1598.4M|my_analysis_view_setup|  default| data[17]            |
[12/19 12:20:26    477s] | -21.177|  -21.177|-151.111| -151.111|     4.34%|   0:00:00.0| 1598.4M|my_analysis_view_setup|  default| data[14]            |
[12/19 12:20:26    477s] +--------+---------+--------+---------+----------+------------+--------+----------------------+---------+---------------------+
[12/19 12:20:26    477s] 
[12/19 12:20:26    477s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1598.4M) ***
[12/19 12:20:26    477s] 
[12/19 12:20:26    477s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=1598.4M) ***
[12/19 12:20:26    477s] ** GigaOpt Optimizer WNS Slack -21.177 TNS Slack -151.111 Density 4.34
[12/19 12:20:26    477s] Update Timing Windows (Threshold 0.051) ...
[12/19 12:20:26    477s] Re Calculate Delays on 0 Nets
[12/19 12:20:26    477s] **** Begin NDR-Layer Usage Statistics ****
[12/19 12:20:26    477s] 0 Ndr or Layer constraints added by optimization 
[12/19 12:20:26    477s] **** End NDR-Layer Usage Statistics ****
[12/19 12:20:26    477s] 
[12/19 12:20:26    477s] *** Finish Post Route Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1598.4M) ***
[12/19 12:20:26    477s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/19 12:20:26    477s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/19 12:20:26    477s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1579.4MB).
[12/19 12:20:26    477s] *** Starting refinePlace (0:07:58 mem=1579.4M) ***
[12/19 12:20:26    477s] Total net bbox length = 8.047e+04 (3.914e+04 4.133e+04) (ext = 2.095e+04)
[12/19 12:20:26    477s] Starting refinePlace ...
[12/19 12:20:26    477s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:20:26    477s] Density distribution unevenness ratio = 82.742%
[12/19 12:20:26    477s]   Spread Effort: high, post-route mode, useDDP on.
[12/19 12:20:26    477s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1579.4MB) @(0:07:58 - 0:07:58).
[12/19 12:20:26    477s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:20:26    477s] wireLenOptFixPriorityInst 0 inst fixed
[12/19 12:20:26    477s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:20:26    477s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1579.4MB) @(0:07:58 - 0:07:58).
[12/19 12:20:26    477s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/19 12:20:26    477s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1579.4MB
[12/19 12:20:26    477s] Statistics of distance of Instance movement in refine placement:
[12/19 12:20:26    477s]   maximum (X+Y) =         0.00 um
[12/19 12:20:26    477s]   mean    (X+Y) =         0.00 um
[12/19 12:20:26    477s] Summary Report:
[12/19 12:20:26    477s] Instances move: 0 (out of 1510 movable)
[12/19 12:20:26    477s] Instances flipped: 0
[12/19 12:20:26    477s] Mean displacement: 0.00 um
[12/19 12:20:26    477s] Max displacement: 0.00 um 
[12/19 12:20:26    477s] Total instances moved : 0
[12/19 12:20:26    477s] Total net bbox length = 8.047e+04 (3.914e+04 4.133e+04) (ext = 2.095e+04)
[12/19 12:20:26    477s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1579.4MB
[12/19 12:20:26    477s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1579.4MB) @(0:07:58 - 0:07:58).
[12/19 12:20:26    477s] *** Finished refinePlace (0:07:58 mem=1579.4M) ***
[12/19 12:20:26    477s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[12/19 12:20:26    477s] Density distribution unevenness ratio = 82.742%
[12/19 12:20:26    477s] End: GigaOpt Optimization in TNS mode
[12/19 12:20:27    477s]   Timing Snapshot: (REF)
[12/19 12:20:27    477s]      Weighted WNS: -2.118
[12/19 12:20:27    477s]       All  PG WNS: -21.177
[12/19 12:20:27    477s]       High PG WNS: 0.000
[12/19 12:20:27    477s]       All  PG TNS: -151.111
[12/19 12:20:27    477s]       High PG TNS: 0.000
[12/19 12:20:27    477s]    Category Slack: { [L, -21.177] [H, 8.270] }
[12/19 12:20:27    477s] 
[12/19 12:20:27    477s] Running postRoute recovery in preEcoRoute mode
[12/19 12:20:27    477s] **optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 1251.7M, totSessionCpu=0:07:58 **
[12/19 12:20:27    477s]   DRV Snapshot: (TGT)
[12/19 12:20:27    477s]          Tran DRV: 0
[12/19 12:20:27    477s]           Cap DRV: 32
[12/19 12:20:27    477s]        Fanout DRV: 0
[12/19 12:20:27    477s]            Glitch: 0
[12/19 12:20:27    477s] Checking DRV degradation...
[12/19 12:20:27    477s] 
[12/19 12:20:27    477s] Recovery Manager:
[12/19 12:20:27    477s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/19 12:20:27    477s]      Cap DRV degradation : 0 (32 -> 32, Margin 10) - Skip
[12/19 12:20:27    477s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/19 12:20:27    477s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/19 12:20:27    477s] 
[12/19 12:20:27    477s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/19 12:20:27    477s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1459.81M, totSessionCpu=0:07:58).
[12/19 12:20:27    477s] **optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 1251.9M, totSessionCpu=0:07:58 **
[12/19 12:20:27    477s] 
[12/19 12:20:27    477s]   Timing/DRV Snapshot: (REF)
[12/19 12:20:27    477s]      Weighted WNS: -2.118
[12/19 12:20:27    477s]       All  PG WNS: -21.177
[12/19 12:20:27    477s]       High PG WNS: 0.000
[12/19 12:20:27    477s]       All  PG TNS: -151.111
[12/19 12:20:27    477s]       High PG TNS: 0.000
[12/19 12:20:27    477s]          Tran DRV: 0
[12/19 12:20:27    477s]           Cap DRV: 32
[12/19 12:20:27    477s]        Fanout DRV: 0
[12/19 12:20:27    477s]            Glitch: 0
[12/19 12:20:27    477s]    Category Slack: { [L, -21.177] [H, 8.270] }
[12/19 12:20:27    477s] 
[12/19 12:20:27    477s] ### Creating LA Mngr. totSessionCpu=0:07:58 mem=1459.8M
[12/19 12:20:27    477s] ### Creating LA Mngr, finished. totSessionCpu=0:07:58 mem=1459.8M
[12/19 12:20:27    477s] Default Rule : ""
[12/19 12:20:27    477s] Non Default Rules :
[12/19 12:20:27    477s] Worst Slack : 8.270 ns
[12/19 12:20:27    477s] Total 0 nets layer assigned (0.0).
[12/19 12:20:27    477s] GigaOpt: setting up router preferences
[12/19 12:20:27    477s] GigaOpt: 0 nets assigned router directives
[12/19 12:20:27    477s] 
[12/19 12:20:27    477s] Start Assign Priority Nets ...
[12/19 12:20:27    477s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/19 12:20:27    477s] Existing Priority Nets 0 (0.0%)
[12/19 12:20:27    477s] Assigned Priority Nets 0 (0.0%)
[12/19 12:20:27    477s] ### Creating LA Mngr. totSessionCpu=0:07:58 mem=1517.0M
[12/19 12:20:27    477s] ### Creating LA Mngr, finished. totSessionCpu=0:07:58 mem=1517.0M
[12/19 12:20:27    477s] ### Creating LA Mngr. totSessionCpu=0:07:58 mem=1517.0M
[12/19 12:20:27    477s] ### Creating LA Mngr, finished. totSessionCpu=0:07:58 mem=1517.0M
[12/19 12:20:27    478s] Default Rule : ""
[12/19 12:20:27    478s] Non Default Rules :
[12/19 12:20:27    478s] Worst Slack : -21.177 ns
[12/19 12:20:27    478s] Total 0 nets layer assigned (0.2).
[12/19 12:20:27    478s] GigaOpt: setting up router preferences
[12/19 12:20:27    478s] GigaOpt: 6 nets assigned router directives
[12/19 12:20:27    478s] 
[12/19 12:20:27    478s] Start Assign Priority Nets ...
[12/19 12:20:27    478s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/19 12:20:27    478s] Existing Priority Nets 0 (0.0%)
[12/19 12:20:27    478s] Total Assign Priority Nets 17 (1.1%)
[12/19 12:20:27    478s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -21.177 |  8.270  | -21.177 |
|           TNS (ns):|-151.111 |  0.000  |-151.111 |
|    Violating Paths:|    9    |    0    |    9    |
|          All Paths:|   576   |   544   |   576   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     32 (32)      |
|   max_tran     |      0 (0)       |   0.000    |     32 (32)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.342%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 1214.5M, totSessionCpu=0:07:58 **
[12/19 12:20:27    478s] -routeWithEco false                       # bool, default=false
[12/19 12:20:27    478s] -routeWithEco true                        # bool, default=false, user setting
[12/19 12:20:27    478s] -routeSelectedNetOnly false               # bool, default=false
[12/19 12:20:27    478s] -routeWithTimingDriven false              # bool, default=false
[12/19 12:20:27    478s] -routeWithSiDriven false                  # bool, default=false
[12/19 12:20:27    478s] 
[12/19 12:20:27    478s] globalDetailRoute
[12/19 12:20:27    478s] 
[12/19 12:20:27    478s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[12/19 12:20:27    478s] #setNanoRouteMode -routeWithEco true
[12/19 12:20:27    478s] #Start globalDetailRoute on Tue Dec 19 12:20:27 2023
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] Closing parasitic data file '/tmp/innovus_temp_5019_cadence6_vlsi6_G0uu2A/single_port_sync_ram_5019_jybm0x.rcdb.d'. 3066 times net's RC data read were performed.
[12/19 12:20:27    478s] ### Net info: total nets: 1606
[12/19 12:20:27    478s] ### Net info: dirty nets: 7
[12/19 12:20:27    478s] ### Net info: marked as disconnected nets: 0
[12/19 12:20:27    478s] #WARNING (NRIG-44) Imported NET data[0] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/19 12:20:27    478s] #WARNING (NRIG-44) Imported NET data[1] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/19 12:20:27    478s] #WARNING (NRIG-44) Imported NET data[2] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/19 12:20:27    478s] #WARNING (NRIG-44) Imported NET data[3] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/19 12:20:27    478s] #WARNING (NRIG-44) Imported NET data[4] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/19 12:20:27    478s] #WARNING (NRIG-44) Imported NET data[5] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/19 12:20:27    478s] #WARNING (NRIG-44) Imported NET data[6] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/19 12:20:27    478s] #WARNING (NRIG-44) Imported NET data[7] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/19 12:20:27    478s] #WARNING (NRIG-44) Imported NET data[8] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/19 12:20:27    478s] #WARNING (NRIG-44) Imported NET data[9] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/19 12:20:27    478s] #WARNING (NRIG-44) Imported NET data[10] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/19 12:20:27    478s] #WARNING (NRIG-44) Imported NET data[11] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/19 12:20:27    478s] #WARNING (NRIG-44) Imported NET data[12] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/19 12:20:27    478s] #WARNING (NRIG-44) Imported NET data[13] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/19 12:20:27    478s] #WARNING (NRIG-44) Imported NET data[14] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/19 12:20:27    478s] #WARNING (NRIG-44) Imported NET data[15] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/19 12:20:27    478s] #WARNING (NRIG-44) Imported NET data[16] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/19 12:20:27    478s] #WARNING (NRIG-44) Imported NET data[17] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/19 12:20:27    478s] #WARNING (NRIG-44) Imported NET data[18] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/19 12:20:27    478s] #WARNING (NRIG-44) Imported NET data[19] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/19 12:20:27    478s] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[12/19 12:20:27    478s] #To increase the message display limit, refer to the product command reference manual.
[12/19 12:20:27    478s] ### Net info: fully routed nets: 1499
[12/19 12:20:27    478s] ### Net info: trivial (single pin) nets: 0
[12/19 12:20:27    478s] ### Net info: unrouted nets: 56
[12/19 12:20:27    478s] ### Net info: re-extraction nets: 51
[12/19 12:20:27    478s] ### Net info: ignored nets: 0
[12/19 12:20:27    478s] ### Net info: skip routing nets: 0
[12/19 12:20:27    478s] ### import route signature (36) = 1709395006
[12/19 12:20:27    478s] ### import violation signature (35) = 1905142130
[12/19 12:20:27    478s] #WARNING (NRDB-2005) SPECIAL_NET 1VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/19 12:20:27    478s] #WARNING (NRDB-2005) SPECIAL_NET 2VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/19 12:20:27    478s] #WARNING (NRDB-2005) SPECIAL_NET 3VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/19 12:20:27    478s] #WARNING (NRDB-2005) SPECIAL_NET 1VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/19 12:20:27    478s] #WARNING (NRDB-2005) SPECIAL_NET 2VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/19 12:20:27    478s] #WARNING (NRDB-2005) SPECIAL_NET 3VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/19 12:20:27    478s] #WARNING (NRDB-733) PIN addr[0] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:20:27    478s] #WARNING (NRDB-733) PIN addr[1] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:20:27    478s] #WARNING (NRDB-733) PIN addr[2] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:20:27    478s] #WARNING (NRDB-733) PIN addr[3] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:20:27    478s] #WARNING (NRDB-733) PIN clk in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:20:27    478s] #WARNING (NRDB-733) PIN cs in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:20:27    478s] #WARNING (NRDB-733) PIN data[0] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:20:27    478s] #WARNING (NRDB-733) PIN data[10] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:20:27    478s] #WARNING (NRDB-733) PIN data[11] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:20:27    478s] #WARNING (NRDB-733) PIN data[12] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:20:27    478s] #WARNING (NRDB-733) PIN data[13] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:20:27    478s] #WARNING (NRDB-733) PIN data[14] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:20:27    478s] #WARNING (NRDB-733) PIN data[15] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:20:27    478s] #WARNING (NRDB-733) PIN data[16] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:20:27    478s] #WARNING (NRDB-733) PIN data[17] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:20:27    478s] #WARNING (NRDB-733) PIN data[18] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:20:27    478s] #WARNING (NRDB-733) PIN data[19] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:20:27    478s] #WARNING (NRDB-733) PIN data[1] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:20:27    478s] #WARNING (NRDB-733) PIN data[20] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:20:27    478s] #WARNING (NRDB-733) PIN data[21] in CELL_VIEW single_port_sync_ram does not have physical port.
[12/19 12:20:27    478s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/19 12:20:27    478s] #To increase the message display limit, refer to the product command reference manual.
[12/19 12:20:27    478s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 0.8400 for LAYER M3. This will cause routability problems for NanoRoute.
[12/19 12:20:27    478s] #NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
[12/19 12:20:27    478s] #RTESIG:78da85cc410b82401404e0cefd8a877a30487be3b63ef61a74ad90ea2a0a1ac192e0aeff
[12/19 12:20:27    478s] #       bf8daea2731be663e2e479ae2882e42832c746d7a04b0501b8c860a00e903a4c8f53b48d
[12/19 12:20:27    478s] #       93ebed7ed4127844a9f3e3fbf3dad3e4ba915ce77d68bbbf2905d437d67594b6c360678d
[12/19 12:20:27    478s] #       1126cd79c9bf50dadba1f1b310ac78f50d8a85fc382d1b65568d66bd6e502e98cd17c3c4
[12/19 12:20:27    478s] #       632c
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #Loading the last recorded routing design signature
[12/19 12:20:27    478s] #Created 518 NETS and 0 SPECIALNETS new signatures
[12/19 12:20:27    478s] #Summary of the placement changes since last routing:
[12/19 12:20:27    478s] #  Number of instances added (including moved) = 8
[12/19 12:20:27    478s] #  Number of instances deleted (including moved) = 5
[12/19 12:20:27    478s] #  Total number of placement changes (moved instances are counted twice) = 13
[12/19 12:20:27    478s] #RTESIG:78da85cc410b82401404e0cefd8a877a30487be3b63ef61a74ad90ea2a0a1ac192e0aeff
[12/19 12:20:27    478s] #       bf8daea2731be663e2e479ae2882e42832c746d7a04b0501b8c860a00e903a4c8f53b48d
[12/19 12:20:27    478s] #       93ebed7ed4127844a9f3e3fbf3dad3e4ba915ce77d68bbbf2905d437d67594b6c360678d
[12/19 12:20:27    478s] #       1126cd79c9bf50dadba1f1b310ac78f50d8a85fc382d1b65568d66bd6e502e98cd17c3c4
[12/19 12:20:27    478s] #       632c
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #Start routing data preparation on Tue Dec 19 12:20:27 2023
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #Minimum voltage of a net in the design = 0.000.
[12/19 12:20:27    478s] #Maximum voltage of a net in the design = 1.980.
[12/19 12:20:27    478s] #Voltage range [0.000 - 0.000] has 8 nets.
[12/19 12:20:27    478s] #Voltage range [1.620 - 1.980] has 2 nets.
[12/19 12:20:27    478s] #Voltage range [0.000 - 1.980] has 1596 nets.
[12/19 12:20:27    478s] # M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.485
[12/19 12:20:27    478s] # M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[12/19 12:20:27    478s] # M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[12/19 12:20:27    478s] # TOP_M        V   Track-Pitch = 1.120    Line-2-Via Pitch = 0.950
[12/19 12:20:27    478s] #Regenerating Ggrids automatically.
[12/19 12:20:27    478s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
[12/19 12:20:27    478s] #Using automatically generated G-grids.
[12/19 12:20:27    478s] #Done routing data preparation.
[12/19 12:20:27    478s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1216.84 (MB), peak = 1298.35 (MB)
[12/19 12:20:27    478s] #Merging special wires...
[12/19 12:20:27    478s] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 683.985 696.285 ) on M1 for NET n_418. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/19 12:20:27    478s] #WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 681.225 696.610 ) on M1 for NET data[23]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/19 12:20:27    478s] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 672.205 696.435 ) on M1 for NET FE_OCPN58_n_53. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/19 12:20:27    478s] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 677.820 696.205 ) on M1 for NET FE_PSBN67_FE_OFN3_n_53. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/19 12:20:27    478s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1000.500 808.575 ) on M1 for NET FE_PSBN65_FE_OFN3_n_53. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/19 12:20:27    478s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 1002.340 696.590 ) on M1 for NET FE_PSBN65_FE_OFN3_n_53. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/19 12:20:27    478s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 676.510 696.120 ) on M1 for NET FE_OFN3_n_53. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/19 12:20:27    478s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 668.980 696.575 ) on M1 for NET FE_OFN3_n_53. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/19 12:20:27    478s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 674.150 690.730 ) on M1 for NET FE_OFN3_n_53. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/19 12:20:27    478s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1001.000 696.725 ) on M1 for NET FE_PSBN68_FE_OFN3_n_53. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/19 12:20:27    478s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 983.230 685.100 ) on M1 for NET FE_PSBN68_FE_OFN3_n_53. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/19 12:20:27    478s] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 682.905 696.040 ) on M1 for NET mem\[14\][23]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/19 12:20:27    478s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 1002.095 808.315 ) on M1 for NET FE_PSN25_FE_PSBN65_FE_OFN3_n_53. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/19 12:20:27    478s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 985.690 685.265 ) on M1 for NET FE_PSBN66_FE_OFN3_n_53. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/19 12:20:27    478s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 680.175 695.890 ) on M1 for NET n_379. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/19 12:20:27    478s] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 671.460 695.830 ) on M1 for NET FE_PSBN69_FE_OFN3_n_53. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/19 12:20:27    478s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 670.575 696.315 ) on M1 for NET FE_PSBN69_FE_OFN3_n_53. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #Connectivity extraction summary:
[12/19 12:20:27    478s] #562 routed nets are extracted.
[12/19 12:20:27    478s] #    12 (0.75%) extracted nets are partially routed.
[12/19 12:20:27    478s] #988 routed net(s) are imported.
[12/19 12:20:27    478s] #56 nets are fixed|skipped|trivial (not extracted).
[12/19 12:20:27    478s] #Total number of nets = 1606.
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #Found 0 nets for post-route si or timing fixing.
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #Finished routing data preparation on Tue Dec 19 12:20:27 2023
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #Cpu time = 00:00:00
[12/19 12:20:27    478s] #Elapsed time = 00:00:00
[12/19 12:20:27    478s] #Increased memory = 4.19 (MB)
[12/19 12:20:27    478s] #Total memory = 1216.84 (MB)
[12/19 12:20:27    478s] #Peak memory = 1298.35 (MB)
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #Start global routing on Tue Dec 19 12:20:27 2023
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #Number of eco nets is 12
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #Start global routing data preparation on Tue Dec 19 12:20:27 2023
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #Start routing resource analysis on Tue Dec 19 12:20:27 2023
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #Routing resource analysis is done on Tue Dec 19 12:20:27 2023
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #  Resource Analysis:
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/19 12:20:27    478s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/19 12:20:27    478s] #  --------------------------------------------------------------
[12/19 12:20:27    478s] #  M1             H        1767        1286       41616    51.29%
[12/19 12:20:27    478s] #  M2             V        1800        1254       41616    50.11%
[12/19 12:20:27    478s] #  M3             H        1692        1361       41616    51.20%
[12/19 12:20:27    478s] #  TOP_M          V         839         687       41616    68.39%
[12/19 12:20:27    478s] #  --------------------------------------------------------------
[12/19 12:20:27    478s] #  Total                   6099      43.18%      166464    55.25%
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #  6 nets (0.37%) with 1 preferred extra spacing.
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #Global routing data preparation is done on Tue Dec 19 12:20:27 2023
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1217.75 (MB), peak = 1298.35 (MB)
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1218.01 (MB), peak = 1298.35 (MB)
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #start global routing iteration 1...
[12/19 12:20:27    478s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1238.91 (MB), peak = 1298.35 (MB)
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #Total number of trivial nets (e.g. < 2 pins) = 56 (skipped).
[12/19 12:20:27    478s] #Total number of routable nets = 1550.
[12/19 12:20:27    478s] #Total number of nets in the design = 1606.
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #12 routable nets have only global wires.
[12/19 12:20:27    478s] #1538 routable nets have only detail routed wires.
[12/19 12:20:27    478s] #6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #Routed nets constraints summary:
[12/19 12:20:27    478s] #-----------------------------
[12/19 12:20:27    478s] #        Rules   Unconstrained  
[12/19 12:20:27    478s] #-----------------------------
[12/19 12:20:27    478s] #      Default              12  
[12/19 12:20:27    478s] #-----------------------------
[12/19 12:20:27    478s] #        Total              12  
[12/19 12:20:27    478s] #-----------------------------
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #Routing constraints summary of the whole design:
[12/19 12:20:27    478s] #------------------------------------------------
[12/19 12:20:27    478s] #        Rules   Pref Extra Space   Unconstrained  
[12/19 12:20:27    478s] #------------------------------------------------
[12/19 12:20:27    478s] #      Default                  6            1544  
[12/19 12:20:27    478s] #------------------------------------------------
[12/19 12:20:27    478s] #        Total                  6            1544  
[12/19 12:20:27    478s] #------------------------------------------------
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #                 OverCon          
[12/19 12:20:27    478s] #                  #Gcell    %Gcell
[12/19 12:20:27    478s] #     Layer           (1)   OverCon
[12/19 12:20:27    478s] #  --------------------------------
[12/19 12:20:27    478s] #  M1            0(0.00%)   (0.00%)
[12/19 12:20:27    478s] #  M2            0(0.00%)   (0.00%)
[12/19 12:20:27    478s] #  M3            0(0.00%)   (0.00%)
[12/19 12:20:27    478s] #  TOP_M         0(0.00%)   (0.00%)
[12/19 12:20:27    478s] #  --------------------------------
[12/19 12:20:27    478s] #     Total      0(0.00%)   (0.00%)
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/19 12:20:27    478s] #  Overflow after GR: 0.00% H + 0.00% V
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #Complete Global Routing.
[12/19 12:20:27    478s] #Total number of nets with non-default rule or having extra spacing = 6
[12/19 12:20:27    478s] #Total wire length = 118191 um.
[12/19 12:20:27    478s] #Total half perimeter of net bounding box = 92427 um.
[12/19 12:20:27    478s] #Total wire length on LAYER M1 = 12173 um.
[12/19 12:20:27    478s] #Total wire length on LAYER M2 = 60635 um.
[12/19 12:20:27    478s] #Total wire length on LAYER M3 = 45103 um.
[12/19 12:20:27    478s] #Total wire length on LAYER TOP_M = 280 um.
[12/19 12:20:27    478s] #Total number of vias = 9391
[12/19 12:20:27    478s] #Up-Via Summary (total 9391):
[12/19 12:20:27    478s] #           
[12/19 12:20:27    478s] #-----------------------
[12/19 12:20:27    478s] # M1               6062
[12/19 12:20:27    478s] # M2               3308
[12/19 12:20:27    478s] # M3                 21
[12/19 12:20:27    478s] #-----------------------
[12/19 12:20:27    478s] #                  9391 
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #Max overcon = 0 track.
[12/19 12:20:27    478s] #Total overcon = 0.00%.
[12/19 12:20:27    478s] #Worst layer Gcell overcon rate = 0.00%.
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #Global routing statistics:
[12/19 12:20:27    478s] #Cpu time = 00:00:00
[12/19 12:20:27    478s] #Elapsed time = 00:00:00
[12/19 12:20:27    478s] #Increased memory = 22.33 (MB)
[12/19 12:20:27    478s] #Total memory = 1239.21 (MB)
[12/19 12:20:27    478s] #Peak memory = 1298.35 (MB)
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #Finished global routing on Tue Dec 19 12:20:27 2023
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] ### route signature (40) =  724930859
[12/19 12:20:27    478s] ### violation signature (38) = 1905142130
[12/19 12:20:27    478s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1217.77 (MB), peak = 1298.35 (MB)
[12/19 12:20:27    478s] #Start Track Assignment.
[12/19 12:20:27    478s] #Done with 1 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[12/19 12:20:27    478s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[12/19 12:20:27    478s] #Complete Track Assignment.
[12/19 12:20:27    478s] #Total number of nets with non-default rule or having extra spacing = 6
[12/19 12:20:27    478s] #Total wire length = 118199 um.
[12/19 12:20:27    478s] #Total half perimeter of net bounding box = 92427 um.
[12/19 12:20:27    478s] #Total wire length on LAYER M1 = 12176 um.
[12/19 12:20:27    478s] #Total wire length on LAYER M2 = 60638 um.
[12/19 12:20:27    478s] #Total wire length on LAYER M3 = 45105 um.
[12/19 12:20:27    478s] #Total wire length on LAYER TOP_M = 280 um.
[12/19 12:20:27    478s] #Total number of vias = 9390
[12/19 12:20:27    478s] #Up-Via Summary (total 9390):
[12/19 12:20:27    478s] #           
[12/19 12:20:27    478s] #-----------------------
[12/19 12:20:27    478s] # M1               6061
[12/19 12:20:27    478s] # M2               3308
[12/19 12:20:27    478s] # M3                 21
[12/19 12:20:27    478s] #-----------------------
[12/19 12:20:27    478s] #                  9390 
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] ### route signature (44) = 2077417091
[12/19 12:20:27    478s] ### violation signature (42) = 1905142130
[12/19 12:20:27    478s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1218.07 (MB), peak = 1298.35 (MB)
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/19 12:20:27    478s] #Cpu time = 00:00:00
[12/19 12:20:27    478s] #Elapsed time = 00:00:00
[12/19 12:20:27    478s] #Increased memory = 5.59 (MB)
[12/19 12:20:27    478s] #Total memory = 1218.23 (MB)
[12/19 12:20:27    478s] #Peak memory = 1298.35 (MB)
[12/19 12:20:27    478s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[12/19 12:20:27    478s] #
[12/19 12:20:27    478s] #Start Detail Routing..
[12/19 12:20:27    478s] #start initial detail routing ...
[12/19 12:20:27    478s] ### For initial detail routing, marked 1538 dont-route nets (design has 0 dirty nets)
[12/19 12:20:28    478s] # ECO: 0.0% of the total area was rechecked for DRC, and 0.3% required routing.
[12/19 12:20:28    478s] #   number of violations = 2
[12/19 12:20:28    478s] #
[12/19 12:20:28    478s] #    By Layer and Type :
[12/19 12:20:28    478s] #	         MetSpc    Short   Totals
[12/19 12:20:28    478s] #	M1            0        0        0
[12/19 12:20:28    478s] #	M2            1        1        2
[12/19 12:20:28    478s] #	Totals        1        1        2
[12/19 12:20:28    478s] #8 out of 2170 instances (0.4%) need to be verified(marked ipoed), dirty area = 0.0%.
[12/19 12:20:28    478s] #0.2% of the total area is being checked for drcs
[12/19 12:20:28    478s] #0.2% of the total area was checked
[12/19 12:20:28    478s] #   number of violations = 9
[12/19 12:20:28    478s] #
[12/19 12:20:28    478s] #    By Layer and Type :
[12/19 12:20:28    478s] #	         MetSpc    Short   Totals
[12/19 12:20:28    478s] #	M1            3        4        7
[12/19 12:20:28    478s] #	M2            1        1        2
[12/19 12:20:28    478s] #	Totals        4        5        9
[12/19 12:20:28    478s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1233.11 (MB), peak = 1298.35 (MB)
[12/19 12:20:28    478s] #start 1st optimization iteration ...
[12/19 12:20:28    478s] #   number of violations = 0
[12/19 12:20:28    478s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1238.98 (MB), peak = 1298.35 (MB)
[12/19 12:20:28    478s] #Complete Detail Routing.
[12/19 12:20:28    478s] #Total number of nets with non-default rule or having extra spacing = 6
[12/19 12:20:28    478s] #Total wire length = 118185 um.
[12/19 12:20:28    478s] #Total half perimeter of net bounding box = 92427 um.
[12/19 12:20:28    478s] #Total wire length on LAYER M1 = 12159 um.
[12/19 12:20:28    478s] #Total wire length on LAYER M2 = 60614 um.
[12/19 12:20:28    478s] #Total wire length on LAYER M3 = 45126 um.
[12/19 12:20:28    478s] #Total wire length on LAYER TOP_M = 285 um.
[12/19 12:20:28    478s] #Total number of vias = 9414
[12/19 12:20:28    478s] #Up-Via Summary (total 9414):
[12/19 12:20:28    478s] #           
[12/19 12:20:28    478s] #-----------------------
[12/19 12:20:28    478s] # M1               6062
[12/19 12:20:28    478s] # M2               3329
[12/19 12:20:28    478s] # M3                 23
[12/19 12:20:28    478s] #-----------------------
[12/19 12:20:28    478s] #                  9414 
[12/19 12:20:28    478s] #
[12/19 12:20:28    478s] #Total number of DRC violations = 0
[12/19 12:20:28    478s] ### route signature (53) = 1669275412
[12/19 12:20:28    478s] ### violation signature (51) = 1905142130
[12/19 12:20:28    478s] #Cpu time = 00:00:00
[12/19 12:20:28    478s] #Elapsed time = 00:00:00
[12/19 12:20:28    478s] #Increased memory = 1.26 (MB)
[12/19 12:20:28    478s] #Total memory = 1219.50 (MB)
[12/19 12:20:28    478s] #Peak memory = 1298.35 (MB)
[12/19 12:20:28    478s] #
[12/19 12:20:28    478s] #start routing for process antenna violation fix ...
[12/19 12:20:28    478s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[12/19 12:20:28    479s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1220.27 (MB), peak = 1298.35 (MB)
[12/19 12:20:28    479s] #
[12/19 12:20:28    479s] #Total number of nets with non-default rule or having extra spacing = 6
[12/19 12:20:28    479s] #Total wire length = 118185 um.
[12/19 12:20:28    479s] #Total half perimeter of net bounding box = 92427 um.
[12/19 12:20:28    479s] #Total wire length on LAYER M1 = 12159 um.
[12/19 12:20:28    479s] #Total wire length on LAYER M2 = 60614 um.
[12/19 12:20:28    479s] #Total wire length on LAYER M3 = 45126 um.
[12/19 12:20:28    479s] #Total wire length on LAYER TOP_M = 285 um.
[12/19 12:20:28    479s] #Total number of vias = 9414
[12/19 12:20:28    479s] #Up-Via Summary (total 9414):
[12/19 12:20:28    479s] #           
[12/19 12:20:28    479s] #-----------------------
[12/19 12:20:28    479s] # M1               6062
[12/19 12:20:28    479s] # M2               3329
[12/19 12:20:28    479s] # M3                 23
[12/19 12:20:28    479s] #-----------------------
[12/19 12:20:28    479s] #                  9414 
[12/19 12:20:28    479s] #
[12/19 12:20:28    479s] #Total number of DRC violations = 0
[12/19 12:20:28    479s] #Total number of net violated process antenna rule = 0
[12/19 12:20:28    479s] #
[12/19 12:20:28    479s] ### route signature (56) = 2080950585
[12/19 12:20:28    479s] ### violation signature (54) = 1905142130
[12/19 12:20:28    479s] #
[12/19 12:20:28    479s] #Total number of nets with non-default rule or having extra spacing = 6
[12/19 12:20:28    479s] #Total wire length = 118185 um.
[12/19 12:20:28    479s] #Total half perimeter of net bounding box = 92427 um.
[12/19 12:20:28    479s] #Total wire length on LAYER M1 = 12159 um.
[12/19 12:20:28    479s] #Total wire length on LAYER M2 = 60614 um.
[12/19 12:20:28    479s] #Total wire length on LAYER M3 = 45126 um.
[12/19 12:20:28    479s] #Total wire length on LAYER TOP_M = 285 um.
[12/19 12:20:28    479s] #Total number of vias = 9414
[12/19 12:20:28    479s] #Up-Via Summary (total 9414):
[12/19 12:20:28    479s] #           
[12/19 12:20:28    479s] #-----------------------
[12/19 12:20:28    479s] # M1               6062
[12/19 12:20:28    479s] # M2               3329
[12/19 12:20:28    479s] # M3                 23
[12/19 12:20:28    479s] #-----------------------
[12/19 12:20:28    479s] #                  9414 
[12/19 12:20:28    479s] #
[12/19 12:20:28    479s] #Total number of DRC violations = 0
[12/19 12:20:28    479s] #Total number of net violated process antenna rule = 0
[12/19 12:20:28    479s] #
[12/19 12:20:28    479s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[12/19 12:20:28    479s] #
[12/19 12:20:28    479s] #Start Post Route wire spreading..
[12/19 12:20:28    479s] #
[12/19 12:20:28    479s] #Start data preparation for wire spreading...
[12/19 12:20:28    479s] #
[12/19 12:20:28    479s] #Data preparation is done on Tue Dec 19 12:20:28 2023
[12/19 12:20:28    479s] #
[12/19 12:20:28    479s] #
[12/19 12:20:28    479s] #Start Post Route Wire Spread.
[12/19 12:20:28    479s] #Done with 44 horizontal wires in 4 hboxes and 87 vertical wires in 4 hboxes.
[12/19 12:20:28    479s] #Complete Post Route Wire Spread.
[12/19 12:20:28    479s] #
[12/19 12:20:28    479s] #Total number of nets with non-default rule or having extra spacing = 6
[12/19 12:20:28    479s] #Total wire length = 118270 um.
[12/19 12:20:28    479s] #Total half perimeter of net bounding box = 92427 um.
[12/19 12:20:28    479s] #Total wire length on LAYER M1 = 12163 um.
[12/19 12:20:28    479s] #Total wire length on LAYER M2 = 60675 um.
[12/19 12:20:28    479s] #Total wire length on LAYER M3 = 45147 um.
[12/19 12:20:28    479s] #Total wire length on LAYER TOP_M = 285 um.
[12/19 12:20:28    479s] #Total number of vias = 9414
[12/19 12:20:28    479s] #Up-Via Summary (total 9414):
[12/19 12:20:28    479s] #           
[12/19 12:20:28    479s] #-----------------------
[12/19 12:20:28    479s] # M1               6062
[12/19 12:20:28    479s] # M2               3329
[12/19 12:20:28    479s] # M3                 23
[12/19 12:20:28    479s] #-----------------------
[12/19 12:20:28    479s] #                  9414 
[12/19 12:20:28    479s] #
[12/19 12:20:28    479s] ### route signature (60) =  742542492
[12/19 12:20:28    479s] ### violation signature (58) = 1905142130
[12/19 12:20:28    479s] #   number of violations = 0
[12/19 12:20:28    479s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1221.50 (MB), peak = 1298.35 (MB)
[12/19 12:20:28    479s] #CELL_VIEW single_port_sync_ram,init has no DRC violation.
[12/19 12:20:28    479s] #Total number of DRC violations = 0
[12/19 12:20:28    479s] #Total number of net violated process antenna rule = 0
[12/19 12:20:28    479s] #Post Route wire spread is done.
[12/19 12:20:28    479s] #Total number of nets with non-default rule or having extra spacing = 6
[12/19 12:20:28    479s] #Total wire length = 118270 um.
[12/19 12:20:28    479s] #Total half perimeter of net bounding box = 92427 um.
[12/19 12:20:28    479s] #Total wire length on LAYER M1 = 12163 um.
[12/19 12:20:28    479s] #Total wire length on LAYER M2 = 60675 um.
[12/19 12:20:28    479s] #Total wire length on LAYER M3 = 45147 um.
[12/19 12:20:28    479s] #Total wire length on LAYER TOP_M = 285 um.
[12/19 12:20:28    479s] #Total number of vias = 9414
[12/19 12:20:28    479s] #Up-Via Summary (total 9414):
[12/19 12:20:28    479s] #           
[12/19 12:20:28    479s] #-----------------------
[12/19 12:20:28    479s] # M1               6062
[12/19 12:20:28    479s] # M2               3329
[12/19 12:20:28    479s] # M3                 23
[12/19 12:20:28    479s] #-----------------------
[12/19 12:20:28    479s] #                  9414 
[12/19 12:20:28    479s] #
[12/19 12:20:28    479s] ### route signature (62) =  742542492
[12/19 12:20:28    479s] ### violation signature (60) = 1905142130
[12/19 12:20:28    479s] #detailRoute Statistics:
[12/19 12:20:28    479s] #Cpu time = 00:00:01
[12/19 12:20:28    479s] #Elapsed time = 00:00:01
[12/19 12:20:28    479s] #Increased memory = 1.33 (MB)
[12/19 12:20:28    479s] #Total memory = 1219.57 (MB)
[12/19 12:20:28    479s] #Peak memory = 1298.35 (MB)
[12/19 12:20:28    479s] #Updating routing design signature
[12/19 12:20:28    479s] #Created 658 library cell signatures
[12/19 12:20:28    479s] #Created 1606 NETS and 0 SPECIALNETS signatures
[12/19 12:20:28    479s] #Created 2170 instance signatures
[12/19 12:20:28    479s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1219.57 (MB), peak = 1298.35 (MB)
[12/19 12:20:28    479s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1219.57 (MB), peak = 1298.35 (MB)
[12/19 12:20:28    479s] ### export route signature (63) =  742542492
[12/19 12:20:28    479s] ### export violation signature (61) = 1905142130
[12/19 12:20:28    479s] #
[12/19 12:20:28    479s] #globalDetailRoute statistics:
[12/19 12:20:28    479s] #Cpu time = 00:00:01
[12/19 12:20:28    479s] #Elapsed time = 00:00:01
[12/19 12:20:28    479s] #Increased memory = -22.98 (MB)
[12/19 12:20:28    479s] #Total memory = 1191.60 (MB)
[12/19 12:20:28    479s] #Peak memory = 1298.35 (MB)
[12/19 12:20:28    479s] #Number of warnings = 66
[12/19 12:20:28    479s] #Total number of warnings = 107
[12/19 12:20:28    479s] #Number of fails = 0
[12/19 12:20:28    479s] #Total number of fails = 0
[12/19 12:20:28    479s] #Complete globalDetailRoute on Tue Dec 19 12:20:28 2023
[12/19 12:20:28    479s] #
[12/19 12:20:28    479s] ### 
[12/19 12:20:28    479s] ###   Scalability Statistics
[12/19 12:20:28    479s] ### 
[12/19 12:20:28    479s] ### --------------------------------+----------------+----------------+----------------+
[12/19 12:20:28    479s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/19 12:20:28    479s] ### --------------------------------+----------------+----------------+----------------+
[12/19 12:20:28    479s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/19 12:20:28    479s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/19 12:20:28    479s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/19 12:20:28    479s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/19 12:20:28    479s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/19 12:20:28    479s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[12/19 12:20:28    479s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/19 12:20:28    479s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/19 12:20:28    479s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/19 12:20:28    479s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[12/19 12:20:28    479s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[12/19 12:20:28    479s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[12/19 12:20:28    479s] ### --------------------------------+----------------+----------------+----------------+
[12/19 12:20:28    479s] ### 
[12/19 12:20:28    479s] **optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1173.5M, totSessionCpu=0:07:59 **
[12/19 12:20:28    479s] -routeWithEco false                       # bool, default=false
[12/19 12:20:28    479s] -routeSelectedNetOnly false               # bool, default=false
[12/19 12:20:28    479s] -routeWithTimingDriven false              # bool, default=false
[12/19 12:20:28    479s] -routeWithSiDriven false                  # bool, default=false
[12/19 12:20:28    479s] Extraction called for design 'single_port_sync_ram' of instances=2170 and nets=1606 using extraction engine 'postRoute' at effort level 'low' .
[12/19 12:20:28    479s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/19 12:20:28    479s] Type 'man IMPEXT-3530' for more detail.
[12/19 12:20:28    479s] PostRoute (effortLevel low) RC Extraction called for design single_port_sync_ram.
[12/19 12:20:28    479s] RC Extraction called in multi-corner(1) mode.
[12/19 12:20:28    479s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/19 12:20:28    479s] Type 'man IMPEXT-6197' for more detail.
[12/19 12:20:28    479s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/19 12:20:28    479s] * Layer Id             : 1 - M1
[12/19 12:20:28    479s]       Thickness        : 0.54
[12/19 12:20:28    479s]       Min Width        : 0.23
[12/19 12:20:28    479s]       Layer Dielectric : 4.1
[12/19 12:20:28    479s] * Layer Id             : 2 - M2
[12/19 12:20:28    479s]       Thickness        : 0.54
[12/19 12:20:28    479s]       Min Width        : 0.28
[12/19 12:20:28    479s]       Layer Dielectric : 4.1
[12/19 12:20:28    479s] * Layer Id             : 3 - M3
[12/19 12:20:28    479s]       Thickness        : 0.54
[12/19 12:20:28    479s]       Min Width        : 0.28
[12/19 12:20:28    479s]       Layer Dielectric : 4.1
[12/19 12:20:28    479s] * Layer Id             : 4 - M4
[12/19 12:20:28    479s]       Thickness        : 0.84
[12/19 12:20:28    479s]       Min Width        : 0.44
[12/19 12:20:28    479s]       Layer Dielectric : 4.1
[12/19 12:20:28    479s] extractDetailRC Option : -outfile /tmp/innovus_temp_5019_cadence6_vlsi6_G0uu2A/single_port_sync_ram_5019_jybm0x.rcdb.d -maxResLength 200  -basic
[12/19 12:20:28    479s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/19 12:20:28    479s]       RC Corner Indexes            0   
[12/19 12:20:28    479s] Capacitance Scaling Factor   : 1.00000 
[12/19 12:20:28    479s] Coupling Cap. Scaling Factor : 1.00000 
[12/19 12:20:28    479s] Resistance Scaling Factor    : 1.00000 
[12/19 12:20:28    479s] Clock Cap. Scaling Factor    : 1.00000 
[12/19 12:20:28    479s] Clock Res. Scaling Factor    : 1.00000 
[12/19 12:20:28    479s] Shrink Factor                : 1.00000
[12/19 12:20:28    479s] Initializing multi-corner resistance tables ...
[12/19 12:20:28    479s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1396.5M)
[12/19 12:20:28    479s] Creating parasitic data file '/tmp/innovus_temp_5019_cadence6_vlsi6_G0uu2A/single_port_sync_ram_5019_jybm0x.rcdb.d' for storing RC.
[12/19 12:20:28    479s] Extracted 10.009% (CPU Time= 0:00:00.0  MEM= 1448.5M)
[12/19 12:20:28    479s] Extracted 20.0067% (CPU Time= 0:00:00.0  MEM= 1448.5M)
[12/19 12:20:28    479s] Extracted 30.0101% (CPU Time= 0:00:00.0  MEM= 1448.5M)
[12/19 12:20:28    479s] Extracted 40.0079% (CPU Time= 0:00:00.1  MEM= 1448.5M)
[12/19 12:20:28    479s] Extracted 50.0112% (CPU Time= 0:00:00.1  MEM= 1448.5M)
[12/19 12:20:28    479s] Extracted 60.009% (CPU Time= 0:00:00.1  MEM= 1448.5M)
[12/19 12:20:28    479s] Extracted 70.0067% (CPU Time= 0:00:00.1  MEM= 1448.5M)
[12/19 12:20:28    479s] Extracted 80.0101% (CPU Time= 0:00:00.1  MEM= 1448.5M)
[12/19 12:20:28    479s] Extracted 90.0079% (CPU Time= 0:00:00.1  MEM= 1448.5M)
[12/19 12:20:28    479s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1448.5M)
[12/19 12:20:28    479s] Number of Extracted Resistors     : 27830
[12/19 12:20:28    479s] Number of Extracted Ground Cap.   : 28972
[12/19 12:20:28    479s] Number of Extracted Coupling Cap. : 62204
[12/19 12:20:28    479s] Opening parasitic data file '/tmp/innovus_temp_5019_cadence6_vlsi6_G0uu2A/single_port_sync_ram_5019_jybm0x.rcdb.d' for reading.
[12/19 12:20:28    479s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/19 12:20:28    479s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1416.5M)
[12/19 12:20:28    479s] Creating parasitic data file '/tmp/innovus_temp_5019_cadence6_vlsi6_G0uu2A/single_port_sync_ram_5019_jybm0x.rcdb_Filter.rcdb.d' for storing RC.
[12/19 12:20:28    479s] Closing parasitic data file '/tmp/innovus_temp_5019_cadence6_vlsi6_G0uu2A/single_port_sync_ram_5019_jybm0x.rcdb.d'. 1550 times net's RC data read were performed.
[12/19 12:20:28    479s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1420.516M)
[12/19 12:20:28    479s] Opening parasitic data file '/tmp/innovus_temp_5019_cadence6_vlsi6_G0uu2A/single_port_sync_ram_5019_jybm0x.rcdb.d' for reading.
[12/19 12:20:28    479s] processing rcdb (/tmp/innovus_temp_5019_cadence6_vlsi6_G0uu2A/single_port_sync_ram_5019_jybm0x.rcdb.d) for hinst (top) of cell (single_port_sync_ram);
[12/19 12:20:28    479s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1420.516M)
[12/19 12:20:28    479s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1420.516M)
[12/19 12:20:28    479s] **optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1174.7M, totSessionCpu=0:08:00 **
[12/19 12:20:28    479s] Starting SI iteration 1 using Infinite Timing Windows
[12/19 12:20:28    479s] Begin IPO call back ...
[12/19 12:20:29    479s] End IPO call back ...
[12/19 12:20:29    479s] #################################################################################
[12/19 12:20:29    479s] # Design Stage: PostRoute
[12/19 12:20:29    479s] # Design Name: single_port_sync_ram
[12/19 12:20:29    479s] # Design Mode: 90nm
[12/19 12:20:29    479s] # Analysis Mode: MMMC OCV 
[12/19 12:20:29    479s] # Parasitics Mode: SPEF/RCDB
[12/19 12:20:29    479s] # Signoff Settings: SI On 
[12/19 12:20:29    479s] #################################################################################
[12/19 12:20:29    479s] AAE_INFO: 1 threads acquired from CTE.
[12/19 12:20:29    479s] Setting infinite Tws ...
[12/19 12:20:29    479s] First Iteration Infinite Tw... 
[12/19 12:20:29    479s] Calculate early delays in OCV mode...
[12/19 12:20:29    479s] Calculate late delays in OCV mode...
[12/19 12:20:29    479s] Topological Sorting (REAL = 0:00:00.0, MEM = 1394.3M, InitMEM = 1394.3M)
[12/19 12:20:29    479s] Start delay calculation (fullDC) (1 T). (MEM=1394.28)
[12/19 12:20:29    479s] Initializing multi-corner resistance tables ...
[12/19 12:20:29    480s] End AAE Lib Interpolated Model. (MEM=1410.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:20:29    480s] Opening parasitic data file '/tmp/innovus_temp_5019_cadence6_vlsi6_G0uu2A/single_port_sync_ram_5019_jybm0x.rcdb.d' for reading.
[12/19 12:20:29    480s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1413.4M)
[12/19 12:20:29    480s] AAE_INFO: 1 threads acquired from CTE.
[12/19 12:20:29    480s] Total number of fetched objects 1622
[12/19 12:20:29    480s] AAE_INFO-618: Total number of nets in the design is 1606,  90.4 percent of the nets selected for SI analysis
[12/19 12:20:29    480s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:20:29    480s] End delay calculation. (MEM=1480.21 CPU=0:00:00.4 REAL=0:00:00.0)
[12/19 12:20:29    480s] End delay calculation (fullDC). (MEM=1480.21 CPU=0:00:00.5 REAL=0:00:00.0)
[12/19 12:20:29    480s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1480.2M) ***
[12/19 12:20:29    480s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1480.2M)
[12/19 12:20:29    480s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/19 12:20:29    480s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1480.2M)
[12/19 12:20:29    480s] Starting SI iteration 2
[12/19 12:20:29    480s] AAE_INFO: 1 threads acquired from CTE.
[12/19 12:20:29    480s] Calculate early delays in OCV mode...
[12/19 12:20:29    480s] Calculate late delays in OCV mode...
[12/19 12:20:29    480s] Start delay calculation (fullDC) (1 T). (MEM=1488.25)
[12/19 12:20:29    480s] End AAE Lib Interpolated Model. (MEM=1488.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:20:29    480s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/19 12:20:29    480s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 1622. 
[12/19 12:20:29    480s] Total number of fetched objects 1622
[12/19 12:20:29    480s] AAE_INFO-618: Total number of nets in the design is 1606,  0.2 percent of the nets selected for SI analysis
[12/19 12:20:29    480s] End delay calculation. (MEM=1456.25 CPU=0:00:00.0 REAL=0:00:00.0)
[12/19 12:20:29    480s] End delay calculation (fullDC). (MEM=1456.25 CPU=0:00:00.0 REAL=0:00:00.0)
[12/19 12:20:29    480s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1456.2M) ***
[12/19 12:20:29    480s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:08:01 mem=1456.2M)
[12/19 12:20:29    480s] **optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1217.7M, totSessionCpu=0:08:01 **
[12/19 12:20:29    480s] Executing marking Critical Nets1
[12/19 12:20:29    480s] *** Timing NOT met, worst failing slack is -21.177
[12/19 12:20:29    480s] *** Check timing (0:00:00.0)
[12/19 12:20:29    480s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[12/19 12:20:29    480s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:20:29    480s] Info: 40 io nets excluded
[12/19 12:20:29    480s] Info: 1 clock net  excluded from IPO operation.
[12/19 12:20:30    480s] End AAE Lib Interpolated Model. (MEM=1391.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:20:30    480s] PhyDesignGrid: maxLocalDensity 1.00
[12/19 12:20:30    480s] ### Creating PhyDesignMc. totSessionCpu=0:08:01 mem=1391.5M
[12/19 12:20:30    480s] #spOpts: mergeVia=F 
[12/19 12:20:30    480s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1391.5MB).
[12/19 12:20:30    480s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:01 mem=1391.5M
[12/19 12:20:30    480s] ### Creating LA Mngr. totSessionCpu=0:08:01 mem=1391.5M
[12/19 12:20:30    480s] ### Creating LA Mngr, finished. totSessionCpu=0:08:01 mem=1391.5M
[12/19 12:20:30    481s] ### Creating LA Mngr. totSessionCpu=0:08:01 mem=1436.8M
[12/19 12:20:30    481s] ### Creating LA Mngr, finished. totSessionCpu=0:08:01 mem=1436.8M
[12/19 12:20:32    483s] *info: 40 io nets excluded
[12/19 12:20:32    483s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[12/19 12:20:32    483s] *info: 1 clock net excluded
[12/19 12:20:32    483s] *info: 16 special nets excluded.
[12/19 12:20:32    483s] *info: 32 multi-driver nets excluded.
[12/19 12:20:32    483s] *info: 16 no-driver nets excluded.
[12/19 12:20:33    484s] PathGroup :  reg2reg  TargetSlack : 0 
[12/19 12:20:33    484s] ** GigaOpt Optimizer WNS Slack -21.177 TNS Slack -151.106 Density 4.34
[12/19 12:20:33    484s] Optimizer TNS Opt
[12/19 12:20:33    484s]   Timing Snapshot: (TGT)
[12/19 12:20:33    484s]      Weighted WNS: -2.118
[12/19 12:20:33    484s]       All  PG WNS: -21.177
[12/19 12:20:33    484s]       High PG WNS: 0.000
[12/19 12:20:33    484s]       All  PG TNS: -151.106
[12/19 12:20:33    484s]       High PG TNS: 0.000
[12/19 12:20:33    484s]    Category Slack: { [L, -21.177] [H, 8.270] }
[12/19 12:20:33    484s] 
[12/19 12:20:33    484s] Checking setup slack degradation ...
[12/19 12:20:33    484s] 
[12/19 12:20:33    484s] Recovery Manager:
[12/19 12:20:33    484s]   Low  Effort WNS Jump: 0.000 (REF: -21.177, TGT: -21.177, Threshold: 1.518) - Skip
[12/19 12:20:33    484s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[12/19 12:20:33    484s]   Low  Effort TNS Jump: 0.000 (REF: -151.111, TGT: -151.106, Threshold: 50.000) - Skip
[12/19 12:20:33    484s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[12/19 12:20:33    484s] 
[12/19 12:20:33    484s] 
[12/19 12:20:33    484s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1601.6M) ***
[12/19 12:20:33    484s] **** Begin NDR-Layer Usage Statistics ****
[12/19 12:20:33    484s] 0 Ndr or Layer constraints added by optimization 
[12/19 12:20:33    484s] **** End NDR-Layer Usage Statistics ****
[12/19 12:20:33    484s] 
[12/19 12:20:33    484s] *** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1601.6M) ***
[12/19 12:20:33    484s] End: GigaOpt Optimization in post-eco TNS mode
[12/19 12:20:33    484s] Running postRoute recovery in postEcoRoute mode
[12/19 12:20:33    484s] **optDesign ... cpu = 0:00:21, real = 0:00:22, mem = 1259.4M, totSessionCpu=0:08:04 **
[12/19 12:20:33    484s]   Timing/DRV Snapshot: (TGT)
[12/19 12:20:33    484s]      Weighted WNS: -2.118
[12/19 12:20:33    484s]       All  PG WNS: -21.177
[12/19 12:20:33    484s]       High PG WNS: 0.000
[12/19 12:20:33    484s]       All  PG TNS: -151.106
[12/19 12:20:33    484s]       High PG TNS: 0.000
[12/19 12:20:33    484s]          Tran DRV: 0
[12/19 12:20:33    484s]           Cap DRV: 32
[12/19 12:20:33    484s]        Fanout DRV: 0
[12/19 12:20:33    484s]            Glitch: 0
[12/19 12:20:33    484s]    Category Slack: { [L, -21.177] [H, 8.270] }
[12/19 12:20:33    484s] 
[12/19 12:20:33    484s] Checking setup slack degradation ...
[12/19 12:20:33    484s] 
[12/19 12:20:33    484s] Recovery Manager:
[12/19 12:20:33    484s]   Low  Effort WNS Jump: 0.000 (REF: -21.177, TGT: -21.177, Threshold: 1.518) - Skip
[12/19 12:20:33    484s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[12/19 12:20:33    484s]   Low  Effort TNS Jump: 0.000 (REF: -151.111, TGT: -151.106, Threshold: 50.000) - Skip
[12/19 12:20:33    484s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[12/19 12:20:33    484s] 
[12/19 12:20:33    484s] Checking DRV degradation...
[12/19 12:20:33    484s] 
[12/19 12:20:33    484s] Recovery Manager:
[12/19 12:20:33    484s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/19 12:20:33    484s]      Cap DRV degradation : 0 (32 -> 32, Margin 20) - Skip
[12/19 12:20:33    484s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/19 12:20:33    484s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[12/19 12:20:33    484s] 
[12/19 12:20:33    484s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/19 12:20:33    484s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1460.25M, totSessionCpu=0:08:04).
[12/19 12:20:33    484s] **optDesign ... cpu = 0:00:21, real = 0:00:22, mem = 1259.6M, totSessionCpu=0:08:04 **
[12/19 12:20:33    484s] 
[12/19 12:20:33    484s] Latch borrow mode reset to max_borrow
[12/19 12:20:33    484s] Reported timing to dir ./timingReports
[12/19 12:20:33    484s] **optDesign ... cpu = 0:00:21, real = 0:00:22, mem = 1259.7M, totSessionCpu=0:08:04 **
[12/19 12:20:33    484s] End AAE Lib Interpolated Model. (MEM=1462.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/19 12:20:33    484s] Begin: glitch net info
[12/19 12:20:33    484s] glitch slack range: number of glitch nets
[12/19 12:20:33    484s] glitch slack < -0.32 : 0
[12/19 12:20:33    484s] -0.32 < glitch slack < -0.28 : 0
[12/19 12:20:33    484s] -0.28 < glitch slack < -0.24 : 0
[12/19 12:20:33    484s] -0.24 < glitch slack < -0.2 : 0
[12/19 12:20:33    484s] -0.2 < glitch slack < -0.16 : 0
[12/19 12:20:33    484s] -0.16 < glitch slack < -0.12 : 0
[12/19 12:20:33    484s] -0.12 < glitch slack < -0.08 : 0
[12/19 12:20:33    484s] -0.08 < glitch slack < -0.04 : 0
[12/19 12:20:33    484s] -0.04 < glitch slack : 0
[12/19 12:20:33    484s] End: glitch net info
[12/19 12:20:33    484s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -21.177 |  8.270  | -21.177 |
|           TNS (ns):|-151.106 |  0.000  |-151.106 |
|    Violating Paths:|    9    |    0    |    9    |
|          All Paths:|   576   |   544   |   576   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     32 (32)      |
|   max_tran     |      0 (0)       |   0.000    |     32 (32)      |
|   max_fanout   |      0 (0)       |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.342%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1259.8M, totSessionCpu=0:08:05 **
[12/19 12:20:33    484s]  ReSet Options after AAE Based Opt flow 
[12/19 12:20:33    484s] Deleting Cell Server ...
[12/19 12:20:33    484s] Deleting Lib Analyzer.
[12/19 12:20:33    484s] Opt: RC extraction mode changed to 'detail'
[12/19 12:20:33    484s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/19 12:20:33    484s] Type 'man IMPOPT-3195' for more detail.
[12/19 12:20:33    484s] *** Finished optDesign ***
[12/19 12:20:33    484s] 
[12/19 12:20:33    484s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:22.6 real=0:00:23.4)
[12/19 12:20:33    484s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/19 12:20:33    484s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.4 real=0:00:00.7)
[12/19 12:20:33    484s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.3 real=0:00:01.9)
[12/19 12:20:33    484s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/19 12:20:33    484s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/19 12:20:33    484s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:02.8 real=0:00:02.8)
[12/19 12:20:33    484s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:10.4 real=0:00:10.4)
[12/19 12:20:33    484s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[12/19 12:20:33    484s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[12/19 12:20:33    484s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[12/19 12:20:33    484s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:03.6 real=0:00:03.6)
[12/19 12:20:33    484s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[12/19 12:20:33    484s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[12/19 12:20:33    484s] Info: pop threads available for lower-level modules during optimization.
[12/19 12:20:33    484s] Info: Destroy the CCOpt slew target map.
[12/19 12:20:48    485s] <CMD> addFiller -cell feedth9 -prefix FILLER -doDRC
[12/19 12:20:48    485s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/19 12:20:48    485s] Type 'man IMPSP-5217' for more detail.
[12/19 12:20:48    485s] Core basic site is CoreSite
[12/19 12:20:48    485s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:20:48    485s] Mark StBox On SiteArr starts
[12/19 12:20:48    485s] Mark StBox On SiteArr ends
[12/19 12:20:48    485s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1462.2MB).
[12/19 12:20:48    485s]   Signal wire search tree: 27586 elements. (cpu=0:00:00.0, mem=0.0M)
[12/19 12:20:49    486s] *INFO: Adding fillers to top-module.
[12/19 12:20:49    486s] *INFO:   Added 42058 filler insts (cell feedth9 / prefix FILLER).
[12/19 12:20:49    486s] *INFO: Total 42058 filler insts added - prefix FILLER (CPU: 0:00:00.6).
[12/19 12:20:49    486s] For 42058 new insts, 42058 new pwr-pin connections were made to global net '1VDD'.
[12/19 12:20:49    486s] 42058 new pwr-pin connections were made to global net '2VDD'.
[12/19 12:20:49    486s] 42058 new pwr-pin connections were made to global net '3VDD'.
[12/19 12:20:49    486s] 42058 new pwr-pin connections were made to global net '4VDD'.
[12/19 12:20:49    486s] 42058 new gnd-pin connections were made to global net '1VSS'.
[12/19 12:20:49    486s] 42058 new gnd-pin connections were made to global net '2VSS'.
[12/19 12:20:49    486s] 42058 new gnd-pin connections were made to global net '3VSS'.
[12/19 12:20:49    486s] 42058 new gnd-pin connections were made to global net '4VSS'.
[12/19 12:20:49    486s] **WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
[12/19 12:20:49    486s] **WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
[12/19 12:20:49    486s] **WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
[12/19 12:20:49    486s] **WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
[12/19 12:20:49    486s] **WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
[12/19 12:20:49    486s] **WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
[12/19 12:20:49    486s] **WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
[12/19 12:20:49    486s] **WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
[12/19 12:20:49    486s] *** Applied 17 GNC rules (cpu = 0:00:00.0)
[12/19 12:20:49    486s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[12/19 12:20:49    486s] *INFO: Second pass addFiller without DRC checking.
[12/19 12:20:49    486s] *INFO: Adding fillers to top-module.
[12/19 12:20:49    486s] *INFO:   Added 0 filler inst of any cell-type.
[12/19 12:20:49    486s] <CMD> addFiller -cell feedth3 -prefix FILLER -doDRC
[12/19 12:20:49    486s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/19 12:20:49    486s] Type 'man IMPSP-5217' for more detail.
[12/19 12:20:49    486s] Core basic site is CoreSite
[12/19 12:20:49    486s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:20:49    486s] Mark StBox On SiteArr starts
[12/19 12:20:49    486s] Mark StBox On SiteArr ends
[12/19 12:20:49    486s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1462.2MB).
[12/19 12:20:49    486s]   Signal wire search tree: 27586 elements. (cpu=0:00:00.0, mem=0.0M)
[12/19 12:20:49    486s] *INFO: Adding fillers to top-module.
[12/19 12:20:49    486s] *INFO:   Added 1826 filler insts (cell feedth3 / prefix FILLER).
[12/19 12:20:49    486s] *INFO: Total 1826 filler insts added - prefix FILLER (CPU: 0:00:00.2).
[12/19 12:20:49    486s] For 1826 new insts, 1826 new pwr-pin connections were made to global net '1VDD'.
[12/19 12:20:49    486s] 1826 new pwr-pin connections were made to global net '2VDD'.
[12/19 12:20:49    486s] 1826 new pwr-pin connections were made to global net '3VDD'.
[12/19 12:20:49    486s] 1826 new pwr-pin connections were made to global net '4VDD'.
[12/19 12:20:49    486s] 1826 new gnd-pin connections were made to global net '1VSS'.
[12/19 12:20:49    486s] 1826 new gnd-pin connections were made to global net '2VSS'.
[12/19 12:20:49    486s] 1826 new gnd-pin connections were made to global net '3VSS'.
[12/19 12:20:49    486s] 1826 new gnd-pin connections were made to global net '4VSS'.
[12/19 12:20:49    486s] **WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
[12/19 12:20:49    486s] **WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
[12/19 12:20:49    486s] **WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
[12/19 12:20:49    486s] **WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
[12/19 12:20:49    486s] **WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
[12/19 12:20:49    486s] **WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
[12/19 12:20:49    486s] **WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
[12/19 12:20:49    486s] **WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
[12/19 12:20:49    486s] *** Applied 17 GNC rules (cpu = 0:00:00.0)
[12/19 12:20:49    486s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[12/19 12:20:49    486s] *INFO: Second pass addFiller without DRC checking.
[12/19 12:20:49    486s] *INFO: Adding fillers to top-module.
[12/19 12:20:49    486s] *INFO:   Added 0 filler inst of any cell-type.
[12/19 12:20:52    486s] <CMD> addFiller -cell feedth -prefix FILLER -doDRC
[12/19 12:20:52    486s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/19 12:20:52    486s] Type 'man IMPSP-5217' for more detail.
[12/19 12:20:52    486s] Core basic site is CoreSite
[12/19 12:20:52    486s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/19 12:20:52    486s] Mark StBox On SiteArr starts
[12/19 12:20:52    486s] Mark StBox On SiteArr ends
[12/19 12:20:52    486s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1462.2MB).
[12/19 12:20:52    486s]   Signal wire search tree: 27586 elements. (cpu=0:00:00.0, mem=0.0M)
[12/19 12:20:52    486s] *INFO: Adding fillers to top-module.
[12/19 12:20:52    486s] *INFO:   Added 3044 filler insts (cell feedth / prefix FILLER).
[12/19 12:20:52    486s] *INFO: Total 3044 filler insts added - prefix FILLER (CPU: 0:00:00.2).
[12/19 12:20:52    486s] For 3044 new insts, 3044 new pwr-pin connections were made to global net '1VDD'.
[12/19 12:20:52    486s] 3044 new pwr-pin connections were made to global net '2VDD'.
[12/19 12:20:52    486s] 3044 new pwr-pin connections were made to global net '3VDD'.
[12/19 12:20:52    486s] 3044 new pwr-pin connections were made to global net '4VDD'.
[12/19 12:20:52    486s] 3044 new gnd-pin connections were made to global net '1VSS'.
[12/19 12:20:52    486s] 3044 new gnd-pin connections were made to global net '2VSS'.
[12/19 12:20:52    486s] 3044 new gnd-pin connections were made to global net '3VSS'.
[12/19 12:20:52    486s] 3044 new gnd-pin connections were made to global net '4VSS'.
[12/19 12:20:52    486s] **WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
[12/19 12:20:52    486s] **WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
[12/19 12:20:52    486s] **WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
[12/19 12:20:52    486s] **WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
[12/19 12:20:52    486s] **WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
[12/19 12:20:52    486s] **WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
[12/19 12:20:52    486s] **WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
[12/19 12:20:52    486s] **WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
[12/19 12:20:52    486s] *** Applied 17 GNC rules (cpu = 0:00:00.0)
[12/19 12:21:55    492s] <CMD> fit
[12/19 12:26:59    518s] <CMD> streamOut Top_FINAL.gds -mapFile /home/vlsi6/pdk/scl_pdk/stdlib/fs120/tech_data/lef/gds2_fe_4l.map -libName DesignLib -merge {/home/vlsi6/pdk/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds /home/vlsi6/pdk/scl_pdk/iolib/cio250/gds/tsl18cio250_4lm.gds} -uniquifyCellNames -units 1000 -mode ALL
[12/19 12:26:59    518s] Finding the highest version number among the merge files
[12/19 12:26:59    518s] Merge file: /home/vlsi6/pdk/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds has version number: 5
[12/19 12:26:59    518s] Merge file: /home/vlsi6/pdk/scl_pdk/iolib/cio250/gds/tsl18cio250_4lm.gds has version number: 5
[12/19 12:26:59    518s] 
[12/19 12:26:59    518s] Parse map file...
[12/19 12:26:59    518s] Writing GDSII file ...
[12/19 12:26:59    518s] 	****** db unit per micron = 1000 ******
[12/19 12:26:59    518s] 	****** output gds2 file unit per micron = 1000 ******
[12/19 12:26:59    518s] 	****** unit scaling factor = 1 ******
[12/19 12:26:59    518s] Output for instance
[12/19 12:26:59    518s] Output for bump
[12/19 12:26:59    518s] Output for physical terminals
[12/19 12:26:59    518s] Output for logical terminals
[12/19 12:26:59    518s] Output for regular nets
[12/19 12:26:59    518s] Output for special nets and metal fills
[12/19 12:26:59    518s] Output for via structure generation
[12/19 12:26:59    518s] Statistics for GDS generated (version 5)
[12/19 12:26:59    518s] ----------------------------------------
[12/19 12:26:59    518s] Stream Out Layer Mapping Information:
[12/19 12:26:59    518s] GDS Layer Number          GDS Layer Name
[12/19 12:26:59    518s] ----------------------------------------
[12/19 12:26:59    518s]     40                                M1
[12/19 12:26:59    518s]     41                                V2
[12/19 12:26:59    518s]     42                                M2
[12/19 12:26:59    518s]     43                                V3
[12/19 12:26:59    518s]     44                                M3
[12/19 12:26:59    518s]     49                             TOP_V
[12/19 12:26:59    518s]     50                             TOP_M
[12/19 12:26:59    518s]     40                                M1
[12/19 12:26:59    518s]     42                                M2
[12/19 12:26:59    518s]     44                                M3
[12/19 12:26:59    518s]     50                             TOP_M
[12/19 12:26:59    518s] 
[12/19 12:26:59    518s] 
[12/19 12:26:59    518s] Stream Out Information Processed for GDS version 5:
[12/19 12:26:59    518s] Units: 1000 DBU
[12/19 12:26:59    518s] 
[12/19 12:26:59    518s] Object                             Count
[12/19 12:26:59    518s] ----------------------------------------
[12/19 12:26:59    518s] Instances                          49098
[12/19 12:26:59    518s] 
[12/19 12:26:59    518s] Ports/Pins                             0
[12/19 12:26:59    518s] 
[12/19 12:26:59    518s] Nets                               18172
[12/19 12:26:59    518s]     metal layer M1                  3434
[12/19 12:26:59    518s]     metal layer M2                 10351
[12/19 12:26:59    518s]     metal layer M3                  4369
[12/19 12:26:59    518s]     metal layer TOP_M                 18
[12/19 12:26:59    518s] 
[12/19 12:26:59    518s]     Via Instances                   9414
[12/19 12:26:59    518s] 
[12/19 12:26:59    518s] Special Nets                        1363
[12/19 12:26:59    518s]     metal layer M1                   626
[12/19 12:26:59    518s]     metal layer M2                   110
[12/19 12:26:59    518s]     metal layer M3                   276
[12/19 12:26:59    518s]     metal layer TOP_M                351
[12/19 12:26:59    518s] 
[12/19 12:26:59    518s]     Via Instances                   1684
[12/19 12:26:59    518s] 
[12/19 12:26:59    518s] Metal Fills                            0
[12/19 12:26:59    518s] 
[12/19 12:26:59    518s]     Via Instances                      0
[12/19 12:26:59    518s] 
[12/19 12:26:59    518s] Metal FillOPCs                         0
[12/19 12:26:59    518s] 
[12/19 12:26:59    518s]     Via Instances                      0
[12/19 12:26:59    518s] 
[12/19 12:26:59    518s] Text                                1590
[12/19 12:26:59    518s]     metal layer M1                   684
[12/19 12:26:59    518s]     metal layer M2                   713
[12/19 12:26:59    518s]     metal layer M3                   192
[12/19 12:26:59    518s]     metal layer TOP_M                  1
[12/19 12:26:59    518s] 
[12/19 12:26:59    518s] 
[12/19 12:26:59    518s] Blockages                              0
[12/19 12:26:59    518s] 
[12/19 12:26:59    518s] 
[12/19 12:26:59    518s] Custom Text                            0
[12/19 12:26:59    518s] 
[12/19 12:26:59    518s] 
[12/19 12:26:59    518s] Custom Box                             0
[12/19 12:26:59    518s] 
[12/19 12:26:59    518s] Trim Metal                             0
[12/19 12:26:59    518s] 
[12/19 12:26:59    518s] Merging with GDS libraries
[12/19 12:26:59    518s] Scanning GDS file /home/vlsi6/pdk/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds to register cell name ......
[12/19 12:27:00    518s] Scanning GDS file /home/vlsi6/pdk/scl_pdk/iolib/cio250/gds/tsl18cio250_4lm.gds to register cell name ......
[12/19 12:27:01    519s] Merging GDS file /home/vlsi6/pdk/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds ......
[12/19 12:27:01    519s] 	****** Merge file: /home/vlsi6/pdk/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds has version number: 5.
[12/19 12:27:01    519s] 	****** Merge file: /home/vlsi6/pdk/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds has units: 1000 per micron.
[12/19 12:27:01    519s] 	****** unit scaling factor = 1 ******
[12/19 12:27:01    519s] Merging GDS file /home/vlsi6/pdk/scl_pdk/iolib/cio250/gds/tsl18cio250_4lm.gds ......
[12/19 12:27:01    519s] 	****** Merge file: /home/vlsi6/pdk/scl_pdk/iolib/cio250/gds/tsl18cio250_4lm.gds has version number: 5.
[12/19 12:27:01    519s] 	****** Merge file: /home/vlsi6/pdk/scl_pdk/iolib/cio250/gds/tsl18cio250_4lm.gds has units: 1000 per micron.
[12/19 12:27:01    519s] 	****** unit scaling factor = 1 ******
[12/19 12:27:01    519s] ######Streamout is finished!
[12/19 12:36:44    569s] <CMD> getCTSMode -engine -quiet
[12/19 12:51:40    648s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/19 15:02:34   1524s] 
[12/19 15:02:34   1524s] *** Memory Usage v#1 (Current mem = 1462.246M, initial mem = 179.895M) ***
[12/19 15:02:34   1524s] 
[12/19 15:02:34   1524s] *** Summary of all messages that are not suppressed in this session:
[12/19 15:02:34   1524s] Severity  ID               Count  Summary                                  
[12/19 15:02:34   1524s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/19 15:02:34   1524s] WARNING   IMPFP-3108          24  The tool will relocate the IOs because o...
[12/19 15:02:34   1524s] WARNING   IMPFP-325            9  Floorplan of the design is resized. All ...
[12/19 15:02:34   1524s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/19 15:02:34   1524s] WARNING   IMPFP-4031          14  Adjusting '%s'(according to %s) from %s ...
[12/19 15:02:34   1524s] WARNING   IMPTS-282           92  Cell '%s' is not a level shifter cell bu...
[12/19 15:02:34   1524s] WARNING   IMPEXT-6197          9  The Cap table file is not specified. Thi...
[12/19 15:02:34   1524s] WARNING   IMPEXT-2766          4  The sheet resistance for layer %s is not...
[12/19 15:02:34   1524s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[12/19 15:02:34   1524s] WARNING   IMPEXT-2776          3  The via resistance between layers %s and...
[12/19 15:02:34   1524s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[12/19 15:02:34   1524s] WARNING   IMPEXT-3530          9  The process node is not set. Use the com...
[12/19 15:02:34   1524s] WARNING   IMPEXT-3032          2  Because the cap table file was not provi...
[12/19 15:02:34   1524s] ERROR     IMPSYT-6353          2  %s                                       
[12/19 15:02:34   1524s] ERROR     IMPSYT-6000          2  No Object Selected.                      
[12/19 15:02:34   1524s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[12/19 15:02:34   1524s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[12/19 15:02:34   1524s] ERROR     IMPDB-1216           2  The global net '%s' specified in the glo...
[12/19 15:02:34   1524s] WARNING   IMPDB-1261          24  No PG pin '%s' in instances with basenam...
[12/19 15:02:34   1524s] WARNING   IMPDC-1629           3  The default delay limit was set to %d. T...
[12/19 15:02:34   1524s] WARNING   IMPPP-531            1  ViaGen Warning: %s rule violation, no vi...
[12/19 15:02:34   1524s] WARNING   IMPPP-532            2  ViaGen Warning: top layer and bottom lay...
[12/19 15:02:34   1524s] WARNING   IMPPP-170          120  The power planner failed to create a wir...
[12/19 15:02:34   1524s] WARNING   IMPPP-4022           9  Option "-%s" is obsolete and has been re...
[12/19 15:02:34   1524s] WARNING   IMPSR-559            2  Cannot route core pins and converter pin...
[12/19 15:02:34   1524s] WARNING   IMPSR-4058           2  Sroute option: %s should be used in conj...
[12/19 15:02:34   1524s] WARNING   IMPSR-4064           2  sroute -connect { secondaryPowerPin } co...
[12/19 15:02:34   1524s] WARNING   IMPSR-1253          12  Cannot find any standard cell pin connec...
[12/19 15:02:34   1524s] WARNING   IMPSR-1254          16  Cannot find any block pin of net %s. Che...
[12/19 15:02:34   1524s] WARNING   IMPSR-1256          12  Cannot find any CORE class pad pin of ne...
[12/19 15:02:34   1524s] WARNING   IMPSR-511         2988  instance %s is not placed in the correct...
[12/19 15:02:34   1524s] WARNING   IMPSP-9531           3  Turning off clkGateAware when timingDriv...
[12/19 15:02:34   1524s] WARNING   IMPSP-9532           3  Skipping assigning placement activity po...
[12/19 15:02:34   1524s] WARNING   IMPSP-5217           3  addFiller command is running on a postRo...
[12/19 15:02:34   1524s] WARNING   IMPOPT-3195          4  Analysis mode has changed.               
[12/19 15:02:34   1524s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[12/19 15:02:34   1524s] WARNING   IMPTCM-77           44  Option "%s" for command %s is obsolete a...
[12/19 15:02:34   1524s] ERROR     IMPTCM-48            2  "%s" is not a legal option for command "...
[12/19 15:02:34   1524s] WARNING   IMPTCM-125           5  Option "%s" for command %s is obsolete a...
[12/19 15:02:34   1524s] ERROR     IMPQTF-4044          2  Error happens when execute '%s' with err...
[12/19 15:02:34   1524s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[12/19 15:02:34   1524s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[12/19 15:02:34   1524s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[12/19 15:02:34   1524s] *** Message Summary: 4933 warning(s), 30 error(s)
[12/19 15:02:34   1524s] 
[12/19 15:02:34   1524s] --- Ending "Innovus" (totcpu=0:25:25, real=3:50:36, mem=1462.2M) ---
