

================================================================
== Vivado HLS Report for 'Conv2d_1'
================================================================
* Date:           Thu Nov  3 16:10:44 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_4_new_network
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.286|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1            |    ?|    ?|         ?|          -|          -|   196|    no    |
        | + Conv2d_label0_L  |    ?|    ?|        10|          4|          1|     ?|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      4|       0|   1401|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     355|    352|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    233|    -|
|Register         |        0|      -|    1024|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      9|    1379|   2018|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |forw_back_fadd_32bkb_U66  |forw_back_fadd_32bkb  |        0|      2|  227|  214|    0|
    |forw_back_fmul_32cud_U67  |forw_back_fmul_32cud  |        0|      3|  128|  138|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  355|  352|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln30_fu_542_p2        |     *    |      4|  0|  20|          32|          32|
    |add_ln2876_fu_389_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln28_13_fu_299_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln28_14_fu_305_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln28_15_fu_311_p2     |     +    |      0|  0|  39|          32|           2|
    |add_ln28_16_fu_369_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln28_fu_287_p2        |     +    |      0|  0|  15|           8|           1|
    |add_ln29_11_fu_670_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln29_12_fu_675_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln29_13_fu_680_p2     |     +    |      0|  0|  39|          32|           2|
    |add_ln29_fu_491_p2        |     +    |      0|  0|  39|          32|          32|
    |add_ln30_fu_509_p2        |     +    |      0|  0|  16|           9|           9|
    |add_ln31_fu_570_p2        |     +    |      0|  0|  71|           1|          64|
    |add_ln32_fu_524_p2        |     +    |      0|  0|  15|           5|           2|
    |add_ln33_2_fu_649_p2      |     +    |      0|  0|  10|          32|          32|
    |add_ln33_fu_638_p2        |     +    |      0|  0|  39|          32|          32|
    |col_8_fu_576_p2           |     +    |      0|  0|  39|           1|          32|
    |i_fu_293_p2               |     +    |      0|  0|  12|           4|           1|
    |j_fu_665_p2               |     +    |      0|  0|  12|           4|           1|
    |row_6_fu_660_p2           |     +    |      0|  0|  39|           1|          32|
    |sub_ln30_4_fu_439_p2      |     -    |      0|  0|  16|           9|           9|
    |sub_ln30_fu_275_p2        |     -    |      0|  0|  16|           9|           9|
    |sub_ln32_fu_633_p2        |     -    |      0|  0|  10|          32|          32|
    |sub_ln33_12_fu_608_p2     |     -    |      0|  0|  39|          32|          32|
    |sub_ln33_13_fu_619_p2     |     -    |      0|  0|  39|          32|          32|
    |sub_ln33_8_fu_559_p2      |     -    |      0|  0|  39|          32|          32|
    |sub_ln33_fu_548_p2        |     -    |      0|  0|  39|          32|          32|
    |icmp_ln28_5_fu_355_p2     |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln28_6_fu_375_p2     |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln28_fu_281_p2       |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln29_3_fu_477_p2     |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln29_fu_317_p2       |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln31_fu_565_p2       |   icmp   |      0|  0|  29|          64|          64|
    |icmp_ln32_fu_582_p2       |   icmp   |      0|  0|  20|          32|          32|
    |select_ln2877_fu_381_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_21_fu_331_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln28_22_fu_339_p3  |  select  |      0|  0|  32|           1|           2|
    |select_ln28_23_fu_347_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln28_24_fu_361_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_25_fu_395_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_26_fu_403_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln28_27_fu_445_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln28_28_fu_453_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_29_fu_461_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_30_fu_469_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_fu_323_p3     |  select  |      0|  0|  32|           1|           1|
    |select_ln29_fu_483_p3     |  select  |      0|  0|  32|           1|          32|
    |select_ln32_5_fu_594_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln32_6_fu_625_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln32_fu_587_p3     |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      4|  0|1401|         816|        1062|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_col_0_phi_fu_215_p4           |   9|          2|   32|         64|
    |ap_phi_mux_empty_phi_fu_225_p4           |   9|          2|   32|         64|
    |ap_phi_mux_indvar_flatten_phi_fu_205_p4  |   9|          2|   64|        128|
    |ap_phi_mux_row_0_phi_fu_236_p4           |   9|          2|   32|         64|
    |col_0_reg_212                            |   9|          2|   32|         64|
    |col_reg_146                              |   9|          2|    4|          8|
    |empty_reg_221                            |   9|          2|   32|         64|
    |indvar_flatten42_reg_102                 |   9|          2|    8|         16|
    |indvar_flatten_reg_201                   |   9|          2|   64|        128|
    |indvars_iv12_reg_135                     |   9|          2|   32|         64|
    |indvars_iv19_reg_179                     |   9|          2|   32|         64|
    |out_matrix_address0                      |  15|          3|    8|         24|
    |out_matrix_d0                            |  15|          3|   32|         96|
    |phi_ln28_3_reg_124                       |   9|          2|   32|         64|
    |phi_ln28_reg_113                         |   9|          2|   32|         64|
    |phi_ln29_3_reg_168                       |   9|          2|   32|         64|
    |phi_ln29_reg_157                         |   9|          2|   32|         64|
    |row_0_reg_233                            |   9|          2|   32|         64|
    |row_reg_190                              |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 233|         50|  570|       1186|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln28_reg_689           |   8|   0|    8|          0|
    |add_ln31_reg_767           |  64|   0|   64|          0|
    |ap_CS_fsm                  |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |col_0_reg_212              |  32|   0|   32|          0|
    |col_reg_146                |   4|   0|    4|          0|
    |empty_reg_221              |  32|   0|   32|          0|
    |icmp_ln31_reg_763          |   1|   0|    1|          0|
    |indvar_flatten42_reg_102   |   8|   0|    8|          0|
    |indvar_flatten_reg_201     |  64|   0|   64|          0|
    |indvars_iv12_reg_135       |  32|   0|   32|          0|
    |indvars_iv19_reg_179       |  32|   0|   32|          0|
    |input_matrix_load_reg_792  |  32|   0|   32|          0|
    |kernel_load_reg_797        |  32|   0|   32|          0|
    |mul_ln30_reg_758           |  64|   0|   64|          0|
    |out_matrix_addr_reg_748    |   8|   0|    8|          0|
    |phi_ln28_3_reg_124         |  32|   0|   32|          0|
    |phi_ln28_reg_113           |  32|   0|   32|          0|
    |phi_ln29_3_reg_168         |  32|   0|   32|          0|
    |phi_ln29_reg_157           |  32|   0|   32|          0|
    |row_0_reg_233              |  32|   0|   32|          0|
    |row_6_reg_802              |  32|   0|   32|          0|
    |row_cast_reg_741           |   4|   0|   32|         28|
    |row_reg_190                |   4|   0|    4|          0|
    |select_ln28_21_reg_699     |  32|   0|   32|          0|
    |select_ln28_22_reg_704     |  32|   0|   32|          0|
    |select_ln28_23_reg_709     |   4|   0|    4|          0|
    |select_ln28_26_reg_714     |   4|   0|    4|          0|
    |select_ln28_28_reg_726     |  32|   0|   32|          0|
    |select_ln28_29_reg_731     |  32|   0|   32|          0|
    |select_ln28_30_reg_736     |  32|   0|   32|          0|
    |select_ln28_reg_694        |  32|   0|   32|          0|
    |select_ln32_5_reg_777      |  32|   0|   32|          0|
    |select_ln32_reg_772        |  32|   0|   32|          0|
    |tmp_reg_807                |  32|   0|   32|          0|
    |tmp_s_reg_812              |  32|   0|   32|          0|
    |zext_ln28_reg_719          |   4|   0|   32|         28|
    |zext_ln32_reg_753          |   5|   0|   32|         27|
    |icmp_ln31_reg_763          |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |1024|  32| 1044|         83|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   Conv2d.1   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   Conv2d.1   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   Conv2d.1   | return value |
|ap_done                | out |    1| ap_ctrl_hs |   Conv2d.1   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   Conv2d.1   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   Conv2d.1   | return value |
|input_matrix_address0  | out |    8|  ap_memory | input_matrix |     array    |
|input_matrix_ce0       | out |    1|  ap_memory | input_matrix |     array    |
|input_matrix_q0        |  in |   32|  ap_memory | input_matrix |     array    |
|kernel_address0        | out |    4|  ap_memory |    kernel    |     array    |
|kernel_ce0             | out |    1|  ap_memory |    kernel    |     array    |
|kernel_q0              |  in |   32|  ap_memory |    kernel    |     array    |
|out_matrix_address0    | out |    8|  ap_memory |  out_matrix  |     array    |
|out_matrix_ce0         | out |    1|  ap_memory |  out_matrix  |     array    |
|out_matrix_we0         | out |    1|  ap_memory |  out_matrix  |     array    |
|out_matrix_d0          | out |   32|  ap_memory |  out_matrix  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 4, D = 10, States = { 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 13 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([200 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 14 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.75ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 7.92>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten42 = phi i8 [ 0, %0 ], [ %add_ln28, %2 ]" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 16 'phi' 'indvar_flatten42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%phi_ln28 = phi i32 [ 0, %0 ], [ %select_ln28_28, %2 ]" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 17 'phi' 'phi_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%phi_ln28_3 = phi i32 [ 0, %0 ], [ %select_ln28_29, %2 ]" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 18 'phi' 'phi_ln28_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvars_iv12 = phi i32 [ 3, %0 ], [ %select_ln28_30, %2 ]" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 19 'phi' 'indvars_iv12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%col = phi i4 [ 0, %0 ], [ %select_ln28_26, %2 ]" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 20 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%phi_ln29 = phi i32 [ 0, %0 ], [ %add_ln29_13, %2 ]" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 21 'phi' 'phi_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%phi_ln29_3 = phi i32 [ 0, %0 ], [ %add_ln29_12, %2 ]" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 22 'phi' 'phi_ln29_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvars_iv19 = phi i32 [ 3, %0 ], [ %add_ln29_11, %2 ]" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 23 'phi' 'indvars_iv19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%row = phi i4 [ 0, %0 ], [ %j, %2 ]"   --->   Operation 24 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %col, i4 0)" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 25 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i8 %shl_ln to i9" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 26 'zext' 'zext_ln30_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln30_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %col, i1 false)" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 27 'bitconcatenate' 'shl_ln30_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i5 %shl_ln30_3 to i9" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 28 'zext' 'zext_ln30_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.90ns)   --->   "%sub_ln30 = sub i9 %zext_ln30_6, %zext_ln30_7" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 29 'sub' 'sub_ln30' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.85ns)   --->   "%icmp_ln28 = icmp eq i8 %indvar_flatten42, -60" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 30 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.90ns)   --->   "%add_ln28 = add i8 %indvar_flatten42, 1" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 31 'add' 'add_ln28' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %3, label %.preheader.preheader" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.86ns)   --->   "%i = add i4 %col, 1" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 33 'add' 'i' <Predicate = (!icmp_ln28)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.20ns)   --->   "%add_ln28_13 = add i32 %indvars_iv12, 1" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 34 'add' 'add_ln28_13' <Predicate = (!icmp_ln28)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.20ns)   --->   "%add_ln28_14 = add i32 %phi_ln28_3, 1" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 35 'add' 'add_ln28_14' <Predicate = (!icmp_ln28)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.20ns)   --->   "%add_ln28_15 = add i32 %phi_ln28, -1" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 36 'add' 'add_ln28_15' <Predicate = (!icmp_ln28)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty_135 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 196, i64 196, i64 196)"   --->   Operation 37 'speclooptripcount' 'empty_135' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.88ns)   --->   "%icmp_ln29 = icmp eq i4 %row, -2" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 38 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.52ns)   --->   "%select_ln28 = select i1 %icmp_ln29, i32 0, i32 %phi_ln29" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 39 'select' 'select_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.52ns)   --->   "%select_ln28_21 = select i1 %icmp_ln29, i32 0, i32 %phi_ln29_3" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 40 'select' 'select_ln28_21' <Predicate = (!icmp_ln28)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.52ns)   --->   "%select_ln28_22 = select i1 %icmp_ln29, i32 3, i32 %indvars_iv19" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 41 'select' 'select_ln28_22' <Predicate = (!icmp_ln28)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.45ns)   --->   "%select_ln28_23 = select i1 %icmp_ln29, i4 0, i4 %row" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 42 'select' 'select_ln28_23' <Predicate = (!icmp_ln28)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.11ns)   --->   "%icmp_ln28_5 = icmp sgt i32 %add_ln28_13, %add_ln28_14" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 43 'icmp' 'icmp_ln28_5' <Predicate = (!icmp_ln28)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_16)   --->   "%select_ln28_24 = select i1 %icmp_ln28_5, i32 %add_ln28_13, i32 %add_ln28_14" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 44 'select' 'select_ln28_24' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln28_16 = add i32 %select_ln28_24, %add_ln28_15" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 45 'add' 'add_ln28_16' <Predicate = (!icmp_ln28)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.11ns)   --->   "%icmp_ln28_6 = icmp sgt i32 %indvars_iv12, %phi_ln28_3" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 46 'icmp' 'icmp_ln28_6' <Predicate = (!icmp_ln28)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln2876)   --->   "%select_ln2877 = select i1 %icmp_ln28_6, i32 %indvars_iv12, i32 %phi_ln28_3" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 47 'select' 'select_ln2877' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln2876 = add i32 %select_ln2877, %phi_ln28" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 48 'add' 'add_ln2876' <Predicate = (!icmp_ln28)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.52ns)   --->   "%select_ln28_25 = select i1 %icmp_ln29, i32 %add_ln28_16, i32 %add_ln2876" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 49 'select' 'select_ln28_25' <Predicate = (!icmp_ln28)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.45ns)   --->   "%select_ln28_26 = select i1 %icmp_ln29, i4 %i, i4 %col" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 50 'select' 'select_ln28_26' <Predicate = (!icmp_ln28)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %select_ln28_26 to i32" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 51 'zext' 'zext_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln30_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i, i4 0)" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 52 'bitconcatenate' 'shl_ln30_mid1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln30_12 = zext i8 %shl_ln30_mid1 to i9" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 53 'zext' 'zext_ln30_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln30_3_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i, i1 false)" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 54 'bitconcatenate' 'shl_ln30_3_mid1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln30_13 = zext i5 %shl_ln30_3_mid1 to i9" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 55 'zext' 'zext_ln30_13' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.90ns)   --->   "%sub_ln30_4 = sub i9 %zext_ln30_12, %zext_ln30_13" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 56 'sub' 'sub_ln30_4' <Predicate = (!icmp_ln28)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%select_ln28_27 = select i1 %icmp_ln29, i9 %sub_ln30_4, i9 %sub_ln30" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 57 'select' 'select_ln28_27' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.52ns)   --->   "%select_ln28_28 = select i1 %icmp_ln29, i32 %add_ln28_15, i32 %phi_ln28" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 58 'select' 'select_ln28_28' <Predicate = (!icmp_ln28)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.52ns)   --->   "%select_ln28_29 = select i1 %icmp_ln29, i32 %add_ln28_14, i32 %phi_ln28_3" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 59 'select' 'select_ln28_29' <Predicate = (!icmp_ln28)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.52ns)   --->   "%select_ln28_30 = select i1 %icmp_ln29, i32 %add_ln28_13, i32 %indvars_iv12" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 60 'select' 'select_ln28_30' <Predicate = (!icmp_ln28)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.11ns)   --->   "%icmp_ln29_3 = icmp sgt i32 %select_ln28_22, %select_ln28_21" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 61 'icmp' 'icmp_ln29_3' <Predicate = (!icmp_ln28)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%select_ln29 = select i1 %icmp_ln29_3, i32 %select_ln28_22, i32 %select_ln28_21" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 62 'select' 'select_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln29 = add i32 %select_ln29, %select_ln28" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 63 'add' 'add_ln29' <Predicate = (!icmp_ln28)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%row_cast2 = zext i4 %select_ln28_23 to i5" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 64 'zext' 'row_cast2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%row_cast1 = zext i4 %select_ln28_23 to i9" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 65 'zext' 'row_cast1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%row_cast = zext i4 %select_ln28_23 to i32" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 66 'zext' 'row_cast' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.92ns) (out node of the LUT)   --->   "%add_ln30 = add i9 %row_cast1, %select_ln28_27" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 67 'add' 'add_ln30' <Predicate = (!icmp_ln28)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i9 %add_ln30 to i32" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 68 'sext' 'sext_ln30' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %sext_ln30 to i64" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 69 'zext' 'zext_ln30' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%out_matrix_addr = getelementptr [196 x float]* %out_matrix, i64 0, i64 %zext_ln30" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 70 'getelementptr' 'out_matrix_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %out_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 71 'store' <Predicate = (!icmp_ln28)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 72 [1/1] (0.86ns)   --->   "%add_ln32 = add i5 %row_cast2, 3" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 72 'add' 'add_ln32' <Predicate = (!icmp_ln28)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i5 %add_ln32 to i32" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 73 'zext' 'zext_ln32' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln30_14 = zext i32 %select_ln28_25 to i64" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 74 'zext' 'zext_ln30_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln30_15 = zext i32 %add_ln29 to i64" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 75 'zext' 'zext_ln30_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (3.88ns)   --->   "%mul_ln30 = mul i64 %zext_ln30_14, %zext_ln30_15" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 76 'mul' 'mul_ln30' <Predicate = (!icmp_ln28)> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.75ns)   --->   "br label %1" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 77 'br' <Predicate = (!icmp_ln28)> <Delay = 0.75>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "ret void" [f_b_4_new_network/forw_back_new_network.c:35]   --->   Operation 78 'ret' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.81>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %.preheader.preheader ], [ %add_ln31, %.reset ]" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 79 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%col_0 = phi i32 [ %zext_ln28, %.preheader.preheader ], [ %select_ln32_5, %.reset ]" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 80 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%empty = phi float [ 0.000000e+00, %.preheader.preheader ], [ %tmp_s, %.reset ]" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 81 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%row_0 = phi i32 [ %row_cast, %.preheader.preheader ], [ %row_6, %.reset ]"   --->   Operation 82 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 83 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.20ns)   --->   "%sub_ln33 = sub nsw i32 %col_0, %zext_ln28" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 84 'sub' 'sub_ln33' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node sub_ln33_8)   --->   "%shl_ln33 = shl i32 %sub_ln33, 2" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 85 'shl' 'shl_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.20ns) (out node of the LUT)   --->   "%sub_ln33_8 = sub i32 %shl_ln33, %sub_ln33" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 86 'sub' 'sub_ln33_8' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.48ns)   --->   "%icmp_ln31 = icmp eq i64 %indvar_flatten, %mul_ln30" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 87 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (1.47ns)   --->   "%add_ln31 = add i64 1, %indvar_flatten" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 88 'add' 'add_ln31' <Predicate = true> <Delay = 1.47> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %2, label %.reset" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.20ns)   --->   "%col_8 = add nsw i32 1, %col_0" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 90 'add' 'col_8' <Predicate = (!icmp_ln31)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.11ns)   --->   "%icmp_ln32 = icmp slt i32 %row_0, %zext_ln32" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 91 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.52ns)   --->   "%select_ln32 = select i1 %icmp_ln32, i32 %row_0, i32 %row_cast" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 92 'select' 'select_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.52ns)   --->   "%select_ln32_5 = select i1 %icmp_ln32, i32 %col_0, i32 %col_8" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 93 'select' 'select_ln32_5' <Predicate = (!icmp_ln31)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln33)   --->   "%shl_ln32 = shl i32 %select_ln32_5, 4" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 94 'shl' 'shl_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.20ns)   --->   "%sub_ln33_12 = sub nsw i32 %col_8, %zext_ln28" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 95 'sub' 'sub_ln33_12' <Predicate = (!icmp_ln31)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node sub_ln33_13)   --->   "%shl_ln33_11 = shl i32 %sub_ln33_12, 2" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 96 'shl' 'shl_ln33_11' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.20ns) (out node of the LUT)   --->   "%sub_ln33_13 = sub i32 %shl_ln33_11, %sub_ln33_12" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 97 'sub' 'sub_ln33_13' <Predicate = (!icmp_ln31)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.52ns)   --->   "%select_ln32_6 = select i1 %icmp_ln32, i32 %sub_ln33_8, i32 %sub_ln33_13" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 98 'select' 'select_ln32_6' <Predicate = (!icmp_ln31)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln32 = sub i32 %select_ln32_6, %row_cast" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 99 'sub' 'sub_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln33 = add nsw i32 %select_ln32, %shl_ln32" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 100 'add' 'add_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i32 %add_ln33 to i64" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 101 'sext' 'sext_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%input_matrix_addr = getelementptr [256 x float]* %input_matrix, i64 0, i64 %sext_ln33" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 102 'getelementptr' 'input_matrix_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 103 [2/2] (1.35ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 103 'load' 'input_matrix_load' <Predicate = (!icmp_ln31)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 104 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln33_2 = add i32 %sub_ln32, %select_ln32" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 104 'add' 'add_ln33_2' <Predicate = (!icmp_ln31)> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln33_1 = sext i32 %add_ln33_2 to i64" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 105 'sext' 'sext_ln33_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x float]* %kernel, i64 0, i64 %sext_ln33_1" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 106 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 107 [2/2] (0.79ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 107 'load' 'kernel_load' <Predicate = (!icmp_ln31)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 108 [1/2] (1.35ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 108 'load' 'input_matrix_load' <Predicate = (!icmp_ln31)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 109 [1/2] (0.79ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 109 'load' 'kernel_load' <Predicate = (!icmp_ln31)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 8.28>
ST_5 : Operation 110 [3/3] (8.28ns)   --->   "%tmp = fmul float %input_matrix_load, %kernel_load" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 110 'fmul' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.28>
ST_6 : Operation 111 [2/3] (8.28ns)   --->   "%tmp = fmul float %input_matrix_load, %kernel_load" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 111 'fmul' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (1.20ns)   --->   "%row_6 = add nsw i32 1, %select_ln32" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 112 'add' 'row_6' <Predicate = (!icmp_ln31)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.28>
ST_7 : Operation 113 [1/3] (8.28ns)   --->   "%tmp = fmul float %input_matrix_load, %kernel_load" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 113 'fmul' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.71>
ST_8 : Operation 114 [4/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 114 'fadd' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.71>
ST_9 : Operation 115 [3/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 115 'fadd' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.71>
ST_10 : Operation 116 [2/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 116 'fadd' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.71>
ST_11 : Operation 117 [1/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 117 'fadd' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.35>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 118 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @Conv2d_label0_L_str)"   --->   Operation 119 'specloopname' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 120 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (1.35ns)   --->   "store float %tmp_s, float* %out_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 121 'store' <Predicate = (!icmp_ln31)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "br label %1" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 122 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 13 <SV = 3> <Delay = 1.20>
ST_13 : Operation 123 [1/1] (0.86ns)   --->   "%j = add i4 %select_ln28_23, 1" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 123 'add' 'j' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (1.20ns)   --->   "%add_ln29_11 = add i32 %select_ln28_22, 1" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 124 'add' 'add_ln29_11' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (1.20ns)   --->   "%add_ln29_12 = add i32 %select_ln28_21, 1" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 125 'add' 'add_ln29_12' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (1.20ns)   --->   "%add_ln29_13 = add i32 %select_ln28, -1" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 126 'add' 'add_ln29_13' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln28  (specmemcore      ) [ 00000000000000]
br_ln28           (br               ) [ 01111111111111]
indvar_flatten42  (phi              ) [ 00100000000000]
phi_ln28          (phi              ) [ 00100000000000]
phi_ln28_3        (phi              ) [ 00100000000000]
indvars_iv12      (phi              ) [ 00100000000000]
col               (phi              ) [ 00100000000000]
phi_ln29          (phi              ) [ 00100000000000]
phi_ln29_3        (phi              ) [ 00100000000000]
indvars_iv19      (phi              ) [ 00100000000000]
row               (phi              ) [ 00100000000000]
shl_ln            (bitconcatenate   ) [ 00000000000000]
zext_ln30_6       (zext             ) [ 00000000000000]
shl_ln30_3        (bitconcatenate   ) [ 00000000000000]
zext_ln30_7       (zext             ) [ 00000000000000]
sub_ln30          (sub              ) [ 00000000000000]
icmp_ln28         (icmp             ) [ 00111111111111]
add_ln28          (add              ) [ 01111111111111]
br_ln28           (br               ) [ 00000000000000]
i                 (add              ) [ 00000000000000]
add_ln28_13       (add              ) [ 00000000000000]
add_ln28_14       (add              ) [ 00000000000000]
add_ln28_15       (add              ) [ 00000000000000]
empty_135         (speclooptripcount) [ 00000000000000]
icmp_ln29         (icmp             ) [ 00000000000000]
select_ln28       (select           ) [ 00011111111111]
select_ln28_21    (select           ) [ 00011111111111]
select_ln28_22    (select           ) [ 00011111111111]
select_ln28_23    (select           ) [ 00011111111111]
icmp_ln28_5       (icmp             ) [ 00000000000000]
select_ln28_24    (select           ) [ 00000000000000]
add_ln28_16       (add              ) [ 00000000000000]
icmp_ln28_6       (icmp             ) [ 00000000000000]
select_ln2877     (select           ) [ 00000000000000]
add_ln2876        (add              ) [ 00000000000000]
select_ln28_25    (select           ) [ 00000000000000]
select_ln28_26    (select           ) [ 01111111111111]
zext_ln28         (zext             ) [ 00111111111111]
shl_ln30_mid1     (bitconcatenate   ) [ 00000000000000]
zext_ln30_12      (zext             ) [ 00000000000000]
shl_ln30_3_mid1   (bitconcatenate   ) [ 00000000000000]
zext_ln30_13      (zext             ) [ 00000000000000]
sub_ln30_4        (sub              ) [ 00000000000000]
select_ln28_27    (select           ) [ 00000000000000]
select_ln28_28    (select           ) [ 01111111111111]
select_ln28_29    (select           ) [ 01111111111111]
select_ln28_30    (select           ) [ 01111111111111]
icmp_ln29_3       (icmp             ) [ 00000000000000]
select_ln29       (select           ) [ 00000000000000]
add_ln29          (add              ) [ 00000000000000]
row_cast2         (zext             ) [ 00000000000000]
row_cast1         (zext             ) [ 00000000000000]
row_cast          (zext             ) [ 00111111111111]
add_ln30          (add              ) [ 00000000000000]
sext_ln30         (sext             ) [ 00000000000000]
zext_ln30         (zext             ) [ 00000000000000]
out_matrix_addr   (getelementptr    ) [ 00011111111110]
store_ln30        (store            ) [ 00000000000000]
add_ln32          (add              ) [ 00000000000000]
zext_ln32         (zext             ) [ 00011111111110]
zext_ln30_14      (zext             ) [ 00000000000000]
zext_ln30_15      (zext             ) [ 00000000000000]
mul_ln30          (mul              ) [ 00011111111110]
br_ln31           (br               ) [ 00111111111111]
ret_ln35          (ret              ) [ 00000000000000]
indvar_flatten    (phi              ) [ 00010000000000]
col_0             (phi              ) [ 00010000000000]
empty             (phi              ) [ 00011111111100]
row_0             (phi              ) [ 00010000000000]
specpipeline_ln32 (specpipeline     ) [ 00000000000000]
sub_ln33          (sub              ) [ 00000000000000]
shl_ln33          (shl              ) [ 00000000000000]
sub_ln33_8        (sub              ) [ 00000000000000]
icmp_ln31         (icmp             ) [ 00111111111111]
add_ln31          (add              ) [ 00111111111111]
br_ln31           (br               ) [ 00000000000000]
col_8             (add              ) [ 00000000000000]
icmp_ln32         (icmp             ) [ 00000000000000]
select_ln32       (select           ) [ 00001110000000]
select_ln32_5     (select           ) [ 00111111111111]
shl_ln32          (shl              ) [ 00000000000000]
sub_ln33_12       (sub              ) [ 00000000000000]
shl_ln33_11       (shl              ) [ 00000000000000]
sub_ln33_13       (sub              ) [ 00000000000000]
select_ln32_6     (select           ) [ 00000000000000]
sub_ln32          (sub              ) [ 00000000000000]
add_ln33          (add              ) [ 00000000000000]
sext_ln33         (sext             ) [ 00000000000000]
input_matrix_addr (getelementptr    ) [ 00001000000000]
add_ln33_2        (add              ) [ 00000000000000]
sext_ln33_1       (sext             ) [ 00000000000000]
kernel_addr       (getelementptr    ) [ 00001000000000]
input_matrix_load (load             ) [ 00010111000000]
kernel_load       (load             ) [ 00010111000000]
row_6             (add              ) [ 00111111111111]
tmp               (fmul             ) [ 00011110111100]
tmp_s             (fadd             ) [ 00111000000011]
specpipeline_ln32 (specpipeline     ) [ 00000000000000]
specloopname_ln0  (specloopname     ) [ 00000000000000]
specpipeline_ln32 (specpipeline     ) [ 00000000000000]
store_ln33        (store            ) [ 00000000000000]
br_ln32           (br               ) [ 00111111111111]
j                 (add              ) [ 01111111111111]
add_ln29_11       (add              ) [ 01111111111111]
add_ln29_12       (add              ) [ 01111111111111]
add_ln29_13       (add              ) [ 01111111111111]
br_ln29           (br               ) [ 01111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_matrix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_matrix"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_matrix">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_matrix"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_hidden_layer2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2d_label0_L_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="out_matrix_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_matrix_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 store_ln33/12 "/>
</bind>
</comp>

<comp id="76" class="1004" name="input_matrix_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_matrix_addr/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_matrix_load/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="kernel_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="32" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/3 "/>
</bind>
</comp>

<comp id="102" class="1005" name="indvar_flatten42_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="1"/>
<pin id="104" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten42 (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten42_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten42/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="phi_ln28_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="1"/>
<pin id="115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln28 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="phi_ln28_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="32" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln28/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="phi_ln28_3_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln28_3 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="phi_ln28_3_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln28_3/2 "/>
</bind>
</comp>

<comp id="135" class="1005" name="indvars_iv12_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv12 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="indvars_iv12_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="3" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv12/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="col_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="1"/>
<pin id="148" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="col_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="4" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="phi_ln29_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln29 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="phi_ln29_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="32" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln29/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="phi_ln29_3_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln29_3 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="phi_ln29_3_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="32" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln29_3/2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="indvars_iv19_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv19 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="indvars_iv19_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="32" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv19/2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="row_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="1"/>
<pin id="192" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="row_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="4" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="201" class="1005" name="indvar_flatten_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="1"/>
<pin id="203" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="indvar_flatten_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="64" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="212" class="1005" name="col_0_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="214" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="col_0 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="col_0_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="32" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0/3 "/>
</bind>
</comp>

<comp id="221" class="1005" name="empty_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="empty_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="32" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="233" class="1005" name="row_0_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="235" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="row_0 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="row_0_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="32" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="5"/>
<pin id="244" dir="0" index="1" bw="32" slack="1"/>
<pin id="245" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="0" index="1" bw="32" slack="1"/>
<pin id="250" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="shl_ln_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln30_6_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_6/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="shl_ln30_3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="4" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_3/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln30_7_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_7/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sub_ln30_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="5" slack="0"/>
<pin id="278" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln30/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln28_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln28_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="i_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln28_13_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_13/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln28_14_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_14/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln28_15_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_15/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln29_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="0" index="1" bw="4" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln28_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="32" slack="0"/>
<pin id="327" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="select_ln28_21_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="0" index="2" bw="32" slack="0"/>
<pin id="335" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_21/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="select_ln28_22_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="0" index="2" bw="32" slack="0"/>
<pin id="343" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_22/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="select_ln28_23_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="4" slack="0"/>
<pin id="350" dir="0" index="2" bw="4" slack="0"/>
<pin id="351" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_23/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln28_5_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="select_ln28_24_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="0" index="2" bw="32" slack="0"/>
<pin id="365" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_24/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln28_16_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_16/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln28_6_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="select_ln2877_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="0" index="2" bw="32" slack="0"/>
<pin id="385" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2877/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln2876_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2876/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="select_ln28_25_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="0" index="2" bw="32" slack="0"/>
<pin id="399" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_25/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="select_ln28_26_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="4" slack="0"/>
<pin id="406" dir="0" index="2" bw="4" slack="0"/>
<pin id="407" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_26/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln28_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="shl_ln30_mid1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="4" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_mid1/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln30_12_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_12/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="shl_ln30_3_mid1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="0"/>
<pin id="429" dir="0" index="1" bw="4" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_3_mid1/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln30_13_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="5" slack="0"/>
<pin id="437" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_13/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="sub_ln30_4_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="0"/>
<pin id="441" dir="0" index="1" bw="5" slack="0"/>
<pin id="442" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln30_4/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="select_ln28_27_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="9" slack="0"/>
<pin id="448" dir="0" index="2" bw="9" slack="0"/>
<pin id="449" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_27/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="select_ln28_28_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="0" index="2" bw="32" slack="0"/>
<pin id="457" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_28/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="select_ln28_29_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="0" index="2" bw="32" slack="0"/>
<pin id="465" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_29/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln28_30_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="0" index="2" bw="32" slack="0"/>
<pin id="473" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_30/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="icmp_ln29_3_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_3/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="select_ln29_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="0" index="2" bw="32" slack="0"/>
<pin id="487" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_ln29_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="row_cast2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="0"/>
<pin id="499" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_cast2/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="row_cast1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="0"/>
<pin id="503" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_cast1/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="row_cast_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="4" slack="0"/>
<pin id="507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_cast/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln30_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="0"/>
<pin id="511" dir="0" index="1" bw="9" slack="0"/>
<pin id="512" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sext_ln30_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="9" slack="0"/>
<pin id="517" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln30_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="9" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln32_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="0"/>
<pin id="526" dir="0" index="1" bw="3" slack="0"/>
<pin id="527" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln32_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="0"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln30_14_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_14/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln30_15_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_15/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="mul_ln30_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="sub_ln33_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="4" slack="1"/>
<pin id="551" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="shl_ln33_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="3" slack="0"/>
<pin id="556" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln33/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="sub_ln33_8_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="0"/>
<pin id="562" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_8/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="icmp_ln31_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="64" slack="0"/>
<pin id="567" dir="0" index="1" bw="64" slack="1"/>
<pin id="568" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln31_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="64" slack="0"/>
<pin id="573" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="col_8_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_8/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="icmp_ln32_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="1"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="select_ln32_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="0" index="2" bw="32" slack="1"/>
<pin id="591" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="select_ln32_5_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="0" index="2" bw="32" slack="0"/>
<pin id="598" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_5/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="shl_ln32_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="4" slack="0"/>
<pin id="605" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln32/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="sub_ln33_12_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="0" index="1" bw="4" slack="1"/>
<pin id="611" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_12/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="shl_ln33_11_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="0"/>
<pin id="615" dir="0" index="1" bw="3" slack="0"/>
<pin id="616" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln33_11/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="sub_ln33_13_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="0"/>
<pin id="621" dir="0" index="1" bw="32" slack="0"/>
<pin id="622" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_13/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="select_ln32_6_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="0" index="2" bw="32" slack="0"/>
<pin id="629" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_6/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="sub_ln32_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="0" index="1" bw="4" slack="1"/>
<pin id="636" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln32/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln33_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="sext_ln33_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="add_ln33_2_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="0"/>
<pin id="651" dir="0" index="1" bw="32" slack="0"/>
<pin id="652" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_2/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="sext_ln33_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_1/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="row_6_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="32" slack="3"/>
<pin id="663" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_6/6 "/>
</bind>
</comp>

<comp id="665" class="1004" name="j_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="4" slack="2"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/13 "/>
</bind>
</comp>

<comp id="670" class="1004" name="add_ln29_11_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="2"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_11/13 "/>
</bind>
</comp>

<comp id="675" class="1004" name="add_ln29_12_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="2"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_12/13 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln29_13_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="2"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_13/13 "/>
</bind>
</comp>

<comp id="685" class="1005" name="icmp_ln28_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="689" class="1005" name="add_ln28_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="694" class="1005" name="select_ln28_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="2"/>
<pin id="696" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="699" class="1005" name="select_ln28_21_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="2"/>
<pin id="701" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln28_21 "/>
</bind>
</comp>

<comp id="704" class="1005" name="select_ln28_22_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="2"/>
<pin id="706" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln28_22 "/>
</bind>
</comp>

<comp id="709" class="1005" name="select_ln28_23_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="4" slack="2"/>
<pin id="711" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln28_23 "/>
</bind>
</comp>

<comp id="714" class="1005" name="select_ln28_26_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="4" slack="0"/>
<pin id="716" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_26 "/>
</bind>
</comp>

<comp id="719" class="1005" name="zext_ln28_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28 "/>
</bind>
</comp>

<comp id="726" class="1005" name="select_ln28_28_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="0"/>
<pin id="728" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_28 "/>
</bind>
</comp>

<comp id="731" class="1005" name="select_ln28_29_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="0"/>
<pin id="733" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_29 "/>
</bind>
</comp>

<comp id="736" class="1005" name="select_ln28_30_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="0"/>
<pin id="738" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_30 "/>
</bind>
</comp>

<comp id="741" class="1005" name="row_cast_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="1"/>
<pin id="743" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row_cast "/>
</bind>
</comp>

<comp id="748" class="1005" name="out_matrix_addr_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="10"/>
<pin id="750" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="out_matrix_addr "/>
</bind>
</comp>

<comp id="753" class="1005" name="zext_ln32_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="1"/>
<pin id="755" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln32 "/>
</bind>
</comp>

<comp id="758" class="1005" name="mul_ln30_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="64" slack="1"/>
<pin id="760" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln30 "/>
</bind>
</comp>

<comp id="763" class="1005" name="icmp_ln31_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="1"/>
<pin id="765" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="767" class="1005" name="add_ln31_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="64" slack="0"/>
<pin id="769" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="772" class="1005" name="select_ln32_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="3"/>
<pin id="774" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="select_ln32 "/>
</bind>
</comp>

<comp id="777" class="1005" name="select_ln32_5_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="0"/>
<pin id="779" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln32_5 "/>
</bind>
</comp>

<comp id="782" class="1005" name="input_matrix_addr_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="1"/>
<pin id="784" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_addr "/>
</bind>
</comp>

<comp id="787" class="1005" name="kernel_addr_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="4" slack="1"/>
<pin id="789" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="792" class="1005" name="input_matrix_load_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="1"/>
<pin id="794" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_load "/>
</bind>
</comp>

<comp id="797" class="1005" name="kernel_load_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="1"/>
<pin id="799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="802" class="1005" name="row_6_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="1"/>
<pin id="804" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row_6 "/>
</bind>
</comp>

<comp id="807" class="1005" name="tmp_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="812" class="1005" name="tmp_s_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="1"/>
<pin id="814" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="818" class="1005" name="j_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="4" slack="1"/>
<pin id="820" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="823" class="1005" name="add_ln29_11_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29_11 "/>
</bind>
</comp>

<comp id="828" class="1005" name="add_ln29_12_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="1"/>
<pin id="830" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29_12 "/>
</bind>
</comp>

<comp id="833" class="1005" name="add_ln29_13_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="1"/>
<pin id="835" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29_13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="44" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="46" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="75"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="44" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="44" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="225" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="246"><net_src comp="221" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="256"><net_src comp="24" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="150" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="22" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="26" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="150" pin="4"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="28" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="259" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="271" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="106" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="30" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="106" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="32" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="150" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="34" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="139" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="36" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="128" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="117" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="14" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="194" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="42" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="18" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="161" pin="4"/><net_sink comp="323" pin=2"/></net>

<net id="336"><net_src comp="317" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="18" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="172" pin="4"/><net_sink comp="331" pin=2"/></net>

<net id="344"><net_src comp="317" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="20" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="183" pin="4"/><net_sink comp="339" pin=2"/></net>

<net id="352"><net_src comp="317" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="22" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="194" pin="4"/><net_sink comp="347" pin=2"/></net>

<net id="359"><net_src comp="299" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="305" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="299" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="305" pin="2"/><net_sink comp="361" pin=2"/></net>

<net id="373"><net_src comp="361" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="311" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="139" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="128" pin="4"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="139" pin="4"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="128" pin="4"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="381" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="117" pin="4"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="317" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="369" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="389" pin="2"/><net_sink comp="395" pin=2"/></net>

<net id="408"><net_src comp="317" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="293" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="150" pin="4"/><net_sink comp="403" pin=2"/></net>

<net id="414"><net_src comp="403" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="24" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="293" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="22" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="26" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="293" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="28" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="427" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="423" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="435" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="317" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="439" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="275" pin="2"/><net_sink comp="445" pin=2"/></net>

<net id="458"><net_src comp="317" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="311" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="117" pin="4"/><net_sink comp="453" pin=2"/></net>

<net id="466"><net_src comp="317" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="305" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="128" pin="4"/><net_sink comp="461" pin=2"/></net>

<net id="474"><net_src comp="317" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="299" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="139" pin="4"/><net_sink comp="469" pin=2"/></net>

<net id="481"><net_src comp="339" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="331" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="488"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="339" pin="3"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="331" pin="3"/><net_sink comp="483" pin=2"/></net>

<net id="495"><net_src comp="483" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="323" pin="3"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="347" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="347" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="347" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="501" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="445" pin="3"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="515" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="528"><net_src comp="497" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="48" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="524" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="395" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="491" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="534" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="538" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="215" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="548" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="52" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="553" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="548" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="205" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="574"><net_src comp="54" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="205" pin="4"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="36" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="215" pin="4"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="236" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="592"><net_src comp="582" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="236" pin="4"/><net_sink comp="587" pin=1"/></net>

<net id="599"><net_src comp="582" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="215" pin="4"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="576" pin="2"/><net_sink comp="594" pin=2"/></net>

<net id="606"><net_src comp="594" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="56" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="576" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="608" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="52" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="613" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="608" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="630"><net_src comp="582" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="559" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="619" pin="2"/><net_sink comp="625" pin=2"/></net>

<net id="637"><net_src comp="625" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="642"><net_src comp="587" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="602" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="647"><net_src comp="638" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="653"><net_src comp="633" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="587" pin="3"/><net_sink comp="649" pin=1"/></net>

<net id="658"><net_src comp="649" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="664"><net_src comp="36" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="669"><net_src comp="34" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="36" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="679"><net_src comp="36" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="684"><net_src comp="14" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="688"><net_src comp="281" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="287" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="697"><net_src comp="323" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="702"><net_src comp="331" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="707"><net_src comp="339" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="712"><net_src comp="347" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="717"><net_src comp="403" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="722"><net_src comp="411" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="725"><net_src comp="719" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="729"><net_src comp="453" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="734"><net_src comp="461" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="739"><net_src comp="469" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="744"><net_src comp="505" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="587" pin=2"/></net>

<net id="747"><net_src comp="741" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="751"><net_src comp="62" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="756"><net_src comp="530" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="761"><net_src comp="542" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="766"><net_src comp="565" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="570" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="775"><net_src comp="587" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="780"><net_src comp="594" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="785"><net_src comp="76" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="790"><net_src comp="89" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="795"><net_src comp="83" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="800"><net_src comp="96" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="805"><net_src comp="660" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="810"><net_src comp="247" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="815"><net_src comp="242" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="821"><net_src comp="665" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="826"><net_src comp="670" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="831"><net_src comp="675" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="836"><net_src comp="680" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="161" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_matrix | {2 12 }
 - Input state : 
	Port: Conv2d.1 : input_matrix | {3 4 }
	Port: Conv2d.1 : kernel | {3 4 }
  - Chain level:
	State 1
	State 2
		shl_ln : 1
		zext_ln30_6 : 2
		shl_ln30_3 : 1
		zext_ln30_7 : 2
		sub_ln30 : 3
		icmp_ln28 : 1
		add_ln28 : 1
		br_ln28 : 2
		i : 1
		add_ln28_13 : 1
		add_ln28_14 : 1
		add_ln28_15 : 1
		icmp_ln29 : 1
		select_ln28 : 2
		select_ln28_21 : 2
		select_ln28_22 : 2
		select_ln28_23 : 2
		icmp_ln28_5 : 2
		select_ln28_24 : 3
		add_ln28_16 : 4
		icmp_ln28_6 : 1
		select_ln2877 : 2
		add_ln2876 : 3
		select_ln28_25 : 5
		select_ln28_26 : 2
		zext_ln28 : 3
		shl_ln30_mid1 : 2
		zext_ln30_12 : 3
		shl_ln30_3_mid1 : 2
		zext_ln30_13 : 3
		sub_ln30_4 : 4
		select_ln28_27 : 5
		select_ln28_28 : 2
		select_ln28_29 : 2
		select_ln28_30 : 2
		icmp_ln29_3 : 3
		select_ln29 : 4
		add_ln29 : 5
		row_cast2 : 3
		row_cast1 : 3
		row_cast : 3
		add_ln30 : 6
		sext_ln30 : 7
		zext_ln30 : 8
		out_matrix_addr : 9
		store_ln30 : 10
		add_ln32 : 4
		zext_ln32 : 5
		zext_ln30_14 : 6
		zext_ln30_15 : 6
		mul_ln30 : 7
	State 3
		sub_ln33 : 1
		shl_ln33 : 2
		sub_ln33_8 : 2
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
		col_8 : 1
		icmp_ln32 : 1
		select_ln32 : 2
		select_ln32_5 : 2
		shl_ln32 : 3
		sub_ln33_12 : 2
		shl_ln33_11 : 3
		sub_ln33_13 : 3
		select_ln32_6 : 4
		sub_ln32 : 5
		add_ln33 : 3
		sext_ln33 : 4
		input_matrix_addr : 5
		input_matrix_load : 6
		add_ln33_2 : 6
		sext_ln33_1 : 7
		kernel_addr : 8
		kernel_load : 9
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln28_fu_287    |    0    |    0    |    15   |
|          |        i_fu_293        |    0    |    0    |    12   |
|          |   add_ln28_13_fu_299   |    0    |    0    |    39   |
|          |   add_ln28_14_fu_305   |    0    |    0    |    39   |
|          |   add_ln28_15_fu_311   |    0    |    0    |    39   |
|          |   add_ln28_16_fu_369   |    0    |    0    |    39   |
|          |    add_ln2876_fu_389   |    0    |    0    |    39   |
|          |     add_ln29_fu_491    |    0    |    0    |    39   |
|          |     add_ln30_fu_509    |    0    |    0    |    16   |
|    add   |     add_ln32_fu_524    |    0    |    0    |    12   |
|          |     add_ln31_fu_570    |    0    |    0    |    71   |
|          |      col_8_fu_576      |    0    |    0    |    39   |
|          |     add_ln33_fu_638    |    0    |    0    |    39   |
|          |    add_ln33_2_fu_649   |    0    |    0    |    10   |
|          |      row_6_fu_660      |    0    |    0    |    39   |
|          |        j_fu_665        |    0    |    0    |    12   |
|          |   add_ln29_11_fu_670   |    0    |    0    |    39   |
|          |   add_ln29_12_fu_675   |    0    |    0    |    39   |
|          |   add_ln29_13_fu_680   |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|   fadd   |       grp_fu_242       |    2    |   227   |   214   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln28_fu_323   |    0    |    0    |    32   |
|          |  select_ln28_21_fu_331 |    0    |    0    |    32   |
|          |  select_ln28_22_fu_339 |    0    |    0    |    32   |
|          |  select_ln28_23_fu_347 |    0    |    0    |    4    |
|          |  select_ln28_24_fu_361 |    0    |    0    |    32   |
|          |  select_ln2877_fu_381  |    0    |    0    |    32   |
|          |  select_ln28_25_fu_395 |    0    |    0    |    32   |
|  select  |  select_ln28_26_fu_403 |    0    |    0    |    4    |
|          |  select_ln28_27_fu_445 |    0    |    0    |    9    |
|          |  select_ln28_28_fu_453 |    0    |    0    |    32   |
|          |  select_ln28_29_fu_461 |    0    |    0    |    32   |
|          |  select_ln28_30_fu_469 |    0    |    0    |    32   |
|          |   select_ln29_fu_483   |    0    |    0    |    32   |
|          |   select_ln32_fu_587   |    0    |    0    |    32   |
|          |  select_ln32_5_fu_594  |    0    |    0    |    32   |
|          |  select_ln32_6_fu_625  |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|   fmul   |       grp_fu_247       |    3    |   128   |   138   |
|----------|------------------------|---------|---------|---------|
|          |     sub_ln30_fu_275    |    0    |    0    |    15   |
|          |    sub_ln30_4_fu_439   |    0    |    0    |    15   |
|          |     sub_ln33_fu_548    |    0    |    0    |    39   |
|    sub   |    sub_ln33_8_fu_559   |    0    |    0    |    39   |
|          |   sub_ln33_12_fu_608   |    0    |    0    |    39   |
|          |   sub_ln33_13_fu_619   |    0    |    0    |    39   |
|          |     sub_ln32_fu_633    |    0    |    0    |    10   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln28_fu_281    |    0    |    0    |    11   |
|          |    icmp_ln29_fu_317    |    0    |    0    |    9    |
|          |   icmp_ln28_5_fu_355   |    0    |    0    |    20   |
|   icmp   |   icmp_ln28_6_fu_375   |    0    |    0    |    20   |
|          |   icmp_ln29_3_fu_477   |    0    |    0    |    20   |
|          |    icmp_ln31_fu_565    |    0    |    0    |    29   |
|          |    icmp_ln32_fu_582    |    0    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln30_fu_542    |    4    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|          |      shl_ln_fu_251     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln30_3_fu_263   |    0    |    0    |    0    |
|          |  shl_ln30_mid1_fu_415  |    0    |    0    |    0    |
|          | shl_ln30_3_mid1_fu_427 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   zext_ln30_6_fu_259   |    0    |    0    |    0    |
|          |   zext_ln30_7_fu_271   |    0    |    0    |    0    |
|          |    zext_ln28_fu_411    |    0    |    0    |    0    |
|          |   zext_ln30_12_fu_423  |    0    |    0    |    0    |
|          |   zext_ln30_13_fu_435  |    0    |    0    |    0    |
|   zext   |    row_cast2_fu_497    |    0    |    0    |    0    |
|          |    row_cast1_fu_501    |    0    |    0    |    0    |
|          |     row_cast_fu_505    |    0    |    0    |    0    |
|          |    zext_ln30_fu_519    |    0    |    0    |    0    |
|          |    zext_ln32_fu_530    |    0    |    0    |    0    |
|          |   zext_ln30_14_fu_534  |    0    |    0    |    0    |
|          |   zext_ln30_15_fu_538  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln30_fu_515    |    0    |    0    |    0    |
|   sext   |    sext_ln33_fu_644    |    0    |    0    |    0    |
|          |   sext_ln33_1_fu_655   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     shl_ln33_fu_553    |    0    |    0    |    0    |
|    shl   |     shl_ln32_fu_602    |    0    |    0    |    0    |
|          |   shl_ln33_11_fu_613   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    9    |   355   |   1746  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln28_reg_689    |    8   |
|   add_ln29_11_reg_823   |   32   |
|   add_ln29_12_reg_828   |   32   |
|   add_ln29_13_reg_833   |   32   |
|     add_ln31_reg_767    |   64   |
|      col_0_reg_212      |   32   |
|       col_reg_146       |    4   |
|      empty_reg_221      |   32   |
|    icmp_ln28_reg_685    |    1   |
|    icmp_ln31_reg_763    |    1   |
| indvar_flatten42_reg_102|    8   |
|  indvar_flatten_reg_201 |   64   |
|   indvars_iv12_reg_135  |   32   |
|   indvars_iv19_reg_179  |   32   |
|input_matrix_addr_reg_782|    8   |
|input_matrix_load_reg_792|   32   |
|        j_reg_818        |    4   |
|   kernel_addr_reg_787   |    4   |
|   kernel_load_reg_797   |   32   |
|     mul_ln30_reg_758    |   64   |
| out_matrix_addr_reg_748 |    8   |
|    phi_ln28_3_reg_124   |   32   |
|     phi_ln28_reg_113    |   32   |
|    phi_ln29_3_reg_168   |   32   |
|     phi_ln29_reg_157    |   32   |
|      row_0_reg_233      |   32   |
|      row_6_reg_802      |   32   |
|     row_cast_reg_741    |   32   |
|       row_reg_190       |    4   |
|  select_ln28_21_reg_699 |   32   |
|  select_ln28_22_reg_704 |   32   |
|  select_ln28_23_reg_709 |    4   |
|  select_ln28_26_reg_714 |    4   |
|  select_ln28_28_reg_726 |   32   |
|  select_ln28_29_reg_731 |   32   |
|  select_ln28_30_reg_736 |   32   |
|   select_ln28_reg_694   |   32   |
|  select_ln32_5_reg_777  |   32   |
|   select_ln32_reg_772   |   32   |
|       tmp_reg_807       |   32   |
|      tmp_s_reg_812      |   32   |
|    zext_ln28_reg_719    |   32   |
|    zext_ln32_reg_753    |   32   |
+-------------------------+--------+
|          Total          |  1146  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_69 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_83 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_96 |  p0  |   2  |   4  |    8   ||    9    |
|   empty_reg_221  |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   168  ||  3.775  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   355  |  1746  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   45   |
|  Register |    -   |    -   |  1146  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    3   |  1501  |  1791  |
+-----------+--------+--------+--------+--------+
