// Seed: 2087041501
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input wand id_2,
    input tri1 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wire id_8,
    input supply1 id_9,
    input supply1 id_10
    , id_18,
    input supply1 id_11,
    output wand id_12,
    input wire id_13,
    input uwire id_14,
    input uwire id_15,
    input tri0 id_16
);
  wire id_19;
endmodule
module module_1 #(
    parameter id_1 = 32'd40
) (
    input supply0 id_0,
    input tri1 _id_1,
    input wire id_2,
    output wand id_3,
    input supply0 id_4,
    input supply1 id_5,
    input uwire id_6,
    input uwire id_7,
    input tri0 id_8,
    input wor id_9,
    input tri0 id_10,
    input uwire id_11
);
  parameter id_13 = 1;
  wire id_14;
  logic [1 : id_1] id_15;
  ;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_6,
      id_9,
      id_5,
      id_3,
      id_6,
      id_5,
      id_4,
      id_2,
      id_11,
      id_2,
      id_3,
      id_10,
      id_0,
      id_4,
      id_6
  );
  assign modCall_1.id_13 = 0;
  wire id_16 [-1 : 1];
  wire id_17;
  ;
endmodule
