$date
	Sat Oct 22 20:28:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#973405
b1010 !
1"
#973406
b1010 &
b1010 %
1$
#973407
0"
#973410
b101 &
b101 %
#973414
b10000 &
b10000 %
#973418
b1000 &
b1000 %
#973422
b100 &
b100 %
#973426
b10 &
b10 %
#973430
b1 &
1#
b1 %
#973434
b0 &
b0 %
0#
0$
#2047971
b111 !
1"
#2047974
b111 &
b111 %
1$
#2047975
0"
#2047978
b10110 &
b10110 %
#2047982
b1011 &
b1011 %
#2047986
b100010 &
b100010 %
#2047990
b10001 &
b10001 %
#2047994
b110100 &
b110100 %
#2047998
b11010 &
b11010 %
#2048002
b1101 &
b1101 %
#2048006
b101000 &
b101000 %
#2048010
b10100 &
b10100 %
#2048014
b1010 &
b1010 %
#2048018
b101 &
b101 %
#2048022
b10000 &
b10000 %
#2048026
b1000 &
b1000 %
#2048030
b100 &
b100 %
#2048034
b10 &
b10 %
#2048038
b1 &
1#
b1 %
#2048042
b0 &
b0 %
0#
0$
#3054822
b10100 &
b10100 %
1$
b10100 !
1"
#3054823
0"
#3054826
b1010 &
b1010 %
#3054830
b101 &
b101 %
#3054834
b10000 &
b10000 %
#3054838
b1000 &
b1000 %
#3054842
b100 &
b100 %
#3054846
b10 &
b10 %
#3054850
b1 &
b1 %
1#
#3054854
b0 &
0#
b0 %
0$
#4500012
