# DLX-Project

Overleaf TeX URL: https://www.overleaf.com/18196542nddgrggtchyj

Project structure:

# sim
### TODO

# syn
### TODO

# vhd
* a - Full DLX Design
  * a.a - Generic cache design, should support arbitrary associativity and *write-back* write policy
  * a.b - Control Unit (CU), microprogrammed
  * a.c - Datapath, 5 stage pipeline
    * a.c.a - Fetch stage
    * a.c.b - Decode stage
    * a.c.c - Execute stage
    * a.c.d - Memory stage
    * a.c.e - Write back stage
