/*
 * Copyright HeteroCL authors. All Rights Reserved.
 * SPDX-License-Identifier: Apache-2.0
 */

#include "PassDetail.h"

#include "hcl/Dialect/HeteroCLDialect.h"
#include "hcl/Dialect/HeteroCLOps.h"
#include "hcl/Dialect/HeteroCLTypes.h"
#include "hcl/Support/Utils.h"
#include "hcl/Transforms/Passes.h"

#include "mlir/Dialect/Affine/IR/AffineOps.h"
#include "mlir/Dialect/Func/IR/FuncOps.h"
#include "mlir/Dialect/MemRef/IR/MemRef.h"
#include "mlir/Dialect/SCF/IR/SCF.h"

#include <map>
#include <set>

using namespace mlir;
using namespace hcl;

namespace mlir {
namespace hcl {

class Node {
  // Member variables
  Operation *op;
  DeviceEnum device = DeviceEnum::UnknownDevice;
  std::vector<Node *> upstream;
  std::vector<Node *> downstream;
  std::vector<Operation *> consumedMemRefs;
  std::vector<Operation *> producedMemRefs;

public:
  Node(Operation *op) : op(op) {}
  void addUpstream(Node *node) { upstream.push_back(node); }
  void addDownstream(Node *node) { downstream.push_back(node); }
  void addConsumedMemRef(Operation *memRef) {
    consumedMemRefs.push_back(memRef);
  }
  void addProducedMemRef(Operation *memRef) {
    producedMemRefs.push_back(memRef);
  }
  std::vector<Node *> getUpstream() { return this->upstream; }
  std::vector<Node *> getDownstream() { return this->downstream; }
  DeviceEnum getDevice() { return this->device; }
  void setDevice(DeviceEnum device) { this->device = device; }
  std::vector<Operation *> getConsumedMemRefs() { return consumedMemRefs; }
  void print() {
    llvm::outs() << "Node: " << this->getName();
    llvm::outs() << " [" << this->getDeviceName() << "]\n";
    llvm::outs() << "  Upstream: ";
    for (auto node : this->upstream) {
      llvm::outs() << node->getName() << " ";
    }
    llvm::outs() << "\n";
    llvm::outs() << "  Downstream: ";
    for (auto node : this->downstream) {
      llvm::outs() << node->getName() << " ";
    }
    llvm::outs() << "\n";
  }
  std::string getName() {
    // check if "op_name" attribute exists
    if (this->op->getAttr("op_name")) {
      return this->op->getAttr("op_name").cast<StringAttr>().getValue().str();
    } else if (this->op->getAttr("loop_name")) {
      return this->op->getAttr("loop_name").cast<StringAttr>().getValue().str();
    } else {
      return this->op->getName().getStringRef().str();
    }
  }
  std::string getDeviceName() {
    switch (this->device) {
    case DeviceEnum::CPUDevice:
      return "CPU";
    case DeviceEnum::FPGADevice:
      return "FPGA";
    case DeviceEnum::GPUDevice:
      return "GPU";
    default:
      return "Unknown";
    }
  }
};

class DataFlowGraph {
  // Member variables
  std::map<std::string, Node *> nodeMap;

public:
  void addNode(Node *node) { this->nodeMap[node->getName()] = node; }
  void addEdge(Node *src, Node *dst) {
    src->addDownstream(dst);
    dst->addUpstream(src);
  }
  Node *getNode(std::string name) { return this->nodeMap[name]; }
  void getNodeByConsumedMemRef(Operation *memRef,
                               std::vector<Node *> &consumerNodes) {
    for (auto node : this->nodeMap) {
      for (auto consumedMemRef : node.second->getConsumedMemRefs()) {
        if (consumedMemRef == memRef) {
          consumerNodes.push_back(node.second);
        }
      }
    }
  }
  void print() {
    // print the graph
    for (auto node : this->nodeMap) {
      node.second->print();
    }
  }

  void propagateDevice() {
    // propagate device to all nodes
    for (auto node : this->nodeMap) {
      // get the device of the node
      DeviceEnum device = node.second->getDevice();
      // propagate the device to all downstream nodes
      for (auto downstreamNode : node.second->getDownstream()) {
        if (downstreamNode->getDevice() == DeviceEnum::UnknownDevice) {
          downstreamNode->setDevice(device);
        }
      }
    }
  }

  void partition(ModuleOp &mod, func::FuncOp &funcOp) {
    // partition doesn't work now because of outline op
    // collect all nodes on FPGA
    OpBuilder builder(funcOp.getBody().back().getTerminator());
    std::vector<Node *> fpgaNodes;
    std::vector<Operation *> op_handles;
    for (auto node : this->nodeMap) {
      if (node.second->getDevice() == DeviceEnum::FPGADevice) {
        fpgaNodes.push_back(node.second);
        auto op_handle = builder.create<CreateOpHandleOp>(
            funcOp.getLoc(), node.second->getName());
        op_handles.push_back(op_handle);
      }
    }
    // SmallVector<Value> op_handles_values;
    // for (auto op_handle : op_handles) {
    //   op_handles_values.push_back(op_handle->getResult(0));
    // }
    // auto outline_op = builder.create<OutlineOp>(funcOp.getLoc(),
    // op_handles_values); if (failed(runOutline(mod, funcOp, outline_op))) {
    //   funcOp->emitError("Failed to outline the kernel function");
    // }
    return;
  }
};

void getAllLoadedMemRefs(Operation *op, std::set<Operation *> &memRefs) {
  SmallVector<Operation *, 8> loadOps;
  op->walk([&](Operation *op) {
    if (isa<AffineLoadOp>(op)) {
      loadOps.push_back(op);
    } else if (isa<memref::LoadOp>(op)) {
      loadOps.push_back(op);
    }
  });

  // add memrefs to the set
  for (auto loadOp : loadOps) {
    auto operand = loadOp->getOperand(0);
    // check if operand defining op is a block arg
    if (operand.isa<BlockArgument>()) {
      // get block arg index
      unsigned int index = operand.cast<BlockArgument>().getArgNumber();
      memRefs.insert(reinterpret_cast<Operation *>(index));
    } else {
      memRefs.insert(loadOp->getOperand(0).getDefiningOp());
    }
  }
}

void getAllStoredMemRefs(Operation *op, std::set<Operation *> &memRefs) {
  SmallVector<Operation *, 8> storeOps;
  op->walk([&](Operation *op) {
    if (isa<AffineStoreOp>(op)) {
      storeOps.push_back(op);
    } else if (isa<memref::StoreOp>(op)) {
      storeOps.push_back(op);
    }
  });

  // add memrefs to the set
  for (auto storeOp : storeOps) {
    auto operand = storeOp->getOperand(1);
    if (operand.isa<BlockArgument>()) {
      // get block arg index
      unsigned int index = operand.cast<BlockArgument>().getArgNumber();
      memRefs.insert(reinterpret_cast<Operation *>(index));
    } else {
      memRefs.insert(storeOp->getOperand(1).getDefiningOp());
    }
  }
}

DataFlowGraph buildDFGInScope(Operation &scope_op) {
  // build a data flow graph
  // given an operation as the scope of the graph
  DataFlowGraph graph;
  std::map<Operation *, Node *> latestProducer;
  for (auto &region : scope_op.getRegions()) {
    for (auto &block : region.getBlocks()) {
      for (auto &op : block.getOperations()) {
        // skip op that is not a loop
        if (!isa<AffineForOp>(op) && !isa<scf::ForOp>(op)) {
          continue;
        }
        // create a node for each op
        Node *node = new Node(&op);
        graph.addNode(node);
        // get all the memrefs consumed and produced by the op
        std::set<Operation *> consumedMemRefs;
        std::set<Operation *> producedMemRefs;
        getAllLoadedMemRefs(&op, consumedMemRefs);
        getAllStoredMemRefs(&op, producedMemRefs);
        // add edges to the graph
        for (auto memRef : consumedMemRefs) {
          // get the node that produces the memref
          // add an edge from the node to the current node
          // check if memRef is in latestProducer map
          node->addConsumedMemRef(memRef);
          if (latestProducer.find(memRef) != latestProducer.end()) {
            Node *producer = latestProducer[memRef];
            graph.addEdge(producer, node);
          }
        }
        // update the latest producer for each memref
        for (auto memRef : producedMemRefs) {
          node->addProducedMemRef(memRef);
          latestProducer[memRef] = node;
        }
      }
    }
  }
  return graph;
}

void buildHierarchicalDFG(
    ModuleOp &module, std::map<Operation *, DataFlowGraph> &hierarchicalDFG) {
  // build a hierarchical data flow graph
  // given a module
  // get all the top level ops
  SmallVector<Operation *, 4> topLevelOps;
  module.walk([&](Operation *op) {
    if (isa<AffineForOp>(op) || isa<scf::ForOp>(op) || isa<func::FuncOp>(op)) {
      topLevelOps.push_back(op);
    }
  });
  // build a data flow graph for each top level op
  for (auto op : topLevelOps) {
    DataFlowGraph graph = buildDFGInScope(*op);
    hierarchicalDFG[op] = graph;
  }
}

/// Pass entry point
bool applyDataPlacement(ModuleOp &module) {
  /* Assumptions:
   * 1. The module has a top-level function called "top"
   */

  // get top-level function
  func::FuncOp func = module.lookupSymbol<func::FuncOp>("top");

  // build a hierarchical data flow graph
  // key: scope of the graph, an operation that has body (e.g. forOp, funcOp)
  // value: data flow graph
  std::map<Operation *, DataFlowGraph> hierarchicalDFG;
  buildHierarchicalDFG(module, hierarchicalDFG);

  // get all HostXcelTo ops
  SmallVector<Operation *, 4> hostXcelToOps;
  module.walk([&](Operation *op) {
    if (isa<HostXcelToOp>(op)) {
      hostXcelToOps.push_back(op);
    }
  });

  // Label Nodes with their device
  std::set<Operation *> scopes;
  for (auto op : hostXcelToOps) {
    HostXcelToOp toOp = dyn_cast<HostXcelToOp>(op);
    auto target = toOp.target();
    Operation *target_defining_op;
    if (target.isa<BlockArgument>()) {
      // get block arg index
      unsigned int index = target.cast<BlockArgument>().getArgNumber();
      target_defining_op = reinterpret_cast<Operation *>(index);
    } else {
      target_defining_op = target.getDefiningOp();
    }
    auto optional_axis = toOp.axis();
    Operation *scope_op; // which scope of graph does the op partition
    // check if axis has value
    if (optional_axis) {
      auto loopHandle =
          dyn_cast<CreateLoopHandleOp>(optional_axis.getDefiningOp());
      const auto loop_name = loopHandle.loop_name();
      const auto op_name =
          dyn_cast<CreateOpHandleOp>(loopHandle.op().getDefiningOp()).op_name();
      // get the loop op
      AffineForOp rootForOp;
      if (failed(getStage(func, rootForOp, op_name))) {
        func.emitError("Cannot find Stage ") << op_name.str();
        return false;
      }
      // get the loop op that has the specified axis
      Operation *axis_op;
      rootForOp.walk([&](Operation *op) {
        if (isa<AffineForOp>(op)) {
          AffineForOp forOp = dyn_cast<AffineForOp>(op);
          if (forOp.getOperation()
                  ->getAttr("loop_name")
                  .cast<StringAttr>()
                  .getValue() == loop_name) {
            axis_op = forOp.getOperation();
          }
        }
      });
      if (axis_op == nullptr) {
        op->emitError("Cannot find loop ") << loop_name.str();
        return false;
      }
      int axis_index = getLoop(rootForOp, loop_name);
      // get parent operation of the axis op
      scope_op = axis_op->getParentOp();
      // get the data flow graph of the scope
      DataFlowGraph graph = hierarchicalDFG[scope_op];
      Node *target_node = axis_index == 0 ? graph.getNode(op_name.str())
                                          : graph.getNode(loop_name.str());
      auto device = toOp.device();
      for (auto node : target_node->getDownstream()) {
        node->setDevice(device);
        // llvm::outs() << "set node " << node->getName() << " to device " <<
        // node->getDeviceName() << "\n";
      }
    } else {
      // if axis is not specified, the memref must be a block argument
      if (!target.isa<BlockArgument>()) {
        op->emitError(
            "axis is not specified, but the memref is not a block argument");
        return false;
      }
      scope_op = func.getOperation();
      // get the data flow graph of the scope
      DataFlowGraph graph = hierarchicalDFG[scope_op];
      // get the node that consumes the memref
      std::vector<Node *> target_nodes;
      graph.getNodeByConsumedMemRef(target_defining_op, target_nodes);
      auto device = toOp.device();
      for (auto node : target_nodes) {
        node->setDevice(device);
        // llvm::outs() << "set node " << node->getName() << " to device " <<
        // node->getDeviceName() << "\n";
      }
    }
    scopes.insert(scope_op);
  }

  // propagate device information and partition graphs
  for (auto scope : scopes) {
    DataFlowGraph graph = hierarchicalDFG[scope];
    graph.propagateDevice();
    graph.partition(module, func);
    graph.print();
  }

  // for (auto func : module.getOps<func::FuncOp>()) {
  //   DataFlowGraph graph = buildDFG(*func.getOperation());
  //   graph.print();
  // }

  // try creating a new module
  // this worked:
  // OpBuilder builder(module.getContext());
  // builder.setInsertionPointToStart(module.getBody());
  // builder.create<ModuleOp>(module.getLoc());

  // move all ops in the old module to the new module
  //   newModule.getBody()->getOperations().splice(
  //         newModule.getBody()->begin(), module.getBody()->getOperations());
  return true;
}

} // namespace hcl
} // namespace mlir

namespace {
struct HCLDataPlacementTransformation
    : public DataPlacementBase<HCLDataPlacementTransformation> {
  void runOnOperation() override {
    auto mod = getOperation();
    if (!applyDataPlacement(mod)) {
      signalPassFailure();
    }
  }
};
} // namespace

namespace mlir {
namespace hcl {
std::unique_ptr<OperationPass<ModuleOp>> createDataPlacementPass() {
  return std::make_unique<HCLDataPlacementTransformation>();
}
} // namespace hcl
} // namespace mlir