
STM32_ADXL345_LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a358  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c0  0800a4e8  0800a4e8  0000b4e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a9a8  0800a9a8  0000c1e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a9a8  0800a9a8  0000b9a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a9b0  0800a9b0  0000c1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a9b0  0800a9b0  0000b9b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a9b4  0800a9b4  0000b9b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800a9b8  0000c000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000368  200001e8  0800aba0  0000c1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000550  0800aba0  0000c550  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f187  00000000  00000000  0000c218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024a7  00000000  00000000  0001b39f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001010  00000000  00000000  0001d848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c5d  00000000  00000000  0001e858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028919  00000000  00000000  0001f4b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012017  00000000  00000000  00047dce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f8a60  00000000  00000000  00059de5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00152845  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057f0  00000000  00000000  00152888  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00158078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a4d0 	.word	0x0800a4d0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0800a4d0 	.word	0x0800a4d0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2lz>:
 8000c88:	b538      	push	{r3, r4, r5, lr}
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	4604      	mov	r4, r0
 8000c90:	460d      	mov	r5, r1
 8000c92:	f7ff ff23 	bl	8000adc <__aeabi_dcmplt>
 8000c96:	b928      	cbnz	r0, 8000ca4 <__aeabi_d2lz+0x1c>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	4629      	mov	r1, r5
 8000c9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ca0:	f000 b80a 	b.w	8000cb8 <__aeabi_d2ulz>
 8000ca4:	4620      	mov	r0, r4
 8000ca6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000caa:	f000 f805 	bl	8000cb8 <__aeabi_d2ulz>
 8000cae:	4240      	negs	r0, r0
 8000cb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb4:	bd38      	pop	{r3, r4, r5, pc}
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_d2ulz>:
 8000cb8:	b5d0      	push	{r4, r6, r7, lr}
 8000cba:	4b0c      	ldr	r3, [pc, #48]	@ (8000cec <__aeabi_d2ulz+0x34>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4606      	mov	r6, r0
 8000cc0:	460f      	mov	r7, r1
 8000cc2:	f7ff fc99 	bl	80005f8 <__aeabi_dmul>
 8000cc6:	f7ff ff6f 	bl	8000ba8 <__aeabi_d2uiz>
 8000cca:	4604      	mov	r4, r0
 8000ccc:	f7ff fc1a 	bl	8000504 <__aeabi_ui2d>
 8000cd0:	4b07      	ldr	r3, [pc, #28]	@ (8000cf0 <__aeabi_d2ulz+0x38>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f7ff fc90 	bl	80005f8 <__aeabi_dmul>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4630      	mov	r0, r6
 8000cde:	4639      	mov	r1, r7
 8000ce0:	f7ff fad2 	bl	8000288 <__aeabi_dsub>
 8000ce4:	f7ff ff60 	bl	8000ba8 <__aeabi_d2uiz>
 8000ce8:	4621      	mov	r1, r4
 8000cea:	bdd0      	pop	{r4, r6, r7, pc}
 8000cec:	3df00000 	.word	0x3df00000
 8000cf0:	41f00000 	.word	0x41f00000

08000cf4 <adxl_write>:
float acceleration = 0;

char acc_conv_value[7]; // Need space for the null terminator '\0'

void adxl_write (uint8_t address, uint8_t value)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b084      	sub	sp, #16
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	460a      	mov	r2, r1
 8000cfe:	71fb      	strb	r3, [r7, #7]
 8000d00:	4613      	mov	r3, r2
 8000d02:	71bb      	strb	r3, [r7, #6]
	uint8_t data[2];
	data[0] = address|0x40;  // multibyte write
 8000d04:	79fb      	ldrb	r3, [r7, #7]
 8000d06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d0a:	b2db      	uxtb	r3, r3
 8000d0c:	733b      	strb	r3, [r7, #12]
	data[1] = value;
 8000d0e:	79bb      	ldrb	r3, [r7, #6]
 8000d10:	737b      	strb	r3, [r7, #13]
	// GPIO_PIN_6 Pin need for enable adxl 345 module
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);  // pull the cs pin low
 8000d12:	2200      	movs	r2, #0
 8000d14:	2140      	movs	r1, #64	@ 0x40
 8000d16:	4809      	ldr	r0, [pc, #36]	@ (8000d3c <adxl_write+0x48>)
 8000d18:	f001 ffd6 	bl	8002cc8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit  (&hspi1, data, 2, 100);  // write data to register
 8000d1c:	f107 010c 	add.w	r1, r7, #12
 8000d20:	2364      	movs	r3, #100	@ 0x64
 8000d22:	2202      	movs	r2, #2
 8000d24:	4806      	ldr	r0, [pc, #24]	@ (8000d40 <adxl_write+0x4c>)
 8000d26:	f003 fd58 	bl	80047da <HAL_SPI_Transmit>
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // pull the cs pin high
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	2140      	movs	r1, #64	@ 0x40
 8000d2e:	4803      	ldr	r0, [pc, #12]	@ (8000d3c <adxl_write+0x48>)
 8000d30:	f001 ffca 	bl	8002cc8 <HAL_GPIO_WritePin>
}
 8000d34:	bf00      	nop
 8000d36:	3710      	adds	r7, #16
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	48000400 	.word	0x48000400
 8000d40:	20000240 	.word	0x20000240

08000d44 <adxl_read>:

void adxl_read (uint8_t address)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	71fb      	strb	r3, [r7, #7]
	address |= 0x80;  // read operation
 8000d4e:	79fb      	ldrb	r3, [r7, #7]
 8000d50:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000d54:	b2db      	uxtb	r3, r3
 8000d56:	71fb      	strb	r3, [r7, #7]
	address |= 0x40;  // multibyte read
 8000d58:	79fb      	ldrb	r3, [r7, #7]
 8000d5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d5e:	b2db      	uxtb	r3, r3
 8000d60:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);  // pull the pin low
 8000d62:	2200      	movs	r2, #0
 8000d64:	2140      	movs	r1, #64	@ 0x40
 8000d66:	480c      	ldr	r0, [pc, #48]	@ (8000d98 <adxl_read+0x54>)
 8000d68:	f001 ffae 	bl	8002cc8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit (&hspi1, &address, 1, 100);  // send address
 8000d6c:	1df9      	adds	r1, r7, #7
 8000d6e:	2364      	movs	r3, #100	@ 0x64
 8000d70:	2201      	movs	r2, #1
 8000d72:	480a      	ldr	r0, [pc, #40]	@ (8000d9c <adxl_read+0x58>)
 8000d74:	f003 fd31 	bl	80047da <HAL_SPI_Transmit>
	HAL_SPI_Receive (&hspi1, data_rec, 6, 100);  // receive 6 bytes data
 8000d78:	2364      	movs	r3, #100	@ 0x64
 8000d7a:	2206      	movs	r2, #6
 8000d7c:	4908      	ldr	r1, [pc, #32]	@ (8000da0 <adxl_read+0x5c>)
 8000d7e:	4807      	ldr	r0, [pc, #28]	@ (8000d9c <adxl_read+0x58>)
 8000d80:	f003 fea0 	bl	8004ac4 <HAL_SPI_Receive>
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // pull the pin high
 8000d84:	2201      	movs	r2, #1
 8000d86:	2140      	movs	r1, #64	@ 0x40
 8000d88:	4803      	ldr	r0, [pc, #12]	@ (8000d98 <adxl_read+0x54>)
 8000d8a:	f001 ff9d 	bl	8002cc8 <HAL_GPIO_WritePin>
}
 8000d8e:	bf00      	nop
 8000d90:	3708      	adds	r7, #8
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	48000400 	.word	0x48000400
 8000d9c:	20000240 	.word	0x20000240
 8000da0:	2000038c 	.word	0x2000038c

08000da4 <adxl_init>:

void adxl_init (void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
	adxl_write (0x31, 0x01);  // data_format range= +- 4g
 8000da8:	2101      	movs	r1, #1
 8000daa:	2031      	movs	r0, #49	@ 0x31
 8000dac:	f7ff ffa2 	bl	8000cf4 <adxl_write>
	adxl_write (0x2d, 0x00);  // reset all bits
 8000db0:	2100      	movs	r1, #0
 8000db2:	202d      	movs	r0, #45	@ 0x2d
 8000db4:	f7ff ff9e 	bl	8000cf4 <adxl_write>
	adxl_write (0x2d, 0x08);  // power_cntl measure and wake up 8hz
 8000db8:	2108      	movs	r1, #8
 8000dba:	202d      	movs	r0, #45	@ 0x2d
 8000dbc:	f7ff ff9a 	bl	8000cf4 <adxl_write>
}
 8000dc0:	bf00      	nop
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <calculate_acceleration>:

float calculate_acceleration(float x, float y, float z) {
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b086      	sub	sp, #24
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	ed87 0a03 	vstr	s0, [r7, #12]
 8000dce:	edc7 0a02 	vstr	s1, [r7, #8]
 8000dd2:	ed87 1a01 	vstr	s2, [r7, #4]
    float acceleration = sqrt(x * x + y * y + z * z);
 8000dd6:	edd7 7a03 	vldr	s15, [r7, #12]
 8000dda:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000dde:	edd7 7a02 	vldr	s15, [r7, #8]
 8000de2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000de6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000dea:	edd7 7a01 	vldr	s15, [r7, #4]
 8000dee:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000df2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000df6:	ee17 0a90 	vmov	r0, s15
 8000dfa:	f7ff fba5 	bl	8000548 <__aeabi_f2d>
 8000dfe:	4602      	mov	r2, r0
 8000e00:	460b      	mov	r3, r1
 8000e02:	ec43 2b10 	vmov	d0, r2, r3
 8000e06:	f009 fa5d 	bl	800a2c4 <sqrt>
 8000e0a:	ec53 2b10 	vmov	r2, r3, d0
 8000e0e:	4610      	mov	r0, r2
 8000e10:	4619      	mov	r1, r3
 8000e12:	f7ff fee9 	bl	8000be8 <__aeabi_d2f>
 8000e16:	4603      	mov	r3, r0
 8000e18:	617b      	str	r3, [r7, #20]
    return acceleration;
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	ee07 3a90 	vmov	s15, r3
}
 8000e20:	eeb0 0a67 	vmov.f32	s0, s15
 8000e24:	3718      	adds	r7, #24
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
	...

08000e2c <callback_image_value>:

void callback_image_value()
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
	acceleration = calculate_acceleration(xg,yg,zg);
 8000e30:	4b12      	ldr	r3, [pc, #72]	@ (8000e7c <callback_image_value+0x50>)
 8000e32:	edd3 7a00 	vldr	s15, [r3]
 8000e36:	4b12      	ldr	r3, [pc, #72]	@ (8000e80 <callback_image_value+0x54>)
 8000e38:	ed93 7a00 	vldr	s14, [r3]
 8000e3c:	4b11      	ldr	r3, [pc, #68]	@ (8000e84 <callback_image_value+0x58>)
 8000e3e:	edd3 6a00 	vldr	s13, [r3]
 8000e42:	eeb0 1a66 	vmov.f32	s2, s13
 8000e46:	eef0 0a47 	vmov.f32	s1, s14
 8000e4a:	eeb0 0a67 	vmov.f32	s0, s15
 8000e4e:	f7ff ffb9 	bl	8000dc4 <calculate_acceleration>
 8000e52:	eef0 7a40 	vmov.f32	s15, s0
 8000e56:	4b0c      	ldr	r3, [pc, #48]	@ (8000e88 <callback_image_value+0x5c>)
 8000e58:	edc3 7a00 	vstr	s15, [r3]

	sprintf(acc_conv_value, "%.4f", acceleration);
 8000e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000e88 <callback_image_value+0x5c>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4618      	mov	r0, r3
 8000e62:	f7ff fb71 	bl	8000548 <__aeabi_f2d>
 8000e66:	4602      	mov	r2, r0
 8000e68:	460b      	mov	r3, r1
 8000e6a:	4908      	ldr	r1, [pc, #32]	@ (8000e8c <callback_image_value+0x60>)
 8000e6c:	4808      	ldr	r0, [pc, #32]	@ (8000e90 <callback_image_value+0x64>)
 8000e6e:	f005 fdef 	bl	8006a50 <siprintf>

	BSP_LCD_GLASS_DisplayString((uint8_t *)acc_conv_value);
 8000e72:	4807      	ldr	r0, [pc, #28]	@ (8000e90 <callback_image_value+0x64>)
 8000e74:	f000 fb34 	bl	80014e0 <BSP_LCD_GLASS_DisplayString>
}
 8000e78:	bf00      	nop
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	20000398 	.word	0x20000398
 8000e80:	2000039c 	.word	0x2000039c
 8000e84:	200003a0 	.word	0x200003a0
 8000e88:	200003a4 	.word	0x200003a4
 8000e8c:	0800a4e8 	.word	0x0800a4e8
 8000e90:	200003a8 	.word	0x200003a8
 8000e94:	00000000 	.word	0x00000000

08000e98 <callback_adxl_read>:

void callback_adxl_read(){
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
    adxl_read(0x32);
 8000e9c:	2032      	movs	r0, #50	@ 0x32
 8000e9e:	f7ff ff51 	bl	8000d44 <adxl_read>
	  x = ((data_rec[1]<<8)| data_rec[0]);
 8000ea2:	4b31      	ldr	r3, [pc, #196]	@ (8000f68 <callback_adxl_read+0xd0>)
 8000ea4:	785b      	ldrb	r3, [r3, #1]
 8000ea6:	021b      	lsls	r3, r3, #8
 8000ea8:	b21a      	sxth	r2, r3
 8000eaa:	4b2f      	ldr	r3, [pc, #188]	@ (8000f68 <callback_adxl_read+0xd0>)
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	b21b      	sxth	r3, r3
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	b21a      	sxth	r2, r3
 8000eb4:	4b2d      	ldr	r3, [pc, #180]	@ (8000f6c <callback_adxl_read+0xd4>)
 8000eb6:	801a      	strh	r2, [r3, #0]
	  y = ((data_rec[3]<<8)| data_rec[2]);
 8000eb8:	4b2b      	ldr	r3, [pc, #172]	@ (8000f68 <callback_adxl_read+0xd0>)
 8000eba:	78db      	ldrb	r3, [r3, #3]
 8000ebc:	021b      	lsls	r3, r3, #8
 8000ebe:	b21a      	sxth	r2, r3
 8000ec0:	4b29      	ldr	r3, [pc, #164]	@ (8000f68 <callback_adxl_read+0xd0>)
 8000ec2:	789b      	ldrb	r3, [r3, #2]
 8000ec4:	b21b      	sxth	r3, r3
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	b21a      	sxth	r2, r3
 8000eca:	4b29      	ldr	r3, [pc, #164]	@ (8000f70 <callback_adxl_read+0xd8>)
 8000ecc:	801a      	strh	r2, [r3, #0]
	  z = ((data_rec[5]<<8)| data_rec[4]);
 8000ece:	4b26      	ldr	r3, [pc, #152]	@ (8000f68 <callback_adxl_read+0xd0>)
 8000ed0:	795b      	ldrb	r3, [r3, #5]
 8000ed2:	021b      	lsls	r3, r3, #8
 8000ed4:	b21a      	sxth	r2, r3
 8000ed6:	4b24      	ldr	r3, [pc, #144]	@ (8000f68 <callback_adxl_read+0xd0>)
 8000ed8:	791b      	ldrb	r3, [r3, #4]
 8000eda:	b21b      	sxth	r3, r3
 8000edc:	4313      	orrs	r3, r2
 8000ede:	b21a      	sxth	r2, r3
 8000ee0:	4b24      	ldr	r3, [pc, #144]	@ (8000f74 <callback_adxl_read+0xdc>)
 8000ee2:	801a      	strh	r2, [r3, #0]

	  xg = x * 0.0078;
 8000ee4:	4b21      	ldr	r3, [pc, #132]	@ (8000f6c <callback_adxl_read+0xd4>)
 8000ee6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000eea:	4618      	mov	r0, r3
 8000eec:	f7ff fb1a 	bl	8000524 <__aeabi_i2d>
 8000ef0:	a31b      	add	r3, pc, #108	@ (adr r3, 8000f60 <callback_adxl_read+0xc8>)
 8000ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ef6:	f7ff fb7f 	bl	80005f8 <__aeabi_dmul>
 8000efa:	4602      	mov	r2, r0
 8000efc:	460b      	mov	r3, r1
 8000efe:	4610      	mov	r0, r2
 8000f00:	4619      	mov	r1, r3
 8000f02:	f7ff fe71 	bl	8000be8 <__aeabi_d2f>
 8000f06:	4603      	mov	r3, r0
 8000f08:	4a1b      	ldr	r2, [pc, #108]	@ (8000f78 <callback_adxl_read+0xe0>)
 8000f0a:	6013      	str	r3, [r2, #0]
	  yg = y * 0.0078;
 8000f0c:	4b18      	ldr	r3, [pc, #96]	@ (8000f70 <callback_adxl_read+0xd8>)
 8000f0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f12:	4618      	mov	r0, r3
 8000f14:	f7ff fb06 	bl	8000524 <__aeabi_i2d>
 8000f18:	a311      	add	r3, pc, #68	@ (adr r3, 8000f60 <callback_adxl_read+0xc8>)
 8000f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f1e:	f7ff fb6b 	bl	80005f8 <__aeabi_dmul>
 8000f22:	4602      	mov	r2, r0
 8000f24:	460b      	mov	r3, r1
 8000f26:	4610      	mov	r0, r2
 8000f28:	4619      	mov	r1, r3
 8000f2a:	f7ff fe5d 	bl	8000be8 <__aeabi_d2f>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	4a12      	ldr	r2, [pc, #72]	@ (8000f7c <callback_adxl_read+0xe4>)
 8000f32:	6013      	str	r3, [r2, #0]
	  zg = z * 0.0078;
 8000f34:	4b0f      	ldr	r3, [pc, #60]	@ (8000f74 <callback_adxl_read+0xdc>)
 8000f36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f7ff faf2 	bl	8000524 <__aeabi_i2d>
 8000f40:	a307      	add	r3, pc, #28	@ (adr r3, 8000f60 <callback_adxl_read+0xc8>)
 8000f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f46:	f7ff fb57 	bl	80005f8 <__aeabi_dmul>
 8000f4a:	4602      	mov	r2, r0
 8000f4c:	460b      	mov	r3, r1
 8000f4e:	4610      	mov	r0, r2
 8000f50:	4619      	mov	r1, r3
 8000f52:	f7ff fe49 	bl	8000be8 <__aeabi_d2f>
 8000f56:	4603      	mov	r3, r0
 8000f58:	4a09      	ldr	r2, [pc, #36]	@ (8000f80 <callback_adxl_read+0xe8>)
 8000f5a:	6013      	str	r3, [r2, #0]
}
 8000f5c:	bf00      	nop
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	8e8a71de 	.word	0x8e8a71de
 8000f64:	3f7ff2e4 	.word	0x3f7ff2e4
 8000f68:	2000038c 	.word	0x2000038c
 8000f6c:	20000392 	.word	0x20000392
 8000f70:	20000394 	.word	0x20000394
 8000f74:	20000396 	.word	0x20000396
 8000f78:	20000398 	.word	0x20000398
 8000f7c:	2000039c 	.word	0x2000039c
 8000f80:	200003a0 	.word	0x200003a0

08000f84 <HAL_TIM_PeriodElapsedCallback>:
// Interrupt
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a0b      	ldr	r2, [pc, #44]	@ (8000fc0 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d102      	bne.n	8000f9c <HAL_TIM_PeriodElapsedCallback+0x18>
	{
	adxl_read_state=1;
 8000f96:	4b0b      	ldr	r3, [pc, #44]	@ (8000fc4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000f98:	2201      	movs	r2, #1
 8000f9a:	701a      	strb	r2, [r3, #0]
	}

	if(htim->Instance == TIM7)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a09      	ldr	r2, [pc, #36]	@ (8000fc8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d107      	bne.n	8000fb6 <HAL_TIM_PeriodElapsedCallback+0x32>
	{
	lcd_image_value_state = 1;
 8000fa6:	4b09      	ldr	r3, [pc, #36]	@ (8000fcc <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000fa8:	2201      	movs	r2, #1
 8000faa:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_8);
 8000fac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fb0:	4807      	ldr	r0, [pc, #28]	@ (8000fd0 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000fb2:	f001 fea1 	bl	8002cf8 <HAL_GPIO_TogglePin>
	}
};
 8000fb6:	bf00      	nop
 8000fb8:	3708      	adds	r7, #8
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	40001000 	.word	0x40001000
 8000fc4:	20000388 	.word	0x20000388
 8000fc8:	40001400 	.word	0x40001400
 8000fcc:	20000389 	.word	0x20000389
 8000fd0:	48001000 	.word	0x48001000

08000fd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fd8:	f001 fb21 	bl	800261e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fdc:	f000 f83e 	bl	800105c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fe0:	f000 f9ac 	bl	800133c <MX_GPIO_Init>
  MX_LCD_Init();
 8000fe4:	f000 f88e 	bl	8001104 <MX_LCD_Init>
  MX_SPI1_Init();
 8000fe8:	f000 f8c4 	bl	8001174 <MX_SPI1_Init>
  MX_TIM6_Init();
 8000fec:	f000 f93a 	bl	8001264 <MX_TIM6_Init>
  MX_TIM7_Init();
 8000ff0:	f000 f96e 	bl	80012d0 <MX_TIM7_Init>
  MX_TIM4_Init();
 8000ff4:	f000 f8fc 	bl	80011f0 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  //Init timers
  HAL_TIM_Base_Start_IT(&htim6);
 8000ff8:	4813      	ldr	r0, [pc, #76]	@ (8001048 <main+0x74>)
 8000ffa:	f004 fad1 	bl	80055a0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 8000ffe:	4813      	ldr	r0, [pc, #76]	@ (800104c <main+0x78>)
 8001000:	f004 face 	bl	80055a0 <HAL_TIM_Base_Start_IT>

  // init LCD
  BSP_LCD_GLASS_Init();
 8001004:	f000 fa1a 	bl	800143c <BSP_LCD_GLASS_Init>
  BSP_LCD_GLASS_Contrast(5);
 8001008:	2005      	movs	r0, #5
 800100a:	f000 fa51 	bl	80014b0 <BSP_LCD_GLASS_Contrast>

 // init adxl
  adxl_init();
 800100e:	f7ff fec9 	bl	8000da4 <adxl_init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(adxl_init_state == 1)
 8001012:	4b0f      	ldr	r3, [pc, #60]	@ (8001050 <main+0x7c>)
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	2b01      	cmp	r3, #1
 8001018:	d102      	bne.n	8001020 <main+0x4c>
	  {

		  adxl_init_state = 0;
 800101a:	4b0d      	ldr	r3, [pc, #52]	@ (8001050 <main+0x7c>)
 800101c:	2200      	movs	r2, #0
 800101e:	701a      	strb	r2, [r3, #0]
	  }

	  if(adxl_read_state == 1)
 8001020:	4b0c      	ldr	r3, [pc, #48]	@ (8001054 <main+0x80>)
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	2b01      	cmp	r3, #1
 8001026:	d104      	bne.n	8001032 <main+0x5e>
	  {
		callback_adxl_read();
 8001028:	f7ff ff36 	bl	8000e98 <callback_adxl_read>
		adxl_read_state=0;
 800102c:	4b09      	ldr	r3, [pc, #36]	@ (8001054 <main+0x80>)
 800102e:	2200      	movs	r2, #0
 8001030:	701a      	strb	r2, [r3, #0]
	  }

	  if(lcd_image_value_state == 1)
 8001032:	4b09      	ldr	r3, [pc, #36]	@ (8001058 <main+0x84>)
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	2b01      	cmp	r3, #1
 8001038:	d1eb      	bne.n	8001012 <main+0x3e>
	  {
		 callback_image_value();
 800103a:	f7ff fef7 	bl	8000e2c <callback_image_value>
		 lcd_image_value_state = 0;
 800103e:	4b06      	ldr	r3, [pc, #24]	@ (8001058 <main+0x84>)
 8001040:	2200      	movs	r2, #0
 8001042:	701a      	strb	r2, [r3, #0]
	  if(adxl_init_state == 1)
 8001044:	e7e5      	b.n	8001012 <main+0x3e>
 8001046:	bf00      	nop
 8001048:	200002f0 	.word	0x200002f0
 800104c:	2000033c 	.word	0x2000033c
 8001050:	20000000 	.word	0x20000000
 8001054:	20000388 	.word	0x20000388
 8001058:	20000389 	.word	0x20000389

0800105c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b096      	sub	sp, #88	@ 0x58
 8001060:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001062:	f107 0314 	add.w	r3, r7, #20
 8001066:	2244      	movs	r2, #68	@ 0x44
 8001068:	2100      	movs	r1, #0
 800106a:	4618      	mov	r0, r3
 800106c:	f005 fd53 	bl	8006b16 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001070:	463b      	mov	r3, r7
 8001072:	2200      	movs	r2, #0
 8001074:	601a      	str	r2, [r3, #0]
 8001076:	605a      	str	r2, [r3, #4]
 8001078:	609a      	str	r2, [r3, #8]
 800107a:	60da      	str	r2, [r3, #12]
 800107c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800107e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001082:	f002 f82d 	bl	80030e0 <HAL_PWREx_ControlVoltageScaling>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800108c:	f000 f9d0 	bl	8001430 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001090:	230a      	movs	r3, #10
 8001092:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001094:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001098:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800109a:	2310      	movs	r3, #16
 800109c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800109e:	2301      	movs	r3, #1
 80010a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010a2:	2302      	movs	r3, #2
 80010a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010a6:	2302      	movs	r3, #2
 80010a8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80010aa:	2301      	movs	r3, #1
 80010ac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80010ae:	230a      	movs	r3, #10
 80010b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80010b2:	2307      	movs	r3, #7
 80010b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80010b6:	2302      	movs	r3, #2
 80010b8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010ba:	2302      	movs	r3, #2
 80010bc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010be:	f107 0314 	add.w	r3, r7, #20
 80010c2:	4618      	mov	r0, r3
 80010c4:	f002 f862 	bl	800318c <HAL_RCC_OscConfig>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <SystemClock_Config+0x76>
  {
    Error_Handler();
 80010ce:	f000 f9af 	bl	8001430 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010d2:	230f      	movs	r3, #15
 80010d4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010d6:	2303      	movs	r3, #3
 80010d8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010da:	2300      	movs	r3, #0
 80010dc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010de:	2300      	movs	r3, #0
 80010e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010e2:	2300      	movs	r3, #0
 80010e4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80010e6:	463b      	mov	r3, r7
 80010e8:	2104      	movs	r1, #4
 80010ea:	4618      	mov	r0, r3
 80010ec:	f002 fc2a 	bl	8003944 <HAL_RCC_ClockConfig>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80010f6:	f000 f99b 	bl	8001430 <Error_Handler>
  }
}
 80010fa:	bf00      	nop
 80010fc:	3758      	adds	r7, #88	@ 0x58
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
	...

08001104 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8001108:	4b18      	ldr	r3, [pc, #96]	@ (800116c <MX_LCD_Init+0x68>)
 800110a:	4a19      	ldr	r2, [pc, #100]	@ (8001170 <MX_LCD_Init+0x6c>)
 800110c:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 800110e:	4b17      	ldr	r3, [pc, #92]	@ (800116c <MX_LCD_Init+0x68>)
 8001110:	2200      	movs	r2, #0
 8001112:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8001114:	4b15      	ldr	r3, [pc, #84]	@ (800116c <MX_LCD_Init+0x68>)
 8001116:	2200      	movs	r2, #0
 8001118:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 800111a:	4b14      	ldr	r3, [pc, #80]	@ (800116c <MX_LCD_Init+0x68>)
 800111c:	220c      	movs	r2, #12
 800111e:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8001120:	4b12      	ldr	r3, [pc, #72]	@ (800116c <MX_LCD_Init+0x68>)
 8001122:	2200      	movs	r2, #0
 8001124:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8001126:	4b11      	ldr	r3, [pc, #68]	@ (800116c <MX_LCD_Init+0x68>)
 8001128:	2200      	movs	r2, #0
 800112a:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 800112c:	4b0f      	ldr	r3, [pc, #60]	@ (800116c <MX_LCD_Init+0x68>)
 800112e:	2200      	movs	r2, #0
 8001130:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 8001132:	4b0e      	ldr	r3, [pc, #56]	@ (800116c <MX_LCD_Init+0x68>)
 8001134:	2200      	movs	r2, #0
 8001136:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8001138:	4b0c      	ldr	r3, [pc, #48]	@ (800116c <MX_LCD_Init+0x68>)
 800113a:	2200      	movs	r2, #0
 800113c:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 800113e:	4b0b      	ldr	r3, [pc, #44]	@ (800116c <MX_LCD_Init+0x68>)
 8001140:	2200      	movs	r2, #0
 8001142:	631a      	str	r2, [r3, #48]	@ 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8001144:	4b09      	ldr	r3, [pc, #36]	@ (800116c <MX_LCD_Init+0x68>)
 8001146:	2200      	movs	r2, #0
 8001148:	629a      	str	r2, [r3, #40]	@ 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 800114a:	4b08      	ldr	r3, [pc, #32]	@ (800116c <MX_LCD_Init+0x68>)
 800114c:	2200      	movs	r2, #0
 800114e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 8001150:	4b06      	ldr	r3, [pc, #24]	@ (800116c <MX_LCD_Init+0x68>)
 8001152:	2200      	movs	r2, #0
 8001154:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8001156:	4805      	ldr	r0, [pc, #20]	@ (800116c <MX_LCD_Init+0x68>)
 8001158:	f001 fde8 	bl	8002d2c <HAL_LCD_Init>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <MX_LCD_Init+0x62>
  {
    Error_Handler();
 8001162:	f000 f965 	bl	8001430 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 8001166:	bf00      	nop
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	20000204 	.word	0x20000204
 8001170:	40002400 	.word	0x40002400

08001174 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001178:	4b1b      	ldr	r3, [pc, #108]	@ (80011e8 <MX_SPI1_Init+0x74>)
 800117a:	4a1c      	ldr	r2, [pc, #112]	@ (80011ec <MX_SPI1_Init+0x78>)
 800117c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800117e:	4b1a      	ldr	r3, [pc, #104]	@ (80011e8 <MX_SPI1_Init+0x74>)
 8001180:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001184:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001186:	4b18      	ldr	r3, [pc, #96]	@ (80011e8 <MX_SPI1_Init+0x74>)
 8001188:	2200      	movs	r2, #0
 800118a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800118c:	4b16      	ldr	r3, [pc, #88]	@ (80011e8 <MX_SPI1_Init+0x74>)
 800118e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001192:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001194:	4b14      	ldr	r3, [pc, #80]	@ (80011e8 <MX_SPI1_Init+0x74>)
 8001196:	2202      	movs	r2, #2
 8001198:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800119a:	4b13      	ldr	r3, [pc, #76]	@ (80011e8 <MX_SPI1_Init+0x74>)
 800119c:	2201      	movs	r2, #1
 800119e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80011a0:	4b11      	ldr	r3, [pc, #68]	@ (80011e8 <MX_SPI1_Init+0x74>)
 80011a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011a6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80011a8:	4b0f      	ldr	r3, [pc, #60]	@ (80011e8 <MX_SPI1_Init+0x74>)
 80011aa:	2228      	movs	r2, #40	@ 0x28
 80011ac:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011ae:	4b0e      	ldr	r3, [pc, #56]	@ (80011e8 <MX_SPI1_Init+0x74>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80011b4:	4b0c      	ldr	r3, [pc, #48]	@ (80011e8 <MX_SPI1_Init+0x74>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011ba:	4b0b      	ldr	r3, [pc, #44]	@ (80011e8 <MX_SPI1_Init+0x74>)
 80011bc:	2200      	movs	r2, #0
 80011be:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80011c0:	4b09      	ldr	r3, [pc, #36]	@ (80011e8 <MX_SPI1_Init+0x74>)
 80011c2:	2207      	movs	r2, #7
 80011c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80011c6:	4b08      	ldr	r3, [pc, #32]	@ (80011e8 <MX_SPI1_Init+0x74>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80011cc:	4b06      	ldr	r3, [pc, #24]	@ (80011e8 <MX_SPI1_Init+0x74>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80011d2:	4805      	ldr	r0, [pc, #20]	@ (80011e8 <MX_SPI1_Init+0x74>)
 80011d4:	f003 fa5e 	bl	8004694 <HAL_SPI_Init>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80011de:	f000 f927 	bl	8001430 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80011e2:	bf00      	nop
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	20000240 	.word	0x20000240
 80011ec:	40013000 	.word	0x40013000

080011f0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011f6:	1d3b      	adds	r3, r7, #4
 80011f8:	2200      	movs	r2, #0
 80011fa:	601a      	str	r2, [r3, #0]
 80011fc:	605a      	str	r2, [r3, #4]
 80011fe:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001200:	4b16      	ldr	r3, [pc, #88]	@ (800125c <MX_TIM4_Init+0x6c>)
 8001202:	4a17      	ldr	r2, [pc, #92]	@ (8001260 <MX_TIM4_Init+0x70>)
 8001204:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001206:	4b15      	ldr	r3, [pc, #84]	@ (800125c <MX_TIM4_Init+0x6c>)
 8001208:	2200      	movs	r2, #0
 800120a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800120c:	4b13      	ldr	r3, [pc, #76]	@ (800125c <MX_TIM4_Init+0x6c>)
 800120e:	2200      	movs	r2, #0
 8001210:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001212:	4b12      	ldr	r3, [pc, #72]	@ (800125c <MX_TIM4_Init+0x6c>)
 8001214:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001218:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800121a:	4b10      	ldr	r3, [pc, #64]	@ (800125c <MX_TIM4_Init+0x6c>)
 800121c:	2200      	movs	r2, #0
 800121e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001220:	4b0e      	ldr	r3, [pc, #56]	@ (800125c <MX_TIM4_Init+0x6c>)
 8001222:	2200      	movs	r2, #0
 8001224:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OnePulse_Init(&htim4, TIM_OPMODE_SINGLE) != HAL_OK)
 8001226:	2108      	movs	r1, #8
 8001228:	480c      	ldr	r0, [pc, #48]	@ (800125c <MX_TIM4_Init+0x6c>)
 800122a:	f004 fa29 	bl	8005680 <HAL_TIM_OnePulse_Init>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <MX_TIM4_Init+0x48>
  {
    Error_Handler();
 8001234:	f000 f8fc 	bl	8001430 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001238:	2300      	movs	r3, #0
 800123a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800123c:	2300      	movs	r3, #0
 800123e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001240:	1d3b      	adds	r3, r7, #4
 8001242:	4619      	mov	r1, r3
 8001244:	4805      	ldr	r0, [pc, #20]	@ (800125c <MX_TIM4_Init+0x6c>)
 8001246:	f004 fc2f 	bl	8005aa8 <HAL_TIMEx_MasterConfigSynchronization>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 8001250:	f000 f8ee 	bl	8001430 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001254:	bf00      	nop
 8001256:	3710      	adds	r7, #16
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	200002a4 	.word	0x200002a4
 8001260:	40000800 	.word	0x40000800

08001264 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800126a:	1d3b      	adds	r3, r7, #4
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	605a      	str	r2, [r3, #4]
 8001272:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001274:	4b14      	ldr	r3, [pc, #80]	@ (80012c8 <MX_TIM6_Init+0x64>)
 8001276:	4a15      	ldr	r2, [pc, #84]	@ (80012cc <MX_TIM6_Init+0x68>)
 8001278:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 3;
 800127a:	4b13      	ldr	r3, [pc, #76]	@ (80012c8 <MX_TIM6_Init+0x64>)
 800127c:	2203      	movs	r2, #3
 800127e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001280:	4b11      	ldr	r3, [pc, #68]	@ (80012c8 <MX_TIM6_Init+0x64>)
 8001282:	2200      	movs	r2, #0
 8001284:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 64000;
 8001286:	4b10      	ldr	r3, [pc, #64]	@ (80012c8 <MX_TIM6_Init+0x64>)
 8001288:	f44f 427a 	mov.w	r2, #64000	@ 0xfa00
 800128c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800128e:	4b0e      	ldr	r3, [pc, #56]	@ (80012c8 <MX_TIM6_Init+0x64>)
 8001290:	2200      	movs	r2, #0
 8001292:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001294:	480c      	ldr	r0, [pc, #48]	@ (80012c8 <MX_TIM6_Init+0x64>)
 8001296:	f004 f92b 	bl	80054f0 <HAL_TIM_Base_Init>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80012a0:	f000 f8c6 	bl	8001430 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012a4:	2300      	movs	r3, #0
 80012a6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012a8:	2300      	movs	r3, #0
 80012aa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80012ac:	1d3b      	adds	r3, r7, #4
 80012ae:	4619      	mov	r1, r3
 80012b0:	4805      	ldr	r0, [pc, #20]	@ (80012c8 <MX_TIM6_Init+0x64>)
 80012b2:	f004 fbf9 	bl	8005aa8 <HAL_TIMEx_MasterConfigSynchronization>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80012bc:	f000 f8b8 	bl	8001430 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80012c0:	bf00      	nop
 80012c2:	3710      	adds	r7, #16
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	200002f0 	.word	0x200002f0
 80012cc:	40001000 	.word	0x40001000

080012d0 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012d6:	1d3b      	adds	r3, r7, #4
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]
 80012de:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80012e0:	4b14      	ldr	r3, [pc, #80]	@ (8001334 <MX_TIM7_Init+0x64>)
 80012e2:	4a15      	ldr	r2, [pc, #84]	@ (8001338 <MX_TIM7_Init+0x68>)
 80012e4:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 123;
 80012e6:	4b13      	ldr	r3, [pc, #76]	@ (8001334 <MX_TIM7_Init+0x64>)
 80012e8:	227b      	movs	r2, #123	@ 0x7b
 80012ea:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ec:	4b11      	ldr	r3, [pc, #68]	@ (8001334 <MX_TIM7_Init+0x64>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 64516;
 80012f2:	4b10      	ldr	r3, [pc, #64]	@ (8001334 <MX_TIM7_Init+0x64>)
 80012f4:	f64f 4204 	movw	r2, #64516	@ 0xfc04
 80012f8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001334 <MX_TIM7_Init+0x64>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001300:	480c      	ldr	r0, [pc, #48]	@ (8001334 <MX_TIM7_Init+0x64>)
 8001302:	f004 f8f5 	bl	80054f0 <HAL_TIM_Base_Init>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 800130c:	f000 f890 	bl	8001430 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001310:	2300      	movs	r3, #0
 8001312:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001314:	2300      	movs	r3, #0
 8001316:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001318:	1d3b      	adds	r3, r7, #4
 800131a:	4619      	mov	r1, r3
 800131c:	4805      	ldr	r0, [pc, #20]	@ (8001334 <MX_TIM7_Init+0x64>)
 800131e:	f004 fbc3 	bl	8005aa8 <HAL_TIMEx_MasterConfigSynchronization>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001328:	f000 f882 	bl	8001430 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800132c:	bf00      	nop
 800132e:	3710      	adds	r7, #16
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	2000033c 	.word	0x2000033c
 8001338:	40001400 	.word	0x40001400

0800133c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b08a      	sub	sp, #40	@ 0x28
 8001340:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001342:	f107 0314 	add.w	r3, r7, #20
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	605a      	str	r2, [r3, #4]
 800134c:	609a      	str	r2, [r3, #8]
 800134e:	60da      	str	r2, [r3, #12]
 8001350:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001352:	4b34      	ldr	r3, [pc, #208]	@ (8001424 <MX_GPIO_Init+0xe8>)
 8001354:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001356:	4a33      	ldr	r2, [pc, #204]	@ (8001424 <MX_GPIO_Init+0xe8>)
 8001358:	f043 0304 	orr.w	r3, r3, #4
 800135c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800135e:	4b31      	ldr	r3, [pc, #196]	@ (8001424 <MX_GPIO_Init+0xe8>)
 8001360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001362:	f003 0304 	and.w	r3, r3, #4
 8001366:	613b      	str	r3, [r7, #16]
 8001368:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800136a:	4b2e      	ldr	r3, [pc, #184]	@ (8001424 <MX_GPIO_Init+0xe8>)
 800136c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136e:	4a2d      	ldr	r2, [pc, #180]	@ (8001424 <MX_GPIO_Init+0xe8>)
 8001370:	f043 0301 	orr.w	r3, r3, #1
 8001374:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001376:	4b2b      	ldr	r3, [pc, #172]	@ (8001424 <MX_GPIO_Init+0xe8>)
 8001378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800137a:	f003 0301 	and.w	r3, r3, #1
 800137e:	60fb      	str	r3, [r7, #12]
 8001380:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001382:	4b28      	ldr	r3, [pc, #160]	@ (8001424 <MX_GPIO_Init+0xe8>)
 8001384:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001386:	4a27      	ldr	r2, [pc, #156]	@ (8001424 <MX_GPIO_Init+0xe8>)
 8001388:	f043 0302 	orr.w	r3, r3, #2
 800138c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800138e:	4b25      	ldr	r3, [pc, #148]	@ (8001424 <MX_GPIO_Init+0xe8>)
 8001390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001392:	f003 0302 	and.w	r3, r3, #2
 8001396:	60bb      	str	r3, [r7, #8]
 8001398:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800139a:	4b22      	ldr	r3, [pc, #136]	@ (8001424 <MX_GPIO_Init+0xe8>)
 800139c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800139e:	4a21      	ldr	r2, [pc, #132]	@ (8001424 <MX_GPIO_Init+0xe8>)
 80013a0:	f043 0310 	orr.w	r3, r3, #16
 80013a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001424 <MX_GPIO_Init+0xe8>)
 80013a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013aa:	f003 0310 	and.w	r3, r3, #16
 80013ae:	607b      	str	r3, [r7, #4]
 80013b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD_Red_Pin|CS_Pin, GPIO_PIN_RESET);
 80013b2:	2200      	movs	r2, #0
 80013b4:	2144      	movs	r1, #68	@ 0x44
 80013b6:	481c      	ldr	r0, [pc, #112]	@ (8001428 <MX_GPIO_Init+0xec>)
 80013b8:	f001 fc86 	bl	8002cc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_Green_GPIO_Port, LD_Green_Pin, GPIO_PIN_RESET);
 80013bc:	2200      	movs	r2, #0
 80013be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013c2:	481a      	ldr	r0, [pc, #104]	@ (800142c <MX_GPIO_Init+0xf0>)
 80013c4:	f001 fc80 	bl	8002cc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Joy_Center_Pin Joy_Left_Pin Joy_Right_Pin Joy_Up_Pin
                           Joy_Down_Pin */
  GPIO_InitStruct.Pin = Joy_Center_Pin|Joy_Left_Pin|Joy_Right_Pin|Joy_Up_Pin
 80013c8:	232f      	movs	r3, #47	@ 0x2f
 80013ca:	617b      	str	r3, [r7, #20]
                          |Joy_Down_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013cc:	2300      	movs	r3, #0
 80013ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d0:	2300      	movs	r3, #0
 80013d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d4:	f107 0314 	add.w	r3, r7, #20
 80013d8:	4619      	mov	r1, r3
 80013da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013de:	f001 fac9 	bl	8002974 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD_Red_Pin CS_Pin */
  GPIO_InitStruct.Pin = LD_Red_Pin|CS_Pin;
 80013e2:	2344      	movs	r3, #68	@ 0x44
 80013e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e6:	2301      	movs	r3, #1
 80013e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ea:	2300      	movs	r3, #0
 80013ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ee:	2300      	movs	r3, #0
 80013f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f2:	f107 0314 	add.w	r3, r7, #20
 80013f6:	4619      	mov	r1, r3
 80013f8:	480b      	ldr	r0, [pc, #44]	@ (8001428 <MX_GPIO_Init+0xec>)
 80013fa:	f001 fabb 	bl	8002974 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_Green_Pin */
  GPIO_InitStruct.Pin = LD_Green_Pin;
 80013fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001402:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001404:	2301      	movs	r3, #1
 8001406:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001408:	2300      	movs	r3, #0
 800140a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140c:	2300      	movs	r3, #0
 800140e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD_Green_GPIO_Port, &GPIO_InitStruct);
 8001410:	f107 0314 	add.w	r3, r7, #20
 8001414:	4619      	mov	r1, r3
 8001416:	4805      	ldr	r0, [pc, #20]	@ (800142c <MX_GPIO_Init+0xf0>)
 8001418:	f001 faac 	bl	8002974 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800141c:	bf00      	nop
 800141e:	3728      	adds	r7, #40	@ 0x28
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	40021000 	.word	0x40021000
 8001428:	48000400 	.word	0x48000400
 800142c:	48001000 	.word	0x48001000

08001430 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001434:	b672      	cpsid	i
}
 8001436:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001438:	bf00      	nop
 800143a:	e7fd      	b.n	8001438 <Error_Handler+0x8>

0800143c <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8001440:	4b19      	ldr	r3, [pc, #100]	@ (80014a8 <BSP_LCD_GLASS_Init+0x6c>)
 8001442:	4a1a      	ldr	r2, [pc, #104]	@ (80014ac <BSP_LCD_GLASS_Init+0x70>)
 8001444:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8001446:	4b18      	ldr	r3, [pc, #96]	@ (80014a8 <BSP_LCD_GLASS_Init+0x6c>)
 8001448:	2200      	movs	r2, #0
 800144a:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 800144c:	4b16      	ldr	r3, [pc, #88]	@ (80014a8 <BSP_LCD_GLASS_Init+0x6c>)
 800144e:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 8001452:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8001454:	4b14      	ldr	r3, [pc, #80]	@ (80014a8 <BSP_LCD_GLASS_Init+0x6c>)
 8001456:	220c      	movs	r2, #12
 8001458:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 800145a:	4b13      	ldr	r3, [pc, #76]	@ (80014a8 <BSP_LCD_GLASS_Init+0x6c>)
 800145c:	2240      	movs	r2, #64	@ 0x40
 800145e:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8001460:	4b11      	ldr	r3, [pc, #68]	@ (80014a8 <BSP_LCD_GLASS_Init+0x6c>)
 8001462:	2200      	movs	r2, #0
 8001464:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8001466:	4b10      	ldr	r3, [pc, #64]	@ (80014a8 <BSP_LCD_GLASS_Init+0x6c>)
 8001468:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 800146c:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 800146e:	4b0e      	ldr	r3, [pc, #56]	@ (80014a8 <BSP_LCD_GLASS_Init+0x6c>)
 8001470:	2200      	movs	r2, #0
 8001472:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8001474:	4b0c      	ldr	r3, [pc, #48]	@ (80014a8 <BSP_LCD_GLASS_Init+0x6c>)
 8001476:	2240      	movs	r2, #64	@ 0x40
 8001478:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 800147a:	4b0b      	ldr	r3, [pc, #44]	@ (80014a8 <BSP_LCD_GLASS_Init+0x6c>)
 800147c:	2200      	movs	r2, #0
 800147e:	625a      	str	r2, [r3, #36]	@ 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8001480:	4b09      	ldr	r3, [pc, #36]	@ (80014a8 <BSP_LCD_GLASS_Init+0x6c>)
 8001482:	2200      	movs	r2, #0
 8001484:	629a      	str	r2, [r3, #40]	@ 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8001486:	4b08      	ldr	r3, [pc, #32]	@ (80014a8 <BSP_LCD_GLASS_Init+0x6c>)
 8001488:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800148c:	62da      	str	r2, [r3, #44]	@ 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 800148e:	4b06      	ldr	r3, [pc, #24]	@ (80014a8 <BSP_LCD_GLASS_Init+0x6c>)
 8001490:	2200      	movs	r2, #0
 8001492:	631a      	str	r2, [r3, #48]	@ 0x30
  
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8001494:	4804      	ldr	r0, [pc, #16]	@ (80014a8 <BSP_LCD_GLASS_Init+0x6c>)
 8001496:	f000 f85b 	bl	8001550 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 800149a:	4803      	ldr	r0, [pc, #12]	@ (80014a8 <BSP_LCD_GLASS_Init+0x6c>)
 800149c:	f001 fc46 	bl	8002d2c <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 80014a0:	f000 f84c 	bl	800153c <BSP_LCD_GLASS_Clear>
}
 80014a4:	bf00      	nop
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	200003b0 	.word	0x200003b0
 80014ac:	40002400 	.word	0x40002400

080014b0 <BSP_LCD_GLASS_Contrast>:
  *     @arg LCD_CONTRASTLEVEL_6: Maximum Voltage = 3.38V
  *     @arg LCD_CONTRASTLEVEL_7: Maximum Voltage = 3.51V
  * @retval None
  */
void BSP_LCD_GLASS_Contrast(uint32_t Contrast)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  __HAL_LCD_CONTRAST_CONFIG(&LCDHandle, Contrast);
 80014b8:	4b08      	ldr	r3, [pc, #32]	@ (80014dc <BSP_LCD_GLASS_Contrast+0x2c>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80014c2:	4b06      	ldr	r3, [pc, #24]	@ (80014dc <BSP_LCD_GLASS_Contrast+0x2c>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	687a      	ldr	r2, [r7, #4]
 80014c8:	430a      	orrs	r2, r1
 80014ca:	605a      	str	r2, [r3, #4]
 80014cc:	4803      	ldr	r0, [pc, #12]	@ (80014dc <BSP_LCD_GLASS_Contrast+0x2c>)
 80014ce:	f001 fdd7 	bl	8003080 <LCD_WaitForSynchro>
}
 80014d2:	bf00      	nop
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	200003b0 	.word	0x200003b0

080014e0 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t* ptr)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b084      	sub	sp, #16
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 80014e8:	2300      	movs	r3, #0
 80014ea:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 80014ec:	e00b      	b.n	8001506 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 80014ee:	7bfb      	ldrb	r3, [r7, #15]
 80014f0:	2200      	movs	r2, #0
 80014f2:	2100      	movs	r1, #0
 80014f4:	6878      	ldr	r0, [r7, #4]
 80014f6:	f000 fa4b 	bl	8001990 <WriteChar>

    /* Point on the next character */
    ptr++;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	3301      	adds	r3, #1
 80014fe:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8001500:	7bfb      	ldrb	r3, [r7, #15]
 8001502:	3301      	adds	r3, #1
 8001504:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	2b00      	cmp	r3, #0
 800150c:	bf14      	ite	ne
 800150e:	2301      	movne	r3, #1
 8001510:	2300      	moveq	r3, #0
 8001512:	b2da      	uxtb	r2, r3
 8001514:	7bfb      	ldrb	r3, [r7, #15]
 8001516:	2b05      	cmp	r3, #5
 8001518:	bf94      	ite	ls
 800151a:	2301      	movls	r3, #1
 800151c:	2300      	movhi	r3, #0
 800151e:	b2db      	uxtb	r3, r3
 8001520:	4013      	ands	r3, r2
 8001522:	b2db      	uxtb	r3, r3
 8001524:	2b00      	cmp	r3, #0
 8001526:	d1e2      	bne.n	80014ee <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8001528:	4803      	ldr	r0, [pc, #12]	@ (8001538 <BSP_LCD_GLASS_DisplayString+0x58>)
 800152a:	f001 fd70 	bl	800300e <HAL_LCD_UpdateDisplayRequest>
}
 800152e:	bf00      	nop
 8001530:	3710      	adds	r7, #16
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	200003b0 	.word	0x200003b0

0800153c <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 8001540:	4802      	ldr	r0, [pc, #8]	@ (800154c <BSP_LCD_GLASS_Clear+0x10>)
 8001542:	f001 fd0e 	bl	8002f62 <HAL_LCD_Clear>
}
 8001546:	bf00      	nop
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	200003b0 	.word	0x200003b0

08001550 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b0c0      	sub	sp, #256	@ 0x100
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8001558:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	605a      	str	r2, [r3, #4]
 8001562:	609a      	str	r2, [r3, #8]
 8001564:	60da      	str	r2, [r3, #12]
 8001566:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8001568:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 800156c:	2244      	movs	r2, #68	@ 0x44
 800156e:	2100      	movs	r1, #0
 8001570:	4618      	mov	r0, r3
 8001572:	f005 fad0 	bl	8006b16 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8001576:	f107 0320 	add.w	r3, r7, #32
 800157a:	2288      	movs	r2, #136	@ 0x88
 800157c:	2100      	movs	r1, #0
 800157e:	4618      	mov	r0, r3
 8001580:	f005 fac9 	bl	8006b16 <memset>
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8001584:	4b51      	ldr	r3, [pc, #324]	@ (80016cc <LCD_MspInit+0x17c>)
 8001586:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001588:	4a50      	ldr	r2, [pc, #320]	@ (80016cc <LCD_MspInit+0x17c>)
 800158a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800158e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001590:	4b4e      	ldr	r3, [pc, #312]	@ (80016cc <LCD_MspInit+0x17c>)
 8001592:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001594:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001598:	61fb      	str	r3, [r7, #28]
 800159a:	69fb      	ldr	r3, [r7, #28]
  
  /*##-2- Configure LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 800159c:	2304      	movs	r3, #4
 800159e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 80015a2:	2300      	movs	r3, #0
 80015a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 80015a8:	2301      	movs	r3, #1
 80015aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 80015ae:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80015b2:	4618      	mov	r0, r3
 80015b4:	f001 fdea 	bl	800318c <HAL_RCC_OscConfig>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <LCD_MspInit+0x72>
  { 
    while(1);
 80015be:	bf00      	nop
 80015c0:	e7fd      	b.n	80015be <LCD_MspInit+0x6e>
  }
  
  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80015c2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80015c6:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80015c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 80015d0:	f107 0320 	add.w	r3, r7, #32
 80015d4:	4618      	mov	r0, r3
 80015d6:	f002 fba1 	bl	8003d1c <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015da:	4b3c      	ldr	r3, [pc, #240]	@ (80016cc <LCD_MspInit+0x17c>)
 80015dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015de:	4a3b      	ldr	r2, [pc, #236]	@ (80016cc <LCD_MspInit+0x17c>)
 80015e0:	f043 0301 	orr.w	r3, r3, #1
 80015e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015e6:	4b39      	ldr	r3, [pc, #228]	@ (80016cc <LCD_MspInit+0x17c>)
 80015e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ea:	f003 0301 	and.w	r3, r3, #1
 80015ee:	61bb      	str	r3, [r7, #24]
 80015f0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015f2:	4b36      	ldr	r3, [pc, #216]	@ (80016cc <LCD_MspInit+0x17c>)
 80015f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f6:	4a35      	ldr	r2, [pc, #212]	@ (80016cc <LCD_MspInit+0x17c>)
 80015f8:	f043 0302 	orr.w	r3, r3, #2
 80015fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015fe:	4b33      	ldr	r3, [pc, #204]	@ (80016cc <LCD_MspInit+0x17c>)
 8001600:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001602:	f003 0302 	and.w	r3, r3, #2
 8001606:	617b      	str	r3, [r7, #20]
 8001608:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800160a:	4b30      	ldr	r3, [pc, #192]	@ (80016cc <LCD_MspInit+0x17c>)
 800160c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800160e:	4a2f      	ldr	r2, [pc, #188]	@ (80016cc <LCD_MspInit+0x17c>)
 8001610:	f043 0304 	orr.w	r3, r3, #4
 8001614:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001616:	4b2d      	ldr	r3, [pc, #180]	@ (80016cc <LCD_MspInit+0x17c>)
 8001618:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800161a:	f003 0304 	and.w	r3, r3, #4
 800161e:	613b      	str	r3, [r7, #16]
 8001620:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001622:	4b2a      	ldr	r3, [pc, #168]	@ (80016cc <LCD_MspInit+0x17c>)
 8001624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001626:	4a29      	ldr	r2, [pc, #164]	@ (80016cc <LCD_MspInit+0x17c>)
 8001628:	f043 0308 	orr.w	r3, r3, #8
 800162c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800162e:	4b27      	ldr	r3, [pc, #156]	@ (80016cc <LCD_MspInit+0x17c>)
 8001630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001632:	f003 0308 	and.w	r3, r3, #8
 8001636:	60fb      	str	r3, [r7, #12]
 8001638:	68fb      	ldr	r3, [r7, #12]

  
  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 800163a:	f248 73c0 	movw	r3, #34752	@ 0x87c0
 800163e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8001642:	2302      	movs	r3, #2
 8001644:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8001648:	2300      	movs	r3, #0
 800164a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_HIGH;
 800164e:	2303      	movs	r3, #3
 8001650:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8001654:	230b      	movs	r3, #11
 8001656:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 800165a:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 800165e:	4619      	mov	r1, r3
 8001660:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001664:	f001 f986 	bl	8002974 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8001668:	f24f 2333 	movw	r3, #62003	@ 0xf233
 800166c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8001670:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8001674:	4619      	mov	r1, r3
 8001676:	4816      	ldr	r0, [pc, #88]	@ (80016d0 <LCD_MspInit+0x180>)
 8001678:	f001 f97c 	bl	8002974 <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 800167c:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 8001680:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8001684:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8001688:	4619      	mov	r1, r3
 800168a:	4812      	ldr	r0, [pc, #72]	@ (80016d4 <LCD_MspInit+0x184>)
 800168c:	f001 f972 	bl	8002974 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8001690:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8001694:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8001698:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 800169c:	4619      	mov	r1, r3
 800169e:	480e      	ldr	r0, [pc, #56]	@ (80016d8 <LCD_MspInit+0x188>)
 80016a0:	f001 f968 	bl	8002974 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 80016a4:	2002      	movs	r0, #2
 80016a6:	f001 f82f 	bl	8002708 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 80016aa:	4b08      	ldr	r3, [pc, #32]	@ (80016cc <LCD_MspInit+0x17c>)
 80016ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ae:	4a07      	ldr	r2, [pc, #28]	@ (80016cc <LCD_MspInit+0x17c>)
 80016b0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80016b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80016b6:	4b05      	ldr	r3, [pc, #20]	@ (80016cc <LCD_MspInit+0x17c>)
 80016b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80016be:	60bb      	str	r3, [r7, #8]
 80016c0:	68bb      	ldr	r3, [r7, #8]
}
 80016c2:	bf00      	nop
 80016c4:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	40021000 	.word	0x40021000
 80016d0:	48000400 	.word	0x48000400
 80016d4:	48000800 	.word	0x48000800
 80016d8:	48000c00 	.word	0x48000c00

080016dc <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t* Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 80016dc:	b480      	push	{r7}
 80016de:	b085      	sub	sp, #20
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
 80016e4:	460b      	mov	r3, r1
 80016e6:	70fb      	strb	r3, [r7, #3]
 80016e8:	4613      	mov	r3, r2
 80016ea:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 80016ec:	2300      	movs	r3, #0
 80016ee:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 80016f0:	2300      	movs	r3, #0
 80016f2:	737b      	strb	r3, [r7, #13]
 80016f4:	2300      	movs	r3, #0
 80016f6:	733b      	strb	r3, [r7, #12]
  
  switch (*Char)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	2bff      	cmp	r3, #255	@ 0xff
 80016fe:	f000 80e8 	beq.w	80018d2 <Convert+0x1f6>
 8001702:	2bff      	cmp	r3, #255	@ 0xff
 8001704:	f300 80f1 	bgt.w	80018ea <Convert+0x20e>
 8001708:	2bb5      	cmp	r3, #181	@ 0xb5
 800170a:	f000 80cb 	beq.w	80018a4 <Convert+0x1c8>
 800170e:	2bb5      	cmp	r3, #181	@ 0xb5
 8001710:	f300 80eb 	bgt.w	80018ea <Convert+0x20e>
 8001714:	2b6e      	cmp	r3, #110	@ 0x6e
 8001716:	f300 80a9 	bgt.w	800186c <Convert+0x190>
 800171a:	2b20      	cmp	r3, #32
 800171c:	f2c0 80e5 	blt.w	80018ea <Convert+0x20e>
 8001720:	3b20      	subs	r3, #32
 8001722:	2b4e      	cmp	r3, #78	@ 0x4e
 8001724:	f200 80e1 	bhi.w	80018ea <Convert+0x20e>
 8001728:	a201      	add	r2, pc, #4	@ (adr r2, 8001730 <Convert+0x54>)
 800172a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800172e:	bf00      	nop
 8001730:	08001873 	.word	0x08001873
 8001734:	080018eb 	.word	0x080018eb
 8001738:	080018eb 	.word	0x080018eb
 800173c:	080018eb 	.word	0x080018eb
 8001740:	080018eb 	.word	0x080018eb
 8001744:	080018cb 	.word	0x080018cb
 8001748:	080018eb 	.word	0x080018eb
 800174c:	080018eb 	.word	0x080018eb
 8001750:	08001881 	.word	0x08001881
 8001754:	08001887 	.word	0x08001887
 8001758:	08001879 	.word	0x08001879
 800175c:	080018b5 	.word	0x080018b5
 8001760:	080018eb 	.word	0x080018eb
 8001764:	080018ad 	.word	0x080018ad
 8001768:	080018eb 	.word	0x080018eb
 800176c:	080018bd 	.word	0x080018bd
 8001770:	080018db 	.word	0x080018db
 8001774:	080018db 	.word	0x080018db
 8001778:	080018db 	.word	0x080018db
 800177c:	080018db 	.word	0x080018db
 8001780:	080018db 	.word	0x080018db
 8001784:	080018db 	.word	0x080018db
 8001788:	080018db 	.word	0x080018db
 800178c:	080018db 	.word	0x080018db
 8001790:	080018db 	.word	0x080018db
 8001794:	080018db 	.word	0x080018db
 8001798:	080018eb 	.word	0x080018eb
 800179c:	080018eb 	.word	0x080018eb
 80017a0:	080018eb 	.word	0x080018eb
 80017a4:	080018eb 	.word	0x080018eb
 80017a8:	080018eb 	.word	0x080018eb
 80017ac:	080018eb 	.word	0x080018eb
 80017b0:	080018eb 	.word	0x080018eb
 80017b4:	080018eb 	.word	0x080018eb
 80017b8:	080018eb 	.word	0x080018eb
 80017bc:	080018eb 	.word	0x080018eb
 80017c0:	080018eb 	.word	0x080018eb
 80017c4:	080018eb 	.word	0x080018eb
 80017c8:	080018eb 	.word	0x080018eb
 80017cc:	080018eb 	.word	0x080018eb
 80017d0:	080018eb 	.word	0x080018eb
 80017d4:	080018eb 	.word	0x080018eb
 80017d8:	080018eb 	.word	0x080018eb
 80017dc:	080018eb 	.word	0x080018eb
 80017e0:	080018eb 	.word	0x080018eb
 80017e4:	080018eb 	.word	0x080018eb
 80017e8:	080018eb 	.word	0x080018eb
 80017ec:	080018eb 	.word	0x080018eb
 80017f0:	080018eb 	.word	0x080018eb
 80017f4:	080018eb 	.word	0x080018eb
 80017f8:	080018eb 	.word	0x080018eb
 80017fc:	080018eb 	.word	0x080018eb
 8001800:	080018eb 	.word	0x080018eb
 8001804:	080018eb 	.word	0x080018eb
 8001808:	080018eb 	.word	0x080018eb
 800180c:	080018eb 	.word	0x080018eb
 8001810:	080018eb 	.word	0x080018eb
 8001814:	080018eb 	.word	0x080018eb
 8001818:	080018eb 	.word	0x080018eb
 800181c:	080018eb 	.word	0x080018eb
 8001820:	080018eb 	.word	0x080018eb
 8001824:	080018eb 	.word	0x080018eb
 8001828:	080018eb 	.word	0x080018eb
 800182c:	080018eb 	.word	0x080018eb
 8001830:	080018eb 	.word	0x080018eb
 8001834:	080018eb 	.word	0x080018eb
 8001838:	080018eb 	.word	0x080018eb
 800183c:	080018eb 	.word	0x080018eb
 8001840:	0800188d 	.word	0x0800188d
 8001844:	080018eb 	.word	0x080018eb
 8001848:	080018eb 	.word	0x080018eb
 800184c:	080018eb 	.word	0x080018eb
 8001850:	080018eb 	.word	0x080018eb
 8001854:	080018eb 	.word	0x080018eb
 8001858:	080018eb 	.word	0x080018eb
 800185c:	080018eb 	.word	0x080018eb
 8001860:	080018eb 	.word	0x080018eb
 8001864:	08001895 	.word	0x08001895
 8001868:	0800189d 	.word	0x0800189d
 800186c:	2bb0      	cmp	r3, #176	@ 0xb0
 800186e:	d028      	beq.n	80018c2 <Convert+0x1e6>
 8001870:	e03b      	b.n	80018ea <Convert+0x20e>
    {
    case ' ' :
      ch = 0x00;
 8001872:	2300      	movs	r3, #0
 8001874:	81fb      	strh	r3, [r7, #14]
      break;
 8001876:	e057      	b.n	8001928 <Convert+0x24c>

    case '*':
      ch = C_STAR;
 8001878:	f24a 03dd 	movw	r3, #41181	@ 0xa0dd
 800187c:	81fb      	strh	r3, [r7, #14]
      break;
 800187e:	e053      	b.n	8001928 <Convert+0x24c>

    case '(' :
      ch = C_OPENPARMAP;
 8001880:	2328      	movs	r3, #40	@ 0x28
 8001882:	81fb      	strh	r3, [r7, #14]
      break;
 8001884:	e050      	b.n	8001928 <Convert+0x24c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8001886:	2311      	movs	r3, #17
 8001888:	81fb      	strh	r3, [r7, #14]
      break;
 800188a:	e04d      	b.n	8001928 <Convert+0x24c>
      
    case 'd' :
      ch = C_DMAP;
 800188c:	f44f 4373 	mov.w	r3, #62208	@ 0xf300
 8001890:	81fb      	strh	r3, [r7, #14]
      break;
 8001892:	e049      	b.n	8001928 <Convert+0x24c>
    
    case 'm' :
      ch = C_MMAP;
 8001894:	f24b 2310 	movw	r3, #45584	@ 0xb210
 8001898:	81fb      	strh	r3, [r7, #14]
      break;
 800189a:	e045      	b.n	8001928 <Convert+0x24c>
    
    case 'n' :
      ch = C_NMAP;
 800189c:	f242 2310 	movw	r3, #8720	@ 0x2210
 80018a0:	81fb      	strh	r3, [r7, #14]
      break;
 80018a2:	e041      	b.n	8001928 <Convert+0x24c>

    case '' :
      ch = C_UMAP;
 80018a4:	f246 0384 	movw	r3, #24708	@ 0x6084
 80018a8:	81fb      	strh	r3, [r7, #14]
      break;
 80018aa:	e03d      	b.n	8001928 <Convert+0x24c>

    case '-' :
      ch = C_MINUS;
 80018ac:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80018b0:	81fb      	strh	r3, [r7, #14]
      break;
 80018b2:	e039      	b.n	8001928 <Convert+0x24c>

    case '+' :
      ch = C_PLUS;
 80018b4:	f24a 0314 	movw	r3, #40980	@ 0xa014
 80018b8:	81fb      	strh	r3, [r7, #14]
      break;
 80018ba:	e035      	b.n	8001928 <Convert+0x24c>

    case '/' :
      ch = C_SLATCH;
 80018bc:	23c0      	movs	r3, #192	@ 0xc0
 80018be:	81fb      	strh	r3, [r7, #14]
      break;  
 80018c0:	e032      	b.n	8001928 <Convert+0x24c>
      
    case '' :
      ch = C_PERCENT_1;
 80018c2:	f44f 436c 	mov.w	r3, #60416	@ 0xec00
 80018c6:	81fb      	strh	r3, [r7, #14]
      break;  
 80018c8:	e02e      	b.n	8001928 <Convert+0x24c>
    case '%' :
      ch = C_PERCENT_2; 
 80018ca:	f44f 4333 	mov.w	r3, #45824	@ 0xb300
 80018ce:	81fb      	strh	r3, [r7, #14]
      break;
 80018d0:	e02a      	b.n	8001928 <Convert+0x24c>
    case 255 :
      ch = C_FULL;
 80018d2:	f64f 73dd 	movw	r3, #65501	@ 0xffdd
 80018d6:	81fb      	strh	r3, [r7, #14]
      break ;
 80018d8:	e026      	b.n	8001928 <Convert+0x24c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':      
      ch = NumberMap[*Char - ASCII_CHAR_0];    
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	3b30      	subs	r3, #48	@ 0x30
 80018e0:	4a28      	ldr	r2, [pc, #160]	@ (8001984 <Convert+0x2a8>)
 80018e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80018e6:	81fb      	strh	r3, [r7, #14]
      break;
 80018e8:	e01e      	b.n	8001928 <Convert+0x24c>
          
    default:
      /* The character Char is one letter in upper case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL) )
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	2b5a      	cmp	r3, #90	@ 0x5a
 80018f0:	d80a      	bhi.n	8001908 <Convert+0x22c>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	2b40      	cmp	r3, #64	@ 0x40
 80018f8:	d906      	bls.n	8001908 <Convert+0x22c>
      {
        ch = CapLetterMap[*Char - 'A'];
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	3b41      	subs	r3, #65	@ 0x41
 8001900:	4a21      	ldr	r2, [pc, #132]	@ (8001988 <Convert+0x2ac>)
 8001902:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001906:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	2b7a      	cmp	r3, #122	@ 0x7a
 800190e:	d80a      	bhi.n	8001926 <Convert+0x24a>
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	2b60      	cmp	r3, #96	@ 0x60
 8001916:	d906      	bls.n	8001926 <Convert+0x24a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	3b61      	subs	r3, #97	@ 0x61
 800191e:	4a1a      	ldr	r2, [pc, #104]	@ (8001988 <Convert+0x2ac>)
 8001920:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001924:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8001926:	bf00      	nop
  }
       
  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8001928:	78fb      	ldrb	r3, [r7, #3]
 800192a:	2b01      	cmp	r3, #1
 800192c:	d103      	bne.n	8001936 <Convert+0x25a>
  {
    ch |= 0x0002;
 800192e:	89fb      	ldrh	r3, [r7, #14]
 8001930:	f043 0302 	orr.w	r3, r3, #2
 8001934:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8001936:	78bb      	ldrb	r3, [r7, #2]
 8001938:	2b01      	cmp	r3, #1
 800193a:	d103      	bne.n	8001944 <Convert+0x268>
  {
    ch |= 0x0020;
 800193c:	89fb      	ldrh	r3, [r7, #14]
 800193e:	f043 0320 	orr.w	r3, r3, #32
 8001942:	81fb      	strh	r3, [r7, #14]
  }    

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8001944:	230c      	movs	r3, #12
 8001946:	737b      	strb	r3, [r7, #13]
 8001948:	2300      	movs	r3, #0
 800194a:	733b      	strb	r3, [r7, #12]
 800194c:	e010      	b.n	8001970 <Convert+0x294>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 800194e:	89fa      	ldrh	r2, [r7, #14]
 8001950:	7b7b      	ldrb	r3, [r7, #13]
 8001952:	fa42 f303 	asr.w	r3, r2, r3
 8001956:	461a      	mov	r2, r3
 8001958:	7b3b      	ldrb	r3, [r7, #12]
 800195a:	f002 020f 	and.w	r2, r2, #15
 800195e:	490b      	ldr	r1, [pc, #44]	@ (800198c <Convert+0x2b0>)
 8001960:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8001964:	7b7b      	ldrb	r3, [r7, #13]
 8001966:	3b04      	subs	r3, #4
 8001968:	737b      	strb	r3, [r7, #13]
 800196a:	7b3b      	ldrb	r3, [r7, #12]
 800196c:	3301      	adds	r3, #1
 800196e:	733b      	strb	r3, [r7, #12]
 8001970:	7b3b      	ldrb	r3, [r7, #12]
 8001972:	2b03      	cmp	r3, #3
 8001974:	d9eb      	bls.n	800194e <Convert+0x272>
  }
}
 8001976:	bf00      	nop
 8001978:	bf00      	nop
 800197a:	3714      	adds	r7, #20
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr
 8001984:	0800a524 	.word	0x0800a524
 8001988:	0800a4f0 	.word	0x0800a4f0
 800198c:	200003ec 	.word	0x200003ec

08001990 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.           
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t* ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
 8001998:	4608      	mov	r0, r1
 800199a:	4611      	mov	r1, r2
 800199c:	461a      	mov	r2, r3
 800199e:	4603      	mov	r3, r0
 80019a0:	70fb      	strb	r3, [r7, #3]
 80019a2:	460b      	mov	r3, r1
 80019a4:	70bb      	strb	r3, [r7, #2]
 80019a6:	4613      	mov	r3, r2
 80019a8:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 80019aa:	2300      	movs	r3, #0
 80019ac:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 80019ae:	78ba      	ldrb	r2, [r7, #2]
 80019b0:	78fb      	ldrb	r3, [r7, #3]
 80019b2:	4619      	mov	r1, r3
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f7ff fe91 	bl	80016dc <Convert>

  switch (Position)
 80019ba:	787b      	ldrb	r3, [r7, #1]
 80019bc:	2b05      	cmp	r3, #5
 80019be:	f200 835b 	bhi.w	8002078 <WriteChar+0x6e8>
 80019c2:	a201      	add	r2, pc, #4	@ (adr r2, 80019c8 <WriteChar+0x38>)
 80019c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019c8:	080019e1 	.word	0x080019e1
 80019cc:	08001adb 	.word	0x08001adb
 80019d0:	08001bf5 	.word	0x08001bf5
 80019d4:	08001cf7 	.word	0x08001cf7
 80019d8:	08001e25 	.word	0x08001e25
 80019dc:	08001f6f 	.word	0x08001f6f
  {
    /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80019e0:	4b80      	ldr	r3, [pc, #512]	@ (8001be4 <WriteChar+0x254>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	011b      	lsls	r3, r3, #4
 80019e6:	f003 0210 	and.w	r2, r3, #16
 80019ea:	4b7e      	ldr	r3, [pc, #504]	@ (8001be4 <WriteChar+0x254>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	085b      	lsrs	r3, r3, #1
 80019f0:	05db      	lsls	r3, r3, #23
 80019f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80019f6:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80019f8:	4b7a      	ldr	r3, [pc, #488]	@ (8001be4 <WriteChar+0x254>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	089b      	lsrs	r3, r3, #2
 80019fe:	059b      	lsls	r3, r3, #22
 8001a00:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a04:	431a      	orrs	r2, r3
 8001a06:	4b77      	ldr	r3, [pc, #476]	@ (8001be4 <WriteChar+0x254>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	4a74      	ldr	r2, [pc, #464]	@ (8001be8 <WriteChar+0x258>)
 8001a16:	2100      	movs	r1, #0
 8001a18:	4874      	ldr	r0, [pc, #464]	@ (8001bec <WriteChar+0x25c>)
 8001a1a:	f001 fa47 	bl	8002eac <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001a1e:	4b71      	ldr	r3, [pc, #452]	@ (8001be4 <WriteChar+0x254>)
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	011b      	lsls	r3, r3, #4
 8001a24:	f003 0210 	and.w	r2, r3, #16
 8001a28:	4b6e      	ldr	r3, [pc, #440]	@ (8001be4 <WriteChar+0x254>)
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	085b      	lsrs	r3, r3, #1
 8001a2e:	05db      	lsls	r3, r3, #23
 8001a30:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001a34:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001a36:	4b6b      	ldr	r3, [pc, #428]	@ (8001be4 <WriteChar+0x254>)
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	089b      	lsrs	r3, r3, #2
 8001a3c:	059b      	lsls	r3, r3, #22
 8001a3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a42:	431a      	orrs	r2, r3
 8001a44:	4b67      	ldr	r3, [pc, #412]	@ (8001be4 <WriteChar+0x254>)
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	4a65      	ldr	r2, [pc, #404]	@ (8001be8 <WriteChar+0x258>)
 8001a54:	2102      	movs	r1, #2
 8001a56:	4865      	ldr	r0, [pc, #404]	@ (8001bec <WriteChar+0x25c>)
 8001a58:	f001 fa28 	bl	8002eac <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001a5c:	4b61      	ldr	r3, [pc, #388]	@ (8001be4 <WriteChar+0x254>)
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	011b      	lsls	r3, r3, #4
 8001a62:	f003 0210 	and.w	r2, r3, #16
 8001a66:	4b5f      	ldr	r3, [pc, #380]	@ (8001be4 <WriteChar+0x254>)
 8001a68:	689b      	ldr	r3, [r3, #8]
 8001a6a:	085b      	lsrs	r3, r3, #1
 8001a6c:	05db      	lsls	r3, r3, #23
 8001a6e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001a72:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001a74:	4b5b      	ldr	r3, [pc, #364]	@ (8001be4 <WriteChar+0x254>)
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	089b      	lsrs	r3, r3, #2
 8001a7a:	059b      	lsls	r3, r3, #22
 8001a7c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a80:	431a      	orrs	r2, r3
 8001a82:	4b58      	ldr	r3, [pc, #352]	@ (8001be4 <WriteChar+0x254>)
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	4a55      	ldr	r2, [pc, #340]	@ (8001be8 <WriteChar+0x258>)
 8001a92:	2104      	movs	r1, #4
 8001a94:	4855      	ldr	r0, [pc, #340]	@ (8001bec <WriteChar+0x25c>)
 8001a96:	f001 fa09 	bl	8002eac <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001a9a:	4b52      	ldr	r3, [pc, #328]	@ (8001be4 <WriteChar+0x254>)
 8001a9c:	68db      	ldr	r3, [r3, #12]
 8001a9e:	011b      	lsls	r3, r3, #4
 8001aa0:	f003 0210 	and.w	r2, r3, #16
 8001aa4:	4b4f      	ldr	r3, [pc, #316]	@ (8001be4 <WriteChar+0x254>)
 8001aa6:	68db      	ldr	r3, [r3, #12]
 8001aa8:	085b      	lsrs	r3, r3, #1
 8001aaa:	05db      	lsls	r3, r3, #23
 8001aac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001ab0:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001ab2:	4b4c      	ldr	r3, [pc, #304]	@ (8001be4 <WriteChar+0x254>)
 8001ab4:	68db      	ldr	r3, [r3, #12]
 8001ab6:	089b      	lsrs	r3, r3, #2
 8001ab8:	059b      	lsls	r3, r3, #22
 8001aba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001abe:	431a      	orrs	r2, r3
 8001ac0:	4b48      	ldr	r3, [pc, #288]	@ (8001be4 <WriteChar+0x254>)
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	4a46      	ldr	r2, [pc, #280]	@ (8001be8 <WriteChar+0x258>)
 8001ad0:	2106      	movs	r1, #6
 8001ad2:	4846      	ldr	r0, [pc, #280]	@ (8001bec <WriteChar+0x25c>)
 8001ad4:	f001 f9ea 	bl	8002eac <HAL_LCD_Write>
      break;
 8001ad8:	e2cf      	b.n	800207a <WriteChar+0x6ea>

    /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001ada:	4b42      	ldr	r3, [pc, #264]	@ (8001be4 <WriteChar+0x254>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	019b      	lsls	r3, r3, #6
 8001ae0:	f003 0240 	and.w	r2, r3, #64	@ 0x40
 8001ae4:	4b3f      	ldr	r3, [pc, #252]	@ (8001be4 <WriteChar+0x254>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	085b      	lsrs	r3, r3, #1
 8001aea:	035b      	lsls	r3, r3, #13
 8001aec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001af0:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001af2:	4b3c      	ldr	r3, [pc, #240]	@ (8001be4 <WriteChar+0x254>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	089b      	lsrs	r3, r3, #2
 8001af8:	031b      	lsls	r3, r3, #12
 8001afa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001afe:	431a      	orrs	r2, r3
 8001b00:	4b38      	ldr	r3, [pc, #224]	@ (8001be4 <WriteChar+0x254>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	08db      	lsrs	r3, r3, #3
 8001b06:	015b      	lsls	r3, r3, #5
 8001b08:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	4a37      	ldr	r2, [pc, #220]	@ (8001bf0 <WriteChar+0x260>)
 8001b14:	2100      	movs	r1, #0
 8001b16:	4835      	ldr	r0, [pc, #212]	@ (8001bec <WriteChar+0x25c>)
 8001b18:	f001 f9c8 	bl	8002eac <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001b1c:	4b31      	ldr	r3, [pc, #196]	@ (8001be4 <WriteChar+0x254>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	019b      	lsls	r3, r3, #6
 8001b22:	f003 0240 	and.w	r2, r3, #64	@ 0x40
 8001b26:	4b2f      	ldr	r3, [pc, #188]	@ (8001be4 <WriteChar+0x254>)
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	085b      	lsrs	r3, r3, #1
 8001b2c:	035b      	lsls	r3, r3, #13
 8001b2e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b32:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001b34:	4b2b      	ldr	r3, [pc, #172]	@ (8001be4 <WriteChar+0x254>)
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	089b      	lsrs	r3, r3, #2
 8001b3a:	031b      	lsls	r3, r3, #12
 8001b3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b40:	431a      	orrs	r2, r3
 8001b42:	4b28      	ldr	r3, [pc, #160]	@ (8001be4 <WriteChar+0x254>)
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	08db      	lsrs	r3, r3, #3
 8001b48:	015b      	lsls	r3, r3, #5
 8001b4a:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	4a26      	ldr	r2, [pc, #152]	@ (8001bf0 <WriteChar+0x260>)
 8001b56:	2102      	movs	r1, #2
 8001b58:	4824      	ldr	r0, [pc, #144]	@ (8001bec <WriteChar+0x25c>)
 8001b5a:	f001 f9a7 	bl	8002eac <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001b5e:	4b21      	ldr	r3, [pc, #132]	@ (8001be4 <WriteChar+0x254>)
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	019b      	lsls	r3, r3, #6
 8001b64:	f003 0240 	and.w	r2, r3, #64	@ 0x40
 8001b68:	4b1e      	ldr	r3, [pc, #120]	@ (8001be4 <WriteChar+0x254>)
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	085b      	lsrs	r3, r3, #1
 8001b6e:	035b      	lsls	r3, r3, #13
 8001b70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b74:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001b76:	4b1b      	ldr	r3, [pc, #108]	@ (8001be4 <WriteChar+0x254>)
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	089b      	lsrs	r3, r3, #2
 8001b7c:	031b      	lsls	r3, r3, #12
 8001b7e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b82:	431a      	orrs	r2, r3
 8001b84:	4b17      	ldr	r3, [pc, #92]	@ (8001be4 <WriteChar+0x254>)
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	08db      	lsrs	r3, r3, #3
 8001b8a:	015b      	lsls	r3, r3, #5
 8001b8c:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001b90:	4313      	orrs	r3, r2
 8001b92:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	4a16      	ldr	r2, [pc, #88]	@ (8001bf0 <WriteChar+0x260>)
 8001b98:	2104      	movs	r1, #4
 8001b9a:	4814      	ldr	r0, [pc, #80]	@ (8001bec <WriteChar+0x25c>)
 8001b9c:	f001 f986 	bl	8002eac <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001ba0:	4b10      	ldr	r3, [pc, #64]	@ (8001be4 <WriteChar+0x254>)
 8001ba2:	68db      	ldr	r3, [r3, #12]
 8001ba4:	019b      	lsls	r3, r3, #6
 8001ba6:	f003 0240 	and.w	r2, r3, #64	@ 0x40
 8001baa:	4b0e      	ldr	r3, [pc, #56]	@ (8001be4 <WriteChar+0x254>)
 8001bac:	68db      	ldr	r3, [r3, #12]
 8001bae:	085b      	lsrs	r3, r3, #1
 8001bb0:	035b      	lsls	r3, r3, #13
 8001bb2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001bb6:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001bb8:	4b0a      	ldr	r3, [pc, #40]	@ (8001be4 <WriteChar+0x254>)
 8001bba:	68db      	ldr	r3, [r3, #12]
 8001bbc:	089b      	lsrs	r3, r3, #2
 8001bbe:	031b      	lsls	r3, r3, #12
 8001bc0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bc4:	431a      	orrs	r2, r3
 8001bc6:	4b07      	ldr	r3, [pc, #28]	@ (8001be4 <WriteChar+0x254>)
 8001bc8:	68db      	ldr	r3, [r3, #12]
 8001bca:	08db      	lsrs	r3, r3, #3
 8001bcc:	015b      	lsls	r3, r3, #5
 8001bce:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	4a05      	ldr	r2, [pc, #20]	@ (8001bf0 <WriteChar+0x260>)
 8001bda:	2106      	movs	r1, #6
 8001bdc:	4803      	ldr	r0, [pc, #12]	@ (8001bec <WriteChar+0x25c>)
 8001bde:	f001 f965 	bl	8002eac <HAL_LCD_Write>
      break;
 8001be2:	e24a      	b.n	800207a <WriteChar+0x6ea>
 8001be4:	200003ec 	.word	0x200003ec
 8001be8:	ff3fffe7 	.word	0xff3fffe7
 8001bec:	200003b0 	.word	0x200003b0
 8001bf0:	ffffcf9f 	.word	0xffffcf9f
    
    /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001bf4:	4b88      	ldr	r3, [pc, #544]	@ (8001e18 <WriteChar+0x488>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	03db      	lsls	r3, r3, #15
 8001bfa:	b29a      	uxth	r2, r3
 8001bfc:	4b86      	ldr	r3, [pc, #536]	@ (8001e18 <WriteChar+0x488>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	085b      	lsrs	r3, r3, #1
 8001c02:	075b      	lsls	r3, r3, #29
 8001c04:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001c08:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001c0a:	4b83      	ldr	r3, [pc, #524]	@ (8001e18 <WriteChar+0x488>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	089b      	lsrs	r3, r3, #2
 8001c10:	071b      	lsls	r3, r3, #28
 8001c12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c16:	431a      	orrs	r2, r3
 8001c18:	4b7f      	ldr	r3, [pc, #508]	@ (8001e18 <WriteChar+0x488>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	08db      	lsrs	r3, r3, #3
 8001c1e:	039b      	lsls	r3, r3, #14
 8001c20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001c24:	4313      	orrs	r3, r2
 8001c26:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	4a7c      	ldr	r2, [pc, #496]	@ (8001e1c <WriteChar+0x48c>)
 8001c2c:	2100      	movs	r1, #0
 8001c2e:	487c      	ldr	r0, [pc, #496]	@ (8001e20 <WriteChar+0x490>)
 8001c30:	f001 f93c 	bl	8002eac <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001c34:	4b78      	ldr	r3, [pc, #480]	@ (8001e18 <WriteChar+0x488>)
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	03db      	lsls	r3, r3, #15
 8001c3a:	b29a      	uxth	r2, r3
 8001c3c:	4b76      	ldr	r3, [pc, #472]	@ (8001e18 <WriteChar+0x488>)
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	085b      	lsrs	r3, r3, #1
 8001c42:	075b      	lsls	r3, r3, #29
 8001c44:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001c48:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001c4a:	4b73      	ldr	r3, [pc, #460]	@ (8001e18 <WriteChar+0x488>)
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	089b      	lsrs	r3, r3, #2
 8001c50:	071b      	lsls	r3, r3, #28
 8001c52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c56:	431a      	orrs	r2, r3
 8001c58:	4b6f      	ldr	r3, [pc, #444]	@ (8001e18 <WriteChar+0x488>)
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	08db      	lsrs	r3, r3, #3
 8001c5e:	039b      	lsls	r3, r3, #14
 8001c60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001c64:	4313      	orrs	r3, r2
 8001c66:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	4a6c      	ldr	r2, [pc, #432]	@ (8001e1c <WriteChar+0x48c>)
 8001c6c:	2102      	movs	r1, #2
 8001c6e:	486c      	ldr	r0, [pc, #432]	@ (8001e20 <WriteChar+0x490>)
 8001c70:	f001 f91c 	bl	8002eac <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001c74:	4b68      	ldr	r3, [pc, #416]	@ (8001e18 <WriteChar+0x488>)
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	03db      	lsls	r3, r3, #15
 8001c7a:	b29a      	uxth	r2, r3
 8001c7c:	4b66      	ldr	r3, [pc, #408]	@ (8001e18 <WriteChar+0x488>)
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	085b      	lsrs	r3, r3, #1
 8001c82:	075b      	lsls	r3, r3, #29
 8001c84:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001c88:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001c8a:	4b63      	ldr	r3, [pc, #396]	@ (8001e18 <WriteChar+0x488>)
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	089b      	lsrs	r3, r3, #2
 8001c90:	071b      	lsls	r3, r3, #28
 8001c92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c96:	431a      	orrs	r2, r3
 8001c98:	4b5f      	ldr	r3, [pc, #380]	@ (8001e18 <WriteChar+0x488>)
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	08db      	lsrs	r3, r3, #3
 8001c9e:	039b      	lsls	r3, r3, #14
 8001ca0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	4a5c      	ldr	r2, [pc, #368]	@ (8001e1c <WriteChar+0x48c>)
 8001cac:	2104      	movs	r1, #4
 8001cae:	485c      	ldr	r0, [pc, #368]	@ (8001e20 <WriteChar+0x490>)
 8001cb0:	f001 f8fc 	bl	8002eac <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001cb4:	4b58      	ldr	r3, [pc, #352]	@ (8001e18 <WriteChar+0x488>)
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	03db      	lsls	r3, r3, #15
 8001cba:	b29a      	uxth	r2, r3
 8001cbc:	4b56      	ldr	r3, [pc, #344]	@ (8001e18 <WriteChar+0x488>)
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	085b      	lsrs	r3, r3, #1
 8001cc2:	075b      	lsls	r3, r3, #29
 8001cc4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001cc8:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001cca:	4b53      	ldr	r3, [pc, #332]	@ (8001e18 <WriteChar+0x488>)
 8001ccc:	68db      	ldr	r3, [r3, #12]
 8001cce:	089b      	lsrs	r3, r3, #2
 8001cd0:	071b      	lsls	r3, r3, #28
 8001cd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cd6:	431a      	orrs	r2, r3
 8001cd8:	4b4f      	ldr	r3, [pc, #316]	@ (8001e18 <WriteChar+0x488>)
 8001cda:	68db      	ldr	r3, [r3, #12]
 8001cdc:	08db      	lsrs	r3, r3, #3
 8001cde:	039b      	lsls	r3, r3, #14
 8001ce0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	4a4c      	ldr	r2, [pc, #304]	@ (8001e1c <WriteChar+0x48c>)
 8001cec:	2106      	movs	r1, #6
 8001cee:	484c      	ldr	r0, [pc, #304]	@ (8001e20 <WriteChar+0x490>)
 8001cf0:	f001 f8dc 	bl	8002eac <HAL_LCD_Write>
      break;
 8001cf4:	e1c1      	b.n	800207a <WriteChar+0x6ea>
    
    /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001cf6:	4b48      	ldr	r3, [pc, #288]	@ (8001e18 <WriteChar+0x488>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	07da      	lsls	r2, r3, #31
 8001cfc:	4b46      	ldr	r3, [pc, #280]	@ (8001e18 <WriteChar+0x488>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	08db      	lsrs	r3, r3, #3
 8001d02:	079b      	lsls	r3, r3, #30
 8001d04:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 8001d12:	2100      	movs	r1, #0
 8001d14:	4842      	ldr	r0, [pc, #264]	@ (8001e20 <WriteChar+0x490>)
 8001d16:	f001 f8c9 	bl	8002eac <HAL_LCD_Write>
      
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001d1a:	4b3f      	ldr	r3, [pc, #252]	@ (8001e18 <WriteChar+0x488>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f003 0202 	and.w	r2, r3, #2
 8001d22:	4b3d      	ldr	r3, [pc, #244]	@ (8001e18 <WriteChar+0x488>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	089b      	lsrs	r3, r3, #2
 8001d28:	f003 0301 	and.w	r3, r3, #1
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	f06f 0203 	mvn.w	r2, #3
 8001d36:	2101      	movs	r1, #1
 8001d38:	4839      	ldr	r0, [pc, #228]	@ (8001e20 <WriteChar+0x490>)
 8001d3a:	f001 f8b7 	bl	8002eac <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001d3e:	4b36      	ldr	r3, [pc, #216]	@ (8001e18 <WriteChar+0x488>)
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	07da      	lsls	r2, r3, #31
 8001d44:	4b34      	ldr	r3, [pc, #208]	@ (8001e18 <WriteChar+0x488>)
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	08db      	lsrs	r3, r3, #3
 8001d4a:	079b      	lsls	r3, r3, #30
 8001d4c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001d50:	4313      	orrs	r3, r2
 8001d52:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 8001d5a:	2102      	movs	r1, #2
 8001d5c:	4830      	ldr	r0, [pc, #192]	@ (8001e20 <WriteChar+0x490>)
 8001d5e:	f001 f8a5 	bl	8002eac <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001d62:	4b2d      	ldr	r3, [pc, #180]	@ (8001e18 <WriteChar+0x488>)
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	f003 0202 	and.w	r2, r3, #2
 8001d6a:	4b2b      	ldr	r3, [pc, #172]	@ (8001e18 <WriteChar+0x488>)
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	089b      	lsrs	r3, r3, #2
 8001d70:	f003 0301 	and.w	r3, r3, #1
 8001d74:	4313      	orrs	r3, r2
 8001d76:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	f06f 0203 	mvn.w	r2, #3
 8001d7e:	2103      	movs	r1, #3
 8001d80:	4827      	ldr	r0, [pc, #156]	@ (8001e20 <WriteChar+0x490>)
 8001d82:	f001 f893 	bl	8002eac <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001d86:	4b24      	ldr	r3, [pc, #144]	@ (8001e18 <WriteChar+0x488>)
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	07da      	lsls	r2, r3, #31
 8001d8c:	4b22      	ldr	r3, [pc, #136]	@ (8001e18 <WriteChar+0x488>)
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	08db      	lsrs	r3, r3, #3
 8001d92:	079b      	lsls	r3, r3, #30
 8001d94:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 8001da2:	2104      	movs	r1, #4
 8001da4:	481e      	ldr	r0, [pc, #120]	@ (8001e20 <WriteChar+0x490>)
 8001da6:	f001 f881 	bl	8002eac <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001daa:	4b1b      	ldr	r3, [pc, #108]	@ (8001e18 <WriteChar+0x488>)
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	f003 0202 	and.w	r2, r3, #2
 8001db2:	4b19      	ldr	r3, [pc, #100]	@ (8001e18 <WriteChar+0x488>)
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	089b      	lsrs	r3, r3, #2
 8001db8:	f003 0301 	and.w	r3, r3, #1
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	f06f 0203 	mvn.w	r2, #3
 8001dc6:	2105      	movs	r1, #5
 8001dc8:	4815      	ldr	r0, [pc, #84]	@ (8001e20 <WriteChar+0x490>)
 8001dca:	f001 f86f 	bl	8002eac <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001dce:	4b12      	ldr	r3, [pc, #72]	@ (8001e18 <WriteChar+0x488>)
 8001dd0:	68db      	ldr	r3, [r3, #12]
 8001dd2:	07da      	lsls	r2, r3, #31
 8001dd4:	4b10      	ldr	r3, [pc, #64]	@ (8001e18 <WriteChar+0x488>)
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	08db      	lsrs	r3, r3, #3
 8001dda:	079b      	lsls	r3, r3, #30
 8001ddc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001de0:	4313      	orrs	r3, r2
 8001de2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 8001dea:	2106      	movs	r1, #6
 8001dec:	480c      	ldr	r0, [pc, #48]	@ (8001e20 <WriteChar+0x490>)
 8001dee:	f001 f85d 	bl	8002eac <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001df2:	4b09      	ldr	r3, [pc, #36]	@ (8001e18 <WriteChar+0x488>)
 8001df4:	68db      	ldr	r3, [r3, #12]
 8001df6:	f003 0202 	and.w	r2, r3, #2
 8001dfa:	4b07      	ldr	r3, [pc, #28]	@ (8001e18 <WriteChar+0x488>)
 8001dfc:	68db      	ldr	r3, [r3, #12]
 8001dfe:	089b      	lsrs	r3, r3, #2
 8001e00:	f003 0301 	and.w	r3, r3, #1
 8001e04:	4313      	orrs	r3, r2
 8001e06:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	f06f 0203 	mvn.w	r2, #3
 8001e0e:	2107      	movs	r1, #7
 8001e10:	4803      	ldr	r0, [pc, #12]	@ (8001e20 <WriteChar+0x490>)
 8001e12:	f001 f84b 	bl	8002eac <HAL_LCD_Write>
      break;
 8001e16:	e130      	b.n	800207a <WriteChar+0x6ea>
 8001e18:	200003ec 	.word	0x200003ec
 8001e1c:	cfff3fff 	.word	0xcfff3fff
 8001e20:	200003b0 	.word	0x200003b0
    
    /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
       data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001e24:	4b97      	ldr	r3, [pc, #604]	@ (8002084 <WriteChar+0x6f4>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	085b      	lsrs	r3, r3, #1
 8001e2a:	065b      	lsls	r3, r3, #25
 8001e2c:	f003 7200 	and.w	r2, r3, #33554432	@ 0x2000000
 8001e30:	4b94      	ldr	r3, [pc, #592]	@ (8002084 <WriteChar+0x6f4>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	089b      	lsrs	r3, r3, #2
 8001e36:	061b      	lsls	r3, r3, #24
 8001e38:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	f06f 7240 	mvn.w	r2, #50331648	@ 0x3000000
 8001e46:	2100      	movs	r1, #0
 8001e48:	488f      	ldr	r0, [pc, #572]	@ (8002088 <WriteChar+0x6f8>)
 8001e4a:	f001 f82f 	bl	8002eac <HAL_LCD_Write>
      
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001e4e:	4b8d      	ldr	r3, [pc, #564]	@ (8002084 <WriteChar+0x6f4>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	00db      	lsls	r3, r3, #3
 8001e54:	f003 0208 	and.w	r2, r3, #8
 8001e58:	4b8a      	ldr	r3, [pc, #552]	@ (8002084 <WriteChar+0x6f4>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	08db      	lsrs	r3, r3, #3
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	f003 0304 	and.w	r3, r3, #4
 8001e64:	4313      	orrs	r3, r2
 8001e66:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	f06f 020c 	mvn.w	r2, #12
 8001e6e:	2101      	movs	r1, #1
 8001e70:	4885      	ldr	r0, [pc, #532]	@ (8002088 <WriteChar+0x6f8>)
 8001e72:	f001 f81b 	bl	8002eac <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001e76:	4b83      	ldr	r3, [pc, #524]	@ (8002084 <WriteChar+0x6f4>)
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	085b      	lsrs	r3, r3, #1
 8001e7c:	065b      	lsls	r3, r3, #25
 8001e7e:	f003 7200 	and.w	r2, r3, #33554432	@ 0x2000000
 8001e82:	4b80      	ldr	r3, [pc, #512]	@ (8002084 <WriteChar+0x6f4>)
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	089b      	lsrs	r3, r3, #2
 8001e88:	061b      	lsls	r3, r3, #24
 8001e8a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	f06f 7240 	mvn.w	r2, #50331648	@ 0x3000000
 8001e98:	2102      	movs	r1, #2
 8001e9a:	487b      	ldr	r0, [pc, #492]	@ (8002088 <WriteChar+0x6f8>)
 8001e9c:	f001 f806 	bl	8002eac <HAL_LCD_Write>
      
       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001ea0:	4b78      	ldr	r3, [pc, #480]	@ (8002084 <WriteChar+0x6f4>)
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	00db      	lsls	r3, r3, #3
 8001ea6:	f003 0208 	and.w	r2, r3, #8
 8001eaa:	4b76      	ldr	r3, [pc, #472]	@ (8002084 <WriteChar+0x6f4>)
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	08db      	lsrs	r3, r3, #3
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	f003 0304 	and.w	r3, r3, #4
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	f06f 020c 	mvn.w	r2, #12
 8001ec0:	2103      	movs	r1, #3
 8001ec2:	4871      	ldr	r0, [pc, #452]	@ (8002088 <WriteChar+0x6f8>)
 8001ec4:	f000 fff2 	bl	8002eac <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001ec8:	4b6e      	ldr	r3, [pc, #440]	@ (8002084 <WriteChar+0x6f4>)
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	085b      	lsrs	r3, r3, #1
 8001ece:	065b      	lsls	r3, r3, #25
 8001ed0:	f003 7200 	and.w	r2, r3, #33554432	@ 0x2000000
 8001ed4:	4b6b      	ldr	r3, [pc, #428]	@ (8002084 <WriteChar+0x6f4>)
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	089b      	lsrs	r3, r3, #2
 8001eda:	061b      	lsls	r3, r3, #24
 8001edc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	f06f 7240 	mvn.w	r2, #50331648	@ 0x3000000
 8001eea:	2104      	movs	r1, #4
 8001eec:	4866      	ldr	r0, [pc, #408]	@ (8002088 <WriteChar+0x6f8>)
 8001eee:	f000 ffdd 	bl	8002eac <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001ef2:	4b64      	ldr	r3, [pc, #400]	@ (8002084 <WriteChar+0x6f4>)
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	00db      	lsls	r3, r3, #3
 8001ef8:	f003 0208 	and.w	r2, r3, #8
 8001efc:	4b61      	ldr	r3, [pc, #388]	@ (8002084 <WriteChar+0x6f4>)
 8001efe:	689b      	ldr	r3, [r3, #8]
 8001f00:	08db      	lsrs	r3, r3, #3
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	f003 0304 	and.w	r3, r3, #4
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	f06f 020c 	mvn.w	r2, #12
 8001f12:	2105      	movs	r1, #5
 8001f14:	485c      	ldr	r0, [pc, #368]	@ (8002088 <WriteChar+0x6f8>)
 8001f16:	f000 ffc9 	bl	8002eac <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001f1a:	4b5a      	ldr	r3, [pc, #360]	@ (8002084 <WriteChar+0x6f4>)
 8001f1c:	68db      	ldr	r3, [r3, #12]
 8001f1e:	085b      	lsrs	r3, r3, #1
 8001f20:	065b      	lsls	r3, r3, #25
 8001f22:	f003 7200 	and.w	r2, r3, #33554432	@ 0x2000000
 8001f26:	4b57      	ldr	r3, [pc, #348]	@ (8002084 <WriteChar+0x6f4>)
 8001f28:	68db      	ldr	r3, [r3, #12]
 8001f2a:	089b      	lsrs	r3, r3, #2
 8001f2c:	061b      	lsls	r3, r3, #24
 8001f2e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001f32:	4313      	orrs	r3, r2
 8001f34:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	f06f 7240 	mvn.w	r2, #50331648	@ 0x3000000
 8001f3c:	2106      	movs	r1, #6
 8001f3e:	4852      	ldr	r0, [pc, #328]	@ (8002088 <WriteChar+0x6f8>)
 8001f40:	f000 ffb4 	bl	8002eac <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001f44:	4b4f      	ldr	r3, [pc, #316]	@ (8002084 <WriteChar+0x6f4>)
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	00db      	lsls	r3, r3, #3
 8001f4a:	f003 0208 	and.w	r2, r3, #8
 8001f4e:	4b4d      	ldr	r3, [pc, #308]	@ (8002084 <WriteChar+0x6f4>)
 8001f50:	68db      	ldr	r3, [r3, #12]
 8001f52:	08db      	lsrs	r3, r3, #3
 8001f54:	009b      	lsls	r3, r3, #2
 8001f56:	f003 0304 	and.w	r3, r3, #4
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	f06f 020c 	mvn.w	r2, #12
 8001f64:	2107      	movs	r1, #7
 8001f66:	4848      	ldr	r0, [pc, #288]	@ (8002088 <WriteChar+0x6f8>)
 8001f68:	f000 ffa0 	bl	8002eac <HAL_LCD_Write>
      break;
 8001f6c:	e085      	b.n	800207a <WriteChar+0x6ea>
    
    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001f6e:	4b45      	ldr	r3, [pc, #276]	@ (8002084 <WriteChar+0x6f4>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	045b      	lsls	r3, r3, #17
 8001f74:	f403 3200 	and.w	r2, r3, #131072	@ 0x20000
 8001f78:	4b42      	ldr	r3, [pc, #264]	@ (8002084 <WriteChar+0x6f4>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	085b      	lsrs	r3, r3, #1
 8001f7e:	021b      	lsls	r3, r3, #8
 8001f80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f84:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001f86:	4b3f      	ldr	r3, [pc, #252]	@ (8002084 <WriteChar+0x6f4>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	089b      	lsrs	r3, r3, #2
 8001f8c:	025b      	lsls	r3, r3, #9
 8001f8e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f92:	431a      	orrs	r2, r3
 8001f94:	4b3b      	ldr	r3, [pc, #236]	@ (8002084 <WriteChar+0x6f4>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	08db      	lsrs	r3, r3, #3
 8001f9a:	069b      	lsls	r3, r3, #26
 8001f9c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	4a39      	ldr	r2, [pc, #228]	@ (800208c <WriteChar+0x6fc>)
 8001fa8:	2100      	movs	r1, #0
 8001faa:	4837      	ldr	r0, [pc, #220]	@ (8002088 <WriteChar+0x6f8>)
 8001fac:	f000 ff7e 	bl	8002eac <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001fb0:	4b34      	ldr	r3, [pc, #208]	@ (8002084 <WriteChar+0x6f4>)
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	045b      	lsls	r3, r3, #17
 8001fb6:	f403 3200 	and.w	r2, r3, #131072	@ 0x20000
 8001fba:	4b32      	ldr	r3, [pc, #200]	@ (8002084 <WriteChar+0x6f4>)
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	085b      	lsrs	r3, r3, #1
 8001fc0:	021b      	lsls	r3, r3, #8
 8001fc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fc6:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001fc8:	4b2e      	ldr	r3, [pc, #184]	@ (8002084 <WriteChar+0x6f4>)
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	089b      	lsrs	r3, r3, #2
 8001fce:	025b      	lsls	r3, r3, #9
 8001fd0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001fd4:	431a      	orrs	r2, r3
 8001fd6:	4b2b      	ldr	r3, [pc, #172]	@ (8002084 <WriteChar+0x6f4>)
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	08db      	lsrs	r3, r3, #3
 8001fdc:	069b      	lsls	r3, r3, #26
 8001fde:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	4a28      	ldr	r2, [pc, #160]	@ (800208c <WriteChar+0x6fc>)
 8001fea:	2102      	movs	r1, #2
 8001fec:	4826      	ldr	r0, [pc, #152]	@ (8002088 <WriteChar+0x6f8>)
 8001fee:	f000 ff5d 	bl	8002eac <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001ff2:	4b24      	ldr	r3, [pc, #144]	@ (8002084 <WriteChar+0x6f4>)
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	045b      	lsls	r3, r3, #17
 8001ff8:	f403 3200 	and.w	r2, r3, #131072	@ 0x20000
 8001ffc:	4b21      	ldr	r3, [pc, #132]	@ (8002084 <WriteChar+0x6f4>)
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	085b      	lsrs	r3, r3, #1
 8002002:	021b      	lsls	r3, r3, #8
 8002004:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002008:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800200a:	4b1e      	ldr	r3, [pc, #120]	@ (8002084 <WriteChar+0x6f4>)
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	089b      	lsrs	r3, r3, #2
 8002010:	025b      	lsls	r3, r3, #9
 8002012:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002016:	431a      	orrs	r2, r3
 8002018:	4b1a      	ldr	r3, [pc, #104]	@ (8002084 <WriteChar+0x6f4>)
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	08db      	lsrs	r3, r3, #3
 800201e:	069b      	lsls	r3, r3, #26
 8002020:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002024:	4313      	orrs	r3, r2
 8002026:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	4a18      	ldr	r2, [pc, #96]	@ (800208c <WriteChar+0x6fc>)
 800202c:	2104      	movs	r1, #4
 800202e:	4816      	ldr	r0, [pc, #88]	@ (8002088 <WriteChar+0x6f8>)
 8002030:	f000 ff3c 	bl	8002eac <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002034:	4b13      	ldr	r3, [pc, #76]	@ (8002084 <WriteChar+0x6f4>)
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	045b      	lsls	r3, r3, #17
 800203a:	f403 3200 	and.w	r2, r3, #131072	@ 0x20000
 800203e:	4b11      	ldr	r3, [pc, #68]	@ (8002084 <WriteChar+0x6f4>)
 8002040:	68db      	ldr	r3, [r3, #12]
 8002042:	085b      	lsrs	r3, r3, #1
 8002044:	021b      	lsls	r3, r3, #8
 8002046:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800204a:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800204c:	4b0d      	ldr	r3, [pc, #52]	@ (8002084 <WriteChar+0x6f4>)
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	089b      	lsrs	r3, r3, #2
 8002052:	025b      	lsls	r3, r3, #9
 8002054:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002058:	431a      	orrs	r2, r3
 800205a:	4b0a      	ldr	r3, [pc, #40]	@ (8002084 <WriteChar+0x6f4>)
 800205c:	68db      	ldr	r3, [r3, #12]
 800205e:	08db      	lsrs	r3, r3, #3
 8002060:	069b      	lsls	r3, r3, #26
 8002062:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002066:	4313      	orrs	r3, r2
 8002068:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	4a07      	ldr	r2, [pc, #28]	@ (800208c <WriteChar+0x6fc>)
 800206e:	2106      	movs	r1, #6
 8002070:	4805      	ldr	r0, [pc, #20]	@ (8002088 <WriteChar+0x6f8>)
 8002072:	f000 ff1b 	bl	8002eac <HAL_LCD_Write>
      break;
 8002076:	e000      	b.n	800207a <WriteChar+0x6ea>
    
     default:
      break;
 8002078:	bf00      	nop
  }
}
 800207a:	bf00      	nop
 800207c:	3710      	adds	r7, #16
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	200003ec 	.word	0x200003ec
 8002088:	200003b0 	.word	0x200003b0
 800208c:	fbfdfcff 	.word	0xfbfdfcff

08002090 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002096:	4b0f      	ldr	r3, [pc, #60]	@ (80020d4 <HAL_MspInit+0x44>)
 8002098:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800209a:	4a0e      	ldr	r2, [pc, #56]	@ (80020d4 <HAL_MspInit+0x44>)
 800209c:	f043 0301 	orr.w	r3, r3, #1
 80020a0:	6613      	str	r3, [r2, #96]	@ 0x60
 80020a2:	4b0c      	ldr	r3, [pc, #48]	@ (80020d4 <HAL_MspInit+0x44>)
 80020a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020a6:	f003 0301 	and.w	r3, r3, #1
 80020aa:	607b      	str	r3, [r7, #4]
 80020ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020ae:	4b09      	ldr	r3, [pc, #36]	@ (80020d4 <HAL_MspInit+0x44>)
 80020b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020b2:	4a08      	ldr	r2, [pc, #32]	@ (80020d4 <HAL_MspInit+0x44>)
 80020b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80020ba:	4b06      	ldr	r3, [pc, #24]	@ (80020d4 <HAL_MspInit+0x44>)
 80020bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020c2:	603b      	str	r3, [r7, #0]
 80020c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020c6:	bf00      	nop
 80020c8:	370c      	adds	r7, #12
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	40021000 	.word	0x40021000

080020d8 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b0ae      	sub	sp, #184	@ 0xb8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80020e4:	2200      	movs	r2, #0
 80020e6:	601a      	str	r2, [r3, #0]
 80020e8:	605a      	str	r2, [r3, #4]
 80020ea:	609a      	str	r2, [r3, #8]
 80020ec:	60da      	str	r2, [r3, #12]
 80020ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020f0:	f107 031c 	add.w	r3, r7, #28
 80020f4:	2288      	movs	r2, #136	@ 0x88
 80020f6:	2100      	movs	r1, #0
 80020f8:	4618      	mov	r0, r3
 80020fa:	f004 fd0c 	bl	8006b16 <memset>
  if(hlcd->Instance==LCD)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a45      	ldr	r2, [pc, #276]	@ (8002218 <HAL_LCD_MspInit+0x140>)
 8002104:	4293      	cmp	r3, r2
 8002106:	f040 8083 	bne.w	8002210 <HAL_LCD_MspInit+0x138>

  /* USER CODE END LCD_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800210a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800210e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002110:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002114:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002118:	f107 031c 	add.w	r3, r7, #28
 800211c:	4618      	mov	r0, r3
 800211e:	f001 fdfd 	bl	8003d1c <HAL_RCCEx_PeriphCLKConfig>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d001      	beq.n	800212c <HAL_LCD_MspInit+0x54>
    {
      Error_Handler();
 8002128:	f7ff f982 	bl	8001430 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 800212c:	4b3b      	ldr	r3, [pc, #236]	@ (800221c <HAL_LCD_MspInit+0x144>)
 800212e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002130:	4a3a      	ldr	r2, [pc, #232]	@ (800221c <HAL_LCD_MspInit+0x144>)
 8002132:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002136:	6593      	str	r3, [r2, #88]	@ 0x58
 8002138:	4b38      	ldr	r3, [pc, #224]	@ (800221c <HAL_LCD_MspInit+0x144>)
 800213a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800213c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002140:	61bb      	str	r3, [r7, #24]
 8002142:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002144:	4b35      	ldr	r3, [pc, #212]	@ (800221c <HAL_LCD_MspInit+0x144>)
 8002146:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002148:	4a34      	ldr	r2, [pc, #208]	@ (800221c <HAL_LCD_MspInit+0x144>)
 800214a:	f043 0304 	orr.w	r3, r3, #4
 800214e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002150:	4b32      	ldr	r3, [pc, #200]	@ (800221c <HAL_LCD_MspInit+0x144>)
 8002152:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002154:	f003 0304 	and.w	r3, r3, #4
 8002158:	617b      	str	r3, [r7, #20]
 800215a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800215c:	4b2f      	ldr	r3, [pc, #188]	@ (800221c <HAL_LCD_MspInit+0x144>)
 800215e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002160:	4a2e      	ldr	r2, [pc, #184]	@ (800221c <HAL_LCD_MspInit+0x144>)
 8002162:	f043 0301 	orr.w	r3, r3, #1
 8002166:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002168:	4b2c      	ldr	r3, [pc, #176]	@ (800221c <HAL_LCD_MspInit+0x144>)
 800216a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800216c:	f003 0301 	and.w	r3, r3, #1
 8002170:	613b      	str	r3, [r7, #16]
 8002172:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002174:	4b29      	ldr	r3, [pc, #164]	@ (800221c <HAL_LCD_MspInit+0x144>)
 8002176:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002178:	4a28      	ldr	r2, [pc, #160]	@ (800221c <HAL_LCD_MspInit+0x144>)
 800217a:	f043 0302 	orr.w	r3, r3, #2
 800217e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002180:	4b26      	ldr	r3, [pc, #152]	@ (800221c <HAL_LCD_MspInit+0x144>)
 8002182:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002184:	f003 0302 	and.w	r3, r3, #2
 8002188:	60fb      	str	r3, [r7, #12]
 800218a:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> LCD_COM0
    PA9     ------> LCD_COM1
    PA10     ------> LCD_COM2
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800218c:	2308      	movs	r3, #8
 800218e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002192:	2302      	movs	r3, #2
 8002194:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002198:	2300      	movs	r3, #0
 800219a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800219e:	2300      	movs	r3, #0
 80021a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80021a4:	230b      	movs	r3, #11
 80021a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021aa:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80021ae:	4619      	mov	r1, r3
 80021b0:	481b      	ldr	r0, [pc, #108]	@ (8002220 <HAL_LCD_MspInit+0x148>)
 80021b2:	f000 fbdf 	bl	8002974 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80021b6:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80021ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021be:	2302      	movs	r3, #2
 80021c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c4:	2300      	movs	r3, #0
 80021c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ca:	2300      	movs	r3, #0
 80021cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80021d0:	230b      	movs	r3, #11
 80021d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021d6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80021da:	4619      	mov	r1, r3
 80021dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021e0:	f000 fbc8 	bl	8002974 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80021e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021e8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ec:	2302      	movs	r3, #2
 80021ee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f2:	2300      	movs	r3, #0
 80021f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f8:	2300      	movs	r3, #0
 80021fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80021fe:	230b      	movs	r3, #11
 8002200:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002204:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002208:	4619      	mov	r1, r3
 800220a:	4806      	ldr	r0, [pc, #24]	@ (8002224 <HAL_LCD_MspInit+0x14c>)
 800220c:	f000 fbb2 	bl	8002974 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 8002210:	bf00      	nop
 8002212:	37b8      	adds	r7, #184	@ 0xb8
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	40002400 	.word	0x40002400
 800221c:	40021000 	.word	0x40021000
 8002220:	48000800 	.word	0x48000800
 8002224:	48000400 	.word	0x48000400

08002228 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b08a      	sub	sp, #40	@ 0x28
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002230:	f107 0314 	add.w	r3, r7, #20
 8002234:	2200      	movs	r2, #0
 8002236:	601a      	str	r2, [r3, #0]
 8002238:	605a      	str	r2, [r3, #4]
 800223a:	609a      	str	r2, [r3, #8]
 800223c:	60da      	str	r2, [r3, #12]
 800223e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a17      	ldr	r2, [pc, #92]	@ (80022a4 <HAL_SPI_MspInit+0x7c>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d128      	bne.n	800229c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800224a:	4b17      	ldr	r3, [pc, #92]	@ (80022a8 <HAL_SPI_MspInit+0x80>)
 800224c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800224e:	4a16      	ldr	r2, [pc, #88]	@ (80022a8 <HAL_SPI_MspInit+0x80>)
 8002250:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002254:	6613      	str	r3, [r2, #96]	@ 0x60
 8002256:	4b14      	ldr	r3, [pc, #80]	@ (80022a8 <HAL_SPI_MspInit+0x80>)
 8002258:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800225a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800225e:	613b      	str	r3, [r7, #16]
 8002260:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002262:	4b11      	ldr	r3, [pc, #68]	@ (80022a8 <HAL_SPI_MspInit+0x80>)
 8002264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002266:	4a10      	ldr	r2, [pc, #64]	@ (80022a8 <HAL_SPI_MspInit+0x80>)
 8002268:	f043 0310 	orr.w	r3, r3, #16
 800226c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800226e:	4b0e      	ldr	r3, [pc, #56]	@ (80022a8 <HAL_SPI_MspInit+0x80>)
 8002270:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002272:	f003 0310 	and.w	r3, r3, #16
 8002276:	60fb      	str	r3, [r7, #12]
 8002278:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PE13     ------> SPI1_SCK
    PE14     ------> SPI1_MISO
    PE15     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800227a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800227e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002280:	2302      	movs	r3, #2
 8002282:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002284:	2300      	movs	r3, #0
 8002286:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002288:	2303      	movs	r3, #3
 800228a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800228c:	2305      	movs	r3, #5
 800228e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002290:	f107 0314 	add.w	r3, r7, #20
 8002294:	4619      	mov	r1, r3
 8002296:	4805      	ldr	r0, [pc, #20]	@ (80022ac <HAL_SPI_MspInit+0x84>)
 8002298:	f000 fb6c 	bl	8002974 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800229c:	bf00      	nop
 800229e:	3728      	adds	r7, #40	@ 0x28
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	40013000 	.word	0x40013000
 80022a8:	40021000 	.word	0x40021000
 80022ac:	48001000 	.word	0x48001000

080022b0 <HAL_TIM_OnePulse_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_onepulse: TIM_OnePulse handle pointer
* @retval None
*/
void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef* htim_onepulse)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  if(htim_onepulse->Instance==TIM4)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a0d      	ldr	r2, [pc, #52]	@ (80022f4 <HAL_TIM_OnePulse_MspInit+0x44>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d113      	bne.n	80022ea <HAL_TIM_OnePulse_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80022c2:	4b0d      	ldr	r3, [pc, #52]	@ (80022f8 <HAL_TIM_OnePulse_MspInit+0x48>)
 80022c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022c6:	4a0c      	ldr	r2, [pc, #48]	@ (80022f8 <HAL_TIM_OnePulse_MspInit+0x48>)
 80022c8:	f043 0304 	orr.w	r3, r3, #4
 80022cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80022ce:	4b0a      	ldr	r3, [pc, #40]	@ (80022f8 <HAL_TIM_OnePulse_MspInit+0x48>)
 80022d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022d2:	f003 0304 	and.w	r3, r3, #4
 80022d6:	60fb      	str	r3, [r7, #12]
 80022d8:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80022da:	2200      	movs	r2, #0
 80022dc:	2100      	movs	r1, #0
 80022de:	201e      	movs	r0, #30
 80022e0:	f000 fb11 	bl	8002906 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80022e4:	201e      	movs	r0, #30
 80022e6:	f000 fb2a 	bl	800293e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80022ea:	bf00      	nop
 80022ec:	3710      	adds	r7, #16
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	40000800 	.word	0x40000800
 80022f8:	40021000 	.word	0x40021000

080022fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a1a      	ldr	r2, [pc, #104]	@ (8002374 <HAL_TIM_Base_MspInit+0x78>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d114      	bne.n	8002338 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800230e:	4b1a      	ldr	r3, [pc, #104]	@ (8002378 <HAL_TIM_Base_MspInit+0x7c>)
 8002310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002312:	4a19      	ldr	r2, [pc, #100]	@ (8002378 <HAL_TIM_Base_MspInit+0x7c>)
 8002314:	f043 0310 	orr.w	r3, r3, #16
 8002318:	6593      	str	r3, [r2, #88]	@ 0x58
 800231a:	4b17      	ldr	r3, [pc, #92]	@ (8002378 <HAL_TIM_Base_MspInit+0x7c>)
 800231c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800231e:	f003 0310 	and.w	r3, r3, #16
 8002322:	60fb      	str	r3, [r7, #12]
 8002324:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002326:	2200      	movs	r2, #0
 8002328:	2100      	movs	r1, #0
 800232a:	2036      	movs	r0, #54	@ 0x36
 800232c:	f000 faeb 	bl	8002906 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002330:	2036      	movs	r0, #54	@ 0x36
 8002332:	f000 fb04 	bl	800293e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002336:	e018      	b.n	800236a <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM7)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a0f      	ldr	r2, [pc, #60]	@ (800237c <HAL_TIM_Base_MspInit+0x80>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d113      	bne.n	800236a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002342:	4b0d      	ldr	r3, [pc, #52]	@ (8002378 <HAL_TIM_Base_MspInit+0x7c>)
 8002344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002346:	4a0c      	ldr	r2, [pc, #48]	@ (8002378 <HAL_TIM_Base_MspInit+0x7c>)
 8002348:	f043 0320 	orr.w	r3, r3, #32
 800234c:	6593      	str	r3, [r2, #88]	@ 0x58
 800234e:	4b0a      	ldr	r3, [pc, #40]	@ (8002378 <HAL_TIM_Base_MspInit+0x7c>)
 8002350:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002352:	f003 0320 	and.w	r3, r3, #32
 8002356:	60bb      	str	r3, [r7, #8]
 8002358:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800235a:	2200      	movs	r2, #0
 800235c:	2100      	movs	r1, #0
 800235e:	2037      	movs	r0, #55	@ 0x37
 8002360:	f000 fad1 	bl	8002906 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002364:	2037      	movs	r0, #55	@ 0x37
 8002366:	f000 faea 	bl	800293e <HAL_NVIC_EnableIRQ>
}
 800236a:	bf00      	nop
 800236c:	3710      	adds	r7, #16
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	40001000 	.word	0x40001000
 8002378:	40021000 	.word	0x40021000
 800237c:	40001400 	.word	0x40001400

08002380 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002384:	bf00      	nop
 8002386:	e7fd      	b.n	8002384 <NMI_Handler+0x4>

08002388 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800238c:	bf00      	nop
 800238e:	e7fd      	b.n	800238c <HardFault_Handler+0x4>

08002390 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002394:	bf00      	nop
 8002396:	e7fd      	b.n	8002394 <MemManage_Handler+0x4>

08002398 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800239c:	bf00      	nop
 800239e:	e7fd      	b.n	800239c <BusFault_Handler+0x4>

080023a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023a4:	bf00      	nop
 80023a6:	e7fd      	b.n	80023a4 <UsageFault_Handler+0x4>

080023a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023ac:	bf00      	nop
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr

080023b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023b6:	b480      	push	{r7}
 80023b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023ba:	bf00      	nop
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023c8:	bf00      	nop
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr

080023d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023d2:	b580      	push	{r7, lr}
 80023d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023d6:	f000 f977 	bl	80026c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023da:	bf00      	nop
 80023dc:	bd80      	pop	{r7, pc}
	...

080023e0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80023e4:	4802      	ldr	r0, [pc, #8]	@ (80023f0 <TIM4_IRQHandler+0x10>)
 80023e6:	f003 f99b 	bl	8005720 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80023ea:	bf00      	nop
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	200002a4 	.word	0x200002a4

080023f4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80023f8:	4802      	ldr	r0, [pc, #8]	@ (8002404 <TIM6_DAC_IRQHandler+0x10>)
 80023fa:	f003 f991 	bl	8005720 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80023fe:	bf00      	nop
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	200002f0 	.word	0x200002f0

08002408 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800240c:	4802      	ldr	r0, [pc, #8]	@ (8002418 <TIM7_IRQHandler+0x10>)
 800240e:	f003 f987 	bl	8005720 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002412:	bf00      	nop
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	2000033c 	.word	0x2000033c

0800241c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  return 1;
 8002420:	2301      	movs	r3, #1
}
 8002422:	4618      	mov	r0, r3
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <_kill>:

int _kill(int pid, int sig)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
 8002434:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002436:	f004 fbc1 	bl	8006bbc <__errno>
 800243a:	4603      	mov	r3, r0
 800243c:	2216      	movs	r2, #22
 800243e:	601a      	str	r2, [r3, #0]
  return -1;
 8002440:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002444:	4618      	mov	r0, r3
 8002446:	3708      	adds	r7, #8
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}

0800244c <_exit>:

void _exit (int status)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002454:	f04f 31ff 	mov.w	r1, #4294967295
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f7ff ffe7 	bl	800242c <_kill>
  while (1) {}    /* Make sure we hang here */
 800245e:	bf00      	nop
 8002460:	e7fd      	b.n	800245e <_exit+0x12>

08002462 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002462:	b580      	push	{r7, lr}
 8002464:	b086      	sub	sp, #24
 8002466:	af00      	add	r7, sp, #0
 8002468:	60f8      	str	r0, [r7, #12]
 800246a:	60b9      	str	r1, [r7, #8]
 800246c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800246e:	2300      	movs	r3, #0
 8002470:	617b      	str	r3, [r7, #20]
 8002472:	e00a      	b.n	800248a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002474:	f3af 8000 	nop.w
 8002478:	4601      	mov	r1, r0
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	1c5a      	adds	r2, r3, #1
 800247e:	60ba      	str	r2, [r7, #8]
 8002480:	b2ca      	uxtb	r2, r1
 8002482:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	3301      	adds	r3, #1
 8002488:	617b      	str	r3, [r7, #20]
 800248a:	697a      	ldr	r2, [r7, #20]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	429a      	cmp	r2, r3
 8002490:	dbf0      	blt.n	8002474 <_read+0x12>
  }

  return len;
 8002492:	687b      	ldr	r3, [r7, #4]
}
 8002494:	4618      	mov	r0, r3
 8002496:	3718      	adds	r7, #24
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}

0800249c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b086      	sub	sp, #24
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	60f8      	str	r0, [r7, #12]
 80024a4:	60b9      	str	r1, [r7, #8]
 80024a6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024a8:	2300      	movs	r3, #0
 80024aa:	617b      	str	r3, [r7, #20]
 80024ac:	e009      	b.n	80024c2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	1c5a      	adds	r2, r3, #1
 80024b2:	60ba      	str	r2, [r7, #8]
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	4618      	mov	r0, r3
 80024b8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	3301      	adds	r3, #1
 80024c0:	617b      	str	r3, [r7, #20]
 80024c2:	697a      	ldr	r2, [r7, #20]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	dbf1      	blt.n	80024ae <_write+0x12>
  }
  return len;
 80024ca:	687b      	ldr	r3, [r7, #4]
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3718      	adds	r7, #24
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}

080024d4 <_close>:

int _close(int file)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	370c      	adds	r7, #12
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr

080024ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
 80024f4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024fc:	605a      	str	r2, [r3, #4]
  return 0;
 80024fe:	2300      	movs	r3, #0
}
 8002500:	4618      	mov	r0, r3
 8002502:	370c      	adds	r7, #12
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr

0800250c <_isatty>:

int _isatty(int file)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002514:	2301      	movs	r3, #1
}
 8002516:	4618      	mov	r0, r3
 8002518:	370c      	adds	r7, #12
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr

08002522 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002522:	b480      	push	{r7}
 8002524:	b085      	sub	sp, #20
 8002526:	af00      	add	r7, sp, #0
 8002528:	60f8      	str	r0, [r7, #12]
 800252a:	60b9      	str	r1, [r7, #8]
 800252c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800252e:	2300      	movs	r3, #0
}
 8002530:	4618      	mov	r0, r3
 8002532:	3714      	adds	r7, #20
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr

0800253c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b086      	sub	sp, #24
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002544:	4a14      	ldr	r2, [pc, #80]	@ (8002598 <_sbrk+0x5c>)
 8002546:	4b15      	ldr	r3, [pc, #84]	@ (800259c <_sbrk+0x60>)
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002550:	4b13      	ldr	r3, [pc, #76]	@ (80025a0 <_sbrk+0x64>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d102      	bne.n	800255e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002558:	4b11      	ldr	r3, [pc, #68]	@ (80025a0 <_sbrk+0x64>)
 800255a:	4a12      	ldr	r2, [pc, #72]	@ (80025a4 <_sbrk+0x68>)
 800255c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800255e:	4b10      	ldr	r3, [pc, #64]	@ (80025a0 <_sbrk+0x64>)
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4413      	add	r3, r2
 8002566:	693a      	ldr	r2, [r7, #16]
 8002568:	429a      	cmp	r2, r3
 800256a:	d207      	bcs.n	800257c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800256c:	f004 fb26 	bl	8006bbc <__errno>
 8002570:	4603      	mov	r3, r0
 8002572:	220c      	movs	r2, #12
 8002574:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002576:	f04f 33ff 	mov.w	r3, #4294967295
 800257a:	e009      	b.n	8002590 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800257c:	4b08      	ldr	r3, [pc, #32]	@ (80025a0 <_sbrk+0x64>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002582:	4b07      	ldr	r3, [pc, #28]	@ (80025a0 <_sbrk+0x64>)
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	4413      	add	r3, r2
 800258a:	4a05      	ldr	r2, [pc, #20]	@ (80025a0 <_sbrk+0x64>)
 800258c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800258e:	68fb      	ldr	r3, [r7, #12]
}
 8002590:	4618      	mov	r0, r3
 8002592:	3718      	adds	r7, #24
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	20018000 	.word	0x20018000
 800259c:	00000400 	.word	0x00000400
 80025a0:	200003fc 	.word	0x200003fc
 80025a4:	20000550 	.word	0x20000550

080025a8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80025ac:	4b06      	ldr	r3, [pc, #24]	@ (80025c8 <SystemInit+0x20>)
 80025ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025b2:	4a05      	ldr	r2, [pc, #20]	@ (80025c8 <SystemInit+0x20>)
 80025b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80025b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80025bc:	bf00      	nop
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	e000ed00 	.word	0xe000ed00

080025cc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80025cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002604 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80025d0:	f7ff ffea 	bl	80025a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025d4:	480c      	ldr	r0, [pc, #48]	@ (8002608 <LoopForever+0x6>)
  ldr r1, =_edata
 80025d6:	490d      	ldr	r1, [pc, #52]	@ (800260c <LoopForever+0xa>)
  ldr r2, =_sidata
 80025d8:	4a0d      	ldr	r2, [pc, #52]	@ (8002610 <LoopForever+0xe>)
  movs r3, #0
 80025da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025dc:	e002      	b.n	80025e4 <LoopCopyDataInit>

080025de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025e2:	3304      	adds	r3, #4

080025e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025e8:	d3f9      	bcc.n	80025de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002614 <LoopForever+0x12>)
  ldr r4, =_ebss
 80025ec:	4c0a      	ldr	r4, [pc, #40]	@ (8002618 <LoopForever+0x16>)
  movs r3, #0
 80025ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025f0:	e001      	b.n	80025f6 <LoopFillZerobss>

080025f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025f4:	3204      	adds	r2, #4

080025f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025f8:	d3fb      	bcc.n	80025f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80025fa:	f004 fae5 	bl	8006bc8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80025fe:	f7fe fce9 	bl	8000fd4 <main>

08002602 <LoopForever>:

LoopForever:
    b LoopForever
 8002602:	e7fe      	b.n	8002602 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002604:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002608:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800260c:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002610:	0800a9b8 	.word	0x0800a9b8
  ldr r2, =_sbss
 8002614:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002618:	20000550 	.word	0x20000550

0800261c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800261c:	e7fe      	b.n	800261c <ADC1_2_IRQHandler>

0800261e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800261e:	b580      	push	{r7, lr}
 8002620:	b082      	sub	sp, #8
 8002622:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002624:	2300      	movs	r3, #0
 8002626:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002628:	2003      	movs	r0, #3
 800262a:	f000 f961 	bl	80028f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800262e:	200f      	movs	r0, #15
 8002630:	f000 f80e 	bl	8002650 <HAL_InitTick>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d002      	beq.n	8002640 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	71fb      	strb	r3, [r7, #7]
 800263e:	e001      	b.n	8002644 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002640:	f7ff fd26 	bl	8002090 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002644:	79fb      	ldrb	r3, [r7, #7]
}
 8002646:	4618      	mov	r0, r3
 8002648:	3708      	adds	r7, #8
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
	...

08002650 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002658:	2300      	movs	r3, #0
 800265a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800265c:	4b17      	ldr	r3, [pc, #92]	@ (80026bc <HAL_InitTick+0x6c>)
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d023      	beq.n	80026ac <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002664:	4b16      	ldr	r3, [pc, #88]	@ (80026c0 <HAL_InitTick+0x70>)
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	4b14      	ldr	r3, [pc, #80]	@ (80026bc <HAL_InitTick+0x6c>)
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	4619      	mov	r1, r3
 800266e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002672:	fbb3 f3f1 	udiv	r3, r3, r1
 8002676:	fbb2 f3f3 	udiv	r3, r2, r3
 800267a:	4618      	mov	r0, r3
 800267c:	f000 f96d 	bl	800295a <HAL_SYSTICK_Config>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d10f      	bne.n	80026a6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2b0f      	cmp	r3, #15
 800268a:	d809      	bhi.n	80026a0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800268c:	2200      	movs	r2, #0
 800268e:	6879      	ldr	r1, [r7, #4]
 8002690:	f04f 30ff 	mov.w	r0, #4294967295
 8002694:	f000 f937 	bl	8002906 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002698:	4a0a      	ldr	r2, [pc, #40]	@ (80026c4 <HAL_InitTick+0x74>)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6013      	str	r3, [r2, #0]
 800269e:	e007      	b.n	80026b0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	73fb      	strb	r3, [r7, #15]
 80026a4:	e004      	b.n	80026b0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	73fb      	strb	r3, [r7, #15]
 80026aa:	e001      	b.n	80026b0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80026b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3710      	adds	r7, #16
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	2000000c 	.word	0x2000000c
 80026c0:	20000004 	.word	0x20000004
 80026c4:	20000008 	.word	0x20000008

080026c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80026cc:	4b06      	ldr	r3, [pc, #24]	@ (80026e8 <HAL_IncTick+0x20>)
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	461a      	mov	r2, r3
 80026d2:	4b06      	ldr	r3, [pc, #24]	@ (80026ec <HAL_IncTick+0x24>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4413      	add	r3, r2
 80026d8:	4a04      	ldr	r2, [pc, #16]	@ (80026ec <HAL_IncTick+0x24>)
 80026da:	6013      	str	r3, [r2, #0]
}
 80026dc:	bf00      	nop
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	2000000c 	.word	0x2000000c
 80026ec:	20000400 	.word	0x20000400

080026f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0
  return uwTick;
 80026f4:	4b03      	ldr	r3, [pc, #12]	@ (8002704 <HAL_GetTick+0x14>)
 80026f6:	681b      	ldr	r3, [r3, #0]
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	20000400 	.word	0x20000400

08002708 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002710:	f7ff ffee 	bl	80026f0 <HAL_GetTick>
 8002714:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002720:	d005      	beq.n	800272e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002722:	4b0a      	ldr	r3, [pc, #40]	@ (800274c <HAL_Delay+0x44>)
 8002724:	781b      	ldrb	r3, [r3, #0]
 8002726:	461a      	mov	r2, r3
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	4413      	add	r3, r2
 800272c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800272e:	bf00      	nop
 8002730:	f7ff ffde 	bl	80026f0 <HAL_GetTick>
 8002734:	4602      	mov	r2, r0
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	68fa      	ldr	r2, [r7, #12]
 800273c:	429a      	cmp	r2, r3
 800273e:	d8f7      	bhi.n	8002730 <HAL_Delay+0x28>
  {
  }
}
 8002740:	bf00      	nop
 8002742:	bf00      	nop
 8002744:	3710      	adds	r7, #16
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	2000000c 	.word	0x2000000c

08002750 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002750:	b480      	push	{r7}
 8002752:	b085      	sub	sp, #20
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f003 0307 	and.w	r3, r3, #7
 800275e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002760:	4b0c      	ldr	r3, [pc, #48]	@ (8002794 <__NVIC_SetPriorityGrouping+0x44>)
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002766:	68ba      	ldr	r2, [r7, #8]
 8002768:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800276c:	4013      	ands	r3, r2
 800276e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002778:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800277c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002780:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002782:	4a04      	ldr	r2, [pc, #16]	@ (8002794 <__NVIC_SetPriorityGrouping+0x44>)
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	60d3      	str	r3, [r2, #12]
}
 8002788:	bf00      	nop
 800278a:	3714      	adds	r7, #20
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr
 8002794:	e000ed00 	.word	0xe000ed00

08002798 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800279c:	4b04      	ldr	r3, [pc, #16]	@ (80027b0 <__NVIC_GetPriorityGrouping+0x18>)
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	0a1b      	lsrs	r3, r3, #8
 80027a2:	f003 0307 	and.w	r3, r3, #7
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr
 80027b0:	e000ed00 	.word	0xe000ed00

080027b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	4603      	mov	r3, r0
 80027bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	db0b      	blt.n	80027de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027c6:	79fb      	ldrb	r3, [r7, #7]
 80027c8:	f003 021f 	and.w	r2, r3, #31
 80027cc:	4907      	ldr	r1, [pc, #28]	@ (80027ec <__NVIC_EnableIRQ+0x38>)
 80027ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d2:	095b      	lsrs	r3, r3, #5
 80027d4:	2001      	movs	r0, #1
 80027d6:	fa00 f202 	lsl.w	r2, r0, r2
 80027da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80027de:	bf00      	nop
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	e000e100 	.word	0xe000e100

080027f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	4603      	mov	r3, r0
 80027f8:	6039      	str	r1, [r7, #0]
 80027fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002800:	2b00      	cmp	r3, #0
 8002802:	db0a      	blt.n	800281a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	b2da      	uxtb	r2, r3
 8002808:	490c      	ldr	r1, [pc, #48]	@ (800283c <__NVIC_SetPriority+0x4c>)
 800280a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800280e:	0112      	lsls	r2, r2, #4
 8002810:	b2d2      	uxtb	r2, r2
 8002812:	440b      	add	r3, r1
 8002814:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002818:	e00a      	b.n	8002830 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	b2da      	uxtb	r2, r3
 800281e:	4908      	ldr	r1, [pc, #32]	@ (8002840 <__NVIC_SetPriority+0x50>)
 8002820:	79fb      	ldrb	r3, [r7, #7]
 8002822:	f003 030f 	and.w	r3, r3, #15
 8002826:	3b04      	subs	r3, #4
 8002828:	0112      	lsls	r2, r2, #4
 800282a:	b2d2      	uxtb	r2, r2
 800282c:	440b      	add	r3, r1
 800282e:	761a      	strb	r2, [r3, #24]
}
 8002830:	bf00      	nop
 8002832:	370c      	adds	r7, #12
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr
 800283c:	e000e100 	.word	0xe000e100
 8002840:	e000ed00 	.word	0xe000ed00

08002844 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002844:	b480      	push	{r7}
 8002846:	b089      	sub	sp, #36	@ 0x24
 8002848:	af00      	add	r7, sp, #0
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	f003 0307 	and.w	r3, r3, #7
 8002856:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	f1c3 0307 	rsb	r3, r3, #7
 800285e:	2b04      	cmp	r3, #4
 8002860:	bf28      	it	cs
 8002862:	2304      	movcs	r3, #4
 8002864:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	3304      	adds	r3, #4
 800286a:	2b06      	cmp	r3, #6
 800286c:	d902      	bls.n	8002874 <NVIC_EncodePriority+0x30>
 800286e:	69fb      	ldr	r3, [r7, #28]
 8002870:	3b03      	subs	r3, #3
 8002872:	e000      	b.n	8002876 <NVIC_EncodePriority+0x32>
 8002874:	2300      	movs	r3, #0
 8002876:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002878:	f04f 32ff 	mov.w	r2, #4294967295
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	fa02 f303 	lsl.w	r3, r2, r3
 8002882:	43da      	mvns	r2, r3
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	401a      	ands	r2, r3
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800288c:	f04f 31ff 	mov.w	r1, #4294967295
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	fa01 f303 	lsl.w	r3, r1, r3
 8002896:	43d9      	mvns	r1, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800289c:	4313      	orrs	r3, r2
         );
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3724      	adds	r7, #36	@ 0x24
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
	...

080028ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	3b01      	subs	r3, #1
 80028b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028bc:	d301      	bcc.n	80028c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028be:	2301      	movs	r3, #1
 80028c0:	e00f      	b.n	80028e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028c2:	4a0a      	ldr	r2, [pc, #40]	@ (80028ec <SysTick_Config+0x40>)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	3b01      	subs	r3, #1
 80028c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028ca:	210f      	movs	r1, #15
 80028cc:	f04f 30ff 	mov.w	r0, #4294967295
 80028d0:	f7ff ff8e 	bl	80027f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028d4:	4b05      	ldr	r3, [pc, #20]	@ (80028ec <SysTick_Config+0x40>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028da:	4b04      	ldr	r3, [pc, #16]	@ (80028ec <SysTick_Config+0x40>)
 80028dc:	2207      	movs	r2, #7
 80028de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028e0:	2300      	movs	r3, #0
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3708      	adds	r7, #8
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	e000e010 	.word	0xe000e010

080028f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f7ff ff29 	bl	8002750 <__NVIC_SetPriorityGrouping>
}
 80028fe:	bf00      	nop
 8002900:	3708      	adds	r7, #8
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}

08002906 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002906:	b580      	push	{r7, lr}
 8002908:	b086      	sub	sp, #24
 800290a:	af00      	add	r7, sp, #0
 800290c:	4603      	mov	r3, r0
 800290e:	60b9      	str	r1, [r7, #8]
 8002910:	607a      	str	r2, [r7, #4]
 8002912:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002914:	2300      	movs	r3, #0
 8002916:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002918:	f7ff ff3e 	bl	8002798 <__NVIC_GetPriorityGrouping>
 800291c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800291e:	687a      	ldr	r2, [r7, #4]
 8002920:	68b9      	ldr	r1, [r7, #8]
 8002922:	6978      	ldr	r0, [r7, #20]
 8002924:	f7ff ff8e 	bl	8002844 <NVIC_EncodePriority>
 8002928:	4602      	mov	r2, r0
 800292a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800292e:	4611      	mov	r1, r2
 8002930:	4618      	mov	r0, r3
 8002932:	f7ff ff5d 	bl	80027f0 <__NVIC_SetPriority>
}
 8002936:	bf00      	nop
 8002938:	3718      	adds	r7, #24
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}

0800293e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800293e:	b580      	push	{r7, lr}
 8002940:	b082      	sub	sp, #8
 8002942:	af00      	add	r7, sp, #0
 8002944:	4603      	mov	r3, r0
 8002946:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800294c:	4618      	mov	r0, r3
 800294e:	f7ff ff31 	bl	80027b4 <__NVIC_EnableIRQ>
}
 8002952:	bf00      	nop
 8002954:	3708      	adds	r7, #8
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800295a:	b580      	push	{r7, lr}
 800295c:	b082      	sub	sp, #8
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	f7ff ffa2 	bl	80028ac <SysTick_Config>
 8002968:	4603      	mov	r3, r0
}
 800296a:	4618      	mov	r0, r3
 800296c:	3708      	adds	r7, #8
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
	...

08002974 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002974:	b480      	push	{r7}
 8002976:	b087      	sub	sp, #28
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800297e:	2300      	movs	r3, #0
 8002980:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002982:	e17f      	b.n	8002c84 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	2101      	movs	r1, #1
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	fa01 f303 	lsl.w	r3, r1, r3
 8002990:	4013      	ands	r3, r2
 8002992:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2b00      	cmp	r3, #0
 8002998:	f000 8171 	beq.w	8002c7e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f003 0303 	and.w	r3, r3, #3
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	d005      	beq.n	80029b4 <HAL_GPIO_Init+0x40>
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f003 0303 	and.w	r3, r3, #3
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	d130      	bne.n	8002a16 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	005b      	lsls	r3, r3, #1
 80029be:	2203      	movs	r2, #3
 80029c0:	fa02 f303 	lsl.w	r3, r2, r3
 80029c4:	43db      	mvns	r3, r3
 80029c6:	693a      	ldr	r2, [r7, #16]
 80029c8:	4013      	ands	r3, r2
 80029ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	68da      	ldr	r2, [r3, #12]
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	005b      	lsls	r3, r3, #1
 80029d4:	fa02 f303 	lsl.w	r3, r2, r3
 80029d8:	693a      	ldr	r2, [r7, #16]
 80029da:	4313      	orrs	r3, r2
 80029dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	693a      	ldr	r2, [r7, #16]
 80029e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80029ea:	2201      	movs	r2, #1
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	fa02 f303 	lsl.w	r3, r2, r3
 80029f2:	43db      	mvns	r3, r3
 80029f4:	693a      	ldr	r2, [r7, #16]
 80029f6:	4013      	ands	r3, r2
 80029f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	091b      	lsrs	r3, r3, #4
 8002a00:	f003 0201 	and.w	r2, r3, #1
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0a:	693a      	ldr	r2, [r7, #16]
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	693a      	ldr	r2, [r7, #16]
 8002a14:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	f003 0303 	and.w	r3, r3, #3
 8002a1e:	2b03      	cmp	r3, #3
 8002a20:	d118      	bne.n	8002a54 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a26:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002a28:	2201      	movs	r2, #1
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	43db      	mvns	r3, r3
 8002a32:	693a      	ldr	r2, [r7, #16]
 8002a34:	4013      	ands	r3, r2
 8002a36:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	08db      	lsrs	r3, r3, #3
 8002a3e:	f003 0201 	and.w	r2, r3, #1
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	fa02 f303 	lsl.w	r3, r2, r3
 8002a48:	693a      	ldr	r2, [r7, #16]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	693a      	ldr	r2, [r7, #16]
 8002a52:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f003 0303 	and.w	r3, r3, #3
 8002a5c:	2b03      	cmp	r3, #3
 8002a5e:	d017      	beq.n	8002a90 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	005b      	lsls	r3, r3, #1
 8002a6a:	2203      	movs	r2, #3
 8002a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a70:	43db      	mvns	r3, r3
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	4013      	ands	r3, r2
 8002a76:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	689a      	ldr	r2, [r3, #8]
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	005b      	lsls	r3, r3, #1
 8002a80:	fa02 f303 	lsl.w	r3, r2, r3
 8002a84:	693a      	ldr	r2, [r7, #16]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	693a      	ldr	r2, [r7, #16]
 8002a8e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f003 0303 	and.w	r3, r3, #3
 8002a98:	2b02      	cmp	r3, #2
 8002a9a:	d123      	bne.n	8002ae4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	08da      	lsrs	r2, r3, #3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	3208      	adds	r2, #8
 8002aa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002aa8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	f003 0307 	and.w	r3, r3, #7
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	220f      	movs	r2, #15
 8002ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab8:	43db      	mvns	r3, r3
 8002aba:	693a      	ldr	r2, [r7, #16]
 8002abc:	4013      	ands	r3, r2
 8002abe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	691a      	ldr	r2, [r3, #16]
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	f003 0307 	and.w	r3, r3, #7
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad0:	693a      	ldr	r2, [r7, #16]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	08da      	lsrs	r2, r3, #3
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	3208      	adds	r2, #8
 8002ade:	6939      	ldr	r1, [r7, #16]
 8002ae0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	005b      	lsls	r3, r3, #1
 8002aee:	2203      	movs	r2, #3
 8002af0:	fa02 f303 	lsl.w	r3, r2, r3
 8002af4:	43db      	mvns	r3, r3
 8002af6:	693a      	ldr	r2, [r7, #16]
 8002af8:	4013      	ands	r3, r2
 8002afa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f003 0203 	and.w	r2, r3, #3
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	005b      	lsls	r3, r3, #1
 8002b08:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0c:	693a      	ldr	r2, [r7, #16]
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	693a      	ldr	r2, [r7, #16]
 8002b16:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	f000 80ac 	beq.w	8002c7e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b26:	4b5f      	ldr	r3, [pc, #380]	@ (8002ca4 <HAL_GPIO_Init+0x330>)
 8002b28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b2a:	4a5e      	ldr	r2, [pc, #376]	@ (8002ca4 <HAL_GPIO_Init+0x330>)
 8002b2c:	f043 0301 	orr.w	r3, r3, #1
 8002b30:	6613      	str	r3, [r2, #96]	@ 0x60
 8002b32:	4b5c      	ldr	r3, [pc, #368]	@ (8002ca4 <HAL_GPIO_Init+0x330>)
 8002b34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b36:	f003 0301 	and.w	r3, r3, #1
 8002b3a:	60bb      	str	r3, [r7, #8]
 8002b3c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002b3e:	4a5a      	ldr	r2, [pc, #360]	@ (8002ca8 <HAL_GPIO_Init+0x334>)
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	089b      	lsrs	r3, r3, #2
 8002b44:	3302      	adds	r3, #2
 8002b46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b4a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	f003 0303 	and.w	r3, r3, #3
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	220f      	movs	r2, #15
 8002b56:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5a:	43db      	mvns	r3, r3
 8002b5c:	693a      	ldr	r2, [r7, #16]
 8002b5e:	4013      	ands	r3, r2
 8002b60:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002b68:	d025      	beq.n	8002bb6 <HAL_GPIO_Init+0x242>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4a4f      	ldr	r2, [pc, #316]	@ (8002cac <HAL_GPIO_Init+0x338>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d01f      	beq.n	8002bb2 <HAL_GPIO_Init+0x23e>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	4a4e      	ldr	r2, [pc, #312]	@ (8002cb0 <HAL_GPIO_Init+0x33c>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d019      	beq.n	8002bae <HAL_GPIO_Init+0x23a>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4a4d      	ldr	r2, [pc, #308]	@ (8002cb4 <HAL_GPIO_Init+0x340>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d013      	beq.n	8002baa <HAL_GPIO_Init+0x236>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4a4c      	ldr	r2, [pc, #304]	@ (8002cb8 <HAL_GPIO_Init+0x344>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d00d      	beq.n	8002ba6 <HAL_GPIO_Init+0x232>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4a4b      	ldr	r2, [pc, #300]	@ (8002cbc <HAL_GPIO_Init+0x348>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d007      	beq.n	8002ba2 <HAL_GPIO_Init+0x22e>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4a4a      	ldr	r2, [pc, #296]	@ (8002cc0 <HAL_GPIO_Init+0x34c>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d101      	bne.n	8002b9e <HAL_GPIO_Init+0x22a>
 8002b9a:	2306      	movs	r3, #6
 8002b9c:	e00c      	b.n	8002bb8 <HAL_GPIO_Init+0x244>
 8002b9e:	2307      	movs	r3, #7
 8002ba0:	e00a      	b.n	8002bb8 <HAL_GPIO_Init+0x244>
 8002ba2:	2305      	movs	r3, #5
 8002ba4:	e008      	b.n	8002bb8 <HAL_GPIO_Init+0x244>
 8002ba6:	2304      	movs	r3, #4
 8002ba8:	e006      	b.n	8002bb8 <HAL_GPIO_Init+0x244>
 8002baa:	2303      	movs	r3, #3
 8002bac:	e004      	b.n	8002bb8 <HAL_GPIO_Init+0x244>
 8002bae:	2302      	movs	r3, #2
 8002bb0:	e002      	b.n	8002bb8 <HAL_GPIO_Init+0x244>
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e000      	b.n	8002bb8 <HAL_GPIO_Init+0x244>
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	697a      	ldr	r2, [r7, #20]
 8002bba:	f002 0203 	and.w	r2, r2, #3
 8002bbe:	0092      	lsls	r2, r2, #2
 8002bc0:	4093      	lsls	r3, r2
 8002bc2:	693a      	ldr	r2, [r7, #16]
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002bc8:	4937      	ldr	r1, [pc, #220]	@ (8002ca8 <HAL_GPIO_Init+0x334>)
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	089b      	lsrs	r3, r3, #2
 8002bce:	3302      	adds	r3, #2
 8002bd0:	693a      	ldr	r2, [r7, #16]
 8002bd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002bd6:	4b3b      	ldr	r3, [pc, #236]	@ (8002cc4 <HAL_GPIO_Init+0x350>)
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	43db      	mvns	r3, r3
 8002be0:	693a      	ldr	r2, [r7, #16]
 8002be2:	4013      	ands	r3, r2
 8002be4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d003      	beq.n	8002bfa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002bf2:	693a      	ldr	r2, [r7, #16]
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002bfa:	4a32      	ldr	r2, [pc, #200]	@ (8002cc4 <HAL_GPIO_Init+0x350>)
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002c00:	4b30      	ldr	r3, [pc, #192]	@ (8002cc4 <HAL_GPIO_Init+0x350>)
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	43db      	mvns	r3, r3
 8002c0a:	693a      	ldr	r2, [r7, #16]
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d003      	beq.n	8002c24 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002c1c:	693a      	ldr	r2, [r7, #16]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002c24:	4a27      	ldr	r2, [pc, #156]	@ (8002cc4 <HAL_GPIO_Init+0x350>)
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002c2a:	4b26      	ldr	r3, [pc, #152]	@ (8002cc4 <HAL_GPIO_Init+0x350>)
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	43db      	mvns	r3, r3
 8002c34:	693a      	ldr	r2, [r7, #16]
 8002c36:	4013      	ands	r3, r2
 8002c38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d003      	beq.n	8002c4e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002c46:	693a      	ldr	r2, [r7, #16]
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002c4e:	4a1d      	ldr	r2, [pc, #116]	@ (8002cc4 <HAL_GPIO_Init+0x350>)
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002c54:	4b1b      	ldr	r3, [pc, #108]	@ (8002cc4 <HAL_GPIO_Init+0x350>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	43db      	mvns	r3, r3
 8002c5e:	693a      	ldr	r2, [r7, #16]
 8002c60:	4013      	ands	r3, r2
 8002c62:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d003      	beq.n	8002c78 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002c70:	693a      	ldr	r2, [r7, #16]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	4313      	orrs	r3, r2
 8002c76:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002c78:	4a12      	ldr	r2, [pc, #72]	@ (8002cc4 <HAL_GPIO_Init+0x350>)
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	3301      	adds	r3, #1
 8002c82:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	fa22 f303 	lsr.w	r3, r2, r3
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	f47f ae78 	bne.w	8002984 <HAL_GPIO_Init+0x10>
  }
}
 8002c94:	bf00      	nop
 8002c96:	bf00      	nop
 8002c98:	371c      	adds	r7, #28
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr
 8002ca2:	bf00      	nop
 8002ca4:	40021000 	.word	0x40021000
 8002ca8:	40010000 	.word	0x40010000
 8002cac:	48000400 	.word	0x48000400
 8002cb0:	48000800 	.word	0x48000800
 8002cb4:	48000c00 	.word	0x48000c00
 8002cb8:	48001000 	.word	0x48001000
 8002cbc:	48001400 	.word	0x48001400
 8002cc0:	48001800 	.word	0x48001800
 8002cc4:	40010400 	.word	0x40010400

08002cc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	460b      	mov	r3, r1
 8002cd2:	807b      	strh	r3, [r7, #2]
 8002cd4:	4613      	mov	r3, r2
 8002cd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002cd8:	787b      	ldrb	r3, [r7, #1]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d003      	beq.n	8002ce6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002cde:	887a      	ldrh	r2, [r7, #2]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002ce4:	e002      	b.n	8002cec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002ce6:	887a      	ldrh	r2, [r7, #2]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002cec:	bf00      	nop
 8002cee:	370c      	adds	r7, #12
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr

08002cf8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b085      	sub	sp, #20
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
 8002d00:	460b      	mov	r3, r1
 8002d02:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	695b      	ldr	r3, [r3, #20]
 8002d08:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002d0a:	887a      	ldrh	r2, [r7, #2]
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	4013      	ands	r3, r2
 8002d10:	041a      	lsls	r2, r3, #16
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	43d9      	mvns	r1, r3
 8002d16:	887b      	ldrh	r3, [r7, #2]
 8002d18:	400b      	ands	r3, r1
 8002d1a:	431a      	orrs	r2, r3
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	619a      	str	r2, [r3, #24]
}
 8002d20:	bf00      	nop
 8002d22:	3714      	adds	r7, #20
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr

08002d2c <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b086      	sub	sp, #24
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d101      	bne.n	8002d3e <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e0af      	b.n	8002e9e <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d106      	bne.n	8002d58 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f7ff f9c0 	bl	80020d8 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2202      	movs	r2, #2
 8002d5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f022 0201 	bic.w	r2, r2, #1
 8002d6e:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002d70:	2300      	movs	r3, #0
 8002d72:	617b      	str	r3, [r7, #20]
 8002d74:	e00a      	b.n	8002d8c <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	3304      	adds	r3, #4
 8002d7e:	009b      	lsls	r3, r3, #2
 8002d80:	4413      	add	r3, r2
 8002d82:	2200      	movs	r2, #0
 8002d84:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	3301      	adds	r3, #1
 8002d8a:	617b      	str	r3, [r7, #20]
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	2b0f      	cmp	r3, #15
 8002d90:	d9f1      	bls.n	8002d76 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	689a      	ldr	r2, [r3, #8]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f042 0204 	orr.w	r2, r2, #4
 8002da0:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	685a      	ldr	r2, [r3, #4]
 8002da8:	4b3f      	ldr	r3, [pc, #252]	@ (8002ea8 <HAL_LCD_Init+0x17c>)
 8002daa:	4013      	ands	r3, r2
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	6851      	ldr	r1, [r2, #4]
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	6892      	ldr	r2, [r2, #8]
 8002db4:	4311      	orrs	r1, r2
 8002db6:	687a      	ldr	r2, [r7, #4]
 8002db8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002dba:	4311      	orrs	r1, r2
 8002dbc:	687a      	ldr	r2, [r7, #4]
 8002dbe:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002dc0:	4311      	orrs	r1, r2
 8002dc2:	687a      	ldr	r2, [r7, #4]
 8002dc4:	69d2      	ldr	r2, [r2, #28]
 8002dc6:	4311      	orrs	r1, r2
 8002dc8:	687a      	ldr	r2, [r7, #4]
 8002dca:	6a12      	ldr	r2, [r2, #32]
 8002dcc:	4311      	orrs	r1, r2
 8002dce:	687a      	ldr	r2, [r7, #4]
 8002dd0:	6992      	ldr	r2, [r2, #24]
 8002dd2:	4311      	orrs	r1, r2
 8002dd4:	687a      	ldr	r2, [r7, #4]
 8002dd6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002dd8:	4311      	orrs	r1, r2
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	6812      	ldr	r2, [r2, #0]
 8002dde:	430b      	orrs	r3, r1
 8002de0:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f000 f94c 	bl	8003080 <LCD_WaitForSynchro>
 8002de8:	4603      	mov	r3, r0
 8002dea:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8002dec:	7cfb      	ldrb	r3, [r7, #19]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d001      	beq.n	8002df6 <HAL_LCD_Init+0xca>
  {
    return status;
 8002df2:	7cfb      	ldrb	r3, [r7, #19]
 8002df4:	e053      	b.n	8002e9e <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f023 01fe 	bic.w	r1, r3, #254	@ 0xfe
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	68da      	ldr	r2, [r3, #12]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	691b      	ldr	r3, [r3, #16]
 8002e08:	431a      	orrs	r2, r3
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	695b      	ldr	r3, [r3, #20]
 8002e0e:	431a      	orrs	r2, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e14:	431a      	orrs	r2, r3
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	430a      	orrs	r2, r1
 8002e1c:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f042 0201 	orr.w	r2, r2, #1
 8002e2c:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8002e2e:	f7ff fc5f 	bl	80026f0 <HAL_GetTick>
 8002e32:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8002e34:	e00c      	b.n	8002e50 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002e36:	f7ff fc5b 	bl	80026f0 <HAL_GetTick>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	1ad3      	subs	r3, r2, r3
 8002e40:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002e44:	d904      	bls.n	8002e50 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2208      	movs	r2, #8
 8002e4a:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_TIMEOUT;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e026      	b.n	8002e9e <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	f003 0301 	and.w	r3, r3, #1
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	d1eb      	bne.n	8002e36 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8002e5e:	f7ff fc47 	bl	80026f0 <HAL_GetTick>
 8002e62:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8002e64:	e00c      	b.n	8002e80 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002e66:	f7ff fc43 	bl	80026f0 <HAL_GetTick>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002e74:	d904      	bls.n	8002e80 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2210      	movs	r2, #16
 8002e7a:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_TIMEOUT;
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	e00e      	b.n	8002e9e <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	689b      	ldr	r3, [r3, #8]
 8002e86:	f003 0310 	and.w	r3, r3, #16
 8002e8a:	2b10      	cmp	r3, #16
 8002e8c:	d1eb      	bne.n	8002e66 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2200      	movs	r2, #0
 8002e92:	639a      	str	r2, [r3, #56]	@ 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2201      	movs	r2, #1
 8002e98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return status;
 8002e9c:	7cfb      	ldrb	r3, [r7, #19]
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3718      	adds	r7, #24
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	fc00000e 	.word	0xfc00000e

08002eac <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b086      	sub	sp, #24
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	60b9      	str	r1, [r7, #8]
 8002eb6:	607a      	str	r2, [r7, #4]
 8002eb8:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ec0:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8002ec2:	7dfb      	ldrb	r3, [r7, #23]
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d002      	beq.n	8002ece <HAL_LCD_Write+0x22>
 8002ec8:	7dfb      	ldrb	r3, [r7, #23]
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d144      	bne.n	8002f58 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d12a      	bne.n	8002f30 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d101      	bne.n	8002ee8 <HAL_LCD_Write+0x3c>
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	e038      	b.n	8002f5a <HAL_LCD_Write+0xae>
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2201      	movs	r2, #1
 8002eec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2202      	movs	r2, #2
 8002ef4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8002ef8:	f7ff fbfa 	bl	80026f0 <HAL_GetTick>
 8002efc:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002efe:	e010      	b.n	8002f22 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002f00:	f7ff fbf6 	bl	80026f0 <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002f0e:	d908      	bls.n	8002f22 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2202      	movs	r2, #2
 8002f14:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e01b      	b.n	8002f5a <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	f003 0304 	and.w	r3, r3, #4
 8002f2c:	2b04      	cmp	r3, #4
 8002f2e:	d0e7      	beq.n	8002f00 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	3304      	adds	r3, #4
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	4413      	add	r3, r2
 8002f3c:	685a      	ldr	r2, [r3, #4]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	401a      	ands	r2, r3
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	6819      	ldr	r1, [r3, #0]
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	431a      	orrs	r2, r3
 8002f4a:	68bb      	ldr	r3, [r7, #8]
 8002f4c:	3304      	adds	r3, #4
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	440b      	add	r3, r1
 8002f52:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8002f54:	2300      	movs	r3, #0
 8002f56:	e000      	b.n	8002f5a <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
  }
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3718      	adds	r7, #24
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}

08002f62 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8002f62:	b580      	push	{r7, lr}
 8002f64:	b086      	sub	sp, #24
 8002f66:	af00      	add	r7, sp, #0
 8002f68:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f74:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8002f76:	7cbb      	ldrb	r3, [r7, #18]
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d002      	beq.n	8002f82 <HAL_LCD_Clear+0x20>
 8002f7c:	7cbb      	ldrb	r3, [r7, #18]
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d140      	bne.n	8003004 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d101      	bne.n	8002f90 <HAL_LCD_Clear+0x2e>
 8002f8c:	2302      	movs	r3, #2
 8002f8e:	e03a      	b.n	8003006 <HAL_LCD_Clear+0xa4>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2201      	movs	r2, #1
 8002f94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2202      	movs	r2, #2
 8002f9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8002fa0:	f7ff fba6 	bl	80026f0 <HAL_GetTick>
 8002fa4:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002fa6:	e010      	b.n	8002fca <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002fa8:	f7ff fba2 	bl	80026f0 <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002fb6:	d908      	bls.n	8002fca <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2202      	movs	r2, #2
 8002fbc:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	e01d      	b.n	8003006 <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	f003 0304 	and.w	r3, r3, #4
 8002fd4:	2b04      	cmp	r3, #4
 8002fd6:	d0e7      	beq.n	8002fa8 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002fd8:	2300      	movs	r3, #0
 8002fda:	617b      	str	r3, [r7, #20]
 8002fdc:	e00a      	b.n	8002ff4 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	3304      	adds	r3, #4
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	4413      	add	r3, r2
 8002fea:	2200      	movs	r2, #0
 8002fec:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	3301      	adds	r3, #1
 8002ff2:	617b      	str	r3, [r7, #20]
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	2b0f      	cmp	r3, #15
 8002ff8:	d9f1      	bls.n	8002fde <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f000 f807 	bl	800300e <HAL_LCD_UpdateDisplayRequest>
 8003000:	4603      	mov	r3, r0
 8003002:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8003004:	7cfb      	ldrb	r3, [r7, #19]
}
 8003006:	4618      	mov	r0, r3
 8003008:	3718      	adds	r7, #24
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}

0800300e <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 800300e:	b580      	push	{r7, lr}
 8003010:	b084      	sub	sp, #16
 8003012:	af00      	add	r7, sp, #0
 8003014:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	2208      	movs	r2, #8
 800301c:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	689a      	ldr	r2, [r3, #8]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f042 0204 	orr.w	r2, r2, #4
 800302c:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 800302e:	f7ff fb5f 	bl	80026f0 <HAL_GetTick>
 8003032:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8003034:	e010      	b.n	8003058 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8003036:	f7ff fb5b 	bl	80026f0 <HAL_GetTick>
 800303a:	4602      	mov	r2, r0
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	1ad3      	subs	r3, r2, r3
 8003040:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003044:	d908      	bls.n	8003058 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2204      	movs	r2, #4
 800304a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2200      	movs	r2, #0
 8003050:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      return HAL_TIMEOUT;
 8003054:	2303      	movs	r3, #3
 8003056:	e00f      	b.n	8003078 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	f003 0308 	and.w	r3, r3, #8
 8003062:	2b08      	cmp	r3, #8
 8003064:	d1e7      	bne.n	8003036 <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2201      	movs	r2, #1
 800306a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2200      	movs	r2, #0
 8003072:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003076:	2300      	movs	r3, #0
}
 8003078:	4618      	mov	r0, r3
 800307a:	3710      	adds	r7, #16
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}

08003080 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b084      	sub	sp, #16
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8003088:	f7ff fb32 	bl	80026f0 <HAL_GetTick>
 800308c:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800308e:	e00c      	b.n	80030aa <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8003090:	f7ff fb2e 	bl	80026f0 <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800309e:	d904      	bls.n	80030aa <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2201      	movs	r2, #1
 80030a4:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e007      	b.n	80030ba <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	f003 0320 	and.w	r3, r3, #32
 80030b4:	2b20      	cmp	r3, #32
 80030b6:	d1eb      	bne.n	8003090 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 80030b8:	2300      	movs	r3, #0
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	3710      	adds	r7, #16
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
	...

080030c4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80030c8:	4b04      	ldr	r3, [pc, #16]	@ (80030dc <HAL_PWREx_GetVoltageRange+0x18>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr
 80030da:	bf00      	nop
 80030dc:	40007000 	.word	0x40007000

080030e0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b085      	sub	sp, #20
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80030ee:	d130      	bne.n	8003152 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80030f0:	4b23      	ldr	r3, [pc, #140]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80030f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80030fc:	d038      	beq.n	8003170 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80030fe:	4b20      	ldr	r3, [pc, #128]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003106:	4a1e      	ldr	r2, [pc, #120]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003108:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800310c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800310e:	4b1d      	ldr	r3, [pc, #116]	@ (8003184 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	2232      	movs	r2, #50	@ 0x32
 8003114:	fb02 f303 	mul.w	r3, r2, r3
 8003118:	4a1b      	ldr	r2, [pc, #108]	@ (8003188 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800311a:	fba2 2303 	umull	r2, r3, r2, r3
 800311e:	0c9b      	lsrs	r3, r3, #18
 8003120:	3301      	adds	r3, #1
 8003122:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003124:	e002      	b.n	800312c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	3b01      	subs	r3, #1
 800312a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800312c:	4b14      	ldr	r3, [pc, #80]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800312e:	695b      	ldr	r3, [r3, #20]
 8003130:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003134:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003138:	d102      	bne.n	8003140 <HAL_PWREx_ControlVoltageScaling+0x60>
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d1f2      	bne.n	8003126 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003140:	4b0f      	ldr	r3, [pc, #60]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003142:	695b      	ldr	r3, [r3, #20]
 8003144:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003148:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800314c:	d110      	bne.n	8003170 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800314e:	2303      	movs	r3, #3
 8003150:	e00f      	b.n	8003172 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003152:	4b0b      	ldr	r3, [pc, #44]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800315a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800315e:	d007      	beq.n	8003170 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003160:	4b07      	ldr	r3, [pc, #28]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003168:	4a05      	ldr	r2, [pc, #20]	@ (8003180 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800316a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800316e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	3714      	adds	r7, #20
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	40007000 	.word	0x40007000
 8003184:	20000004 	.word	0x20000004
 8003188:	431bde83 	.word	0x431bde83

0800318c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b088      	sub	sp, #32
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d101      	bne.n	800319e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e3ca      	b.n	8003934 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800319e:	4b97      	ldr	r3, [pc, #604]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	f003 030c 	and.w	r3, r3, #12
 80031a6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80031a8:	4b94      	ldr	r3, [pc, #592]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 80031aa:	68db      	ldr	r3, [r3, #12]
 80031ac:	f003 0303 	and.w	r3, r3, #3
 80031b0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 0310 	and.w	r3, r3, #16
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	f000 80e4 	beq.w	8003388 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80031c0:	69bb      	ldr	r3, [r7, #24]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d007      	beq.n	80031d6 <HAL_RCC_OscConfig+0x4a>
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	2b0c      	cmp	r3, #12
 80031ca:	f040 808b 	bne.w	80032e4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	f040 8087 	bne.w	80032e4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80031d6:	4b89      	ldr	r3, [pc, #548]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0302 	and.w	r3, r3, #2
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d005      	beq.n	80031ee <HAL_RCC_OscConfig+0x62>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	699b      	ldr	r3, [r3, #24]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d101      	bne.n	80031ee <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e3a2      	b.n	8003934 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6a1a      	ldr	r2, [r3, #32]
 80031f2:	4b82      	ldr	r3, [pc, #520]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 0308 	and.w	r3, r3, #8
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d004      	beq.n	8003208 <HAL_RCC_OscConfig+0x7c>
 80031fe:	4b7f      	ldr	r3, [pc, #508]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003206:	e005      	b.n	8003214 <HAL_RCC_OscConfig+0x88>
 8003208:	4b7c      	ldr	r3, [pc, #496]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 800320a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800320e:	091b      	lsrs	r3, r3, #4
 8003210:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003214:	4293      	cmp	r3, r2
 8003216:	d223      	bcs.n	8003260 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a1b      	ldr	r3, [r3, #32]
 800321c:	4618      	mov	r0, r3
 800321e:	f000 fd1d 	bl	8003c5c <RCC_SetFlashLatencyFromMSIRange>
 8003222:	4603      	mov	r3, r0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d001      	beq.n	800322c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	e383      	b.n	8003934 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800322c:	4b73      	ldr	r3, [pc, #460]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a72      	ldr	r2, [pc, #456]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 8003232:	f043 0308 	orr.w	r3, r3, #8
 8003236:	6013      	str	r3, [r2, #0]
 8003238:	4b70      	ldr	r3, [pc, #448]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6a1b      	ldr	r3, [r3, #32]
 8003244:	496d      	ldr	r1, [pc, #436]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 8003246:	4313      	orrs	r3, r2
 8003248:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800324a:	4b6c      	ldr	r3, [pc, #432]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	69db      	ldr	r3, [r3, #28]
 8003256:	021b      	lsls	r3, r3, #8
 8003258:	4968      	ldr	r1, [pc, #416]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 800325a:	4313      	orrs	r3, r2
 800325c:	604b      	str	r3, [r1, #4]
 800325e:	e025      	b.n	80032ac <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003260:	4b66      	ldr	r3, [pc, #408]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a65      	ldr	r2, [pc, #404]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 8003266:	f043 0308 	orr.w	r3, r3, #8
 800326a:	6013      	str	r3, [r2, #0]
 800326c:	4b63      	ldr	r3, [pc, #396]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6a1b      	ldr	r3, [r3, #32]
 8003278:	4960      	ldr	r1, [pc, #384]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 800327a:	4313      	orrs	r3, r2
 800327c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800327e:	4b5f      	ldr	r3, [pc, #380]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	69db      	ldr	r3, [r3, #28]
 800328a:	021b      	lsls	r3, r3, #8
 800328c:	495b      	ldr	r1, [pc, #364]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 800328e:	4313      	orrs	r3, r2
 8003290:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003292:	69bb      	ldr	r3, [r7, #24]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d109      	bne.n	80032ac <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6a1b      	ldr	r3, [r3, #32]
 800329c:	4618      	mov	r0, r3
 800329e:	f000 fcdd 	bl	8003c5c <RCC_SetFlashLatencyFromMSIRange>
 80032a2:	4603      	mov	r3, r0
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d001      	beq.n	80032ac <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	e343      	b.n	8003934 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80032ac:	f000 fc4a 	bl	8003b44 <HAL_RCC_GetSysClockFreq>
 80032b0:	4602      	mov	r2, r0
 80032b2:	4b52      	ldr	r3, [pc, #328]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	091b      	lsrs	r3, r3, #4
 80032b8:	f003 030f 	and.w	r3, r3, #15
 80032bc:	4950      	ldr	r1, [pc, #320]	@ (8003400 <HAL_RCC_OscConfig+0x274>)
 80032be:	5ccb      	ldrb	r3, [r1, r3]
 80032c0:	f003 031f 	and.w	r3, r3, #31
 80032c4:	fa22 f303 	lsr.w	r3, r2, r3
 80032c8:	4a4e      	ldr	r2, [pc, #312]	@ (8003404 <HAL_RCC_OscConfig+0x278>)
 80032ca:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80032cc:	4b4e      	ldr	r3, [pc, #312]	@ (8003408 <HAL_RCC_OscConfig+0x27c>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4618      	mov	r0, r3
 80032d2:	f7ff f9bd 	bl	8002650 <HAL_InitTick>
 80032d6:	4603      	mov	r3, r0
 80032d8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80032da:	7bfb      	ldrb	r3, [r7, #15]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d052      	beq.n	8003386 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80032e0:	7bfb      	ldrb	r3, [r7, #15]
 80032e2:	e327      	b.n	8003934 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	699b      	ldr	r3, [r3, #24]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d032      	beq.n	8003352 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80032ec:	4b43      	ldr	r3, [pc, #268]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a42      	ldr	r2, [pc, #264]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 80032f2:	f043 0301 	orr.w	r3, r3, #1
 80032f6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80032f8:	f7ff f9fa 	bl	80026f0 <HAL_GetTick>
 80032fc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80032fe:	e008      	b.n	8003312 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003300:	f7ff f9f6 	bl	80026f0 <HAL_GetTick>
 8003304:	4602      	mov	r2, r0
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	1ad3      	subs	r3, r2, r3
 800330a:	2b02      	cmp	r3, #2
 800330c:	d901      	bls.n	8003312 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800330e:	2303      	movs	r3, #3
 8003310:	e310      	b.n	8003934 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003312:	4b3a      	ldr	r3, [pc, #232]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0302 	and.w	r3, r3, #2
 800331a:	2b00      	cmp	r3, #0
 800331c:	d0f0      	beq.n	8003300 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800331e:	4b37      	ldr	r3, [pc, #220]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a36      	ldr	r2, [pc, #216]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 8003324:	f043 0308 	orr.w	r3, r3, #8
 8003328:	6013      	str	r3, [r2, #0]
 800332a:	4b34      	ldr	r3, [pc, #208]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6a1b      	ldr	r3, [r3, #32]
 8003336:	4931      	ldr	r1, [pc, #196]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 8003338:	4313      	orrs	r3, r2
 800333a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800333c:	4b2f      	ldr	r3, [pc, #188]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	69db      	ldr	r3, [r3, #28]
 8003348:	021b      	lsls	r3, r3, #8
 800334a:	492c      	ldr	r1, [pc, #176]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 800334c:	4313      	orrs	r3, r2
 800334e:	604b      	str	r3, [r1, #4]
 8003350:	e01a      	b.n	8003388 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003352:	4b2a      	ldr	r3, [pc, #168]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a29      	ldr	r2, [pc, #164]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 8003358:	f023 0301 	bic.w	r3, r3, #1
 800335c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800335e:	f7ff f9c7 	bl	80026f0 <HAL_GetTick>
 8003362:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003364:	e008      	b.n	8003378 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003366:	f7ff f9c3 	bl	80026f0 <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	2b02      	cmp	r3, #2
 8003372:	d901      	bls.n	8003378 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	e2dd      	b.n	8003934 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003378:	4b20      	ldr	r3, [pc, #128]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 0302 	and.w	r3, r3, #2
 8003380:	2b00      	cmp	r3, #0
 8003382:	d1f0      	bne.n	8003366 <HAL_RCC_OscConfig+0x1da>
 8003384:	e000      	b.n	8003388 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003386:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 0301 	and.w	r3, r3, #1
 8003390:	2b00      	cmp	r3, #0
 8003392:	d074      	beq.n	800347e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	2b08      	cmp	r3, #8
 8003398:	d005      	beq.n	80033a6 <HAL_RCC_OscConfig+0x21a>
 800339a:	69bb      	ldr	r3, [r7, #24]
 800339c:	2b0c      	cmp	r3, #12
 800339e:	d10e      	bne.n	80033be <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	2b03      	cmp	r3, #3
 80033a4:	d10b      	bne.n	80033be <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033a6:	4b15      	ldr	r3, [pc, #84]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d064      	beq.n	800347c <HAL_RCC_OscConfig+0x2f0>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d160      	bne.n	800347c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e2ba      	b.n	8003934 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033c6:	d106      	bne.n	80033d6 <HAL_RCC_OscConfig+0x24a>
 80033c8:	4b0c      	ldr	r3, [pc, #48]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a0b      	ldr	r2, [pc, #44]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 80033ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033d2:	6013      	str	r3, [r2, #0]
 80033d4:	e026      	b.n	8003424 <HAL_RCC_OscConfig+0x298>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80033de:	d115      	bne.n	800340c <HAL_RCC_OscConfig+0x280>
 80033e0:	4b06      	ldr	r3, [pc, #24]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a05      	ldr	r2, [pc, #20]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 80033e6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033ea:	6013      	str	r3, [r2, #0]
 80033ec:	4b03      	ldr	r3, [pc, #12]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a02      	ldr	r2, [pc, #8]	@ (80033fc <HAL_RCC_OscConfig+0x270>)
 80033f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033f6:	6013      	str	r3, [r2, #0]
 80033f8:	e014      	b.n	8003424 <HAL_RCC_OscConfig+0x298>
 80033fa:	bf00      	nop
 80033fc:	40021000 	.word	0x40021000
 8003400:	0800a538 	.word	0x0800a538
 8003404:	20000004 	.word	0x20000004
 8003408:	20000008 	.word	0x20000008
 800340c:	4ba0      	ldr	r3, [pc, #640]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a9f      	ldr	r2, [pc, #636]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 8003412:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003416:	6013      	str	r3, [r2, #0]
 8003418:	4b9d      	ldr	r3, [pc, #628]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a9c      	ldr	r2, [pc, #624]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 800341e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003422:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d013      	beq.n	8003454 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800342c:	f7ff f960 	bl	80026f0 <HAL_GetTick>
 8003430:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003432:	e008      	b.n	8003446 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003434:	f7ff f95c 	bl	80026f0 <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	2b64      	cmp	r3, #100	@ 0x64
 8003440:	d901      	bls.n	8003446 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003442:	2303      	movs	r3, #3
 8003444:	e276      	b.n	8003934 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003446:	4b92      	ldr	r3, [pc, #584]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d0f0      	beq.n	8003434 <HAL_RCC_OscConfig+0x2a8>
 8003452:	e014      	b.n	800347e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003454:	f7ff f94c 	bl	80026f0 <HAL_GetTick>
 8003458:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800345a:	e008      	b.n	800346e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800345c:	f7ff f948 	bl	80026f0 <HAL_GetTick>
 8003460:	4602      	mov	r2, r0
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	2b64      	cmp	r3, #100	@ 0x64
 8003468:	d901      	bls.n	800346e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800346a:	2303      	movs	r3, #3
 800346c:	e262      	b.n	8003934 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800346e:	4b88      	ldr	r3, [pc, #544]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003476:	2b00      	cmp	r3, #0
 8003478:	d1f0      	bne.n	800345c <HAL_RCC_OscConfig+0x2d0>
 800347a:	e000      	b.n	800347e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800347c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 0302 	and.w	r3, r3, #2
 8003486:	2b00      	cmp	r3, #0
 8003488:	d060      	beq.n	800354c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	2b04      	cmp	r3, #4
 800348e:	d005      	beq.n	800349c <HAL_RCC_OscConfig+0x310>
 8003490:	69bb      	ldr	r3, [r7, #24]
 8003492:	2b0c      	cmp	r3, #12
 8003494:	d119      	bne.n	80034ca <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	2b02      	cmp	r3, #2
 800349a:	d116      	bne.n	80034ca <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800349c:	4b7c      	ldr	r3, [pc, #496]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d005      	beq.n	80034b4 <HAL_RCC_OscConfig+0x328>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d101      	bne.n	80034b4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	e23f      	b.n	8003934 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034b4:	4b76      	ldr	r3, [pc, #472]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	691b      	ldr	r3, [r3, #16]
 80034c0:	061b      	lsls	r3, r3, #24
 80034c2:	4973      	ldr	r1, [pc, #460]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 80034c4:	4313      	orrs	r3, r2
 80034c6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034c8:	e040      	b.n	800354c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	68db      	ldr	r3, [r3, #12]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d023      	beq.n	800351a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034d2:	4b6f      	ldr	r3, [pc, #444]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a6e      	ldr	r2, [pc, #440]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 80034d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034de:	f7ff f907 	bl	80026f0 <HAL_GetTick>
 80034e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034e4:	e008      	b.n	80034f8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034e6:	f7ff f903 	bl	80026f0 <HAL_GetTick>
 80034ea:	4602      	mov	r2, r0
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	1ad3      	subs	r3, r2, r3
 80034f0:	2b02      	cmp	r3, #2
 80034f2:	d901      	bls.n	80034f8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80034f4:	2303      	movs	r3, #3
 80034f6:	e21d      	b.n	8003934 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034f8:	4b65      	ldr	r3, [pc, #404]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003500:	2b00      	cmp	r3, #0
 8003502:	d0f0      	beq.n	80034e6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003504:	4b62      	ldr	r3, [pc, #392]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	691b      	ldr	r3, [r3, #16]
 8003510:	061b      	lsls	r3, r3, #24
 8003512:	495f      	ldr	r1, [pc, #380]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 8003514:	4313      	orrs	r3, r2
 8003516:	604b      	str	r3, [r1, #4]
 8003518:	e018      	b.n	800354c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800351a:	4b5d      	ldr	r3, [pc, #372]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a5c      	ldr	r2, [pc, #368]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 8003520:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003524:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003526:	f7ff f8e3 	bl	80026f0 <HAL_GetTick>
 800352a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800352c:	e008      	b.n	8003540 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800352e:	f7ff f8df 	bl	80026f0 <HAL_GetTick>
 8003532:	4602      	mov	r2, r0
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	1ad3      	subs	r3, r2, r3
 8003538:	2b02      	cmp	r3, #2
 800353a:	d901      	bls.n	8003540 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800353c:	2303      	movs	r3, #3
 800353e:	e1f9      	b.n	8003934 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003540:	4b53      	ldr	r3, [pc, #332]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003548:	2b00      	cmp	r3, #0
 800354a:	d1f0      	bne.n	800352e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 0308 	and.w	r3, r3, #8
 8003554:	2b00      	cmp	r3, #0
 8003556:	d03c      	beq.n	80035d2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	695b      	ldr	r3, [r3, #20]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d01c      	beq.n	800359a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003560:	4b4b      	ldr	r3, [pc, #300]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 8003562:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003566:	4a4a      	ldr	r2, [pc, #296]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 8003568:	f043 0301 	orr.w	r3, r3, #1
 800356c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003570:	f7ff f8be 	bl	80026f0 <HAL_GetTick>
 8003574:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003576:	e008      	b.n	800358a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003578:	f7ff f8ba 	bl	80026f0 <HAL_GetTick>
 800357c:	4602      	mov	r2, r0
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	2b02      	cmp	r3, #2
 8003584:	d901      	bls.n	800358a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003586:	2303      	movs	r3, #3
 8003588:	e1d4      	b.n	8003934 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800358a:	4b41      	ldr	r3, [pc, #260]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 800358c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003590:	f003 0302 	and.w	r3, r3, #2
 8003594:	2b00      	cmp	r3, #0
 8003596:	d0ef      	beq.n	8003578 <HAL_RCC_OscConfig+0x3ec>
 8003598:	e01b      	b.n	80035d2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800359a:	4b3d      	ldr	r3, [pc, #244]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 800359c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035a0:	4a3b      	ldr	r2, [pc, #236]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 80035a2:	f023 0301 	bic.w	r3, r3, #1
 80035a6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035aa:	f7ff f8a1 	bl	80026f0 <HAL_GetTick>
 80035ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80035b0:	e008      	b.n	80035c4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035b2:	f7ff f89d 	bl	80026f0 <HAL_GetTick>
 80035b6:	4602      	mov	r2, r0
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	1ad3      	subs	r3, r2, r3
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d901      	bls.n	80035c4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80035c0:	2303      	movs	r3, #3
 80035c2:	e1b7      	b.n	8003934 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80035c4:	4b32      	ldr	r3, [pc, #200]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 80035c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035ca:	f003 0302 	and.w	r3, r3, #2
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d1ef      	bne.n	80035b2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 0304 	and.w	r3, r3, #4
 80035da:	2b00      	cmp	r3, #0
 80035dc:	f000 80a6 	beq.w	800372c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035e0:	2300      	movs	r3, #0
 80035e2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80035e4:	4b2a      	ldr	r3, [pc, #168]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 80035e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d10d      	bne.n	800360c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035f0:	4b27      	ldr	r3, [pc, #156]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 80035f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035f4:	4a26      	ldr	r2, [pc, #152]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 80035f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80035fc:	4b24      	ldr	r3, [pc, #144]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 80035fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003600:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003604:	60bb      	str	r3, [r7, #8]
 8003606:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003608:	2301      	movs	r3, #1
 800360a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800360c:	4b21      	ldr	r3, [pc, #132]	@ (8003694 <HAL_RCC_OscConfig+0x508>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003614:	2b00      	cmp	r3, #0
 8003616:	d118      	bne.n	800364a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003618:	4b1e      	ldr	r3, [pc, #120]	@ (8003694 <HAL_RCC_OscConfig+0x508>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a1d      	ldr	r2, [pc, #116]	@ (8003694 <HAL_RCC_OscConfig+0x508>)
 800361e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003622:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003624:	f7ff f864 	bl	80026f0 <HAL_GetTick>
 8003628:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800362a:	e008      	b.n	800363e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800362c:	f7ff f860 	bl	80026f0 <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	2b02      	cmp	r3, #2
 8003638:	d901      	bls.n	800363e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800363a:	2303      	movs	r3, #3
 800363c:	e17a      	b.n	8003934 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800363e:	4b15      	ldr	r3, [pc, #84]	@ (8003694 <HAL_RCC_OscConfig+0x508>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003646:	2b00      	cmp	r3, #0
 8003648:	d0f0      	beq.n	800362c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	2b01      	cmp	r3, #1
 8003650:	d108      	bne.n	8003664 <HAL_RCC_OscConfig+0x4d8>
 8003652:	4b0f      	ldr	r3, [pc, #60]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 8003654:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003658:	4a0d      	ldr	r2, [pc, #52]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 800365a:	f043 0301 	orr.w	r3, r3, #1
 800365e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003662:	e029      	b.n	80036b8 <HAL_RCC_OscConfig+0x52c>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	2b05      	cmp	r3, #5
 800366a:	d115      	bne.n	8003698 <HAL_RCC_OscConfig+0x50c>
 800366c:	4b08      	ldr	r3, [pc, #32]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 800366e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003672:	4a07      	ldr	r2, [pc, #28]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 8003674:	f043 0304 	orr.w	r3, r3, #4
 8003678:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800367c:	4b04      	ldr	r3, [pc, #16]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 800367e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003682:	4a03      	ldr	r2, [pc, #12]	@ (8003690 <HAL_RCC_OscConfig+0x504>)
 8003684:	f043 0301 	orr.w	r3, r3, #1
 8003688:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800368c:	e014      	b.n	80036b8 <HAL_RCC_OscConfig+0x52c>
 800368e:	bf00      	nop
 8003690:	40021000 	.word	0x40021000
 8003694:	40007000 	.word	0x40007000
 8003698:	4b9c      	ldr	r3, [pc, #624]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 800369a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800369e:	4a9b      	ldr	r2, [pc, #620]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 80036a0:	f023 0301 	bic.w	r3, r3, #1
 80036a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80036a8:	4b98      	ldr	r3, [pc, #608]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 80036aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036ae:	4a97      	ldr	r2, [pc, #604]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 80036b0:	f023 0304 	bic.w	r3, r3, #4
 80036b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d016      	beq.n	80036ee <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036c0:	f7ff f816 	bl	80026f0 <HAL_GetTick>
 80036c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036c6:	e00a      	b.n	80036de <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036c8:	f7ff f812 	bl	80026f0 <HAL_GetTick>
 80036cc:	4602      	mov	r2, r0
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d901      	bls.n	80036de <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80036da:	2303      	movs	r3, #3
 80036dc:	e12a      	b.n	8003934 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036de:	4b8b      	ldr	r3, [pc, #556]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 80036e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036e4:	f003 0302 	and.w	r3, r3, #2
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d0ed      	beq.n	80036c8 <HAL_RCC_OscConfig+0x53c>
 80036ec:	e015      	b.n	800371a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036ee:	f7fe ffff 	bl	80026f0 <HAL_GetTick>
 80036f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80036f4:	e00a      	b.n	800370c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036f6:	f7fe fffb 	bl	80026f0 <HAL_GetTick>
 80036fa:	4602      	mov	r2, r0
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	1ad3      	subs	r3, r2, r3
 8003700:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003704:	4293      	cmp	r3, r2
 8003706:	d901      	bls.n	800370c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003708:	2303      	movs	r3, #3
 800370a:	e113      	b.n	8003934 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800370c:	4b7f      	ldr	r3, [pc, #508]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 800370e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003712:	f003 0302 	and.w	r3, r3, #2
 8003716:	2b00      	cmp	r3, #0
 8003718:	d1ed      	bne.n	80036f6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800371a:	7ffb      	ldrb	r3, [r7, #31]
 800371c:	2b01      	cmp	r3, #1
 800371e:	d105      	bne.n	800372c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003720:	4b7a      	ldr	r3, [pc, #488]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 8003722:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003724:	4a79      	ldr	r2, [pc, #484]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 8003726:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800372a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003730:	2b00      	cmp	r3, #0
 8003732:	f000 80fe 	beq.w	8003932 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800373a:	2b02      	cmp	r3, #2
 800373c:	f040 80d0 	bne.w	80038e0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003740:	4b72      	ldr	r3, [pc, #456]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	f003 0203 	and.w	r2, r3, #3
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003750:	429a      	cmp	r2, r3
 8003752:	d130      	bne.n	80037b6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800375e:	3b01      	subs	r3, #1
 8003760:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003762:	429a      	cmp	r2, r3
 8003764:	d127      	bne.n	80037b6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003770:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003772:	429a      	cmp	r2, r3
 8003774:	d11f      	bne.n	80037b6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800377c:	687a      	ldr	r2, [r7, #4]
 800377e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003780:	2a07      	cmp	r2, #7
 8003782:	bf14      	ite	ne
 8003784:	2201      	movne	r2, #1
 8003786:	2200      	moveq	r2, #0
 8003788:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800378a:	4293      	cmp	r3, r2
 800378c:	d113      	bne.n	80037b6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003798:	085b      	lsrs	r3, r3, #1
 800379a:	3b01      	subs	r3, #1
 800379c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800379e:	429a      	cmp	r2, r3
 80037a0:	d109      	bne.n	80037b6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ac:	085b      	lsrs	r3, r3, #1
 80037ae:	3b01      	subs	r3, #1
 80037b0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80037b2:	429a      	cmp	r2, r3
 80037b4:	d06e      	beq.n	8003894 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80037b6:	69bb      	ldr	r3, [r7, #24]
 80037b8:	2b0c      	cmp	r3, #12
 80037ba:	d069      	beq.n	8003890 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80037bc:	4b53      	ldr	r3, [pc, #332]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d105      	bne.n	80037d4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80037c8:	4b50      	ldr	r3, [pc, #320]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d001      	beq.n	80037d8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e0ad      	b.n	8003934 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80037d8:	4b4c      	ldr	r3, [pc, #304]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a4b      	ldr	r2, [pc, #300]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 80037de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80037e2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80037e4:	f7fe ff84 	bl	80026f0 <HAL_GetTick>
 80037e8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037ea:	e008      	b.n	80037fe <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037ec:	f7fe ff80 	bl	80026f0 <HAL_GetTick>
 80037f0:	4602      	mov	r2, r0
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	2b02      	cmp	r3, #2
 80037f8:	d901      	bls.n	80037fe <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	e09a      	b.n	8003934 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037fe:	4b43      	ldr	r3, [pc, #268]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003806:	2b00      	cmp	r3, #0
 8003808:	d1f0      	bne.n	80037ec <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800380a:	4b40      	ldr	r3, [pc, #256]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 800380c:	68da      	ldr	r2, [r3, #12]
 800380e:	4b40      	ldr	r3, [pc, #256]	@ (8003910 <HAL_RCC_OscConfig+0x784>)
 8003810:	4013      	ands	r3, r2
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003816:	687a      	ldr	r2, [r7, #4]
 8003818:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800381a:	3a01      	subs	r2, #1
 800381c:	0112      	lsls	r2, r2, #4
 800381e:	4311      	orrs	r1, r2
 8003820:	687a      	ldr	r2, [r7, #4]
 8003822:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003824:	0212      	lsls	r2, r2, #8
 8003826:	4311      	orrs	r1, r2
 8003828:	687a      	ldr	r2, [r7, #4]
 800382a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800382c:	0852      	lsrs	r2, r2, #1
 800382e:	3a01      	subs	r2, #1
 8003830:	0552      	lsls	r2, r2, #21
 8003832:	4311      	orrs	r1, r2
 8003834:	687a      	ldr	r2, [r7, #4]
 8003836:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003838:	0852      	lsrs	r2, r2, #1
 800383a:	3a01      	subs	r2, #1
 800383c:	0652      	lsls	r2, r2, #25
 800383e:	4311      	orrs	r1, r2
 8003840:	687a      	ldr	r2, [r7, #4]
 8003842:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003844:	0912      	lsrs	r2, r2, #4
 8003846:	0452      	lsls	r2, r2, #17
 8003848:	430a      	orrs	r2, r1
 800384a:	4930      	ldr	r1, [pc, #192]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 800384c:	4313      	orrs	r3, r2
 800384e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003850:	4b2e      	ldr	r3, [pc, #184]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a2d      	ldr	r2, [pc, #180]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 8003856:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800385a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800385c:	4b2b      	ldr	r3, [pc, #172]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 800385e:	68db      	ldr	r3, [r3, #12]
 8003860:	4a2a      	ldr	r2, [pc, #168]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 8003862:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003866:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003868:	f7fe ff42 	bl	80026f0 <HAL_GetTick>
 800386c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800386e:	e008      	b.n	8003882 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003870:	f7fe ff3e 	bl	80026f0 <HAL_GetTick>
 8003874:	4602      	mov	r2, r0
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	1ad3      	subs	r3, r2, r3
 800387a:	2b02      	cmp	r3, #2
 800387c:	d901      	bls.n	8003882 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e058      	b.n	8003934 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003882:	4b22      	ldr	r3, [pc, #136]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d0f0      	beq.n	8003870 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800388e:	e050      	b.n	8003932 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	e04f      	b.n	8003934 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003894:	4b1d      	ldr	r3, [pc, #116]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d148      	bne.n	8003932 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80038a0:	4b1a      	ldr	r3, [pc, #104]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a19      	ldr	r2, [pc, #100]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 80038a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038aa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80038ac:	4b17      	ldr	r3, [pc, #92]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 80038ae:	68db      	ldr	r3, [r3, #12]
 80038b0:	4a16      	ldr	r2, [pc, #88]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 80038b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038b6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80038b8:	f7fe ff1a 	bl	80026f0 <HAL_GetTick>
 80038bc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038be:	e008      	b.n	80038d2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038c0:	f7fe ff16 	bl	80026f0 <HAL_GetTick>
 80038c4:	4602      	mov	r2, r0
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	1ad3      	subs	r3, r2, r3
 80038ca:	2b02      	cmp	r3, #2
 80038cc:	d901      	bls.n	80038d2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80038ce:	2303      	movs	r3, #3
 80038d0:	e030      	b.n	8003934 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038d2:	4b0e      	ldr	r3, [pc, #56]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d0f0      	beq.n	80038c0 <HAL_RCC_OscConfig+0x734>
 80038de:	e028      	b.n	8003932 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80038e0:	69bb      	ldr	r3, [r7, #24]
 80038e2:	2b0c      	cmp	r3, #12
 80038e4:	d023      	beq.n	800392e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038e6:	4b09      	ldr	r3, [pc, #36]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a08      	ldr	r2, [pc, #32]	@ (800390c <HAL_RCC_OscConfig+0x780>)
 80038ec:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80038f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038f2:	f7fe fefd 	bl	80026f0 <HAL_GetTick>
 80038f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038f8:	e00c      	b.n	8003914 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038fa:	f7fe fef9 	bl	80026f0 <HAL_GetTick>
 80038fe:	4602      	mov	r2, r0
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	1ad3      	subs	r3, r2, r3
 8003904:	2b02      	cmp	r3, #2
 8003906:	d905      	bls.n	8003914 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003908:	2303      	movs	r3, #3
 800390a:	e013      	b.n	8003934 <HAL_RCC_OscConfig+0x7a8>
 800390c:	40021000 	.word	0x40021000
 8003910:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003914:	4b09      	ldr	r3, [pc, #36]	@ (800393c <HAL_RCC_OscConfig+0x7b0>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d1ec      	bne.n	80038fa <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003920:	4b06      	ldr	r3, [pc, #24]	@ (800393c <HAL_RCC_OscConfig+0x7b0>)
 8003922:	68da      	ldr	r2, [r3, #12]
 8003924:	4905      	ldr	r1, [pc, #20]	@ (800393c <HAL_RCC_OscConfig+0x7b0>)
 8003926:	4b06      	ldr	r3, [pc, #24]	@ (8003940 <HAL_RCC_OscConfig+0x7b4>)
 8003928:	4013      	ands	r3, r2
 800392a:	60cb      	str	r3, [r1, #12]
 800392c:	e001      	b.n	8003932 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	e000      	b.n	8003934 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003932:	2300      	movs	r3, #0
}
 8003934:	4618      	mov	r0, r3
 8003936:	3720      	adds	r7, #32
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}
 800393c:	40021000 	.word	0x40021000
 8003940:	feeefffc 	.word	0xfeeefffc

08003944 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b084      	sub	sp, #16
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
 800394c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d101      	bne.n	8003958 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e0e7      	b.n	8003b28 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003958:	4b75      	ldr	r3, [pc, #468]	@ (8003b30 <HAL_RCC_ClockConfig+0x1ec>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f003 0307 	and.w	r3, r3, #7
 8003960:	683a      	ldr	r2, [r7, #0]
 8003962:	429a      	cmp	r2, r3
 8003964:	d910      	bls.n	8003988 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003966:	4b72      	ldr	r3, [pc, #456]	@ (8003b30 <HAL_RCC_ClockConfig+0x1ec>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f023 0207 	bic.w	r2, r3, #7
 800396e:	4970      	ldr	r1, [pc, #448]	@ (8003b30 <HAL_RCC_ClockConfig+0x1ec>)
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	4313      	orrs	r3, r2
 8003974:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003976:	4b6e      	ldr	r3, [pc, #440]	@ (8003b30 <HAL_RCC_ClockConfig+0x1ec>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 0307 	and.w	r3, r3, #7
 800397e:	683a      	ldr	r2, [r7, #0]
 8003980:	429a      	cmp	r2, r3
 8003982:	d001      	beq.n	8003988 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e0cf      	b.n	8003b28 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0302 	and.w	r3, r3, #2
 8003990:	2b00      	cmp	r3, #0
 8003992:	d010      	beq.n	80039b6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	689a      	ldr	r2, [r3, #8]
 8003998:	4b66      	ldr	r3, [pc, #408]	@ (8003b34 <HAL_RCC_ClockConfig+0x1f0>)
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d908      	bls.n	80039b6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039a4:	4b63      	ldr	r3, [pc, #396]	@ (8003b34 <HAL_RCC_ClockConfig+0x1f0>)
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	4960      	ldr	r1, [pc, #384]	@ (8003b34 <HAL_RCC_ClockConfig+0x1f0>)
 80039b2:	4313      	orrs	r3, r2
 80039b4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0301 	and.w	r3, r3, #1
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d04c      	beq.n	8003a5c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	2b03      	cmp	r3, #3
 80039c8:	d107      	bne.n	80039da <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039ca:	4b5a      	ldr	r3, [pc, #360]	@ (8003b34 <HAL_RCC_ClockConfig+0x1f0>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d121      	bne.n	8003a1a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e0a6      	b.n	8003b28 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	2b02      	cmp	r3, #2
 80039e0:	d107      	bne.n	80039f2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80039e2:	4b54      	ldr	r3, [pc, #336]	@ (8003b34 <HAL_RCC_ClockConfig+0x1f0>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d115      	bne.n	8003a1a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e09a      	b.n	8003b28 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d107      	bne.n	8003a0a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80039fa:	4b4e      	ldr	r3, [pc, #312]	@ (8003b34 <HAL_RCC_ClockConfig+0x1f0>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 0302 	and.w	r3, r3, #2
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d109      	bne.n	8003a1a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e08e      	b.n	8003b28 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a0a:	4b4a      	ldr	r3, [pc, #296]	@ (8003b34 <HAL_RCC_ClockConfig+0x1f0>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d101      	bne.n	8003a1a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e086      	b.n	8003b28 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003a1a:	4b46      	ldr	r3, [pc, #280]	@ (8003b34 <HAL_RCC_ClockConfig+0x1f0>)
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	f023 0203 	bic.w	r2, r3, #3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	4943      	ldr	r1, [pc, #268]	@ (8003b34 <HAL_RCC_ClockConfig+0x1f0>)
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a2c:	f7fe fe60 	bl	80026f0 <HAL_GetTick>
 8003a30:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a32:	e00a      	b.n	8003a4a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a34:	f7fe fe5c 	bl	80026f0 <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d901      	bls.n	8003a4a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	e06e      	b.n	8003b28 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a4a:	4b3a      	ldr	r3, [pc, #232]	@ (8003b34 <HAL_RCC_ClockConfig+0x1f0>)
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	f003 020c 	and.w	r2, r3, #12
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	009b      	lsls	r3, r3, #2
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d1eb      	bne.n	8003a34 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f003 0302 	and.w	r3, r3, #2
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d010      	beq.n	8003a8a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	689a      	ldr	r2, [r3, #8]
 8003a6c:	4b31      	ldr	r3, [pc, #196]	@ (8003b34 <HAL_RCC_ClockConfig+0x1f0>)
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d208      	bcs.n	8003a8a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a78:	4b2e      	ldr	r3, [pc, #184]	@ (8003b34 <HAL_RCC_ClockConfig+0x1f0>)
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	492b      	ldr	r1, [pc, #172]	@ (8003b34 <HAL_RCC_ClockConfig+0x1f0>)
 8003a86:	4313      	orrs	r3, r2
 8003a88:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a8a:	4b29      	ldr	r3, [pc, #164]	@ (8003b30 <HAL_RCC_ClockConfig+0x1ec>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0307 	and.w	r3, r3, #7
 8003a92:	683a      	ldr	r2, [r7, #0]
 8003a94:	429a      	cmp	r2, r3
 8003a96:	d210      	bcs.n	8003aba <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a98:	4b25      	ldr	r3, [pc, #148]	@ (8003b30 <HAL_RCC_ClockConfig+0x1ec>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f023 0207 	bic.w	r2, r3, #7
 8003aa0:	4923      	ldr	r1, [pc, #140]	@ (8003b30 <HAL_RCC_ClockConfig+0x1ec>)
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aa8:	4b21      	ldr	r3, [pc, #132]	@ (8003b30 <HAL_RCC_ClockConfig+0x1ec>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 0307 	and.w	r3, r3, #7
 8003ab0:	683a      	ldr	r2, [r7, #0]
 8003ab2:	429a      	cmp	r2, r3
 8003ab4:	d001      	beq.n	8003aba <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e036      	b.n	8003b28 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f003 0304 	and.w	r3, r3, #4
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d008      	beq.n	8003ad8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ac6:	4b1b      	ldr	r3, [pc, #108]	@ (8003b34 <HAL_RCC_ClockConfig+0x1f0>)
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	4918      	ldr	r1, [pc, #96]	@ (8003b34 <HAL_RCC_ClockConfig+0x1f0>)
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0308 	and.w	r3, r3, #8
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d009      	beq.n	8003af8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ae4:	4b13      	ldr	r3, [pc, #76]	@ (8003b34 <HAL_RCC_ClockConfig+0x1f0>)
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	691b      	ldr	r3, [r3, #16]
 8003af0:	00db      	lsls	r3, r3, #3
 8003af2:	4910      	ldr	r1, [pc, #64]	@ (8003b34 <HAL_RCC_ClockConfig+0x1f0>)
 8003af4:	4313      	orrs	r3, r2
 8003af6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003af8:	f000 f824 	bl	8003b44 <HAL_RCC_GetSysClockFreq>
 8003afc:	4602      	mov	r2, r0
 8003afe:	4b0d      	ldr	r3, [pc, #52]	@ (8003b34 <HAL_RCC_ClockConfig+0x1f0>)
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	091b      	lsrs	r3, r3, #4
 8003b04:	f003 030f 	and.w	r3, r3, #15
 8003b08:	490b      	ldr	r1, [pc, #44]	@ (8003b38 <HAL_RCC_ClockConfig+0x1f4>)
 8003b0a:	5ccb      	ldrb	r3, [r1, r3]
 8003b0c:	f003 031f 	and.w	r3, r3, #31
 8003b10:	fa22 f303 	lsr.w	r3, r2, r3
 8003b14:	4a09      	ldr	r2, [pc, #36]	@ (8003b3c <HAL_RCC_ClockConfig+0x1f8>)
 8003b16:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003b18:	4b09      	ldr	r3, [pc, #36]	@ (8003b40 <HAL_RCC_ClockConfig+0x1fc>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f7fe fd97 	bl	8002650 <HAL_InitTick>
 8003b22:	4603      	mov	r3, r0
 8003b24:	72fb      	strb	r3, [r7, #11]

  return status;
 8003b26:	7afb      	ldrb	r3, [r7, #11]
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3710      	adds	r7, #16
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}
 8003b30:	40022000 	.word	0x40022000
 8003b34:	40021000 	.word	0x40021000
 8003b38:	0800a538 	.word	0x0800a538
 8003b3c:	20000004 	.word	0x20000004
 8003b40:	20000008 	.word	0x20000008

08003b44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b089      	sub	sp, #36	@ 0x24
 8003b48:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	61fb      	str	r3, [r7, #28]
 8003b4e:	2300      	movs	r3, #0
 8003b50:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b52:	4b3e      	ldr	r3, [pc, #248]	@ (8003c4c <HAL_RCC_GetSysClockFreq+0x108>)
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	f003 030c 	and.w	r3, r3, #12
 8003b5a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b5c:	4b3b      	ldr	r3, [pc, #236]	@ (8003c4c <HAL_RCC_GetSysClockFreq+0x108>)
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	f003 0303 	and.w	r3, r3, #3
 8003b64:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d005      	beq.n	8003b78 <HAL_RCC_GetSysClockFreq+0x34>
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	2b0c      	cmp	r3, #12
 8003b70:	d121      	bne.n	8003bb6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	d11e      	bne.n	8003bb6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003b78:	4b34      	ldr	r3, [pc, #208]	@ (8003c4c <HAL_RCC_GetSysClockFreq+0x108>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 0308 	and.w	r3, r3, #8
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d107      	bne.n	8003b94 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003b84:	4b31      	ldr	r3, [pc, #196]	@ (8003c4c <HAL_RCC_GetSysClockFreq+0x108>)
 8003b86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b8a:	0a1b      	lsrs	r3, r3, #8
 8003b8c:	f003 030f 	and.w	r3, r3, #15
 8003b90:	61fb      	str	r3, [r7, #28]
 8003b92:	e005      	b.n	8003ba0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003b94:	4b2d      	ldr	r3, [pc, #180]	@ (8003c4c <HAL_RCC_GetSysClockFreq+0x108>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	091b      	lsrs	r3, r3, #4
 8003b9a:	f003 030f 	and.w	r3, r3, #15
 8003b9e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003ba0:	4a2b      	ldr	r2, [pc, #172]	@ (8003c50 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003ba2:	69fb      	ldr	r3, [r7, #28]
 8003ba4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ba8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d10d      	bne.n	8003bcc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003bb4:	e00a      	b.n	8003bcc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003bb6:	693b      	ldr	r3, [r7, #16]
 8003bb8:	2b04      	cmp	r3, #4
 8003bba:	d102      	bne.n	8003bc2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003bbc:	4b25      	ldr	r3, [pc, #148]	@ (8003c54 <HAL_RCC_GetSysClockFreq+0x110>)
 8003bbe:	61bb      	str	r3, [r7, #24]
 8003bc0:	e004      	b.n	8003bcc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	2b08      	cmp	r3, #8
 8003bc6:	d101      	bne.n	8003bcc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003bc8:	4b23      	ldr	r3, [pc, #140]	@ (8003c58 <HAL_RCC_GetSysClockFreq+0x114>)
 8003bca:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	2b0c      	cmp	r3, #12
 8003bd0:	d134      	bne.n	8003c3c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003bd2:	4b1e      	ldr	r3, [pc, #120]	@ (8003c4c <HAL_RCC_GetSysClockFreq+0x108>)
 8003bd4:	68db      	ldr	r3, [r3, #12]
 8003bd6:	f003 0303 	and.w	r3, r3, #3
 8003bda:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	2b02      	cmp	r3, #2
 8003be0:	d003      	beq.n	8003bea <HAL_RCC_GetSysClockFreq+0xa6>
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	2b03      	cmp	r3, #3
 8003be6:	d003      	beq.n	8003bf0 <HAL_RCC_GetSysClockFreq+0xac>
 8003be8:	e005      	b.n	8003bf6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003bea:	4b1a      	ldr	r3, [pc, #104]	@ (8003c54 <HAL_RCC_GetSysClockFreq+0x110>)
 8003bec:	617b      	str	r3, [r7, #20]
      break;
 8003bee:	e005      	b.n	8003bfc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003bf0:	4b19      	ldr	r3, [pc, #100]	@ (8003c58 <HAL_RCC_GetSysClockFreq+0x114>)
 8003bf2:	617b      	str	r3, [r7, #20]
      break;
 8003bf4:	e002      	b.n	8003bfc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003bf6:	69fb      	ldr	r3, [r7, #28]
 8003bf8:	617b      	str	r3, [r7, #20]
      break;
 8003bfa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003bfc:	4b13      	ldr	r3, [pc, #76]	@ (8003c4c <HAL_RCC_GetSysClockFreq+0x108>)
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	091b      	lsrs	r3, r3, #4
 8003c02:	f003 0307 	and.w	r3, r3, #7
 8003c06:	3301      	adds	r3, #1
 8003c08:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003c0a:	4b10      	ldr	r3, [pc, #64]	@ (8003c4c <HAL_RCC_GetSysClockFreq+0x108>)
 8003c0c:	68db      	ldr	r3, [r3, #12]
 8003c0e:	0a1b      	lsrs	r3, r3, #8
 8003c10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c14:	697a      	ldr	r2, [r7, #20]
 8003c16:	fb03 f202 	mul.w	r2, r3, r2
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c20:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003c22:	4b0a      	ldr	r3, [pc, #40]	@ (8003c4c <HAL_RCC_GetSysClockFreq+0x108>)
 8003c24:	68db      	ldr	r3, [r3, #12]
 8003c26:	0e5b      	lsrs	r3, r3, #25
 8003c28:	f003 0303 	and.w	r3, r3, #3
 8003c2c:	3301      	adds	r3, #1
 8003c2e:	005b      	lsls	r3, r3, #1
 8003c30:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003c32:	697a      	ldr	r2, [r7, #20]
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c3a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003c3c:	69bb      	ldr	r3, [r7, #24]
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3724      	adds	r7, #36	@ 0x24
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr
 8003c4a:	bf00      	nop
 8003c4c:	40021000 	.word	0x40021000
 8003c50:	0800a548 	.word	0x0800a548
 8003c54:	00f42400 	.word	0x00f42400
 8003c58:	007a1200 	.word	0x007a1200

08003c5c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b086      	sub	sp, #24
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003c64:	2300      	movs	r3, #0
 8003c66:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003c68:	4b2a      	ldr	r3, [pc, #168]	@ (8003d14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d003      	beq.n	8003c7c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003c74:	f7ff fa26 	bl	80030c4 <HAL_PWREx_GetVoltageRange>
 8003c78:	6178      	str	r0, [r7, #20]
 8003c7a:	e014      	b.n	8003ca6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003c7c:	4b25      	ldr	r3, [pc, #148]	@ (8003d14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c80:	4a24      	ldr	r2, [pc, #144]	@ (8003d14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c86:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c88:	4b22      	ldr	r3, [pc, #136]	@ (8003d14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c90:	60fb      	str	r3, [r7, #12]
 8003c92:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003c94:	f7ff fa16 	bl	80030c4 <HAL_PWREx_GetVoltageRange>
 8003c98:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003c9a:	4b1e      	ldr	r3, [pc, #120]	@ (8003d14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c9e:	4a1d      	ldr	r2, [pc, #116]	@ (8003d14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ca0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ca4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cac:	d10b      	bne.n	8003cc6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2b80      	cmp	r3, #128	@ 0x80
 8003cb2:	d919      	bls.n	8003ce8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2ba0      	cmp	r3, #160	@ 0xa0
 8003cb8:	d902      	bls.n	8003cc0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003cba:	2302      	movs	r3, #2
 8003cbc:	613b      	str	r3, [r7, #16]
 8003cbe:	e013      	b.n	8003ce8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	613b      	str	r3, [r7, #16]
 8003cc4:	e010      	b.n	8003ce8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2b80      	cmp	r3, #128	@ 0x80
 8003cca:	d902      	bls.n	8003cd2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003ccc:	2303      	movs	r3, #3
 8003cce:	613b      	str	r3, [r7, #16]
 8003cd0:	e00a      	b.n	8003ce8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2b80      	cmp	r3, #128	@ 0x80
 8003cd6:	d102      	bne.n	8003cde <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003cd8:	2302      	movs	r3, #2
 8003cda:	613b      	str	r3, [r7, #16]
 8003cdc:	e004      	b.n	8003ce8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2b70      	cmp	r3, #112	@ 0x70
 8003ce2:	d101      	bne.n	8003ce8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8003d18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f023 0207 	bic.w	r2, r3, #7
 8003cf0:	4909      	ldr	r1, [pc, #36]	@ (8003d18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003cf8:	4b07      	ldr	r3, [pc, #28]	@ (8003d18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0307 	and.w	r3, r3, #7
 8003d00:	693a      	ldr	r2, [r7, #16]
 8003d02:	429a      	cmp	r2, r3
 8003d04:	d001      	beq.n	8003d0a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e000      	b.n	8003d0c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003d0a:	2300      	movs	r3, #0
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3718      	adds	r7, #24
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	40021000 	.word	0x40021000
 8003d18:	40022000 	.word	0x40022000

08003d1c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b086      	sub	sp, #24
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003d24:	2300      	movs	r3, #0
 8003d26:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003d28:	2300      	movs	r3, #0
 8003d2a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d041      	beq.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d3c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003d40:	d02a      	beq.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003d42:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003d46:	d824      	bhi.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003d48:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003d4c:	d008      	beq.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003d4e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003d52:	d81e      	bhi.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d00a      	beq.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003d58:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d5c:	d010      	beq.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003d5e:	e018      	b.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d60:	4b86      	ldr	r3, [pc, #536]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	4a85      	ldr	r2, [pc, #532]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d6a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d6c:	e015      	b.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	3304      	adds	r3, #4
 8003d72:	2100      	movs	r1, #0
 8003d74:	4618      	mov	r0, r3
 8003d76:	f000 fabb 	bl	80042f0 <RCCEx_PLLSAI1_Config>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d7e:	e00c      	b.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	3320      	adds	r3, #32
 8003d84:	2100      	movs	r1, #0
 8003d86:	4618      	mov	r0, r3
 8003d88:	f000 fba6 	bl	80044d8 <RCCEx_PLLSAI2_Config>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d90:	e003      	b.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	74fb      	strb	r3, [r7, #19]
      break;
 8003d96:	e000      	b.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003d98:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d9a:	7cfb      	ldrb	r3, [r7, #19]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d10b      	bne.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003da0:	4b76      	ldr	r3, [pc, #472]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003da2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003da6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003dae:	4973      	ldr	r1, [pc, #460]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003db0:	4313      	orrs	r3, r2
 8003db2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003db6:	e001      	b.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003db8:	7cfb      	ldrb	r3, [r7, #19]
 8003dba:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d041      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003dcc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003dd0:	d02a      	beq.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003dd2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003dd6:	d824      	bhi.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003dd8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ddc:	d008      	beq.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003dde:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003de2:	d81e      	bhi.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d00a      	beq.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003de8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003dec:	d010      	beq.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003dee:	e018      	b.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003df0:	4b62      	ldr	r3, [pc, #392]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003df2:	68db      	ldr	r3, [r3, #12]
 8003df4:	4a61      	ldr	r2, [pc, #388]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003df6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dfa:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003dfc:	e015      	b.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	3304      	adds	r3, #4
 8003e02:	2100      	movs	r1, #0
 8003e04:	4618      	mov	r0, r3
 8003e06:	f000 fa73 	bl	80042f0 <RCCEx_PLLSAI1_Config>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e0e:	e00c      	b.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	3320      	adds	r3, #32
 8003e14:	2100      	movs	r1, #0
 8003e16:	4618      	mov	r0, r3
 8003e18:	f000 fb5e 	bl	80044d8 <RCCEx_PLLSAI2_Config>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e20:	e003      	b.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	74fb      	strb	r3, [r7, #19]
      break;
 8003e26:	e000      	b.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003e28:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e2a:	7cfb      	ldrb	r3, [r7, #19]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d10b      	bne.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003e30:	4b52      	ldr	r3, [pc, #328]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e36:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e3e:	494f      	ldr	r1, [pc, #316]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e40:	4313      	orrs	r3, r2
 8003e42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003e46:	e001      	b.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e48:	7cfb      	ldrb	r3, [r7, #19]
 8003e4a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	f000 80a0 	beq.w	8003f9a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e5e:	4b47      	ldr	r3, [pc, #284]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d101      	bne.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e000      	b.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003e6e:	2300      	movs	r3, #0
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d00d      	beq.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e74:	4b41      	ldr	r3, [pc, #260]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e78:	4a40      	ldr	r2, [pc, #256]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e7e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e80:	4b3e      	ldr	r3, [pc, #248]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e88:	60bb      	str	r3, [r7, #8]
 8003e8a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e90:	4b3b      	ldr	r3, [pc, #236]	@ (8003f80 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a3a      	ldr	r2, [pc, #232]	@ (8003f80 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e9a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e9c:	f7fe fc28 	bl	80026f0 <HAL_GetTick>
 8003ea0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003ea2:	e009      	b.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ea4:	f7fe fc24 	bl	80026f0 <HAL_GetTick>
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	1ad3      	subs	r3, r2, r3
 8003eae:	2b02      	cmp	r3, #2
 8003eb0:	d902      	bls.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003eb2:	2303      	movs	r3, #3
 8003eb4:	74fb      	strb	r3, [r7, #19]
        break;
 8003eb6:	e005      	b.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003eb8:	4b31      	ldr	r3, [pc, #196]	@ (8003f80 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d0ef      	beq.n	8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003ec4:	7cfb      	ldrb	r3, [r7, #19]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d15c      	bne.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003eca:	4b2c      	ldr	r3, [pc, #176]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ecc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ed0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ed4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d01f      	beq.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ee2:	697a      	ldr	r2, [r7, #20]
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	d019      	beq.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003ee8:	4b24      	ldr	r3, [pc, #144]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ef2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003ef4:	4b21      	ldr	r3, [pc, #132]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003efa:	4a20      	ldr	r2, [pc, #128]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003efc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003f04:	4b1d      	ldr	r3, [pc, #116]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f0a:	4a1c      	ldr	r2, [pc, #112]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003f14:	4a19      	ldr	r2, [pc, #100]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	f003 0301 	and.w	r3, r3, #1
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d016      	beq.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f26:	f7fe fbe3 	bl	80026f0 <HAL_GetTick>
 8003f2a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f2c:	e00b      	b.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f2e:	f7fe fbdf 	bl	80026f0 <HAL_GetTick>
 8003f32:	4602      	mov	r2, r0
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	1ad3      	subs	r3, r2, r3
 8003f38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d902      	bls.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003f40:	2303      	movs	r3, #3
 8003f42:	74fb      	strb	r3, [r7, #19]
            break;
 8003f44:	e006      	b.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f46:	4b0d      	ldr	r3, [pc, #52]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f4c:	f003 0302 	and.w	r3, r3, #2
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d0ec      	beq.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003f54:	7cfb      	ldrb	r3, [r7, #19]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d10c      	bne.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f5a:	4b08      	ldr	r3, [pc, #32]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f60:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f6a:	4904      	ldr	r1, [pc, #16]	@ (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003f72:	e009      	b.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f74:	7cfb      	ldrb	r3, [r7, #19]
 8003f76:	74bb      	strb	r3, [r7, #18]
 8003f78:	e006      	b.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003f7a:	bf00      	nop
 8003f7c:	40021000 	.word	0x40021000
 8003f80:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f84:	7cfb      	ldrb	r3, [r7, #19]
 8003f86:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f88:	7c7b      	ldrb	r3, [r7, #17]
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d105      	bne.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f8e:	4b9e      	ldr	r3, [pc, #632]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f92:	4a9d      	ldr	r2, [pc, #628]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f98:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f003 0301 	and.w	r3, r3, #1
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d00a      	beq.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003fa6:	4b98      	ldr	r3, [pc, #608]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fac:	f023 0203 	bic.w	r2, r3, #3
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fb4:	4994      	ldr	r1, [pc, #592]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 0302 	and.w	r3, r3, #2
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d00a      	beq.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003fc8:	4b8f      	ldr	r3, [pc, #572]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fce:	f023 020c 	bic.w	r2, r3, #12
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fd6:	498c      	ldr	r1, [pc, #560]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0304 	and.w	r3, r3, #4
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d00a      	beq.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003fea:	4b87      	ldr	r3, [pc, #540]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ff0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ff8:	4983      	ldr	r1, [pc, #524]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 0308 	and.w	r3, r3, #8
 8004008:	2b00      	cmp	r3, #0
 800400a:	d00a      	beq.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800400c:	4b7e      	ldr	r3, [pc, #504]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800400e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004012:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800401a:	497b      	ldr	r1, [pc, #492]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800401c:	4313      	orrs	r3, r2
 800401e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 0310 	and.w	r3, r3, #16
 800402a:	2b00      	cmp	r3, #0
 800402c:	d00a      	beq.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800402e:	4b76      	ldr	r3, [pc, #472]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004030:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004034:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800403c:	4972      	ldr	r1, [pc, #456]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800403e:	4313      	orrs	r3, r2
 8004040:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0320 	and.w	r3, r3, #32
 800404c:	2b00      	cmp	r3, #0
 800404e:	d00a      	beq.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004050:	4b6d      	ldr	r3, [pc, #436]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004052:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004056:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800405e:	496a      	ldr	r1, [pc, #424]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004060:	4313      	orrs	r3, r2
 8004062:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800406e:	2b00      	cmp	r3, #0
 8004070:	d00a      	beq.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004072:	4b65      	ldr	r3, [pc, #404]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004074:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004078:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004080:	4961      	ldr	r1, [pc, #388]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004082:	4313      	orrs	r3, r2
 8004084:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004090:	2b00      	cmp	r3, #0
 8004092:	d00a      	beq.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004094:	4b5c      	ldr	r3, [pc, #368]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004096:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800409a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040a2:	4959      	ldr	r1, [pc, #356]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040a4:	4313      	orrs	r3, r2
 80040a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d00a      	beq.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80040b6:	4b54      	ldr	r3, [pc, #336]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040bc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040c4:	4950      	ldr	r1, [pc, #320]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040c6:	4313      	orrs	r3, r2
 80040c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d00a      	beq.n	80040ee <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80040d8:	4b4b      	ldr	r3, [pc, #300]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040de:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040e6:	4948      	ldr	r1, [pc, #288]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040e8:	4313      	orrs	r3, r2
 80040ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d00a      	beq.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80040fa:	4b43      	ldr	r3, [pc, #268]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004100:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004108:	493f      	ldr	r1, [pc, #252]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800410a:	4313      	orrs	r3, r2
 800410c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004118:	2b00      	cmp	r3, #0
 800411a:	d028      	beq.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800411c:	4b3a      	ldr	r3, [pc, #232]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800411e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004122:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800412a:	4937      	ldr	r1, [pc, #220]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800412c:	4313      	orrs	r3, r2
 800412e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004136:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800413a:	d106      	bne.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800413c:	4b32      	ldr	r3, [pc, #200]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800413e:	68db      	ldr	r3, [r3, #12]
 8004140:	4a31      	ldr	r2, [pc, #196]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004142:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004146:	60d3      	str	r3, [r2, #12]
 8004148:	e011      	b.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800414e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004152:	d10c      	bne.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	3304      	adds	r3, #4
 8004158:	2101      	movs	r1, #1
 800415a:	4618      	mov	r0, r3
 800415c:	f000 f8c8 	bl	80042f0 <RCCEx_PLLSAI1_Config>
 8004160:	4603      	mov	r3, r0
 8004162:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004164:	7cfb      	ldrb	r3, [r7, #19]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d001      	beq.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800416a:	7cfb      	ldrb	r3, [r7, #19]
 800416c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d028      	beq.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800417a:	4b23      	ldr	r3, [pc, #140]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800417c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004180:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004188:	491f      	ldr	r1, [pc, #124]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800418a:	4313      	orrs	r3, r2
 800418c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004194:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004198:	d106      	bne.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800419a:	4b1b      	ldr	r3, [pc, #108]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	4a1a      	ldr	r2, [pc, #104]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041a0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80041a4:	60d3      	str	r3, [r2, #12]
 80041a6:	e011      	b.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80041b0:	d10c      	bne.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	3304      	adds	r3, #4
 80041b6:	2101      	movs	r1, #1
 80041b8:	4618      	mov	r0, r3
 80041ba:	f000 f899 	bl	80042f0 <RCCEx_PLLSAI1_Config>
 80041be:	4603      	mov	r3, r0
 80041c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041c2:	7cfb      	ldrb	r3, [r7, #19]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d001      	beq.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80041c8:	7cfb      	ldrb	r3, [r7, #19]
 80041ca:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d02b      	beq.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80041d8:	4b0b      	ldr	r3, [pc, #44]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041de:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041e6:	4908      	ldr	r1, [pc, #32]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041e8:	4313      	orrs	r3, r2
 80041ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80041f6:	d109      	bne.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041f8:	4b03      	ldr	r3, [pc, #12]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	4a02      	ldr	r2, [pc, #8]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004202:	60d3      	str	r3, [r2, #12]
 8004204:	e014      	b.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004206:	bf00      	nop
 8004208:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004210:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004214:	d10c      	bne.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	3304      	adds	r3, #4
 800421a:	2101      	movs	r1, #1
 800421c:	4618      	mov	r0, r3
 800421e:	f000 f867 	bl	80042f0 <RCCEx_PLLSAI1_Config>
 8004222:	4603      	mov	r3, r0
 8004224:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004226:	7cfb      	ldrb	r3, [r7, #19]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d001      	beq.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800422c:	7cfb      	ldrb	r3, [r7, #19]
 800422e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004238:	2b00      	cmp	r3, #0
 800423a:	d02f      	beq.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800423c:	4b2b      	ldr	r3, [pc, #172]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800423e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004242:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800424a:	4928      	ldr	r1, [pc, #160]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800424c:	4313      	orrs	r3, r2
 800424e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004256:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800425a:	d10d      	bne.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	3304      	adds	r3, #4
 8004260:	2102      	movs	r1, #2
 8004262:	4618      	mov	r0, r3
 8004264:	f000 f844 	bl	80042f0 <RCCEx_PLLSAI1_Config>
 8004268:	4603      	mov	r3, r0
 800426a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800426c:	7cfb      	ldrb	r3, [r7, #19]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d014      	beq.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004272:	7cfb      	ldrb	r3, [r7, #19]
 8004274:	74bb      	strb	r3, [r7, #18]
 8004276:	e011      	b.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800427c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004280:	d10c      	bne.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	3320      	adds	r3, #32
 8004286:	2102      	movs	r1, #2
 8004288:	4618      	mov	r0, r3
 800428a:	f000 f925 	bl	80044d8 <RCCEx_PLLSAI2_Config>
 800428e:	4603      	mov	r3, r0
 8004290:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004292:	7cfb      	ldrb	r3, [r7, #19]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d001      	beq.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004298:	7cfb      	ldrb	r3, [r7, #19]
 800429a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d00a      	beq.n	80042be <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80042a8:	4b10      	ldr	r3, [pc, #64]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80042aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ae:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80042b6:	490d      	ldr	r1, [pc, #52]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80042b8:	4313      	orrs	r3, r2
 80042ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d00b      	beq.n	80042e2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80042ca:	4b08      	ldr	r3, [pc, #32]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80042cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042d0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042da:	4904      	ldr	r1, [pc, #16]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80042dc:	4313      	orrs	r3, r2
 80042de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80042e2:	7cbb      	ldrb	r3, [r7, #18]
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	3718      	adds	r7, #24
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bd80      	pop	{r7, pc}
 80042ec:	40021000 	.word	0x40021000

080042f0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b084      	sub	sp, #16
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80042fa:	2300      	movs	r3, #0
 80042fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80042fe:	4b75      	ldr	r3, [pc, #468]	@ (80044d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	f003 0303 	and.w	r3, r3, #3
 8004306:	2b00      	cmp	r3, #0
 8004308:	d018      	beq.n	800433c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800430a:	4b72      	ldr	r3, [pc, #456]	@ (80044d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800430c:	68db      	ldr	r3, [r3, #12]
 800430e:	f003 0203 	and.w	r2, r3, #3
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	429a      	cmp	r2, r3
 8004318:	d10d      	bne.n	8004336 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
       ||
 800431e:	2b00      	cmp	r3, #0
 8004320:	d009      	beq.n	8004336 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004322:	4b6c      	ldr	r3, [pc, #432]	@ (80044d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004324:	68db      	ldr	r3, [r3, #12]
 8004326:	091b      	lsrs	r3, r3, #4
 8004328:	f003 0307 	and.w	r3, r3, #7
 800432c:	1c5a      	adds	r2, r3, #1
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	685b      	ldr	r3, [r3, #4]
       ||
 8004332:	429a      	cmp	r2, r3
 8004334:	d047      	beq.n	80043c6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	73fb      	strb	r3, [r7, #15]
 800433a:	e044      	b.n	80043c6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	2b03      	cmp	r3, #3
 8004342:	d018      	beq.n	8004376 <RCCEx_PLLSAI1_Config+0x86>
 8004344:	2b03      	cmp	r3, #3
 8004346:	d825      	bhi.n	8004394 <RCCEx_PLLSAI1_Config+0xa4>
 8004348:	2b01      	cmp	r3, #1
 800434a:	d002      	beq.n	8004352 <RCCEx_PLLSAI1_Config+0x62>
 800434c:	2b02      	cmp	r3, #2
 800434e:	d009      	beq.n	8004364 <RCCEx_PLLSAI1_Config+0x74>
 8004350:	e020      	b.n	8004394 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004352:	4b60      	ldr	r3, [pc, #384]	@ (80044d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 0302 	and.w	r3, r3, #2
 800435a:	2b00      	cmp	r3, #0
 800435c:	d11d      	bne.n	800439a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004362:	e01a      	b.n	800439a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004364:	4b5b      	ldr	r3, [pc, #364]	@ (80044d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800436c:	2b00      	cmp	r3, #0
 800436e:	d116      	bne.n	800439e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004374:	e013      	b.n	800439e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004376:	4b57      	ldr	r3, [pc, #348]	@ (80044d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d10f      	bne.n	80043a2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004382:	4b54      	ldr	r3, [pc, #336]	@ (80044d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800438a:	2b00      	cmp	r3, #0
 800438c:	d109      	bne.n	80043a2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004392:	e006      	b.n	80043a2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	73fb      	strb	r3, [r7, #15]
      break;
 8004398:	e004      	b.n	80043a4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800439a:	bf00      	nop
 800439c:	e002      	b.n	80043a4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800439e:	bf00      	nop
 80043a0:	e000      	b.n	80043a4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80043a2:	bf00      	nop
    }

    if(status == HAL_OK)
 80043a4:	7bfb      	ldrb	r3, [r7, #15]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d10d      	bne.n	80043c6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80043aa:	4b4a      	ldr	r3, [pc, #296]	@ (80044d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043ac:	68db      	ldr	r3, [r3, #12]
 80043ae:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6819      	ldr	r1, [r3, #0]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	3b01      	subs	r3, #1
 80043bc:	011b      	lsls	r3, r3, #4
 80043be:	430b      	orrs	r3, r1
 80043c0:	4944      	ldr	r1, [pc, #272]	@ (80044d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043c2:	4313      	orrs	r3, r2
 80043c4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80043c6:	7bfb      	ldrb	r3, [r7, #15]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d17d      	bne.n	80044c8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80043cc:	4b41      	ldr	r3, [pc, #260]	@ (80044d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a40      	ldr	r2, [pc, #256]	@ (80044d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043d2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80043d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043d8:	f7fe f98a 	bl	80026f0 <HAL_GetTick>
 80043dc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80043de:	e009      	b.n	80043f4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80043e0:	f7fe f986 	bl	80026f0 <HAL_GetTick>
 80043e4:	4602      	mov	r2, r0
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	1ad3      	subs	r3, r2, r3
 80043ea:	2b02      	cmp	r3, #2
 80043ec:	d902      	bls.n	80043f4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80043ee:	2303      	movs	r3, #3
 80043f0:	73fb      	strb	r3, [r7, #15]
        break;
 80043f2:	e005      	b.n	8004400 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80043f4:	4b37      	ldr	r3, [pc, #220]	@ (80044d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d1ef      	bne.n	80043e0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004400:	7bfb      	ldrb	r3, [r7, #15]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d160      	bne.n	80044c8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d111      	bne.n	8004430 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800440c:	4b31      	ldr	r3, [pc, #196]	@ (80044d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800440e:	691b      	ldr	r3, [r3, #16]
 8004410:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004414:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004418:	687a      	ldr	r2, [r7, #4]
 800441a:	6892      	ldr	r2, [r2, #8]
 800441c:	0211      	lsls	r1, r2, #8
 800441e:	687a      	ldr	r2, [r7, #4]
 8004420:	68d2      	ldr	r2, [r2, #12]
 8004422:	0912      	lsrs	r2, r2, #4
 8004424:	0452      	lsls	r2, r2, #17
 8004426:	430a      	orrs	r2, r1
 8004428:	492a      	ldr	r1, [pc, #168]	@ (80044d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800442a:	4313      	orrs	r3, r2
 800442c:	610b      	str	r3, [r1, #16]
 800442e:	e027      	b.n	8004480 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	2b01      	cmp	r3, #1
 8004434:	d112      	bne.n	800445c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004436:	4b27      	ldr	r3, [pc, #156]	@ (80044d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004438:	691b      	ldr	r3, [r3, #16]
 800443a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800443e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004442:	687a      	ldr	r2, [r7, #4]
 8004444:	6892      	ldr	r2, [r2, #8]
 8004446:	0211      	lsls	r1, r2, #8
 8004448:	687a      	ldr	r2, [r7, #4]
 800444a:	6912      	ldr	r2, [r2, #16]
 800444c:	0852      	lsrs	r2, r2, #1
 800444e:	3a01      	subs	r2, #1
 8004450:	0552      	lsls	r2, r2, #21
 8004452:	430a      	orrs	r2, r1
 8004454:	491f      	ldr	r1, [pc, #124]	@ (80044d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004456:	4313      	orrs	r3, r2
 8004458:	610b      	str	r3, [r1, #16]
 800445a:	e011      	b.n	8004480 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800445c:	4b1d      	ldr	r3, [pc, #116]	@ (80044d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800445e:	691b      	ldr	r3, [r3, #16]
 8004460:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004464:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004468:	687a      	ldr	r2, [r7, #4]
 800446a:	6892      	ldr	r2, [r2, #8]
 800446c:	0211      	lsls	r1, r2, #8
 800446e:	687a      	ldr	r2, [r7, #4]
 8004470:	6952      	ldr	r2, [r2, #20]
 8004472:	0852      	lsrs	r2, r2, #1
 8004474:	3a01      	subs	r2, #1
 8004476:	0652      	lsls	r2, r2, #25
 8004478:	430a      	orrs	r2, r1
 800447a:	4916      	ldr	r1, [pc, #88]	@ (80044d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800447c:	4313      	orrs	r3, r2
 800447e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004480:	4b14      	ldr	r3, [pc, #80]	@ (80044d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a13      	ldr	r2, [pc, #76]	@ (80044d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004486:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800448a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800448c:	f7fe f930 	bl	80026f0 <HAL_GetTick>
 8004490:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004492:	e009      	b.n	80044a8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004494:	f7fe f92c 	bl	80026f0 <HAL_GetTick>
 8004498:	4602      	mov	r2, r0
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	1ad3      	subs	r3, r2, r3
 800449e:	2b02      	cmp	r3, #2
 80044a0:	d902      	bls.n	80044a8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80044a2:	2303      	movs	r3, #3
 80044a4:	73fb      	strb	r3, [r7, #15]
          break;
 80044a6:	e005      	b.n	80044b4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80044a8:	4b0a      	ldr	r3, [pc, #40]	@ (80044d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d0ef      	beq.n	8004494 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80044b4:	7bfb      	ldrb	r3, [r7, #15]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d106      	bne.n	80044c8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80044ba:	4b06      	ldr	r3, [pc, #24]	@ (80044d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044bc:	691a      	ldr	r2, [r3, #16]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	699b      	ldr	r3, [r3, #24]
 80044c2:	4904      	ldr	r1, [pc, #16]	@ (80044d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044c4:	4313      	orrs	r3, r2
 80044c6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80044c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80044ca:	4618      	mov	r0, r3
 80044cc:	3710      	adds	r7, #16
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bd80      	pop	{r7, pc}
 80044d2:	bf00      	nop
 80044d4:	40021000 	.word	0x40021000

080044d8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b084      	sub	sp, #16
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
 80044e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80044e2:	2300      	movs	r3, #0
 80044e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80044e6:	4b6a      	ldr	r3, [pc, #424]	@ (8004690 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	f003 0303 	and.w	r3, r3, #3
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d018      	beq.n	8004524 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80044f2:	4b67      	ldr	r3, [pc, #412]	@ (8004690 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044f4:	68db      	ldr	r3, [r3, #12]
 80044f6:	f003 0203 	and.w	r2, r3, #3
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	429a      	cmp	r2, r3
 8004500:	d10d      	bne.n	800451e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
       ||
 8004506:	2b00      	cmp	r3, #0
 8004508:	d009      	beq.n	800451e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800450a:	4b61      	ldr	r3, [pc, #388]	@ (8004690 <RCCEx_PLLSAI2_Config+0x1b8>)
 800450c:	68db      	ldr	r3, [r3, #12]
 800450e:	091b      	lsrs	r3, r3, #4
 8004510:	f003 0307 	and.w	r3, r3, #7
 8004514:	1c5a      	adds	r2, r3, #1
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	685b      	ldr	r3, [r3, #4]
       ||
 800451a:	429a      	cmp	r2, r3
 800451c:	d047      	beq.n	80045ae <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	73fb      	strb	r3, [r7, #15]
 8004522:	e044      	b.n	80045ae <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	2b03      	cmp	r3, #3
 800452a:	d018      	beq.n	800455e <RCCEx_PLLSAI2_Config+0x86>
 800452c:	2b03      	cmp	r3, #3
 800452e:	d825      	bhi.n	800457c <RCCEx_PLLSAI2_Config+0xa4>
 8004530:	2b01      	cmp	r3, #1
 8004532:	d002      	beq.n	800453a <RCCEx_PLLSAI2_Config+0x62>
 8004534:	2b02      	cmp	r3, #2
 8004536:	d009      	beq.n	800454c <RCCEx_PLLSAI2_Config+0x74>
 8004538:	e020      	b.n	800457c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800453a:	4b55      	ldr	r3, [pc, #340]	@ (8004690 <RCCEx_PLLSAI2_Config+0x1b8>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 0302 	and.w	r3, r3, #2
 8004542:	2b00      	cmp	r3, #0
 8004544:	d11d      	bne.n	8004582 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800454a:	e01a      	b.n	8004582 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800454c:	4b50      	ldr	r3, [pc, #320]	@ (8004690 <RCCEx_PLLSAI2_Config+0x1b8>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004554:	2b00      	cmp	r3, #0
 8004556:	d116      	bne.n	8004586 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800455c:	e013      	b.n	8004586 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800455e:	4b4c      	ldr	r3, [pc, #304]	@ (8004690 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004566:	2b00      	cmp	r3, #0
 8004568:	d10f      	bne.n	800458a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800456a:	4b49      	ldr	r3, [pc, #292]	@ (8004690 <RCCEx_PLLSAI2_Config+0x1b8>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004572:	2b00      	cmp	r3, #0
 8004574:	d109      	bne.n	800458a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800457a:	e006      	b.n	800458a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	73fb      	strb	r3, [r7, #15]
      break;
 8004580:	e004      	b.n	800458c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004582:	bf00      	nop
 8004584:	e002      	b.n	800458c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004586:	bf00      	nop
 8004588:	e000      	b.n	800458c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800458a:	bf00      	nop
    }

    if(status == HAL_OK)
 800458c:	7bfb      	ldrb	r3, [r7, #15]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d10d      	bne.n	80045ae <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004592:	4b3f      	ldr	r3, [pc, #252]	@ (8004690 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004594:	68db      	ldr	r3, [r3, #12]
 8004596:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6819      	ldr	r1, [r3, #0]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	3b01      	subs	r3, #1
 80045a4:	011b      	lsls	r3, r3, #4
 80045a6:	430b      	orrs	r3, r1
 80045a8:	4939      	ldr	r1, [pc, #228]	@ (8004690 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045aa:	4313      	orrs	r3, r2
 80045ac:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80045ae:	7bfb      	ldrb	r3, [r7, #15]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d167      	bne.n	8004684 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80045b4:	4b36      	ldr	r3, [pc, #216]	@ (8004690 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a35      	ldr	r2, [pc, #212]	@ (8004690 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045c0:	f7fe f896 	bl	80026f0 <HAL_GetTick>
 80045c4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80045c6:	e009      	b.n	80045dc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80045c8:	f7fe f892 	bl	80026f0 <HAL_GetTick>
 80045cc:	4602      	mov	r2, r0
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d902      	bls.n	80045dc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	73fb      	strb	r3, [r7, #15]
        break;
 80045da:	e005      	b.n	80045e8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80045dc:	4b2c      	ldr	r3, [pc, #176]	@ (8004690 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d1ef      	bne.n	80045c8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80045e8:	7bfb      	ldrb	r3, [r7, #15]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d14a      	bne.n	8004684 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d111      	bne.n	8004618 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80045f4:	4b26      	ldr	r3, [pc, #152]	@ (8004690 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045f6:	695b      	ldr	r3, [r3, #20]
 80045f8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80045fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004600:	687a      	ldr	r2, [r7, #4]
 8004602:	6892      	ldr	r2, [r2, #8]
 8004604:	0211      	lsls	r1, r2, #8
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	68d2      	ldr	r2, [r2, #12]
 800460a:	0912      	lsrs	r2, r2, #4
 800460c:	0452      	lsls	r2, r2, #17
 800460e:	430a      	orrs	r2, r1
 8004610:	491f      	ldr	r1, [pc, #124]	@ (8004690 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004612:	4313      	orrs	r3, r2
 8004614:	614b      	str	r3, [r1, #20]
 8004616:	e011      	b.n	800463c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004618:	4b1d      	ldr	r3, [pc, #116]	@ (8004690 <RCCEx_PLLSAI2_Config+0x1b8>)
 800461a:	695b      	ldr	r3, [r3, #20]
 800461c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004620:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004624:	687a      	ldr	r2, [r7, #4]
 8004626:	6892      	ldr	r2, [r2, #8]
 8004628:	0211      	lsls	r1, r2, #8
 800462a:	687a      	ldr	r2, [r7, #4]
 800462c:	6912      	ldr	r2, [r2, #16]
 800462e:	0852      	lsrs	r2, r2, #1
 8004630:	3a01      	subs	r2, #1
 8004632:	0652      	lsls	r2, r2, #25
 8004634:	430a      	orrs	r2, r1
 8004636:	4916      	ldr	r1, [pc, #88]	@ (8004690 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004638:	4313      	orrs	r3, r2
 800463a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800463c:	4b14      	ldr	r3, [pc, #80]	@ (8004690 <RCCEx_PLLSAI2_Config+0x1b8>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a13      	ldr	r2, [pc, #76]	@ (8004690 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004642:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004646:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004648:	f7fe f852 	bl	80026f0 <HAL_GetTick>
 800464c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800464e:	e009      	b.n	8004664 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004650:	f7fe f84e 	bl	80026f0 <HAL_GetTick>
 8004654:	4602      	mov	r2, r0
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	1ad3      	subs	r3, r2, r3
 800465a:	2b02      	cmp	r3, #2
 800465c:	d902      	bls.n	8004664 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800465e:	2303      	movs	r3, #3
 8004660:	73fb      	strb	r3, [r7, #15]
          break;
 8004662:	e005      	b.n	8004670 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004664:	4b0a      	ldr	r3, [pc, #40]	@ (8004690 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800466c:	2b00      	cmp	r3, #0
 800466e:	d0ef      	beq.n	8004650 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004670:	7bfb      	ldrb	r3, [r7, #15]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d106      	bne.n	8004684 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004676:	4b06      	ldr	r3, [pc, #24]	@ (8004690 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004678:	695a      	ldr	r2, [r3, #20]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	695b      	ldr	r3, [r3, #20]
 800467e:	4904      	ldr	r1, [pc, #16]	@ (8004690 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004680:	4313      	orrs	r3, r2
 8004682:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004684:	7bfb      	ldrb	r3, [r7, #15]
}
 8004686:	4618      	mov	r0, r3
 8004688:	3710      	adds	r7, #16
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
 800468e:	bf00      	nop
 8004690:	40021000 	.word	0x40021000

08004694 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b084      	sub	sp, #16
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d101      	bne.n	80046a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e095      	b.n	80047d2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d108      	bne.n	80046c0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80046b6:	d009      	beq.n	80046cc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2200      	movs	r2, #0
 80046bc:	61da      	str	r2, [r3, #28]
 80046be:	e005      	b.n	80046cc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2200      	movs	r2, #0
 80046ca:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2200      	movs	r2, #0
 80046d0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d106      	bne.n	80046ec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	f7fd fd9e 	bl	8002228 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2202      	movs	r2, #2
 80046f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004702:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	68db      	ldr	r3, [r3, #12]
 8004708:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800470c:	d902      	bls.n	8004714 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800470e:	2300      	movs	r3, #0
 8004710:	60fb      	str	r3, [r7, #12]
 8004712:	e002      	b.n	800471a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004714:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004718:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	68db      	ldr	r3, [r3, #12]
 800471e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004722:	d007      	beq.n	8004734 <HAL_SPI_Init+0xa0>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	68db      	ldr	r3, [r3, #12]
 8004728:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800472c:	d002      	beq.n	8004734 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2200      	movs	r2, #0
 8004732:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004744:	431a      	orrs	r2, r3
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	691b      	ldr	r3, [r3, #16]
 800474a:	f003 0302 	and.w	r3, r3, #2
 800474e:	431a      	orrs	r2, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	695b      	ldr	r3, [r3, #20]
 8004754:	f003 0301 	and.w	r3, r3, #1
 8004758:	431a      	orrs	r2, r3
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	699b      	ldr	r3, [r3, #24]
 800475e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004762:	431a      	orrs	r2, r3
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	69db      	ldr	r3, [r3, #28]
 8004768:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800476c:	431a      	orrs	r2, r3
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6a1b      	ldr	r3, [r3, #32]
 8004772:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004776:	ea42 0103 	orr.w	r1, r2, r3
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800477e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	430a      	orrs	r2, r1
 8004788:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	699b      	ldr	r3, [r3, #24]
 800478e:	0c1b      	lsrs	r3, r3, #16
 8004790:	f003 0204 	and.w	r2, r3, #4
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004798:	f003 0310 	and.w	r3, r3, #16
 800479c:	431a      	orrs	r2, r3
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047a2:	f003 0308 	and.w	r3, r3, #8
 80047a6:	431a      	orrs	r2, r3
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	68db      	ldr	r3, [r3, #12]
 80047ac:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80047b0:	ea42 0103 	orr.w	r1, r2, r3
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	430a      	orrs	r2, r1
 80047c0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2200      	movs	r2, #0
 80047c6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2201      	movs	r2, #1
 80047cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80047d0:	2300      	movs	r3, #0
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3710      	adds	r7, #16
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}

080047da <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047da:	b580      	push	{r7, lr}
 80047dc:	b088      	sub	sp, #32
 80047de:	af00      	add	r7, sp, #0
 80047e0:	60f8      	str	r0, [r7, #12]
 80047e2:	60b9      	str	r1, [r7, #8]
 80047e4:	603b      	str	r3, [r7, #0]
 80047e6:	4613      	mov	r3, r2
 80047e8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80047ea:	2300      	movs	r3, #0
 80047ec:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d101      	bne.n	80047fc <HAL_SPI_Transmit+0x22>
 80047f8:	2302      	movs	r3, #2
 80047fa:	e15f      	b.n	8004abc <HAL_SPI_Transmit+0x2e2>
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	2201      	movs	r2, #1
 8004800:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004804:	f7fd ff74 	bl	80026f0 <HAL_GetTick>
 8004808:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800480a:	88fb      	ldrh	r3, [r7, #6]
 800480c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004814:	b2db      	uxtb	r3, r3
 8004816:	2b01      	cmp	r3, #1
 8004818:	d002      	beq.n	8004820 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800481a:	2302      	movs	r3, #2
 800481c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800481e:	e148      	b.n	8004ab2 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d002      	beq.n	800482c <HAL_SPI_Transmit+0x52>
 8004826:	88fb      	ldrh	r3, [r7, #6]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d102      	bne.n	8004832 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004830:	e13f      	b.n	8004ab2 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2203      	movs	r2, #3
 8004836:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2200      	movs	r2, #0
 800483e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	68ba      	ldr	r2, [r7, #8]
 8004844:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	88fa      	ldrh	r2, [r7, #6]
 800484a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	88fa      	ldrh	r2, [r7, #6]
 8004850:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2200      	movs	r2, #0
 8004856:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2200      	movs	r2, #0
 800485c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2200      	movs	r2, #0
 8004864:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	2200      	movs	r2, #0
 800486c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2200      	movs	r2, #0
 8004872:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800487c:	d10f      	bne.n	800489e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800488c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800489c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048a8:	2b40      	cmp	r3, #64	@ 0x40
 80048aa:	d007      	beq.n	80048bc <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681a      	ldr	r2, [r3, #0]
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80048ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	68db      	ldr	r3, [r3, #12]
 80048c0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80048c4:	d94f      	bls.n	8004966 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d002      	beq.n	80048d4 <HAL_SPI_Transmit+0xfa>
 80048ce:	8afb      	ldrh	r3, [r7, #22]
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d142      	bne.n	800495a <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048d8:	881a      	ldrh	r2, [r3, #0]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048e4:	1c9a      	adds	r2, r3, #2
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048ee:	b29b      	uxth	r3, r3
 80048f0:	3b01      	subs	r3, #1
 80048f2:	b29a      	uxth	r2, r3
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80048f8:	e02f      	b.n	800495a <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	f003 0302 	and.w	r3, r3, #2
 8004904:	2b02      	cmp	r3, #2
 8004906:	d112      	bne.n	800492e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800490c:	881a      	ldrh	r2, [r3, #0]
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004918:	1c9a      	adds	r2, r3, #2
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004922:	b29b      	uxth	r3, r3
 8004924:	3b01      	subs	r3, #1
 8004926:	b29a      	uxth	r2, r3
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800492c:	e015      	b.n	800495a <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800492e:	f7fd fedf 	bl	80026f0 <HAL_GetTick>
 8004932:	4602      	mov	r2, r0
 8004934:	69bb      	ldr	r3, [r7, #24]
 8004936:	1ad3      	subs	r3, r2, r3
 8004938:	683a      	ldr	r2, [r7, #0]
 800493a:	429a      	cmp	r2, r3
 800493c:	d803      	bhi.n	8004946 <HAL_SPI_Transmit+0x16c>
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004944:	d102      	bne.n	800494c <HAL_SPI_Transmit+0x172>
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d106      	bne.n	800495a <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 800494c:	2303      	movs	r3, #3
 800494e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8004958:	e0ab      	b.n	8004ab2 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800495e:	b29b      	uxth	r3, r3
 8004960:	2b00      	cmp	r3, #0
 8004962:	d1ca      	bne.n	80048fa <HAL_SPI_Transmit+0x120>
 8004964:	e080      	b.n	8004a68 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d002      	beq.n	8004974 <HAL_SPI_Transmit+0x19a>
 800496e:	8afb      	ldrh	r3, [r7, #22]
 8004970:	2b01      	cmp	r3, #1
 8004972:	d174      	bne.n	8004a5e <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004978:	b29b      	uxth	r3, r3
 800497a:	2b01      	cmp	r3, #1
 800497c:	d912      	bls.n	80049a4 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004982:	881a      	ldrh	r2, [r3, #0]
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800498e:	1c9a      	adds	r2, r3, #2
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004998:	b29b      	uxth	r3, r3
 800499a:	3b02      	subs	r3, #2
 800499c:	b29a      	uxth	r2, r3
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80049a2:	e05c      	b.n	8004a5e <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	330c      	adds	r3, #12
 80049ae:	7812      	ldrb	r2, [r2, #0]
 80049b0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049b6:	1c5a      	adds	r2, r3, #1
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049c0:	b29b      	uxth	r3, r3
 80049c2:	3b01      	subs	r3, #1
 80049c4:	b29a      	uxth	r2, r3
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80049ca:	e048      	b.n	8004a5e <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	f003 0302 	and.w	r3, r3, #2
 80049d6:	2b02      	cmp	r3, #2
 80049d8:	d12b      	bne.n	8004a32 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049de:	b29b      	uxth	r3, r3
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d912      	bls.n	8004a0a <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049e8:	881a      	ldrh	r2, [r3, #0]
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049f4:	1c9a      	adds	r2, r3, #2
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049fe:	b29b      	uxth	r3, r3
 8004a00:	3b02      	subs	r3, #2
 8004a02:	b29a      	uxth	r2, r3
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004a08:	e029      	b.n	8004a5e <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	330c      	adds	r3, #12
 8004a14:	7812      	ldrb	r2, [r2, #0]
 8004a16:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a1c:	1c5a      	adds	r2, r3, #1
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a26:	b29b      	uxth	r3, r3
 8004a28:	3b01      	subs	r3, #1
 8004a2a:	b29a      	uxth	r2, r3
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004a30:	e015      	b.n	8004a5e <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a32:	f7fd fe5d 	bl	80026f0 <HAL_GetTick>
 8004a36:	4602      	mov	r2, r0
 8004a38:	69bb      	ldr	r3, [r7, #24]
 8004a3a:	1ad3      	subs	r3, r2, r3
 8004a3c:	683a      	ldr	r2, [r7, #0]
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d803      	bhi.n	8004a4a <HAL_SPI_Transmit+0x270>
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a48:	d102      	bne.n	8004a50 <HAL_SPI_Transmit+0x276>
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d106      	bne.n	8004a5e <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8004a50:	2303      	movs	r3, #3
 8004a52:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2201      	movs	r2, #1
 8004a58:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8004a5c:	e029      	b.n	8004ab2 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a62:	b29b      	uxth	r3, r3
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d1b1      	bne.n	80049cc <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a68:	69ba      	ldr	r2, [r7, #24]
 8004a6a:	6839      	ldr	r1, [r7, #0]
 8004a6c:	68f8      	ldr	r0, [r7, #12]
 8004a6e:	f000 fcf9 	bl	8005464 <SPI_EndRxTxTransaction>
 8004a72:	4603      	mov	r3, r0
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d002      	beq.n	8004a7e <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2220      	movs	r2, #32
 8004a7c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d10a      	bne.n	8004a9c <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a86:	2300      	movs	r3, #0
 8004a88:	613b      	str	r3, [r7, #16]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	68db      	ldr	r3, [r3, #12]
 8004a90:	613b      	str	r3, [r7, #16]
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	613b      	str	r3, [r7, #16]
 8004a9a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d002      	beq.n	8004aaa <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	77fb      	strb	r3, [r7, #31]
 8004aa8:	e003      	b.n	8004ab2 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2201      	movs	r2, #1
 8004aae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8004aba:	7ffb      	ldrb	r3, [r7, #31]
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	3720      	adds	r7, #32
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}

08004ac4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b088      	sub	sp, #32
 8004ac8:	af02      	add	r7, sp, #8
 8004aca:	60f8      	str	r0, [r7, #12]
 8004acc:	60b9      	str	r1, [r7, #8]
 8004ace:	603b      	str	r3, [r7, #0]
 8004ad0:	4613      	mov	r3, r2
 8004ad2:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004ade:	b2db      	uxtb	r3, r3
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d002      	beq.n	8004aea <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8004ae4:	2302      	movs	r3, #2
 8004ae6:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004ae8:	e11a      	b.n	8004d20 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004af2:	d112      	bne.n	8004b1a <HAL_SPI_Receive+0x56>
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d10e      	bne.n	8004b1a <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2204      	movs	r2, #4
 8004b00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004b04:	88fa      	ldrh	r2, [r7, #6]
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	9300      	str	r3, [sp, #0]
 8004b0a:	4613      	mov	r3, r2
 8004b0c:	68ba      	ldr	r2, [r7, #8]
 8004b0e:	68b9      	ldr	r1, [r7, #8]
 8004b10:	68f8      	ldr	r0, [r7, #12]
 8004b12:	f000 f90e 	bl	8004d32 <HAL_SPI_TransmitReceive>
 8004b16:	4603      	mov	r3, r0
 8004b18:	e107      	b.n	8004d2a <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	d101      	bne.n	8004b28 <HAL_SPI_Receive+0x64>
 8004b24:	2302      	movs	r3, #2
 8004b26:	e100      	b.n	8004d2a <HAL_SPI_Receive+0x266>
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b30:	f7fd fdde 	bl	80026f0 <HAL_GetTick>
 8004b34:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d002      	beq.n	8004b42 <HAL_SPI_Receive+0x7e>
 8004b3c:	88fb      	ldrh	r3, [r7, #6]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d102      	bne.n	8004b48 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004b46:	e0eb      	b.n	8004d20 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2204      	movs	r2, #4
 8004b4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2200      	movs	r2, #0
 8004b54:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	68ba      	ldr	r2, [r7, #8]
 8004b5a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	88fa      	ldrh	r2, [r7, #6]
 8004b60:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	88fa      	ldrh	r2, [r7, #6]
 8004b68:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	2200      	movs	r2, #0
 8004b76:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2200      	movs	r2, #0
 8004b82:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2200      	movs	r2, #0
 8004b88:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	68db      	ldr	r3, [r3, #12]
 8004b8e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004b92:	d908      	bls.n	8004ba6 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	685a      	ldr	r2, [r3, #4]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004ba2:	605a      	str	r2, [r3, #4]
 8004ba4:	e007      	b.n	8004bb6 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	685a      	ldr	r2, [r3, #4]
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004bb4:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bbe:	d10f      	bne.n	8004be0 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bce:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004bde:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bea:	2b40      	cmp	r3, #64	@ 0x40
 8004bec:	d007      	beq.n	8004bfe <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004bfc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	68db      	ldr	r3, [r3, #12]
 8004c02:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004c06:	d86f      	bhi.n	8004ce8 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004c08:	e034      	b.n	8004c74 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	f003 0301 	and.w	r3, r3, #1
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	d117      	bne.n	8004c48 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f103 020c 	add.w	r2, r3, #12
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c24:	7812      	ldrb	r2, [r2, #0]
 8004c26:	b2d2      	uxtb	r2, r2
 8004c28:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c2e:	1c5a      	adds	r2, r3, #1
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	3b01      	subs	r3, #1
 8004c3e:	b29a      	uxth	r2, r3
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004c46:	e015      	b.n	8004c74 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c48:	f7fd fd52 	bl	80026f0 <HAL_GetTick>
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	1ad3      	subs	r3, r2, r3
 8004c52:	683a      	ldr	r2, [r7, #0]
 8004c54:	429a      	cmp	r2, r3
 8004c56:	d803      	bhi.n	8004c60 <HAL_SPI_Receive+0x19c>
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c5e:	d102      	bne.n	8004c66 <HAL_SPI_Receive+0x1a2>
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d106      	bne.n	8004c74 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2201      	movs	r2, #1
 8004c6e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8004c72:	e055      	b.n	8004d20 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004c7a:	b29b      	uxth	r3, r3
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d1c4      	bne.n	8004c0a <HAL_SPI_Receive+0x146>
 8004c80:	e038      	b.n	8004cf4 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	f003 0301 	and.w	r3, r3, #1
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d115      	bne.n	8004cbc <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	68da      	ldr	r2, [r3, #12]
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c9a:	b292      	uxth	r2, r2
 8004c9c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ca2:	1c9a      	adds	r2, r3, #2
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	3b01      	subs	r3, #1
 8004cb2:	b29a      	uxth	r2, r3
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004cba:	e015      	b.n	8004ce8 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cbc:	f7fd fd18 	bl	80026f0 <HAL_GetTick>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	683a      	ldr	r2, [r7, #0]
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	d803      	bhi.n	8004cd4 <HAL_SPI_Receive+0x210>
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cd2:	d102      	bne.n	8004cda <HAL_SPI_Receive+0x216>
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d106      	bne.n	8004ce8 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8004cda:	2303      	movs	r3, #3
 8004cdc:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8004ce6:	e01b      	b.n	8004d20 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004cee:	b29b      	uxth	r3, r3
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d1c6      	bne.n	8004c82 <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004cf4:	693a      	ldr	r2, [r7, #16]
 8004cf6:	6839      	ldr	r1, [r7, #0]
 8004cf8:	68f8      	ldr	r0, [r7, #12]
 8004cfa:	f000 fb5b 	bl	80053b4 <SPI_EndRxTransaction>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d002      	beq.n	8004d0a <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2220      	movs	r2, #32
 8004d08:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d002      	beq.n	8004d18 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	75fb      	strb	r3, [r7, #23]
 8004d16:	e003      	b.n	8004d20 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2200      	movs	r2, #0
 8004d24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8004d28:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	3718      	adds	r7, #24
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}

08004d32 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004d32:	b580      	push	{r7, lr}
 8004d34:	b08a      	sub	sp, #40	@ 0x28
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	60f8      	str	r0, [r7, #12]
 8004d3a:	60b9      	str	r1, [r7, #8]
 8004d3c:	607a      	str	r2, [r7, #4]
 8004d3e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004d40:	2301      	movs	r3, #1
 8004d42:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004d44:	2300      	movs	r3, #0
 8004d46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d101      	bne.n	8004d58 <HAL_SPI_TransmitReceive+0x26>
 8004d54:	2302      	movs	r3, #2
 8004d56:	e20a      	b.n	800516e <HAL_SPI_TransmitReceive+0x43c>
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d60:	f7fd fcc6 	bl	80026f0 <HAL_GetTick>
 8004d64:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004d6c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004d74:	887b      	ldrh	r3, [r7, #2]
 8004d76:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004d78:	887b      	ldrh	r3, [r7, #2]
 8004d7a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004d7c:	7efb      	ldrb	r3, [r7, #27]
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d00e      	beq.n	8004da0 <HAL_SPI_TransmitReceive+0x6e>
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d88:	d106      	bne.n	8004d98 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d102      	bne.n	8004d98 <HAL_SPI_TransmitReceive+0x66>
 8004d92:	7efb      	ldrb	r3, [r7, #27]
 8004d94:	2b04      	cmp	r3, #4
 8004d96:	d003      	beq.n	8004da0 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004d98:	2302      	movs	r3, #2
 8004d9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8004d9e:	e1e0      	b.n	8005162 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d005      	beq.n	8004db2 <HAL_SPI_TransmitReceive+0x80>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d002      	beq.n	8004db2 <HAL_SPI_TransmitReceive+0x80>
 8004dac:	887b      	ldrh	r3, [r7, #2]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d103      	bne.n	8004dba <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8004db8:	e1d3      	b.n	8005162 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004dc0:	b2db      	uxtb	r3, r3
 8004dc2:	2b04      	cmp	r3, #4
 8004dc4:	d003      	beq.n	8004dce <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2205      	movs	r2, #5
 8004dca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	687a      	ldr	r2, [r7, #4]
 8004dd8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	887a      	ldrh	r2, [r7, #2]
 8004dde:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	887a      	ldrh	r2, [r7, #2]
 8004de6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	68ba      	ldr	r2, [r7, #8]
 8004dee:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	887a      	ldrh	r2, [r7, #2]
 8004df4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	887a      	ldrh	r2, [r7, #2]
 8004dfa:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2200      	movs	r2, #0
 8004e06:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004e10:	d802      	bhi.n	8004e18 <HAL_SPI_TransmitReceive+0xe6>
 8004e12:	8a3b      	ldrh	r3, [r7, #16]
 8004e14:	2b01      	cmp	r3, #1
 8004e16:	d908      	bls.n	8004e2a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	685a      	ldr	r2, [r3, #4]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004e26:	605a      	str	r2, [r3, #4]
 8004e28:	e007      	b.n	8004e3a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	685a      	ldr	r2, [r3, #4]
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004e38:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e44:	2b40      	cmp	r3, #64	@ 0x40
 8004e46:	d007      	beq.n	8004e58 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e56:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	68db      	ldr	r3, [r3, #12]
 8004e5c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004e60:	f240 8081 	bls.w	8004f66 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d002      	beq.n	8004e72 <HAL_SPI_TransmitReceive+0x140>
 8004e6c:	8a7b      	ldrh	r3, [r7, #18]
 8004e6e:	2b01      	cmp	r3, #1
 8004e70:	d16d      	bne.n	8004f4e <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e76:	881a      	ldrh	r2, [r3, #0]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e82:	1c9a      	adds	r2, r3, #2
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e8c:	b29b      	uxth	r3, r3
 8004e8e:	3b01      	subs	r3, #1
 8004e90:	b29a      	uxth	r2, r3
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e96:	e05a      	b.n	8004f4e <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	f003 0302 	and.w	r3, r3, #2
 8004ea2:	2b02      	cmp	r3, #2
 8004ea4:	d11b      	bne.n	8004ede <HAL_SPI_TransmitReceive+0x1ac>
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004eaa:	b29b      	uxth	r3, r3
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d016      	beq.n	8004ede <HAL_SPI_TransmitReceive+0x1ac>
 8004eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d113      	bne.n	8004ede <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eba:	881a      	ldrh	r2, [r3, #0]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ec6:	1c9a      	adds	r2, r3, #2
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ed0:	b29b      	uxth	r3, r3
 8004ed2:	3b01      	subs	r3, #1
 8004ed4:	b29a      	uxth	r2, r3
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004eda:	2300      	movs	r3, #0
 8004edc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	f003 0301 	and.w	r3, r3, #1
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d11c      	bne.n	8004f26 <HAL_SPI_TransmitReceive+0x1f4>
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004ef2:	b29b      	uxth	r3, r3
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d016      	beq.n	8004f26 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	68da      	ldr	r2, [r3, #12]
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f02:	b292      	uxth	r2, r2
 8004f04:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f0a:	1c9a      	adds	r2, r3, #2
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	3b01      	subs	r3, #1
 8004f1a:	b29a      	uxth	r2, r3
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f22:	2301      	movs	r3, #1
 8004f24:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004f26:	f7fd fbe3 	bl	80026f0 <HAL_GetTick>
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	69fb      	ldr	r3, [r7, #28]
 8004f2e:	1ad3      	subs	r3, r2, r3
 8004f30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d80b      	bhi.n	8004f4e <HAL_SPI_TransmitReceive+0x21c>
 8004f36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f3c:	d007      	beq.n	8004f4e <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8004f4c:	e109      	b.n	8005162 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d19f      	bne.n	8004e98 <HAL_SPI_TransmitReceive+0x166>
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004f5e:	b29b      	uxth	r3, r3
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d199      	bne.n	8004e98 <HAL_SPI_TransmitReceive+0x166>
 8004f64:	e0e3      	b.n	800512e <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d003      	beq.n	8004f76 <HAL_SPI_TransmitReceive+0x244>
 8004f6e:	8a7b      	ldrh	r3, [r7, #18]
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	f040 80cf 	bne.w	8005114 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f7a:	b29b      	uxth	r3, r3
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d912      	bls.n	8004fa6 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f84:	881a      	ldrh	r2, [r3, #0]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f90:	1c9a      	adds	r2, r3, #2
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f9a:	b29b      	uxth	r3, r3
 8004f9c:	3b02      	subs	r3, #2
 8004f9e:	b29a      	uxth	r2, r3
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004fa4:	e0b6      	b.n	8005114 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	330c      	adds	r3, #12
 8004fb0:	7812      	ldrb	r2, [r2, #0]
 8004fb2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fb8:	1c5a      	adds	r2, r3, #1
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fc2:	b29b      	uxth	r3, r3
 8004fc4:	3b01      	subs	r3, #1
 8004fc6:	b29a      	uxth	r2, r3
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fcc:	e0a2      	b.n	8005114 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	f003 0302 	and.w	r3, r3, #2
 8004fd8:	2b02      	cmp	r3, #2
 8004fda:	d134      	bne.n	8005046 <HAL_SPI_TransmitReceive+0x314>
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fe0:	b29b      	uxth	r3, r3
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d02f      	beq.n	8005046 <HAL_SPI_TransmitReceive+0x314>
 8004fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	d12c      	bne.n	8005046 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ff0:	b29b      	uxth	r3, r3
 8004ff2:	2b01      	cmp	r3, #1
 8004ff4:	d912      	bls.n	800501c <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ffa:	881a      	ldrh	r2, [r3, #0]
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005006:	1c9a      	adds	r2, r3, #2
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005010:	b29b      	uxth	r3, r3
 8005012:	3b02      	subs	r3, #2
 8005014:	b29a      	uxth	r2, r3
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800501a:	e012      	b.n	8005042 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	330c      	adds	r3, #12
 8005026:	7812      	ldrb	r2, [r2, #0]
 8005028:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800502e:	1c5a      	adds	r2, r3, #1
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005038:	b29b      	uxth	r3, r3
 800503a:	3b01      	subs	r3, #1
 800503c:	b29a      	uxth	r2, r3
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005042:	2300      	movs	r3, #0
 8005044:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	f003 0301 	and.w	r3, r3, #1
 8005050:	2b01      	cmp	r3, #1
 8005052:	d148      	bne.n	80050e6 <HAL_SPI_TransmitReceive+0x3b4>
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800505a:	b29b      	uxth	r3, r3
 800505c:	2b00      	cmp	r3, #0
 800505e:	d042      	beq.n	80050e6 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005066:	b29b      	uxth	r3, r3
 8005068:	2b01      	cmp	r3, #1
 800506a:	d923      	bls.n	80050b4 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	68da      	ldr	r2, [r3, #12]
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005076:	b292      	uxth	r2, r2
 8005078:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800507e:	1c9a      	adds	r2, r3, #2
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800508a:	b29b      	uxth	r3, r3
 800508c:	3b02      	subs	r3, #2
 800508e:	b29a      	uxth	r2, r3
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800509c:	b29b      	uxth	r3, r3
 800509e:	2b01      	cmp	r3, #1
 80050a0:	d81f      	bhi.n	80050e2 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	685a      	ldr	r2, [r3, #4]
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80050b0:	605a      	str	r2, [r3, #4]
 80050b2:	e016      	b.n	80050e2 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f103 020c 	add.w	r2, r3, #12
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050c0:	7812      	ldrb	r2, [r2, #0]
 80050c2:	b2d2      	uxtb	r2, r2
 80050c4:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ca:	1c5a      	adds	r2, r3, #1
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80050d6:	b29b      	uxth	r3, r3
 80050d8:	3b01      	subs	r3, #1
 80050da:	b29a      	uxth	r2, r3
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80050e2:	2301      	movs	r3, #1
 80050e4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80050e6:	f7fd fb03 	bl	80026f0 <HAL_GetTick>
 80050ea:	4602      	mov	r2, r0
 80050ec:	69fb      	ldr	r3, [r7, #28]
 80050ee:	1ad3      	subs	r3, r2, r3
 80050f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050f2:	429a      	cmp	r2, r3
 80050f4:	d803      	bhi.n	80050fe <HAL_SPI_TransmitReceive+0x3cc>
 80050f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050fc:	d102      	bne.n	8005104 <HAL_SPI_TransmitReceive+0x3d2>
 80050fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005100:	2b00      	cmp	r3, #0
 8005102:	d107      	bne.n	8005114 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8005104:	2303      	movs	r3, #3
 8005106:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	2201      	movs	r2, #1
 800510e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8005112:	e026      	b.n	8005162 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005118:	b29b      	uxth	r3, r3
 800511a:	2b00      	cmp	r3, #0
 800511c:	f47f af57 	bne.w	8004fce <HAL_SPI_TransmitReceive+0x29c>
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005126:	b29b      	uxth	r3, r3
 8005128:	2b00      	cmp	r3, #0
 800512a:	f47f af50 	bne.w	8004fce <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800512e:	69fa      	ldr	r2, [r7, #28]
 8005130:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005132:	68f8      	ldr	r0, [r7, #12]
 8005134:	f000 f996 	bl	8005464 <SPI_EndRxTxTransaction>
 8005138:	4603      	mov	r3, r0
 800513a:	2b00      	cmp	r3, #0
 800513c:	d005      	beq.n	800514a <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2220      	movs	r2, #32
 8005148:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800514e:	2b00      	cmp	r3, #0
 8005150:	d003      	beq.n	800515a <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005158:	e003      	b.n	8005162 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2201      	movs	r2, #1
 800515e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2200      	movs	r2, #0
 8005166:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800516a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 800516e:	4618      	mov	r0, r3
 8005170:	3728      	adds	r7, #40	@ 0x28
 8005172:	46bd      	mov	sp, r7
 8005174:	bd80      	pop	{r7, pc}
	...

08005178 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b088      	sub	sp, #32
 800517c:	af00      	add	r7, sp, #0
 800517e:	60f8      	str	r0, [r7, #12]
 8005180:	60b9      	str	r1, [r7, #8]
 8005182:	603b      	str	r3, [r7, #0]
 8005184:	4613      	mov	r3, r2
 8005186:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005188:	f7fd fab2 	bl	80026f0 <HAL_GetTick>
 800518c:	4602      	mov	r2, r0
 800518e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005190:	1a9b      	subs	r3, r3, r2
 8005192:	683a      	ldr	r2, [r7, #0]
 8005194:	4413      	add	r3, r2
 8005196:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005198:	f7fd faaa 	bl	80026f0 <HAL_GetTick>
 800519c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800519e:	4b39      	ldr	r3, [pc, #228]	@ (8005284 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	015b      	lsls	r3, r3, #5
 80051a4:	0d1b      	lsrs	r3, r3, #20
 80051a6:	69fa      	ldr	r2, [r7, #28]
 80051a8:	fb02 f303 	mul.w	r3, r2, r3
 80051ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80051ae:	e054      	b.n	800525a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051b6:	d050      	beq.n	800525a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80051b8:	f7fd fa9a 	bl	80026f0 <HAL_GetTick>
 80051bc:	4602      	mov	r2, r0
 80051be:	69bb      	ldr	r3, [r7, #24]
 80051c0:	1ad3      	subs	r3, r2, r3
 80051c2:	69fa      	ldr	r2, [r7, #28]
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d902      	bls.n	80051ce <SPI_WaitFlagStateUntilTimeout+0x56>
 80051c8:	69fb      	ldr	r3, [r7, #28]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d13d      	bne.n	800524a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	685a      	ldr	r2, [r3, #4]
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80051dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80051e6:	d111      	bne.n	800520c <SPI_WaitFlagStateUntilTimeout+0x94>
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051f0:	d004      	beq.n	80051fc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051fa:	d107      	bne.n	800520c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800520a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005210:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005214:	d10f      	bne.n	8005236 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	681a      	ldr	r2, [r3, #0]
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005224:	601a      	str	r2, [r3, #0]
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	681a      	ldr	r2, [r3, #0]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005234:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2201      	movs	r2, #1
 800523a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2200      	movs	r2, #0
 8005242:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005246:	2303      	movs	r3, #3
 8005248:	e017      	b.n	800527a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800524a:	697b      	ldr	r3, [r7, #20]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d101      	bne.n	8005254 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005250:	2300      	movs	r3, #0
 8005252:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	3b01      	subs	r3, #1
 8005258:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	689a      	ldr	r2, [r3, #8]
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	4013      	ands	r3, r2
 8005264:	68ba      	ldr	r2, [r7, #8]
 8005266:	429a      	cmp	r2, r3
 8005268:	bf0c      	ite	eq
 800526a:	2301      	moveq	r3, #1
 800526c:	2300      	movne	r3, #0
 800526e:	b2db      	uxtb	r3, r3
 8005270:	461a      	mov	r2, r3
 8005272:	79fb      	ldrb	r3, [r7, #7]
 8005274:	429a      	cmp	r2, r3
 8005276:	d19b      	bne.n	80051b0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005278:	2300      	movs	r3, #0
}
 800527a:	4618      	mov	r0, r3
 800527c:	3720      	adds	r7, #32
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}
 8005282:	bf00      	nop
 8005284:	20000004 	.word	0x20000004

08005288 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b08a      	sub	sp, #40	@ 0x28
 800528c:	af00      	add	r7, sp, #0
 800528e:	60f8      	str	r0, [r7, #12]
 8005290:	60b9      	str	r1, [r7, #8]
 8005292:	607a      	str	r2, [r7, #4]
 8005294:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005296:	2300      	movs	r3, #0
 8005298:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800529a:	f7fd fa29 	bl	80026f0 <HAL_GetTick>
 800529e:	4602      	mov	r2, r0
 80052a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052a2:	1a9b      	subs	r3, r3, r2
 80052a4:	683a      	ldr	r2, [r7, #0]
 80052a6:	4413      	add	r3, r2
 80052a8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80052aa:	f7fd fa21 	bl	80026f0 <HAL_GetTick>
 80052ae:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	330c      	adds	r3, #12
 80052b6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80052b8:	4b3d      	ldr	r3, [pc, #244]	@ (80053b0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	4613      	mov	r3, r2
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	4413      	add	r3, r2
 80052c2:	00da      	lsls	r2, r3, #3
 80052c4:	1ad3      	subs	r3, r2, r3
 80052c6:	0d1b      	lsrs	r3, r3, #20
 80052c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052ca:	fb02 f303 	mul.w	r3, r2, r3
 80052ce:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80052d0:	e060      	b.n	8005394 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80052d8:	d107      	bne.n	80052ea <SPI_WaitFifoStateUntilTimeout+0x62>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d104      	bne.n	80052ea <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80052e0:	69fb      	ldr	r3, [r7, #28]
 80052e2:	781b      	ldrb	r3, [r3, #0]
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80052e8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052f0:	d050      	beq.n	8005394 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80052f2:	f7fd f9fd 	bl	80026f0 <HAL_GetTick>
 80052f6:	4602      	mov	r2, r0
 80052f8:	6a3b      	ldr	r3, [r7, #32]
 80052fa:	1ad3      	subs	r3, r2, r3
 80052fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052fe:	429a      	cmp	r2, r3
 8005300:	d902      	bls.n	8005308 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005304:	2b00      	cmp	r3, #0
 8005306:	d13d      	bne.n	8005384 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	685a      	ldr	r2, [r3, #4]
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005316:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005320:	d111      	bne.n	8005346 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800532a:	d004      	beq.n	8005336 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005334:	d107      	bne.n	8005346 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	681a      	ldr	r2, [r3, #0]
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005344:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800534a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800534e:	d10f      	bne.n	8005370 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	681a      	ldr	r2, [r3, #0]
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800535e:	601a      	str	r2, [r3, #0]
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	681a      	ldr	r2, [r3, #0]
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800536e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2201      	movs	r2, #1
 8005374:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2200      	movs	r2, #0
 800537c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005380:	2303      	movs	r3, #3
 8005382:	e010      	b.n	80053a6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005384:	69bb      	ldr	r3, [r7, #24]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d101      	bne.n	800538e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800538a:	2300      	movs	r3, #0
 800538c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800538e:	69bb      	ldr	r3, [r7, #24]
 8005390:	3b01      	subs	r3, #1
 8005392:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	689a      	ldr	r2, [r3, #8]
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	4013      	ands	r3, r2
 800539e:	687a      	ldr	r2, [r7, #4]
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d196      	bne.n	80052d2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80053a4:	2300      	movs	r3, #0
}
 80053a6:	4618      	mov	r0, r3
 80053a8:	3728      	adds	r7, #40	@ 0x28
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bd80      	pop	{r7, pc}
 80053ae:	bf00      	nop
 80053b0:	20000004 	.word	0x20000004

080053b4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b086      	sub	sp, #24
 80053b8:	af02      	add	r7, sp, #8
 80053ba:	60f8      	str	r0, [r7, #12]
 80053bc:	60b9      	str	r1, [r7, #8]
 80053be:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053c8:	d111      	bne.n	80053ee <SPI_EndRxTransaction+0x3a>
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053d2:	d004      	beq.n	80053de <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	689b      	ldr	r3, [r3, #8]
 80053d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053dc:	d107      	bne.n	80053ee <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053ec:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	9300      	str	r3, [sp, #0]
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	2200      	movs	r2, #0
 80053f6:	2180      	movs	r1, #128	@ 0x80
 80053f8:	68f8      	ldr	r0, [r7, #12]
 80053fa:	f7ff febd 	bl	8005178 <SPI_WaitFlagStateUntilTimeout>
 80053fe:	4603      	mov	r3, r0
 8005400:	2b00      	cmp	r3, #0
 8005402:	d007      	beq.n	8005414 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005408:	f043 0220 	orr.w	r2, r3, #32
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005410:	2303      	movs	r3, #3
 8005412:	e023      	b.n	800545c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800541c:	d11d      	bne.n	800545a <SPI_EndRxTransaction+0xa6>
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005426:	d004      	beq.n	8005432 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005430:	d113      	bne.n	800545a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	9300      	str	r3, [sp, #0]
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	2200      	movs	r2, #0
 800543a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800543e:	68f8      	ldr	r0, [r7, #12]
 8005440:	f7ff ff22 	bl	8005288 <SPI_WaitFifoStateUntilTimeout>
 8005444:	4603      	mov	r3, r0
 8005446:	2b00      	cmp	r3, #0
 8005448:	d007      	beq.n	800545a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800544e:	f043 0220 	orr.w	r2, r3, #32
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005456:	2303      	movs	r3, #3
 8005458:	e000      	b.n	800545c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800545a:	2300      	movs	r3, #0
}
 800545c:	4618      	mov	r0, r3
 800545e:	3710      	adds	r7, #16
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}

08005464 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b086      	sub	sp, #24
 8005468:	af02      	add	r7, sp, #8
 800546a:	60f8      	str	r0, [r7, #12]
 800546c:	60b9      	str	r1, [r7, #8]
 800546e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	9300      	str	r3, [sp, #0]
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	2200      	movs	r2, #0
 8005478:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800547c:	68f8      	ldr	r0, [r7, #12]
 800547e:	f7ff ff03 	bl	8005288 <SPI_WaitFifoStateUntilTimeout>
 8005482:	4603      	mov	r3, r0
 8005484:	2b00      	cmp	r3, #0
 8005486:	d007      	beq.n	8005498 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800548c:	f043 0220 	orr.w	r2, r3, #32
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005494:	2303      	movs	r3, #3
 8005496:	e027      	b.n	80054e8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	9300      	str	r3, [sp, #0]
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	2200      	movs	r2, #0
 80054a0:	2180      	movs	r1, #128	@ 0x80
 80054a2:	68f8      	ldr	r0, [r7, #12]
 80054a4:	f7ff fe68 	bl	8005178 <SPI_WaitFlagStateUntilTimeout>
 80054a8:	4603      	mov	r3, r0
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d007      	beq.n	80054be <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054b2:	f043 0220 	orr.w	r2, r3, #32
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80054ba:	2303      	movs	r3, #3
 80054bc:	e014      	b.n	80054e8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	9300      	str	r3, [sp, #0]
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	2200      	movs	r2, #0
 80054c6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80054ca:	68f8      	ldr	r0, [r7, #12]
 80054cc:	f7ff fedc 	bl	8005288 <SPI_WaitFifoStateUntilTimeout>
 80054d0:	4603      	mov	r3, r0
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d007      	beq.n	80054e6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054da:	f043 0220 	orr.w	r2, r3, #32
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80054e2:	2303      	movs	r3, #3
 80054e4:	e000      	b.n	80054e8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80054e6:	2300      	movs	r3, #0
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	3710      	adds	r7, #16
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}

080054f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b082      	sub	sp, #8
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d101      	bne.n	8005502 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
 8005500:	e049      	b.n	8005596 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005508:	b2db      	uxtb	r3, r3
 800550a:	2b00      	cmp	r3, #0
 800550c:	d106      	bne.n	800551c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2200      	movs	r2, #0
 8005512:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f7fc fef0 	bl	80022fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2202      	movs	r2, #2
 8005520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681a      	ldr	r2, [r3, #0]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	3304      	adds	r3, #4
 800552c:	4619      	mov	r1, r3
 800552e:	4610      	mov	r0, r2
 8005530:	f000 fa20 	bl	8005974 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2201      	movs	r2, #1
 8005538:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2201      	movs	r2, #1
 8005540:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2201      	movs	r2, #1
 8005548:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2201      	movs	r2, #1
 8005550:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2201      	movs	r2, #1
 8005558:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2201      	movs	r2, #1
 8005560:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2201      	movs	r2, #1
 8005568:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2201      	movs	r2, #1
 8005570:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2201      	movs	r2, #1
 8005578:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005594:	2300      	movs	r3, #0
}
 8005596:	4618      	mov	r0, r3
 8005598:	3708      	adds	r7, #8
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
	...

080055a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b085      	sub	sp, #20
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	d001      	beq.n	80055b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	e04f      	b.n	8005658 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2202      	movs	r2, #2
 80055bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	68da      	ldr	r2, [r3, #12]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f042 0201 	orr.w	r2, r2, #1
 80055ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a23      	ldr	r2, [pc, #140]	@ (8005664 <HAL_TIM_Base_Start_IT+0xc4>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d01d      	beq.n	8005616 <HAL_TIM_Base_Start_IT+0x76>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055e2:	d018      	beq.n	8005616 <HAL_TIM_Base_Start_IT+0x76>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4a1f      	ldr	r2, [pc, #124]	@ (8005668 <HAL_TIM_Base_Start_IT+0xc8>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d013      	beq.n	8005616 <HAL_TIM_Base_Start_IT+0x76>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4a1e      	ldr	r2, [pc, #120]	@ (800566c <HAL_TIM_Base_Start_IT+0xcc>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d00e      	beq.n	8005616 <HAL_TIM_Base_Start_IT+0x76>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4a1c      	ldr	r2, [pc, #112]	@ (8005670 <HAL_TIM_Base_Start_IT+0xd0>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d009      	beq.n	8005616 <HAL_TIM_Base_Start_IT+0x76>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4a1b      	ldr	r2, [pc, #108]	@ (8005674 <HAL_TIM_Base_Start_IT+0xd4>)
 8005608:	4293      	cmp	r3, r2
 800560a:	d004      	beq.n	8005616 <HAL_TIM_Base_Start_IT+0x76>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a19      	ldr	r2, [pc, #100]	@ (8005678 <HAL_TIM_Base_Start_IT+0xd8>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d115      	bne.n	8005642 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	689a      	ldr	r2, [r3, #8]
 800561c:	4b17      	ldr	r3, [pc, #92]	@ (800567c <HAL_TIM_Base_Start_IT+0xdc>)
 800561e:	4013      	ands	r3, r2
 8005620:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	2b06      	cmp	r3, #6
 8005626:	d015      	beq.n	8005654 <HAL_TIM_Base_Start_IT+0xb4>
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800562e:	d011      	beq.n	8005654 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f042 0201 	orr.w	r2, r2, #1
 800563e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005640:	e008      	b.n	8005654 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	681a      	ldr	r2, [r3, #0]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f042 0201 	orr.w	r2, r2, #1
 8005650:	601a      	str	r2, [r3, #0]
 8005652:	e000      	b.n	8005656 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005654:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005656:	2300      	movs	r3, #0
}
 8005658:	4618      	mov	r0, r3
 800565a:	3714      	adds	r7, #20
 800565c:	46bd      	mov	sp, r7
 800565e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005662:	4770      	bx	lr
 8005664:	40012c00 	.word	0x40012c00
 8005668:	40000400 	.word	0x40000400
 800566c:	40000800 	.word	0x40000800
 8005670:	40000c00 	.word	0x40000c00
 8005674:	40013400 	.word	0x40013400
 8005678:	40014000 	.word	0x40014000
 800567c:	00010007 	.word	0x00010007

08005680 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b082      	sub	sp, #8
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
 8005688:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d101      	bne.n	8005694 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8005690:	2301      	movs	r3, #1
 8005692:	e041      	b.n	8005718 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800569a:	b2db      	uxtb	r3, r3
 800569c:	2b00      	cmp	r3, #0
 800569e:	d106      	bne.n	80056ae <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2200      	movs	r2, #0
 80056a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 80056a8:	6878      	ldr	r0, [r7, #4]
 80056aa:	f7fc fe01 	bl	80022b0 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2202      	movs	r2, #2
 80056b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681a      	ldr	r2, [r3, #0]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	3304      	adds	r3, #4
 80056be:	4619      	mov	r1, r3
 80056c0:	4610      	mov	r0, r2
 80056c2:	f000 f957 	bl	8005974 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	681a      	ldr	r2, [r3, #0]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f022 0208 	bic.w	r2, r2, #8
 80056d4:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	6819      	ldr	r1, [r3, #0]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	683a      	ldr	r2, [r7, #0]
 80056e2:	430a      	orrs	r2, r1
 80056e4:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2201      	movs	r2, #1
 80056ea:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2201      	movs	r2, #1
 80056f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2201      	movs	r2, #1
 80056fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2201      	movs	r2, #1
 8005702:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2201      	movs	r2, #1
 800570a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2201      	movs	r2, #1
 8005712:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005716:	2300      	movs	r3, #0
}
 8005718:	4618      	mov	r0, r3
 800571a:	3708      	adds	r7, #8
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}

08005720 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b084      	sub	sp, #16
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	68db      	ldr	r3, [r3, #12]
 800572e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	691b      	ldr	r3, [r3, #16]
 8005736:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	f003 0302 	and.w	r3, r3, #2
 800573e:	2b00      	cmp	r3, #0
 8005740:	d020      	beq.n	8005784 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	f003 0302 	and.w	r3, r3, #2
 8005748:	2b00      	cmp	r3, #0
 800574a:	d01b      	beq.n	8005784 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f06f 0202 	mvn.w	r2, #2
 8005754:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2201      	movs	r2, #1
 800575a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	699b      	ldr	r3, [r3, #24]
 8005762:	f003 0303 	and.w	r3, r3, #3
 8005766:	2b00      	cmp	r3, #0
 8005768:	d003      	beq.n	8005772 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f000 f8e4 	bl	8005938 <HAL_TIM_IC_CaptureCallback>
 8005770:	e005      	b.n	800577e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f000 f8d6 	bl	8005924 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f000 f8e7 	bl	800594c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2200      	movs	r2, #0
 8005782:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	f003 0304 	and.w	r3, r3, #4
 800578a:	2b00      	cmp	r3, #0
 800578c:	d020      	beq.n	80057d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	f003 0304 	and.w	r3, r3, #4
 8005794:	2b00      	cmp	r3, #0
 8005796:	d01b      	beq.n	80057d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f06f 0204 	mvn.w	r2, #4
 80057a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2202      	movs	r2, #2
 80057a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	699b      	ldr	r3, [r3, #24]
 80057ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d003      	beq.n	80057be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f000 f8be 	bl	8005938 <HAL_TIM_IC_CaptureCallback>
 80057bc:	e005      	b.n	80057ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f000 f8b0 	bl	8005924 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f000 f8c1 	bl	800594c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2200      	movs	r2, #0
 80057ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	f003 0308 	and.w	r3, r3, #8
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d020      	beq.n	800581c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	f003 0308 	and.w	r3, r3, #8
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d01b      	beq.n	800581c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f06f 0208 	mvn.w	r2, #8
 80057ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2204      	movs	r2, #4
 80057f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	69db      	ldr	r3, [r3, #28]
 80057fa:	f003 0303 	and.w	r3, r3, #3
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d003      	beq.n	800580a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005802:	6878      	ldr	r0, [r7, #4]
 8005804:	f000 f898 	bl	8005938 <HAL_TIM_IC_CaptureCallback>
 8005808:	e005      	b.n	8005816 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f000 f88a 	bl	8005924 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005810:	6878      	ldr	r0, [r7, #4]
 8005812:	f000 f89b 	bl	800594c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2200      	movs	r2, #0
 800581a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	f003 0310 	and.w	r3, r3, #16
 8005822:	2b00      	cmp	r3, #0
 8005824:	d020      	beq.n	8005868 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	f003 0310 	and.w	r3, r3, #16
 800582c:	2b00      	cmp	r3, #0
 800582e:	d01b      	beq.n	8005868 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f06f 0210 	mvn.w	r2, #16
 8005838:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2208      	movs	r2, #8
 800583e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	69db      	ldr	r3, [r3, #28]
 8005846:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800584a:	2b00      	cmp	r3, #0
 800584c:	d003      	beq.n	8005856 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800584e:	6878      	ldr	r0, [r7, #4]
 8005850:	f000 f872 	bl	8005938 <HAL_TIM_IC_CaptureCallback>
 8005854:	e005      	b.n	8005862 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f000 f864 	bl	8005924 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800585c:	6878      	ldr	r0, [r7, #4]
 800585e:	f000 f875 	bl	800594c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2200      	movs	r2, #0
 8005866:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	f003 0301 	and.w	r3, r3, #1
 800586e:	2b00      	cmp	r3, #0
 8005870:	d00c      	beq.n	800588c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	f003 0301 	and.w	r3, r3, #1
 8005878:	2b00      	cmp	r3, #0
 800587a:	d007      	beq.n	800588c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f06f 0201 	mvn.w	r2, #1
 8005884:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f7fb fb7c 	bl	8000f84 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005892:	2b00      	cmp	r3, #0
 8005894:	d00c      	beq.n	80058b0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800589c:	2b00      	cmp	r3, #0
 800589e:	d007      	beq.n	80058b0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80058a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f000 f98e 	bl	8005bcc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d00c      	beq.n	80058d4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d007      	beq.n	80058d4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80058cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f000 f986 	bl	8005be0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d00c      	beq.n	80058f8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d007      	beq.n	80058f8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80058f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f000 f834 	bl	8005960 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	f003 0320 	and.w	r3, r3, #32
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d00c      	beq.n	800591c <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	f003 0320 	and.w	r3, r3, #32
 8005908:	2b00      	cmp	r3, #0
 800590a:	d007      	beq.n	800591c <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f06f 0220 	mvn.w	r2, #32
 8005914:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f000 f94e 	bl	8005bb8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800591c:	bf00      	nop
 800591e:	3710      	adds	r7, #16
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}

08005924 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005924:	b480      	push	{r7}
 8005926:	b083      	sub	sp, #12
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800592c:	bf00      	nop
 800592e:	370c      	adds	r7, #12
 8005930:	46bd      	mov	sp, r7
 8005932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005936:	4770      	bx	lr

08005938 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005938:	b480      	push	{r7}
 800593a:	b083      	sub	sp, #12
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005940:	bf00      	nop
 8005942:	370c      	adds	r7, #12
 8005944:	46bd      	mov	sp, r7
 8005946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594a:	4770      	bx	lr

0800594c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800594c:	b480      	push	{r7}
 800594e:	b083      	sub	sp, #12
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005954:	bf00      	nop
 8005956:	370c      	adds	r7, #12
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr

08005960 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005960:	b480      	push	{r7}
 8005962:	b083      	sub	sp, #12
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005968:	bf00      	nop
 800596a:	370c      	adds	r7, #12
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr

08005974 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005974:	b480      	push	{r7}
 8005976:	b085      	sub	sp, #20
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
 800597c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	4a40      	ldr	r2, [pc, #256]	@ (8005a88 <TIM_Base_SetConfig+0x114>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d013      	beq.n	80059b4 <TIM_Base_SetConfig+0x40>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005992:	d00f      	beq.n	80059b4 <TIM_Base_SetConfig+0x40>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4a3d      	ldr	r2, [pc, #244]	@ (8005a8c <TIM_Base_SetConfig+0x118>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d00b      	beq.n	80059b4 <TIM_Base_SetConfig+0x40>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	4a3c      	ldr	r2, [pc, #240]	@ (8005a90 <TIM_Base_SetConfig+0x11c>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d007      	beq.n	80059b4 <TIM_Base_SetConfig+0x40>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	4a3b      	ldr	r2, [pc, #236]	@ (8005a94 <TIM_Base_SetConfig+0x120>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d003      	beq.n	80059b4 <TIM_Base_SetConfig+0x40>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	4a3a      	ldr	r2, [pc, #232]	@ (8005a98 <TIM_Base_SetConfig+0x124>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d108      	bne.n	80059c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	68fa      	ldr	r2, [r7, #12]
 80059c2:	4313      	orrs	r3, r2
 80059c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	4a2f      	ldr	r2, [pc, #188]	@ (8005a88 <TIM_Base_SetConfig+0x114>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d01f      	beq.n	8005a0e <TIM_Base_SetConfig+0x9a>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059d4:	d01b      	beq.n	8005a0e <TIM_Base_SetConfig+0x9a>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	4a2c      	ldr	r2, [pc, #176]	@ (8005a8c <TIM_Base_SetConfig+0x118>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d017      	beq.n	8005a0e <TIM_Base_SetConfig+0x9a>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	4a2b      	ldr	r2, [pc, #172]	@ (8005a90 <TIM_Base_SetConfig+0x11c>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d013      	beq.n	8005a0e <TIM_Base_SetConfig+0x9a>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	4a2a      	ldr	r2, [pc, #168]	@ (8005a94 <TIM_Base_SetConfig+0x120>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d00f      	beq.n	8005a0e <TIM_Base_SetConfig+0x9a>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	4a29      	ldr	r2, [pc, #164]	@ (8005a98 <TIM_Base_SetConfig+0x124>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d00b      	beq.n	8005a0e <TIM_Base_SetConfig+0x9a>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	4a28      	ldr	r2, [pc, #160]	@ (8005a9c <TIM_Base_SetConfig+0x128>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d007      	beq.n	8005a0e <TIM_Base_SetConfig+0x9a>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	4a27      	ldr	r2, [pc, #156]	@ (8005aa0 <TIM_Base_SetConfig+0x12c>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d003      	beq.n	8005a0e <TIM_Base_SetConfig+0x9a>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	4a26      	ldr	r2, [pc, #152]	@ (8005aa4 <TIM_Base_SetConfig+0x130>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d108      	bne.n	8005a20 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	68db      	ldr	r3, [r3, #12]
 8005a1a:	68fa      	ldr	r2, [r7, #12]
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	695b      	ldr	r3, [r3, #20]
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	68fa      	ldr	r2, [r7, #12]
 8005a32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	689a      	ldr	r2, [r3, #8]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	4a10      	ldr	r2, [pc, #64]	@ (8005a88 <TIM_Base_SetConfig+0x114>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d00f      	beq.n	8005a6c <TIM_Base_SetConfig+0xf8>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	4a12      	ldr	r2, [pc, #72]	@ (8005a98 <TIM_Base_SetConfig+0x124>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d00b      	beq.n	8005a6c <TIM_Base_SetConfig+0xf8>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	4a11      	ldr	r2, [pc, #68]	@ (8005a9c <TIM_Base_SetConfig+0x128>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d007      	beq.n	8005a6c <TIM_Base_SetConfig+0xf8>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	4a10      	ldr	r2, [pc, #64]	@ (8005aa0 <TIM_Base_SetConfig+0x12c>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d003      	beq.n	8005a6c <TIM_Base_SetConfig+0xf8>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	4a0f      	ldr	r2, [pc, #60]	@ (8005aa4 <TIM_Base_SetConfig+0x130>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d103      	bne.n	8005a74 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	691a      	ldr	r2, [r3, #16]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2201      	movs	r2, #1
 8005a78:	615a      	str	r2, [r3, #20]
}
 8005a7a:	bf00      	nop
 8005a7c:	3714      	adds	r7, #20
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a84:	4770      	bx	lr
 8005a86:	bf00      	nop
 8005a88:	40012c00 	.word	0x40012c00
 8005a8c:	40000400 	.word	0x40000400
 8005a90:	40000800 	.word	0x40000800
 8005a94:	40000c00 	.word	0x40000c00
 8005a98:	40013400 	.word	0x40013400
 8005a9c:	40014000 	.word	0x40014000
 8005aa0:	40014400 	.word	0x40014400
 8005aa4:	40014800 	.word	0x40014800

08005aa8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b085      	sub	sp, #20
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ab8:	2b01      	cmp	r3, #1
 8005aba:	d101      	bne.n	8005ac0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005abc:	2302      	movs	r3, #2
 8005abe:	e068      	b.n	8005b92 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2202      	movs	r2, #2
 8005acc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	689b      	ldr	r3, [r3, #8]
 8005ade:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a2e      	ldr	r2, [pc, #184]	@ (8005ba0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d004      	beq.n	8005af4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a2d      	ldr	r2, [pc, #180]	@ (8005ba4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d108      	bne.n	8005b06 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005afa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	68fa      	ldr	r2, [r7, #12]
 8005b02:	4313      	orrs	r3, r2
 8005b04:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b0c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	68fa      	ldr	r2, [r7, #12]
 8005b14:	4313      	orrs	r3, r2
 8005b16:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	68fa      	ldr	r2, [r7, #12]
 8005b1e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a1e      	ldr	r2, [pc, #120]	@ (8005ba0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d01d      	beq.n	8005b66 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b32:	d018      	beq.n	8005b66 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a1b      	ldr	r2, [pc, #108]	@ (8005ba8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d013      	beq.n	8005b66 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a1a      	ldr	r2, [pc, #104]	@ (8005bac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d00e      	beq.n	8005b66 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a18      	ldr	r2, [pc, #96]	@ (8005bb0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d009      	beq.n	8005b66 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a13      	ldr	r2, [pc, #76]	@ (8005ba4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d004      	beq.n	8005b66 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a14      	ldr	r2, [pc, #80]	@ (8005bb4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d10c      	bne.n	8005b80 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b6c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	68ba      	ldr	r2, [r7, #8]
 8005b74:	4313      	orrs	r3, r2
 8005b76:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	68ba      	ldr	r2, [r7, #8]
 8005b7e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005b90:	2300      	movs	r3, #0
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	3714      	adds	r7, #20
 8005b96:	46bd      	mov	sp, r7
 8005b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9c:	4770      	bx	lr
 8005b9e:	bf00      	nop
 8005ba0:	40012c00 	.word	0x40012c00
 8005ba4:	40013400 	.word	0x40013400
 8005ba8:	40000400 	.word	0x40000400
 8005bac:	40000800 	.word	0x40000800
 8005bb0:	40000c00 	.word	0x40000c00
 8005bb4:	40014000 	.word	0x40014000

08005bb8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b083      	sub	sp, #12
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005bc0:	bf00      	nop
 8005bc2:	370c      	adds	r7, #12
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bca:	4770      	bx	lr

08005bcc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b083      	sub	sp, #12
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005bd4:	bf00      	nop
 8005bd6:	370c      	adds	r7, #12
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr

08005be0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b083      	sub	sp, #12
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005be8:	bf00      	nop
 8005bea:	370c      	adds	r7, #12
 8005bec:	46bd      	mov	sp, r7
 8005bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf2:	4770      	bx	lr

08005bf4 <__cvt>:
 8005bf4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005bf8:	ec57 6b10 	vmov	r6, r7, d0
 8005bfc:	2f00      	cmp	r7, #0
 8005bfe:	460c      	mov	r4, r1
 8005c00:	4619      	mov	r1, r3
 8005c02:	463b      	mov	r3, r7
 8005c04:	bfbb      	ittet	lt
 8005c06:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005c0a:	461f      	movlt	r7, r3
 8005c0c:	2300      	movge	r3, #0
 8005c0e:	232d      	movlt	r3, #45	@ 0x2d
 8005c10:	700b      	strb	r3, [r1, #0]
 8005c12:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005c14:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005c18:	4691      	mov	r9, r2
 8005c1a:	f023 0820 	bic.w	r8, r3, #32
 8005c1e:	bfbc      	itt	lt
 8005c20:	4632      	movlt	r2, r6
 8005c22:	4616      	movlt	r6, r2
 8005c24:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005c28:	d005      	beq.n	8005c36 <__cvt+0x42>
 8005c2a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005c2e:	d100      	bne.n	8005c32 <__cvt+0x3e>
 8005c30:	3401      	adds	r4, #1
 8005c32:	2102      	movs	r1, #2
 8005c34:	e000      	b.n	8005c38 <__cvt+0x44>
 8005c36:	2103      	movs	r1, #3
 8005c38:	ab03      	add	r3, sp, #12
 8005c3a:	9301      	str	r3, [sp, #4]
 8005c3c:	ab02      	add	r3, sp, #8
 8005c3e:	9300      	str	r3, [sp, #0]
 8005c40:	ec47 6b10 	vmov	d0, r6, r7
 8005c44:	4653      	mov	r3, sl
 8005c46:	4622      	mov	r2, r4
 8005c48:	f001 f876 	bl	8006d38 <_dtoa_r>
 8005c4c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005c50:	4605      	mov	r5, r0
 8005c52:	d119      	bne.n	8005c88 <__cvt+0x94>
 8005c54:	f019 0f01 	tst.w	r9, #1
 8005c58:	d00e      	beq.n	8005c78 <__cvt+0x84>
 8005c5a:	eb00 0904 	add.w	r9, r0, r4
 8005c5e:	2200      	movs	r2, #0
 8005c60:	2300      	movs	r3, #0
 8005c62:	4630      	mov	r0, r6
 8005c64:	4639      	mov	r1, r7
 8005c66:	f7fa ff2f 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c6a:	b108      	cbz	r0, 8005c70 <__cvt+0x7c>
 8005c6c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005c70:	2230      	movs	r2, #48	@ 0x30
 8005c72:	9b03      	ldr	r3, [sp, #12]
 8005c74:	454b      	cmp	r3, r9
 8005c76:	d31e      	bcc.n	8005cb6 <__cvt+0xc2>
 8005c78:	9b03      	ldr	r3, [sp, #12]
 8005c7a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005c7c:	1b5b      	subs	r3, r3, r5
 8005c7e:	4628      	mov	r0, r5
 8005c80:	6013      	str	r3, [r2, #0]
 8005c82:	b004      	add	sp, #16
 8005c84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c88:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005c8c:	eb00 0904 	add.w	r9, r0, r4
 8005c90:	d1e5      	bne.n	8005c5e <__cvt+0x6a>
 8005c92:	7803      	ldrb	r3, [r0, #0]
 8005c94:	2b30      	cmp	r3, #48	@ 0x30
 8005c96:	d10a      	bne.n	8005cae <__cvt+0xba>
 8005c98:	2200      	movs	r2, #0
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	4630      	mov	r0, r6
 8005c9e:	4639      	mov	r1, r7
 8005ca0:	f7fa ff12 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ca4:	b918      	cbnz	r0, 8005cae <__cvt+0xba>
 8005ca6:	f1c4 0401 	rsb	r4, r4, #1
 8005caa:	f8ca 4000 	str.w	r4, [sl]
 8005cae:	f8da 3000 	ldr.w	r3, [sl]
 8005cb2:	4499      	add	r9, r3
 8005cb4:	e7d3      	b.n	8005c5e <__cvt+0x6a>
 8005cb6:	1c59      	adds	r1, r3, #1
 8005cb8:	9103      	str	r1, [sp, #12]
 8005cba:	701a      	strb	r2, [r3, #0]
 8005cbc:	e7d9      	b.n	8005c72 <__cvt+0x7e>

08005cbe <__exponent>:
 8005cbe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005cc0:	2900      	cmp	r1, #0
 8005cc2:	bfba      	itte	lt
 8005cc4:	4249      	neglt	r1, r1
 8005cc6:	232d      	movlt	r3, #45	@ 0x2d
 8005cc8:	232b      	movge	r3, #43	@ 0x2b
 8005cca:	2909      	cmp	r1, #9
 8005ccc:	7002      	strb	r2, [r0, #0]
 8005cce:	7043      	strb	r3, [r0, #1]
 8005cd0:	dd29      	ble.n	8005d26 <__exponent+0x68>
 8005cd2:	f10d 0307 	add.w	r3, sp, #7
 8005cd6:	461d      	mov	r5, r3
 8005cd8:	270a      	movs	r7, #10
 8005cda:	461a      	mov	r2, r3
 8005cdc:	fbb1 f6f7 	udiv	r6, r1, r7
 8005ce0:	fb07 1416 	mls	r4, r7, r6, r1
 8005ce4:	3430      	adds	r4, #48	@ 0x30
 8005ce6:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005cea:	460c      	mov	r4, r1
 8005cec:	2c63      	cmp	r4, #99	@ 0x63
 8005cee:	f103 33ff 	add.w	r3, r3, #4294967295
 8005cf2:	4631      	mov	r1, r6
 8005cf4:	dcf1      	bgt.n	8005cda <__exponent+0x1c>
 8005cf6:	3130      	adds	r1, #48	@ 0x30
 8005cf8:	1e94      	subs	r4, r2, #2
 8005cfa:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005cfe:	1c41      	adds	r1, r0, #1
 8005d00:	4623      	mov	r3, r4
 8005d02:	42ab      	cmp	r3, r5
 8005d04:	d30a      	bcc.n	8005d1c <__exponent+0x5e>
 8005d06:	f10d 0309 	add.w	r3, sp, #9
 8005d0a:	1a9b      	subs	r3, r3, r2
 8005d0c:	42ac      	cmp	r4, r5
 8005d0e:	bf88      	it	hi
 8005d10:	2300      	movhi	r3, #0
 8005d12:	3302      	adds	r3, #2
 8005d14:	4403      	add	r3, r0
 8005d16:	1a18      	subs	r0, r3, r0
 8005d18:	b003      	add	sp, #12
 8005d1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d1c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005d20:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005d24:	e7ed      	b.n	8005d02 <__exponent+0x44>
 8005d26:	2330      	movs	r3, #48	@ 0x30
 8005d28:	3130      	adds	r1, #48	@ 0x30
 8005d2a:	7083      	strb	r3, [r0, #2]
 8005d2c:	70c1      	strb	r1, [r0, #3]
 8005d2e:	1d03      	adds	r3, r0, #4
 8005d30:	e7f1      	b.n	8005d16 <__exponent+0x58>
	...

08005d34 <_printf_float>:
 8005d34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d38:	b08d      	sub	sp, #52	@ 0x34
 8005d3a:	460c      	mov	r4, r1
 8005d3c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005d40:	4616      	mov	r6, r2
 8005d42:	461f      	mov	r7, r3
 8005d44:	4605      	mov	r5, r0
 8005d46:	f000 feef 	bl	8006b28 <_localeconv_r>
 8005d4a:	6803      	ldr	r3, [r0, #0]
 8005d4c:	9304      	str	r3, [sp, #16]
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f7fa fa8e 	bl	8000270 <strlen>
 8005d54:	2300      	movs	r3, #0
 8005d56:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d58:	f8d8 3000 	ldr.w	r3, [r8]
 8005d5c:	9005      	str	r0, [sp, #20]
 8005d5e:	3307      	adds	r3, #7
 8005d60:	f023 0307 	bic.w	r3, r3, #7
 8005d64:	f103 0208 	add.w	r2, r3, #8
 8005d68:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005d6c:	f8d4 b000 	ldr.w	fp, [r4]
 8005d70:	f8c8 2000 	str.w	r2, [r8]
 8005d74:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005d78:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005d7c:	9307      	str	r3, [sp, #28]
 8005d7e:	f8cd 8018 	str.w	r8, [sp, #24]
 8005d82:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005d86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d8a:	4b9c      	ldr	r3, [pc, #624]	@ (8005ffc <_printf_float+0x2c8>)
 8005d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8005d90:	f7fa fecc 	bl	8000b2c <__aeabi_dcmpun>
 8005d94:	bb70      	cbnz	r0, 8005df4 <_printf_float+0xc0>
 8005d96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d9a:	4b98      	ldr	r3, [pc, #608]	@ (8005ffc <_printf_float+0x2c8>)
 8005d9c:	f04f 32ff 	mov.w	r2, #4294967295
 8005da0:	f7fa fea6 	bl	8000af0 <__aeabi_dcmple>
 8005da4:	bb30      	cbnz	r0, 8005df4 <_printf_float+0xc0>
 8005da6:	2200      	movs	r2, #0
 8005da8:	2300      	movs	r3, #0
 8005daa:	4640      	mov	r0, r8
 8005dac:	4649      	mov	r1, r9
 8005dae:	f7fa fe95 	bl	8000adc <__aeabi_dcmplt>
 8005db2:	b110      	cbz	r0, 8005dba <_printf_float+0x86>
 8005db4:	232d      	movs	r3, #45	@ 0x2d
 8005db6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005dba:	4a91      	ldr	r2, [pc, #580]	@ (8006000 <_printf_float+0x2cc>)
 8005dbc:	4b91      	ldr	r3, [pc, #580]	@ (8006004 <_printf_float+0x2d0>)
 8005dbe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005dc2:	bf94      	ite	ls
 8005dc4:	4690      	movls	r8, r2
 8005dc6:	4698      	movhi	r8, r3
 8005dc8:	2303      	movs	r3, #3
 8005dca:	6123      	str	r3, [r4, #16]
 8005dcc:	f02b 0304 	bic.w	r3, fp, #4
 8005dd0:	6023      	str	r3, [r4, #0]
 8005dd2:	f04f 0900 	mov.w	r9, #0
 8005dd6:	9700      	str	r7, [sp, #0]
 8005dd8:	4633      	mov	r3, r6
 8005dda:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005ddc:	4621      	mov	r1, r4
 8005dde:	4628      	mov	r0, r5
 8005de0:	f000 f9d2 	bl	8006188 <_printf_common>
 8005de4:	3001      	adds	r0, #1
 8005de6:	f040 808d 	bne.w	8005f04 <_printf_float+0x1d0>
 8005dea:	f04f 30ff 	mov.w	r0, #4294967295
 8005dee:	b00d      	add	sp, #52	@ 0x34
 8005df0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005df4:	4642      	mov	r2, r8
 8005df6:	464b      	mov	r3, r9
 8005df8:	4640      	mov	r0, r8
 8005dfa:	4649      	mov	r1, r9
 8005dfc:	f7fa fe96 	bl	8000b2c <__aeabi_dcmpun>
 8005e00:	b140      	cbz	r0, 8005e14 <_printf_float+0xe0>
 8005e02:	464b      	mov	r3, r9
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	bfbc      	itt	lt
 8005e08:	232d      	movlt	r3, #45	@ 0x2d
 8005e0a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005e0e:	4a7e      	ldr	r2, [pc, #504]	@ (8006008 <_printf_float+0x2d4>)
 8005e10:	4b7e      	ldr	r3, [pc, #504]	@ (800600c <_printf_float+0x2d8>)
 8005e12:	e7d4      	b.n	8005dbe <_printf_float+0x8a>
 8005e14:	6863      	ldr	r3, [r4, #4]
 8005e16:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005e1a:	9206      	str	r2, [sp, #24]
 8005e1c:	1c5a      	adds	r2, r3, #1
 8005e1e:	d13b      	bne.n	8005e98 <_printf_float+0x164>
 8005e20:	2306      	movs	r3, #6
 8005e22:	6063      	str	r3, [r4, #4]
 8005e24:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005e28:	2300      	movs	r3, #0
 8005e2a:	6022      	str	r2, [r4, #0]
 8005e2c:	9303      	str	r3, [sp, #12]
 8005e2e:	ab0a      	add	r3, sp, #40	@ 0x28
 8005e30:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005e34:	ab09      	add	r3, sp, #36	@ 0x24
 8005e36:	9300      	str	r3, [sp, #0]
 8005e38:	6861      	ldr	r1, [r4, #4]
 8005e3a:	ec49 8b10 	vmov	d0, r8, r9
 8005e3e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005e42:	4628      	mov	r0, r5
 8005e44:	f7ff fed6 	bl	8005bf4 <__cvt>
 8005e48:	9b06      	ldr	r3, [sp, #24]
 8005e4a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005e4c:	2b47      	cmp	r3, #71	@ 0x47
 8005e4e:	4680      	mov	r8, r0
 8005e50:	d129      	bne.n	8005ea6 <_printf_float+0x172>
 8005e52:	1cc8      	adds	r0, r1, #3
 8005e54:	db02      	blt.n	8005e5c <_printf_float+0x128>
 8005e56:	6863      	ldr	r3, [r4, #4]
 8005e58:	4299      	cmp	r1, r3
 8005e5a:	dd41      	ble.n	8005ee0 <_printf_float+0x1ac>
 8005e5c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005e60:	fa5f fa8a 	uxtb.w	sl, sl
 8005e64:	3901      	subs	r1, #1
 8005e66:	4652      	mov	r2, sl
 8005e68:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005e6c:	9109      	str	r1, [sp, #36]	@ 0x24
 8005e6e:	f7ff ff26 	bl	8005cbe <__exponent>
 8005e72:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005e74:	1813      	adds	r3, r2, r0
 8005e76:	2a01      	cmp	r2, #1
 8005e78:	4681      	mov	r9, r0
 8005e7a:	6123      	str	r3, [r4, #16]
 8005e7c:	dc02      	bgt.n	8005e84 <_printf_float+0x150>
 8005e7e:	6822      	ldr	r2, [r4, #0]
 8005e80:	07d2      	lsls	r2, r2, #31
 8005e82:	d501      	bpl.n	8005e88 <_printf_float+0x154>
 8005e84:	3301      	adds	r3, #1
 8005e86:	6123      	str	r3, [r4, #16]
 8005e88:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d0a2      	beq.n	8005dd6 <_printf_float+0xa2>
 8005e90:	232d      	movs	r3, #45	@ 0x2d
 8005e92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e96:	e79e      	b.n	8005dd6 <_printf_float+0xa2>
 8005e98:	9a06      	ldr	r2, [sp, #24]
 8005e9a:	2a47      	cmp	r2, #71	@ 0x47
 8005e9c:	d1c2      	bne.n	8005e24 <_printf_float+0xf0>
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d1c0      	bne.n	8005e24 <_printf_float+0xf0>
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e7bd      	b.n	8005e22 <_printf_float+0xee>
 8005ea6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005eaa:	d9db      	bls.n	8005e64 <_printf_float+0x130>
 8005eac:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005eb0:	d118      	bne.n	8005ee4 <_printf_float+0x1b0>
 8005eb2:	2900      	cmp	r1, #0
 8005eb4:	6863      	ldr	r3, [r4, #4]
 8005eb6:	dd0b      	ble.n	8005ed0 <_printf_float+0x19c>
 8005eb8:	6121      	str	r1, [r4, #16]
 8005eba:	b913      	cbnz	r3, 8005ec2 <_printf_float+0x18e>
 8005ebc:	6822      	ldr	r2, [r4, #0]
 8005ebe:	07d0      	lsls	r0, r2, #31
 8005ec0:	d502      	bpl.n	8005ec8 <_printf_float+0x194>
 8005ec2:	3301      	adds	r3, #1
 8005ec4:	440b      	add	r3, r1
 8005ec6:	6123      	str	r3, [r4, #16]
 8005ec8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005eca:	f04f 0900 	mov.w	r9, #0
 8005ece:	e7db      	b.n	8005e88 <_printf_float+0x154>
 8005ed0:	b913      	cbnz	r3, 8005ed8 <_printf_float+0x1a4>
 8005ed2:	6822      	ldr	r2, [r4, #0]
 8005ed4:	07d2      	lsls	r2, r2, #31
 8005ed6:	d501      	bpl.n	8005edc <_printf_float+0x1a8>
 8005ed8:	3302      	adds	r3, #2
 8005eda:	e7f4      	b.n	8005ec6 <_printf_float+0x192>
 8005edc:	2301      	movs	r3, #1
 8005ede:	e7f2      	b.n	8005ec6 <_printf_float+0x192>
 8005ee0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005ee4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ee6:	4299      	cmp	r1, r3
 8005ee8:	db05      	blt.n	8005ef6 <_printf_float+0x1c2>
 8005eea:	6823      	ldr	r3, [r4, #0]
 8005eec:	6121      	str	r1, [r4, #16]
 8005eee:	07d8      	lsls	r0, r3, #31
 8005ef0:	d5ea      	bpl.n	8005ec8 <_printf_float+0x194>
 8005ef2:	1c4b      	adds	r3, r1, #1
 8005ef4:	e7e7      	b.n	8005ec6 <_printf_float+0x192>
 8005ef6:	2900      	cmp	r1, #0
 8005ef8:	bfd4      	ite	le
 8005efa:	f1c1 0202 	rsble	r2, r1, #2
 8005efe:	2201      	movgt	r2, #1
 8005f00:	4413      	add	r3, r2
 8005f02:	e7e0      	b.n	8005ec6 <_printf_float+0x192>
 8005f04:	6823      	ldr	r3, [r4, #0]
 8005f06:	055a      	lsls	r2, r3, #21
 8005f08:	d407      	bmi.n	8005f1a <_printf_float+0x1e6>
 8005f0a:	6923      	ldr	r3, [r4, #16]
 8005f0c:	4642      	mov	r2, r8
 8005f0e:	4631      	mov	r1, r6
 8005f10:	4628      	mov	r0, r5
 8005f12:	47b8      	blx	r7
 8005f14:	3001      	adds	r0, #1
 8005f16:	d12b      	bne.n	8005f70 <_printf_float+0x23c>
 8005f18:	e767      	b.n	8005dea <_printf_float+0xb6>
 8005f1a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005f1e:	f240 80dd 	bls.w	80060dc <_printf_float+0x3a8>
 8005f22:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005f26:	2200      	movs	r2, #0
 8005f28:	2300      	movs	r3, #0
 8005f2a:	f7fa fdcd 	bl	8000ac8 <__aeabi_dcmpeq>
 8005f2e:	2800      	cmp	r0, #0
 8005f30:	d033      	beq.n	8005f9a <_printf_float+0x266>
 8005f32:	4a37      	ldr	r2, [pc, #220]	@ (8006010 <_printf_float+0x2dc>)
 8005f34:	2301      	movs	r3, #1
 8005f36:	4631      	mov	r1, r6
 8005f38:	4628      	mov	r0, r5
 8005f3a:	47b8      	blx	r7
 8005f3c:	3001      	adds	r0, #1
 8005f3e:	f43f af54 	beq.w	8005dea <_printf_float+0xb6>
 8005f42:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005f46:	4543      	cmp	r3, r8
 8005f48:	db02      	blt.n	8005f50 <_printf_float+0x21c>
 8005f4a:	6823      	ldr	r3, [r4, #0]
 8005f4c:	07d8      	lsls	r0, r3, #31
 8005f4e:	d50f      	bpl.n	8005f70 <_printf_float+0x23c>
 8005f50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f54:	4631      	mov	r1, r6
 8005f56:	4628      	mov	r0, r5
 8005f58:	47b8      	blx	r7
 8005f5a:	3001      	adds	r0, #1
 8005f5c:	f43f af45 	beq.w	8005dea <_printf_float+0xb6>
 8005f60:	f04f 0900 	mov.w	r9, #0
 8005f64:	f108 38ff 	add.w	r8, r8, #4294967295
 8005f68:	f104 0a1a 	add.w	sl, r4, #26
 8005f6c:	45c8      	cmp	r8, r9
 8005f6e:	dc09      	bgt.n	8005f84 <_printf_float+0x250>
 8005f70:	6823      	ldr	r3, [r4, #0]
 8005f72:	079b      	lsls	r3, r3, #30
 8005f74:	f100 8103 	bmi.w	800617e <_printf_float+0x44a>
 8005f78:	68e0      	ldr	r0, [r4, #12]
 8005f7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f7c:	4298      	cmp	r0, r3
 8005f7e:	bfb8      	it	lt
 8005f80:	4618      	movlt	r0, r3
 8005f82:	e734      	b.n	8005dee <_printf_float+0xba>
 8005f84:	2301      	movs	r3, #1
 8005f86:	4652      	mov	r2, sl
 8005f88:	4631      	mov	r1, r6
 8005f8a:	4628      	mov	r0, r5
 8005f8c:	47b8      	blx	r7
 8005f8e:	3001      	adds	r0, #1
 8005f90:	f43f af2b 	beq.w	8005dea <_printf_float+0xb6>
 8005f94:	f109 0901 	add.w	r9, r9, #1
 8005f98:	e7e8      	b.n	8005f6c <_printf_float+0x238>
 8005f9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	dc39      	bgt.n	8006014 <_printf_float+0x2e0>
 8005fa0:	4a1b      	ldr	r2, [pc, #108]	@ (8006010 <_printf_float+0x2dc>)
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	4631      	mov	r1, r6
 8005fa6:	4628      	mov	r0, r5
 8005fa8:	47b8      	blx	r7
 8005faa:	3001      	adds	r0, #1
 8005fac:	f43f af1d 	beq.w	8005dea <_printf_float+0xb6>
 8005fb0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005fb4:	ea59 0303 	orrs.w	r3, r9, r3
 8005fb8:	d102      	bne.n	8005fc0 <_printf_float+0x28c>
 8005fba:	6823      	ldr	r3, [r4, #0]
 8005fbc:	07d9      	lsls	r1, r3, #31
 8005fbe:	d5d7      	bpl.n	8005f70 <_printf_float+0x23c>
 8005fc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fc4:	4631      	mov	r1, r6
 8005fc6:	4628      	mov	r0, r5
 8005fc8:	47b8      	blx	r7
 8005fca:	3001      	adds	r0, #1
 8005fcc:	f43f af0d 	beq.w	8005dea <_printf_float+0xb6>
 8005fd0:	f04f 0a00 	mov.w	sl, #0
 8005fd4:	f104 0b1a 	add.w	fp, r4, #26
 8005fd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fda:	425b      	negs	r3, r3
 8005fdc:	4553      	cmp	r3, sl
 8005fde:	dc01      	bgt.n	8005fe4 <_printf_float+0x2b0>
 8005fe0:	464b      	mov	r3, r9
 8005fe2:	e793      	b.n	8005f0c <_printf_float+0x1d8>
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	465a      	mov	r2, fp
 8005fe8:	4631      	mov	r1, r6
 8005fea:	4628      	mov	r0, r5
 8005fec:	47b8      	blx	r7
 8005fee:	3001      	adds	r0, #1
 8005ff0:	f43f aefb 	beq.w	8005dea <_printf_float+0xb6>
 8005ff4:	f10a 0a01 	add.w	sl, sl, #1
 8005ff8:	e7ee      	b.n	8005fd8 <_printf_float+0x2a4>
 8005ffa:	bf00      	nop
 8005ffc:	7fefffff 	.word	0x7fefffff
 8006000:	0800a578 	.word	0x0800a578
 8006004:	0800a57c 	.word	0x0800a57c
 8006008:	0800a580 	.word	0x0800a580
 800600c:	0800a584 	.word	0x0800a584
 8006010:	0800a588 	.word	0x0800a588
 8006014:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006016:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800601a:	4553      	cmp	r3, sl
 800601c:	bfa8      	it	ge
 800601e:	4653      	movge	r3, sl
 8006020:	2b00      	cmp	r3, #0
 8006022:	4699      	mov	r9, r3
 8006024:	dc36      	bgt.n	8006094 <_printf_float+0x360>
 8006026:	f04f 0b00 	mov.w	fp, #0
 800602a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800602e:	f104 021a 	add.w	r2, r4, #26
 8006032:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006034:	9306      	str	r3, [sp, #24]
 8006036:	eba3 0309 	sub.w	r3, r3, r9
 800603a:	455b      	cmp	r3, fp
 800603c:	dc31      	bgt.n	80060a2 <_printf_float+0x36e>
 800603e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006040:	459a      	cmp	sl, r3
 8006042:	dc3a      	bgt.n	80060ba <_printf_float+0x386>
 8006044:	6823      	ldr	r3, [r4, #0]
 8006046:	07da      	lsls	r2, r3, #31
 8006048:	d437      	bmi.n	80060ba <_printf_float+0x386>
 800604a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800604c:	ebaa 0903 	sub.w	r9, sl, r3
 8006050:	9b06      	ldr	r3, [sp, #24]
 8006052:	ebaa 0303 	sub.w	r3, sl, r3
 8006056:	4599      	cmp	r9, r3
 8006058:	bfa8      	it	ge
 800605a:	4699      	movge	r9, r3
 800605c:	f1b9 0f00 	cmp.w	r9, #0
 8006060:	dc33      	bgt.n	80060ca <_printf_float+0x396>
 8006062:	f04f 0800 	mov.w	r8, #0
 8006066:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800606a:	f104 0b1a 	add.w	fp, r4, #26
 800606e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006070:	ebaa 0303 	sub.w	r3, sl, r3
 8006074:	eba3 0309 	sub.w	r3, r3, r9
 8006078:	4543      	cmp	r3, r8
 800607a:	f77f af79 	ble.w	8005f70 <_printf_float+0x23c>
 800607e:	2301      	movs	r3, #1
 8006080:	465a      	mov	r2, fp
 8006082:	4631      	mov	r1, r6
 8006084:	4628      	mov	r0, r5
 8006086:	47b8      	blx	r7
 8006088:	3001      	adds	r0, #1
 800608a:	f43f aeae 	beq.w	8005dea <_printf_float+0xb6>
 800608e:	f108 0801 	add.w	r8, r8, #1
 8006092:	e7ec      	b.n	800606e <_printf_float+0x33a>
 8006094:	4642      	mov	r2, r8
 8006096:	4631      	mov	r1, r6
 8006098:	4628      	mov	r0, r5
 800609a:	47b8      	blx	r7
 800609c:	3001      	adds	r0, #1
 800609e:	d1c2      	bne.n	8006026 <_printf_float+0x2f2>
 80060a0:	e6a3      	b.n	8005dea <_printf_float+0xb6>
 80060a2:	2301      	movs	r3, #1
 80060a4:	4631      	mov	r1, r6
 80060a6:	4628      	mov	r0, r5
 80060a8:	9206      	str	r2, [sp, #24]
 80060aa:	47b8      	blx	r7
 80060ac:	3001      	adds	r0, #1
 80060ae:	f43f ae9c 	beq.w	8005dea <_printf_float+0xb6>
 80060b2:	9a06      	ldr	r2, [sp, #24]
 80060b4:	f10b 0b01 	add.w	fp, fp, #1
 80060b8:	e7bb      	b.n	8006032 <_printf_float+0x2fe>
 80060ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060be:	4631      	mov	r1, r6
 80060c0:	4628      	mov	r0, r5
 80060c2:	47b8      	blx	r7
 80060c4:	3001      	adds	r0, #1
 80060c6:	d1c0      	bne.n	800604a <_printf_float+0x316>
 80060c8:	e68f      	b.n	8005dea <_printf_float+0xb6>
 80060ca:	9a06      	ldr	r2, [sp, #24]
 80060cc:	464b      	mov	r3, r9
 80060ce:	4442      	add	r2, r8
 80060d0:	4631      	mov	r1, r6
 80060d2:	4628      	mov	r0, r5
 80060d4:	47b8      	blx	r7
 80060d6:	3001      	adds	r0, #1
 80060d8:	d1c3      	bne.n	8006062 <_printf_float+0x32e>
 80060da:	e686      	b.n	8005dea <_printf_float+0xb6>
 80060dc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80060e0:	f1ba 0f01 	cmp.w	sl, #1
 80060e4:	dc01      	bgt.n	80060ea <_printf_float+0x3b6>
 80060e6:	07db      	lsls	r3, r3, #31
 80060e8:	d536      	bpl.n	8006158 <_printf_float+0x424>
 80060ea:	2301      	movs	r3, #1
 80060ec:	4642      	mov	r2, r8
 80060ee:	4631      	mov	r1, r6
 80060f0:	4628      	mov	r0, r5
 80060f2:	47b8      	blx	r7
 80060f4:	3001      	adds	r0, #1
 80060f6:	f43f ae78 	beq.w	8005dea <_printf_float+0xb6>
 80060fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060fe:	4631      	mov	r1, r6
 8006100:	4628      	mov	r0, r5
 8006102:	47b8      	blx	r7
 8006104:	3001      	adds	r0, #1
 8006106:	f43f ae70 	beq.w	8005dea <_printf_float+0xb6>
 800610a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800610e:	2200      	movs	r2, #0
 8006110:	2300      	movs	r3, #0
 8006112:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006116:	f7fa fcd7 	bl	8000ac8 <__aeabi_dcmpeq>
 800611a:	b9c0      	cbnz	r0, 800614e <_printf_float+0x41a>
 800611c:	4653      	mov	r3, sl
 800611e:	f108 0201 	add.w	r2, r8, #1
 8006122:	4631      	mov	r1, r6
 8006124:	4628      	mov	r0, r5
 8006126:	47b8      	blx	r7
 8006128:	3001      	adds	r0, #1
 800612a:	d10c      	bne.n	8006146 <_printf_float+0x412>
 800612c:	e65d      	b.n	8005dea <_printf_float+0xb6>
 800612e:	2301      	movs	r3, #1
 8006130:	465a      	mov	r2, fp
 8006132:	4631      	mov	r1, r6
 8006134:	4628      	mov	r0, r5
 8006136:	47b8      	blx	r7
 8006138:	3001      	adds	r0, #1
 800613a:	f43f ae56 	beq.w	8005dea <_printf_float+0xb6>
 800613e:	f108 0801 	add.w	r8, r8, #1
 8006142:	45d0      	cmp	r8, sl
 8006144:	dbf3      	blt.n	800612e <_printf_float+0x3fa>
 8006146:	464b      	mov	r3, r9
 8006148:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800614c:	e6df      	b.n	8005f0e <_printf_float+0x1da>
 800614e:	f04f 0800 	mov.w	r8, #0
 8006152:	f104 0b1a 	add.w	fp, r4, #26
 8006156:	e7f4      	b.n	8006142 <_printf_float+0x40e>
 8006158:	2301      	movs	r3, #1
 800615a:	4642      	mov	r2, r8
 800615c:	e7e1      	b.n	8006122 <_printf_float+0x3ee>
 800615e:	2301      	movs	r3, #1
 8006160:	464a      	mov	r2, r9
 8006162:	4631      	mov	r1, r6
 8006164:	4628      	mov	r0, r5
 8006166:	47b8      	blx	r7
 8006168:	3001      	adds	r0, #1
 800616a:	f43f ae3e 	beq.w	8005dea <_printf_float+0xb6>
 800616e:	f108 0801 	add.w	r8, r8, #1
 8006172:	68e3      	ldr	r3, [r4, #12]
 8006174:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006176:	1a5b      	subs	r3, r3, r1
 8006178:	4543      	cmp	r3, r8
 800617a:	dcf0      	bgt.n	800615e <_printf_float+0x42a>
 800617c:	e6fc      	b.n	8005f78 <_printf_float+0x244>
 800617e:	f04f 0800 	mov.w	r8, #0
 8006182:	f104 0919 	add.w	r9, r4, #25
 8006186:	e7f4      	b.n	8006172 <_printf_float+0x43e>

08006188 <_printf_common>:
 8006188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800618c:	4616      	mov	r6, r2
 800618e:	4698      	mov	r8, r3
 8006190:	688a      	ldr	r2, [r1, #8]
 8006192:	690b      	ldr	r3, [r1, #16]
 8006194:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006198:	4293      	cmp	r3, r2
 800619a:	bfb8      	it	lt
 800619c:	4613      	movlt	r3, r2
 800619e:	6033      	str	r3, [r6, #0]
 80061a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80061a4:	4607      	mov	r7, r0
 80061a6:	460c      	mov	r4, r1
 80061a8:	b10a      	cbz	r2, 80061ae <_printf_common+0x26>
 80061aa:	3301      	adds	r3, #1
 80061ac:	6033      	str	r3, [r6, #0]
 80061ae:	6823      	ldr	r3, [r4, #0]
 80061b0:	0699      	lsls	r1, r3, #26
 80061b2:	bf42      	ittt	mi
 80061b4:	6833      	ldrmi	r3, [r6, #0]
 80061b6:	3302      	addmi	r3, #2
 80061b8:	6033      	strmi	r3, [r6, #0]
 80061ba:	6825      	ldr	r5, [r4, #0]
 80061bc:	f015 0506 	ands.w	r5, r5, #6
 80061c0:	d106      	bne.n	80061d0 <_printf_common+0x48>
 80061c2:	f104 0a19 	add.w	sl, r4, #25
 80061c6:	68e3      	ldr	r3, [r4, #12]
 80061c8:	6832      	ldr	r2, [r6, #0]
 80061ca:	1a9b      	subs	r3, r3, r2
 80061cc:	42ab      	cmp	r3, r5
 80061ce:	dc26      	bgt.n	800621e <_printf_common+0x96>
 80061d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80061d4:	6822      	ldr	r2, [r4, #0]
 80061d6:	3b00      	subs	r3, #0
 80061d8:	bf18      	it	ne
 80061da:	2301      	movne	r3, #1
 80061dc:	0692      	lsls	r2, r2, #26
 80061de:	d42b      	bmi.n	8006238 <_printf_common+0xb0>
 80061e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80061e4:	4641      	mov	r1, r8
 80061e6:	4638      	mov	r0, r7
 80061e8:	47c8      	blx	r9
 80061ea:	3001      	adds	r0, #1
 80061ec:	d01e      	beq.n	800622c <_printf_common+0xa4>
 80061ee:	6823      	ldr	r3, [r4, #0]
 80061f0:	6922      	ldr	r2, [r4, #16]
 80061f2:	f003 0306 	and.w	r3, r3, #6
 80061f6:	2b04      	cmp	r3, #4
 80061f8:	bf02      	ittt	eq
 80061fa:	68e5      	ldreq	r5, [r4, #12]
 80061fc:	6833      	ldreq	r3, [r6, #0]
 80061fe:	1aed      	subeq	r5, r5, r3
 8006200:	68a3      	ldr	r3, [r4, #8]
 8006202:	bf0c      	ite	eq
 8006204:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006208:	2500      	movne	r5, #0
 800620a:	4293      	cmp	r3, r2
 800620c:	bfc4      	itt	gt
 800620e:	1a9b      	subgt	r3, r3, r2
 8006210:	18ed      	addgt	r5, r5, r3
 8006212:	2600      	movs	r6, #0
 8006214:	341a      	adds	r4, #26
 8006216:	42b5      	cmp	r5, r6
 8006218:	d11a      	bne.n	8006250 <_printf_common+0xc8>
 800621a:	2000      	movs	r0, #0
 800621c:	e008      	b.n	8006230 <_printf_common+0xa8>
 800621e:	2301      	movs	r3, #1
 8006220:	4652      	mov	r2, sl
 8006222:	4641      	mov	r1, r8
 8006224:	4638      	mov	r0, r7
 8006226:	47c8      	blx	r9
 8006228:	3001      	adds	r0, #1
 800622a:	d103      	bne.n	8006234 <_printf_common+0xac>
 800622c:	f04f 30ff 	mov.w	r0, #4294967295
 8006230:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006234:	3501      	adds	r5, #1
 8006236:	e7c6      	b.n	80061c6 <_printf_common+0x3e>
 8006238:	18e1      	adds	r1, r4, r3
 800623a:	1c5a      	adds	r2, r3, #1
 800623c:	2030      	movs	r0, #48	@ 0x30
 800623e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006242:	4422      	add	r2, r4
 8006244:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006248:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800624c:	3302      	adds	r3, #2
 800624e:	e7c7      	b.n	80061e0 <_printf_common+0x58>
 8006250:	2301      	movs	r3, #1
 8006252:	4622      	mov	r2, r4
 8006254:	4641      	mov	r1, r8
 8006256:	4638      	mov	r0, r7
 8006258:	47c8      	blx	r9
 800625a:	3001      	adds	r0, #1
 800625c:	d0e6      	beq.n	800622c <_printf_common+0xa4>
 800625e:	3601      	adds	r6, #1
 8006260:	e7d9      	b.n	8006216 <_printf_common+0x8e>
	...

08006264 <_printf_i>:
 8006264:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006268:	7e0f      	ldrb	r7, [r1, #24]
 800626a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800626c:	2f78      	cmp	r7, #120	@ 0x78
 800626e:	4691      	mov	r9, r2
 8006270:	4680      	mov	r8, r0
 8006272:	460c      	mov	r4, r1
 8006274:	469a      	mov	sl, r3
 8006276:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800627a:	d807      	bhi.n	800628c <_printf_i+0x28>
 800627c:	2f62      	cmp	r7, #98	@ 0x62
 800627e:	d80a      	bhi.n	8006296 <_printf_i+0x32>
 8006280:	2f00      	cmp	r7, #0
 8006282:	f000 80d2 	beq.w	800642a <_printf_i+0x1c6>
 8006286:	2f58      	cmp	r7, #88	@ 0x58
 8006288:	f000 80b9 	beq.w	80063fe <_printf_i+0x19a>
 800628c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006290:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006294:	e03a      	b.n	800630c <_printf_i+0xa8>
 8006296:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800629a:	2b15      	cmp	r3, #21
 800629c:	d8f6      	bhi.n	800628c <_printf_i+0x28>
 800629e:	a101      	add	r1, pc, #4	@ (adr r1, 80062a4 <_printf_i+0x40>)
 80062a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80062a4:	080062fd 	.word	0x080062fd
 80062a8:	08006311 	.word	0x08006311
 80062ac:	0800628d 	.word	0x0800628d
 80062b0:	0800628d 	.word	0x0800628d
 80062b4:	0800628d 	.word	0x0800628d
 80062b8:	0800628d 	.word	0x0800628d
 80062bc:	08006311 	.word	0x08006311
 80062c0:	0800628d 	.word	0x0800628d
 80062c4:	0800628d 	.word	0x0800628d
 80062c8:	0800628d 	.word	0x0800628d
 80062cc:	0800628d 	.word	0x0800628d
 80062d0:	08006411 	.word	0x08006411
 80062d4:	0800633b 	.word	0x0800633b
 80062d8:	080063cb 	.word	0x080063cb
 80062dc:	0800628d 	.word	0x0800628d
 80062e0:	0800628d 	.word	0x0800628d
 80062e4:	08006433 	.word	0x08006433
 80062e8:	0800628d 	.word	0x0800628d
 80062ec:	0800633b 	.word	0x0800633b
 80062f0:	0800628d 	.word	0x0800628d
 80062f4:	0800628d 	.word	0x0800628d
 80062f8:	080063d3 	.word	0x080063d3
 80062fc:	6833      	ldr	r3, [r6, #0]
 80062fe:	1d1a      	adds	r2, r3, #4
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	6032      	str	r2, [r6, #0]
 8006304:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006308:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800630c:	2301      	movs	r3, #1
 800630e:	e09d      	b.n	800644c <_printf_i+0x1e8>
 8006310:	6833      	ldr	r3, [r6, #0]
 8006312:	6820      	ldr	r0, [r4, #0]
 8006314:	1d19      	adds	r1, r3, #4
 8006316:	6031      	str	r1, [r6, #0]
 8006318:	0606      	lsls	r6, r0, #24
 800631a:	d501      	bpl.n	8006320 <_printf_i+0xbc>
 800631c:	681d      	ldr	r5, [r3, #0]
 800631e:	e003      	b.n	8006328 <_printf_i+0xc4>
 8006320:	0645      	lsls	r5, r0, #25
 8006322:	d5fb      	bpl.n	800631c <_printf_i+0xb8>
 8006324:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006328:	2d00      	cmp	r5, #0
 800632a:	da03      	bge.n	8006334 <_printf_i+0xd0>
 800632c:	232d      	movs	r3, #45	@ 0x2d
 800632e:	426d      	negs	r5, r5
 8006330:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006334:	4859      	ldr	r0, [pc, #356]	@ (800649c <_printf_i+0x238>)
 8006336:	230a      	movs	r3, #10
 8006338:	e011      	b.n	800635e <_printf_i+0xfa>
 800633a:	6821      	ldr	r1, [r4, #0]
 800633c:	6833      	ldr	r3, [r6, #0]
 800633e:	0608      	lsls	r0, r1, #24
 8006340:	f853 5b04 	ldr.w	r5, [r3], #4
 8006344:	d402      	bmi.n	800634c <_printf_i+0xe8>
 8006346:	0649      	lsls	r1, r1, #25
 8006348:	bf48      	it	mi
 800634a:	b2ad      	uxthmi	r5, r5
 800634c:	2f6f      	cmp	r7, #111	@ 0x6f
 800634e:	4853      	ldr	r0, [pc, #332]	@ (800649c <_printf_i+0x238>)
 8006350:	6033      	str	r3, [r6, #0]
 8006352:	bf14      	ite	ne
 8006354:	230a      	movne	r3, #10
 8006356:	2308      	moveq	r3, #8
 8006358:	2100      	movs	r1, #0
 800635a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800635e:	6866      	ldr	r6, [r4, #4]
 8006360:	60a6      	str	r6, [r4, #8]
 8006362:	2e00      	cmp	r6, #0
 8006364:	bfa2      	ittt	ge
 8006366:	6821      	ldrge	r1, [r4, #0]
 8006368:	f021 0104 	bicge.w	r1, r1, #4
 800636c:	6021      	strge	r1, [r4, #0]
 800636e:	b90d      	cbnz	r5, 8006374 <_printf_i+0x110>
 8006370:	2e00      	cmp	r6, #0
 8006372:	d04b      	beq.n	800640c <_printf_i+0x1a8>
 8006374:	4616      	mov	r6, r2
 8006376:	fbb5 f1f3 	udiv	r1, r5, r3
 800637a:	fb03 5711 	mls	r7, r3, r1, r5
 800637e:	5dc7      	ldrb	r7, [r0, r7]
 8006380:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006384:	462f      	mov	r7, r5
 8006386:	42bb      	cmp	r3, r7
 8006388:	460d      	mov	r5, r1
 800638a:	d9f4      	bls.n	8006376 <_printf_i+0x112>
 800638c:	2b08      	cmp	r3, #8
 800638e:	d10b      	bne.n	80063a8 <_printf_i+0x144>
 8006390:	6823      	ldr	r3, [r4, #0]
 8006392:	07df      	lsls	r7, r3, #31
 8006394:	d508      	bpl.n	80063a8 <_printf_i+0x144>
 8006396:	6923      	ldr	r3, [r4, #16]
 8006398:	6861      	ldr	r1, [r4, #4]
 800639a:	4299      	cmp	r1, r3
 800639c:	bfde      	ittt	le
 800639e:	2330      	movle	r3, #48	@ 0x30
 80063a0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80063a4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80063a8:	1b92      	subs	r2, r2, r6
 80063aa:	6122      	str	r2, [r4, #16]
 80063ac:	f8cd a000 	str.w	sl, [sp]
 80063b0:	464b      	mov	r3, r9
 80063b2:	aa03      	add	r2, sp, #12
 80063b4:	4621      	mov	r1, r4
 80063b6:	4640      	mov	r0, r8
 80063b8:	f7ff fee6 	bl	8006188 <_printf_common>
 80063bc:	3001      	adds	r0, #1
 80063be:	d14a      	bne.n	8006456 <_printf_i+0x1f2>
 80063c0:	f04f 30ff 	mov.w	r0, #4294967295
 80063c4:	b004      	add	sp, #16
 80063c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063ca:	6823      	ldr	r3, [r4, #0]
 80063cc:	f043 0320 	orr.w	r3, r3, #32
 80063d0:	6023      	str	r3, [r4, #0]
 80063d2:	4833      	ldr	r0, [pc, #204]	@ (80064a0 <_printf_i+0x23c>)
 80063d4:	2778      	movs	r7, #120	@ 0x78
 80063d6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80063da:	6823      	ldr	r3, [r4, #0]
 80063dc:	6831      	ldr	r1, [r6, #0]
 80063de:	061f      	lsls	r7, r3, #24
 80063e0:	f851 5b04 	ldr.w	r5, [r1], #4
 80063e4:	d402      	bmi.n	80063ec <_printf_i+0x188>
 80063e6:	065f      	lsls	r7, r3, #25
 80063e8:	bf48      	it	mi
 80063ea:	b2ad      	uxthmi	r5, r5
 80063ec:	6031      	str	r1, [r6, #0]
 80063ee:	07d9      	lsls	r1, r3, #31
 80063f0:	bf44      	itt	mi
 80063f2:	f043 0320 	orrmi.w	r3, r3, #32
 80063f6:	6023      	strmi	r3, [r4, #0]
 80063f8:	b11d      	cbz	r5, 8006402 <_printf_i+0x19e>
 80063fa:	2310      	movs	r3, #16
 80063fc:	e7ac      	b.n	8006358 <_printf_i+0xf4>
 80063fe:	4827      	ldr	r0, [pc, #156]	@ (800649c <_printf_i+0x238>)
 8006400:	e7e9      	b.n	80063d6 <_printf_i+0x172>
 8006402:	6823      	ldr	r3, [r4, #0]
 8006404:	f023 0320 	bic.w	r3, r3, #32
 8006408:	6023      	str	r3, [r4, #0]
 800640a:	e7f6      	b.n	80063fa <_printf_i+0x196>
 800640c:	4616      	mov	r6, r2
 800640e:	e7bd      	b.n	800638c <_printf_i+0x128>
 8006410:	6833      	ldr	r3, [r6, #0]
 8006412:	6825      	ldr	r5, [r4, #0]
 8006414:	6961      	ldr	r1, [r4, #20]
 8006416:	1d18      	adds	r0, r3, #4
 8006418:	6030      	str	r0, [r6, #0]
 800641a:	062e      	lsls	r6, r5, #24
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	d501      	bpl.n	8006424 <_printf_i+0x1c0>
 8006420:	6019      	str	r1, [r3, #0]
 8006422:	e002      	b.n	800642a <_printf_i+0x1c6>
 8006424:	0668      	lsls	r0, r5, #25
 8006426:	d5fb      	bpl.n	8006420 <_printf_i+0x1bc>
 8006428:	8019      	strh	r1, [r3, #0]
 800642a:	2300      	movs	r3, #0
 800642c:	6123      	str	r3, [r4, #16]
 800642e:	4616      	mov	r6, r2
 8006430:	e7bc      	b.n	80063ac <_printf_i+0x148>
 8006432:	6833      	ldr	r3, [r6, #0]
 8006434:	1d1a      	adds	r2, r3, #4
 8006436:	6032      	str	r2, [r6, #0]
 8006438:	681e      	ldr	r6, [r3, #0]
 800643a:	6862      	ldr	r2, [r4, #4]
 800643c:	2100      	movs	r1, #0
 800643e:	4630      	mov	r0, r6
 8006440:	f7f9 fec6 	bl	80001d0 <memchr>
 8006444:	b108      	cbz	r0, 800644a <_printf_i+0x1e6>
 8006446:	1b80      	subs	r0, r0, r6
 8006448:	6060      	str	r0, [r4, #4]
 800644a:	6863      	ldr	r3, [r4, #4]
 800644c:	6123      	str	r3, [r4, #16]
 800644e:	2300      	movs	r3, #0
 8006450:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006454:	e7aa      	b.n	80063ac <_printf_i+0x148>
 8006456:	6923      	ldr	r3, [r4, #16]
 8006458:	4632      	mov	r2, r6
 800645a:	4649      	mov	r1, r9
 800645c:	4640      	mov	r0, r8
 800645e:	47d0      	blx	sl
 8006460:	3001      	adds	r0, #1
 8006462:	d0ad      	beq.n	80063c0 <_printf_i+0x15c>
 8006464:	6823      	ldr	r3, [r4, #0]
 8006466:	079b      	lsls	r3, r3, #30
 8006468:	d413      	bmi.n	8006492 <_printf_i+0x22e>
 800646a:	68e0      	ldr	r0, [r4, #12]
 800646c:	9b03      	ldr	r3, [sp, #12]
 800646e:	4298      	cmp	r0, r3
 8006470:	bfb8      	it	lt
 8006472:	4618      	movlt	r0, r3
 8006474:	e7a6      	b.n	80063c4 <_printf_i+0x160>
 8006476:	2301      	movs	r3, #1
 8006478:	4632      	mov	r2, r6
 800647a:	4649      	mov	r1, r9
 800647c:	4640      	mov	r0, r8
 800647e:	47d0      	blx	sl
 8006480:	3001      	adds	r0, #1
 8006482:	d09d      	beq.n	80063c0 <_printf_i+0x15c>
 8006484:	3501      	adds	r5, #1
 8006486:	68e3      	ldr	r3, [r4, #12]
 8006488:	9903      	ldr	r1, [sp, #12]
 800648a:	1a5b      	subs	r3, r3, r1
 800648c:	42ab      	cmp	r3, r5
 800648e:	dcf2      	bgt.n	8006476 <_printf_i+0x212>
 8006490:	e7eb      	b.n	800646a <_printf_i+0x206>
 8006492:	2500      	movs	r5, #0
 8006494:	f104 0619 	add.w	r6, r4, #25
 8006498:	e7f5      	b.n	8006486 <_printf_i+0x222>
 800649a:	bf00      	nop
 800649c:	0800a58a 	.word	0x0800a58a
 80064a0:	0800a59b 	.word	0x0800a59b

080064a4 <_scanf_float>:
 80064a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064a8:	b087      	sub	sp, #28
 80064aa:	4617      	mov	r7, r2
 80064ac:	9303      	str	r3, [sp, #12]
 80064ae:	688b      	ldr	r3, [r1, #8]
 80064b0:	1e5a      	subs	r2, r3, #1
 80064b2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80064b6:	bf81      	itttt	hi
 80064b8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80064bc:	eb03 0b05 	addhi.w	fp, r3, r5
 80064c0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80064c4:	608b      	strhi	r3, [r1, #8]
 80064c6:	680b      	ldr	r3, [r1, #0]
 80064c8:	460a      	mov	r2, r1
 80064ca:	f04f 0500 	mov.w	r5, #0
 80064ce:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80064d2:	f842 3b1c 	str.w	r3, [r2], #28
 80064d6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80064da:	4680      	mov	r8, r0
 80064dc:	460c      	mov	r4, r1
 80064de:	bf98      	it	ls
 80064e0:	f04f 0b00 	movls.w	fp, #0
 80064e4:	9201      	str	r2, [sp, #4]
 80064e6:	4616      	mov	r6, r2
 80064e8:	46aa      	mov	sl, r5
 80064ea:	46a9      	mov	r9, r5
 80064ec:	9502      	str	r5, [sp, #8]
 80064ee:	68a2      	ldr	r2, [r4, #8]
 80064f0:	b152      	cbz	r2, 8006508 <_scanf_float+0x64>
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	781b      	ldrb	r3, [r3, #0]
 80064f6:	2b4e      	cmp	r3, #78	@ 0x4e
 80064f8:	d864      	bhi.n	80065c4 <_scanf_float+0x120>
 80064fa:	2b40      	cmp	r3, #64	@ 0x40
 80064fc:	d83c      	bhi.n	8006578 <_scanf_float+0xd4>
 80064fe:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006502:	b2c8      	uxtb	r0, r1
 8006504:	280e      	cmp	r0, #14
 8006506:	d93a      	bls.n	800657e <_scanf_float+0xda>
 8006508:	f1b9 0f00 	cmp.w	r9, #0
 800650c:	d003      	beq.n	8006516 <_scanf_float+0x72>
 800650e:	6823      	ldr	r3, [r4, #0]
 8006510:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006514:	6023      	str	r3, [r4, #0]
 8006516:	f10a 3aff 	add.w	sl, sl, #4294967295
 800651a:	f1ba 0f01 	cmp.w	sl, #1
 800651e:	f200 8117 	bhi.w	8006750 <_scanf_float+0x2ac>
 8006522:	9b01      	ldr	r3, [sp, #4]
 8006524:	429e      	cmp	r6, r3
 8006526:	f200 8108 	bhi.w	800673a <_scanf_float+0x296>
 800652a:	2001      	movs	r0, #1
 800652c:	b007      	add	sp, #28
 800652e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006532:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006536:	2a0d      	cmp	r2, #13
 8006538:	d8e6      	bhi.n	8006508 <_scanf_float+0x64>
 800653a:	a101      	add	r1, pc, #4	@ (adr r1, 8006540 <_scanf_float+0x9c>)
 800653c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006540:	08006687 	.word	0x08006687
 8006544:	08006509 	.word	0x08006509
 8006548:	08006509 	.word	0x08006509
 800654c:	08006509 	.word	0x08006509
 8006550:	080066e7 	.word	0x080066e7
 8006554:	080066bf 	.word	0x080066bf
 8006558:	08006509 	.word	0x08006509
 800655c:	08006509 	.word	0x08006509
 8006560:	08006695 	.word	0x08006695
 8006564:	08006509 	.word	0x08006509
 8006568:	08006509 	.word	0x08006509
 800656c:	08006509 	.word	0x08006509
 8006570:	08006509 	.word	0x08006509
 8006574:	0800664d 	.word	0x0800664d
 8006578:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800657c:	e7db      	b.n	8006536 <_scanf_float+0x92>
 800657e:	290e      	cmp	r1, #14
 8006580:	d8c2      	bhi.n	8006508 <_scanf_float+0x64>
 8006582:	a001      	add	r0, pc, #4	@ (adr r0, 8006588 <_scanf_float+0xe4>)
 8006584:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006588:	0800663d 	.word	0x0800663d
 800658c:	08006509 	.word	0x08006509
 8006590:	0800663d 	.word	0x0800663d
 8006594:	080066d3 	.word	0x080066d3
 8006598:	08006509 	.word	0x08006509
 800659c:	080065e5 	.word	0x080065e5
 80065a0:	08006623 	.word	0x08006623
 80065a4:	08006623 	.word	0x08006623
 80065a8:	08006623 	.word	0x08006623
 80065ac:	08006623 	.word	0x08006623
 80065b0:	08006623 	.word	0x08006623
 80065b4:	08006623 	.word	0x08006623
 80065b8:	08006623 	.word	0x08006623
 80065bc:	08006623 	.word	0x08006623
 80065c0:	08006623 	.word	0x08006623
 80065c4:	2b6e      	cmp	r3, #110	@ 0x6e
 80065c6:	d809      	bhi.n	80065dc <_scanf_float+0x138>
 80065c8:	2b60      	cmp	r3, #96	@ 0x60
 80065ca:	d8b2      	bhi.n	8006532 <_scanf_float+0x8e>
 80065cc:	2b54      	cmp	r3, #84	@ 0x54
 80065ce:	d07b      	beq.n	80066c8 <_scanf_float+0x224>
 80065d0:	2b59      	cmp	r3, #89	@ 0x59
 80065d2:	d199      	bne.n	8006508 <_scanf_float+0x64>
 80065d4:	2d07      	cmp	r5, #7
 80065d6:	d197      	bne.n	8006508 <_scanf_float+0x64>
 80065d8:	2508      	movs	r5, #8
 80065da:	e02c      	b.n	8006636 <_scanf_float+0x192>
 80065dc:	2b74      	cmp	r3, #116	@ 0x74
 80065de:	d073      	beq.n	80066c8 <_scanf_float+0x224>
 80065e0:	2b79      	cmp	r3, #121	@ 0x79
 80065e2:	e7f6      	b.n	80065d2 <_scanf_float+0x12e>
 80065e4:	6821      	ldr	r1, [r4, #0]
 80065e6:	05c8      	lsls	r0, r1, #23
 80065e8:	d51b      	bpl.n	8006622 <_scanf_float+0x17e>
 80065ea:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80065ee:	6021      	str	r1, [r4, #0]
 80065f0:	f109 0901 	add.w	r9, r9, #1
 80065f4:	f1bb 0f00 	cmp.w	fp, #0
 80065f8:	d003      	beq.n	8006602 <_scanf_float+0x15e>
 80065fa:	3201      	adds	r2, #1
 80065fc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006600:	60a2      	str	r2, [r4, #8]
 8006602:	68a3      	ldr	r3, [r4, #8]
 8006604:	3b01      	subs	r3, #1
 8006606:	60a3      	str	r3, [r4, #8]
 8006608:	6923      	ldr	r3, [r4, #16]
 800660a:	3301      	adds	r3, #1
 800660c:	6123      	str	r3, [r4, #16]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	3b01      	subs	r3, #1
 8006612:	2b00      	cmp	r3, #0
 8006614:	607b      	str	r3, [r7, #4]
 8006616:	f340 8087 	ble.w	8006728 <_scanf_float+0x284>
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	3301      	adds	r3, #1
 800661e:	603b      	str	r3, [r7, #0]
 8006620:	e765      	b.n	80064ee <_scanf_float+0x4a>
 8006622:	eb1a 0105 	adds.w	r1, sl, r5
 8006626:	f47f af6f 	bne.w	8006508 <_scanf_float+0x64>
 800662a:	6822      	ldr	r2, [r4, #0]
 800662c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006630:	6022      	str	r2, [r4, #0]
 8006632:	460d      	mov	r5, r1
 8006634:	468a      	mov	sl, r1
 8006636:	f806 3b01 	strb.w	r3, [r6], #1
 800663a:	e7e2      	b.n	8006602 <_scanf_float+0x15e>
 800663c:	6822      	ldr	r2, [r4, #0]
 800663e:	0610      	lsls	r0, r2, #24
 8006640:	f57f af62 	bpl.w	8006508 <_scanf_float+0x64>
 8006644:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006648:	6022      	str	r2, [r4, #0]
 800664a:	e7f4      	b.n	8006636 <_scanf_float+0x192>
 800664c:	f1ba 0f00 	cmp.w	sl, #0
 8006650:	d10e      	bne.n	8006670 <_scanf_float+0x1cc>
 8006652:	f1b9 0f00 	cmp.w	r9, #0
 8006656:	d10e      	bne.n	8006676 <_scanf_float+0x1d2>
 8006658:	6822      	ldr	r2, [r4, #0]
 800665a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800665e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006662:	d108      	bne.n	8006676 <_scanf_float+0x1d2>
 8006664:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006668:	6022      	str	r2, [r4, #0]
 800666a:	f04f 0a01 	mov.w	sl, #1
 800666e:	e7e2      	b.n	8006636 <_scanf_float+0x192>
 8006670:	f1ba 0f02 	cmp.w	sl, #2
 8006674:	d055      	beq.n	8006722 <_scanf_float+0x27e>
 8006676:	2d01      	cmp	r5, #1
 8006678:	d002      	beq.n	8006680 <_scanf_float+0x1dc>
 800667a:	2d04      	cmp	r5, #4
 800667c:	f47f af44 	bne.w	8006508 <_scanf_float+0x64>
 8006680:	3501      	adds	r5, #1
 8006682:	b2ed      	uxtb	r5, r5
 8006684:	e7d7      	b.n	8006636 <_scanf_float+0x192>
 8006686:	f1ba 0f01 	cmp.w	sl, #1
 800668a:	f47f af3d 	bne.w	8006508 <_scanf_float+0x64>
 800668e:	f04f 0a02 	mov.w	sl, #2
 8006692:	e7d0      	b.n	8006636 <_scanf_float+0x192>
 8006694:	b97d      	cbnz	r5, 80066b6 <_scanf_float+0x212>
 8006696:	f1b9 0f00 	cmp.w	r9, #0
 800669a:	f47f af38 	bne.w	800650e <_scanf_float+0x6a>
 800669e:	6822      	ldr	r2, [r4, #0]
 80066a0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80066a4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80066a8:	f040 8108 	bne.w	80068bc <_scanf_float+0x418>
 80066ac:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80066b0:	6022      	str	r2, [r4, #0]
 80066b2:	2501      	movs	r5, #1
 80066b4:	e7bf      	b.n	8006636 <_scanf_float+0x192>
 80066b6:	2d03      	cmp	r5, #3
 80066b8:	d0e2      	beq.n	8006680 <_scanf_float+0x1dc>
 80066ba:	2d05      	cmp	r5, #5
 80066bc:	e7de      	b.n	800667c <_scanf_float+0x1d8>
 80066be:	2d02      	cmp	r5, #2
 80066c0:	f47f af22 	bne.w	8006508 <_scanf_float+0x64>
 80066c4:	2503      	movs	r5, #3
 80066c6:	e7b6      	b.n	8006636 <_scanf_float+0x192>
 80066c8:	2d06      	cmp	r5, #6
 80066ca:	f47f af1d 	bne.w	8006508 <_scanf_float+0x64>
 80066ce:	2507      	movs	r5, #7
 80066d0:	e7b1      	b.n	8006636 <_scanf_float+0x192>
 80066d2:	6822      	ldr	r2, [r4, #0]
 80066d4:	0591      	lsls	r1, r2, #22
 80066d6:	f57f af17 	bpl.w	8006508 <_scanf_float+0x64>
 80066da:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80066de:	6022      	str	r2, [r4, #0]
 80066e0:	f8cd 9008 	str.w	r9, [sp, #8]
 80066e4:	e7a7      	b.n	8006636 <_scanf_float+0x192>
 80066e6:	6822      	ldr	r2, [r4, #0]
 80066e8:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80066ec:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80066f0:	d006      	beq.n	8006700 <_scanf_float+0x25c>
 80066f2:	0550      	lsls	r0, r2, #21
 80066f4:	f57f af08 	bpl.w	8006508 <_scanf_float+0x64>
 80066f8:	f1b9 0f00 	cmp.w	r9, #0
 80066fc:	f000 80de 	beq.w	80068bc <_scanf_float+0x418>
 8006700:	0591      	lsls	r1, r2, #22
 8006702:	bf58      	it	pl
 8006704:	9902      	ldrpl	r1, [sp, #8]
 8006706:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800670a:	bf58      	it	pl
 800670c:	eba9 0101 	subpl.w	r1, r9, r1
 8006710:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006714:	bf58      	it	pl
 8006716:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800671a:	6022      	str	r2, [r4, #0]
 800671c:	f04f 0900 	mov.w	r9, #0
 8006720:	e789      	b.n	8006636 <_scanf_float+0x192>
 8006722:	f04f 0a03 	mov.w	sl, #3
 8006726:	e786      	b.n	8006636 <_scanf_float+0x192>
 8006728:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800672c:	4639      	mov	r1, r7
 800672e:	4640      	mov	r0, r8
 8006730:	4798      	blx	r3
 8006732:	2800      	cmp	r0, #0
 8006734:	f43f aedb 	beq.w	80064ee <_scanf_float+0x4a>
 8006738:	e6e6      	b.n	8006508 <_scanf_float+0x64>
 800673a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800673e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006742:	463a      	mov	r2, r7
 8006744:	4640      	mov	r0, r8
 8006746:	4798      	blx	r3
 8006748:	6923      	ldr	r3, [r4, #16]
 800674a:	3b01      	subs	r3, #1
 800674c:	6123      	str	r3, [r4, #16]
 800674e:	e6e8      	b.n	8006522 <_scanf_float+0x7e>
 8006750:	1e6b      	subs	r3, r5, #1
 8006752:	2b06      	cmp	r3, #6
 8006754:	d824      	bhi.n	80067a0 <_scanf_float+0x2fc>
 8006756:	2d02      	cmp	r5, #2
 8006758:	d836      	bhi.n	80067c8 <_scanf_float+0x324>
 800675a:	9b01      	ldr	r3, [sp, #4]
 800675c:	429e      	cmp	r6, r3
 800675e:	f67f aee4 	bls.w	800652a <_scanf_float+0x86>
 8006762:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006766:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800676a:	463a      	mov	r2, r7
 800676c:	4640      	mov	r0, r8
 800676e:	4798      	blx	r3
 8006770:	6923      	ldr	r3, [r4, #16]
 8006772:	3b01      	subs	r3, #1
 8006774:	6123      	str	r3, [r4, #16]
 8006776:	e7f0      	b.n	800675a <_scanf_float+0x2b6>
 8006778:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800677c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006780:	463a      	mov	r2, r7
 8006782:	4640      	mov	r0, r8
 8006784:	4798      	blx	r3
 8006786:	6923      	ldr	r3, [r4, #16]
 8006788:	3b01      	subs	r3, #1
 800678a:	6123      	str	r3, [r4, #16]
 800678c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006790:	fa5f fa8a 	uxtb.w	sl, sl
 8006794:	f1ba 0f02 	cmp.w	sl, #2
 8006798:	d1ee      	bne.n	8006778 <_scanf_float+0x2d4>
 800679a:	3d03      	subs	r5, #3
 800679c:	b2ed      	uxtb	r5, r5
 800679e:	1b76      	subs	r6, r6, r5
 80067a0:	6823      	ldr	r3, [r4, #0]
 80067a2:	05da      	lsls	r2, r3, #23
 80067a4:	d530      	bpl.n	8006808 <_scanf_float+0x364>
 80067a6:	055b      	lsls	r3, r3, #21
 80067a8:	d511      	bpl.n	80067ce <_scanf_float+0x32a>
 80067aa:	9b01      	ldr	r3, [sp, #4]
 80067ac:	429e      	cmp	r6, r3
 80067ae:	f67f aebc 	bls.w	800652a <_scanf_float+0x86>
 80067b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80067b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80067ba:	463a      	mov	r2, r7
 80067bc:	4640      	mov	r0, r8
 80067be:	4798      	blx	r3
 80067c0:	6923      	ldr	r3, [r4, #16]
 80067c2:	3b01      	subs	r3, #1
 80067c4:	6123      	str	r3, [r4, #16]
 80067c6:	e7f0      	b.n	80067aa <_scanf_float+0x306>
 80067c8:	46aa      	mov	sl, r5
 80067ca:	46b3      	mov	fp, r6
 80067cc:	e7de      	b.n	800678c <_scanf_float+0x2e8>
 80067ce:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80067d2:	6923      	ldr	r3, [r4, #16]
 80067d4:	2965      	cmp	r1, #101	@ 0x65
 80067d6:	f103 33ff 	add.w	r3, r3, #4294967295
 80067da:	f106 35ff 	add.w	r5, r6, #4294967295
 80067de:	6123      	str	r3, [r4, #16]
 80067e0:	d00c      	beq.n	80067fc <_scanf_float+0x358>
 80067e2:	2945      	cmp	r1, #69	@ 0x45
 80067e4:	d00a      	beq.n	80067fc <_scanf_float+0x358>
 80067e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80067ea:	463a      	mov	r2, r7
 80067ec:	4640      	mov	r0, r8
 80067ee:	4798      	blx	r3
 80067f0:	6923      	ldr	r3, [r4, #16]
 80067f2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80067f6:	3b01      	subs	r3, #1
 80067f8:	1eb5      	subs	r5, r6, #2
 80067fa:	6123      	str	r3, [r4, #16]
 80067fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006800:	463a      	mov	r2, r7
 8006802:	4640      	mov	r0, r8
 8006804:	4798      	blx	r3
 8006806:	462e      	mov	r6, r5
 8006808:	6822      	ldr	r2, [r4, #0]
 800680a:	f012 0210 	ands.w	r2, r2, #16
 800680e:	d001      	beq.n	8006814 <_scanf_float+0x370>
 8006810:	2000      	movs	r0, #0
 8006812:	e68b      	b.n	800652c <_scanf_float+0x88>
 8006814:	7032      	strb	r2, [r6, #0]
 8006816:	6823      	ldr	r3, [r4, #0]
 8006818:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800681c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006820:	d11c      	bne.n	800685c <_scanf_float+0x3b8>
 8006822:	9b02      	ldr	r3, [sp, #8]
 8006824:	454b      	cmp	r3, r9
 8006826:	eba3 0209 	sub.w	r2, r3, r9
 800682a:	d123      	bne.n	8006874 <_scanf_float+0x3d0>
 800682c:	9901      	ldr	r1, [sp, #4]
 800682e:	2200      	movs	r2, #0
 8006830:	4640      	mov	r0, r8
 8006832:	f002 fbf9 	bl	8009028 <_strtod_r>
 8006836:	9b03      	ldr	r3, [sp, #12]
 8006838:	6821      	ldr	r1, [r4, #0]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f011 0f02 	tst.w	r1, #2
 8006840:	ec57 6b10 	vmov	r6, r7, d0
 8006844:	f103 0204 	add.w	r2, r3, #4
 8006848:	d01f      	beq.n	800688a <_scanf_float+0x3e6>
 800684a:	9903      	ldr	r1, [sp, #12]
 800684c:	600a      	str	r2, [r1, #0]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	e9c3 6700 	strd	r6, r7, [r3]
 8006854:	68e3      	ldr	r3, [r4, #12]
 8006856:	3301      	adds	r3, #1
 8006858:	60e3      	str	r3, [r4, #12]
 800685a:	e7d9      	b.n	8006810 <_scanf_float+0x36c>
 800685c:	9b04      	ldr	r3, [sp, #16]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d0e4      	beq.n	800682c <_scanf_float+0x388>
 8006862:	9905      	ldr	r1, [sp, #20]
 8006864:	230a      	movs	r3, #10
 8006866:	3101      	adds	r1, #1
 8006868:	4640      	mov	r0, r8
 800686a:	f002 fc5d 	bl	8009128 <_strtol_r>
 800686e:	9b04      	ldr	r3, [sp, #16]
 8006870:	9e05      	ldr	r6, [sp, #20]
 8006872:	1ac2      	subs	r2, r0, r3
 8006874:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006878:	429e      	cmp	r6, r3
 800687a:	bf28      	it	cs
 800687c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006880:	4910      	ldr	r1, [pc, #64]	@ (80068c4 <_scanf_float+0x420>)
 8006882:	4630      	mov	r0, r6
 8006884:	f000 f8e4 	bl	8006a50 <siprintf>
 8006888:	e7d0      	b.n	800682c <_scanf_float+0x388>
 800688a:	f011 0f04 	tst.w	r1, #4
 800688e:	9903      	ldr	r1, [sp, #12]
 8006890:	600a      	str	r2, [r1, #0]
 8006892:	d1dc      	bne.n	800684e <_scanf_float+0x3aa>
 8006894:	681d      	ldr	r5, [r3, #0]
 8006896:	4632      	mov	r2, r6
 8006898:	463b      	mov	r3, r7
 800689a:	4630      	mov	r0, r6
 800689c:	4639      	mov	r1, r7
 800689e:	f7fa f945 	bl	8000b2c <__aeabi_dcmpun>
 80068a2:	b128      	cbz	r0, 80068b0 <_scanf_float+0x40c>
 80068a4:	4808      	ldr	r0, [pc, #32]	@ (80068c8 <_scanf_float+0x424>)
 80068a6:	f000 f9b7 	bl	8006c18 <nanf>
 80068aa:	ed85 0a00 	vstr	s0, [r5]
 80068ae:	e7d1      	b.n	8006854 <_scanf_float+0x3b0>
 80068b0:	4630      	mov	r0, r6
 80068b2:	4639      	mov	r1, r7
 80068b4:	f7fa f998 	bl	8000be8 <__aeabi_d2f>
 80068b8:	6028      	str	r0, [r5, #0]
 80068ba:	e7cb      	b.n	8006854 <_scanf_float+0x3b0>
 80068bc:	f04f 0900 	mov.w	r9, #0
 80068c0:	e629      	b.n	8006516 <_scanf_float+0x72>
 80068c2:	bf00      	nop
 80068c4:	0800a5ac 	.word	0x0800a5ac
 80068c8:	0800a945 	.word	0x0800a945

080068cc <std>:
 80068cc:	2300      	movs	r3, #0
 80068ce:	b510      	push	{r4, lr}
 80068d0:	4604      	mov	r4, r0
 80068d2:	e9c0 3300 	strd	r3, r3, [r0]
 80068d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80068da:	6083      	str	r3, [r0, #8]
 80068dc:	8181      	strh	r1, [r0, #12]
 80068de:	6643      	str	r3, [r0, #100]	@ 0x64
 80068e0:	81c2      	strh	r2, [r0, #14]
 80068e2:	6183      	str	r3, [r0, #24]
 80068e4:	4619      	mov	r1, r3
 80068e6:	2208      	movs	r2, #8
 80068e8:	305c      	adds	r0, #92	@ 0x5c
 80068ea:	f000 f914 	bl	8006b16 <memset>
 80068ee:	4b0d      	ldr	r3, [pc, #52]	@ (8006924 <std+0x58>)
 80068f0:	6263      	str	r3, [r4, #36]	@ 0x24
 80068f2:	4b0d      	ldr	r3, [pc, #52]	@ (8006928 <std+0x5c>)
 80068f4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80068f6:	4b0d      	ldr	r3, [pc, #52]	@ (800692c <std+0x60>)
 80068f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80068fa:	4b0d      	ldr	r3, [pc, #52]	@ (8006930 <std+0x64>)
 80068fc:	6323      	str	r3, [r4, #48]	@ 0x30
 80068fe:	4b0d      	ldr	r3, [pc, #52]	@ (8006934 <std+0x68>)
 8006900:	6224      	str	r4, [r4, #32]
 8006902:	429c      	cmp	r4, r3
 8006904:	d006      	beq.n	8006914 <std+0x48>
 8006906:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800690a:	4294      	cmp	r4, r2
 800690c:	d002      	beq.n	8006914 <std+0x48>
 800690e:	33d0      	adds	r3, #208	@ 0xd0
 8006910:	429c      	cmp	r4, r3
 8006912:	d105      	bne.n	8006920 <std+0x54>
 8006914:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006918:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800691c:	f000 b978 	b.w	8006c10 <__retarget_lock_init_recursive>
 8006920:	bd10      	pop	{r4, pc}
 8006922:	bf00      	nop
 8006924:	08006a91 	.word	0x08006a91
 8006928:	08006ab3 	.word	0x08006ab3
 800692c:	08006aeb 	.word	0x08006aeb
 8006930:	08006b0f 	.word	0x08006b0f
 8006934:	20000404 	.word	0x20000404

08006938 <stdio_exit_handler>:
 8006938:	4a02      	ldr	r2, [pc, #8]	@ (8006944 <stdio_exit_handler+0xc>)
 800693a:	4903      	ldr	r1, [pc, #12]	@ (8006948 <stdio_exit_handler+0x10>)
 800693c:	4803      	ldr	r0, [pc, #12]	@ (800694c <stdio_exit_handler+0x14>)
 800693e:	f000 b869 	b.w	8006a14 <_fwalk_sglue>
 8006942:	bf00      	nop
 8006944:	20000010 	.word	0x20000010
 8006948:	080094e5 	.word	0x080094e5
 800694c:	20000020 	.word	0x20000020

08006950 <cleanup_stdio>:
 8006950:	6841      	ldr	r1, [r0, #4]
 8006952:	4b0c      	ldr	r3, [pc, #48]	@ (8006984 <cleanup_stdio+0x34>)
 8006954:	4299      	cmp	r1, r3
 8006956:	b510      	push	{r4, lr}
 8006958:	4604      	mov	r4, r0
 800695a:	d001      	beq.n	8006960 <cleanup_stdio+0x10>
 800695c:	f002 fdc2 	bl	80094e4 <_fflush_r>
 8006960:	68a1      	ldr	r1, [r4, #8]
 8006962:	4b09      	ldr	r3, [pc, #36]	@ (8006988 <cleanup_stdio+0x38>)
 8006964:	4299      	cmp	r1, r3
 8006966:	d002      	beq.n	800696e <cleanup_stdio+0x1e>
 8006968:	4620      	mov	r0, r4
 800696a:	f002 fdbb 	bl	80094e4 <_fflush_r>
 800696e:	68e1      	ldr	r1, [r4, #12]
 8006970:	4b06      	ldr	r3, [pc, #24]	@ (800698c <cleanup_stdio+0x3c>)
 8006972:	4299      	cmp	r1, r3
 8006974:	d004      	beq.n	8006980 <cleanup_stdio+0x30>
 8006976:	4620      	mov	r0, r4
 8006978:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800697c:	f002 bdb2 	b.w	80094e4 <_fflush_r>
 8006980:	bd10      	pop	{r4, pc}
 8006982:	bf00      	nop
 8006984:	20000404 	.word	0x20000404
 8006988:	2000046c 	.word	0x2000046c
 800698c:	200004d4 	.word	0x200004d4

08006990 <global_stdio_init.part.0>:
 8006990:	b510      	push	{r4, lr}
 8006992:	4b0b      	ldr	r3, [pc, #44]	@ (80069c0 <global_stdio_init.part.0+0x30>)
 8006994:	4c0b      	ldr	r4, [pc, #44]	@ (80069c4 <global_stdio_init.part.0+0x34>)
 8006996:	4a0c      	ldr	r2, [pc, #48]	@ (80069c8 <global_stdio_init.part.0+0x38>)
 8006998:	601a      	str	r2, [r3, #0]
 800699a:	4620      	mov	r0, r4
 800699c:	2200      	movs	r2, #0
 800699e:	2104      	movs	r1, #4
 80069a0:	f7ff ff94 	bl	80068cc <std>
 80069a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80069a8:	2201      	movs	r2, #1
 80069aa:	2109      	movs	r1, #9
 80069ac:	f7ff ff8e 	bl	80068cc <std>
 80069b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80069b4:	2202      	movs	r2, #2
 80069b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069ba:	2112      	movs	r1, #18
 80069bc:	f7ff bf86 	b.w	80068cc <std>
 80069c0:	2000053c 	.word	0x2000053c
 80069c4:	20000404 	.word	0x20000404
 80069c8:	08006939 	.word	0x08006939

080069cc <__sfp_lock_acquire>:
 80069cc:	4801      	ldr	r0, [pc, #4]	@ (80069d4 <__sfp_lock_acquire+0x8>)
 80069ce:	f000 b920 	b.w	8006c12 <__retarget_lock_acquire_recursive>
 80069d2:	bf00      	nop
 80069d4:	20000545 	.word	0x20000545

080069d8 <__sfp_lock_release>:
 80069d8:	4801      	ldr	r0, [pc, #4]	@ (80069e0 <__sfp_lock_release+0x8>)
 80069da:	f000 b91b 	b.w	8006c14 <__retarget_lock_release_recursive>
 80069de:	bf00      	nop
 80069e0:	20000545 	.word	0x20000545

080069e4 <__sinit>:
 80069e4:	b510      	push	{r4, lr}
 80069e6:	4604      	mov	r4, r0
 80069e8:	f7ff fff0 	bl	80069cc <__sfp_lock_acquire>
 80069ec:	6a23      	ldr	r3, [r4, #32]
 80069ee:	b11b      	cbz	r3, 80069f8 <__sinit+0x14>
 80069f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069f4:	f7ff bff0 	b.w	80069d8 <__sfp_lock_release>
 80069f8:	4b04      	ldr	r3, [pc, #16]	@ (8006a0c <__sinit+0x28>)
 80069fa:	6223      	str	r3, [r4, #32]
 80069fc:	4b04      	ldr	r3, [pc, #16]	@ (8006a10 <__sinit+0x2c>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d1f5      	bne.n	80069f0 <__sinit+0xc>
 8006a04:	f7ff ffc4 	bl	8006990 <global_stdio_init.part.0>
 8006a08:	e7f2      	b.n	80069f0 <__sinit+0xc>
 8006a0a:	bf00      	nop
 8006a0c:	08006951 	.word	0x08006951
 8006a10:	2000053c 	.word	0x2000053c

08006a14 <_fwalk_sglue>:
 8006a14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a18:	4607      	mov	r7, r0
 8006a1a:	4688      	mov	r8, r1
 8006a1c:	4614      	mov	r4, r2
 8006a1e:	2600      	movs	r6, #0
 8006a20:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006a24:	f1b9 0901 	subs.w	r9, r9, #1
 8006a28:	d505      	bpl.n	8006a36 <_fwalk_sglue+0x22>
 8006a2a:	6824      	ldr	r4, [r4, #0]
 8006a2c:	2c00      	cmp	r4, #0
 8006a2e:	d1f7      	bne.n	8006a20 <_fwalk_sglue+0xc>
 8006a30:	4630      	mov	r0, r6
 8006a32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a36:	89ab      	ldrh	r3, [r5, #12]
 8006a38:	2b01      	cmp	r3, #1
 8006a3a:	d907      	bls.n	8006a4c <_fwalk_sglue+0x38>
 8006a3c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006a40:	3301      	adds	r3, #1
 8006a42:	d003      	beq.n	8006a4c <_fwalk_sglue+0x38>
 8006a44:	4629      	mov	r1, r5
 8006a46:	4638      	mov	r0, r7
 8006a48:	47c0      	blx	r8
 8006a4a:	4306      	orrs	r6, r0
 8006a4c:	3568      	adds	r5, #104	@ 0x68
 8006a4e:	e7e9      	b.n	8006a24 <_fwalk_sglue+0x10>

08006a50 <siprintf>:
 8006a50:	b40e      	push	{r1, r2, r3}
 8006a52:	b500      	push	{lr}
 8006a54:	b09c      	sub	sp, #112	@ 0x70
 8006a56:	ab1d      	add	r3, sp, #116	@ 0x74
 8006a58:	9002      	str	r0, [sp, #8]
 8006a5a:	9006      	str	r0, [sp, #24]
 8006a5c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006a60:	4809      	ldr	r0, [pc, #36]	@ (8006a88 <siprintf+0x38>)
 8006a62:	9107      	str	r1, [sp, #28]
 8006a64:	9104      	str	r1, [sp, #16]
 8006a66:	4909      	ldr	r1, [pc, #36]	@ (8006a8c <siprintf+0x3c>)
 8006a68:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a6c:	9105      	str	r1, [sp, #20]
 8006a6e:	6800      	ldr	r0, [r0, #0]
 8006a70:	9301      	str	r3, [sp, #4]
 8006a72:	a902      	add	r1, sp, #8
 8006a74:	f002 fbb6 	bl	80091e4 <_svfiprintf_r>
 8006a78:	9b02      	ldr	r3, [sp, #8]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	701a      	strb	r2, [r3, #0]
 8006a7e:	b01c      	add	sp, #112	@ 0x70
 8006a80:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a84:	b003      	add	sp, #12
 8006a86:	4770      	bx	lr
 8006a88:	2000001c 	.word	0x2000001c
 8006a8c:	ffff0208 	.word	0xffff0208

08006a90 <__sread>:
 8006a90:	b510      	push	{r4, lr}
 8006a92:	460c      	mov	r4, r1
 8006a94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a98:	f000 f86c 	bl	8006b74 <_read_r>
 8006a9c:	2800      	cmp	r0, #0
 8006a9e:	bfab      	itete	ge
 8006aa0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006aa2:	89a3      	ldrhlt	r3, [r4, #12]
 8006aa4:	181b      	addge	r3, r3, r0
 8006aa6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006aaa:	bfac      	ite	ge
 8006aac:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006aae:	81a3      	strhlt	r3, [r4, #12]
 8006ab0:	bd10      	pop	{r4, pc}

08006ab2 <__swrite>:
 8006ab2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ab6:	461f      	mov	r7, r3
 8006ab8:	898b      	ldrh	r3, [r1, #12]
 8006aba:	05db      	lsls	r3, r3, #23
 8006abc:	4605      	mov	r5, r0
 8006abe:	460c      	mov	r4, r1
 8006ac0:	4616      	mov	r6, r2
 8006ac2:	d505      	bpl.n	8006ad0 <__swrite+0x1e>
 8006ac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ac8:	2302      	movs	r3, #2
 8006aca:	2200      	movs	r2, #0
 8006acc:	f000 f840 	bl	8006b50 <_lseek_r>
 8006ad0:	89a3      	ldrh	r3, [r4, #12]
 8006ad2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ad6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006ada:	81a3      	strh	r3, [r4, #12]
 8006adc:	4632      	mov	r2, r6
 8006ade:	463b      	mov	r3, r7
 8006ae0:	4628      	mov	r0, r5
 8006ae2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ae6:	f000 b857 	b.w	8006b98 <_write_r>

08006aea <__sseek>:
 8006aea:	b510      	push	{r4, lr}
 8006aec:	460c      	mov	r4, r1
 8006aee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006af2:	f000 f82d 	bl	8006b50 <_lseek_r>
 8006af6:	1c43      	adds	r3, r0, #1
 8006af8:	89a3      	ldrh	r3, [r4, #12]
 8006afa:	bf15      	itete	ne
 8006afc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006afe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006b02:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006b06:	81a3      	strheq	r3, [r4, #12]
 8006b08:	bf18      	it	ne
 8006b0a:	81a3      	strhne	r3, [r4, #12]
 8006b0c:	bd10      	pop	{r4, pc}

08006b0e <__sclose>:
 8006b0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b12:	f000 b80d 	b.w	8006b30 <_close_r>

08006b16 <memset>:
 8006b16:	4402      	add	r2, r0
 8006b18:	4603      	mov	r3, r0
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d100      	bne.n	8006b20 <memset+0xa>
 8006b1e:	4770      	bx	lr
 8006b20:	f803 1b01 	strb.w	r1, [r3], #1
 8006b24:	e7f9      	b.n	8006b1a <memset+0x4>
	...

08006b28 <_localeconv_r>:
 8006b28:	4800      	ldr	r0, [pc, #0]	@ (8006b2c <_localeconv_r+0x4>)
 8006b2a:	4770      	bx	lr
 8006b2c:	2000015c 	.word	0x2000015c

08006b30 <_close_r>:
 8006b30:	b538      	push	{r3, r4, r5, lr}
 8006b32:	4d06      	ldr	r5, [pc, #24]	@ (8006b4c <_close_r+0x1c>)
 8006b34:	2300      	movs	r3, #0
 8006b36:	4604      	mov	r4, r0
 8006b38:	4608      	mov	r0, r1
 8006b3a:	602b      	str	r3, [r5, #0]
 8006b3c:	f7fb fcca 	bl	80024d4 <_close>
 8006b40:	1c43      	adds	r3, r0, #1
 8006b42:	d102      	bne.n	8006b4a <_close_r+0x1a>
 8006b44:	682b      	ldr	r3, [r5, #0]
 8006b46:	b103      	cbz	r3, 8006b4a <_close_r+0x1a>
 8006b48:	6023      	str	r3, [r4, #0]
 8006b4a:	bd38      	pop	{r3, r4, r5, pc}
 8006b4c:	20000540 	.word	0x20000540

08006b50 <_lseek_r>:
 8006b50:	b538      	push	{r3, r4, r5, lr}
 8006b52:	4d07      	ldr	r5, [pc, #28]	@ (8006b70 <_lseek_r+0x20>)
 8006b54:	4604      	mov	r4, r0
 8006b56:	4608      	mov	r0, r1
 8006b58:	4611      	mov	r1, r2
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	602a      	str	r2, [r5, #0]
 8006b5e:	461a      	mov	r2, r3
 8006b60:	f7fb fcdf 	bl	8002522 <_lseek>
 8006b64:	1c43      	adds	r3, r0, #1
 8006b66:	d102      	bne.n	8006b6e <_lseek_r+0x1e>
 8006b68:	682b      	ldr	r3, [r5, #0]
 8006b6a:	b103      	cbz	r3, 8006b6e <_lseek_r+0x1e>
 8006b6c:	6023      	str	r3, [r4, #0]
 8006b6e:	bd38      	pop	{r3, r4, r5, pc}
 8006b70:	20000540 	.word	0x20000540

08006b74 <_read_r>:
 8006b74:	b538      	push	{r3, r4, r5, lr}
 8006b76:	4d07      	ldr	r5, [pc, #28]	@ (8006b94 <_read_r+0x20>)
 8006b78:	4604      	mov	r4, r0
 8006b7a:	4608      	mov	r0, r1
 8006b7c:	4611      	mov	r1, r2
 8006b7e:	2200      	movs	r2, #0
 8006b80:	602a      	str	r2, [r5, #0]
 8006b82:	461a      	mov	r2, r3
 8006b84:	f7fb fc6d 	bl	8002462 <_read>
 8006b88:	1c43      	adds	r3, r0, #1
 8006b8a:	d102      	bne.n	8006b92 <_read_r+0x1e>
 8006b8c:	682b      	ldr	r3, [r5, #0]
 8006b8e:	b103      	cbz	r3, 8006b92 <_read_r+0x1e>
 8006b90:	6023      	str	r3, [r4, #0]
 8006b92:	bd38      	pop	{r3, r4, r5, pc}
 8006b94:	20000540 	.word	0x20000540

08006b98 <_write_r>:
 8006b98:	b538      	push	{r3, r4, r5, lr}
 8006b9a:	4d07      	ldr	r5, [pc, #28]	@ (8006bb8 <_write_r+0x20>)
 8006b9c:	4604      	mov	r4, r0
 8006b9e:	4608      	mov	r0, r1
 8006ba0:	4611      	mov	r1, r2
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	602a      	str	r2, [r5, #0]
 8006ba6:	461a      	mov	r2, r3
 8006ba8:	f7fb fc78 	bl	800249c <_write>
 8006bac:	1c43      	adds	r3, r0, #1
 8006bae:	d102      	bne.n	8006bb6 <_write_r+0x1e>
 8006bb0:	682b      	ldr	r3, [r5, #0]
 8006bb2:	b103      	cbz	r3, 8006bb6 <_write_r+0x1e>
 8006bb4:	6023      	str	r3, [r4, #0]
 8006bb6:	bd38      	pop	{r3, r4, r5, pc}
 8006bb8:	20000540 	.word	0x20000540

08006bbc <__errno>:
 8006bbc:	4b01      	ldr	r3, [pc, #4]	@ (8006bc4 <__errno+0x8>)
 8006bbe:	6818      	ldr	r0, [r3, #0]
 8006bc0:	4770      	bx	lr
 8006bc2:	bf00      	nop
 8006bc4:	2000001c 	.word	0x2000001c

08006bc8 <__libc_init_array>:
 8006bc8:	b570      	push	{r4, r5, r6, lr}
 8006bca:	4d0d      	ldr	r5, [pc, #52]	@ (8006c00 <__libc_init_array+0x38>)
 8006bcc:	4c0d      	ldr	r4, [pc, #52]	@ (8006c04 <__libc_init_array+0x3c>)
 8006bce:	1b64      	subs	r4, r4, r5
 8006bd0:	10a4      	asrs	r4, r4, #2
 8006bd2:	2600      	movs	r6, #0
 8006bd4:	42a6      	cmp	r6, r4
 8006bd6:	d109      	bne.n	8006bec <__libc_init_array+0x24>
 8006bd8:	4d0b      	ldr	r5, [pc, #44]	@ (8006c08 <__libc_init_array+0x40>)
 8006bda:	4c0c      	ldr	r4, [pc, #48]	@ (8006c0c <__libc_init_array+0x44>)
 8006bdc:	f003 fc78 	bl	800a4d0 <_init>
 8006be0:	1b64      	subs	r4, r4, r5
 8006be2:	10a4      	asrs	r4, r4, #2
 8006be4:	2600      	movs	r6, #0
 8006be6:	42a6      	cmp	r6, r4
 8006be8:	d105      	bne.n	8006bf6 <__libc_init_array+0x2e>
 8006bea:	bd70      	pop	{r4, r5, r6, pc}
 8006bec:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bf0:	4798      	blx	r3
 8006bf2:	3601      	adds	r6, #1
 8006bf4:	e7ee      	b.n	8006bd4 <__libc_init_array+0xc>
 8006bf6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bfa:	4798      	blx	r3
 8006bfc:	3601      	adds	r6, #1
 8006bfe:	e7f2      	b.n	8006be6 <__libc_init_array+0x1e>
 8006c00:	0800a9b0 	.word	0x0800a9b0
 8006c04:	0800a9b0 	.word	0x0800a9b0
 8006c08:	0800a9b0 	.word	0x0800a9b0
 8006c0c:	0800a9b4 	.word	0x0800a9b4

08006c10 <__retarget_lock_init_recursive>:
 8006c10:	4770      	bx	lr

08006c12 <__retarget_lock_acquire_recursive>:
 8006c12:	4770      	bx	lr

08006c14 <__retarget_lock_release_recursive>:
 8006c14:	4770      	bx	lr
	...

08006c18 <nanf>:
 8006c18:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006c20 <nanf+0x8>
 8006c1c:	4770      	bx	lr
 8006c1e:	bf00      	nop
 8006c20:	7fc00000 	.word	0x7fc00000

08006c24 <quorem>:
 8006c24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c28:	6903      	ldr	r3, [r0, #16]
 8006c2a:	690c      	ldr	r4, [r1, #16]
 8006c2c:	42a3      	cmp	r3, r4
 8006c2e:	4607      	mov	r7, r0
 8006c30:	db7e      	blt.n	8006d30 <quorem+0x10c>
 8006c32:	3c01      	subs	r4, #1
 8006c34:	f101 0814 	add.w	r8, r1, #20
 8006c38:	00a3      	lsls	r3, r4, #2
 8006c3a:	f100 0514 	add.w	r5, r0, #20
 8006c3e:	9300      	str	r3, [sp, #0]
 8006c40:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c44:	9301      	str	r3, [sp, #4]
 8006c46:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006c4a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c4e:	3301      	adds	r3, #1
 8006c50:	429a      	cmp	r2, r3
 8006c52:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006c56:	fbb2 f6f3 	udiv	r6, r2, r3
 8006c5a:	d32e      	bcc.n	8006cba <quorem+0x96>
 8006c5c:	f04f 0a00 	mov.w	sl, #0
 8006c60:	46c4      	mov	ip, r8
 8006c62:	46ae      	mov	lr, r5
 8006c64:	46d3      	mov	fp, sl
 8006c66:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006c6a:	b298      	uxth	r0, r3
 8006c6c:	fb06 a000 	mla	r0, r6, r0, sl
 8006c70:	0c02      	lsrs	r2, r0, #16
 8006c72:	0c1b      	lsrs	r3, r3, #16
 8006c74:	fb06 2303 	mla	r3, r6, r3, r2
 8006c78:	f8de 2000 	ldr.w	r2, [lr]
 8006c7c:	b280      	uxth	r0, r0
 8006c7e:	b292      	uxth	r2, r2
 8006c80:	1a12      	subs	r2, r2, r0
 8006c82:	445a      	add	r2, fp
 8006c84:	f8de 0000 	ldr.w	r0, [lr]
 8006c88:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006c8c:	b29b      	uxth	r3, r3
 8006c8e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006c92:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006c96:	b292      	uxth	r2, r2
 8006c98:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006c9c:	45e1      	cmp	r9, ip
 8006c9e:	f84e 2b04 	str.w	r2, [lr], #4
 8006ca2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006ca6:	d2de      	bcs.n	8006c66 <quorem+0x42>
 8006ca8:	9b00      	ldr	r3, [sp, #0]
 8006caa:	58eb      	ldr	r3, [r5, r3]
 8006cac:	b92b      	cbnz	r3, 8006cba <quorem+0x96>
 8006cae:	9b01      	ldr	r3, [sp, #4]
 8006cb0:	3b04      	subs	r3, #4
 8006cb2:	429d      	cmp	r5, r3
 8006cb4:	461a      	mov	r2, r3
 8006cb6:	d32f      	bcc.n	8006d18 <quorem+0xf4>
 8006cb8:	613c      	str	r4, [r7, #16]
 8006cba:	4638      	mov	r0, r7
 8006cbc:	f001 f9c4 	bl	8008048 <__mcmp>
 8006cc0:	2800      	cmp	r0, #0
 8006cc2:	db25      	blt.n	8006d10 <quorem+0xec>
 8006cc4:	4629      	mov	r1, r5
 8006cc6:	2000      	movs	r0, #0
 8006cc8:	f858 2b04 	ldr.w	r2, [r8], #4
 8006ccc:	f8d1 c000 	ldr.w	ip, [r1]
 8006cd0:	fa1f fe82 	uxth.w	lr, r2
 8006cd4:	fa1f f38c 	uxth.w	r3, ip
 8006cd8:	eba3 030e 	sub.w	r3, r3, lr
 8006cdc:	4403      	add	r3, r0
 8006cde:	0c12      	lsrs	r2, r2, #16
 8006ce0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006ce4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006ce8:	b29b      	uxth	r3, r3
 8006cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006cee:	45c1      	cmp	r9, r8
 8006cf0:	f841 3b04 	str.w	r3, [r1], #4
 8006cf4:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006cf8:	d2e6      	bcs.n	8006cc8 <quorem+0xa4>
 8006cfa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006cfe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006d02:	b922      	cbnz	r2, 8006d0e <quorem+0xea>
 8006d04:	3b04      	subs	r3, #4
 8006d06:	429d      	cmp	r5, r3
 8006d08:	461a      	mov	r2, r3
 8006d0a:	d30b      	bcc.n	8006d24 <quorem+0x100>
 8006d0c:	613c      	str	r4, [r7, #16]
 8006d0e:	3601      	adds	r6, #1
 8006d10:	4630      	mov	r0, r6
 8006d12:	b003      	add	sp, #12
 8006d14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d18:	6812      	ldr	r2, [r2, #0]
 8006d1a:	3b04      	subs	r3, #4
 8006d1c:	2a00      	cmp	r2, #0
 8006d1e:	d1cb      	bne.n	8006cb8 <quorem+0x94>
 8006d20:	3c01      	subs	r4, #1
 8006d22:	e7c6      	b.n	8006cb2 <quorem+0x8e>
 8006d24:	6812      	ldr	r2, [r2, #0]
 8006d26:	3b04      	subs	r3, #4
 8006d28:	2a00      	cmp	r2, #0
 8006d2a:	d1ef      	bne.n	8006d0c <quorem+0xe8>
 8006d2c:	3c01      	subs	r4, #1
 8006d2e:	e7ea      	b.n	8006d06 <quorem+0xe2>
 8006d30:	2000      	movs	r0, #0
 8006d32:	e7ee      	b.n	8006d12 <quorem+0xee>
 8006d34:	0000      	movs	r0, r0
	...

08006d38 <_dtoa_r>:
 8006d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d3c:	69c7      	ldr	r7, [r0, #28]
 8006d3e:	b099      	sub	sp, #100	@ 0x64
 8006d40:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006d44:	ec55 4b10 	vmov	r4, r5, d0
 8006d48:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006d4a:	9109      	str	r1, [sp, #36]	@ 0x24
 8006d4c:	4683      	mov	fp, r0
 8006d4e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006d50:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006d52:	b97f      	cbnz	r7, 8006d74 <_dtoa_r+0x3c>
 8006d54:	2010      	movs	r0, #16
 8006d56:	f000 fdfd 	bl	8007954 <malloc>
 8006d5a:	4602      	mov	r2, r0
 8006d5c:	f8cb 001c 	str.w	r0, [fp, #28]
 8006d60:	b920      	cbnz	r0, 8006d6c <_dtoa_r+0x34>
 8006d62:	4ba7      	ldr	r3, [pc, #668]	@ (8007000 <_dtoa_r+0x2c8>)
 8006d64:	21ef      	movs	r1, #239	@ 0xef
 8006d66:	48a7      	ldr	r0, [pc, #668]	@ (8007004 <_dtoa_r+0x2cc>)
 8006d68:	f002 fc36 	bl	80095d8 <__assert_func>
 8006d6c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006d70:	6007      	str	r7, [r0, #0]
 8006d72:	60c7      	str	r7, [r0, #12]
 8006d74:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006d78:	6819      	ldr	r1, [r3, #0]
 8006d7a:	b159      	cbz	r1, 8006d94 <_dtoa_r+0x5c>
 8006d7c:	685a      	ldr	r2, [r3, #4]
 8006d7e:	604a      	str	r2, [r1, #4]
 8006d80:	2301      	movs	r3, #1
 8006d82:	4093      	lsls	r3, r2
 8006d84:	608b      	str	r3, [r1, #8]
 8006d86:	4658      	mov	r0, fp
 8006d88:	f000 feda 	bl	8007b40 <_Bfree>
 8006d8c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006d90:	2200      	movs	r2, #0
 8006d92:	601a      	str	r2, [r3, #0]
 8006d94:	1e2b      	subs	r3, r5, #0
 8006d96:	bfb9      	ittee	lt
 8006d98:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006d9c:	9303      	strlt	r3, [sp, #12]
 8006d9e:	2300      	movge	r3, #0
 8006da0:	6033      	strge	r3, [r6, #0]
 8006da2:	9f03      	ldr	r7, [sp, #12]
 8006da4:	4b98      	ldr	r3, [pc, #608]	@ (8007008 <_dtoa_r+0x2d0>)
 8006da6:	bfbc      	itt	lt
 8006da8:	2201      	movlt	r2, #1
 8006daa:	6032      	strlt	r2, [r6, #0]
 8006dac:	43bb      	bics	r3, r7
 8006dae:	d112      	bne.n	8006dd6 <_dtoa_r+0x9e>
 8006db0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006db2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006db6:	6013      	str	r3, [r2, #0]
 8006db8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006dbc:	4323      	orrs	r3, r4
 8006dbe:	f000 854d 	beq.w	800785c <_dtoa_r+0xb24>
 8006dc2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006dc4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800701c <_dtoa_r+0x2e4>
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	f000 854f 	beq.w	800786c <_dtoa_r+0xb34>
 8006dce:	f10a 0303 	add.w	r3, sl, #3
 8006dd2:	f000 bd49 	b.w	8007868 <_dtoa_r+0xb30>
 8006dd6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	ec51 0b17 	vmov	r0, r1, d7
 8006de0:	2300      	movs	r3, #0
 8006de2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006de6:	f7f9 fe6f 	bl	8000ac8 <__aeabi_dcmpeq>
 8006dea:	4680      	mov	r8, r0
 8006dec:	b158      	cbz	r0, 8006e06 <_dtoa_r+0xce>
 8006dee:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006df0:	2301      	movs	r3, #1
 8006df2:	6013      	str	r3, [r2, #0]
 8006df4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006df6:	b113      	cbz	r3, 8006dfe <_dtoa_r+0xc6>
 8006df8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006dfa:	4b84      	ldr	r3, [pc, #528]	@ (800700c <_dtoa_r+0x2d4>)
 8006dfc:	6013      	str	r3, [r2, #0]
 8006dfe:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007020 <_dtoa_r+0x2e8>
 8006e02:	f000 bd33 	b.w	800786c <_dtoa_r+0xb34>
 8006e06:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006e0a:	aa16      	add	r2, sp, #88	@ 0x58
 8006e0c:	a917      	add	r1, sp, #92	@ 0x5c
 8006e0e:	4658      	mov	r0, fp
 8006e10:	f001 fa3a 	bl	8008288 <__d2b>
 8006e14:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006e18:	4681      	mov	r9, r0
 8006e1a:	2e00      	cmp	r6, #0
 8006e1c:	d077      	beq.n	8006f0e <_dtoa_r+0x1d6>
 8006e1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006e20:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006e24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006e2c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006e30:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006e34:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006e38:	4619      	mov	r1, r3
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	4b74      	ldr	r3, [pc, #464]	@ (8007010 <_dtoa_r+0x2d8>)
 8006e3e:	f7f9 fa23 	bl	8000288 <__aeabi_dsub>
 8006e42:	a369      	add	r3, pc, #420	@ (adr r3, 8006fe8 <_dtoa_r+0x2b0>)
 8006e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e48:	f7f9 fbd6 	bl	80005f8 <__aeabi_dmul>
 8006e4c:	a368      	add	r3, pc, #416	@ (adr r3, 8006ff0 <_dtoa_r+0x2b8>)
 8006e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e52:	f7f9 fa1b 	bl	800028c <__adddf3>
 8006e56:	4604      	mov	r4, r0
 8006e58:	4630      	mov	r0, r6
 8006e5a:	460d      	mov	r5, r1
 8006e5c:	f7f9 fb62 	bl	8000524 <__aeabi_i2d>
 8006e60:	a365      	add	r3, pc, #404	@ (adr r3, 8006ff8 <_dtoa_r+0x2c0>)
 8006e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e66:	f7f9 fbc7 	bl	80005f8 <__aeabi_dmul>
 8006e6a:	4602      	mov	r2, r0
 8006e6c:	460b      	mov	r3, r1
 8006e6e:	4620      	mov	r0, r4
 8006e70:	4629      	mov	r1, r5
 8006e72:	f7f9 fa0b 	bl	800028c <__adddf3>
 8006e76:	4604      	mov	r4, r0
 8006e78:	460d      	mov	r5, r1
 8006e7a:	f7f9 fe6d 	bl	8000b58 <__aeabi_d2iz>
 8006e7e:	2200      	movs	r2, #0
 8006e80:	4607      	mov	r7, r0
 8006e82:	2300      	movs	r3, #0
 8006e84:	4620      	mov	r0, r4
 8006e86:	4629      	mov	r1, r5
 8006e88:	f7f9 fe28 	bl	8000adc <__aeabi_dcmplt>
 8006e8c:	b140      	cbz	r0, 8006ea0 <_dtoa_r+0x168>
 8006e8e:	4638      	mov	r0, r7
 8006e90:	f7f9 fb48 	bl	8000524 <__aeabi_i2d>
 8006e94:	4622      	mov	r2, r4
 8006e96:	462b      	mov	r3, r5
 8006e98:	f7f9 fe16 	bl	8000ac8 <__aeabi_dcmpeq>
 8006e9c:	b900      	cbnz	r0, 8006ea0 <_dtoa_r+0x168>
 8006e9e:	3f01      	subs	r7, #1
 8006ea0:	2f16      	cmp	r7, #22
 8006ea2:	d851      	bhi.n	8006f48 <_dtoa_r+0x210>
 8006ea4:	4b5b      	ldr	r3, [pc, #364]	@ (8007014 <_dtoa_r+0x2dc>)
 8006ea6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006eb2:	f7f9 fe13 	bl	8000adc <__aeabi_dcmplt>
 8006eb6:	2800      	cmp	r0, #0
 8006eb8:	d048      	beq.n	8006f4c <_dtoa_r+0x214>
 8006eba:	3f01      	subs	r7, #1
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	9312      	str	r3, [sp, #72]	@ 0x48
 8006ec0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006ec2:	1b9b      	subs	r3, r3, r6
 8006ec4:	1e5a      	subs	r2, r3, #1
 8006ec6:	bf44      	itt	mi
 8006ec8:	f1c3 0801 	rsbmi	r8, r3, #1
 8006ecc:	2300      	movmi	r3, #0
 8006ece:	9208      	str	r2, [sp, #32]
 8006ed0:	bf54      	ite	pl
 8006ed2:	f04f 0800 	movpl.w	r8, #0
 8006ed6:	9308      	strmi	r3, [sp, #32]
 8006ed8:	2f00      	cmp	r7, #0
 8006eda:	db39      	blt.n	8006f50 <_dtoa_r+0x218>
 8006edc:	9b08      	ldr	r3, [sp, #32]
 8006ede:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006ee0:	443b      	add	r3, r7
 8006ee2:	9308      	str	r3, [sp, #32]
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ee8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006eea:	2b09      	cmp	r3, #9
 8006eec:	d864      	bhi.n	8006fb8 <_dtoa_r+0x280>
 8006eee:	2b05      	cmp	r3, #5
 8006ef0:	bfc4      	itt	gt
 8006ef2:	3b04      	subgt	r3, #4
 8006ef4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006ef6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ef8:	f1a3 0302 	sub.w	r3, r3, #2
 8006efc:	bfcc      	ite	gt
 8006efe:	2400      	movgt	r4, #0
 8006f00:	2401      	movle	r4, #1
 8006f02:	2b03      	cmp	r3, #3
 8006f04:	d863      	bhi.n	8006fce <_dtoa_r+0x296>
 8006f06:	e8df f003 	tbb	[pc, r3]
 8006f0a:	372a      	.short	0x372a
 8006f0c:	5535      	.short	0x5535
 8006f0e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006f12:	441e      	add	r6, r3
 8006f14:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006f18:	2b20      	cmp	r3, #32
 8006f1a:	bfc1      	itttt	gt
 8006f1c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006f20:	409f      	lslgt	r7, r3
 8006f22:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006f26:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006f2a:	bfd6      	itet	le
 8006f2c:	f1c3 0320 	rsble	r3, r3, #32
 8006f30:	ea47 0003 	orrgt.w	r0, r7, r3
 8006f34:	fa04 f003 	lslle.w	r0, r4, r3
 8006f38:	f7f9 fae4 	bl	8000504 <__aeabi_ui2d>
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006f42:	3e01      	subs	r6, #1
 8006f44:	9214      	str	r2, [sp, #80]	@ 0x50
 8006f46:	e777      	b.n	8006e38 <_dtoa_r+0x100>
 8006f48:	2301      	movs	r3, #1
 8006f4a:	e7b8      	b.n	8006ebe <_dtoa_r+0x186>
 8006f4c:	9012      	str	r0, [sp, #72]	@ 0x48
 8006f4e:	e7b7      	b.n	8006ec0 <_dtoa_r+0x188>
 8006f50:	427b      	negs	r3, r7
 8006f52:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f54:	2300      	movs	r3, #0
 8006f56:	eba8 0807 	sub.w	r8, r8, r7
 8006f5a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006f5c:	e7c4      	b.n	8006ee8 <_dtoa_r+0x1b0>
 8006f5e:	2300      	movs	r3, #0
 8006f60:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006f62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	dc35      	bgt.n	8006fd4 <_dtoa_r+0x29c>
 8006f68:	2301      	movs	r3, #1
 8006f6a:	9300      	str	r3, [sp, #0]
 8006f6c:	9307      	str	r3, [sp, #28]
 8006f6e:	461a      	mov	r2, r3
 8006f70:	920e      	str	r2, [sp, #56]	@ 0x38
 8006f72:	e00b      	b.n	8006f8c <_dtoa_r+0x254>
 8006f74:	2301      	movs	r3, #1
 8006f76:	e7f3      	b.n	8006f60 <_dtoa_r+0x228>
 8006f78:	2300      	movs	r3, #0
 8006f7a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006f7c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006f7e:	18fb      	adds	r3, r7, r3
 8006f80:	9300      	str	r3, [sp, #0]
 8006f82:	3301      	adds	r3, #1
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	9307      	str	r3, [sp, #28]
 8006f88:	bfb8      	it	lt
 8006f8a:	2301      	movlt	r3, #1
 8006f8c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006f90:	2100      	movs	r1, #0
 8006f92:	2204      	movs	r2, #4
 8006f94:	f102 0514 	add.w	r5, r2, #20
 8006f98:	429d      	cmp	r5, r3
 8006f9a:	d91f      	bls.n	8006fdc <_dtoa_r+0x2a4>
 8006f9c:	6041      	str	r1, [r0, #4]
 8006f9e:	4658      	mov	r0, fp
 8006fa0:	f000 fd8e 	bl	8007ac0 <_Balloc>
 8006fa4:	4682      	mov	sl, r0
 8006fa6:	2800      	cmp	r0, #0
 8006fa8:	d13c      	bne.n	8007024 <_dtoa_r+0x2ec>
 8006faa:	4b1b      	ldr	r3, [pc, #108]	@ (8007018 <_dtoa_r+0x2e0>)
 8006fac:	4602      	mov	r2, r0
 8006fae:	f240 11af 	movw	r1, #431	@ 0x1af
 8006fb2:	e6d8      	b.n	8006d66 <_dtoa_r+0x2e>
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	e7e0      	b.n	8006f7a <_dtoa_r+0x242>
 8006fb8:	2401      	movs	r4, #1
 8006fba:	2300      	movs	r3, #0
 8006fbc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006fbe:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006fc0:	f04f 33ff 	mov.w	r3, #4294967295
 8006fc4:	9300      	str	r3, [sp, #0]
 8006fc6:	9307      	str	r3, [sp, #28]
 8006fc8:	2200      	movs	r2, #0
 8006fca:	2312      	movs	r3, #18
 8006fcc:	e7d0      	b.n	8006f70 <_dtoa_r+0x238>
 8006fce:	2301      	movs	r3, #1
 8006fd0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006fd2:	e7f5      	b.n	8006fc0 <_dtoa_r+0x288>
 8006fd4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006fd6:	9300      	str	r3, [sp, #0]
 8006fd8:	9307      	str	r3, [sp, #28]
 8006fda:	e7d7      	b.n	8006f8c <_dtoa_r+0x254>
 8006fdc:	3101      	adds	r1, #1
 8006fde:	0052      	lsls	r2, r2, #1
 8006fe0:	e7d8      	b.n	8006f94 <_dtoa_r+0x25c>
 8006fe2:	bf00      	nop
 8006fe4:	f3af 8000 	nop.w
 8006fe8:	636f4361 	.word	0x636f4361
 8006fec:	3fd287a7 	.word	0x3fd287a7
 8006ff0:	8b60c8b3 	.word	0x8b60c8b3
 8006ff4:	3fc68a28 	.word	0x3fc68a28
 8006ff8:	509f79fb 	.word	0x509f79fb
 8006ffc:	3fd34413 	.word	0x3fd34413
 8007000:	0800a5be 	.word	0x0800a5be
 8007004:	0800a5d5 	.word	0x0800a5d5
 8007008:	7ff00000 	.word	0x7ff00000
 800700c:	0800a589 	.word	0x0800a589
 8007010:	3ff80000 	.word	0x3ff80000
 8007014:	0800a6d0 	.word	0x0800a6d0
 8007018:	0800a62d 	.word	0x0800a62d
 800701c:	0800a5ba 	.word	0x0800a5ba
 8007020:	0800a588 	.word	0x0800a588
 8007024:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007028:	6018      	str	r0, [r3, #0]
 800702a:	9b07      	ldr	r3, [sp, #28]
 800702c:	2b0e      	cmp	r3, #14
 800702e:	f200 80a4 	bhi.w	800717a <_dtoa_r+0x442>
 8007032:	2c00      	cmp	r4, #0
 8007034:	f000 80a1 	beq.w	800717a <_dtoa_r+0x442>
 8007038:	2f00      	cmp	r7, #0
 800703a:	dd33      	ble.n	80070a4 <_dtoa_r+0x36c>
 800703c:	4bad      	ldr	r3, [pc, #692]	@ (80072f4 <_dtoa_r+0x5bc>)
 800703e:	f007 020f 	and.w	r2, r7, #15
 8007042:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007046:	ed93 7b00 	vldr	d7, [r3]
 800704a:	05f8      	lsls	r0, r7, #23
 800704c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007050:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007054:	d516      	bpl.n	8007084 <_dtoa_r+0x34c>
 8007056:	4ba8      	ldr	r3, [pc, #672]	@ (80072f8 <_dtoa_r+0x5c0>)
 8007058:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800705c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007060:	f7f9 fbf4 	bl	800084c <__aeabi_ddiv>
 8007064:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007068:	f004 040f 	and.w	r4, r4, #15
 800706c:	2603      	movs	r6, #3
 800706e:	4da2      	ldr	r5, [pc, #648]	@ (80072f8 <_dtoa_r+0x5c0>)
 8007070:	b954      	cbnz	r4, 8007088 <_dtoa_r+0x350>
 8007072:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007076:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800707a:	f7f9 fbe7 	bl	800084c <__aeabi_ddiv>
 800707e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007082:	e028      	b.n	80070d6 <_dtoa_r+0x39e>
 8007084:	2602      	movs	r6, #2
 8007086:	e7f2      	b.n	800706e <_dtoa_r+0x336>
 8007088:	07e1      	lsls	r1, r4, #31
 800708a:	d508      	bpl.n	800709e <_dtoa_r+0x366>
 800708c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007090:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007094:	f7f9 fab0 	bl	80005f8 <__aeabi_dmul>
 8007098:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800709c:	3601      	adds	r6, #1
 800709e:	1064      	asrs	r4, r4, #1
 80070a0:	3508      	adds	r5, #8
 80070a2:	e7e5      	b.n	8007070 <_dtoa_r+0x338>
 80070a4:	f000 80d2 	beq.w	800724c <_dtoa_r+0x514>
 80070a8:	427c      	negs	r4, r7
 80070aa:	4b92      	ldr	r3, [pc, #584]	@ (80072f4 <_dtoa_r+0x5bc>)
 80070ac:	4d92      	ldr	r5, [pc, #584]	@ (80072f8 <_dtoa_r+0x5c0>)
 80070ae:	f004 020f 	and.w	r2, r4, #15
 80070b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80070b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80070be:	f7f9 fa9b 	bl	80005f8 <__aeabi_dmul>
 80070c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80070c6:	1124      	asrs	r4, r4, #4
 80070c8:	2300      	movs	r3, #0
 80070ca:	2602      	movs	r6, #2
 80070cc:	2c00      	cmp	r4, #0
 80070ce:	f040 80b2 	bne.w	8007236 <_dtoa_r+0x4fe>
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d1d3      	bne.n	800707e <_dtoa_r+0x346>
 80070d6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80070d8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	f000 80b7 	beq.w	8007250 <_dtoa_r+0x518>
 80070e2:	4b86      	ldr	r3, [pc, #536]	@ (80072fc <_dtoa_r+0x5c4>)
 80070e4:	2200      	movs	r2, #0
 80070e6:	4620      	mov	r0, r4
 80070e8:	4629      	mov	r1, r5
 80070ea:	f7f9 fcf7 	bl	8000adc <__aeabi_dcmplt>
 80070ee:	2800      	cmp	r0, #0
 80070f0:	f000 80ae 	beq.w	8007250 <_dtoa_r+0x518>
 80070f4:	9b07      	ldr	r3, [sp, #28]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	f000 80aa 	beq.w	8007250 <_dtoa_r+0x518>
 80070fc:	9b00      	ldr	r3, [sp, #0]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	dd37      	ble.n	8007172 <_dtoa_r+0x43a>
 8007102:	1e7b      	subs	r3, r7, #1
 8007104:	9304      	str	r3, [sp, #16]
 8007106:	4620      	mov	r0, r4
 8007108:	4b7d      	ldr	r3, [pc, #500]	@ (8007300 <_dtoa_r+0x5c8>)
 800710a:	2200      	movs	r2, #0
 800710c:	4629      	mov	r1, r5
 800710e:	f7f9 fa73 	bl	80005f8 <__aeabi_dmul>
 8007112:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007116:	9c00      	ldr	r4, [sp, #0]
 8007118:	3601      	adds	r6, #1
 800711a:	4630      	mov	r0, r6
 800711c:	f7f9 fa02 	bl	8000524 <__aeabi_i2d>
 8007120:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007124:	f7f9 fa68 	bl	80005f8 <__aeabi_dmul>
 8007128:	4b76      	ldr	r3, [pc, #472]	@ (8007304 <_dtoa_r+0x5cc>)
 800712a:	2200      	movs	r2, #0
 800712c:	f7f9 f8ae 	bl	800028c <__adddf3>
 8007130:	4605      	mov	r5, r0
 8007132:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007136:	2c00      	cmp	r4, #0
 8007138:	f040 808d 	bne.w	8007256 <_dtoa_r+0x51e>
 800713c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007140:	4b71      	ldr	r3, [pc, #452]	@ (8007308 <_dtoa_r+0x5d0>)
 8007142:	2200      	movs	r2, #0
 8007144:	f7f9 f8a0 	bl	8000288 <__aeabi_dsub>
 8007148:	4602      	mov	r2, r0
 800714a:	460b      	mov	r3, r1
 800714c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007150:	462a      	mov	r2, r5
 8007152:	4633      	mov	r3, r6
 8007154:	f7f9 fce0 	bl	8000b18 <__aeabi_dcmpgt>
 8007158:	2800      	cmp	r0, #0
 800715a:	f040 828b 	bne.w	8007674 <_dtoa_r+0x93c>
 800715e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007162:	462a      	mov	r2, r5
 8007164:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007168:	f7f9 fcb8 	bl	8000adc <__aeabi_dcmplt>
 800716c:	2800      	cmp	r0, #0
 800716e:	f040 8128 	bne.w	80073c2 <_dtoa_r+0x68a>
 8007172:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007176:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800717a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800717c:	2b00      	cmp	r3, #0
 800717e:	f2c0 815a 	blt.w	8007436 <_dtoa_r+0x6fe>
 8007182:	2f0e      	cmp	r7, #14
 8007184:	f300 8157 	bgt.w	8007436 <_dtoa_r+0x6fe>
 8007188:	4b5a      	ldr	r3, [pc, #360]	@ (80072f4 <_dtoa_r+0x5bc>)
 800718a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800718e:	ed93 7b00 	vldr	d7, [r3]
 8007192:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007194:	2b00      	cmp	r3, #0
 8007196:	ed8d 7b00 	vstr	d7, [sp]
 800719a:	da03      	bge.n	80071a4 <_dtoa_r+0x46c>
 800719c:	9b07      	ldr	r3, [sp, #28]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	f340 8101 	ble.w	80073a6 <_dtoa_r+0x66e>
 80071a4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80071a8:	4656      	mov	r6, sl
 80071aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80071ae:	4620      	mov	r0, r4
 80071b0:	4629      	mov	r1, r5
 80071b2:	f7f9 fb4b 	bl	800084c <__aeabi_ddiv>
 80071b6:	f7f9 fccf 	bl	8000b58 <__aeabi_d2iz>
 80071ba:	4680      	mov	r8, r0
 80071bc:	f7f9 f9b2 	bl	8000524 <__aeabi_i2d>
 80071c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80071c4:	f7f9 fa18 	bl	80005f8 <__aeabi_dmul>
 80071c8:	4602      	mov	r2, r0
 80071ca:	460b      	mov	r3, r1
 80071cc:	4620      	mov	r0, r4
 80071ce:	4629      	mov	r1, r5
 80071d0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80071d4:	f7f9 f858 	bl	8000288 <__aeabi_dsub>
 80071d8:	f806 4b01 	strb.w	r4, [r6], #1
 80071dc:	9d07      	ldr	r5, [sp, #28]
 80071de:	eba6 040a 	sub.w	r4, r6, sl
 80071e2:	42a5      	cmp	r5, r4
 80071e4:	4602      	mov	r2, r0
 80071e6:	460b      	mov	r3, r1
 80071e8:	f040 8117 	bne.w	800741a <_dtoa_r+0x6e2>
 80071ec:	f7f9 f84e 	bl	800028c <__adddf3>
 80071f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80071f4:	4604      	mov	r4, r0
 80071f6:	460d      	mov	r5, r1
 80071f8:	f7f9 fc8e 	bl	8000b18 <__aeabi_dcmpgt>
 80071fc:	2800      	cmp	r0, #0
 80071fe:	f040 80f9 	bne.w	80073f4 <_dtoa_r+0x6bc>
 8007202:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007206:	4620      	mov	r0, r4
 8007208:	4629      	mov	r1, r5
 800720a:	f7f9 fc5d 	bl	8000ac8 <__aeabi_dcmpeq>
 800720e:	b118      	cbz	r0, 8007218 <_dtoa_r+0x4e0>
 8007210:	f018 0f01 	tst.w	r8, #1
 8007214:	f040 80ee 	bne.w	80073f4 <_dtoa_r+0x6bc>
 8007218:	4649      	mov	r1, r9
 800721a:	4658      	mov	r0, fp
 800721c:	f000 fc90 	bl	8007b40 <_Bfree>
 8007220:	2300      	movs	r3, #0
 8007222:	7033      	strb	r3, [r6, #0]
 8007224:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007226:	3701      	adds	r7, #1
 8007228:	601f      	str	r7, [r3, #0]
 800722a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800722c:	2b00      	cmp	r3, #0
 800722e:	f000 831d 	beq.w	800786c <_dtoa_r+0xb34>
 8007232:	601e      	str	r6, [r3, #0]
 8007234:	e31a      	b.n	800786c <_dtoa_r+0xb34>
 8007236:	07e2      	lsls	r2, r4, #31
 8007238:	d505      	bpl.n	8007246 <_dtoa_r+0x50e>
 800723a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800723e:	f7f9 f9db 	bl	80005f8 <__aeabi_dmul>
 8007242:	3601      	adds	r6, #1
 8007244:	2301      	movs	r3, #1
 8007246:	1064      	asrs	r4, r4, #1
 8007248:	3508      	adds	r5, #8
 800724a:	e73f      	b.n	80070cc <_dtoa_r+0x394>
 800724c:	2602      	movs	r6, #2
 800724e:	e742      	b.n	80070d6 <_dtoa_r+0x39e>
 8007250:	9c07      	ldr	r4, [sp, #28]
 8007252:	9704      	str	r7, [sp, #16]
 8007254:	e761      	b.n	800711a <_dtoa_r+0x3e2>
 8007256:	4b27      	ldr	r3, [pc, #156]	@ (80072f4 <_dtoa_r+0x5bc>)
 8007258:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800725a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800725e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007262:	4454      	add	r4, sl
 8007264:	2900      	cmp	r1, #0
 8007266:	d053      	beq.n	8007310 <_dtoa_r+0x5d8>
 8007268:	4928      	ldr	r1, [pc, #160]	@ (800730c <_dtoa_r+0x5d4>)
 800726a:	2000      	movs	r0, #0
 800726c:	f7f9 faee 	bl	800084c <__aeabi_ddiv>
 8007270:	4633      	mov	r3, r6
 8007272:	462a      	mov	r2, r5
 8007274:	f7f9 f808 	bl	8000288 <__aeabi_dsub>
 8007278:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800727c:	4656      	mov	r6, sl
 800727e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007282:	f7f9 fc69 	bl	8000b58 <__aeabi_d2iz>
 8007286:	4605      	mov	r5, r0
 8007288:	f7f9 f94c 	bl	8000524 <__aeabi_i2d>
 800728c:	4602      	mov	r2, r0
 800728e:	460b      	mov	r3, r1
 8007290:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007294:	f7f8 fff8 	bl	8000288 <__aeabi_dsub>
 8007298:	3530      	adds	r5, #48	@ 0x30
 800729a:	4602      	mov	r2, r0
 800729c:	460b      	mov	r3, r1
 800729e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80072a2:	f806 5b01 	strb.w	r5, [r6], #1
 80072a6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80072aa:	f7f9 fc17 	bl	8000adc <__aeabi_dcmplt>
 80072ae:	2800      	cmp	r0, #0
 80072b0:	d171      	bne.n	8007396 <_dtoa_r+0x65e>
 80072b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80072b6:	4911      	ldr	r1, [pc, #68]	@ (80072fc <_dtoa_r+0x5c4>)
 80072b8:	2000      	movs	r0, #0
 80072ba:	f7f8 ffe5 	bl	8000288 <__aeabi_dsub>
 80072be:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80072c2:	f7f9 fc0b 	bl	8000adc <__aeabi_dcmplt>
 80072c6:	2800      	cmp	r0, #0
 80072c8:	f040 8095 	bne.w	80073f6 <_dtoa_r+0x6be>
 80072cc:	42a6      	cmp	r6, r4
 80072ce:	f43f af50 	beq.w	8007172 <_dtoa_r+0x43a>
 80072d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80072d6:	4b0a      	ldr	r3, [pc, #40]	@ (8007300 <_dtoa_r+0x5c8>)
 80072d8:	2200      	movs	r2, #0
 80072da:	f7f9 f98d 	bl	80005f8 <__aeabi_dmul>
 80072de:	4b08      	ldr	r3, [pc, #32]	@ (8007300 <_dtoa_r+0x5c8>)
 80072e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80072e4:	2200      	movs	r2, #0
 80072e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80072ea:	f7f9 f985 	bl	80005f8 <__aeabi_dmul>
 80072ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80072f2:	e7c4      	b.n	800727e <_dtoa_r+0x546>
 80072f4:	0800a6d0 	.word	0x0800a6d0
 80072f8:	0800a6a8 	.word	0x0800a6a8
 80072fc:	3ff00000 	.word	0x3ff00000
 8007300:	40240000 	.word	0x40240000
 8007304:	401c0000 	.word	0x401c0000
 8007308:	40140000 	.word	0x40140000
 800730c:	3fe00000 	.word	0x3fe00000
 8007310:	4631      	mov	r1, r6
 8007312:	4628      	mov	r0, r5
 8007314:	f7f9 f970 	bl	80005f8 <__aeabi_dmul>
 8007318:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800731c:	9415      	str	r4, [sp, #84]	@ 0x54
 800731e:	4656      	mov	r6, sl
 8007320:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007324:	f7f9 fc18 	bl	8000b58 <__aeabi_d2iz>
 8007328:	4605      	mov	r5, r0
 800732a:	f7f9 f8fb 	bl	8000524 <__aeabi_i2d>
 800732e:	4602      	mov	r2, r0
 8007330:	460b      	mov	r3, r1
 8007332:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007336:	f7f8 ffa7 	bl	8000288 <__aeabi_dsub>
 800733a:	3530      	adds	r5, #48	@ 0x30
 800733c:	f806 5b01 	strb.w	r5, [r6], #1
 8007340:	4602      	mov	r2, r0
 8007342:	460b      	mov	r3, r1
 8007344:	42a6      	cmp	r6, r4
 8007346:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800734a:	f04f 0200 	mov.w	r2, #0
 800734e:	d124      	bne.n	800739a <_dtoa_r+0x662>
 8007350:	4bac      	ldr	r3, [pc, #688]	@ (8007604 <_dtoa_r+0x8cc>)
 8007352:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007356:	f7f8 ff99 	bl	800028c <__adddf3>
 800735a:	4602      	mov	r2, r0
 800735c:	460b      	mov	r3, r1
 800735e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007362:	f7f9 fbd9 	bl	8000b18 <__aeabi_dcmpgt>
 8007366:	2800      	cmp	r0, #0
 8007368:	d145      	bne.n	80073f6 <_dtoa_r+0x6be>
 800736a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800736e:	49a5      	ldr	r1, [pc, #660]	@ (8007604 <_dtoa_r+0x8cc>)
 8007370:	2000      	movs	r0, #0
 8007372:	f7f8 ff89 	bl	8000288 <__aeabi_dsub>
 8007376:	4602      	mov	r2, r0
 8007378:	460b      	mov	r3, r1
 800737a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800737e:	f7f9 fbad 	bl	8000adc <__aeabi_dcmplt>
 8007382:	2800      	cmp	r0, #0
 8007384:	f43f aef5 	beq.w	8007172 <_dtoa_r+0x43a>
 8007388:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800738a:	1e73      	subs	r3, r6, #1
 800738c:	9315      	str	r3, [sp, #84]	@ 0x54
 800738e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007392:	2b30      	cmp	r3, #48	@ 0x30
 8007394:	d0f8      	beq.n	8007388 <_dtoa_r+0x650>
 8007396:	9f04      	ldr	r7, [sp, #16]
 8007398:	e73e      	b.n	8007218 <_dtoa_r+0x4e0>
 800739a:	4b9b      	ldr	r3, [pc, #620]	@ (8007608 <_dtoa_r+0x8d0>)
 800739c:	f7f9 f92c 	bl	80005f8 <__aeabi_dmul>
 80073a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073a4:	e7bc      	b.n	8007320 <_dtoa_r+0x5e8>
 80073a6:	d10c      	bne.n	80073c2 <_dtoa_r+0x68a>
 80073a8:	4b98      	ldr	r3, [pc, #608]	@ (800760c <_dtoa_r+0x8d4>)
 80073aa:	2200      	movs	r2, #0
 80073ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80073b0:	f7f9 f922 	bl	80005f8 <__aeabi_dmul>
 80073b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80073b8:	f7f9 fba4 	bl	8000b04 <__aeabi_dcmpge>
 80073bc:	2800      	cmp	r0, #0
 80073be:	f000 8157 	beq.w	8007670 <_dtoa_r+0x938>
 80073c2:	2400      	movs	r4, #0
 80073c4:	4625      	mov	r5, r4
 80073c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80073c8:	43db      	mvns	r3, r3
 80073ca:	9304      	str	r3, [sp, #16]
 80073cc:	4656      	mov	r6, sl
 80073ce:	2700      	movs	r7, #0
 80073d0:	4621      	mov	r1, r4
 80073d2:	4658      	mov	r0, fp
 80073d4:	f000 fbb4 	bl	8007b40 <_Bfree>
 80073d8:	2d00      	cmp	r5, #0
 80073da:	d0dc      	beq.n	8007396 <_dtoa_r+0x65e>
 80073dc:	b12f      	cbz	r7, 80073ea <_dtoa_r+0x6b2>
 80073de:	42af      	cmp	r7, r5
 80073e0:	d003      	beq.n	80073ea <_dtoa_r+0x6b2>
 80073e2:	4639      	mov	r1, r7
 80073e4:	4658      	mov	r0, fp
 80073e6:	f000 fbab 	bl	8007b40 <_Bfree>
 80073ea:	4629      	mov	r1, r5
 80073ec:	4658      	mov	r0, fp
 80073ee:	f000 fba7 	bl	8007b40 <_Bfree>
 80073f2:	e7d0      	b.n	8007396 <_dtoa_r+0x65e>
 80073f4:	9704      	str	r7, [sp, #16]
 80073f6:	4633      	mov	r3, r6
 80073f8:	461e      	mov	r6, r3
 80073fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80073fe:	2a39      	cmp	r2, #57	@ 0x39
 8007400:	d107      	bne.n	8007412 <_dtoa_r+0x6da>
 8007402:	459a      	cmp	sl, r3
 8007404:	d1f8      	bne.n	80073f8 <_dtoa_r+0x6c0>
 8007406:	9a04      	ldr	r2, [sp, #16]
 8007408:	3201      	adds	r2, #1
 800740a:	9204      	str	r2, [sp, #16]
 800740c:	2230      	movs	r2, #48	@ 0x30
 800740e:	f88a 2000 	strb.w	r2, [sl]
 8007412:	781a      	ldrb	r2, [r3, #0]
 8007414:	3201      	adds	r2, #1
 8007416:	701a      	strb	r2, [r3, #0]
 8007418:	e7bd      	b.n	8007396 <_dtoa_r+0x65e>
 800741a:	4b7b      	ldr	r3, [pc, #492]	@ (8007608 <_dtoa_r+0x8d0>)
 800741c:	2200      	movs	r2, #0
 800741e:	f7f9 f8eb 	bl	80005f8 <__aeabi_dmul>
 8007422:	2200      	movs	r2, #0
 8007424:	2300      	movs	r3, #0
 8007426:	4604      	mov	r4, r0
 8007428:	460d      	mov	r5, r1
 800742a:	f7f9 fb4d 	bl	8000ac8 <__aeabi_dcmpeq>
 800742e:	2800      	cmp	r0, #0
 8007430:	f43f aebb 	beq.w	80071aa <_dtoa_r+0x472>
 8007434:	e6f0      	b.n	8007218 <_dtoa_r+0x4e0>
 8007436:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007438:	2a00      	cmp	r2, #0
 800743a:	f000 80db 	beq.w	80075f4 <_dtoa_r+0x8bc>
 800743e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007440:	2a01      	cmp	r2, #1
 8007442:	f300 80bf 	bgt.w	80075c4 <_dtoa_r+0x88c>
 8007446:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007448:	2a00      	cmp	r2, #0
 800744a:	f000 80b7 	beq.w	80075bc <_dtoa_r+0x884>
 800744e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007452:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007454:	4646      	mov	r6, r8
 8007456:	9a08      	ldr	r2, [sp, #32]
 8007458:	2101      	movs	r1, #1
 800745a:	441a      	add	r2, r3
 800745c:	4658      	mov	r0, fp
 800745e:	4498      	add	r8, r3
 8007460:	9208      	str	r2, [sp, #32]
 8007462:	f000 fc6b 	bl	8007d3c <__i2b>
 8007466:	4605      	mov	r5, r0
 8007468:	b15e      	cbz	r6, 8007482 <_dtoa_r+0x74a>
 800746a:	9b08      	ldr	r3, [sp, #32]
 800746c:	2b00      	cmp	r3, #0
 800746e:	dd08      	ble.n	8007482 <_dtoa_r+0x74a>
 8007470:	42b3      	cmp	r3, r6
 8007472:	9a08      	ldr	r2, [sp, #32]
 8007474:	bfa8      	it	ge
 8007476:	4633      	movge	r3, r6
 8007478:	eba8 0803 	sub.w	r8, r8, r3
 800747c:	1af6      	subs	r6, r6, r3
 800747e:	1ad3      	subs	r3, r2, r3
 8007480:	9308      	str	r3, [sp, #32]
 8007482:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007484:	b1f3      	cbz	r3, 80074c4 <_dtoa_r+0x78c>
 8007486:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007488:	2b00      	cmp	r3, #0
 800748a:	f000 80b7 	beq.w	80075fc <_dtoa_r+0x8c4>
 800748e:	b18c      	cbz	r4, 80074b4 <_dtoa_r+0x77c>
 8007490:	4629      	mov	r1, r5
 8007492:	4622      	mov	r2, r4
 8007494:	4658      	mov	r0, fp
 8007496:	f000 fd11 	bl	8007ebc <__pow5mult>
 800749a:	464a      	mov	r2, r9
 800749c:	4601      	mov	r1, r0
 800749e:	4605      	mov	r5, r0
 80074a0:	4658      	mov	r0, fp
 80074a2:	f000 fc61 	bl	8007d68 <__multiply>
 80074a6:	4649      	mov	r1, r9
 80074a8:	9004      	str	r0, [sp, #16]
 80074aa:	4658      	mov	r0, fp
 80074ac:	f000 fb48 	bl	8007b40 <_Bfree>
 80074b0:	9b04      	ldr	r3, [sp, #16]
 80074b2:	4699      	mov	r9, r3
 80074b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80074b6:	1b1a      	subs	r2, r3, r4
 80074b8:	d004      	beq.n	80074c4 <_dtoa_r+0x78c>
 80074ba:	4649      	mov	r1, r9
 80074bc:	4658      	mov	r0, fp
 80074be:	f000 fcfd 	bl	8007ebc <__pow5mult>
 80074c2:	4681      	mov	r9, r0
 80074c4:	2101      	movs	r1, #1
 80074c6:	4658      	mov	r0, fp
 80074c8:	f000 fc38 	bl	8007d3c <__i2b>
 80074cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80074ce:	4604      	mov	r4, r0
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	f000 81cf 	beq.w	8007874 <_dtoa_r+0xb3c>
 80074d6:	461a      	mov	r2, r3
 80074d8:	4601      	mov	r1, r0
 80074da:	4658      	mov	r0, fp
 80074dc:	f000 fcee 	bl	8007ebc <__pow5mult>
 80074e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074e2:	2b01      	cmp	r3, #1
 80074e4:	4604      	mov	r4, r0
 80074e6:	f300 8095 	bgt.w	8007614 <_dtoa_r+0x8dc>
 80074ea:	9b02      	ldr	r3, [sp, #8]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	f040 8087 	bne.w	8007600 <_dtoa_r+0x8c8>
 80074f2:	9b03      	ldr	r3, [sp, #12]
 80074f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	f040 8089 	bne.w	8007610 <_dtoa_r+0x8d8>
 80074fe:	9b03      	ldr	r3, [sp, #12]
 8007500:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007504:	0d1b      	lsrs	r3, r3, #20
 8007506:	051b      	lsls	r3, r3, #20
 8007508:	b12b      	cbz	r3, 8007516 <_dtoa_r+0x7de>
 800750a:	9b08      	ldr	r3, [sp, #32]
 800750c:	3301      	adds	r3, #1
 800750e:	9308      	str	r3, [sp, #32]
 8007510:	f108 0801 	add.w	r8, r8, #1
 8007514:	2301      	movs	r3, #1
 8007516:	930a      	str	r3, [sp, #40]	@ 0x28
 8007518:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800751a:	2b00      	cmp	r3, #0
 800751c:	f000 81b0 	beq.w	8007880 <_dtoa_r+0xb48>
 8007520:	6923      	ldr	r3, [r4, #16]
 8007522:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007526:	6918      	ldr	r0, [r3, #16]
 8007528:	f000 fbbc 	bl	8007ca4 <__hi0bits>
 800752c:	f1c0 0020 	rsb	r0, r0, #32
 8007530:	9b08      	ldr	r3, [sp, #32]
 8007532:	4418      	add	r0, r3
 8007534:	f010 001f 	ands.w	r0, r0, #31
 8007538:	d077      	beq.n	800762a <_dtoa_r+0x8f2>
 800753a:	f1c0 0320 	rsb	r3, r0, #32
 800753e:	2b04      	cmp	r3, #4
 8007540:	dd6b      	ble.n	800761a <_dtoa_r+0x8e2>
 8007542:	9b08      	ldr	r3, [sp, #32]
 8007544:	f1c0 001c 	rsb	r0, r0, #28
 8007548:	4403      	add	r3, r0
 800754a:	4480      	add	r8, r0
 800754c:	4406      	add	r6, r0
 800754e:	9308      	str	r3, [sp, #32]
 8007550:	f1b8 0f00 	cmp.w	r8, #0
 8007554:	dd05      	ble.n	8007562 <_dtoa_r+0x82a>
 8007556:	4649      	mov	r1, r9
 8007558:	4642      	mov	r2, r8
 800755a:	4658      	mov	r0, fp
 800755c:	f000 fd08 	bl	8007f70 <__lshift>
 8007560:	4681      	mov	r9, r0
 8007562:	9b08      	ldr	r3, [sp, #32]
 8007564:	2b00      	cmp	r3, #0
 8007566:	dd05      	ble.n	8007574 <_dtoa_r+0x83c>
 8007568:	4621      	mov	r1, r4
 800756a:	461a      	mov	r2, r3
 800756c:	4658      	mov	r0, fp
 800756e:	f000 fcff 	bl	8007f70 <__lshift>
 8007572:	4604      	mov	r4, r0
 8007574:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007576:	2b00      	cmp	r3, #0
 8007578:	d059      	beq.n	800762e <_dtoa_r+0x8f6>
 800757a:	4621      	mov	r1, r4
 800757c:	4648      	mov	r0, r9
 800757e:	f000 fd63 	bl	8008048 <__mcmp>
 8007582:	2800      	cmp	r0, #0
 8007584:	da53      	bge.n	800762e <_dtoa_r+0x8f6>
 8007586:	1e7b      	subs	r3, r7, #1
 8007588:	9304      	str	r3, [sp, #16]
 800758a:	4649      	mov	r1, r9
 800758c:	2300      	movs	r3, #0
 800758e:	220a      	movs	r2, #10
 8007590:	4658      	mov	r0, fp
 8007592:	f000 faf7 	bl	8007b84 <__multadd>
 8007596:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007598:	4681      	mov	r9, r0
 800759a:	2b00      	cmp	r3, #0
 800759c:	f000 8172 	beq.w	8007884 <_dtoa_r+0xb4c>
 80075a0:	2300      	movs	r3, #0
 80075a2:	4629      	mov	r1, r5
 80075a4:	220a      	movs	r2, #10
 80075a6:	4658      	mov	r0, fp
 80075a8:	f000 faec 	bl	8007b84 <__multadd>
 80075ac:	9b00      	ldr	r3, [sp, #0]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	4605      	mov	r5, r0
 80075b2:	dc67      	bgt.n	8007684 <_dtoa_r+0x94c>
 80075b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075b6:	2b02      	cmp	r3, #2
 80075b8:	dc41      	bgt.n	800763e <_dtoa_r+0x906>
 80075ba:	e063      	b.n	8007684 <_dtoa_r+0x94c>
 80075bc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80075be:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80075c2:	e746      	b.n	8007452 <_dtoa_r+0x71a>
 80075c4:	9b07      	ldr	r3, [sp, #28]
 80075c6:	1e5c      	subs	r4, r3, #1
 80075c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80075ca:	42a3      	cmp	r3, r4
 80075cc:	bfbf      	itttt	lt
 80075ce:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80075d0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80075d2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80075d4:	1ae3      	sublt	r3, r4, r3
 80075d6:	bfb4      	ite	lt
 80075d8:	18d2      	addlt	r2, r2, r3
 80075da:	1b1c      	subge	r4, r3, r4
 80075dc:	9b07      	ldr	r3, [sp, #28]
 80075de:	bfbc      	itt	lt
 80075e0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80075e2:	2400      	movlt	r4, #0
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	bfb5      	itete	lt
 80075e8:	eba8 0603 	sublt.w	r6, r8, r3
 80075ec:	9b07      	ldrge	r3, [sp, #28]
 80075ee:	2300      	movlt	r3, #0
 80075f0:	4646      	movge	r6, r8
 80075f2:	e730      	b.n	8007456 <_dtoa_r+0x71e>
 80075f4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80075f6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80075f8:	4646      	mov	r6, r8
 80075fa:	e735      	b.n	8007468 <_dtoa_r+0x730>
 80075fc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80075fe:	e75c      	b.n	80074ba <_dtoa_r+0x782>
 8007600:	2300      	movs	r3, #0
 8007602:	e788      	b.n	8007516 <_dtoa_r+0x7de>
 8007604:	3fe00000 	.word	0x3fe00000
 8007608:	40240000 	.word	0x40240000
 800760c:	40140000 	.word	0x40140000
 8007610:	9b02      	ldr	r3, [sp, #8]
 8007612:	e780      	b.n	8007516 <_dtoa_r+0x7de>
 8007614:	2300      	movs	r3, #0
 8007616:	930a      	str	r3, [sp, #40]	@ 0x28
 8007618:	e782      	b.n	8007520 <_dtoa_r+0x7e8>
 800761a:	d099      	beq.n	8007550 <_dtoa_r+0x818>
 800761c:	9a08      	ldr	r2, [sp, #32]
 800761e:	331c      	adds	r3, #28
 8007620:	441a      	add	r2, r3
 8007622:	4498      	add	r8, r3
 8007624:	441e      	add	r6, r3
 8007626:	9208      	str	r2, [sp, #32]
 8007628:	e792      	b.n	8007550 <_dtoa_r+0x818>
 800762a:	4603      	mov	r3, r0
 800762c:	e7f6      	b.n	800761c <_dtoa_r+0x8e4>
 800762e:	9b07      	ldr	r3, [sp, #28]
 8007630:	9704      	str	r7, [sp, #16]
 8007632:	2b00      	cmp	r3, #0
 8007634:	dc20      	bgt.n	8007678 <_dtoa_r+0x940>
 8007636:	9300      	str	r3, [sp, #0]
 8007638:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800763a:	2b02      	cmp	r3, #2
 800763c:	dd1e      	ble.n	800767c <_dtoa_r+0x944>
 800763e:	9b00      	ldr	r3, [sp, #0]
 8007640:	2b00      	cmp	r3, #0
 8007642:	f47f aec0 	bne.w	80073c6 <_dtoa_r+0x68e>
 8007646:	4621      	mov	r1, r4
 8007648:	2205      	movs	r2, #5
 800764a:	4658      	mov	r0, fp
 800764c:	f000 fa9a 	bl	8007b84 <__multadd>
 8007650:	4601      	mov	r1, r0
 8007652:	4604      	mov	r4, r0
 8007654:	4648      	mov	r0, r9
 8007656:	f000 fcf7 	bl	8008048 <__mcmp>
 800765a:	2800      	cmp	r0, #0
 800765c:	f77f aeb3 	ble.w	80073c6 <_dtoa_r+0x68e>
 8007660:	4656      	mov	r6, sl
 8007662:	2331      	movs	r3, #49	@ 0x31
 8007664:	f806 3b01 	strb.w	r3, [r6], #1
 8007668:	9b04      	ldr	r3, [sp, #16]
 800766a:	3301      	adds	r3, #1
 800766c:	9304      	str	r3, [sp, #16]
 800766e:	e6ae      	b.n	80073ce <_dtoa_r+0x696>
 8007670:	9c07      	ldr	r4, [sp, #28]
 8007672:	9704      	str	r7, [sp, #16]
 8007674:	4625      	mov	r5, r4
 8007676:	e7f3      	b.n	8007660 <_dtoa_r+0x928>
 8007678:	9b07      	ldr	r3, [sp, #28]
 800767a:	9300      	str	r3, [sp, #0]
 800767c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800767e:	2b00      	cmp	r3, #0
 8007680:	f000 8104 	beq.w	800788c <_dtoa_r+0xb54>
 8007684:	2e00      	cmp	r6, #0
 8007686:	dd05      	ble.n	8007694 <_dtoa_r+0x95c>
 8007688:	4629      	mov	r1, r5
 800768a:	4632      	mov	r2, r6
 800768c:	4658      	mov	r0, fp
 800768e:	f000 fc6f 	bl	8007f70 <__lshift>
 8007692:	4605      	mov	r5, r0
 8007694:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007696:	2b00      	cmp	r3, #0
 8007698:	d05a      	beq.n	8007750 <_dtoa_r+0xa18>
 800769a:	6869      	ldr	r1, [r5, #4]
 800769c:	4658      	mov	r0, fp
 800769e:	f000 fa0f 	bl	8007ac0 <_Balloc>
 80076a2:	4606      	mov	r6, r0
 80076a4:	b928      	cbnz	r0, 80076b2 <_dtoa_r+0x97a>
 80076a6:	4b84      	ldr	r3, [pc, #528]	@ (80078b8 <_dtoa_r+0xb80>)
 80076a8:	4602      	mov	r2, r0
 80076aa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80076ae:	f7ff bb5a 	b.w	8006d66 <_dtoa_r+0x2e>
 80076b2:	692a      	ldr	r2, [r5, #16]
 80076b4:	3202      	adds	r2, #2
 80076b6:	0092      	lsls	r2, r2, #2
 80076b8:	f105 010c 	add.w	r1, r5, #12
 80076bc:	300c      	adds	r0, #12
 80076be:	f001 ff75 	bl	80095ac <memcpy>
 80076c2:	2201      	movs	r2, #1
 80076c4:	4631      	mov	r1, r6
 80076c6:	4658      	mov	r0, fp
 80076c8:	f000 fc52 	bl	8007f70 <__lshift>
 80076cc:	f10a 0301 	add.w	r3, sl, #1
 80076d0:	9307      	str	r3, [sp, #28]
 80076d2:	9b00      	ldr	r3, [sp, #0]
 80076d4:	4453      	add	r3, sl
 80076d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80076d8:	9b02      	ldr	r3, [sp, #8]
 80076da:	f003 0301 	and.w	r3, r3, #1
 80076de:	462f      	mov	r7, r5
 80076e0:	930a      	str	r3, [sp, #40]	@ 0x28
 80076e2:	4605      	mov	r5, r0
 80076e4:	9b07      	ldr	r3, [sp, #28]
 80076e6:	4621      	mov	r1, r4
 80076e8:	3b01      	subs	r3, #1
 80076ea:	4648      	mov	r0, r9
 80076ec:	9300      	str	r3, [sp, #0]
 80076ee:	f7ff fa99 	bl	8006c24 <quorem>
 80076f2:	4639      	mov	r1, r7
 80076f4:	9002      	str	r0, [sp, #8]
 80076f6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80076fa:	4648      	mov	r0, r9
 80076fc:	f000 fca4 	bl	8008048 <__mcmp>
 8007700:	462a      	mov	r2, r5
 8007702:	9008      	str	r0, [sp, #32]
 8007704:	4621      	mov	r1, r4
 8007706:	4658      	mov	r0, fp
 8007708:	f000 fcba 	bl	8008080 <__mdiff>
 800770c:	68c2      	ldr	r2, [r0, #12]
 800770e:	4606      	mov	r6, r0
 8007710:	bb02      	cbnz	r2, 8007754 <_dtoa_r+0xa1c>
 8007712:	4601      	mov	r1, r0
 8007714:	4648      	mov	r0, r9
 8007716:	f000 fc97 	bl	8008048 <__mcmp>
 800771a:	4602      	mov	r2, r0
 800771c:	4631      	mov	r1, r6
 800771e:	4658      	mov	r0, fp
 8007720:	920e      	str	r2, [sp, #56]	@ 0x38
 8007722:	f000 fa0d 	bl	8007b40 <_Bfree>
 8007726:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007728:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800772a:	9e07      	ldr	r6, [sp, #28]
 800772c:	ea43 0102 	orr.w	r1, r3, r2
 8007730:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007732:	4319      	orrs	r1, r3
 8007734:	d110      	bne.n	8007758 <_dtoa_r+0xa20>
 8007736:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800773a:	d029      	beq.n	8007790 <_dtoa_r+0xa58>
 800773c:	9b08      	ldr	r3, [sp, #32]
 800773e:	2b00      	cmp	r3, #0
 8007740:	dd02      	ble.n	8007748 <_dtoa_r+0xa10>
 8007742:	9b02      	ldr	r3, [sp, #8]
 8007744:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007748:	9b00      	ldr	r3, [sp, #0]
 800774a:	f883 8000 	strb.w	r8, [r3]
 800774e:	e63f      	b.n	80073d0 <_dtoa_r+0x698>
 8007750:	4628      	mov	r0, r5
 8007752:	e7bb      	b.n	80076cc <_dtoa_r+0x994>
 8007754:	2201      	movs	r2, #1
 8007756:	e7e1      	b.n	800771c <_dtoa_r+0x9e4>
 8007758:	9b08      	ldr	r3, [sp, #32]
 800775a:	2b00      	cmp	r3, #0
 800775c:	db04      	blt.n	8007768 <_dtoa_r+0xa30>
 800775e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007760:	430b      	orrs	r3, r1
 8007762:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007764:	430b      	orrs	r3, r1
 8007766:	d120      	bne.n	80077aa <_dtoa_r+0xa72>
 8007768:	2a00      	cmp	r2, #0
 800776a:	dded      	ble.n	8007748 <_dtoa_r+0xa10>
 800776c:	4649      	mov	r1, r9
 800776e:	2201      	movs	r2, #1
 8007770:	4658      	mov	r0, fp
 8007772:	f000 fbfd 	bl	8007f70 <__lshift>
 8007776:	4621      	mov	r1, r4
 8007778:	4681      	mov	r9, r0
 800777a:	f000 fc65 	bl	8008048 <__mcmp>
 800777e:	2800      	cmp	r0, #0
 8007780:	dc03      	bgt.n	800778a <_dtoa_r+0xa52>
 8007782:	d1e1      	bne.n	8007748 <_dtoa_r+0xa10>
 8007784:	f018 0f01 	tst.w	r8, #1
 8007788:	d0de      	beq.n	8007748 <_dtoa_r+0xa10>
 800778a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800778e:	d1d8      	bne.n	8007742 <_dtoa_r+0xa0a>
 8007790:	9a00      	ldr	r2, [sp, #0]
 8007792:	2339      	movs	r3, #57	@ 0x39
 8007794:	7013      	strb	r3, [r2, #0]
 8007796:	4633      	mov	r3, r6
 8007798:	461e      	mov	r6, r3
 800779a:	3b01      	subs	r3, #1
 800779c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80077a0:	2a39      	cmp	r2, #57	@ 0x39
 80077a2:	d052      	beq.n	800784a <_dtoa_r+0xb12>
 80077a4:	3201      	adds	r2, #1
 80077a6:	701a      	strb	r2, [r3, #0]
 80077a8:	e612      	b.n	80073d0 <_dtoa_r+0x698>
 80077aa:	2a00      	cmp	r2, #0
 80077ac:	dd07      	ble.n	80077be <_dtoa_r+0xa86>
 80077ae:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80077b2:	d0ed      	beq.n	8007790 <_dtoa_r+0xa58>
 80077b4:	9a00      	ldr	r2, [sp, #0]
 80077b6:	f108 0301 	add.w	r3, r8, #1
 80077ba:	7013      	strb	r3, [r2, #0]
 80077bc:	e608      	b.n	80073d0 <_dtoa_r+0x698>
 80077be:	9b07      	ldr	r3, [sp, #28]
 80077c0:	9a07      	ldr	r2, [sp, #28]
 80077c2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80077c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d028      	beq.n	800781e <_dtoa_r+0xae6>
 80077cc:	4649      	mov	r1, r9
 80077ce:	2300      	movs	r3, #0
 80077d0:	220a      	movs	r2, #10
 80077d2:	4658      	mov	r0, fp
 80077d4:	f000 f9d6 	bl	8007b84 <__multadd>
 80077d8:	42af      	cmp	r7, r5
 80077da:	4681      	mov	r9, r0
 80077dc:	f04f 0300 	mov.w	r3, #0
 80077e0:	f04f 020a 	mov.w	r2, #10
 80077e4:	4639      	mov	r1, r7
 80077e6:	4658      	mov	r0, fp
 80077e8:	d107      	bne.n	80077fa <_dtoa_r+0xac2>
 80077ea:	f000 f9cb 	bl	8007b84 <__multadd>
 80077ee:	4607      	mov	r7, r0
 80077f0:	4605      	mov	r5, r0
 80077f2:	9b07      	ldr	r3, [sp, #28]
 80077f4:	3301      	adds	r3, #1
 80077f6:	9307      	str	r3, [sp, #28]
 80077f8:	e774      	b.n	80076e4 <_dtoa_r+0x9ac>
 80077fa:	f000 f9c3 	bl	8007b84 <__multadd>
 80077fe:	4629      	mov	r1, r5
 8007800:	4607      	mov	r7, r0
 8007802:	2300      	movs	r3, #0
 8007804:	220a      	movs	r2, #10
 8007806:	4658      	mov	r0, fp
 8007808:	f000 f9bc 	bl	8007b84 <__multadd>
 800780c:	4605      	mov	r5, r0
 800780e:	e7f0      	b.n	80077f2 <_dtoa_r+0xaba>
 8007810:	9b00      	ldr	r3, [sp, #0]
 8007812:	2b00      	cmp	r3, #0
 8007814:	bfcc      	ite	gt
 8007816:	461e      	movgt	r6, r3
 8007818:	2601      	movle	r6, #1
 800781a:	4456      	add	r6, sl
 800781c:	2700      	movs	r7, #0
 800781e:	4649      	mov	r1, r9
 8007820:	2201      	movs	r2, #1
 8007822:	4658      	mov	r0, fp
 8007824:	f000 fba4 	bl	8007f70 <__lshift>
 8007828:	4621      	mov	r1, r4
 800782a:	4681      	mov	r9, r0
 800782c:	f000 fc0c 	bl	8008048 <__mcmp>
 8007830:	2800      	cmp	r0, #0
 8007832:	dcb0      	bgt.n	8007796 <_dtoa_r+0xa5e>
 8007834:	d102      	bne.n	800783c <_dtoa_r+0xb04>
 8007836:	f018 0f01 	tst.w	r8, #1
 800783a:	d1ac      	bne.n	8007796 <_dtoa_r+0xa5e>
 800783c:	4633      	mov	r3, r6
 800783e:	461e      	mov	r6, r3
 8007840:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007844:	2a30      	cmp	r2, #48	@ 0x30
 8007846:	d0fa      	beq.n	800783e <_dtoa_r+0xb06>
 8007848:	e5c2      	b.n	80073d0 <_dtoa_r+0x698>
 800784a:	459a      	cmp	sl, r3
 800784c:	d1a4      	bne.n	8007798 <_dtoa_r+0xa60>
 800784e:	9b04      	ldr	r3, [sp, #16]
 8007850:	3301      	adds	r3, #1
 8007852:	9304      	str	r3, [sp, #16]
 8007854:	2331      	movs	r3, #49	@ 0x31
 8007856:	f88a 3000 	strb.w	r3, [sl]
 800785a:	e5b9      	b.n	80073d0 <_dtoa_r+0x698>
 800785c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800785e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80078bc <_dtoa_r+0xb84>
 8007862:	b11b      	cbz	r3, 800786c <_dtoa_r+0xb34>
 8007864:	f10a 0308 	add.w	r3, sl, #8
 8007868:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800786a:	6013      	str	r3, [r2, #0]
 800786c:	4650      	mov	r0, sl
 800786e:	b019      	add	sp, #100	@ 0x64
 8007870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007874:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007876:	2b01      	cmp	r3, #1
 8007878:	f77f ae37 	ble.w	80074ea <_dtoa_r+0x7b2>
 800787c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800787e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007880:	2001      	movs	r0, #1
 8007882:	e655      	b.n	8007530 <_dtoa_r+0x7f8>
 8007884:	9b00      	ldr	r3, [sp, #0]
 8007886:	2b00      	cmp	r3, #0
 8007888:	f77f aed6 	ble.w	8007638 <_dtoa_r+0x900>
 800788c:	4656      	mov	r6, sl
 800788e:	4621      	mov	r1, r4
 8007890:	4648      	mov	r0, r9
 8007892:	f7ff f9c7 	bl	8006c24 <quorem>
 8007896:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800789a:	f806 8b01 	strb.w	r8, [r6], #1
 800789e:	9b00      	ldr	r3, [sp, #0]
 80078a0:	eba6 020a 	sub.w	r2, r6, sl
 80078a4:	4293      	cmp	r3, r2
 80078a6:	ddb3      	ble.n	8007810 <_dtoa_r+0xad8>
 80078a8:	4649      	mov	r1, r9
 80078aa:	2300      	movs	r3, #0
 80078ac:	220a      	movs	r2, #10
 80078ae:	4658      	mov	r0, fp
 80078b0:	f000 f968 	bl	8007b84 <__multadd>
 80078b4:	4681      	mov	r9, r0
 80078b6:	e7ea      	b.n	800788e <_dtoa_r+0xb56>
 80078b8:	0800a62d 	.word	0x0800a62d
 80078bc:	0800a5b1 	.word	0x0800a5b1

080078c0 <_free_r>:
 80078c0:	b538      	push	{r3, r4, r5, lr}
 80078c2:	4605      	mov	r5, r0
 80078c4:	2900      	cmp	r1, #0
 80078c6:	d041      	beq.n	800794c <_free_r+0x8c>
 80078c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80078cc:	1f0c      	subs	r4, r1, #4
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	bfb8      	it	lt
 80078d2:	18e4      	addlt	r4, r4, r3
 80078d4:	f000 f8e8 	bl	8007aa8 <__malloc_lock>
 80078d8:	4a1d      	ldr	r2, [pc, #116]	@ (8007950 <_free_r+0x90>)
 80078da:	6813      	ldr	r3, [r2, #0]
 80078dc:	b933      	cbnz	r3, 80078ec <_free_r+0x2c>
 80078de:	6063      	str	r3, [r4, #4]
 80078e0:	6014      	str	r4, [r2, #0]
 80078e2:	4628      	mov	r0, r5
 80078e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80078e8:	f000 b8e4 	b.w	8007ab4 <__malloc_unlock>
 80078ec:	42a3      	cmp	r3, r4
 80078ee:	d908      	bls.n	8007902 <_free_r+0x42>
 80078f0:	6820      	ldr	r0, [r4, #0]
 80078f2:	1821      	adds	r1, r4, r0
 80078f4:	428b      	cmp	r3, r1
 80078f6:	bf01      	itttt	eq
 80078f8:	6819      	ldreq	r1, [r3, #0]
 80078fa:	685b      	ldreq	r3, [r3, #4]
 80078fc:	1809      	addeq	r1, r1, r0
 80078fe:	6021      	streq	r1, [r4, #0]
 8007900:	e7ed      	b.n	80078de <_free_r+0x1e>
 8007902:	461a      	mov	r2, r3
 8007904:	685b      	ldr	r3, [r3, #4]
 8007906:	b10b      	cbz	r3, 800790c <_free_r+0x4c>
 8007908:	42a3      	cmp	r3, r4
 800790a:	d9fa      	bls.n	8007902 <_free_r+0x42>
 800790c:	6811      	ldr	r1, [r2, #0]
 800790e:	1850      	adds	r0, r2, r1
 8007910:	42a0      	cmp	r0, r4
 8007912:	d10b      	bne.n	800792c <_free_r+0x6c>
 8007914:	6820      	ldr	r0, [r4, #0]
 8007916:	4401      	add	r1, r0
 8007918:	1850      	adds	r0, r2, r1
 800791a:	4283      	cmp	r3, r0
 800791c:	6011      	str	r1, [r2, #0]
 800791e:	d1e0      	bne.n	80078e2 <_free_r+0x22>
 8007920:	6818      	ldr	r0, [r3, #0]
 8007922:	685b      	ldr	r3, [r3, #4]
 8007924:	6053      	str	r3, [r2, #4]
 8007926:	4408      	add	r0, r1
 8007928:	6010      	str	r0, [r2, #0]
 800792a:	e7da      	b.n	80078e2 <_free_r+0x22>
 800792c:	d902      	bls.n	8007934 <_free_r+0x74>
 800792e:	230c      	movs	r3, #12
 8007930:	602b      	str	r3, [r5, #0]
 8007932:	e7d6      	b.n	80078e2 <_free_r+0x22>
 8007934:	6820      	ldr	r0, [r4, #0]
 8007936:	1821      	adds	r1, r4, r0
 8007938:	428b      	cmp	r3, r1
 800793a:	bf04      	itt	eq
 800793c:	6819      	ldreq	r1, [r3, #0]
 800793e:	685b      	ldreq	r3, [r3, #4]
 8007940:	6063      	str	r3, [r4, #4]
 8007942:	bf04      	itt	eq
 8007944:	1809      	addeq	r1, r1, r0
 8007946:	6021      	streq	r1, [r4, #0]
 8007948:	6054      	str	r4, [r2, #4]
 800794a:	e7ca      	b.n	80078e2 <_free_r+0x22>
 800794c:	bd38      	pop	{r3, r4, r5, pc}
 800794e:	bf00      	nop
 8007950:	2000054c 	.word	0x2000054c

08007954 <malloc>:
 8007954:	4b02      	ldr	r3, [pc, #8]	@ (8007960 <malloc+0xc>)
 8007956:	4601      	mov	r1, r0
 8007958:	6818      	ldr	r0, [r3, #0]
 800795a:	f000 b825 	b.w	80079a8 <_malloc_r>
 800795e:	bf00      	nop
 8007960:	2000001c 	.word	0x2000001c

08007964 <sbrk_aligned>:
 8007964:	b570      	push	{r4, r5, r6, lr}
 8007966:	4e0f      	ldr	r6, [pc, #60]	@ (80079a4 <sbrk_aligned+0x40>)
 8007968:	460c      	mov	r4, r1
 800796a:	6831      	ldr	r1, [r6, #0]
 800796c:	4605      	mov	r5, r0
 800796e:	b911      	cbnz	r1, 8007976 <sbrk_aligned+0x12>
 8007970:	f001 fe0c 	bl	800958c <_sbrk_r>
 8007974:	6030      	str	r0, [r6, #0]
 8007976:	4621      	mov	r1, r4
 8007978:	4628      	mov	r0, r5
 800797a:	f001 fe07 	bl	800958c <_sbrk_r>
 800797e:	1c43      	adds	r3, r0, #1
 8007980:	d103      	bne.n	800798a <sbrk_aligned+0x26>
 8007982:	f04f 34ff 	mov.w	r4, #4294967295
 8007986:	4620      	mov	r0, r4
 8007988:	bd70      	pop	{r4, r5, r6, pc}
 800798a:	1cc4      	adds	r4, r0, #3
 800798c:	f024 0403 	bic.w	r4, r4, #3
 8007990:	42a0      	cmp	r0, r4
 8007992:	d0f8      	beq.n	8007986 <sbrk_aligned+0x22>
 8007994:	1a21      	subs	r1, r4, r0
 8007996:	4628      	mov	r0, r5
 8007998:	f001 fdf8 	bl	800958c <_sbrk_r>
 800799c:	3001      	adds	r0, #1
 800799e:	d1f2      	bne.n	8007986 <sbrk_aligned+0x22>
 80079a0:	e7ef      	b.n	8007982 <sbrk_aligned+0x1e>
 80079a2:	bf00      	nop
 80079a4:	20000548 	.word	0x20000548

080079a8 <_malloc_r>:
 80079a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079ac:	1ccd      	adds	r5, r1, #3
 80079ae:	f025 0503 	bic.w	r5, r5, #3
 80079b2:	3508      	adds	r5, #8
 80079b4:	2d0c      	cmp	r5, #12
 80079b6:	bf38      	it	cc
 80079b8:	250c      	movcc	r5, #12
 80079ba:	2d00      	cmp	r5, #0
 80079bc:	4606      	mov	r6, r0
 80079be:	db01      	blt.n	80079c4 <_malloc_r+0x1c>
 80079c0:	42a9      	cmp	r1, r5
 80079c2:	d904      	bls.n	80079ce <_malloc_r+0x26>
 80079c4:	230c      	movs	r3, #12
 80079c6:	6033      	str	r3, [r6, #0]
 80079c8:	2000      	movs	r0, #0
 80079ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007aa4 <_malloc_r+0xfc>
 80079d2:	f000 f869 	bl	8007aa8 <__malloc_lock>
 80079d6:	f8d8 3000 	ldr.w	r3, [r8]
 80079da:	461c      	mov	r4, r3
 80079dc:	bb44      	cbnz	r4, 8007a30 <_malloc_r+0x88>
 80079de:	4629      	mov	r1, r5
 80079e0:	4630      	mov	r0, r6
 80079e2:	f7ff ffbf 	bl	8007964 <sbrk_aligned>
 80079e6:	1c43      	adds	r3, r0, #1
 80079e8:	4604      	mov	r4, r0
 80079ea:	d158      	bne.n	8007a9e <_malloc_r+0xf6>
 80079ec:	f8d8 4000 	ldr.w	r4, [r8]
 80079f0:	4627      	mov	r7, r4
 80079f2:	2f00      	cmp	r7, #0
 80079f4:	d143      	bne.n	8007a7e <_malloc_r+0xd6>
 80079f6:	2c00      	cmp	r4, #0
 80079f8:	d04b      	beq.n	8007a92 <_malloc_r+0xea>
 80079fa:	6823      	ldr	r3, [r4, #0]
 80079fc:	4639      	mov	r1, r7
 80079fe:	4630      	mov	r0, r6
 8007a00:	eb04 0903 	add.w	r9, r4, r3
 8007a04:	f001 fdc2 	bl	800958c <_sbrk_r>
 8007a08:	4581      	cmp	r9, r0
 8007a0a:	d142      	bne.n	8007a92 <_malloc_r+0xea>
 8007a0c:	6821      	ldr	r1, [r4, #0]
 8007a0e:	1a6d      	subs	r5, r5, r1
 8007a10:	4629      	mov	r1, r5
 8007a12:	4630      	mov	r0, r6
 8007a14:	f7ff ffa6 	bl	8007964 <sbrk_aligned>
 8007a18:	3001      	adds	r0, #1
 8007a1a:	d03a      	beq.n	8007a92 <_malloc_r+0xea>
 8007a1c:	6823      	ldr	r3, [r4, #0]
 8007a1e:	442b      	add	r3, r5
 8007a20:	6023      	str	r3, [r4, #0]
 8007a22:	f8d8 3000 	ldr.w	r3, [r8]
 8007a26:	685a      	ldr	r2, [r3, #4]
 8007a28:	bb62      	cbnz	r2, 8007a84 <_malloc_r+0xdc>
 8007a2a:	f8c8 7000 	str.w	r7, [r8]
 8007a2e:	e00f      	b.n	8007a50 <_malloc_r+0xa8>
 8007a30:	6822      	ldr	r2, [r4, #0]
 8007a32:	1b52      	subs	r2, r2, r5
 8007a34:	d420      	bmi.n	8007a78 <_malloc_r+0xd0>
 8007a36:	2a0b      	cmp	r2, #11
 8007a38:	d917      	bls.n	8007a6a <_malloc_r+0xc2>
 8007a3a:	1961      	adds	r1, r4, r5
 8007a3c:	42a3      	cmp	r3, r4
 8007a3e:	6025      	str	r5, [r4, #0]
 8007a40:	bf18      	it	ne
 8007a42:	6059      	strne	r1, [r3, #4]
 8007a44:	6863      	ldr	r3, [r4, #4]
 8007a46:	bf08      	it	eq
 8007a48:	f8c8 1000 	streq.w	r1, [r8]
 8007a4c:	5162      	str	r2, [r4, r5]
 8007a4e:	604b      	str	r3, [r1, #4]
 8007a50:	4630      	mov	r0, r6
 8007a52:	f000 f82f 	bl	8007ab4 <__malloc_unlock>
 8007a56:	f104 000b 	add.w	r0, r4, #11
 8007a5a:	1d23      	adds	r3, r4, #4
 8007a5c:	f020 0007 	bic.w	r0, r0, #7
 8007a60:	1ac2      	subs	r2, r0, r3
 8007a62:	bf1c      	itt	ne
 8007a64:	1a1b      	subne	r3, r3, r0
 8007a66:	50a3      	strne	r3, [r4, r2]
 8007a68:	e7af      	b.n	80079ca <_malloc_r+0x22>
 8007a6a:	6862      	ldr	r2, [r4, #4]
 8007a6c:	42a3      	cmp	r3, r4
 8007a6e:	bf0c      	ite	eq
 8007a70:	f8c8 2000 	streq.w	r2, [r8]
 8007a74:	605a      	strne	r2, [r3, #4]
 8007a76:	e7eb      	b.n	8007a50 <_malloc_r+0xa8>
 8007a78:	4623      	mov	r3, r4
 8007a7a:	6864      	ldr	r4, [r4, #4]
 8007a7c:	e7ae      	b.n	80079dc <_malloc_r+0x34>
 8007a7e:	463c      	mov	r4, r7
 8007a80:	687f      	ldr	r7, [r7, #4]
 8007a82:	e7b6      	b.n	80079f2 <_malloc_r+0x4a>
 8007a84:	461a      	mov	r2, r3
 8007a86:	685b      	ldr	r3, [r3, #4]
 8007a88:	42a3      	cmp	r3, r4
 8007a8a:	d1fb      	bne.n	8007a84 <_malloc_r+0xdc>
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	6053      	str	r3, [r2, #4]
 8007a90:	e7de      	b.n	8007a50 <_malloc_r+0xa8>
 8007a92:	230c      	movs	r3, #12
 8007a94:	6033      	str	r3, [r6, #0]
 8007a96:	4630      	mov	r0, r6
 8007a98:	f000 f80c 	bl	8007ab4 <__malloc_unlock>
 8007a9c:	e794      	b.n	80079c8 <_malloc_r+0x20>
 8007a9e:	6005      	str	r5, [r0, #0]
 8007aa0:	e7d6      	b.n	8007a50 <_malloc_r+0xa8>
 8007aa2:	bf00      	nop
 8007aa4:	2000054c 	.word	0x2000054c

08007aa8 <__malloc_lock>:
 8007aa8:	4801      	ldr	r0, [pc, #4]	@ (8007ab0 <__malloc_lock+0x8>)
 8007aaa:	f7ff b8b2 	b.w	8006c12 <__retarget_lock_acquire_recursive>
 8007aae:	bf00      	nop
 8007ab0:	20000544 	.word	0x20000544

08007ab4 <__malloc_unlock>:
 8007ab4:	4801      	ldr	r0, [pc, #4]	@ (8007abc <__malloc_unlock+0x8>)
 8007ab6:	f7ff b8ad 	b.w	8006c14 <__retarget_lock_release_recursive>
 8007aba:	bf00      	nop
 8007abc:	20000544 	.word	0x20000544

08007ac0 <_Balloc>:
 8007ac0:	b570      	push	{r4, r5, r6, lr}
 8007ac2:	69c6      	ldr	r6, [r0, #28]
 8007ac4:	4604      	mov	r4, r0
 8007ac6:	460d      	mov	r5, r1
 8007ac8:	b976      	cbnz	r6, 8007ae8 <_Balloc+0x28>
 8007aca:	2010      	movs	r0, #16
 8007acc:	f7ff ff42 	bl	8007954 <malloc>
 8007ad0:	4602      	mov	r2, r0
 8007ad2:	61e0      	str	r0, [r4, #28]
 8007ad4:	b920      	cbnz	r0, 8007ae0 <_Balloc+0x20>
 8007ad6:	4b18      	ldr	r3, [pc, #96]	@ (8007b38 <_Balloc+0x78>)
 8007ad8:	4818      	ldr	r0, [pc, #96]	@ (8007b3c <_Balloc+0x7c>)
 8007ada:	216b      	movs	r1, #107	@ 0x6b
 8007adc:	f001 fd7c 	bl	80095d8 <__assert_func>
 8007ae0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ae4:	6006      	str	r6, [r0, #0]
 8007ae6:	60c6      	str	r6, [r0, #12]
 8007ae8:	69e6      	ldr	r6, [r4, #28]
 8007aea:	68f3      	ldr	r3, [r6, #12]
 8007aec:	b183      	cbz	r3, 8007b10 <_Balloc+0x50>
 8007aee:	69e3      	ldr	r3, [r4, #28]
 8007af0:	68db      	ldr	r3, [r3, #12]
 8007af2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007af6:	b9b8      	cbnz	r0, 8007b28 <_Balloc+0x68>
 8007af8:	2101      	movs	r1, #1
 8007afa:	fa01 f605 	lsl.w	r6, r1, r5
 8007afe:	1d72      	adds	r2, r6, #5
 8007b00:	0092      	lsls	r2, r2, #2
 8007b02:	4620      	mov	r0, r4
 8007b04:	f001 fd86 	bl	8009614 <_calloc_r>
 8007b08:	b160      	cbz	r0, 8007b24 <_Balloc+0x64>
 8007b0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007b0e:	e00e      	b.n	8007b2e <_Balloc+0x6e>
 8007b10:	2221      	movs	r2, #33	@ 0x21
 8007b12:	2104      	movs	r1, #4
 8007b14:	4620      	mov	r0, r4
 8007b16:	f001 fd7d 	bl	8009614 <_calloc_r>
 8007b1a:	69e3      	ldr	r3, [r4, #28]
 8007b1c:	60f0      	str	r0, [r6, #12]
 8007b1e:	68db      	ldr	r3, [r3, #12]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d1e4      	bne.n	8007aee <_Balloc+0x2e>
 8007b24:	2000      	movs	r0, #0
 8007b26:	bd70      	pop	{r4, r5, r6, pc}
 8007b28:	6802      	ldr	r2, [r0, #0]
 8007b2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007b2e:	2300      	movs	r3, #0
 8007b30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007b34:	e7f7      	b.n	8007b26 <_Balloc+0x66>
 8007b36:	bf00      	nop
 8007b38:	0800a5be 	.word	0x0800a5be
 8007b3c:	0800a63e 	.word	0x0800a63e

08007b40 <_Bfree>:
 8007b40:	b570      	push	{r4, r5, r6, lr}
 8007b42:	69c6      	ldr	r6, [r0, #28]
 8007b44:	4605      	mov	r5, r0
 8007b46:	460c      	mov	r4, r1
 8007b48:	b976      	cbnz	r6, 8007b68 <_Bfree+0x28>
 8007b4a:	2010      	movs	r0, #16
 8007b4c:	f7ff ff02 	bl	8007954 <malloc>
 8007b50:	4602      	mov	r2, r0
 8007b52:	61e8      	str	r0, [r5, #28]
 8007b54:	b920      	cbnz	r0, 8007b60 <_Bfree+0x20>
 8007b56:	4b09      	ldr	r3, [pc, #36]	@ (8007b7c <_Bfree+0x3c>)
 8007b58:	4809      	ldr	r0, [pc, #36]	@ (8007b80 <_Bfree+0x40>)
 8007b5a:	218f      	movs	r1, #143	@ 0x8f
 8007b5c:	f001 fd3c 	bl	80095d8 <__assert_func>
 8007b60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b64:	6006      	str	r6, [r0, #0]
 8007b66:	60c6      	str	r6, [r0, #12]
 8007b68:	b13c      	cbz	r4, 8007b7a <_Bfree+0x3a>
 8007b6a:	69eb      	ldr	r3, [r5, #28]
 8007b6c:	6862      	ldr	r2, [r4, #4]
 8007b6e:	68db      	ldr	r3, [r3, #12]
 8007b70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007b74:	6021      	str	r1, [r4, #0]
 8007b76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007b7a:	bd70      	pop	{r4, r5, r6, pc}
 8007b7c:	0800a5be 	.word	0x0800a5be
 8007b80:	0800a63e 	.word	0x0800a63e

08007b84 <__multadd>:
 8007b84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b88:	690d      	ldr	r5, [r1, #16]
 8007b8a:	4607      	mov	r7, r0
 8007b8c:	460c      	mov	r4, r1
 8007b8e:	461e      	mov	r6, r3
 8007b90:	f101 0c14 	add.w	ip, r1, #20
 8007b94:	2000      	movs	r0, #0
 8007b96:	f8dc 3000 	ldr.w	r3, [ip]
 8007b9a:	b299      	uxth	r1, r3
 8007b9c:	fb02 6101 	mla	r1, r2, r1, r6
 8007ba0:	0c1e      	lsrs	r6, r3, #16
 8007ba2:	0c0b      	lsrs	r3, r1, #16
 8007ba4:	fb02 3306 	mla	r3, r2, r6, r3
 8007ba8:	b289      	uxth	r1, r1
 8007baa:	3001      	adds	r0, #1
 8007bac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007bb0:	4285      	cmp	r5, r0
 8007bb2:	f84c 1b04 	str.w	r1, [ip], #4
 8007bb6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007bba:	dcec      	bgt.n	8007b96 <__multadd+0x12>
 8007bbc:	b30e      	cbz	r6, 8007c02 <__multadd+0x7e>
 8007bbe:	68a3      	ldr	r3, [r4, #8]
 8007bc0:	42ab      	cmp	r3, r5
 8007bc2:	dc19      	bgt.n	8007bf8 <__multadd+0x74>
 8007bc4:	6861      	ldr	r1, [r4, #4]
 8007bc6:	4638      	mov	r0, r7
 8007bc8:	3101      	adds	r1, #1
 8007bca:	f7ff ff79 	bl	8007ac0 <_Balloc>
 8007bce:	4680      	mov	r8, r0
 8007bd0:	b928      	cbnz	r0, 8007bde <__multadd+0x5a>
 8007bd2:	4602      	mov	r2, r0
 8007bd4:	4b0c      	ldr	r3, [pc, #48]	@ (8007c08 <__multadd+0x84>)
 8007bd6:	480d      	ldr	r0, [pc, #52]	@ (8007c0c <__multadd+0x88>)
 8007bd8:	21ba      	movs	r1, #186	@ 0xba
 8007bda:	f001 fcfd 	bl	80095d8 <__assert_func>
 8007bde:	6922      	ldr	r2, [r4, #16]
 8007be0:	3202      	adds	r2, #2
 8007be2:	f104 010c 	add.w	r1, r4, #12
 8007be6:	0092      	lsls	r2, r2, #2
 8007be8:	300c      	adds	r0, #12
 8007bea:	f001 fcdf 	bl	80095ac <memcpy>
 8007bee:	4621      	mov	r1, r4
 8007bf0:	4638      	mov	r0, r7
 8007bf2:	f7ff ffa5 	bl	8007b40 <_Bfree>
 8007bf6:	4644      	mov	r4, r8
 8007bf8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007bfc:	3501      	adds	r5, #1
 8007bfe:	615e      	str	r6, [r3, #20]
 8007c00:	6125      	str	r5, [r4, #16]
 8007c02:	4620      	mov	r0, r4
 8007c04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c08:	0800a62d 	.word	0x0800a62d
 8007c0c:	0800a63e 	.word	0x0800a63e

08007c10 <__s2b>:
 8007c10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c14:	460c      	mov	r4, r1
 8007c16:	4615      	mov	r5, r2
 8007c18:	461f      	mov	r7, r3
 8007c1a:	2209      	movs	r2, #9
 8007c1c:	3308      	adds	r3, #8
 8007c1e:	4606      	mov	r6, r0
 8007c20:	fb93 f3f2 	sdiv	r3, r3, r2
 8007c24:	2100      	movs	r1, #0
 8007c26:	2201      	movs	r2, #1
 8007c28:	429a      	cmp	r2, r3
 8007c2a:	db09      	blt.n	8007c40 <__s2b+0x30>
 8007c2c:	4630      	mov	r0, r6
 8007c2e:	f7ff ff47 	bl	8007ac0 <_Balloc>
 8007c32:	b940      	cbnz	r0, 8007c46 <__s2b+0x36>
 8007c34:	4602      	mov	r2, r0
 8007c36:	4b19      	ldr	r3, [pc, #100]	@ (8007c9c <__s2b+0x8c>)
 8007c38:	4819      	ldr	r0, [pc, #100]	@ (8007ca0 <__s2b+0x90>)
 8007c3a:	21d3      	movs	r1, #211	@ 0xd3
 8007c3c:	f001 fccc 	bl	80095d8 <__assert_func>
 8007c40:	0052      	lsls	r2, r2, #1
 8007c42:	3101      	adds	r1, #1
 8007c44:	e7f0      	b.n	8007c28 <__s2b+0x18>
 8007c46:	9b08      	ldr	r3, [sp, #32]
 8007c48:	6143      	str	r3, [r0, #20]
 8007c4a:	2d09      	cmp	r5, #9
 8007c4c:	f04f 0301 	mov.w	r3, #1
 8007c50:	6103      	str	r3, [r0, #16]
 8007c52:	dd16      	ble.n	8007c82 <__s2b+0x72>
 8007c54:	f104 0909 	add.w	r9, r4, #9
 8007c58:	46c8      	mov	r8, r9
 8007c5a:	442c      	add	r4, r5
 8007c5c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007c60:	4601      	mov	r1, r0
 8007c62:	3b30      	subs	r3, #48	@ 0x30
 8007c64:	220a      	movs	r2, #10
 8007c66:	4630      	mov	r0, r6
 8007c68:	f7ff ff8c 	bl	8007b84 <__multadd>
 8007c6c:	45a0      	cmp	r8, r4
 8007c6e:	d1f5      	bne.n	8007c5c <__s2b+0x4c>
 8007c70:	f1a5 0408 	sub.w	r4, r5, #8
 8007c74:	444c      	add	r4, r9
 8007c76:	1b2d      	subs	r5, r5, r4
 8007c78:	1963      	adds	r3, r4, r5
 8007c7a:	42bb      	cmp	r3, r7
 8007c7c:	db04      	blt.n	8007c88 <__s2b+0x78>
 8007c7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c82:	340a      	adds	r4, #10
 8007c84:	2509      	movs	r5, #9
 8007c86:	e7f6      	b.n	8007c76 <__s2b+0x66>
 8007c88:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007c8c:	4601      	mov	r1, r0
 8007c8e:	3b30      	subs	r3, #48	@ 0x30
 8007c90:	220a      	movs	r2, #10
 8007c92:	4630      	mov	r0, r6
 8007c94:	f7ff ff76 	bl	8007b84 <__multadd>
 8007c98:	e7ee      	b.n	8007c78 <__s2b+0x68>
 8007c9a:	bf00      	nop
 8007c9c:	0800a62d 	.word	0x0800a62d
 8007ca0:	0800a63e 	.word	0x0800a63e

08007ca4 <__hi0bits>:
 8007ca4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007ca8:	4603      	mov	r3, r0
 8007caa:	bf36      	itet	cc
 8007cac:	0403      	lslcc	r3, r0, #16
 8007cae:	2000      	movcs	r0, #0
 8007cb0:	2010      	movcc	r0, #16
 8007cb2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007cb6:	bf3c      	itt	cc
 8007cb8:	021b      	lslcc	r3, r3, #8
 8007cba:	3008      	addcc	r0, #8
 8007cbc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007cc0:	bf3c      	itt	cc
 8007cc2:	011b      	lslcc	r3, r3, #4
 8007cc4:	3004      	addcc	r0, #4
 8007cc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cca:	bf3c      	itt	cc
 8007ccc:	009b      	lslcc	r3, r3, #2
 8007cce:	3002      	addcc	r0, #2
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	db05      	blt.n	8007ce0 <__hi0bits+0x3c>
 8007cd4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007cd8:	f100 0001 	add.w	r0, r0, #1
 8007cdc:	bf08      	it	eq
 8007cde:	2020      	moveq	r0, #32
 8007ce0:	4770      	bx	lr

08007ce2 <__lo0bits>:
 8007ce2:	6803      	ldr	r3, [r0, #0]
 8007ce4:	4602      	mov	r2, r0
 8007ce6:	f013 0007 	ands.w	r0, r3, #7
 8007cea:	d00b      	beq.n	8007d04 <__lo0bits+0x22>
 8007cec:	07d9      	lsls	r1, r3, #31
 8007cee:	d421      	bmi.n	8007d34 <__lo0bits+0x52>
 8007cf0:	0798      	lsls	r0, r3, #30
 8007cf2:	bf49      	itett	mi
 8007cf4:	085b      	lsrmi	r3, r3, #1
 8007cf6:	089b      	lsrpl	r3, r3, #2
 8007cf8:	2001      	movmi	r0, #1
 8007cfa:	6013      	strmi	r3, [r2, #0]
 8007cfc:	bf5c      	itt	pl
 8007cfe:	6013      	strpl	r3, [r2, #0]
 8007d00:	2002      	movpl	r0, #2
 8007d02:	4770      	bx	lr
 8007d04:	b299      	uxth	r1, r3
 8007d06:	b909      	cbnz	r1, 8007d0c <__lo0bits+0x2a>
 8007d08:	0c1b      	lsrs	r3, r3, #16
 8007d0a:	2010      	movs	r0, #16
 8007d0c:	b2d9      	uxtb	r1, r3
 8007d0e:	b909      	cbnz	r1, 8007d14 <__lo0bits+0x32>
 8007d10:	3008      	adds	r0, #8
 8007d12:	0a1b      	lsrs	r3, r3, #8
 8007d14:	0719      	lsls	r1, r3, #28
 8007d16:	bf04      	itt	eq
 8007d18:	091b      	lsreq	r3, r3, #4
 8007d1a:	3004      	addeq	r0, #4
 8007d1c:	0799      	lsls	r1, r3, #30
 8007d1e:	bf04      	itt	eq
 8007d20:	089b      	lsreq	r3, r3, #2
 8007d22:	3002      	addeq	r0, #2
 8007d24:	07d9      	lsls	r1, r3, #31
 8007d26:	d403      	bmi.n	8007d30 <__lo0bits+0x4e>
 8007d28:	085b      	lsrs	r3, r3, #1
 8007d2a:	f100 0001 	add.w	r0, r0, #1
 8007d2e:	d003      	beq.n	8007d38 <__lo0bits+0x56>
 8007d30:	6013      	str	r3, [r2, #0]
 8007d32:	4770      	bx	lr
 8007d34:	2000      	movs	r0, #0
 8007d36:	4770      	bx	lr
 8007d38:	2020      	movs	r0, #32
 8007d3a:	4770      	bx	lr

08007d3c <__i2b>:
 8007d3c:	b510      	push	{r4, lr}
 8007d3e:	460c      	mov	r4, r1
 8007d40:	2101      	movs	r1, #1
 8007d42:	f7ff febd 	bl	8007ac0 <_Balloc>
 8007d46:	4602      	mov	r2, r0
 8007d48:	b928      	cbnz	r0, 8007d56 <__i2b+0x1a>
 8007d4a:	4b05      	ldr	r3, [pc, #20]	@ (8007d60 <__i2b+0x24>)
 8007d4c:	4805      	ldr	r0, [pc, #20]	@ (8007d64 <__i2b+0x28>)
 8007d4e:	f240 1145 	movw	r1, #325	@ 0x145
 8007d52:	f001 fc41 	bl	80095d8 <__assert_func>
 8007d56:	2301      	movs	r3, #1
 8007d58:	6144      	str	r4, [r0, #20]
 8007d5a:	6103      	str	r3, [r0, #16]
 8007d5c:	bd10      	pop	{r4, pc}
 8007d5e:	bf00      	nop
 8007d60:	0800a62d 	.word	0x0800a62d
 8007d64:	0800a63e 	.word	0x0800a63e

08007d68 <__multiply>:
 8007d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d6c:	4614      	mov	r4, r2
 8007d6e:	690a      	ldr	r2, [r1, #16]
 8007d70:	6923      	ldr	r3, [r4, #16]
 8007d72:	429a      	cmp	r2, r3
 8007d74:	bfa8      	it	ge
 8007d76:	4623      	movge	r3, r4
 8007d78:	460f      	mov	r7, r1
 8007d7a:	bfa4      	itt	ge
 8007d7c:	460c      	movge	r4, r1
 8007d7e:	461f      	movge	r7, r3
 8007d80:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007d84:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007d88:	68a3      	ldr	r3, [r4, #8]
 8007d8a:	6861      	ldr	r1, [r4, #4]
 8007d8c:	eb0a 0609 	add.w	r6, sl, r9
 8007d90:	42b3      	cmp	r3, r6
 8007d92:	b085      	sub	sp, #20
 8007d94:	bfb8      	it	lt
 8007d96:	3101      	addlt	r1, #1
 8007d98:	f7ff fe92 	bl	8007ac0 <_Balloc>
 8007d9c:	b930      	cbnz	r0, 8007dac <__multiply+0x44>
 8007d9e:	4602      	mov	r2, r0
 8007da0:	4b44      	ldr	r3, [pc, #272]	@ (8007eb4 <__multiply+0x14c>)
 8007da2:	4845      	ldr	r0, [pc, #276]	@ (8007eb8 <__multiply+0x150>)
 8007da4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007da8:	f001 fc16 	bl	80095d8 <__assert_func>
 8007dac:	f100 0514 	add.w	r5, r0, #20
 8007db0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007db4:	462b      	mov	r3, r5
 8007db6:	2200      	movs	r2, #0
 8007db8:	4543      	cmp	r3, r8
 8007dba:	d321      	bcc.n	8007e00 <__multiply+0x98>
 8007dbc:	f107 0114 	add.w	r1, r7, #20
 8007dc0:	f104 0214 	add.w	r2, r4, #20
 8007dc4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007dc8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007dcc:	9302      	str	r3, [sp, #8]
 8007dce:	1b13      	subs	r3, r2, r4
 8007dd0:	3b15      	subs	r3, #21
 8007dd2:	f023 0303 	bic.w	r3, r3, #3
 8007dd6:	3304      	adds	r3, #4
 8007dd8:	f104 0715 	add.w	r7, r4, #21
 8007ddc:	42ba      	cmp	r2, r7
 8007dde:	bf38      	it	cc
 8007de0:	2304      	movcc	r3, #4
 8007de2:	9301      	str	r3, [sp, #4]
 8007de4:	9b02      	ldr	r3, [sp, #8]
 8007de6:	9103      	str	r1, [sp, #12]
 8007de8:	428b      	cmp	r3, r1
 8007dea:	d80c      	bhi.n	8007e06 <__multiply+0x9e>
 8007dec:	2e00      	cmp	r6, #0
 8007dee:	dd03      	ble.n	8007df8 <__multiply+0x90>
 8007df0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d05b      	beq.n	8007eb0 <__multiply+0x148>
 8007df8:	6106      	str	r6, [r0, #16]
 8007dfa:	b005      	add	sp, #20
 8007dfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e00:	f843 2b04 	str.w	r2, [r3], #4
 8007e04:	e7d8      	b.n	8007db8 <__multiply+0x50>
 8007e06:	f8b1 a000 	ldrh.w	sl, [r1]
 8007e0a:	f1ba 0f00 	cmp.w	sl, #0
 8007e0e:	d024      	beq.n	8007e5a <__multiply+0xf2>
 8007e10:	f104 0e14 	add.w	lr, r4, #20
 8007e14:	46a9      	mov	r9, r5
 8007e16:	f04f 0c00 	mov.w	ip, #0
 8007e1a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007e1e:	f8d9 3000 	ldr.w	r3, [r9]
 8007e22:	fa1f fb87 	uxth.w	fp, r7
 8007e26:	b29b      	uxth	r3, r3
 8007e28:	fb0a 330b 	mla	r3, sl, fp, r3
 8007e2c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007e30:	f8d9 7000 	ldr.w	r7, [r9]
 8007e34:	4463      	add	r3, ip
 8007e36:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007e3a:	fb0a c70b 	mla	r7, sl, fp, ip
 8007e3e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007e42:	b29b      	uxth	r3, r3
 8007e44:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007e48:	4572      	cmp	r2, lr
 8007e4a:	f849 3b04 	str.w	r3, [r9], #4
 8007e4e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007e52:	d8e2      	bhi.n	8007e1a <__multiply+0xb2>
 8007e54:	9b01      	ldr	r3, [sp, #4]
 8007e56:	f845 c003 	str.w	ip, [r5, r3]
 8007e5a:	9b03      	ldr	r3, [sp, #12]
 8007e5c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007e60:	3104      	adds	r1, #4
 8007e62:	f1b9 0f00 	cmp.w	r9, #0
 8007e66:	d021      	beq.n	8007eac <__multiply+0x144>
 8007e68:	682b      	ldr	r3, [r5, #0]
 8007e6a:	f104 0c14 	add.w	ip, r4, #20
 8007e6e:	46ae      	mov	lr, r5
 8007e70:	f04f 0a00 	mov.w	sl, #0
 8007e74:	f8bc b000 	ldrh.w	fp, [ip]
 8007e78:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007e7c:	fb09 770b 	mla	r7, r9, fp, r7
 8007e80:	4457      	add	r7, sl
 8007e82:	b29b      	uxth	r3, r3
 8007e84:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007e88:	f84e 3b04 	str.w	r3, [lr], #4
 8007e8c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007e90:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007e94:	f8be 3000 	ldrh.w	r3, [lr]
 8007e98:	fb09 330a 	mla	r3, r9, sl, r3
 8007e9c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007ea0:	4562      	cmp	r2, ip
 8007ea2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007ea6:	d8e5      	bhi.n	8007e74 <__multiply+0x10c>
 8007ea8:	9f01      	ldr	r7, [sp, #4]
 8007eaa:	51eb      	str	r3, [r5, r7]
 8007eac:	3504      	adds	r5, #4
 8007eae:	e799      	b.n	8007de4 <__multiply+0x7c>
 8007eb0:	3e01      	subs	r6, #1
 8007eb2:	e79b      	b.n	8007dec <__multiply+0x84>
 8007eb4:	0800a62d 	.word	0x0800a62d
 8007eb8:	0800a63e 	.word	0x0800a63e

08007ebc <__pow5mult>:
 8007ebc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ec0:	4615      	mov	r5, r2
 8007ec2:	f012 0203 	ands.w	r2, r2, #3
 8007ec6:	4607      	mov	r7, r0
 8007ec8:	460e      	mov	r6, r1
 8007eca:	d007      	beq.n	8007edc <__pow5mult+0x20>
 8007ecc:	4c25      	ldr	r4, [pc, #148]	@ (8007f64 <__pow5mult+0xa8>)
 8007ece:	3a01      	subs	r2, #1
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007ed6:	f7ff fe55 	bl	8007b84 <__multadd>
 8007eda:	4606      	mov	r6, r0
 8007edc:	10ad      	asrs	r5, r5, #2
 8007ede:	d03d      	beq.n	8007f5c <__pow5mult+0xa0>
 8007ee0:	69fc      	ldr	r4, [r7, #28]
 8007ee2:	b97c      	cbnz	r4, 8007f04 <__pow5mult+0x48>
 8007ee4:	2010      	movs	r0, #16
 8007ee6:	f7ff fd35 	bl	8007954 <malloc>
 8007eea:	4602      	mov	r2, r0
 8007eec:	61f8      	str	r0, [r7, #28]
 8007eee:	b928      	cbnz	r0, 8007efc <__pow5mult+0x40>
 8007ef0:	4b1d      	ldr	r3, [pc, #116]	@ (8007f68 <__pow5mult+0xac>)
 8007ef2:	481e      	ldr	r0, [pc, #120]	@ (8007f6c <__pow5mult+0xb0>)
 8007ef4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007ef8:	f001 fb6e 	bl	80095d8 <__assert_func>
 8007efc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007f00:	6004      	str	r4, [r0, #0]
 8007f02:	60c4      	str	r4, [r0, #12]
 8007f04:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007f08:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007f0c:	b94c      	cbnz	r4, 8007f22 <__pow5mult+0x66>
 8007f0e:	f240 2171 	movw	r1, #625	@ 0x271
 8007f12:	4638      	mov	r0, r7
 8007f14:	f7ff ff12 	bl	8007d3c <__i2b>
 8007f18:	2300      	movs	r3, #0
 8007f1a:	f8c8 0008 	str.w	r0, [r8, #8]
 8007f1e:	4604      	mov	r4, r0
 8007f20:	6003      	str	r3, [r0, #0]
 8007f22:	f04f 0900 	mov.w	r9, #0
 8007f26:	07eb      	lsls	r3, r5, #31
 8007f28:	d50a      	bpl.n	8007f40 <__pow5mult+0x84>
 8007f2a:	4631      	mov	r1, r6
 8007f2c:	4622      	mov	r2, r4
 8007f2e:	4638      	mov	r0, r7
 8007f30:	f7ff ff1a 	bl	8007d68 <__multiply>
 8007f34:	4631      	mov	r1, r6
 8007f36:	4680      	mov	r8, r0
 8007f38:	4638      	mov	r0, r7
 8007f3a:	f7ff fe01 	bl	8007b40 <_Bfree>
 8007f3e:	4646      	mov	r6, r8
 8007f40:	106d      	asrs	r5, r5, #1
 8007f42:	d00b      	beq.n	8007f5c <__pow5mult+0xa0>
 8007f44:	6820      	ldr	r0, [r4, #0]
 8007f46:	b938      	cbnz	r0, 8007f58 <__pow5mult+0x9c>
 8007f48:	4622      	mov	r2, r4
 8007f4a:	4621      	mov	r1, r4
 8007f4c:	4638      	mov	r0, r7
 8007f4e:	f7ff ff0b 	bl	8007d68 <__multiply>
 8007f52:	6020      	str	r0, [r4, #0]
 8007f54:	f8c0 9000 	str.w	r9, [r0]
 8007f58:	4604      	mov	r4, r0
 8007f5a:	e7e4      	b.n	8007f26 <__pow5mult+0x6a>
 8007f5c:	4630      	mov	r0, r6
 8007f5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f62:	bf00      	nop
 8007f64:	0800a698 	.word	0x0800a698
 8007f68:	0800a5be 	.word	0x0800a5be
 8007f6c:	0800a63e 	.word	0x0800a63e

08007f70 <__lshift>:
 8007f70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f74:	460c      	mov	r4, r1
 8007f76:	6849      	ldr	r1, [r1, #4]
 8007f78:	6923      	ldr	r3, [r4, #16]
 8007f7a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007f7e:	68a3      	ldr	r3, [r4, #8]
 8007f80:	4607      	mov	r7, r0
 8007f82:	4691      	mov	r9, r2
 8007f84:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007f88:	f108 0601 	add.w	r6, r8, #1
 8007f8c:	42b3      	cmp	r3, r6
 8007f8e:	db0b      	blt.n	8007fa8 <__lshift+0x38>
 8007f90:	4638      	mov	r0, r7
 8007f92:	f7ff fd95 	bl	8007ac0 <_Balloc>
 8007f96:	4605      	mov	r5, r0
 8007f98:	b948      	cbnz	r0, 8007fae <__lshift+0x3e>
 8007f9a:	4602      	mov	r2, r0
 8007f9c:	4b28      	ldr	r3, [pc, #160]	@ (8008040 <__lshift+0xd0>)
 8007f9e:	4829      	ldr	r0, [pc, #164]	@ (8008044 <__lshift+0xd4>)
 8007fa0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007fa4:	f001 fb18 	bl	80095d8 <__assert_func>
 8007fa8:	3101      	adds	r1, #1
 8007faa:	005b      	lsls	r3, r3, #1
 8007fac:	e7ee      	b.n	8007f8c <__lshift+0x1c>
 8007fae:	2300      	movs	r3, #0
 8007fb0:	f100 0114 	add.w	r1, r0, #20
 8007fb4:	f100 0210 	add.w	r2, r0, #16
 8007fb8:	4618      	mov	r0, r3
 8007fba:	4553      	cmp	r3, sl
 8007fbc:	db33      	blt.n	8008026 <__lshift+0xb6>
 8007fbe:	6920      	ldr	r0, [r4, #16]
 8007fc0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007fc4:	f104 0314 	add.w	r3, r4, #20
 8007fc8:	f019 091f 	ands.w	r9, r9, #31
 8007fcc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007fd0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007fd4:	d02b      	beq.n	800802e <__lshift+0xbe>
 8007fd6:	f1c9 0e20 	rsb	lr, r9, #32
 8007fda:	468a      	mov	sl, r1
 8007fdc:	2200      	movs	r2, #0
 8007fde:	6818      	ldr	r0, [r3, #0]
 8007fe0:	fa00 f009 	lsl.w	r0, r0, r9
 8007fe4:	4310      	orrs	r0, r2
 8007fe6:	f84a 0b04 	str.w	r0, [sl], #4
 8007fea:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fee:	459c      	cmp	ip, r3
 8007ff0:	fa22 f20e 	lsr.w	r2, r2, lr
 8007ff4:	d8f3      	bhi.n	8007fde <__lshift+0x6e>
 8007ff6:	ebac 0304 	sub.w	r3, ip, r4
 8007ffa:	3b15      	subs	r3, #21
 8007ffc:	f023 0303 	bic.w	r3, r3, #3
 8008000:	3304      	adds	r3, #4
 8008002:	f104 0015 	add.w	r0, r4, #21
 8008006:	4584      	cmp	ip, r0
 8008008:	bf38      	it	cc
 800800a:	2304      	movcc	r3, #4
 800800c:	50ca      	str	r2, [r1, r3]
 800800e:	b10a      	cbz	r2, 8008014 <__lshift+0xa4>
 8008010:	f108 0602 	add.w	r6, r8, #2
 8008014:	3e01      	subs	r6, #1
 8008016:	4638      	mov	r0, r7
 8008018:	612e      	str	r6, [r5, #16]
 800801a:	4621      	mov	r1, r4
 800801c:	f7ff fd90 	bl	8007b40 <_Bfree>
 8008020:	4628      	mov	r0, r5
 8008022:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008026:	f842 0f04 	str.w	r0, [r2, #4]!
 800802a:	3301      	adds	r3, #1
 800802c:	e7c5      	b.n	8007fba <__lshift+0x4a>
 800802e:	3904      	subs	r1, #4
 8008030:	f853 2b04 	ldr.w	r2, [r3], #4
 8008034:	f841 2f04 	str.w	r2, [r1, #4]!
 8008038:	459c      	cmp	ip, r3
 800803a:	d8f9      	bhi.n	8008030 <__lshift+0xc0>
 800803c:	e7ea      	b.n	8008014 <__lshift+0xa4>
 800803e:	bf00      	nop
 8008040:	0800a62d 	.word	0x0800a62d
 8008044:	0800a63e 	.word	0x0800a63e

08008048 <__mcmp>:
 8008048:	690a      	ldr	r2, [r1, #16]
 800804a:	4603      	mov	r3, r0
 800804c:	6900      	ldr	r0, [r0, #16]
 800804e:	1a80      	subs	r0, r0, r2
 8008050:	b530      	push	{r4, r5, lr}
 8008052:	d10e      	bne.n	8008072 <__mcmp+0x2a>
 8008054:	3314      	adds	r3, #20
 8008056:	3114      	adds	r1, #20
 8008058:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800805c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008060:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008064:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008068:	4295      	cmp	r5, r2
 800806a:	d003      	beq.n	8008074 <__mcmp+0x2c>
 800806c:	d205      	bcs.n	800807a <__mcmp+0x32>
 800806e:	f04f 30ff 	mov.w	r0, #4294967295
 8008072:	bd30      	pop	{r4, r5, pc}
 8008074:	42a3      	cmp	r3, r4
 8008076:	d3f3      	bcc.n	8008060 <__mcmp+0x18>
 8008078:	e7fb      	b.n	8008072 <__mcmp+0x2a>
 800807a:	2001      	movs	r0, #1
 800807c:	e7f9      	b.n	8008072 <__mcmp+0x2a>
	...

08008080 <__mdiff>:
 8008080:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008084:	4689      	mov	r9, r1
 8008086:	4606      	mov	r6, r0
 8008088:	4611      	mov	r1, r2
 800808a:	4648      	mov	r0, r9
 800808c:	4614      	mov	r4, r2
 800808e:	f7ff ffdb 	bl	8008048 <__mcmp>
 8008092:	1e05      	subs	r5, r0, #0
 8008094:	d112      	bne.n	80080bc <__mdiff+0x3c>
 8008096:	4629      	mov	r1, r5
 8008098:	4630      	mov	r0, r6
 800809a:	f7ff fd11 	bl	8007ac0 <_Balloc>
 800809e:	4602      	mov	r2, r0
 80080a0:	b928      	cbnz	r0, 80080ae <__mdiff+0x2e>
 80080a2:	4b3f      	ldr	r3, [pc, #252]	@ (80081a0 <__mdiff+0x120>)
 80080a4:	f240 2137 	movw	r1, #567	@ 0x237
 80080a8:	483e      	ldr	r0, [pc, #248]	@ (80081a4 <__mdiff+0x124>)
 80080aa:	f001 fa95 	bl	80095d8 <__assert_func>
 80080ae:	2301      	movs	r3, #1
 80080b0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80080b4:	4610      	mov	r0, r2
 80080b6:	b003      	add	sp, #12
 80080b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080bc:	bfbc      	itt	lt
 80080be:	464b      	movlt	r3, r9
 80080c0:	46a1      	movlt	r9, r4
 80080c2:	4630      	mov	r0, r6
 80080c4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80080c8:	bfba      	itte	lt
 80080ca:	461c      	movlt	r4, r3
 80080cc:	2501      	movlt	r5, #1
 80080ce:	2500      	movge	r5, #0
 80080d0:	f7ff fcf6 	bl	8007ac0 <_Balloc>
 80080d4:	4602      	mov	r2, r0
 80080d6:	b918      	cbnz	r0, 80080e0 <__mdiff+0x60>
 80080d8:	4b31      	ldr	r3, [pc, #196]	@ (80081a0 <__mdiff+0x120>)
 80080da:	f240 2145 	movw	r1, #581	@ 0x245
 80080de:	e7e3      	b.n	80080a8 <__mdiff+0x28>
 80080e0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80080e4:	6926      	ldr	r6, [r4, #16]
 80080e6:	60c5      	str	r5, [r0, #12]
 80080e8:	f109 0310 	add.w	r3, r9, #16
 80080ec:	f109 0514 	add.w	r5, r9, #20
 80080f0:	f104 0e14 	add.w	lr, r4, #20
 80080f4:	f100 0b14 	add.w	fp, r0, #20
 80080f8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80080fc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008100:	9301      	str	r3, [sp, #4]
 8008102:	46d9      	mov	r9, fp
 8008104:	f04f 0c00 	mov.w	ip, #0
 8008108:	9b01      	ldr	r3, [sp, #4]
 800810a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800810e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008112:	9301      	str	r3, [sp, #4]
 8008114:	fa1f f38a 	uxth.w	r3, sl
 8008118:	4619      	mov	r1, r3
 800811a:	b283      	uxth	r3, r0
 800811c:	1acb      	subs	r3, r1, r3
 800811e:	0c00      	lsrs	r0, r0, #16
 8008120:	4463      	add	r3, ip
 8008122:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008126:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800812a:	b29b      	uxth	r3, r3
 800812c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008130:	4576      	cmp	r6, lr
 8008132:	f849 3b04 	str.w	r3, [r9], #4
 8008136:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800813a:	d8e5      	bhi.n	8008108 <__mdiff+0x88>
 800813c:	1b33      	subs	r3, r6, r4
 800813e:	3b15      	subs	r3, #21
 8008140:	f023 0303 	bic.w	r3, r3, #3
 8008144:	3415      	adds	r4, #21
 8008146:	3304      	adds	r3, #4
 8008148:	42a6      	cmp	r6, r4
 800814a:	bf38      	it	cc
 800814c:	2304      	movcc	r3, #4
 800814e:	441d      	add	r5, r3
 8008150:	445b      	add	r3, fp
 8008152:	461e      	mov	r6, r3
 8008154:	462c      	mov	r4, r5
 8008156:	4544      	cmp	r4, r8
 8008158:	d30e      	bcc.n	8008178 <__mdiff+0xf8>
 800815a:	f108 0103 	add.w	r1, r8, #3
 800815e:	1b49      	subs	r1, r1, r5
 8008160:	f021 0103 	bic.w	r1, r1, #3
 8008164:	3d03      	subs	r5, #3
 8008166:	45a8      	cmp	r8, r5
 8008168:	bf38      	it	cc
 800816a:	2100      	movcc	r1, #0
 800816c:	440b      	add	r3, r1
 800816e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008172:	b191      	cbz	r1, 800819a <__mdiff+0x11a>
 8008174:	6117      	str	r7, [r2, #16]
 8008176:	e79d      	b.n	80080b4 <__mdiff+0x34>
 8008178:	f854 1b04 	ldr.w	r1, [r4], #4
 800817c:	46e6      	mov	lr, ip
 800817e:	0c08      	lsrs	r0, r1, #16
 8008180:	fa1c fc81 	uxtah	ip, ip, r1
 8008184:	4471      	add	r1, lr
 8008186:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800818a:	b289      	uxth	r1, r1
 800818c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008190:	f846 1b04 	str.w	r1, [r6], #4
 8008194:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008198:	e7dd      	b.n	8008156 <__mdiff+0xd6>
 800819a:	3f01      	subs	r7, #1
 800819c:	e7e7      	b.n	800816e <__mdiff+0xee>
 800819e:	bf00      	nop
 80081a0:	0800a62d 	.word	0x0800a62d
 80081a4:	0800a63e 	.word	0x0800a63e

080081a8 <__ulp>:
 80081a8:	b082      	sub	sp, #8
 80081aa:	ed8d 0b00 	vstr	d0, [sp]
 80081ae:	9a01      	ldr	r2, [sp, #4]
 80081b0:	4b0f      	ldr	r3, [pc, #60]	@ (80081f0 <__ulp+0x48>)
 80081b2:	4013      	ands	r3, r2
 80081b4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	dc08      	bgt.n	80081ce <__ulp+0x26>
 80081bc:	425b      	negs	r3, r3
 80081be:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80081c2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80081c6:	da04      	bge.n	80081d2 <__ulp+0x2a>
 80081c8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80081cc:	4113      	asrs	r3, r2
 80081ce:	2200      	movs	r2, #0
 80081d0:	e008      	b.n	80081e4 <__ulp+0x3c>
 80081d2:	f1a2 0314 	sub.w	r3, r2, #20
 80081d6:	2b1e      	cmp	r3, #30
 80081d8:	bfda      	itte	le
 80081da:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80081de:	40da      	lsrle	r2, r3
 80081e0:	2201      	movgt	r2, #1
 80081e2:	2300      	movs	r3, #0
 80081e4:	4619      	mov	r1, r3
 80081e6:	4610      	mov	r0, r2
 80081e8:	ec41 0b10 	vmov	d0, r0, r1
 80081ec:	b002      	add	sp, #8
 80081ee:	4770      	bx	lr
 80081f0:	7ff00000 	.word	0x7ff00000

080081f4 <__b2d>:
 80081f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081f8:	6906      	ldr	r6, [r0, #16]
 80081fa:	f100 0814 	add.w	r8, r0, #20
 80081fe:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008202:	1f37      	subs	r7, r6, #4
 8008204:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008208:	4610      	mov	r0, r2
 800820a:	f7ff fd4b 	bl	8007ca4 <__hi0bits>
 800820e:	f1c0 0320 	rsb	r3, r0, #32
 8008212:	280a      	cmp	r0, #10
 8008214:	600b      	str	r3, [r1, #0]
 8008216:	491b      	ldr	r1, [pc, #108]	@ (8008284 <__b2d+0x90>)
 8008218:	dc15      	bgt.n	8008246 <__b2d+0x52>
 800821a:	f1c0 0c0b 	rsb	ip, r0, #11
 800821e:	fa22 f30c 	lsr.w	r3, r2, ip
 8008222:	45b8      	cmp	r8, r7
 8008224:	ea43 0501 	orr.w	r5, r3, r1
 8008228:	bf34      	ite	cc
 800822a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800822e:	2300      	movcs	r3, #0
 8008230:	3015      	adds	r0, #21
 8008232:	fa02 f000 	lsl.w	r0, r2, r0
 8008236:	fa23 f30c 	lsr.w	r3, r3, ip
 800823a:	4303      	orrs	r3, r0
 800823c:	461c      	mov	r4, r3
 800823e:	ec45 4b10 	vmov	d0, r4, r5
 8008242:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008246:	45b8      	cmp	r8, r7
 8008248:	bf3a      	itte	cc
 800824a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800824e:	f1a6 0708 	subcc.w	r7, r6, #8
 8008252:	2300      	movcs	r3, #0
 8008254:	380b      	subs	r0, #11
 8008256:	d012      	beq.n	800827e <__b2d+0x8a>
 8008258:	f1c0 0120 	rsb	r1, r0, #32
 800825c:	fa23 f401 	lsr.w	r4, r3, r1
 8008260:	4082      	lsls	r2, r0
 8008262:	4322      	orrs	r2, r4
 8008264:	4547      	cmp	r7, r8
 8008266:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800826a:	bf8c      	ite	hi
 800826c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008270:	2200      	movls	r2, #0
 8008272:	4083      	lsls	r3, r0
 8008274:	40ca      	lsrs	r2, r1
 8008276:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800827a:	4313      	orrs	r3, r2
 800827c:	e7de      	b.n	800823c <__b2d+0x48>
 800827e:	ea42 0501 	orr.w	r5, r2, r1
 8008282:	e7db      	b.n	800823c <__b2d+0x48>
 8008284:	3ff00000 	.word	0x3ff00000

08008288 <__d2b>:
 8008288:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800828c:	460f      	mov	r7, r1
 800828e:	2101      	movs	r1, #1
 8008290:	ec59 8b10 	vmov	r8, r9, d0
 8008294:	4616      	mov	r6, r2
 8008296:	f7ff fc13 	bl	8007ac0 <_Balloc>
 800829a:	4604      	mov	r4, r0
 800829c:	b930      	cbnz	r0, 80082ac <__d2b+0x24>
 800829e:	4602      	mov	r2, r0
 80082a0:	4b23      	ldr	r3, [pc, #140]	@ (8008330 <__d2b+0xa8>)
 80082a2:	4824      	ldr	r0, [pc, #144]	@ (8008334 <__d2b+0xac>)
 80082a4:	f240 310f 	movw	r1, #783	@ 0x30f
 80082a8:	f001 f996 	bl	80095d8 <__assert_func>
 80082ac:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80082b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80082b4:	b10d      	cbz	r5, 80082ba <__d2b+0x32>
 80082b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80082ba:	9301      	str	r3, [sp, #4]
 80082bc:	f1b8 0300 	subs.w	r3, r8, #0
 80082c0:	d023      	beq.n	800830a <__d2b+0x82>
 80082c2:	4668      	mov	r0, sp
 80082c4:	9300      	str	r3, [sp, #0]
 80082c6:	f7ff fd0c 	bl	8007ce2 <__lo0bits>
 80082ca:	e9dd 1200 	ldrd	r1, r2, [sp]
 80082ce:	b1d0      	cbz	r0, 8008306 <__d2b+0x7e>
 80082d0:	f1c0 0320 	rsb	r3, r0, #32
 80082d4:	fa02 f303 	lsl.w	r3, r2, r3
 80082d8:	430b      	orrs	r3, r1
 80082da:	40c2      	lsrs	r2, r0
 80082dc:	6163      	str	r3, [r4, #20]
 80082de:	9201      	str	r2, [sp, #4]
 80082e0:	9b01      	ldr	r3, [sp, #4]
 80082e2:	61a3      	str	r3, [r4, #24]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	bf0c      	ite	eq
 80082e8:	2201      	moveq	r2, #1
 80082ea:	2202      	movne	r2, #2
 80082ec:	6122      	str	r2, [r4, #16]
 80082ee:	b1a5      	cbz	r5, 800831a <__d2b+0x92>
 80082f0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80082f4:	4405      	add	r5, r0
 80082f6:	603d      	str	r5, [r7, #0]
 80082f8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80082fc:	6030      	str	r0, [r6, #0]
 80082fe:	4620      	mov	r0, r4
 8008300:	b003      	add	sp, #12
 8008302:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008306:	6161      	str	r1, [r4, #20]
 8008308:	e7ea      	b.n	80082e0 <__d2b+0x58>
 800830a:	a801      	add	r0, sp, #4
 800830c:	f7ff fce9 	bl	8007ce2 <__lo0bits>
 8008310:	9b01      	ldr	r3, [sp, #4]
 8008312:	6163      	str	r3, [r4, #20]
 8008314:	3020      	adds	r0, #32
 8008316:	2201      	movs	r2, #1
 8008318:	e7e8      	b.n	80082ec <__d2b+0x64>
 800831a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800831e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008322:	6038      	str	r0, [r7, #0]
 8008324:	6918      	ldr	r0, [r3, #16]
 8008326:	f7ff fcbd 	bl	8007ca4 <__hi0bits>
 800832a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800832e:	e7e5      	b.n	80082fc <__d2b+0x74>
 8008330:	0800a62d 	.word	0x0800a62d
 8008334:	0800a63e 	.word	0x0800a63e

08008338 <__ratio>:
 8008338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800833c:	b085      	sub	sp, #20
 800833e:	e9cd 1000 	strd	r1, r0, [sp]
 8008342:	a902      	add	r1, sp, #8
 8008344:	f7ff ff56 	bl	80081f4 <__b2d>
 8008348:	9800      	ldr	r0, [sp, #0]
 800834a:	a903      	add	r1, sp, #12
 800834c:	ec55 4b10 	vmov	r4, r5, d0
 8008350:	f7ff ff50 	bl	80081f4 <__b2d>
 8008354:	9b01      	ldr	r3, [sp, #4]
 8008356:	6919      	ldr	r1, [r3, #16]
 8008358:	9b00      	ldr	r3, [sp, #0]
 800835a:	691b      	ldr	r3, [r3, #16]
 800835c:	1ac9      	subs	r1, r1, r3
 800835e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008362:	1a9b      	subs	r3, r3, r2
 8008364:	ec5b ab10 	vmov	sl, fp, d0
 8008368:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800836c:	2b00      	cmp	r3, #0
 800836e:	bfce      	itee	gt
 8008370:	462a      	movgt	r2, r5
 8008372:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008376:	465a      	movle	r2, fp
 8008378:	462f      	mov	r7, r5
 800837a:	46d9      	mov	r9, fp
 800837c:	bfcc      	ite	gt
 800837e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008382:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008386:	464b      	mov	r3, r9
 8008388:	4652      	mov	r2, sl
 800838a:	4620      	mov	r0, r4
 800838c:	4639      	mov	r1, r7
 800838e:	f7f8 fa5d 	bl	800084c <__aeabi_ddiv>
 8008392:	ec41 0b10 	vmov	d0, r0, r1
 8008396:	b005      	add	sp, #20
 8008398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800839c <__copybits>:
 800839c:	3901      	subs	r1, #1
 800839e:	b570      	push	{r4, r5, r6, lr}
 80083a0:	1149      	asrs	r1, r1, #5
 80083a2:	6914      	ldr	r4, [r2, #16]
 80083a4:	3101      	adds	r1, #1
 80083a6:	f102 0314 	add.w	r3, r2, #20
 80083aa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80083ae:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80083b2:	1f05      	subs	r5, r0, #4
 80083b4:	42a3      	cmp	r3, r4
 80083b6:	d30c      	bcc.n	80083d2 <__copybits+0x36>
 80083b8:	1aa3      	subs	r3, r4, r2
 80083ba:	3b11      	subs	r3, #17
 80083bc:	f023 0303 	bic.w	r3, r3, #3
 80083c0:	3211      	adds	r2, #17
 80083c2:	42a2      	cmp	r2, r4
 80083c4:	bf88      	it	hi
 80083c6:	2300      	movhi	r3, #0
 80083c8:	4418      	add	r0, r3
 80083ca:	2300      	movs	r3, #0
 80083cc:	4288      	cmp	r0, r1
 80083ce:	d305      	bcc.n	80083dc <__copybits+0x40>
 80083d0:	bd70      	pop	{r4, r5, r6, pc}
 80083d2:	f853 6b04 	ldr.w	r6, [r3], #4
 80083d6:	f845 6f04 	str.w	r6, [r5, #4]!
 80083da:	e7eb      	b.n	80083b4 <__copybits+0x18>
 80083dc:	f840 3b04 	str.w	r3, [r0], #4
 80083e0:	e7f4      	b.n	80083cc <__copybits+0x30>

080083e2 <__any_on>:
 80083e2:	f100 0214 	add.w	r2, r0, #20
 80083e6:	6900      	ldr	r0, [r0, #16]
 80083e8:	114b      	asrs	r3, r1, #5
 80083ea:	4298      	cmp	r0, r3
 80083ec:	b510      	push	{r4, lr}
 80083ee:	db11      	blt.n	8008414 <__any_on+0x32>
 80083f0:	dd0a      	ble.n	8008408 <__any_on+0x26>
 80083f2:	f011 011f 	ands.w	r1, r1, #31
 80083f6:	d007      	beq.n	8008408 <__any_on+0x26>
 80083f8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80083fc:	fa24 f001 	lsr.w	r0, r4, r1
 8008400:	fa00 f101 	lsl.w	r1, r0, r1
 8008404:	428c      	cmp	r4, r1
 8008406:	d10b      	bne.n	8008420 <__any_on+0x3e>
 8008408:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800840c:	4293      	cmp	r3, r2
 800840e:	d803      	bhi.n	8008418 <__any_on+0x36>
 8008410:	2000      	movs	r0, #0
 8008412:	bd10      	pop	{r4, pc}
 8008414:	4603      	mov	r3, r0
 8008416:	e7f7      	b.n	8008408 <__any_on+0x26>
 8008418:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800841c:	2900      	cmp	r1, #0
 800841e:	d0f5      	beq.n	800840c <__any_on+0x2a>
 8008420:	2001      	movs	r0, #1
 8008422:	e7f6      	b.n	8008412 <__any_on+0x30>

08008424 <sulp>:
 8008424:	b570      	push	{r4, r5, r6, lr}
 8008426:	4604      	mov	r4, r0
 8008428:	460d      	mov	r5, r1
 800842a:	ec45 4b10 	vmov	d0, r4, r5
 800842e:	4616      	mov	r6, r2
 8008430:	f7ff feba 	bl	80081a8 <__ulp>
 8008434:	ec51 0b10 	vmov	r0, r1, d0
 8008438:	b17e      	cbz	r6, 800845a <sulp+0x36>
 800843a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800843e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008442:	2b00      	cmp	r3, #0
 8008444:	dd09      	ble.n	800845a <sulp+0x36>
 8008446:	051b      	lsls	r3, r3, #20
 8008448:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800844c:	2400      	movs	r4, #0
 800844e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008452:	4622      	mov	r2, r4
 8008454:	462b      	mov	r3, r5
 8008456:	f7f8 f8cf 	bl	80005f8 <__aeabi_dmul>
 800845a:	ec41 0b10 	vmov	d0, r0, r1
 800845e:	bd70      	pop	{r4, r5, r6, pc}

08008460 <_strtod_l>:
 8008460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008464:	b09f      	sub	sp, #124	@ 0x7c
 8008466:	460c      	mov	r4, r1
 8008468:	9217      	str	r2, [sp, #92]	@ 0x5c
 800846a:	2200      	movs	r2, #0
 800846c:	921a      	str	r2, [sp, #104]	@ 0x68
 800846e:	9005      	str	r0, [sp, #20]
 8008470:	f04f 0a00 	mov.w	sl, #0
 8008474:	f04f 0b00 	mov.w	fp, #0
 8008478:	460a      	mov	r2, r1
 800847a:	9219      	str	r2, [sp, #100]	@ 0x64
 800847c:	7811      	ldrb	r1, [r2, #0]
 800847e:	292b      	cmp	r1, #43	@ 0x2b
 8008480:	d04a      	beq.n	8008518 <_strtod_l+0xb8>
 8008482:	d838      	bhi.n	80084f6 <_strtod_l+0x96>
 8008484:	290d      	cmp	r1, #13
 8008486:	d832      	bhi.n	80084ee <_strtod_l+0x8e>
 8008488:	2908      	cmp	r1, #8
 800848a:	d832      	bhi.n	80084f2 <_strtod_l+0x92>
 800848c:	2900      	cmp	r1, #0
 800848e:	d03b      	beq.n	8008508 <_strtod_l+0xa8>
 8008490:	2200      	movs	r2, #0
 8008492:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008494:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008496:	782a      	ldrb	r2, [r5, #0]
 8008498:	2a30      	cmp	r2, #48	@ 0x30
 800849a:	f040 80b3 	bne.w	8008604 <_strtod_l+0x1a4>
 800849e:	786a      	ldrb	r2, [r5, #1]
 80084a0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80084a4:	2a58      	cmp	r2, #88	@ 0x58
 80084a6:	d16e      	bne.n	8008586 <_strtod_l+0x126>
 80084a8:	9302      	str	r3, [sp, #8]
 80084aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80084ac:	9301      	str	r3, [sp, #4]
 80084ae:	ab1a      	add	r3, sp, #104	@ 0x68
 80084b0:	9300      	str	r3, [sp, #0]
 80084b2:	4a8e      	ldr	r2, [pc, #568]	@ (80086ec <_strtod_l+0x28c>)
 80084b4:	9805      	ldr	r0, [sp, #20]
 80084b6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80084b8:	a919      	add	r1, sp, #100	@ 0x64
 80084ba:	f001 f927 	bl	800970c <__gethex>
 80084be:	f010 060f 	ands.w	r6, r0, #15
 80084c2:	4604      	mov	r4, r0
 80084c4:	d005      	beq.n	80084d2 <_strtod_l+0x72>
 80084c6:	2e06      	cmp	r6, #6
 80084c8:	d128      	bne.n	800851c <_strtod_l+0xbc>
 80084ca:	3501      	adds	r5, #1
 80084cc:	2300      	movs	r3, #0
 80084ce:	9519      	str	r5, [sp, #100]	@ 0x64
 80084d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80084d2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	f040 858e 	bne.w	8008ff6 <_strtod_l+0xb96>
 80084da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80084dc:	b1cb      	cbz	r3, 8008512 <_strtod_l+0xb2>
 80084de:	4652      	mov	r2, sl
 80084e0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80084e4:	ec43 2b10 	vmov	d0, r2, r3
 80084e8:	b01f      	add	sp, #124	@ 0x7c
 80084ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084ee:	2920      	cmp	r1, #32
 80084f0:	d1ce      	bne.n	8008490 <_strtod_l+0x30>
 80084f2:	3201      	adds	r2, #1
 80084f4:	e7c1      	b.n	800847a <_strtod_l+0x1a>
 80084f6:	292d      	cmp	r1, #45	@ 0x2d
 80084f8:	d1ca      	bne.n	8008490 <_strtod_l+0x30>
 80084fa:	2101      	movs	r1, #1
 80084fc:	910b      	str	r1, [sp, #44]	@ 0x2c
 80084fe:	1c51      	adds	r1, r2, #1
 8008500:	9119      	str	r1, [sp, #100]	@ 0x64
 8008502:	7852      	ldrb	r2, [r2, #1]
 8008504:	2a00      	cmp	r2, #0
 8008506:	d1c5      	bne.n	8008494 <_strtod_l+0x34>
 8008508:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800850a:	9419      	str	r4, [sp, #100]	@ 0x64
 800850c:	2b00      	cmp	r3, #0
 800850e:	f040 8570 	bne.w	8008ff2 <_strtod_l+0xb92>
 8008512:	4652      	mov	r2, sl
 8008514:	465b      	mov	r3, fp
 8008516:	e7e5      	b.n	80084e4 <_strtod_l+0x84>
 8008518:	2100      	movs	r1, #0
 800851a:	e7ef      	b.n	80084fc <_strtod_l+0x9c>
 800851c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800851e:	b13a      	cbz	r2, 8008530 <_strtod_l+0xd0>
 8008520:	2135      	movs	r1, #53	@ 0x35
 8008522:	a81c      	add	r0, sp, #112	@ 0x70
 8008524:	f7ff ff3a 	bl	800839c <__copybits>
 8008528:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800852a:	9805      	ldr	r0, [sp, #20]
 800852c:	f7ff fb08 	bl	8007b40 <_Bfree>
 8008530:	3e01      	subs	r6, #1
 8008532:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008534:	2e04      	cmp	r6, #4
 8008536:	d806      	bhi.n	8008546 <_strtod_l+0xe6>
 8008538:	e8df f006 	tbb	[pc, r6]
 800853c:	201d0314 	.word	0x201d0314
 8008540:	14          	.byte	0x14
 8008541:	00          	.byte	0x00
 8008542:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008546:	05e1      	lsls	r1, r4, #23
 8008548:	bf48      	it	mi
 800854a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800854e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008552:	0d1b      	lsrs	r3, r3, #20
 8008554:	051b      	lsls	r3, r3, #20
 8008556:	2b00      	cmp	r3, #0
 8008558:	d1bb      	bne.n	80084d2 <_strtod_l+0x72>
 800855a:	f7fe fb2f 	bl	8006bbc <__errno>
 800855e:	2322      	movs	r3, #34	@ 0x22
 8008560:	6003      	str	r3, [r0, #0]
 8008562:	e7b6      	b.n	80084d2 <_strtod_l+0x72>
 8008564:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008568:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800856c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008570:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008574:	e7e7      	b.n	8008546 <_strtod_l+0xe6>
 8008576:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80086f4 <_strtod_l+0x294>
 800857a:	e7e4      	b.n	8008546 <_strtod_l+0xe6>
 800857c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008580:	f04f 3aff 	mov.w	sl, #4294967295
 8008584:	e7df      	b.n	8008546 <_strtod_l+0xe6>
 8008586:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008588:	1c5a      	adds	r2, r3, #1
 800858a:	9219      	str	r2, [sp, #100]	@ 0x64
 800858c:	785b      	ldrb	r3, [r3, #1]
 800858e:	2b30      	cmp	r3, #48	@ 0x30
 8008590:	d0f9      	beq.n	8008586 <_strtod_l+0x126>
 8008592:	2b00      	cmp	r3, #0
 8008594:	d09d      	beq.n	80084d2 <_strtod_l+0x72>
 8008596:	2301      	movs	r3, #1
 8008598:	9309      	str	r3, [sp, #36]	@ 0x24
 800859a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800859c:	930c      	str	r3, [sp, #48]	@ 0x30
 800859e:	2300      	movs	r3, #0
 80085a0:	9308      	str	r3, [sp, #32]
 80085a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80085a4:	461f      	mov	r7, r3
 80085a6:	220a      	movs	r2, #10
 80085a8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80085aa:	7805      	ldrb	r5, [r0, #0]
 80085ac:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80085b0:	b2d9      	uxtb	r1, r3
 80085b2:	2909      	cmp	r1, #9
 80085b4:	d928      	bls.n	8008608 <_strtod_l+0x1a8>
 80085b6:	494e      	ldr	r1, [pc, #312]	@ (80086f0 <_strtod_l+0x290>)
 80085b8:	2201      	movs	r2, #1
 80085ba:	f000 ffd5 	bl	8009568 <strncmp>
 80085be:	2800      	cmp	r0, #0
 80085c0:	d032      	beq.n	8008628 <_strtod_l+0x1c8>
 80085c2:	2000      	movs	r0, #0
 80085c4:	462a      	mov	r2, r5
 80085c6:	4681      	mov	r9, r0
 80085c8:	463d      	mov	r5, r7
 80085ca:	4603      	mov	r3, r0
 80085cc:	2a65      	cmp	r2, #101	@ 0x65
 80085ce:	d001      	beq.n	80085d4 <_strtod_l+0x174>
 80085d0:	2a45      	cmp	r2, #69	@ 0x45
 80085d2:	d114      	bne.n	80085fe <_strtod_l+0x19e>
 80085d4:	b91d      	cbnz	r5, 80085de <_strtod_l+0x17e>
 80085d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80085d8:	4302      	orrs	r2, r0
 80085da:	d095      	beq.n	8008508 <_strtod_l+0xa8>
 80085dc:	2500      	movs	r5, #0
 80085de:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80085e0:	1c62      	adds	r2, r4, #1
 80085e2:	9219      	str	r2, [sp, #100]	@ 0x64
 80085e4:	7862      	ldrb	r2, [r4, #1]
 80085e6:	2a2b      	cmp	r2, #43	@ 0x2b
 80085e8:	d077      	beq.n	80086da <_strtod_l+0x27a>
 80085ea:	2a2d      	cmp	r2, #45	@ 0x2d
 80085ec:	d07b      	beq.n	80086e6 <_strtod_l+0x286>
 80085ee:	f04f 0c00 	mov.w	ip, #0
 80085f2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80085f6:	2909      	cmp	r1, #9
 80085f8:	f240 8082 	bls.w	8008700 <_strtod_l+0x2a0>
 80085fc:	9419      	str	r4, [sp, #100]	@ 0x64
 80085fe:	f04f 0800 	mov.w	r8, #0
 8008602:	e0a2      	b.n	800874a <_strtod_l+0x2ea>
 8008604:	2300      	movs	r3, #0
 8008606:	e7c7      	b.n	8008598 <_strtod_l+0x138>
 8008608:	2f08      	cmp	r7, #8
 800860a:	bfd5      	itete	le
 800860c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800860e:	9908      	ldrgt	r1, [sp, #32]
 8008610:	fb02 3301 	mlale	r3, r2, r1, r3
 8008614:	fb02 3301 	mlagt	r3, r2, r1, r3
 8008618:	f100 0001 	add.w	r0, r0, #1
 800861c:	bfd4      	ite	le
 800861e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8008620:	9308      	strgt	r3, [sp, #32]
 8008622:	3701      	adds	r7, #1
 8008624:	9019      	str	r0, [sp, #100]	@ 0x64
 8008626:	e7bf      	b.n	80085a8 <_strtod_l+0x148>
 8008628:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800862a:	1c5a      	adds	r2, r3, #1
 800862c:	9219      	str	r2, [sp, #100]	@ 0x64
 800862e:	785a      	ldrb	r2, [r3, #1]
 8008630:	b37f      	cbz	r7, 8008692 <_strtod_l+0x232>
 8008632:	4681      	mov	r9, r0
 8008634:	463d      	mov	r5, r7
 8008636:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800863a:	2b09      	cmp	r3, #9
 800863c:	d912      	bls.n	8008664 <_strtod_l+0x204>
 800863e:	2301      	movs	r3, #1
 8008640:	e7c4      	b.n	80085cc <_strtod_l+0x16c>
 8008642:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008644:	1c5a      	adds	r2, r3, #1
 8008646:	9219      	str	r2, [sp, #100]	@ 0x64
 8008648:	785a      	ldrb	r2, [r3, #1]
 800864a:	3001      	adds	r0, #1
 800864c:	2a30      	cmp	r2, #48	@ 0x30
 800864e:	d0f8      	beq.n	8008642 <_strtod_l+0x1e2>
 8008650:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008654:	2b08      	cmp	r3, #8
 8008656:	f200 84d3 	bhi.w	8009000 <_strtod_l+0xba0>
 800865a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800865c:	930c      	str	r3, [sp, #48]	@ 0x30
 800865e:	4681      	mov	r9, r0
 8008660:	2000      	movs	r0, #0
 8008662:	4605      	mov	r5, r0
 8008664:	3a30      	subs	r2, #48	@ 0x30
 8008666:	f100 0301 	add.w	r3, r0, #1
 800866a:	d02a      	beq.n	80086c2 <_strtod_l+0x262>
 800866c:	4499      	add	r9, r3
 800866e:	eb00 0c05 	add.w	ip, r0, r5
 8008672:	462b      	mov	r3, r5
 8008674:	210a      	movs	r1, #10
 8008676:	4563      	cmp	r3, ip
 8008678:	d10d      	bne.n	8008696 <_strtod_l+0x236>
 800867a:	1c69      	adds	r1, r5, #1
 800867c:	4401      	add	r1, r0
 800867e:	4428      	add	r0, r5
 8008680:	2808      	cmp	r0, #8
 8008682:	dc16      	bgt.n	80086b2 <_strtod_l+0x252>
 8008684:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008686:	230a      	movs	r3, #10
 8008688:	fb03 2300 	mla	r3, r3, r0, r2
 800868c:	930a      	str	r3, [sp, #40]	@ 0x28
 800868e:	2300      	movs	r3, #0
 8008690:	e018      	b.n	80086c4 <_strtod_l+0x264>
 8008692:	4638      	mov	r0, r7
 8008694:	e7da      	b.n	800864c <_strtod_l+0x1ec>
 8008696:	2b08      	cmp	r3, #8
 8008698:	f103 0301 	add.w	r3, r3, #1
 800869c:	dc03      	bgt.n	80086a6 <_strtod_l+0x246>
 800869e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80086a0:	434e      	muls	r6, r1
 80086a2:	960a      	str	r6, [sp, #40]	@ 0x28
 80086a4:	e7e7      	b.n	8008676 <_strtod_l+0x216>
 80086a6:	2b10      	cmp	r3, #16
 80086a8:	bfde      	ittt	le
 80086aa:	9e08      	ldrle	r6, [sp, #32]
 80086ac:	434e      	mulle	r6, r1
 80086ae:	9608      	strle	r6, [sp, #32]
 80086b0:	e7e1      	b.n	8008676 <_strtod_l+0x216>
 80086b2:	280f      	cmp	r0, #15
 80086b4:	dceb      	bgt.n	800868e <_strtod_l+0x22e>
 80086b6:	9808      	ldr	r0, [sp, #32]
 80086b8:	230a      	movs	r3, #10
 80086ba:	fb03 2300 	mla	r3, r3, r0, r2
 80086be:	9308      	str	r3, [sp, #32]
 80086c0:	e7e5      	b.n	800868e <_strtod_l+0x22e>
 80086c2:	4629      	mov	r1, r5
 80086c4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80086c6:	1c50      	adds	r0, r2, #1
 80086c8:	9019      	str	r0, [sp, #100]	@ 0x64
 80086ca:	7852      	ldrb	r2, [r2, #1]
 80086cc:	4618      	mov	r0, r3
 80086ce:	460d      	mov	r5, r1
 80086d0:	e7b1      	b.n	8008636 <_strtod_l+0x1d6>
 80086d2:	f04f 0900 	mov.w	r9, #0
 80086d6:	2301      	movs	r3, #1
 80086d8:	e77d      	b.n	80085d6 <_strtod_l+0x176>
 80086da:	f04f 0c00 	mov.w	ip, #0
 80086de:	1ca2      	adds	r2, r4, #2
 80086e0:	9219      	str	r2, [sp, #100]	@ 0x64
 80086e2:	78a2      	ldrb	r2, [r4, #2]
 80086e4:	e785      	b.n	80085f2 <_strtod_l+0x192>
 80086e6:	f04f 0c01 	mov.w	ip, #1
 80086ea:	e7f8      	b.n	80086de <_strtod_l+0x27e>
 80086ec:	0800a7b0 	.word	0x0800a7b0
 80086f0:	0800a798 	.word	0x0800a798
 80086f4:	7ff00000 	.word	0x7ff00000
 80086f8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80086fa:	1c51      	adds	r1, r2, #1
 80086fc:	9119      	str	r1, [sp, #100]	@ 0x64
 80086fe:	7852      	ldrb	r2, [r2, #1]
 8008700:	2a30      	cmp	r2, #48	@ 0x30
 8008702:	d0f9      	beq.n	80086f8 <_strtod_l+0x298>
 8008704:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008708:	2908      	cmp	r1, #8
 800870a:	f63f af78 	bhi.w	80085fe <_strtod_l+0x19e>
 800870e:	3a30      	subs	r2, #48	@ 0x30
 8008710:	920e      	str	r2, [sp, #56]	@ 0x38
 8008712:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008714:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008716:	f04f 080a 	mov.w	r8, #10
 800871a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800871c:	1c56      	adds	r6, r2, #1
 800871e:	9619      	str	r6, [sp, #100]	@ 0x64
 8008720:	7852      	ldrb	r2, [r2, #1]
 8008722:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008726:	f1be 0f09 	cmp.w	lr, #9
 800872a:	d939      	bls.n	80087a0 <_strtod_l+0x340>
 800872c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800872e:	1a76      	subs	r6, r6, r1
 8008730:	2e08      	cmp	r6, #8
 8008732:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008736:	dc03      	bgt.n	8008740 <_strtod_l+0x2e0>
 8008738:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800873a:	4588      	cmp	r8, r1
 800873c:	bfa8      	it	ge
 800873e:	4688      	movge	r8, r1
 8008740:	f1bc 0f00 	cmp.w	ip, #0
 8008744:	d001      	beq.n	800874a <_strtod_l+0x2ea>
 8008746:	f1c8 0800 	rsb	r8, r8, #0
 800874a:	2d00      	cmp	r5, #0
 800874c:	d14e      	bne.n	80087ec <_strtod_l+0x38c>
 800874e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008750:	4308      	orrs	r0, r1
 8008752:	f47f aebe 	bne.w	80084d2 <_strtod_l+0x72>
 8008756:	2b00      	cmp	r3, #0
 8008758:	f47f aed6 	bne.w	8008508 <_strtod_l+0xa8>
 800875c:	2a69      	cmp	r2, #105	@ 0x69
 800875e:	d028      	beq.n	80087b2 <_strtod_l+0x352>
 8008760:	dc25      	bgt.n	80087ae <_strtod_l+0x34e>
 8008762:	2a49      	cmp	r2, #73	@ 0x49
 8008764:	d025      	beq.n	80087b2 <_strtod_l+0x352>
 8008766:	2a4e      	cmp	r2, #78	@ 0x4e
 8008768:	f47f aece 	bne.w	8008508 <_strtod_l+0xa8>
 800876c:	499b      	ldr	r1, [pc, #620]	@ (80089dc <_strtod_l+0x57c>)
 800876e:	a819      	add	r0, sp, #100	@ 0x64
 8008770:	f001 f9ee 	bl	8009b50 <__match>
 8008774:	2800      	cmp	r0, #0
 8008776:	f43f aec7 	beq.w	8008508 <_strtod_l+0xa8>
 800877a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800877c:	781b      	ldrb	r3, [r3, #0]
 800877e:	2b28      	cmp	r3, #40	@ 0x28
 8008780:	d12e      	bne.n	80087e0 <_strtod_l+0x380>
 8008782:	4997      	ldr	r1, [pc, #604]	@ (80089e0 <_strtod_l+0x580>)
 8008784:	aa1c      	add	r2, sp, #112	@ 0x70
 8008786:	a819      	add	r0, sp, #100	@ 0x64
 8008788:	f001 f9f6 	bl	8009b78 <__hexnan>
 800878c:	2805      	cmp	r0, #5
 800878e:	d127      	bne.n	80087e0 <_strtod_l+0x380>
 8008790:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008792:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008796:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800879a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800879e:	e698      	b.n	80084d2 <_strtod_l+0x72>
 80087a0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80087a2:	fb08 2101 	mla	r1, r8, r1, r2
 80087a6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80087aa:	920e      	str	r2, [sp, #56]	@ 0x38
 80087ac:	e7b5      	b.n	800871a <_strtod_l+0x2ba>
 80087ae:	2a6e      	cmp	r2, #110	@ 0x6e
 80087b0:	e7da      	b.n	8008768 <_strtod_l+0x308>
 80087b2:	498c      	ldr	r1, [pc, #560]	@ (80089e4 <_strtod_l+0x584>)
 80087b4:	a819      	add	r0, sp, #100	@ 0x64
 80087b6:	f001 f9cb 	bl	8009b50 <__match>
 80087ba:	2800      	cmp	r0, #0
 80087bc:	f43f aea4 	beq.w	8008508 <_strtod_l+0xa8>
 80087c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80087c2:	4989      	ldr	r1, [pc, #548]	@ (80089e8 <_strtod_l+0x588>)
 80087c4:	3b01      	subs	r3, #1
 80087c6:	a819      	add	r0, sp, #100	@ 0x64
 80087c8:	9319      	str	r3, [sp, #100]	@ 0x64
 80087ca:	f001 f9c1 	bl	8009b50 <__match>
 80087ce:	b910      	cbnz	r0, 80087d6 <_strtod_l+0x376>
 80087d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80087d2:	3301      	adds	r3, #1
 80087d4:	9319      	str	r3, [sp, #100]	@ 0x64
 80087d6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 80089f8 <_strtod_l+0x598>
 80087da:	f04f 0a00 	mov.w	sl, #0
 80087de:	e678      	b.n	80084d2 <_strtod_l+0x72>
 80087e0:	4882      	ldr	r0, [pc, #520]	@ (80089ec <_strtod_l+0x58c>)
 80087e2:	f000 fef1 	bl	80095c8 <nan>
 80087e6:	ec5b ab10 	vmov	sl, fp, d0
 80087ea:	e672      	b.n	80084d2 <_strtod_l+0x72>
 80087ec:	eba8 0309 	sub.w	r3, r8, r9
 80087f0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80087f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80087f4:	2f00      	cmp	r7, #0
 80087f6:	bf08      	it	eq
 80087f8:	462f      	moveq	r7, r5
 80087fa:	2d10      	cmp	r5, #16
 80087fc:	462c      	mov	r4, r5
 80087fe:	bfa8      	it	ge
 8008800:	2410      	movge	r4, #16
 8008802:	f7f7 fe7f 	bl	8000504 <__aeabi_ui2d>
 8008806:	2d09      	cmp	r5, #9
 8008808:	4682      	mov	sl, r0
 800880a:	468b      	mov	fp, r1
 800880c:	dc13      	bgt.n	8008836 <_strtod_l+0x3d6>
 800880e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008810:	2b00      	cmp	r3, #0
 8008812:	f43f ae5e 	beq.w	80084d2 <_strtod_l+0x72>
 8008816:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008818:	dd78      	ble.n	800890c <_strtod_l+0x4ac>
 800881a:	2b16      	cmp	r3, #22
 800881c:	dc5f      	bgt.n	80088de <_strtod_l+0x47e>
 800881e:	4974      	ldr	r1, [pc, #464]	@ (80089f0 <_strtod_l+0x590>)
 8008820:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008824:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008828:	4652      	mov	r2, sl
 800882a:	465b      	mov	r3, fp
 800882c:	f7f7 fee4 	bl	80005f8 <__aeabi_dmul>
 8008830:	4682      	mov	sl, r0
 8008832:	468b      	mov	fp, r1
 8008834:	e64d      	b.n	80084d2 <_strtod_l+0x72>
 8008836:	4b6e      	ldr	r3, [pc, #440]	@ (80089f0 <_strtod_l+0x590>)
 8008838:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800883c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008840:	f7f7 feda 	bl	80005f8 <__aeabi_dmul>
 8008844:	4682      	mov	sl, r0
 8008846:	9808      	ldr	r0, [sp, #32]
 8008848:	468b      	mov	fp, r1
 800884a:	f7f7 fe5b 	bl	8000504 <__aeabi_ui2d>
 800884e:	4602      	mov	r2, r0
 8008850:	460b      	mov	r3, r1
 8008852:	4650      	mov	r0, sl
 8008854:	4659      	mov	r1, fp
 8008856:	f7f7 fd19 	bl	800028c <__adddf3>
 800885a:	2d0f      	cmp	r5, #15
 800885c:	4682      	mov	sl, r0
 800885e:	468b      	mov	fp, r1
 8008860:	ddd5      	ble.n	800880e <_strtod_l+0x3ae>
 8008862:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008864:	1b2c      	subs	r4, r5, r4
 8008866:	441c      	add	r4, r3
 8008868:	2c00      	cmp	r4, #0
 800886a:	f340 8096 	ble.w	800899a <_strtod_l+0x53a>
 800886e:	f014 030f 	ands.w	r3, r4, #15
 8008872:	d00a      	beq.n	800888a <_strtod_l+0x42a>
 8008874:	495e      	ldr	r1, [pc, #376]	@ (80089f0 <_strtod_l+0x590>)
 8008876:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800887a:	4652      	mov	r2, sl
 800887c:	465b      	mov	r3, fp
 800887e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008882:	f7f7 feb9 	bl	80005f8 <__aeabi_dmul>
 8008886:	4682      	mov	sl, r0
 8008888:	468b      	mov	fp, r1
 800888a:	f034 040f 	bics.w	r4, r4, #15
 800888e:	d073      	beq.n	8008978 <_strtod_l+0x518>
 8008890:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008894:	dd48      	ble.n	8008928 <_strtod_l+0x4c8>
 8008896:	2400      	movs	r4, #0
 8008898:	46a0      	mov	r8, r4
 800889a:	940a      	str	r4, [sp, #40]	@ 0x28
 800889c:	46a1      	mov	r9, r4
 800889e:	9a05      	ldr	r2, [sp, #20]
 80088a0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80089f8 <_strtod_l+0x598>
 80088a4:	2322      	movs	r3, #34	@ 0x22
 80088a6:	6013      	str	r3, [r2, #0]
 80088a8:	f04f 0a00 	mov.w	sl, #0
 80088ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	f43f ae0f 	beq.w	80084d2 <_strtod_l+0x72>
 80088b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80088b6:	9805      	ldr	r0, [sp, #20]
 80088b8:	f7ff f942 	bl	8007b40 <_Bfree>
 80088bc:	9805      	ldr	r0, [sp, #20]
 80088be:	4649      	mov	r1, r9
 80088c0:	f7ff f93e 	bl	8007b40 <_Bfree>
 80088c4:	9805      	ldr	r0, [sp, #20]
 80088c6:	4641      	mov	r1, r8
 80088c8:	f7ff f93a 	bl	8007b40 <_Bfree>
 80088cc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80088ce:	9805      	ldr	r0, [sp, #20]
 80088d0:	f7ff f936 	bl	8007b40 <_Bfree>
 80088d4:	9805      	ldr	r0, [sp, #20]
 80088d6:	4621      	mov	r1, r4
 80088d8:	f7ff f932 	bl	8007b40 <_Bfree>
 80088dc:	e5f9      	b.n	80084d2 <_strtod_l+0x72>
 80088de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80088e0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80088e4:	4293      	cmp	r3, r2
 80088e6:	dbbc      	blt.n	8008862 <_strtod_l+0x402>
 80088e8:	4c41      	ldr	r4, [pc, #260]	@ (80089f0 <_strtod_l+0x590>)
 80088ea:	f1c5 050f 	rsb	r5, r5, #15
 80088ee:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80088f2:	4652      	mov	r2, sl
 80088f4:	465b      	mov	r3, fp
 80088f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80088fa:	f7f7 fe7d 	bl	80005f8 <__aeabi_dmul>
 80088fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008900:	1b5d      	subs	r5, r3, r5
 8008902:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008906:	e9d4 2300 	ldrd	r2, r3, [r4]
 800890a:	e78f      	b.n	800882c <_strtod_l+0x3cc>
 800890c:	3316      	adds	r3, #22
 800890e:	dba8      	blt.n	8008862 <_strtod_l+0x402>
 8008910:	4b37      	ldr	r3, [pc, #220]	@ (80089f0 <_strtod_l+0x590>)
 8008912:	eba9 0808 	sub.w	r8, r9, r8
 8008916:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800891a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800891e:	4650      	mov	r0, sl
 8008920:	4659      	mov	r1, fp
 8008922:	f7f7 ff93 	bl	800084c <__aeabi_ddiv>
 8008926:	e783      	b.n	8008830 <_strtod_l+0x3d0>
 8008928:	4b32      	ldr	r3, [pc, #200]	@ (80089f4 <_strtod_l+0x594>)
 800892a:	9308      	str	r3, [sp, #32]
 800892c:	2300      	movs	r3, #0
 800892e:	1124      	asrs	r4, r4, #4
 8008930:	4650      	mov	r0, sl
 8008932:	4659      	mov	r1, fp
 8008934:	461e      	mov	r6, r3
 8008936:	2c01      	cmp	r4, #1
 8008938:	dc21      	bgt.n	800897e <_strtod_l+0x51e>
 800893a:	b10b      	cbz	r3, 8008940 <_strtod_l+0x4e0>
 800893c:	4682      	mov	sl, r0
 800893e:	468b      	mov	fp, r1
 8008940:	492c      	ldr	r1, [pc, #176]	@ (80089f4 <_strtod_l+0x594>)
 8008942:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008946:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800894a:	4652      	mov	r2, sl
 800894c:	465b      	mov	r3, fp
 800894e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008952:	f7f7 fe51 	bl	80005f8 <__aeabi_dmul>
 8008956:	4b28      	ldr	r3, [pc, #160]	@ (80089f8 <_strtod_l+0x598>)
 8008958:	460a      	mov	r2, r1
 800895a:	400b      	ands	r3, r1
 800895c:	4927      	ldr	r1, [pc, #156]	@ (80089fc <_strtod_l+0x59c>)
 800895e:	428b      	cmp	r3, r1
 8008960:	4682      	mov	sl, r0
 8008962:	d898      	bhi.n	8008896 <_strtod_l+0x436>
 8008964:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008968:	428b      	cmp	r3, r1
 800896a:	bf86      	itte	hi
 800896c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8008a00 <_strtod_l+0x5a0>
 8008970:	f04f 3aff 	movhi.w	sl, #4294967295
 8008974:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008978:	2300      	movs	r3, #0
 800897a:	9308      	str	r3, [sp, #32]
 800897c:	e07a      	b.n	8008a74 <_strtod_l+0x614>
 800897e:	07e2      	lsls	r2, r4, #31
 8008980:	d505      	bpl.n	800898e <_strtod_l+0x52e>
 8008982:	9b08      	ldr	r3, [sp, #32]
 8008984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008988:	f7f7 fe36 	bl	80005f8 <__aeabi_dmul>
 800898c:	2301      	movs	r3, #1
 800898e:	9a08      	ldr	r2, [sp, #32]
 8008990:	3208      	adds	r2, #8
 8008992:	3601      	adds	r6, #1
 8008994:	1064      	asrs	r4, r4, #1
 8008996:	9208      	str	r2, [sp, #32]
 8008998:	e7cd      	b.n	8008936 <_strtod_l+0x4d6>
 800899a:	d0ed      	beq.n	8008978 <_strtod_l+0x518>
 800899c:	4264      	negs	r4, r4
 800899e:	f014 020f 	ands.w	r2, r4, #15
 80089a2:	d00a      	beq.n	80089ba <_strtod_l+0x55a>
 80089a4:	4b12      	ldr	r3, [pc, #72]	@ (80089f0 <_strtod_l+0x590>)
 80089a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80089aa:	4650      	mov	r0, sl
 80089ac:	4659      	mov	r1, fp
 80089ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089b2:	f7f7 ff4b 	bl	800084c <__aeabi_ddiv>
 80089b6:	4682      	mov	sl, r0
 80089b8:	468b      	mov	fp, r1
 80089ba:	1124      	asrs	r4, r4, #4
 80089bc:	d0dc      	beq.n	8008978 <_strtod_l+0x518>
 80089be:	2c1f      	cmp	r4, #31
 80089c0:	dd20      	ble.n	8008a04 <_strtod_l+0x5a4>
 80089c2:	2400      	movs	r4, #0
 80089c4:	46a0      	mov	r8, r4
 80089c6:	940a      	str	r4, [sp, #40]	@ 0x28
 80089c8:	46a1      	mov	r9, r4
 80089ca:	9a05      	ldr	r2, [sp, #20]
 80089cc:	2322      	movs	r3, #34	@ 0x22
 80089ce:	f04f 0a00 	mov.w	sl, #0
 80089d2:	f04f 0b00 	mov.w	fp, #0
 80089d6:	6013      	str	r3, [r2, #0]
 80089d8:	e768      	b.n	80088ac <_strtod_l+0x44c>
 80089da:	bf00      	nop
 80089dc:	0800a585 	.word	0x0800a585
 80089e0:	0800a79c 	.word	0x0800a79c
 80089e4:	0800a57d 	.word	0x0800a57d
 80089e8:	0800a5b4 	.word	0x0800a5b4
 80089ec:	0800a945 	.word	0x0800a945
 80089f0:	0800a6d0 	.word	0x0800a6d0
 80089f4:	0800a6a8 	.word	0x0800a6a8
 80089f8:	7ff00000 	.word	0x7ff00000
 80089fc:	7ca00000 	.word	0x7ca00000
 8008a00:	7fefffff 	.word	0x7fefffff
 8008a04:	f014 0310 	ands.w	r3, r4, #16
 8008a08:	bf18      	it	ne
 8008a0a:	236a      	movne	r3, #106	@ 0x6a
 8008a0c:	4ea9      	ldr	r6, [pc, #676]	@ (8008cb4 <_strtod_l+0x854>)
 8008a0e:	9308      	str	r3, [sp, #32]
 8008a10:	4650      	mov	r0, sl
 8008a12:	4659      	mov	r1, fp
 8008a14:	2300      	movs	r3, #0
 8008a16:	07e2      	lsls	r2, r4, #31
 8008a18:	d504      	bpl.n	8008a24 <_strtod_l+0x5c4>
 8008a1a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008a1e:	f7f7 fdeb 	bl	80005f8 <__aeabi_dmul>
 8008a22:	2301      	movs	r3, #1
 8008a24:	1064      	asrs	r4, r4, #1
 8008a26:	f106 0608 	add.w	r6, r6, #8
 8008a2a:	d1f4      	bne.n	8008a16 <_strtod_l+0x5b6>
 8008a2c:	b10b      	cbz	r3, 8008a32 <_strtod_l+0x5d2>
 8008a2e:	4682      	mov	sl, r0
 8008a30:	468b      	mov	fp, r1
 8008a32:	9b08      	ldr	r3, [sp, #32]
 8008a34:	b1b3      	cbz	r3, 8008a64 <_strtod_l+0x604>
 8008a36:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008a3a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	4659      	mov	r1, fp
 8008a42:	dd0f      	ble.n	8008a64 <_strtod_l+0x604>
 8008a44:	2b1f      	cmp	r3, #31
 8008a46:	dd55      	ble.n	8008af4 <_strtod_l+0x694>
 8008a48:	2b34      	cmp	r3, #52	@ 0x34
 8008a4a:	bfde      	ittt	le
 8008a4c:	f04f 33ff 	movle.w	r3, #4294967295
 8008a50:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008a54:	4093      	lslle	r3, r2
 8008a56:	f04f 0a00 	mov.w	sl, #0
 8008a5a:	bfcc      	ite	gt
 8008a5c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008a60:	ea03 0b01 	andle.w	fp, r3, r1
 8008a64:	2200      	movs	r2, #0
 8008a66:	2300      	movs	r3, #0
 8008a68:	4650      	mov	r0, sl
 8008a6a:	4659      	mov	r1, fp
 8008a6c:	f7f8 f82c 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a70:	2800      	cmp	r0, #0
 8008a72:	d1a6      	bne.n	80089c2 <_strtod_l+0x562>
 8008a74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a76:	9300      	str	r3, [sp, #0]
 8008a78:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008a7a:	9805      	ldr	r0, [sp, #20]
 8008a7c:	462b      	mov	r3, r5
 8008a7e:	463a      	mov	r2, r7
 8008a80:	f7ff f8c6 	bl	8007c10 <__s2b>
 8008a84:	900a      	str	r0, [sp, #40]	@ 0x28
 8008a86:	2800      	cmp	r0, #0
 8008a88:	f43f af05 	beq.w	8008896 <_strtod_l+0x436>
 8008a8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a8e:	2a00      	cmp	r2, #0
 8008a90:	eba9 0308 	sub.w	r3, r9, r8
 8008a94:	bfa8      	it	ge
 8008a96:	2300      	movge	r3, #0
 8008a98:	9312      	str	r3, [sp, #72]	@ 0x48
 8008a9a:	2400      	movs	r4, #0
 8008a9c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008aa0:	9316      	str	r3, [sp, #88]	@ 0x58
 8008aa2:	46a0      	mov	r8, r4
 8008aa4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008aa6:	9805      	ldr	r0, [sp, #20]
 8008aa8:	6859      	ldr	r1, [r3, #4]
 8008aaa:	f7ff f809 	bl	8007ac0 <_Balloc>
 8008aae:	4681      	mov	r9, r0
 8008ab0:	2800      	cmp	r0, #0
 8008ab2:	f43f aef4 	beq.w	800889e <_strtod_l+0x43e>
 8008ab6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ab8:	691a      	ldr	r2, [r3, #16]
 8008aba:	3202      	adds	r2, #2
 8008abc:	f103 010c 	add.w	r1, r3, #12
 8008ac0:	0092      	lsls	r2, r2, #2
 8008ac2:	300c      	adds	r0, #12
 8008ac4:	f000 fd72 	bl	80095ac <memcpy>
 8008ac8:	ec4b ab10 	vmov	d0, sl, fp
 8008acc:	9805      	ldr	r0, [sp, #20]
 8008ace:	aa1c      	add	r2, sp, #112	@ 0x70
 8008ad0:	a91b      	add	r1, sp, #108	@ 0x6c
 8008ad2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008ad6:	f7ff fbd7 	bl	8008288 <__d2b>
 8008ada:	901a      	str	r0, [sp, #104]	@ 0x68
 8008adc:	2800      	cmp	r0, #0
 8008ade:	f43f aede 	beq.w	800889e <_strtod_l+0x43e>
 8008ae2:	9805      	ldr	r0, [sp, #20]
 8008ae4:	2101      	movs	r1, #1
 8008ae6:	f7ff f929 	bl	8007d3c <__i2b>
 8008aea:	4680      	mov	r8, r0
 8008aec:	b948      	cbnz	r0, 8008b02 <_strtod_l+0x6a2>
 8008aee:	f04f 0800 	mov.w	r8, #0
 8008af2:	e6d4      	b.n	800889e <_strtod_l+0x43e>
 8008af4:	f04f 32ff 	mov.w	r2, #4294967295
 8008af8:	fa02 f303 	lsl.w	r3, r2, r3
 8008afc:	ea03 0a0a 	and.w	sl, r3, sl
 8008b00:	e7b0      	b.n	8008a64 <_strtod_l+0x604>
 8008b02:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008b04:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008b06:	2d00      	cmp	r5, #0
 8008b08:	bfab      	itete	ge
 8008b0a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008b0c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008b0e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008b10:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008b12:	bfac      	ite	ge
 8008b14:	18ef      	addge	r7, r5, r3
 8008b16:	1b5e      	sublt	r6, r3, r5
 8008b18:	9b08      	ldr	r3, [sp, #32]
 8008b1a:	1aed      	subs	r5, r5, r3
 8008b1c:	4415      	add	r5, r2
 8008b1e:	4b66      	ldr	r3, [pc, #408]	@ (8008cb8 <_strtod_l+0x858>)
 8008b20:	3d01      	subs	r5, #1
 8008b22:	429d      	cmp	r5, r3
 8008b24:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008b28:	da50      	bge.n	8008bcc <_strtod_l+0x76c>
 8008b2a:	1b5b      	subs	r3, r3, r5
 8008b2c:	2b1f      	cmp	r3, #31
 8008b2e:	eba2 0203 	sub.w	r2, r2, r3
 8008b32:	f04f 0101 	mov.w	r1, #1
 8008b36:	dc3d      	bgt.n	8008bb4 <_strtod_l+0x754>
 8008b38:	fa01 f303 	lsl.w	r3, r1, r3
 8008b3c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008b3e:	2300      	movs	r3, #0
 8008b40:	9310      	str	r3, [sp, #64]	@ 0x40
 8008b42:	18bd      	adds	r5, r7, r2
 8008b44:	9b08      	ldr	r3, [sp, #32]
 8008b46:	42af      	cmp	r7, r5
 8008b48:	4416      	add	r6, r2
 8008b4a:	441e      	add	r6, r3
 8008b4c:	463b      	mov	r3, r7
 8008b4e:	bfa8      	it	ge
 8008b50:	462b      	movge	r3, r5
 8008b52:	42b3      	cmp	r3, r6
 8008b54:	bfa8      	it	ge
 8008b56:	4633      	movge	r3, r6
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	bfc2      	ittt	gt
 8008b5c:	1aed      	subgt	r5, r5, r3
 8008b5e:	1af6      	subgt	r6, r6, r3
 8008b60:	1aff      	subgt	r7, r7, r3
 8008b62:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	dd16      	ble.n	8008b96 <_strtod_l+0x736>
 8008b68:	4641      	mov	r1, r8
 8008b6a:	9805      	ldr	r0, [sp, #20]
 8008b6c:	461a      	mov	r2, r3
 8008b6e:	f7ff f9a5 	bl	8007ebc <__pow5mult>
 8008b72:	4680      	mov	r8, r0
 8008b74:	2800      	cmp	r0, #0
 8008b76:	d0ba      	beq.n	8008aee <_strtod_l+0x68e>
 8008b78:	4601      	mov	r1, r0
 8008b7a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008b7c:	9805      	ldr	r0, [sp, #20]
 8008b7e:	f7ff f8f3 	bl	8007d68 <__multiply>
 8008b82:	900e      	str	r0, [sp, #56]	@ 0x38
 8008b84:	2800      	cmp	r0, #0
 8008b86:	f43f ae8a 	beq.w	800889e <_strtod_l+0x43e>
 8008b8a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008b8c:	9805      	ldr	r0, [sp, #20]
 8008b8e:	f7fe ffd7 	bl	8007b40 <_Bfree>
 8008b92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b94:	931a      	str	r3, [sp, #104]	@ 0x68
 8008b96:	2d00      	cmp	r5, #0
 8008b98:	dc1d      	bgt.n	8008bd6 <_strtod_l+0x776>
 8008b9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	dd23      	ble.n	8008be8 <_strtod_l+0x788>
 8008ba0:	4649      	mov	r1, r9
 8008ba2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008ba4:	9805      	ldr	r0, [sp, #20]
 8008ba6:	f7ff f989 	bl	8007ebc <__pow5mult>
 8008baa:	4681      	mov	r9, r0
 8008bac:	b9e0      	cbnz	r0, 8008be8 <_strtod_l+0x788>
 8008bae:	f04f 0900 	mov.w	r9, #0
 8008bb2:	e674      	b.n	800889e <_strtod_l+0x43e>
 8008bb4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008bb8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008bbc:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008bc0:	35e2      	adds	r5, #226	@ 0xe2
 8008bc2:	fa01 f305 	lsl.w	r3, r1, r5
 8008bc6:	9310      	str	r3, [sp, #64]	@ 0x40
 8008bc8:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008bca:	e7ba      	b.n	8008b42 <_strtod_l+0x6e2>
 8008bcc:	2300      	movs	r3, #0
 8008bce:	9310      	str	r3, [sp, #64]	@ 0x40
 8008bd0:	2301      	movs	r3, #1
 8008bd2:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008bd4:	e7b5      	b.n	8008b42 <_strtod_l+0x6e2>
 8008bd6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008bd8:	9805      	ldr	r0, [sp, #20]
 8008bda:	462a      	mov	r2, r5
 8008bdc:	f7ff f9c8 	bl	8007f70 <__lshift>
 8008be0:	901a      	str	r0, [sp, #104]	@ 0x68
 8008be2:	2800      	cmp	r0, #0
 8008be4:	d1d9      	bne.n	8008b9a <_strtod_l+0x73a>
 8008be6:	e65a      	b.n	800889e <_strtod_l+0x43e>
 8008be8:	2e00      	cmp	r6, #0
 8008bea:	dd07      	ble.n	8008bfc <_strtod_l+0x79c>
 8008bec:	4649      	mov	r1, r9
 8008bee:	9805      	ldr	r0, [sp, #20]
 8008bf0:	4632      	mov	r2, r6
 8008bf2:	f7ff f9bd 	bl	8007f70 <__lshift>
 8008bf6:	4681      	mov	r9, r0
 8008bf8:	2800      	cmp	r0, #0
 8008bfa:	d0d8      	beq.n	8008bae <_strtod_l+0x74e>
 8008bfc:	2f00      	cmp	r7, #0
 8008bfe:	dd08      	ble.n	8008c12 <_strtod_l+0x7b2>
 8008c00:	4641      	mov	r1, r8
 8008c02:	9805      	ldr	r0, [sp, #20]
 8008c04:	463a      	mov	r2, r7
 8008c06:	f7ff f9b3 	bl	8007f70 <__lshift>
 8008c0a:	4680      	mov	r8, r0
 8008c0c:	2800      	cmp	r0, #0
 8008c0e:	f43f ae46 	beq.w	800889e <_strtod_l+0x43e>
 8008c12:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008c14:	9805      	ldr	r0, [sp, #20]
 8008c16:	464a      	mov	r2, r9
 8008c18:	f7ff fa32 	bl	8008080 <__mdiff>
 8008c1c:	4604      	mov	r4, r0
 8008c1e:	2800      	cmp	r0, #0
 8008c20:	f43f ae3d 	beq.w	800889e <_strtod_l+0x43e>
 8008c24:	68c3      	ldr	r3, [r0, #12]
 8008c26:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008c28:	2300      	movs	r3, #0
 8008c2a:	60c3      	str	r3, [r0, #12]
 8008c2c:	4641      	mov	r1, r8
 8008c2e:	f7ff fa0b 	bl	8008048 <__mcmp>
 8008c32:	2800      	cmp	r0, #0
 8008c34:	da46      	bge.n	8008cc4 <_strtod_l+0x864>
 8008c36:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c38:	ea53 030a 	orrs.w	r3, r3, sl
 8008c3c:	d16c      	bne.n	8008d18 <_strtod_l+0x8b8>
 8008c3e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d168      	bne.n	8008d18 <_strtod_l+0x8b8>
 8008c46:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008c4a:	0d1b      	lsrs	r3, r3, #20
 8008c4c:	051b      	lsls	r3, r3, #20
 8008c4e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008c52:	d961      	bls.n	8008d18 <_strtod_l+0x8b8>
 8008c54:	6963      	ldr	r3, [r4, #20]
 8008c56:	b913      	cbnz	r3, 8008c5e <_strtod_l+0x7fe>
 8008c58:	6923      	ldr	r3, [r4, #16]
 8008c5a:	2b01      	cmp	r3, #1
 8008c5c:	dd5c      	ble.n	8008d18 <_strtod_l+0x8b8>
 8008c5e:	4621      	mov	r1, r4
 8008c60:	2201      	movs	r2, #1
 8008c62:	9805      	ldr	r0, [sp, #20]
 8008c64:	f7ff f984 	bl	8007f70 <__lshift>
 8008c68:	4641      	mov	r1, r8
 8008c6a:	4604      	mov	r4, r0
 8008c6c:	f7ff f9ec 	bl	8008048 <__mcmp>
 8008c70:	2800      	cmp	r0, #0
 8008c72:	dd51      	ble.n	8008d18 <_strtod_l+0x8b8>
 8008c74:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008c78:	9a08      	ldr	r2, [sp, #32]
 8008c7a:	0d1b      	lsrs	r3, r3, #20
 8008c7c:	051b      	lsls	r3, r3, #20
 8008c7e:	2a00      	cmp	r2, #0
 8008c80:	d06b      	beq.n	8008d5a <_strtod_l+0x8fa>
 8008c82:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008c86:	d868      	bhi.n	8008d5a <_strtod_l+0x8fa>
 8008c88:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008c8c:	f67f ae9d 	bls.w	80089ca <_strtod_l+0x56a>
 8008c90:	4b0a      	ldr	r3, [pc, #40]	@ (8008cbc <_strtod_l+0x85c>)
 8008c92:	4650      	mov	r0, sl
 8008c94:	4659      	mov	r1, fp
 8008c96:	2200      	movs	r2, #0
 8008c98:	f7f7 fcae 	bl	80005f8 <__aeabi_dmul>
 8008c9c:	4b08      	ldr	r3, [pc, #32]	@ (8008cc0 <_strtod_l+0x860>)
 8008c9e:	400b      	ands	r3, r1
 8008ca0:	4682      	mov	sl, r0
 8008ca2:	468b      	mov	fp, r1
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	f47f ae05 	bne.w	80088b4 <_strtod_l+0x454>
 8008caa:	9a05      	ldr	r2, [sp, #20]
 8008cac:	2322      	movs	r3, #34	@ 0x22
 8008cae:	6013      	str	r3, [r2, #0]
 8008cb0:	e600      	b.n	80088b4 <_strtod_l+0x454>
 8008cb2:	bf00      	nop
 8008cb4:	0800a7c8 	.word	0x0800a7c8
 8008cb8:	fffffc02 	.word	0xfffffc02
 8008cbc:	39500000 	.word	0x39500000
 8008cc0:	7ff00000 	.word	0x7ff00000
 8008cc4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008cc8:	d165      	bne.n	8008d96 <_strtod_l+0x936>
 8008cca:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008ccc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008cd0:	b35a      	cbz	r2, 8008d2a <_strtod_l+0x8ca>
 8008cd2:	4a9f      	ldr	r2, [pc, #636]	@ (8008f50 <_strtod_l+0xaf0>)
 8008cd4:	4293      	cmp	r3, r2
 8008cd6:	d12b      	bne.n	8008d30 <_strtod_l+0x8d0>
 8008cd8:	9b08      	ldr	r3, [sp, #32]
 8008cda:	4651      	mov	r1, sl
 8008cdc:	b303      	cbz	r3, 8008d20 <_strtod_l+0x8c0>
 8008cde:	4b9d      	ldr	r3, [pc, #628]	@ (8008f54 <_strtod_l+0xaf4>)
 8008ce0:	465a      	mov	r2, fp
 8008ce2:	4013      	ands	r3, r2
 8008ce4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008ce8:	f04f 32ff 	mov.w	r2, #4294967295
 8008cec:	d81b      	bhi.n	8008d26 <_strtod_l+0x8c6>
 8008cee:	0d1b      	lsrs	r3, r3, #20
 8008cf0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8008cf8:	4299      	cmp	r1, r3
 8008cfa:	d119      	bne.n	8008d30 <_strtod_l+0x8d0>
 8008cfc:	4b96      	ldr	r3, [pc, #600]	@ (8008f58 <_strtod_l+0xaf8>)
 8008cfe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008d00:	429a      	cmp	r2, r3
 8008d02:	d102      	bne.n	8008d0a <_strtod_l+0x8aa>
 8008d04:	3101      	adds	r1, #1
 8008d06:	f43f adca 	beq.w	800889e <_strtod_l+0x43e>
 8008d0a:	4b92      	ldr	r3, [pc, #584]	@ (8008f54 <_strtod_l+0xaf4>)
 8008d0c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008d0e:	401a      	ands	r2, r3
 8008d10:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008d14:	f04f 0a00 	mov.w	sl, #0
 8008d18:	9b08      	ldr	r3, [sp, #32]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d1b8      	bne.n	8008c90 <_strtod_l+0x830>
 8008d1e:	e5c9      	b.n	80088b4 <_strtod_l+0x454>
 8008d20:	f04f 33ff 	mov.w	r3, #4294967295
 8008d24:	e7e8      	b.n	8008cf8 <_strtod_l+0x898>
 8008d26:	4613      	mov	r3, r2
 8008d28:	e7e6      	b.n	8008cf8 <_strtod_l+0x898>
 8008d2a:	ea53 030a 	orrs.w	r3, r3, sl
 8008d2e:	d0a1      	beq.n	8008c74 <_strtod_l+0x814>
 8008d30:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008d32:	b1db      	cbz	r3, 8008d6c <_strtod_l+0x90c>
 8008d34:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008d36:	4213      	tst	r3, r2
 8008d38:	d0ee      	beq.n	8008d18 <_strtod_l+0x8b8>
 8008d3a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d3c:	9a08      	ldr	r2, [sp, #32]
 8008d3e:	4650      	mov	r0, sl
 8008d40:	4659      	mov	r1, fp
 8008d42:	b1bb      	cbz	r3, 8008d74 <_strtod_l+0x914>
 8008d44:	f7ff fb6e 	bl	8008424 <sulp>
 8008d48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008d4c:	ec53 2b10 	vmov	r2, r3, d0
 8008d50:	f7f7 fa9c 	bl	800028c <__adddf3>
 8008d54:	4682      	mov	sl, r0
 8008d56:	468b      	mov	fp, r1
 8008d58:	e7de      	b.n	8008d18 <_strtod_l+0x8b8>
 8008d5a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008d5e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008d62:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008d66:	f04f 3aff 	mov.w	sl, #4294967295
 8008d6a:	e7d5      	b.n	8008d18 <_strtod_l+0x8b8>
 8008d6c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008d6e:	ea13 0f0a 	tst.w	r3, sl
 8008d72:	e7e1      	b.n	8008d38 <_strtod_l+0x8d8>
 8008d74:	f7ff fb56 	bl	8008424 <sulp>
 8008d78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008d7c:	ec53 2b10 	vmov	r2, r3, d0
 8008d80:	f7f7 fa82 	bl	8000288 <__aeabi_dsub>
 8008d84:	2200      	movs	r2, #0
 8008d86:	2300      	movs	r3, #0
 8008d88:	4682      	mov	sl, r0
 8008d8a:	468b      	mov	fp, r1
 8008d8c:	f7f7 fe9c 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d90:	2800      	cmp	r0, #0
 8008d92:	d0c1      	beq.n	8008d18 <_strtod_l+0x8b8>
 8008d94:	e619      	b.n	80089ca <_strtod_l+0x56a>
 8008d96:	4641      	mov	r1, r8
 8008d98:	4620      	mov	r0, r4
 8008d9a:	f7ff facd 	bl	8008338 <__ratio>
 8008d9e:	ec57 6b10 	vmov	r6, r7, d0
 8008da2:	2200      	movs	r2, #0
 8008da4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008da8:	4630      	mov	r0, r6
 8008daa:	4639      	mov	r1, r7
 8008dac:	f7f7 fea0 	bl	8000af0 <__aeabi_dcmple>
 8008db0:	2800      	cmp	r0, #0
 8008db2:	d06f      	beq.n	8008e94 <_strtod_l+0xa34>
 8008db4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d17a      	bne.n	8008eb0 <_strtod_l+0xa50>
 8008dba:	f1ba 0f00 	cmp.w	sl, #0
 8008dbe:	d158      	bne.n	8008e72 <_strtod_l+0xa12>
 8008dc0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008dc2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d15a      	bne.n	8008e80 <_strtod_l+0xa20>
 8008dca:	4b64      	ldr	r3, [pc, #400]	@ (8008f5c <_strtod_l+0xafc>)
 8008dcc:	2200      	movs	r2, #0
 8008dce:	4630      	mov	r0, r6
 8008dd0:	4639      	mov	r1, r7
 8008dd2:	f7f7 fe83 	bl	8000adc <__aeabi_dcmplt>
 8008dd6:	2800      	cmp	r0, #0
 8008dd8:	d159      	bne.n	8008e8e <_strtod_l+0xa2e>
 8008dda:	4630      	mov	r0, r6
 8008ddc:	4639      	mov	r1, r7
 8008dde:	4b60      	ldr	r3, [pc, #384]	@ (8008f60 <_strtod_l+0xb00>)
 8008de0:	2200      	movs	r2, #0
 8008de2:	f7f7 fc09 	bl	80005f8 <__aeabi_dmul>
 8008de6:	4606      	mov	r6, r0
 8008de8:	460f      	mov	r7, r1
 8008dea:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008dee:	9606      	str	r6, [sp, #24]
 8008df0:	9307      	str	r3, [sp, #28]
 8008df2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008df6:	4d57      	ldr	r5, [pc, #348]	@ (8008f54 <_strtod_l+0xaf4>)
 8008df8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008dfc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008dfe:	401d      	ands	r5, r3
 8008e00:	4b58      	ldr	r3, [pc, #352]	@ (8008f64 <_strtod_l+0xb04>)
 8008e02:	429d      	cmp	r5, r3
 8008e04:	f040 80b2 	bne.w	8008f6c <_strtod_l+0xb0c>
 8008e08:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e0a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008e0e:	ec4b ab10 	vmov	d0, sl, fp
 8008e12:	f7ff f9c9 	bl	80081a8 <__ulp>
 8008e16:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008e1a:	ec51 0b10 	vmov	r0, r1, d0
 8008e1e:	f7f7 fbeb 	bl	80005f8 <__aeabi_dmul>
 8008e22:	4652      	mov	r2, sl
 8008e24:	465b      	mov	r3, fp
 8008e26:	f7f7 fa31 	bl	800028c <__adddf3>
 8008e2a:	460b      	mov	r3, r1
 8008e2c:	4949      	ldr	r1, [pc, #292]	@ (8008f54 <_strtod_l+0xaf4>)
 8008e2e:	4a4e      	ldr	r2, [pc, #312]	@ (8008f68 <_strtod_l+0xb08>)
 8008e30:	4019      	ands	r1, r3
 8008e32:	4291      	cmp	r1, r2
 8008e34:	4682      	mov	sl, r0
 8008e36:	d942      	bls.n	8008ebe <_strtod_l+0xa5e>
 8008e38:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008e3a:	4b47      	ldr	r3, [pc, #284]	@ (8008f58 <_strtod_l+0xaf8>)
 8008e3c:	429a      	cmp	r2, r3
 8008e3e:	d103      	bne.n	8008e48 <_strtod_l+0x9e8>
 8008e40:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008e42:	3301      	adds	r3, #1
 8008e44:	f43f ad2b 	beq.w	800889e <_strtod_l+0x43e>
 8008e48:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008f58 <_strtod_l+0xaf8>
 8008e4c:	f04f 3aff 	mov.w	sl, #4294967295
 8008e50:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008e52:	9805      	ldr	r0, [sp, #20]
 8008e54:	f7fe fe74 	bl	8007b40 <_Bfree>
 8008e58:	9805      	ldr	r0, [sp, #20]
 8008e5a:	4649      	mov	r1, r9
 8008e5c:	f7fe fe70 	bl	8007b40 <_Bfree>
 8008e60:	9805      	ldr	r0, [sp, #20]
 8008e62:	4641      	mov	r1, r8
 8008e64:	f7fe fe6c 	bl	8007b40 <_Bfree>
 8008e68:	9805      	ldr	r0, [sp, #20]
 8008e6a:	4621      	mov	r1, r4
 8008e6c:	f7fe fe68 	bl	8007b40 <_Bfree>
 8008e70:	e618      	b.n	8008aa4 <_strtod_l+0x644>
 8008e72:	f1ba 0f01 	cmp.w	sl, #1
 8008e76:	d103      	bne.n	8008e80 <_strtod_l+0xa20>
 8008e78:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	f43f ada5 	beq.w	80089ca <_strtod_l+0x56a>
 8008e80:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008f30 <_strtod_l+0xad0>
 8008e84:	4f35      	ldr	r7, [pc, #212]	@ (8008f5c <_strtod_l+0xafc>)
 8008e86:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008e8a:	2600      	movs	r6, #0
 8008e8c:	e7b1      	b.n	8008df2 <_strtod_l+0x992>
 8008e8e:	4f34      	ldr	r7, [pc, #208]	@ (8008f60 <_strtod_l+0xb00>)
 8008e90:	2600      	movs	r6, #0
 8008e92:	e7aa      	b.n	8008dea <_strtod_l+0x98a>
 8008e94:	4b32      	ldr	r3, [pc, #200]	@ (8008f60 <_strtod_l+0xb00>)
 8008e96:	4630      	mov	r0, r6
 8008e98:	4639      	mov	r1, r7
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	f7f7 fbac 	bl	80005f8 <__aeabi_dmul>
 8008ea0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ea2:	4606      	mov	r6, r0
 8008ea4:	460f      	mov	r7, r1
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d09f      	beq.n	8008dea <_strtod_l+0x98a>
 8008eaa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008eae:	e7a0      	b.n	8008df2 <_strtod_l+0x992>
 8008eb0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008f38 <_strtod_l+0xad8>
 8008eb4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008eb8:	ec57 6b17 	vmov	r6, r7, d7
 8008ebc:	e799      	b.n	8008df2 <_strtod_l+0x992>
 8008ebe:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008ec2:	9b08      	ldr	r3, [sp, #32]
 8008ec4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d1c1      	bne.n	8008e50 <_strtod_l+0x9f0>
 8008ecc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008ed0:	0d1b      	lsrs	r3, r3, #20
 8008ed2:	051b      	lsls	r3, r3, #20
 8008ed4:	429d      	cmp	r5, r3
 8008ed6:	d1bb      	bne.n	8008e50 <_strtod_l+0x9f0>
 8008ed8:	4630      	mov	r0, r6
 8008eda:	4639      	mov	r1, r7
 8008edc:	f7f7 fed4 	bl	8000c88 <__aeabi_d2lz>
 8008ee0:	f7f7 fb5c 	bl	800059c <__aeabi_l2d>
 8008ee4:	4602      	mov	r2, r0
 8008ee6:	460b      	mov	r3, r1
 8008ee8:	4630      	mov	r0, r6
 8008eea:	4639      	mov	r1, r7
 8008eec:	f7f7 f9cc 	bl	8000288 <__aeabi_dsub>
 8008ef0:	460b      	mov	r3, r1
 8008ef2:	4602      	mov	r2, r0
 8008ef4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008ef8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008efc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008efe:	ea46 060a 	orr.w	r6, r6, sl
 8008f02:	431e      	orrs	r6, r3
 8008f04:	d06f      	beq.n	8008fe6 <_strtod_l+0xb86>
 8008f06:	a30e      	add	r3, pc, #56	@ (adr r3, 8008f40 <_strtod_l+0xae0>)
 8008f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f0c:	f7f7 fde6 	bl	8000adc <__aeabi_dcmplt>
 8008f10:	2800      	cmp	r0, #0
 8008f12:	f47f accf 	bne.w	80088b4 <_strtod_l+0x454>
 8008f16:	a30c      	add	r3, pc, #48	@ (adr r3, 8008f48 <_strtod_l+0xae8>)
 8008f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f1c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008f20:	f7f7 fdfa 	bl	8000b18 <__aeabi_dcmpgt>
 8008f24:	2800      	cmp	r0, #0
 8008f26:	d093      	beq.n	8008e50 <_strtod_l+0x9f0>
 8008f28:	e4c4      	b.n	80088b4 <_strtod_l+0x454>
 8008f2a:	bf00      	nop
 8008f2c:	f3af 8000 	nop.w
 8008f30:	00000000 	.word	0x00000000
 8008f34:	bff00000 	.word	0xbff00000
 8008f38:	00000000 	.word	0x00000000
 8008f3c:	3ff00000 	.word	0x3ff00000
 8008f40:	94a03595 	.word	0x94a03595
 8008f44:	3fdfffff 	.word	0x3fdfffff
 8008f48:	35afe535 	.word	0x35afe535
 8008f4c:	3fe00000 	.word	0x3fe00000
 8008f50:	000fffff 	.word	0x000fffff
 8008f54:	7ff00000 	.word	0x7ff00000
 8008f58:	7fefffff 	.word	0x7fefffff
 8008f5c:	3ff00000 	.word	0x3ff00000
 8008f60:	3fe00000 	.word	0x3fe00000
 8008f64:	7fe00000 	.word	0x7fe00000
 8008f68:	7c9fffff 	.word	0x7c9fffff
 8008f6c:	9b08      	ldr	r3, [sp, #32]
 8008f6e:	b323      	cbz	r3, 8008fba <_strtod_l+0xb5a>
 8008f70:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008f74:	d821      	bhi.n	8008fba <_strtod_l+0xb5a>
 8008f76:	a328      	add	r3, pc, #160	@ (adr r3, 8009018 <_strtod_l+0xbb8>)
 8008f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f7c:	4630      	mov	r0, r6
 8008f7e:	4639      	mov	r1, r7
 8008f80:	f7f7 fdb6 	bl	8000af0 <__aeabi_dcmple>
 8008f84:	b1a0      	cbz	r0, 8008fb0 <_strtod_l+0xb50>
 8008f86:	4639      	mov	r1, r7
 8008f88:	4630      	mov	r0, r6
 8008f8a:	f7f7 fe0d 	bl	8000ba8 <__aeabi_d2uiz>
 8008f8e:	2801      	cmp	r0, #1
 8008f90:	bf38      	it	cc
 8008f92:	2001      	movcc	r0, #1
 8008f94:	f7f7 fab6 	bl	8000504 <__aeabi_ui2d>
 8008f98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f9a:	4606      	mov	r6, r0
 8008f9c:	460f      	mov	r7, r1
 8008f9e:	b9fb      	cbnz	r3, 8008fe0 <_strtod_l+0xb80>
 8008fa0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008fa4:	9014      	str	r0, [sp, #80]	@ 0x50
 8008fa6:	9315      	str	r3, [sp, #84]	@ 0x54
 8008fa8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008fac:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008fb0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008fb2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008fb6:	1b5b      	subs	r3, r3, r5
 8008fb8:	9311      	str	r3, [sp, #68]	@ 0x44
 8008fba:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008fbe:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008fc2:	f7ff f8f1 	bl	80081a8 <__ulp>
 8008fc6:	4650      	mov	r0, sl
 8008fc8:	ec53 2b10 	vmov	r2, r3, d0
 8008fcc:	4659      	mov	r1, fp
 8008fce:	f7f7 fb13 	bl	80005f8 <__aeabi_dmul>
 8008fd2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008fd6:	f7f7 f959 	bl	800028c <__adddf3>
 8008fda:	4682      	mov	sl, r0
 8008fdc:	468b      	mov	fp, r1
 8008fde:	e770      	b.n	8008ec2 <_strtod_l+0xa62>
 8008fe0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008fe4:	e7e0      	b.n	8008fa8 <_strtod_l+0xb48>
 8008fe6:	a30e      	add	r3, pc, #56	@ (adr r3, 8009020 <_strtod_l+0xbc0>)
 8008fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fec:	f7f7 fd76 	bl	8000adc <__aeabi_dcmplt>
 8008ff0:	e798      	b.n	8008f24 <_strtod_l+0xac4>
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008ff6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008ff8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ffa:	6013      	str	r3, [r2, #0]
 8008ffc:	f7ff ba6d 	b.w	80084da <_strtod_l+0x7a>
 8009000:	2a65      	cmp	r2, #101	@ 0x65
 8009002:	f43f ab66 	beq.w	80086d2 <_strtod_l+0x272>
 8009006:	2a45      	cmp	r2, #69	@ 0x45
 8009008:	f43f ab63 	beq.w	80086d2 <_strtod_l+0x272>
 800900c:	2301      	movs	r3, #1
 800900e:	f7ff bb9e 	b.w	800874e <_strtod_l+0x2ee>
 8009012:	bf00      	nop
 8009014:	f3af 8000 	nop.w
 8009018:	ffc00000 	.word	0xffc00000
 800901c:	41dfffff 	.word	0x41dfffff
 8009020:	94a03595 	.word	0x94a03595
 8009024:	3fcfffff 	.word	0x3fcfffff

08009028 <_strtod_r>:
 8009028:	4b01      	ldr	r3, [pc, #4]	@ (8009030 <_strtod_r+0x8>)
 800902a:	f7ff ba19 	b.w	8008460 <_strtod_l>
 800902e:	bf00      	nop
 8009030:	2000006c 	.word	0x2000006c

08009034 <_strtol_l.constprop.0>:
 8009034:	2b24      	cmp	r3, #36	@ 0x24
 8009036:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800903a:	4686      	mov	lr, r0
 800903c:	4690      	mov	r8, r2
 800903e:	d801      	bhi.n	8009044 <_strtol_l.constprop.0+0x10>
 8009040:	2b01      	cmp	r3, #1
 8009042:	d106      	bne.n	8009052 <_strtol_l.constprop.0+0x1e>
 8009044:	f7fd fdba 	bl	8006bbc <__errno>
 8009048:	2316      	movs	r3, #22
 800904a:	6003      	str	r3, [r0, #0]
 800904c:	2000      	movs	r0, #0
 800904e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009052:	4834      	ldr	r0, [pc, #208]	@ (8009124 <_strtol_l.constprop.0+0xf0>)
 8009054:	460d      	mov	r5, r1
 8009056:	462a      	mov	r2, r5
 8009058:	f815 4b01 	ldrb.w	r4, [r5], #1
 800905c:	5d06      	ldrb	r6, [r0, r4]
 800905e:	f016 0608 	ands.w	r6, r6, #8
 8009062:	d1f8      	bne.n	8009056 <_strtol_l.constprop.0+0x22>
 8009064:	2c2d      	cmp	r4, #45	@ 0x2d
 8009066:	d12d      	bne.n	80090c4 <_strtol_l.constprop.0+0x90>
 8009068:	782c      	ldrb	r4, [r5, #0]
 800906a:	2601      	movs	r6, #1
 800906c:	1c95      	adds	r5, r2, #2
 800906e:	f033 0210 	bics.w	r2, r3, #16
 8009072:	d109      	bne.n	8009088 <_strtol_l.constprop.0+0x54>
 8009074:	2c30      	cmp	r4, #48	@ 0x30
 8009076:	d12a      	bne.n	80090ce <_strtol_l.constprop.0+0x9a>
 8009078:	782a      	ldrb	r2, [r5, #0]
 800907a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800907e:	2a58      	cmp	r2, #88	@ 0x58
 8009080:	d125      	bne.n	80090ce <_strtol_l.constprop.0+0x9a>
 8009082:	786c      	ldrb	r4, [r5, #1]
 8009084:	2310      	movs	r3, #16
 8009086:	3502      	adds	r5, #2
 8009088:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800908c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009090:	2200      	movs	r2, #0
 8009092:	fbbc f9f3 	udiv	r9, ip, r3
 8009096:	4610      	mov	r0, r2
 8009098:	fb03 ca19 	mls	sl, r3, r9, ip
 800909c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80090a0:	2f09      	cmp	r7, #9
 80090a2:	d81b      	bhi.n	80090dc <_strtol_l.constprop.0+0xa8>
 80090a4:	463c      	mov	r4, r7
 80090a6:	42a3      	cmp	r3, r4
 80090a8:	dd27      	ble.n	80090fa <_strtol_l.constprop.0+0xc6>
 80090aa:	1c57      	adds	r7, r2, #1
 80090ac:	d007      	beq.n	80090be <_strtol_l.constprop.0+0x8a>
 80090ae:	4581      	cmp	r9, r0
 80090b0:	d320      	bcc.n	80090f4 <_strtol_l.constprop.0+0xc0>
 80090b2:	d101      	bne.n	80090b8 <_strtol_l.constprop.0+0x84>
 80090b4:	45a2      	cmp	sl, r4
 80090b6:	db1d      	blt.n	80090f4 <_strtol_l.constprop.0+0xc0>
 80090b8:	fb00 4003 	mla	r0, r0, r3, r4
 80090bc:	2201      	movs	r2, #1
 80090be:	f815 4b01 	ldrb.w	r4, [r5], #1
 80090c2:	e7eb      	b.n	800909c <_strtol_l.constprop.0+0x68>
 80090c4:	2c2b      	cmp	r4, #43	@ 0x2b
 80090c6:	bf04      	itt	eq
 80090c8:	782c      	ldrbeq	r4, [r5, #0]
 80090ca:	1c95      	addeq	r5, r2, #2
 80090cc:	e7cf      	b.n	800906e <_strtol_l.constprop.0+0x3a>
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d1da      	bne.n	8009088 <_strtol_l.constprop.0+0x54>
 80090d2:	2c30      	cmp	r4, #48	@ 0x30
 80090d4:	bf0c      	ite	eq
 80090d6:	2308      	moveq	r3, #8
 80090d8:	230a      	movne	r3, #10
 80090da:	e7d5      	b.n	8009088 <_strtol_l.constprop.0+0x54>
 80090dc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80090e0:	2f19      	cmp	r7, #25
 80090e2:	d801      	bhi.n	80090e8 <_strtol_l.constprop.0+0xb4>
 80090e4:	3c37      	subs	r4, #55	@ 0x37
 80090e6:	e7de      	b.n	80090a6 <_strtol_l.constprop.0+0x72>
 80090e8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80090ec:	2f19      	cmp	r7, #25
 80090ee:	d804      	bhi.n	80090fa <_strtol_l.constprop.0+0xc6>
 80090f0:	3c57      	subs	r4, #87	@ 0x57
 80090f2:	e7d8      	b.n	80090a6 <_strtol_l.constprop.0+0x72>
 80090f4:	f04f 32ff 	mov.w	r2, #4294967295
 80090f8:	e7e1      	b.n	80090be <_strtol_l.constprop.0+0x8a>
 80090fa:	1c53      	adds	r3, r2, #1
 80090fc:	d108      	bne.n	8009110 <_strtol_l.constprop.0+0xdc>
 80090fe:	2322      	movs	r3, #34	@ 0x22
 8009100:	f8ce 3000 	str.w	r3, [lr]
 8009104:	4660      	mov	r0, ip
 8009106:	f1b8 0f00 	cmp.w	r8, #0
 800910a:	d0a0      	beq.n	800904e <_strtol_l.constprop.0+0x1a>
 800910c:	1e69      	subs	r1, r5, #1
 800910e:	e006      	b.n	800911e <_strtol_l.constprop.0+0xea>
 8009110:	b106      	cbz	r6, 8009114 <_strtol_l.constprop.0+0xe0>
 8009112:	4240      	negs	r0, r0
 8009114:	f1b8 0f00 	cmp.w	r8, #0
 8009118:	d099      	beq.n	800904e <_strtol_l.constprop.0+0x1a>
 800911a:	2a00      	cmp	r2, #0
 800911c:	d1f6      	bne.n	800910c <_strtol_l.constprop.0+0xd8>
 800911e:	f8c8 1000 	str.w	r1, [r8]
 8009122:	e794      	b.n	800904e <_strtol_l.constprop.0+0x1a>
 8009124:	0800a7f1 	.word	0x0800a7f1

08009128 <_strtol_r>:
 8009128:	f7ff bf84 	b.w	8009034 <_strtol_l.constprop.0>

0800912c <__ssputs_r>:
 800912c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009130:	688e      	ldr	r6, [r1, #8]
 8009132:	461f      	mov	r7, r3
 8009134:	42be      	cmp	r6, r7
 8009136:	680b      	ldr	r3, [r1, #0]
 8009138:	4682      	mov	sl, r0
 800913a:	460c      	mov	r4, r1
 800913c:	4690      	mov	r8, r2
 800913e:	d82d      	bhi.n	800919c <__ssputs_r+0x70>
 8009140:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009144:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009148:	d026      	beq.n	8009198 <__ssputs_r+0x6c>
 800914a:	6965      	ldr	r5, [r4, #20]
 800914c:	6909      	ldr	r1, [r1, #16]
 800914e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009152:	eba3 0901 	sub.w	r9, r3, r1
 8009156:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800915a:	1c7b      	adds	r3, r7, #1
 800915c:	444b      	add	r3, r9
 800915e:	106d      	asrs	r5, r5, #1
 8009160:	429d      	cmp	r5, r3
 8009162:	bf38      	it	cc
 8009164:	461d      	movcc	r5, r3
 8009166:	0553      	lsls	r3, r2, #21
 8009168:	d527      	bpl.n	80091ba <__ssputs_r+0x8e>
 800916a:	4629      	mov	r1, r5
 800916c:	f7fe fc1c 	bl	80079a8 <_malloc_r>
 8009170:	4606      	mov	r6, r0
 8009172:	b360      	cbz	r0, 80091ce <__ssputs_r+0xa2>
 8009174:	6921      	ldr	r1, [r4, #16]
 8009176:	464a      	mov	r2, r9
 8009178:	f000 fa18 	bl	80095ac <memcpy>
 800917c:	89a3      	ldrh	r3, [r4, #12]
 800917e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009182:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009186:	81a3      	strh	r3, [r4, #12]
 8009188:	6126      	str	r6, [r4, #16]
 800918a:	6165      	str	r5, [r4, #20]
 800918c:	444e      	add	r6, r9
 800918e:	eba5 0509 	sub.w	r5, r5, r9
 8009192:	6026      	str	r6, [r4, #0]
 8009194:	60a5      	str	r5, [r4, #8]
 8009196:	463e      	mov	r6, r7
 8009198:	42be      	cmp	r6, r7
 800919a:	d900      	bls.n	800919e <__ssputs_r+0x72>
 800919c:	463e      	mov	r6, r7
 800919e:	6820      	ldr	r0, [r4, #0]
 80091a0:	4632      	mov	r2, r6
 80091a2:	4641      	mov	r1, r8
 80091a4:	f000 f9c6 	bl	8009534 <memmove>
 80091a8:	68a3      	ldr	r3, [r4, #8]
 80091aa:	1b9b      	subs	r3, r3, r6
 80091ac:	60a3      	str	r3, [r4, #8]
 80091ae:	6823      	ldr	r3, [r4, #0]
 80091b0:	4433      	add	r3, r6
 80091b2:	6023      	str	r3, [r4, #0]
 80091b4:	2000      	movs	r0, #0
 80091b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091ba:	462a      	mov	r2, r5
 80091bc:	f000 fd89 	bl	8009cd2 <_realloc_r>
 80091c0:	4606      	mov	r6, r0
 80091c2:	2800      	cmp	r0, #0
 80091c4:	d1e0      	bne.n	8009188 <__ssputs_r+0x5c>
 80091c6:	6921      	ldr	r1, [r4, #16]
 80091c8:	4650      	mov	r0, sl
 80091ca:	f7fe fb79 	bl	80078c0 <_free_r>
 80091ce:	230c      	movs	r3, #12
 80091d0:	f8ca 3000 	str.w	r3, [sl]
 80091d4:	89a3      	ldrh	r3, [r4, #12]
 80091d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091da:	81a3      	strh	r3, [r4, #12]
 80091dc:	f04f 30ff 	mov.w	r0, #4294967295
 80091e0:	e7e9      	b.n	80091b6 <__ssputs_r+0x8a>
	...

080091e4 <_svfiprintf_r>:
 80091e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091e8:	4698      	mov	r8, r3
 80091ea:	898b      	ldrh	r3, [r1, #12]
 80091ec:	061b      	lsls	r3, r3, #24
 80091ee:	b09d      	sub	sp, #116	@ 0x74
 80091f0:	4607      	mov	r7, r0
 80091f2:	460d      	mov	r5, r1
 80091f4:	4614      	mov	r4, r2
 80091f6:	d510      	bpl.n	800921a <_svfiprintf_r+0x36>
 80091f8:	690b      	ldr	r3, [r1, #16]
 80091fa:	b973      	cbnz	r3, 800921a <_svfiprintf_r+0x36>
 80091fc:	2140      	movs	r1, #64	@ 0x40
 80091fe:	f7fe fbd3 	bl	80079a8 <_malloc_r>
 8009202:	6028      	str	r0, [r5, #0]
 8009204:	6128      	str	r0, [r5, #16]
 8009206:	b930      	cbnz	r0, 8009216 <_svfiprintf_r+0x32>
 8009208:	230c      	movs	r3, #12
 800920a:	603b      	str	r3, [r7, #0]
 800920c:	f04f 30ff 	mov.w	r0, #4294967295
 8009210:	b01d      	add	sp, #116	@ 0x74
 8009212:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009216:	2340      	movs	r3, #64	@ 0x40
 8009218:	616b      	str	r3, [r5, #20]
 800921a:	2300      	movs	r3, #0
 800921c:	9309      	str	r3, [sp, #36]	@ 0x24
 800921e:	2320      	movs	r3, #32
 8009220:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009224:	f8cd 800c 	str.w	r8, [sp, #12]
 8009228:	2330      	movs	r3, #48	@ 0x30
 800922a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80093c8 <_svfiprintf_r+0x1e4>
 800922e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009232:	f04f 0901 	mov.w	r9, #1
 8009236:	4623      	mov	r3, r4
 8009238:	469a      	mov	sl, r3
 800923a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800923e:	b10a      	cbz	r2, 8009244 <_svfiprintf_r+0x60>
 8009240:	2a25      	cmp	r2, #37	@ 0x25
 8009242:	d1f9      	bne.n	8009238 <_svfiprintf_r+0x54>
 8009244:	ebba 0b04 	subs.w	fp, sl, r4
 8009248:	d00b      	beq.n	8009262 <_svfiprintf_r+0x7e>
 800924a:	465b      	mov	r3, fp
 800924c:	4622      	mov	r2, r4
 800924e:	4629      	mov	r1, r5
 8009250:	4638      	mov	r0, r7
 8009252:	f7ff ff6b 	bl	800912c <__ssputs_r>
 8009256:	3001      	adds	r0, #1
 8009258:	f000 80a7 	beq.w	80093aa <_svfiprintf_r+0x1c6>
 800925c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800925e:	445a      	add	r2, fp
 8009260:	9209      	str	r2, [sp, #36]	@ 0x24
 8009262:	f89a 3000 	ldrb.w	r3, [sl]
 8009266:	2b00      	cmp	r3, #0
 8009268:	f000 809f 	beq.w	80093aa <_svfiprintf_r+0x1c6>
 800926c:	2300      	movs	r3, #0
 800926e:	f04f 32ff 	mov.w	r2, #4294967295
 8009272:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009276:	f10a 0a01 	add.w	sl, sl, #1
 800927a:	9304      	str	r3, [sp, #16]
 800927c:	9307      	str	r3, [sp, #28]
 800927e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009282:	931a      	str	r3, [sp, #104]	@ 0x68
 8009284:	4654      	mov	r4, sl
 8009286:	2205      	movs	r2, #5
 8009288:	f814 1b01 	ldrb.w	r1, [r4], #1
 800928c:	484e      	ldr	r0, [pc, #312]	@ (80093c8 <_svfiprintf_r+0x1e4>)
 800928e:	f7f6 ff9f 	bl	80001d0 <memchr>
 8009292:	9a04      	ldr	r2, [sp, #16]
 8009294:	b9d8      	cbnz	r0, 80092ce <_svfiprintf_r+0xea>
 8009296:	06d0      	lsls	r0, r2, #27
 8009298:	bf44      	itt	mi
 800929a:	2320      	movmi	r3, #32
 800929c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80092a0:	0711      	lsls	r1, r2, #28
 80092a2:	bf44      	itt	mi
 80092a4:	232b      	movmi	r3, #43	@ 0x2b
 80092a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80092aa:	f89a 3000 	ldrb.w	r3, [sl]
 80092ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80092b0:	d015      	beq.n	80092de <_svfiprintf_r+0xfa>
 80092b2:	9a07      	ldr	r2, [sp, #28]
 80092b4:	4654      	mov	r4, sl
 80092b6:	2000      	movs	r0, #0
 80092b8:	f04f 0c0a 	mov.w	ip, #10
 80092bc:	4621      	mov	r1, r4
 80092be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80092c2:	3b30      	subs	r3, #48	@ 0x30
 80092c4:	2b09      	cmp	r3, #9
 80092c6:	d94b      	bls.n	8009360 <_svfiprintf_r+0x17c>
 80092c8:	b1b0      	cbz	r0, 80092f8 <_svfiprintf_r+0x114>
 80092ca:	9207      	str	r2, [sp, #28]
 80092cc:	e014      	b.n	80092f8 <_svfiprintf_r+0x114>
 80092ce:	eba0 0308 	sub.w	r3, r0, r8
 80092d2:	fa09 f303 	lsl.w	r3, r9, r3
 80092d6:	4313      	orrs	r3, r2
 80092d8:	9304      	str	r3, [sp, #16]
 80092da:	46a2      	mov	sl, r4
 80092dc:	e7d2      	b.n	8009284 <_svfiprintf_r+0xa0>
 80092de:	9b03      	ldr	r3, [sp, #12]
 80092e0:	1d19      	adds	r1, r3, #4
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	9103      	str	r1, [sp, #12]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	bfbb      	ittet	lt
 80092ea:	425b      	neglt	r3, r3
 80092ec:	f042 0202 	orrlt.w	r2, r2, #2
 80092f0:	9307      	strge	r3, [sp, #28]
 80092f2:	9307      	strlt	r3, [sp, #28]
 80092f4:	bfb8      	it	lt
 80092f6:	9204      	strlt	r2, [sp, #16]
 80092f8:	7823      	ldrb	r3, [r4, #0]
 80092fa:	2b2e      	cmp	r3, #46	@ 0x2e
 80092fc:	d10a      	bne.n	8009314 <_svfiprintf_r+0x130>
 80092fe:	7863      	ldrb	r3, [r4, #1]
 8009300:	2b2a      	cmp	r3, #42	@ 0x2a
 8009302:	d132      	bne.n	800936a <_svfiprintf_r+0x186>
 8009304:	9b03      	ldr	r3, [sp, #12]
 8009306:	1d1a      	adds	r2, r3, #4
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	9203      	str	r2, [sp, #12]
 800930c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009310:	3402      	adds	r4, #2
 8009312:	9305      	str	r3, [sp, #20]
 8009314:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80093d8 <_svfiprintf_r+0x1f4>
 8009318:	7821      	ldrb	r1, [r4, #0]
 800931a:	2203      	movs	r2, #3
 800931c:	4650      	mov	r0, sl
 800931e:	f7f6 ff57 	bl	80001d0 <memchr>
 8009322:	b138      	cbz	r0, 8009334 <_svfiprintf_r+0x150>
 8009324:	9b04      	ldr	r3, [sp, #16]
 8009326:	eba0 000a 	sub.w	r0, r0, sl
 800932a:	2240      	movs	r2, #64	@ 0x40
 800932c:	4082      	lsls	r2, r0
 800932e:	4313      	orrs	r3, r2
 8009330:	3401      	adds	r4, #1
 8009332:	9304      	str	r3, [sp, #16]
 8009334:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009338:	4824      	ldr	r0, [pc, #144]	@ (80093cc <_svfiprintf_r+0x1e8>)
 800933a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800933e:	2206      	movs	r2, #6
 8009340:	f7f6 ff46 	bl	80001d0 <memchr>
 8009344:	2800      	cmp	r0, #0
 8009346:	d036      	beq.n	80093b6 <_svfiprintf_r+0x1d2>
 8009348:	4b21      	ldr	r3, [pc, #132]	@ (80093d0 <_svfiprintf_r+0x1ec>)
 800934a:	bb1b      	cbnz	r3, 8009394 <_svfiprintf_r+0x1b0>
 800934c:	9b03      	ldr	r3, [sp, #12]
 800934e:	3307      	adds	r3, #7
 8009350:	f023 0307 	bic.w	r3, r3, #7
 8009354:	3308      	adds	r3, #8
 8009356:	9303      	str	r3, [sp, #12]
 8009358:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800935a:	4433      	add	r3, r6
 800935c:	9309      	str	r3, [sp, #36]	@ 0x24
 800935e:	e76a      	b.n	8009236 <_svfiprintf_r+0x52>
 8009360:	fb0c 3202 	mla	r2, ip, r2, r3
 8009364:	460c      	mov	r4, r1
 8009366:	2001      	movs	r0, #1
 8009368:	e7a8      	b.n	80092bc <_svfiprintf_r+0xd8>
 800936a:	2300      	movs	r3, #0
 800936c:	3401      	adds	r4, #1
 800936e:	9305      	str	r3, [sp, #20]
 8009370:	4619      	mov	r1, r3
 8009372:	f04f 0c0a 	mov.w	ip, #10
 8009376:	4620      	mov	r0, r4
 8009378:	f810 2b01 	ldrb.w	r2, [r0], #1
 800937c:	3a30      	subs	r2, #48	@ 0x30
 800937e:	2a09      	cmp	r2, #9
 8009380:	d903      	bls.n	800938a <_svfiprintf_r+0x1a6>
 8009382:	2b00      	cmp	r3, #0
 8009384:	d0c6      	beq.n	8009314 <_svfiprintf_r+0x130>
 8009386:	9105      	str	r1, [sp, #20]
 8009388:	e7c4      	b.n	8009314 <_svfiprintf_r+0x130>
 800938a:	fb0c 2101 	mla	r1, ip, r1, r2
 800938e:	4604      	mov	r4, r0
 8009390:	2301      	movs	r3, #1
 8009392:	e7f0      	b.n	8009376 <_svfiprintf_r+0x192>
 8009394:	ab03      	add	r3, sp, #12
 8009396:	9300      	str	r3, [sp, #0]
 8009398:	462a      	mov	r2, r5
 800939a:	4b0e      	ldr	r3, [pc, #56]	@ (80093d4 <_svfiprintf_r+0x1f0>)
 800939c:	a904      	add	r1, sp, #16
 800939e:	4638      	mov	r0, r7
 80093a0:	f7fc fcc8 	bl	8005d34 <_printf_float>
 80093a4:	1c42      	adds	r2, r0, #1
 80093a6:	4606      	mov	r6, r0
 80093a8:	d1d6      	bne.n	8009358 <_svfiprintf_r+0x174>
 80093aa:	89ab      	ldrh	r3, [r5, #12]
 80093ac:	065b      	lsls	r3, r3, #25
 80093ae:	f53f af2d 	bmi.w	800920c <_svfiprintf_r+0x28>
 80093b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80093b4:	e72c      	b.n	8009210 <_svfiprintf_r+0x2c>
 80093b6:	ab03      	add	r3, sp, #12
 80093b8:	9300      	str	r3, [sp, #0]
 80093ba:	462a      	mov	r2, r5
 80093bc:	4b05      	ldr	r3, [pc, #20]	@ (80093d4 <_svfiprintf_r+0x1f0>)
 80093be:	a904      	add	r1, sp, #16
 80093c0:	4638      	mov	r0, r7
 80093c2:	f7fc ff4f 	bl	8006264 <_printf_i>
 80093c6:	e7ed      	b.n	80093a4 <_svfiprintf_r+0x1c0>
 80093c8:	0800a8f1 	.word	0x0800a8f1
 80093cc:	0800a8fb 	.word	0x0800a8fb
 80093d0:	08005d35 	.word	0x08005d35
 80093d4:	0800912d 	.word	0x0800912d
 80093d8:	0800a8f7 	.word	0x0800a8f7

080093dc <__sflush_r>:
 80093dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80093e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093e4:	0716      	lsls	r6, r2, #28
 80093e6:	4605      	mov	r5, r0
 80093e8:	460c      	mov	r4, r1
 80093ea:	d454      	bmi.n	8009496 <__sflush_r+0xba>
 80093ec:	684b      	ldr	r3, [r1, #4]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	dc02      	bgt.n	80093f8 <__sflush_r+0x1c>
 80093f2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	dd48      	ble.n	800948a <__sflush_r+0xae>
 80093f8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80093fa:	2e00      	cmp	r6, #0
 80093fc:	d045      	beq.n	800948a <__sflush_r+0xae>
 80093fe:	2300      	movs	r3, #0
 8009400:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009404:	682f      	ldr	r7, [r5, #0]
 8009406:	6a21      	ldr	r1, [r4, #32]
 8009408:	602b      	str	r3, [r5, #0]
 800940a:	d030      	beq.n	800946e <__sflush_r+0x92>
 800940c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800940e:	89a3      	ldrh	r3, [r4, #12]
 8009410:	0759      	lsls	r1, r3, #29
 8009412:	d505      	bpl.n	8009420 <__sflush_r+0x44>
 8009414:	6863      	ldr	r3, [r4, #4]
 8009416:	1ad2      	subs	r2, r2, r3
 8009418:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800941a:	b10b      	cbz	r3, 8009420 <__sflush_r+0x44>
 800941c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800941e:	1ad2      	subs	r2, r2, r3
 8009420:	2300      	movs	r3, #0
 8009422:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009424:	6a21      	ldr	r1, [r4, #32]
 8009426:	4628      	mov	r0, r5
 8009428:	47b0      	blx	r6
 800942a:	1c43      	adds	r3, r0, #1
 800942c:	89a3      	ldrh	r3, [r4, #12]
 800942e:	d106      	bne.n	800943e <__sflush_r+0x62>
 8009430:	6829      	ldr	r1, [r5, #0]
 8009432:	291d      	cmp	r1, #29
 8009434:	d82b      	bhi.n	800948e <__sflush_r+0xb2>
 8009436:	4a2a      	ldr	r2, [pc, #168]	@ (80094e0 <__sflush_r+0x104>)
 8009438:	410a      	asrs	r2, r1
 800943a:	07d6      	lsls	r6, r2, #31
 800943c:	d427      	bmi.n	800948e <__sflush_r+0xb2>
 800943e:	2200      	movs	r2, #0
 8009440:	6062      	str	r2, [r4, #4]
 8009442:	04d9      	lsls	r1, r3, #19
 8009444:	6922      	ldr	r2, [r4, #16]
 8009446:	6022      	str	r2, [r4, #0]
 8009448:	d504      	bpl.n	8009454 <__sflush_r+0x78>
 800944a:	1c42      	adds	r2, r0, #1
 800944c:	d101      	bne.n	8009452 <__sflush_r+0x76>
 800944e:	682b      	ldr	r3, [r5, #0]
 8009450:	b903      	cbnz	r3, 8009454 <__sflush_r+0x78>
 8009452:	6560      	str	r0, [r4, #84]	@ 0x54
 8009454:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009456:	602f      	str	r7, [r5, #0]
 8009458:	b1b9      	cbz	r1, 800948a <__sflush_r+0xae>
 800945a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800945e:	4299      	cmp	r1, r3
 8009460:	d002      	beq.n	8009468 <__sflush_r+0x8c>
 8009462:	4628      	mov	r0, r5
 8009464:	f7fe fa2c 	bl	80078c0 <_free_r>
 8009468:	2300      	movs	r3, #0
 800946a:	6363      	str	r3, [r4, #52]	@ 0x34
 800946c:	e00d      	b.n	800948a <__sflush_r+0xae>
 800946e:	2301      	movs	r3, #1
 8009470:	4628      	mov	r0, r5
 8009472:	47b0      	blx	r6
 8009474:	4602      	mov	r2, r0
 8009476:	1c50      	adds	r0, r2, #1
 8009478:	d1c9      	bne.n	800940e <__sflush_r+0x32>
 800947a:	682b      	ldr	r3, [r5, #0]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d0c6      	beq.n	800940e <__sflush_r+0x32>
 8009480:	2b1d      	cmp	r3, #29
 8009482:	d001      	beq.n	8009488 <__sflush_r+0xac>
 8009484:	2b16      	cmp	r3, #22
 8009486:	d11e      	bne.n	80094c6 <__sflush_r+0xea>
 8009488:	602f      	str	r7, [r5, #0]
 800948a:	2000      	movs	r0, #0
 800948c:	e022      	b.n	80094d4 <__sflush_r+0xf8>
 800948e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009492:	b21b      	sxth	r3, r3
 8009494:	e01b      	b.n	80094ce <__sflush_r+0xf2>
 8009496:	690f      	ldr	r7, [r1, #16]
 8009498:	2f00      	cmp	r7, #0
 800949a:	d0f6      	beq.n	800948a <__sflush_r+0xae>
 800949c:	0793      	lsls	r3, r2, #30
 800949e:	680e      	ldr	r6, [r1, #0]
 80094a0:	bf08      	it	eq
 80094a2:	694b      	ldreq	r3, [r1, #20]
 80094a4:	600f      	str	r7, [r1, #0]
 80094a6:	bf18      	it	ne
 80094a8:	2300      	movne	r3, #0
 80094aa:	eba6 0807 	sub.w	r8, r6, r7
 80094ae:	608b      	str	r3, [r1, #8]
 80094b0:	f1b8 0f00 	cmp.w	r8, #0
 80094b4:	dde9      	ble.n	800948a <__sflush_r+0xae>
 80094b6:	6a21      	ldr	r1, [r4, #32]
 80094b8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80094ba:	4643      	mov	r3, r8
 80094bc:	463a      	mov	r2, r7
 80094be:	4628      	mov	r0, r5
 80094c0:	47b0      	blx	r6
 80094c2:	2800      	cmp	r0, #0
 80094c4:	dc08      	bgt.n	80094d8 <__sflush_r+0xfc>
 80094c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80094ce:	81a3      	strh	r3, [r4, #12]
 80094d0:	f04f 30ff 	mov.w	r0, #4294967295
 80094d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094d8:	4407      	add	r7, r0
 80094da:	eba8 0800 	sub.w	r8, r8, r0
 80094de:	e7e7      	b.n	80094b0 <__sflush_r+0xd4>
 80094e0:	dfbffffe 	.word	0xdfbffffe

080094e4 <_fflush_r>:
 80094e4:	b538      	push	{r3, r4, r5, lr}
 80094e6:	690b      	ldr	r3, [r1, #16]
 80094e8:	4605      	mov	r5, r0
 80094ea:	460c      	mov	r4, r1
 80094ec:	b913      	cbnz	r3, 80094f4 <_fflush_r+0x10>
 80094ee:	2500      	movs	r5, #0
 80094f0:	4628      	mov	r0, r5
 80094f2:	bd38      	pop	{r3, r4, r5, pc}
 80094f4:	b118      	cbz	r0, 80094fe <_fflush_r+0x1a>
 80094f6:	6a03      	ldr	r3, [r0, #32]
 80094f8:	b90b      	cbnz	r3, 80094fe <_fflush_r+0x1a>
 80094fa:	f7fd fa73 	bl	80069e4 <__sinit>
 80094fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d0f3      	beq.n	80094ee <_fflush_r+0xa>
 8009506:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009508:	07d0      	lsls	r0, r2, #31
 800950a:	d404      	bmi.n	8009516 <_fflush_r+0x32>
 800950c:	0599      	lsls	r1, r3, #22
 800950e:	d402      	bmi.n	8009516 <_fflush_r+0x32>
 8009510:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009512:	f7fd fb7e 	bl	8006c12 <__retarget_lock_acquire_recursive>
 8009516:	4628      	mov	r0, r5
 8009518:	4621      	mov	r1, r4
 800951a:	f7ff ff5f 	bl	80093dc <__sflush_r>
 800951e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009520:	07da      	lsls	r2, r3, #31
 8009522:	4605      	mov	r5, r0
 8009524:	d4e4      	bmi.n	80094f0 <_fflush_r+0xc>
 8009526:	89a3      	ldrh	r3, [r4, #12]
 8009528:	059b      	lsls	r3, r3, #22
 800952a:	d4e1      	bmi.n	80094f0 <_fflush_r+0xc>
 800952c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800952e:	f7fd fb71 	bl	8006c14 <__retarget_lock_release_recursive>
 8009532:	e7dd      	b.n	80094f0 <_fflush_r+0xc>

08009534 <memmove>:
 8009534:	4288      	cmp	r0, r1
 8009536:	b510      	push	{r4, lr}
 8009538:	eb01 0402 	add.w	r4, r1, r2
 800953c:	d902      	bls.n	8009544 <memmove+0x10>
 800953e:	4284      	cmp	r4, r0
 8009540:	4623      	mov	r3, r4
 8009542:	d807      	bhi.n	8009554 <memmove+0x20>
 8009544:	1e43      	subs	r3, r0, #1
 8009546:	42a1      	cmp	r1, r4
 8009548:	d008      	beq.n	800955c <memmove+0x28>
 800954a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800954e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009552:	e7f8      	b.n	8009546 <memmove+0x12>
 8009554:	4402      	add	r2, r0
 8009556:	4601      	mov	r1, r0
 8009558:	428a      	cmp	r2, r1
 800955a:	d100      	bne.n	800955e <memmove+0x2a>
 800955c:	bd10      	pop	{r4, pc}
 800955e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009562:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009566:	e7f7      	b.n	8009558 <memmove+0x24>

08009568 <strncmp>:
 8009568:	b510      	push	{r4, lr}
 800956a:	b16a      	cbz	r2, 8009588 <strncmp+0x20>
 800956c:	3901      	subs	r1, #1
 800956e:	1884      	adds	r4, r0, r2
 8009570:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009574:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009578:	429a      	cmp	r2, r3
 800957a:	d103      	bne.n	8009584 <strncmp+0x1c>
 800957c:	42a0      	cmp	r0, r4
 800957e:	d001      	beq.n	8009584 <strncmp+0x1c>
 8009580:	2a00      	cmp	r2, #0
 8009582:	d1f5      	bne.n	8009570 <strncmp+0x8>
 8009584:	1ad0      	subs	r0, r2, r3
 8009586:	bd10      	pop	{r4, pc}
 8009588:	4610      	mov	r0, r2
 800958a:	e7fc      	b.n	8009586 <strncmp+0x1e>

0800958c <_sbrk_r>:
 800958c:	b538      	push	{r3, r4, r5, lr}
 800958e:	4d06      	ldr	r5, [pc, #24]	@ (80095a8 <_sbrk_r+0x1c>)
 8009590:	2300      	movs	r3, #0
 8009592:	4604      	mov	r4, r0
 8009594:	4608      	mov	r0, r1
 8009596:	602b      	str	r3, [r5, #0]
 8009598:	f7f8 ffd0 	bl	800253c <_sbrk>
 800959c:	1c43      	adds	r3, r0, #1
 800959e:	d102      	bne.n	80095a6 <_sbrk_r+0x1a>
 80095a0:	682b      	ldr	r3, [r5, #0]
 80095a2:	b103      	cbz	r3, 80095a6 <_sbrk_r+0x1a>
 80095a4:	6023      	str	r3, [r4, #0]
 80095a6:	bd38      	pop	{r3, r4, r5, pc}
 80095a8:	20000540 	.word	0x20000540

080095ac <memcpy>:
 80095ac:	440a      	add	r2, r1
 80095ae:	4291      	cmp	r1, r2
 80095b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80095b4:	d100      	bne.n	80095b8 <memcpy+0xc>
 80095b6:	4770      	bx	lr
 80095b8:	b510      	push	{r4, lr}
 80095ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80095be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80095c2:	4291      	cmp	r1, r2
 80095c4:	d1f9      	bne.n	80095ba <memcpy+0xe>
 80095c6:	bd10      	pop	{r4, pc}

080095c8 <nan>:
 80095c8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80095d0 <nan+0x8>
 80095cc:	4770      	bx	lr
 80095ce:	bf00      	nop
 80095d0:	00000000 	.word	0x00000000
 80095d4:	7ff80000 	.word	0x7ff80000

080095d8 <__assert_func>:
 80095d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80095da:	4614      	mov	r4, r2
 80095dc:	461a      	mov	r2, r3
 80095de:	4b09      	ldr	r3, [pc, #36]	@ (8009604 <__assert_func+0x2c>)
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	4605      	mov	r5, r0
 80095e4:	68d8      	ldr	r0, [r3, #12]
 80095e6:	b954      	cbnz	r4, 80095fe <__assert_func+0x26>
 80095e8:	4b07      	ldr	r3, [pc, #28]	@ (8009608 <__assert_func+0x30>)
 80095ea:	461c      	mov	r4, r3
 80095ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80095f0:	9100      	str	r1, [sp, #0]
 80095f2:	462b      	mov	r3, r5
 80095f4:	4905      	ldr	r1, [pc, #20]	@ (800960c <__assert_func+0x34>)
 80095f6:	f000 fba7 	bl	8009d48 <fiprintf>
 80095fa:	f000 fbb7 	bl	8009d6c <abort>
 80095fe:	4b04      	ldr	r3, [pc, #16]	@ (8009610 <__assert_func+0x38>)
 8009600:	e7f4      	b.n	80095ec <__assert_func+0x14>
 8009602:	bf00      	nop
 8009604:	2000001c 	.word	0x2000001c
 8009608:	0800a945 	.word	0x0800a945
 800960c:	0800a917 	.word	0x0800a917
 8009610:	0800a90a 	.word	0x0800a90a

08009614 <_calloc_r>:
 8009614:	b570      	push	{r4, r5, r6, lr}
 8009616:	fba1 5402 	umull	r5, r4, r1, r2
 800961a:	b93c      	cbnz	r4, 800962c <_calloc_r+0x18>
 800961c:	4629      	mov	r1, r5
 800961e:	f7fe f9c3 	bl	80079a8 <_malloc_r>
 8009622:	4606      	mov	r6, r0
 8009624:	b928      	cbnz	r0, 8009632 <_calloc_r+0x1e>
 8009626:	2600      	movs	r6, #0
 8009628:	4630      	mov	r0, r6
 800962a:	bd70      	pop	{r4, r5, r6, pc}
 800962c:	220c      	movs	r2, #12
 800962e:	6002      	str	r2, [r0, #0]
 8009630:	e7f9      	b.n	8009626 <_calloc_r+0x12>
 8009632:	462a      	mov	r2, r5
 8009634:	4621      	mov	r1, r4
 8009636:	f7fd fa6e 	bl	8006b16 <memset>
 800963a:	e7f5      	b.n	8009628 <_calloc_r+0x14>

0800963c <rshift>:
 800963c:	6903      	ldr	r3, [r0, #16]
 800963e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009642:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009646:	ea4f 1261 	mov.w	r2, r1, asr #5
 800964a:	f100 0414 	add.w	r4, r0, #20
 800964e:	dd45      	ble.n	80096dc <rshift+0xa0>
 8009650:	f011 011f 	ands.w	r1, r1, #31
 8009654:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009658:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800965c:	d10c      	bne.n	8009678 <rshift+0x3c>
 800965e:	f100 0710 	add.w	r7, r0, #16
 8009662:	4629      	mov	r1, r5
 8009664:	42b1      	cmp	r1, r6
 8009666:	d334      	bcc.n	80096d2 <rshift+0x96>
 8009668:	1a9b      	subs	r3, r3, r2
 800966a:	009b      	lsls	r3, r3, #2
 800966c:	1eea      	subs	r2, r5, #3
 800966e:	4296      	cmp	r6, r2
 8009670:	bf38      	it	cc
 8009672:	2300      	movcc	r3, #0
 8009674:	4423      	add	r3, r4
 8009676:	e015      	b.n	80096a4 <rshift+0x68>
 8009678:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800967c:	f1c1 0820 	rsb	r8, r1, #32
 8009680:	40cf      	lsrs	r7, r1
 8009682:	f105 0e04 	add.w	lr, r5, #4
 8009686:	46a1      	mov	r9, r4
 8009688:	4576      	cmp	r6, lr
 800968a:	46f4      	mov	ip, lr
 800968c:	d815      	bhi.n	80096ba <rshift+0x7e>
 800968e:	1a9a      	subs	r2, r3, r2
 8009690:	0092      	lsls	r2, r2, #2
 8009692:	3a04      	subs	r2, #4
 8009694:	3501      	adds	r5, #1
 8009696:	42ae      	cmp	r6, r5
 8009698:	bf38      	it	cc
 800969a:	2200      	movcc	r2, #0
 800969c:	18a3      	adds	r3, r4, r2
 800969e:	50a7      	str	r7, [r4, r2]
 80096a0:	b107      	cbz	r7, 80096a4 <rshift+0x68>
 80096a2:	3304      	adds	r3, #4
 80096a4:	1b1a      	subs	r2, r3, r4
 80096a6:	42a3      	cmp	r3, r4
 80096a8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80096ac:	bf08      	it	eq
 80096ae:	2300      	moveq	r3, #0
 80096b0:	6102      	str	r2, [r0, #16]
 80096b2:	bf08      	it	eq
 80096b4:	6143      	streq	r3, [r0, #20]
 80096b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80096ba:	f8dc c000 	ldr.w	ip, [ip]
 80096be:	fa0c fc08 	lsl.w	ip, ip, r8
 80096c2:	ea4c 0707 	orr.w	r7, ip, r7
 80096c6:	f849 7b04 	str.w	r7, [r9], #4
 80096ca:	f85e 7b04 	ldr.w	r7, [lr], #4
 80096ce:	40cf      	lsrs	r7, r1
 80096d0:	e7da      	b.n	8009688 <rshift+0x4c>
 80096d2:	f851 cb04 	ldr.w	ip, [r1], #4
 80096d6:	f847 cf04 	str.w	ip, [r7, #4]!
 80096da:	e7c3      	b.n	8009664 <rshift+0x28>
 80096dc:	4623      	mov	r3, r4
 80096de:	e7e1      	b.n	80096a4 <rshift+0x68>

080096e0 <__hexdig_fun>:
 80096e0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80096e4:	2b09      	cmp	r3, #9
 80096e6:	d802      	bhi.n	80096ee <__hexdig_fun+0xe>
 80096e8:	3820      	subs	r0, #32
 80096ea:	b2c0      	uxtb	r0, r0
 80096ec:	4770      	bx	lr
 80096ee:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80096f2:	2b05      	cmp	r3, #5
 80096f4:	d801      	bhi.n	80096fa <__hexdig_fun+0x1a>
 80096f6:	3847      	subs	r0, #71	@ 0x47
 80096f8:	e7f7      	b.n	80096ea <__hexdig_fun+0xa>
 80096fa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80096fe:	2b05      	cmp	r3, #5
 8009700:	d801      	bhi.n	8009706 <__hexdig_fun+0x26>
 8009702:	3827      	subs	r0, #39	@ 0x27
 8009704:	e7f1      	b.n	80096ea <__hexdig_fun+0xa>
 8009706:	2000      	movs	r0, #0
 8009708:	4770      	bx	lr
	...

0800970c <__gethex>:
 800970c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009710:	b085      	sub	sp, #20
 8009712:	468a      	mov	sl, r1
 8009714:	9302      	str	r3, [sp, #8]
 8009716:	680b      	ldr	r3, [r1, #0]
 8009718:	9001      	str	r0, [sp, #4]
 800971a:	4690      	mov	r8, r2
 800971c:	1c9c      	adds	r4, r3, #2
 800971e:	46a1      	mov	r9, r4
 8009720:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009724:	2830      	cmp	r0, #48	@ 0x30
 8009726:	d0fa      	beq.n	800971e <__gethex+0x12>
 8009728:	eba9 0303 	sub.w	r3, r9, r3
 800972c:	f1a3 0b02 	sub.w	fp, r3, #2
 8009730:	f7ff ffd6 	bl	80096e0 <__hexdig_fun>
 8009734:	4605      	mov	r5, r0
 8009736:	2800      	cmp	r0, #0
 8009738:	d168      	bne.n	800980c <__gethex+0x100>
 800973a:	49a0      	ldr	r1, [pc, #640]	@ (80099bc <__gethex+0x2b0>)
 800973c:	2201      	movs	r2, #1
 800973e:	4648      	mov	r0, r9
 8009740:	f7ff ff12 	bl	8009568 <strncmp>
 8009744:	4607      	mov	r7, r0
 8009746:	2800      	cmp	r0, #0
 8009748:	d167      	bne.n	800981a <__gethex+0x10e>
 800974a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800974e:	4626      	mov	r6, r4
 8009750:	f7ff ffc6 	bl	80096e0 <__hexdig_fun>
 8009754:	2800      	cmp	r0, #0
 8009756:	d062      	beq.n	800981e <__gethex+0x112>
 8009758:	4623      	mov	r3, r4
 800975a:	7818      	ldrb	r0, [r3, #0]
 800975c:	2830      	cmp	r0, #48	@ 0x30
 800975e:	4699      	mov	r9, r3
 8009760:	f103 0301 	add.w	r3, r3, #1
 8009764:	d0f9      	beq.n	800975a <__gethex+0x4e>
 8009766:	f7ff ffbb 	bl	80096e0 <__hexdig_fun>
 800976a:	fab0 f580 	clz	r5, r0
 800976e:	096d      	lsrs	r5, r5, #5
 8009770:	f04f 0b01 	mov.w	fp, #1
 8009774:	464a      	mov	r2, r9
 8009776:	4616      	mov	r6, r2
 8009778:	3201      	adds	r2, #1
 800977a:	7830      	ldrb	r0, [r6, #0]
 800977c:	f7ff ffb0 	bl	80096e0 <__hexdig_fun>
 8009780:	2800      	cmp	r0, #0
 8009782:	d1f8      	bne.n	8009776 <__gethex+0x6a>
 8009784:	498d      	ldr	r1, [pc, #564]	@ (80099bc <__gethex+0x2b0>)
 8009786:	2201      	movs	r2, #1
 8009788:	4630      	mov	r0, r6
 800978a:	f7ff feed 	bl	8009568 <strncmp>
 800978e:	2800      	cmp	r0, #0
 8009790:	d13f      	bne.n	8009812 <__gethex+0x106>
 8009792:	b944      	cbnz	r4, 80097a6 <__gethex+0x9a>
 8009794:	1c74      	adds	r4, r6, #1
 8009796:	4622      	mov	r2, r4
 8009798:	4616      	mov	r6, r2
 800979a:	3201      	adds	r2, #1
 800979c:	7830      	ldrb	r0, [r6, #0]
 800979e:	f7ff ff9f 	bl	80096e0 <__hexdig_fun>
 80097a2:	2800      	cmp	r0, #0
 80097a4:	d1f8      	bne.n	8009798 <__gethex+0x8c>
 80097a6:	1ba4      	subs	r4, r4, r6
 80097a8:	00a7      	lsls	r7, r4, #2
 80097aa:	7833      	ldrb	r3, [r6, #0]
 80097ac:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80097b0:	2b50      	cmp	r3, #80	@ 0x50
 80097b2:	d13e      	bne.n	8009832 <__gethex+0x126>
 80097b4:	7873      	ldrb	r3, [r6, #1]
 80097b6:	2b2b      	cmp	r3, #43	@ 0x2b
 80097b8:	d033      	beq.n	8009822 <__gethex+0x116>
 80097ba:	2b2d      	cmp	r3, #45	@ 0x2d
 80097bc:	d034      	beq.n	8009828 <__gethex+0x11c>
 80097be:	1c71      	adds	r1, r6, #1
 80097c0:	2400      	movs	r4, #0
 80097c2:	7808      	ldrb	r0, [r1, #0]
 80097c4:	f7ff ff8c 	bl	80096e0 <__hexdig_fun>
 80097c8:	1e43      	subs	r3, r0, #1
 80097ca:	b2db      	uxtb	r3, r3
 80097cc:	2b18      	cmp	r3, #24
 80097ce:	d830      	bhi.n	8009832 <__gethex+0x126>
 80097d0:	f1a0 0210 	sub.w	r2, r0, #16
 80097d4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80097d8:	f7ff ff82 	bl	80096e0 <__hexdig_fun>
 80097dc:	f100 3cff 	add.w	ip, r0, #4294967295
 80097e0:	fa5f fc8c 	uxtb.w	ip, ip
 80097e4:	f1bc 0f18 	cmp.w	ip, #24
 80097e8:	f04f 030a 	mov.w	r3, #10
 80097ec:	d91e      	bls.n	800982c <__gethex+0x120>
 80097ee:	b104      	cbz	r4, 80097f2 <__gethex+0xe6>
 80097f0:	4252      	negs	r2, r2
 80097f2:	4417      	add	r7, r2
 80097f4:	f8ca 1000 	str.w	r1, [sl]
 80097f8:	b1ed      	cbz	r5, 8009836 <__gethex+0x12a>
 80097fa:	f1bb 0f00 	cmp.w	fp, #0
 80097fe:	bf0c      	ite	eq
 8009800:	2506      	moveq	r5, #6
 8009802:	2500      	movne	r5, #0
 8009804:	4628      	mov	r0, r5
 8009806:	b005      	add	sp, #20
 8009808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800980c:	2500      	movs	r5, #0
 800980e:	462c      	mov	r4, r5
 8009810:	e7b0      	b.n	8009774 <__gethex+0x68>
 8009812:	2c00      	cmp	r4, #0
 8009814:	d1c7      	bne.n	80097a6 <__gethex+0x9a>
 8009816:	4627      	mov	r7, r4
 8009818:	e7c7      	b.n	80097aa <__gethex+0x9e>
 800981a:	464e      	mov	r6, r9
 800981c:	462f      	mov	r7, r5
 800981e:	2501      	movs	r5, #1
 8009820:	e7c3      	b.n	80097aa <__gethex+0x9e>
 8009822:	2400      	movs	r4, #0
 8009824:	1cb1      	adds	r1, r6, #2
 8009826:	e7cc      	b.n	80097c2 <__gethex+0xb6>
 8009828:	2401      	movs	r4, #1
 800982a:	e7fb      	b.n	8009824 <__gethex+0x118>
 800982c:	fb03 0002 	mla	r0, r3, r2, r0
 8009830:	e7ce      	b.n	80097d0 <__gethex+0xc4>
 8009832:	4631      	mov	r1, r6
 8009834:	e7de      	b.n	80097f4 <__gethex+0xe8>
 8009836:	eba6 0309 	sub.w	r3, r6, r9
 800983a:	3b01      	subs	r3, #1
 800983c:	4629      	mov	r1, r5
 800983e:	2b07      	cmp	r3, #7
 8009840:	dc0a      	bgt.n	8009858 <__gethex+0x14c>
 8009842:	9801      	ldr	r0, [sp, #4]
 8009844:	f7fe f93c 	bl	8007ac0 <_Balloc>
 8009848:	4604      	mov	r4, r0
 800984a:	b940      	cbnz	r0, 800985e <__gethex+0x152>
 800984c:	4b5c      	ldr	r3, [pc, #368]	@ (80099c0 <__gethex+0x2b4>)
 800984e:	4602      	mov	r2, r0
 8009850:	21e4      	movs	r1, #228	@ 0xe4
 8009852:	485c      	ldr	r0, [pc, #368]	@ (80099c4 <__gethex+0x2b8>)
 8009854:	f7ff fec0 	bl	80095d8 <__assert_func>
 8009858:	3101      	adds	r1, #1
 800985a:	105b      	asrs	r3, r3, #1
 800985c:	e7ef      	b.n	800983e <__gethex+0x132>
 800985e:	f100 0a14 	add.w	sl, r0, #20
 8009862:	2300      	movs	r3, #0
 8009864:	4655      	mov	r5, sl
 8009866:	469b      	mov	fp, r3
 8009868:	45b1      	cmp	r9, r6
 800986a:	d337      	bcc.n	80098dc <__gethex+0x1d0>
 800986c:	f845 bb04 	str.w	fp, [r5], #4
 8009870:	eba5 050a 	sub.w	r5, r5, sl
 8009874:	10ad      	asrs	r5, r5, #2
 8009876:	6125      	str	r5, [r4, #16]
 8009878:	4658      	mov	r0, fp
 800987a:	f7fe fa13 	bl	8007ca4 <__hi0bits>
 800987e:	016d      	lsls	r5, r5, #5
 8009880:	f8d8 6000 	ldr.w	r6, [r8]
 8009884:	1a2d      	subs	r5, r5, r0
 8009886:	42b5      	cmp	r5, r6
 8009888:	dd54      	ble.n	8009934 <__gethex+0x228>
 800988a:	1bad      	subs	r5, r5, r6
 800988c:	4629      	mov	r1, r5
 800988e:	4620      	mov	r0, r4
 8009890:	f7fe fda7 	bl	80083e2 <__any_on>
 8009894:	4681      	mov	r9, r0
 8009896:	b178      	cbz	r0, 80098b8 <__gethex+0x1ac>
 8009898:	1e6b      	subs	r3, r5, #1
 800989a:	1159      	asrs	r1, r3, #5
 800989c:	f003 021f 	and.w	r2, r3, #31
 80098a0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80098a4:	f04f 0901 	mov.w	r9, #1
 80098a8:	fa09 f202 	lsl.w	r2, r9, r2
 80098ac:	420a      	tst	r2, r1
 80098ae:	d003      	beq.n	80098b8 <__gethex+0x1ac>
 80098b0:	454b      	cmp	r3, r9
 80098b2:	dc36      	bgt.n	8009922 <__gethex+0x216>
 80098b4:	f04f 0902 	mov.w	r9, #2
 80098b8:	4629      	mov	r1, r5
 80098ba:	4620      	mov	r0, r4
 80098bc:	f7ff febe 	bl	800963c <rshift>
 80098c0:	442f      	add	r7, r5
 80098c2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80098c6:	42bb      	cmp	r3, r7
 80098c8:	da42      	bge.n	8009950 <__gethex+0x244>
 80098ca:	9801      	ldr	r0, [sp, #4]
 80098cc:	4621      	mov	r1, r4
 80098ce:	f7fe f937 	bl	8007b40 <_Bfree>
 80098d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80098d4:	2300      	movs	r3, #0
 80098d6:	6013      	str	r3, [r2, #0]
 80098d8:	25a3      	movs	r5, #163	@ 0xa3
 80098da:	e793      	b.n	8009804 <__gethex+0xf8>
 80098dc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80098e0:	2a2e      	cmp	r2, #46	@ 0x2e
 80098e2:	d012      	beq.n	800990a <__gethex+0x1fe>
 80098e4:	2b20      	cmp	r3, #32
 80098e6:	d104      	bne.n	80098f2 <__gethex+0x1e6>
 80098e8:	f845 bb04 	str.w	fp, [r5], #4
 80098ec:	f04f 0b00 	mov.w	fp, #0
 80098f0:	465b      	mov	r3, fp
 80098f2:	7830      	ldrb	r0, [r6, #0]
 80098f4:	9303      	str	r3, [sp, #12]
 80098f6:	f7ff fef3 	bl	80096e0 <__hexdig_fun>
 80098fa:	9b03      	ldr	r3, [sp, #12]
 80098fc:	f000 000f 	and.w	r0, r0, #15
 8009900:	4098      	lsls	r0, r3
 8009902:	ea4b 0b00 	orr.w	fp, fp, r0
 8009906:	3304      	adds	r3, #4
 8009908:	e7ae      	b.n	8009868 <__gethex+0x15c>
 800990a:	45b1      	cmp	r9, r6
 800990c:	d8ea      	bhi.n	80098e4 <__gethex+0x1d8>
 800990e:	492b      	ldr	r1, [pc, #172]	@ (80099bc <__gethex+0x2b0>)
 8009910:	9303      	str	r3, [sp, #12]
 8009912:	2201      	movs	r2, #1
 8009914:	4630      	mov	r0, r6
 8009916:	f7ff fe27 	bl	8009568 <strncmp>
 800991a:	9b03      	ldr	r3, [sp, #12]
 800991c:	2800      	cmp	r0, #0
 800991e:	d1e1      	bne.n	80098e4 <__gethex+0x1d8>
 8009920:	e7a2      	b.n	8009868 <__gethex+0x15c>
 8009922:	1ea9      	subs	r1, r5, #2
 8009924:	4620      	mov	r0, r4
 8009926:	f7fe fd5c 	bl	80083e2 <__any_on>
 800992a:	2800      	cmp	r0, #0
 800992c:	d0c2      	beq.n	80098b4 <__gethex+0x1a8>
 800992e:	f04f 0903 	mov.w	r9, #3
 8009932:	e7c1      	b.n	80098b8 <__gethex+0x1ac>
 8009934:	da09      	bge.n	800994a <__gethex+0x23e>
 8009936:	1b75      	subs	r5, r6, r5
 8009938:	4621      	mov	r1, r4
 800993a:	9801      	ldr	r0, [sp, #4]
 800993c:	462a      	mov	r2, r5
 800993e:	f7fe fb17 	bl	8007f70 <__lshift>
 8009942:	1b7f      	subs	r7, r7, r5
 8009944:	4604      	mov	r4, r0
 8009946:	f100 0a14 	add.w	sl, r0, #20
 800994a:	f04f 0900 	mov.w	r9, #0
 800994e:	e7b8      	b.n	80098c2 <__gethex+0x1b6>
 8009950:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009954:	42bd      	cmp	r5, r7
 8009956:	dd6f      	ble.n	8009a38 <__gethex+0x32c>
 8009958:	1bed      	subs	r5, r5, r7
 800995a:	42ae      	cmp	r6, r5
 800995c:	dc34      	bgt.n	80099c8 <__gethex+0x2bc>
 800995e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009962:	2b02      	cmp	r3, #2
 8009964:	d022      	beq.n	80099ac <__gethex+0x2a0>
 8009966:	2b03      	cmp	r3, #3
 8009968:	d024      	beq.n	80099b4 <__gethex+0x2a8>
 800996a:	2b01      	cmp	r3, #1
 800996c:	d115      	bne.n	800999a <__gethex+0x28e>
 800996e:	42ae      	cmp	r6, r5
 8009970:	d113      	bne.n	800999a <__gethex+0x28e>
 8009972:	2e01      	cmp	r6, #1
 8009974:	d10b      	bne.n	800998e <__gethex+0x282>
 8009976:	9a02      	ldr	r2, [sp, #8]
 8009978:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800997c:	6013      	str	r3, [r2, #0]
 800997e:	2301      	movs	r3, #1
 8009980:	6123      	str	r3, [r4, #16]
 8009982:	f8ca 3000 	str.w	r3, [sl]
 8009986:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009988:	2562      	movs	r5, #98	@ 0x62
 800998a:	601c      	str	r4, [r3, #0]
 800998c:	e73a      	b.n	8009804 <__gethex+0xf8>
 800998e:	1e71      	subs	r1, r6, #1
 8009990:	4620      	mov	r0, r4
 8009992:	f7fe fd26 	bl	80083e2 <__any_on>
 8009996:	2800      	cmp	r0, #0
 8009998:	d1ed      	bne.n	8009976 <__gethex+0x26a>
 800999a:	9801      	ldr	r0, [sp, #4]
 800999c:	4621      	mov	r1, r4
 800999e:	f7fe f8cf 	bl	8007b40 <_Bfree>
 80099a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80099a4:	2300      	movs	r3, #0
 80099a6:	6013      	str	r3, [r2, #0]
 80099a8:	2550      	movs	r5, #80	@ 0x50
 80099aa:	e72b      	b.n	8009804 <__gethex+0xf8>
 80099ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d1f3      	bne.n	800999a <__gethex+0x28e>
 80099b2:	e7e0      	b.n	8009976 <__gethex+0x26a>
 80099b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d1dd      	bne.n	8009976 <__gethex+0x26a>
 80099ba:	e7ee      	b.n	800999a <__gethex+0x28e>
 80099bc:	0800a798 	.word	0x0800a798
 80099c0:	0800a62d 	.word	0x0800a62d
 80099c4:	0800a946 	.word	0x0800a946
 80099c8:	1e6f      	subs	r7, r5, #1
 80099ca:	f1b9 0f00 	cmp.w	r9, #0
 80099ce:	d130      	bne.n	8009a32 <__gethex+0x326>
 80099d0:	b127      	cbz	r7, 80099dc <__gethex+0x2d0>
 80099d2:	4639      	mov	r1, r7
 80099d4:	4620      	mov	r0, r4
 80099d6:	f7fe fd04 	bl	80083e2 <__any_on>
 80099da:	4681      	mov	r9, r0
 80099dc:	117a      	asrs	r2, r7, #5
 80099de:	2301      	movs	r3, #1
 80099e0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80099e4:	f007 071f 	and.w	r7, r7, #31
 80099e8:	40bb      	lsls	r3, r7
 80099ea:	4213      	tst	r3, r2
 80099ec:	4629      	mov	r1, r5
 80099ee:	4620      	mov	r0, r4
 80099f0:	bf18      	it	ne
 80099f2:	f049 0902 	orrne.w	r9, r9, #2
 80099f6:	f7ff fe21 	bl	800963c <rshift>
 80099fa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80099fe:	1b76      	subs	r6, r6, r5
 8009a00:	2502      	movs	r5, #2
 8009a02:	f1b9 0f00 	cmp.w	r9, #0
 8009a06:	d047      	beq.n	8009a98 <__gethex+0x38c>
 8009a08:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009a0c:	2b02      	cmp	r3, #2
 8009a0e:	d015      	beq.n	8009a3c <__gethex+0x330>
 8009a10:	2b03      	cmp	r3, #3
 8009a12:	d017      	beq.n	8009a44 <__gethex+0x338>
 8009a14:	2b01      	cmp	r3, #1
 8009a16:	d109      	bne.n	8009a2c <__gethex+0x320>
 8009a18:	f019 0f02 	tst.w	r9, #2
 8009a1c:	d006      	beq.n	8009a2c <__gethex+0x320>
 8009a1e:	f8da 3000 	ldr.w	r3, [sl]
 8009a22:	ea49 0903 	orr.w	r9, r9, r3
 8009a26:	f019 0f01 	tst.w	r9, #1
 8009a2a:	d10e      	bne.n	8009a4a <__gethex+0x33e>
 8009a2c:	f045 0510 	orr.w	r5, r5, #16
 8009a30:	e032      	b.n	8009a98 <__gethex+0x38c>
 8009a32:	f04f 0901 	mov.w	r9, #1
 8009a36:	e7d1      	b.n	80099dc <__gethex+0x2d0>
 8009a38:	2501      	movs	r5, #1
 8009a3a:	e7e2      	b.n	8009a02 <__gethex+0x2f6>
 8009a3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009a3e:	f1c3 0301 	rsb	r3, r3, #1
 8009a42:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009a44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d0f0      	beq.n	8009a2c <__gethex+0x320>
 8009a4a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009a4e:	f104 0314 	add.w	r3, r4, #20
 8009a52:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009a56:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009a5a:	f04f 0c00 	mov.w	ip, #0
 8009a5e:	4618      	mov	r0, r3
 8009a60:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a64:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009a68:	d01b      	beq.n	8009aa2 <__gethex+0x396>
 8009a6a:	3201      	adds	r2, #1
 8009a6c:	6002      	str	r2, [r0, #0]
 8009a6e:	2d02      	cmp	r5, #2
 8009a70:	f104 0314 	add.w	r3, r4, #20
 8009a74:	d13c      	bne.n	8009af0 <__gethex+0x3e4>
 8009a76:	f8d8 2000 	ldr.w	r2, [r8]
 8009a7a:	3a01      	subs	r2, #1
 8009a7c:	42b2      	cmp	r2, r6
 8009a7e:	d109      	bne.n	8009a94 <__gethex+0x388>
 8009a80:	1171      	asrs	r1, r6, #5
 8009a82:	2201      	movs	r2, #1
 8009a84:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009a88:	f006 061f 	and.w	r6, r6, #31
 8009a8c:	fa02 f606 	lsl.w	r6, r2, r6
 8009a90:	421e      	tst	r6, r3
 8009a92:	d13a      	bne.n	8009b0a <__gethex+0x3fe>
 8009a94:	f045 0520 	orr.w	r5, r5, #32
 8009a98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009a9a:	601c      	str	r4, [r3, #0]
 8009a9c:	9b02      	ldr	r3, [sp, #8]
 8009a9e:	601f      	str	r7, [r3, #0]
 8009aa0:	e6b0      	b.n	8009804 <__gethex+0xf8>
 8009aa2:	4299      	cmp	r1, r3
 8009aa4:	f843 cc04 	str.w	ip, [r3, #-4]
 8009aa8:	d8d9      	bhi.n	8009a5e <__gethex+0x352>
 8009aaa:	68a3      	ldr	r3, [r4, #8]
 8009aac:	459b      	cmp	fp, r3
 8009aae:	db17      	blt.n	8009ae0 <__gethex+0x3d4>
 8009ab0:	6861      	ldr	r1, [r4, #4]
 8009ab2:	9801      	ldr	r0, [sp, #4]
 8009ab4:	3101      	adds	r1, #1
 8009ab6:	f7fe f803 	bl	8007ac0 <_Balloc>
 8009aba:	4681      	mov	r9, r0
 8009abc:	b918      	cbnz	r0, 8009ac6 <__gethex+0x3ba>
 8009abe:	4b1a      	ldr	r3, [pc, #104]	@ (8009b28 <__gethex+0x41c>)
 8009ac0:	4602      	mov	r2, r0
 8009ac2:	2184      	movs	r1, #132	@ 0x84
 8009ac4:	e6c5      	b.n	8009852 <__gethex+0x146>
 8009ac6:	6922      	ldr	r2, [r4, #16]
 8009ac8:	3202      	adds	r2, #2
 8009aca:	f104 010c 	add.w	r1, r4, #12
 8009ace:	0092      	lsls	r2, r2, #2
 8009ad0:	300c      	adds	r0, #12
 8009ad2:	f7ff fd6b 	bl	80095ac <memcpy>
 8009ad6:	4621      	mov	r1, r4
 8009ad8:	9801      	ldr	r0, [sp, #4]
 8009ada:	f7fe f831 	bl	8007b40 <_Bfree>
 8009ade:	464c      	mov	r4, r9
 8009ae0:	6923      	ldr	r3, [r4, #16]
 8009ae2:	1c5a      	adds	r2, r3, #1
 8009ae4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009ae8:	6122      	str	r2, [r4, #16]
 8009aea:	2201      	movs	r2, #1
 8009aec:	615a      	str	r2, [r3, #20]
 8009aee:	e7be      	b.n	8009a6e <__gethex+0x362>
 8009af0:	6922      	ldr	r2, [r4, #16]
 8009af2:	455a      	cmp	r2, fp
 8009af4:	dd0b      	ble.n	8009b0e <__gethex+0x402>
 8009af6:	2101      	movs	r1, #1
 8009af8:	4620      	mov	r0, r4
 8009afa:	f7ff fd9f 	bl	800963c <rshift>
 8009afe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009b02:	3701      	adds	r7, #1
 8009b04:	42bb      	cmp	r3, r7
 8009b06:	f6ff aee0 	blt.w	80098ca <__gethex+0x1be>
 8009b0a:	2501      	movs	r5, #1
 8009b0c:	e7c2      	b.n	8009a94 <__gethex+0x388>
 8009b0e:	f016 061f 	ands.w	r6, r6, #31
 8009b12:	d0fa      	beq.n	8009b0a <__gethex+0x3fe>
 8009b14:	4453      	add	r3, sl
 8009b16:	f1c6 0620 	rsb	r6, r6, #32
 8009b1a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009b1e:	f7fe f8c1 	bl	8007ca4 <__hi0bits>
 8009b22:	42b0      	cmp	r0, r6
 8009b24:	dbe7      	blt.n	8009af6 <__gethex+0x3ea>
 8009b26:	e7f0      	b.n	8009b0a <__gethex+0x3fe>
 8009b28:	0800a62d 	.word	0x0800a62d

08009b2c <L_shift>:
 8009b2c:	f1c2 0208 	rsb	r2, r2, #8
 8009b30:	0092      	lsls	r2, r2, #2
 8009b32:	b570      	push	{r4, r5, r6, lr}
 8009b34:	f1c2 0620 	rsb	r6, r2, #32
 8009b38:	6843      	ldr	r3, [r0, #4]
 8009b3a:	6804      	ldr	r4, [r0, #0]
 8009b3c:	fa03 f506 	lsl.w	r5, r3, r6
 8009b40:	432c      	orrs	r4, r5
 8009b42:	40d3      	lsrs	r3, r2
 8009b44:	6004      	str	r4, [r0, #0]
 8009b46:	f840 3f04 	str.w	r3, [r0, #4]!
 8009b4a:	4288      	cmp	r0, r1
 8009b4c:	d3f4      	bcc.n	8009b38 <L_shift+0xc>
 8009b4e:	bd70      	pop	{r4, r5, r6, pc}

08009b50 <__match>:
 8009b50:	b530      	push	{r4, r5, lr}
 8009b52:	6803      	ldr	r3, [r0, #0]
 8009b54:	3301      	adds	r3, #1
 8009b56:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b5a:	b914      	cbnz	r4, 8009b62 <__match+0x12>
 8009b5c:	6003      	str	r3, [r0, #0]
 8009b5e:	2001      	movs	r0, #1
 8009b60:	bd30      	pop	{r4, r5, pc}
 8009b62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b66:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009b6a:	2d19      	cmp	r5, #25
 8009b6c:	bf98      	it	ls
 8009b6e:	3220      	addls	r2, #32
 8009b70:	42a2      	cmp	r2, r4
 8009b72:	d0f0      	beq.n	8009b56 <__match+0x6>
 8009b74:	2000      	movs	r0, #0
 8009b76:	e7f3      	b.n	8009b60 <__match+0x10>

08009b78 <__hexnan>:
 8009b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b7c:	680b      	ldr	r3, [r1, #0]
 8009b7e:	6801      	ldr	r1, [r0, #0]
 8009b80:	115e      	asrs	r6, r3, #5
 8009b82:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009b86:	f013 031f 	ands.w	r3, r3, #31
 8009b8a:	b087      	sub	sp, #28
 8009b8c:	bf18      	it	ne
 8009b8e:	3604      	addne	r6, #4
 8009b90:	2500      	movs	r5, #0
 8009b92:	1f37      	subs	r7, r6, #4
 8009b94:	4682      	mov	sl, r0
 8009b96:	4690      	mov	r8, r2
 8009b98:	9301      	str	r3, [sp, #4]
 8009b9a:	f846 5c04 	str.w	r5, [r6, #-4]
 8009b9e:	46b9      	mov	r9, r7
 8009ba0:	463c      	mov	r4, r7
 8009ba2:	9502      	str	r5, [sp, #8]
 8009ba4:	46ab      	mov	fp, r5
 8009ba6:	784a      	ldrb	r2, [r1, #1]
 8009ba8:	1c4b      	adds	r3, r1, #1
 8009baa:	9303      	str	r3, [sp, #12]
 8009bac:	b342      	cbz	r2, 8009c00 <__hexnan+0x88>
 8009bae:	4610      	mov	r0, r2
 8009bb0:	9105      	str	r1, [sp, #20]
 8009bb2:	9204      	str	r2, [sp, #16]
 8009bb4:	f7ff fd94 	bl	80096e0 <__hexdig_fun>
 8009bb8:	2800      	cmp	r0, #0
 8009bba:	d151      	bne.n	8009c60 <__hexnan+0xe8>
 8009bbc:	9a04      	ldr	r2, [sp, #16]
 8009bbe:	9905      	ldr	r1, [sp, #20]
 8009bc0:	2a20      	cmp	r2, #32
 8009bc2:	d818      	bhi.n	8009bf6 <__hexnan+0x7e>
 8009bc4:	9b02      	ldr	r3, [sp, #8]
 8009bc6:	459b      	cmp	fp, r3
 8009bc8:	dd13      	ble.n	8009bf2 <__hexnan+0x7a>
 8009bca:	454c      	cmp	r4, r9
 8009bcc:	d206      	bcs.n	8009bdc <__hexnan+0x64>
 8009bce:	2d07      	cmp	r5, #7
 8009bd0:	dc04      	bgt.n	8009bdc <__hexnan+0x64>
 8009bd2:	462a      	mov	r2, r5
 8009bd4:	4649      	mov	r1, r9
 8009bd6:	4620      	mov	r0, r4
 8009bd8:	f7ff ffa8 	bl	8009b2c <L_shift>
 8009bdc:	4544      	cmp	r4, r8
 8009bde:	d952      	bls.n	8009c86 <__hexnan+0x10e>
 8009be0:	2300      	movs	r3, #0
 8009be2:	f1a4 0904 	sub.w	r9, r4, #4
 8009be6:	f844 3c04 	str.w	r3, [r4, #-4]
 8009bea:	f8cd b008 	str.w	fp, [sp, #8]
 8009bee:	464c      	mov	r4, r9
 8009bf0:	461d      	mov	r5, r3
 8009bf2:	9903      	ldr	r1, [sp, #12]
 8009bf4:	e7d7      	b.n	8009ba6 <__hexnan+0x2e>
 8009bf6:	2a29      	cmp	r2, #41	@ 0x29
 8009bf8:	d157      	bne.n	8009caa <__hexnan+0x132>
 8009bfa:	3102      	adds	r1, #2
 8009bfc:	f8ca 1000 	str.w	r1, [sl]
 8009c00:	f1bb 0f00 	cmp.w	fp, #0
 8009c04:	d051      	beq.n	8009caa <__hexnan+0x132>
 8009c06:	454c      	cmp	r4, r9
 8009c08:	d206      	bcs.n	8009c18 <__hexnan+0xa0>
 8009c0a:	2d07      	cmp	r5, #7
 8009c0c:	dc04      	bgt.n	8009c18 <__hexnan+0xa0>
 8009c0e:	462a      	mov	r2, r5
 8009c10:	4649      	mov	r1, r9
 8009c12:	4620      	mov	r0, r4
 8009c14:	f7ff ff8a 	bl	8009b2c <L_shift>
 8009c18:	4544      	cmp	r4, r8
 8009c1a:	d936      	bls.n	8009c8a <__hexnan+0x112>
 8009c1c:	f1a8 0204 	sub.w	r2, r8, #4
 8009c20:	4623      	mov	r3, r4
 8009c22:	f853 1b04 	ldr.w	r1, [r3], #4
 8009c26:	f842 1f04 	str.w	r1, [r2, #4]!
 8009c2a:	429f      	cmp	r7, r3
 8009c2c:	d2f9      	bcs.n	8009c22 <__hexnan+0xaa>
 8009c2e:	1b3b      	subs	r3, r7, r4
 8009c30:	f023 0303 	bic.w	r3, r3, #3
 8009c34:	3304      	adds	r3, #4
 8009c36:	3401      	adds	r4, #1
 8009c38:	3e03      	subs	r6, #3
 8009c3a:	42b4      	cmp	r4, r6
 8009c3c:	bf88      	it	hi
 8009c3e:	2304      	movhi	r3, #4
 8009c40:	4443      	add	r3, r8
 8009c42:	2200      	movs	r2, #0
 8009c44:	f843 2b04 	str.w	r2, [r3], #4
 8009c48:	429f      	cmp	r7, r3
 8009c4a:	d2fb      	bcs.n	8009c44 <__hexnan+0xcc>
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	b91b      	cbnz	r3, 8009c58 <__hexnan+0xe0>
 8009c50:	4547      	cmp	r7, r8
 8009c52:	d128      	bne.n	8009ca6 <__hexnan+0x12e>
 8009c54:	2301      	movs	r3, #1
 8009c56:	603b      	str	r3, [r7, #0]
 8009c58:	2005      	movs	r0, #5
 8009c5a:	b007      	add	sp, #28
 8009c5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c60:	3501      	adds	r5, #1
 8009c62:	2d08      	cmp	r5, #8
 8009c64:	f10b 0b01 	add.w	fp, fp, #1
 8009c68:	dd06      	ble.n	8009c78 <__hexnan+0x100>
 8009c6a:	4544      	cmp	r4, r8
 8009c6c:	d9c1      	bls.n	8009bf2 <__hexnan+0x7a>
 8009c6e:	2300      	movs	r3, #0
 8009c70:	f844 3c04 	str.w	r3, [r4, #-4]
 8009c74:	2501      	movs	r5, #1
 8009c76:	3c04      	subs	r4, #4
 8009c78:	6822      	ldr	r2, [r4, #0]
 8009c7a:	f000 000f 	and.w	r0, r0, #15
 8009c7e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009c82:	6020      	str	r0, [r4, #0]
 8009c84:	e7b5      	b.n	8009bf2 <__hexnan+0x7a>
 8009c86:	2508      	movs	r5, #8
 8009c88:	e7b3      	b.n	8009bf2 <__hexnan+0x7a>
 8009c8a:	9b01      	ldr	r3, [sp, #4]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d0dd      	beq.n	8009c4c <__hexnan+0xd4>
 8009c90:	f1c3 0320 	rsb	r3, r3, #32
 8009c94:	f04f 32ff 	mov.w	r2, #4294967295
 8009c98:	40da      	lsrs	r2, r3
 8009c9a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009c9e:	4013      	ands	r3, r2
 8009ca0:	f846 3c04 	str.w	r3, [r6, #-4]
 8009ca4:	e7d2      	b.n	8009c4c <__hexnan+0xd4>
 8009ca6:	3f04      	subs	r7, #4
 8009ca8:	e7d0      	b.n	8009c4c <__hexnan+0xd4>
 8009caa:	2004      	movs	r0, #4
 8009cac:	e7d5      	b.n	8009c5a <__hexnan+0xe2>

08009cae <__ascii_mbtowc>:
 8009cae:	b082      	sub	sp, #8
 8009cb0:	b901      	cbnz	r1, 8009cb4 <__ascii_mbtowc+0x6>
 8009cb2:	a901      	add	r1, sp, #4
 8009cb4:	b142      	cbz	r2, 8009cc8 <__ascii_mbtowc+0x1a>
 8009cb6:	b14b      	cbz	r3, 8009ccc <__ascii_mbtowc+0x1e>
 8009cb8:	7813      	ldrb	r3, [r2, #0]
 8009cba:	600b      	str	r3, [r1, #0]
 8009cbc:	7812      	ldrb	r2, [r2, #0]
 8009cbe:	1e10      	subs	r0, r2, #0
 8009cc0:	bf18      	it	ne
 8009cc2:	2001      	movne	r0, #1
 8009cc4:	b002      	add	sp, #8
 8009cc6:	4770      	bx	lr
 8009cc8:	4610      	mov	r0, r2
 8009cca:	e7fb      	b.n	8009cc4 <__ascii_mbtowc+0x16>
 8009ccc:	f06f 0001 	mvn.w	r0, #1
 8009cd0:	e7f8      	b.n	8009cc4 <__ascii_mbtowc+0x16>

08009cd2 <_realloc_r>:
 8009cd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cd6:	4680      	mov	r8, r0
 8009cd8:	4615      	mov	r5, r2
 8009cda:	460c      	mov	r4, r1
 8009cdc:	b921      	cbnz	r1, 8009ce8 <_realloc_r+0x16>
 8009cde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ce2:	4611      	mov	r1, r2
 8009ce4:	f7fd be60 	b.w	80079a8 <_malloc_r>
 8009ce8:	b92a      	cbnz	r2, 8009cf6 <_realloc_r+0x24>
 8009cea:	f7fd fde9 	bl	80078c0 <_free_r>
 8009cee:	2400      	movs	r4, #0
 8009cf0:	4620      	mov	r0, r4
 8009cf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cf6:	f000 f840 	bl	8009d7a <_malloc_usable_size_r>
 8009cfa:	4285      	cmp	r5, r0
 8009cfc:	4606      	mov	r6, r0
 8009cfe:	d802      	bhi.n	8009d06 <_realloc_r+0x34>
 8009d00:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009d04:	d8f4      	bhi.n	8009cf0 <_realloc_r+0x1e>
 8009d06:	4629      	mov	r1, r5
 8009d08:	4640      	mov	r0, r8
 8009d0a:	f7fd fe4d 	bl	80079a8 <_malloc_r>
 8009d0e:	4607      	mov	r7, r0
 8009d10:	2800      	cmp	r0, #0
 8009d12:	d0ec      	beq.n	8009cee <_realloc_r+0x1c>
 8009d14:	42b5      	cmp	r5, r6
 8009d16:	462a      	mov	r2, r5
 8009d18:	4621      	mov	r1, r4
 8009d1a:	bf28      	it	cs
 8009d1c:	4632      	movcs	r2, r6
 8009d1e:	f7ff fc45 	bl	80095ac <memcpy>
 8009d22:	4621      	mov	r1, r4
 8009d24:	4640      	mov	r0, r8
 8009d26:	f7fd fdcb 	bl	80078c0 <_free_r>
 8009d2a:	463c      	mov	r4, r7
 8009d2c:	e7e0      	b.n	8009cf0 <_realloc_r+0x1e>

08009d2e <__ascii_wctomb>:
 8009d2e:	4603      	mov	r3, r0
 8009d30:	4608      	mov	r0, r1
 8009d32:	b141      	cbz	r1, 8009d46 <__ascii_wctomb+0x18>
 8009d34:	2aff      	cmp	r2, #255	@ 0xff
 8009d36:	d904      	bls.n	8009d42 <__ascii_wctomb+0x14>
 8009d38:	228a      	movs	r2, #138	@ 0x8a
 8009d3a:	601a      	str	r2, [r3, #0]
 8009d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8009d40:	4770      	bx	lr
 8009d42:	700a      	strb	r2, [r1, #0]
 8009d44:	2001      	movs	r0, #1
 8009d46:	4770      	bx	lr

08009d48 <fiprintf>:
 8009d48:	b40e      	push	{r1, r2, r3}
 8009d4a:	b503      	push	{r0, r1, lr}
 8009d4c:	4601      	mov	r1, r0
 8009d4e:	ab03      	add	r3, sp, #12
 8009d50:	4805      	ldr	r0, [pc, #20]	@ (8009d68 <fiprintf+0x20>)
 8009d52:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d56:	6800      	ldr	r0, [r0, #0]
 8009d58:	9301      	str	r3, [sp, #4]
 8009d5a:	f000 f83f 	bl	8009ddc <_vfiprintf_r>
 8009d5e:	b002      	add	sp, #8
 8009d60:	f85d eb04 	ldr.w	lr, [sp], #4
 8009d64:	b003      	add	sp, #12
 8009d66:	4770      	bx	lr
 8009d68:	2000001c 	.word	0x2000001c

08009d6c <abort>:
 8009d6c:	b508      	push	{r3, lr}
 8009d6e:	2006      	movs	r0, #6
 8009d70:	f000 fa08 	bl	800a184 <raise>
 8009d74:	2001      	movs	r0, #1
 8009d76:	f7f8 fb69 	bl	800244c <_exit>

08009d7a <_malloc_usable_size_r>:
 8009d7a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d7e:	1f18      	subs	r0, r3, #4
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	bfbc      	itt	lt
 8009d84:	580b      	ldrlt	r3, [r1, r0]
 8009d86:	18c0      	addlt	r0, r0, r3
 8009d88:	4770      	bx	lr

08009d8a <__sfputc_r>:
 8009d8a:	6893      	ldr	r3, [r2, #8]
 8009d8c:	3b01      	subs	r3, #1
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	b410      	push	{r4}
 8009d92:	6093      	str	r3, [r2, #8]
 8009d94:	da08      	bge.n	8009da8 <__sfputc_r+0x1e>
 8009d96:	6994      	ldr	r4, [r2, #24]
 8009d98:	42a3      	cmp	r3, r4
 8009d9a:	db01      	blt.n	8009da0 <__sfputc_r+0x16>
 8009d9c:	290a      	cmp	r1, #10
 8009d9e:	d103      	bne.n	8009da8 <__sfputc_r+0x1e>
 8009da0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009da4:	f000 b932 	b.w	800a00c <__swbuf_r>
 8009da8:	6813      	ldr	r3, [r2, #0]
 8009daa:	1c58      	adds	r0, r3, #1
 8009dac:	6010      	str	r0, [r2, #0]
 8009dae:	7019      	strb	r1, [r3, #0]
 8009db0:	4608      	mov	r0, r1
 8009db2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009db6:	4770      	bx	lr

08009db8 <__sfputs_r>:
 8009db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dba:	4606      	mov	r6, r0
 8009dbc:	460f      	mov	r7, r1
 8009dbe:	4614      	mov	r4, r2
 8009dc0:	18d5      	adds	r5, r2, r3
 8009dc2:	42ac      	cmp	r4, r5
 8009dc4:	d101      	bne.n	8009dca <__sfputs_r+0x12>
 8009dc6:	2000      	movs	r0, #0
 8009dc8:	e007      	b.n	8009dda <__sfputs_r+0x22>
 8009dca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009dce:	463a      	mov	r2, r7
 8009dd0:	4630      	mov	r0, r6
 8009dd2:	f7ff ffda 	bl	8009d8a <__sfputc_r>
 8009dd6:	1c43      	adds	r3, r0, #1
 8009dd8:	d1f3      	bne.n	8009dc2 <__sfputs_r+0xa>
 8009dda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009ddc <_vfiprintf_r>:
 8009ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009de0:	460d      	mov	r5, r1
 8009de2:	b09d      	sub	sp, #116	@ 0x74
 8009de4:	4614      	mov	r4, r2
 8009de6:	4698      	mov	r8, r3
 8009de8:	4606      	mov	r6, r0
 8009dea:	b118      	cbz	r0, 8009df4 <_vfiprintf_r+0x18>
 8009dec:	6a03      	ldr	r3, [r0, #32]
 8009dee:	b90b      	cbnz	r3, 8009df4 <_vfiprintf_r+0x18>
 8009df0:	f7fc fdf8 	bl	80069e4 <__sinit>
 8009df4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009df6:	07d9      	lsls	r1, r3, #31
 8009df8:	d405      	bmi.n	8009e06 <_vfiprintf_r+0x2a>
 8009dfa:	89ab      	ldrh	r3, [r5, #12]
 8009dfc:	059a      	lsls	r2, r3, #22
 8009dfe:	d402      	bmi.n	8009e06 <_vfiprintf_r+0x2a>
 8009e00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009e02:	f7fc ff06 	bl	8006c12 <__retarget_lock_acquire_recursive>
 8009e06:	89ab      	ldrh	r3, [r5, #12]
 8009e08:	071b      	lsls	r3, r3, #28
 8009e0a:	d501      	bpl.n	8009e10 <_vfiprintf_r+0x34>
 8009e0c:	692b      	ldr	r3, [r5, #16]
 8009e0e:	b99b      	cbnz	r3, 8009e38 <_vfiprintf_r+0x5c>
 8009e10:	4629      	mov	r1, r5
 8009e12:	4630      	mov	r0, r6
 8009e14:	f000 f938 	bl	800a088 <__swsetup_r>
 8009e18:	b170      	cbz	r0, 8009e38 <_vfiprintf_r+0x5c>
 8009e1a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009e1c:	07dc      	lsls	r4, r3, #31
 8009e1e:	d504      	bpl.n	8009e2a <_vfiprintf_r+0x4e>
 8009e20:	f04f 30ff 	mov.w	r0, #4294967295
 8009e24:	b01d      	add	sp, #116	@ 0x74
 8009e26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e2a:	89ab      	ldrh	r3, [r5, #12]
 8009e2c:	0598      	lsls	r0, r3, #22
 8009e2e:	d4f7      	bmi.n	8009e20 <_vfiprintf_r+0x44>
 8009e30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009e32:	f7fc feef 	bl	8006c14 <__retarget_lock_release_recursive>
 8009e36:	e7f3      	b.n	8009e20 <_vfiprintf_r+0x44>
 8009e38:	2300      	movs	r3, #0
 8009e3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e3c:	2320      	movs	r3, #32
 8009e3e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009e42:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e46:	2330      	movs	r3, #48	@ 0x30
 8009e48:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009ff8 <_vfiprintf_r+0x21c>
 8009e4c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009e50:	f04f 0901 	mov.w	r9, #1
 8009e54:	4623      	mov	r3, r4
 8009e56:	469a      	mov	sl, r3
 8009e58:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e5c:	b10a      	cbz	r2, 8009e62 <_vfiprintf_r+0x86>
 8009e5e:	2a25      	cmp	r2, #37	@ 0x25
 8009e60:	d1f9      	bne.n	8009e56 <_vfiprintf_r+0x7a>
 8009e62:	ebba 0b04 	subs.w	fp, sl, r4
 8009e66:	d00b      	beq.n	8009e80 <_vfiprintf_r+0xa4>
 8009e68:	465b      	mov	r3, fp
 8009e6a:	4622      	mov	r2, r4
 8009e6c:	4629      	mov	r1, r5
 8009e6e:	4630      	mov	r0, r6
 8009e70:	f7ff ffa2 	bl	8009db8 <__sfputs_r>
 8009e74:	3001      	adds	r0, #1
 8009e76:	f000 80a7 	beq.w	8009fc8 <_vfiprintf_r+0x1ec>
 8009e7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e7c:	445a      	add	r2, fp
 8009e7e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009e80:	f89a 3000 	ldrb.w	r3, [sl]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	f000 809f 	beq.w	8009fc8 <_vfiprintf_r+0x1ec>
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	f04f 32ff 	mov.w	r2, #4294967295
 8009e90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e94:	f10a 0a01 	add.w	sl, sl, #1
 8009e98:	9304      	str	r3, [sp, #16]
 8009e9a:	9307      	str	r3, [sp, #28]
 8009e9c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009ea0:	931a      	str	r3, [sp, #104]	@ 0x68
 8009ea2:	4654      	mov	r4, sl
 8009ea4:	2205      	movs	r2, #5
 8009ea6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009eaa:	4853      	ldr	r0, [pc, #332]	@ (8009ff8 <_vfiprintf_r+0x21c>)
 8009eac:	f7f6 f990 	bl	80001d0 <memchr>
 8009eb0:	9a04      	ldr	r2, [sp, #16]
 8009eb2:	b9d8      	cbnz	r0, 8009eec <_vfiprintf_r+0x110>
 8009eb4:	06d1      	lsls	r1, r2, #27
 8009eb6:	bf44      	itt	mi
 8009eb8:	2320      	movmi	r3, #32
 8009eba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ebe:	0713      	lsls	r3, r2, #28
 8009ec0:	bf44      	itt	mi
 8009ec2:	232b      	movmi	r3, #43	@ 0x2b
 8009ec4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ec8:	f89a 3000 	ldrb.w	r3, [sl]
 8009ecc:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ece:	d015      	beq.n	8009efc <_vfiprintf_r+0x120>
 8009ed0:	9a07      	ldr	r2, [sp, #28]
 8009ed2:	4654      	mov	r4, sl
 8009ed4:	2000      	movs	r0, #0
 8009ed6:	f04f 0c0a 	mov.w	ip, #10
 8009eda:	4621      	mov	r1, r4
 8009edc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ee0:	3b30      	subs	r3, #48	@ 0x30
 8009ee2:	2b09      	cmp	r3, #9
 8009ee4:	d94b      	bls.n	8009f7e <_vfiprintf_r+0x1a2>
 8009ee6:	b1b0      	cbz	r0, 8009f16 <_vfiprintf_r+0x13a>
 8009ee8:	9207      	str	r2, [sp, #28]
 8009eea:	e014      	b.n	8009f16 <_vfiprintf_r+0x13a>
 8009eec:	eba0 0308 	sub.w	r3, r0, r8
 8009ef0:	fa09 f303 	lsl.w	r3, r9, r3
 8009ef4:	4313      	orrs	r3, r2
 8009ef6:	9304      	str	r3, [sp, #16]
 8009ef8:	46a2      	mov	sl, r4
 8009efa:	e7d2      	b.n	8009ea2 <_vfiprintf_r+0xc6>
 8009efc:	9b03      	ldr	r3, [sp, #12]
 8009efe:	1d19      	adds	r1, r3, #4
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	9103      	str	r1, [sp, #12]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	bfbb      	ittet	lt
 8009f08:	425b      	neglt	r3, r3
 8009f0a:	f042 0202 	orrlt.w	r2, r2, #2
 8009f0e:	9307      	strge	r3, [sp, #28]
 8009f10:	9307      	strlt	r3, [sp, #28]
 8009f12:	bfb8      	it	lt
 8009f14:	9204      	strlt	r2, [sp, #16]
 8009f16:	7823      	ldrb	r3, [r4, #0]
 8009f18:	2b2e      	cmp	r3, #46	@ 0x2e
 8009f1a:	d10a      	bne.n	8009f32 <_vfiprintf_r+0x156>
 8009f1c:	7863      	ldrb	r3, [r4, #1]
 8009f1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f20:	d132      	bne.n	8009f88 <_vfiprintf_r+0x1ac>
 8009f22:	9b03      	ldr	r3, [sp, #12]
 8009f24:	1d1a      	adds	r2, r3, #4
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	9203      	str	r2, [sp, #12]
 8009f2a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009f2e:	3402      	adds	r4, #2
 8009f30:	9305      	str	r3, [sp, #20]
 8009f32:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a008 <_vfiprintf_r+0x22c>
 8009f36:	7821      	ldrb	r1, [r4, #0]
 8009f38:	2203      	movs	r2, #3
 8009f3a:	4650      	mov	r0, sl
 8009f3c:	f7f6 f948 	bl	80001d0 <memchr>
 8009f40:	b138      	cbz	r0, 8009f52 <_vfiprintf_r+0x176>
 8009f42:	9b04      	ldr	r3, [sp, #16]
 8009f44:	eba0 000a 	sub.w	r0, r0, sl
 8009f48:	2240      	movs	r2, #64	@ 0x40
 8009f4a:	4082      	lsls	r2, r0
 8009f4c:	4313      	orrs	r3, r2
 8009f4e:	3401      	adds	r4, #1
 8009f50:	9304      	str	r3, [sp, #16]
 8009f52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f56:	4829      	ldr	r0, [pc, #164]	@ (8009ffc <_vfiprintf_r+0x220>)
 8009f58:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009f5c:	2206      	movs	r2, #6
 8009f5e:	f7f6 f937 	bl	80001d0 <memchr>
 8009f62:	2800      	cmp	r0, #0
 8009f64:	d03f      	beq.n	8009fe6 <_vfiprintf_r+0x20a>
 8009f66:	4b26      	ldr	r3, [pc, #152]	@ (800a000 <_vfiprintf_r+0x224>)
 8009f68:	bb1b      	cbnz	r3, 8009fb2 <_vfiprintf_r+0x1d6>
 8009f6a:	9b03      	ldr	r3, [sp, #12]
 8009f6c:	3307      	adds	r3, #7
 8009f6e:	f023 0307 	bic.w	r3, r3, #7
 8009f72:	3308      	adds	r3, #8
 8009f74:	9303      	str	r3, [sp, #12]
 8009f76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f78:	443b      	add	r3, r7
 8009f7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f7c:	e76a      	b.n	8009e54 <_vfiprintf_r+0x78>
 8009f7e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f82:	460c      	mov	r4, r1
 8009f84:	2001      	movs	r0, #1
 8009f86:	e7a8      	b.n	8009eda <_vfiprintf_r+0xfe>
 8009f88:	2300      	movs	r3, #0
 8009f8a:	3401      	adds	r4, #1
 8009f8c:	9305      	str	r3, [sp, #20]
 8009f8e:	4619      	mov	r1, r3
 8009f90:	f04f 0c0a 	mov.w	ip, #10
 8009f94:	4620      	mov	r0, r4
 8009f96:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f9a:	3a30      	subs	r2, #48	@ 0x30
 8009f9c:	2a09      	cmp	r2, #9
 8009f9e:	d903      	bls.n	8009fa8 <_vfiprintf_r+0x1cc>
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d0c6      	beq.n	8009f32 <_vfiprintf_r+0x156>
 8009fa4:	9105      	str	r1, [sp, #20]
 8009fa6:	e7c4      	b.n	8009f32 <_vfiprintf_r+0x156>
 8009fa8:	fb0c 2101 	mla	r1, ip, r1, r2
 8009fac:	4604      	mov	r4, r0
 8009fae:	2301      	movs	r3, #1
 8009fb0:	e7f0      	b.n	8009f94 <_vfiprintf_r+0x1b8>
 8009fb2:	ab03      	add	r3, sp, #12
 8009fb4:	9300      	str	r3, [sp, #0]
 8009fb6:	462a      	mov	r2, r5
 8009fb8:	4b12      	ldr	r3, [pc, #72]	@ (800a004 <_vfiprintf_r+0x228>)
 8009fba:	a904      	add	r1, sp, #16
 8009fbc:	4630      	mov	r0, r6
 8009fbe:	f7fb feb9 	bl	8005d34 <_printf_float>
 8009fc2:	4607      	mov	r7, r0
 8009fc4:	1c78      	adds	r0, r7, #1
 8009fc6:	d1d6      	bne.n	8009f76 <_vfiprintf_r+0x19a>
 8009fc8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009fca:	07d9      	lsls	r1, r3, #31
 8009fcc:	d405      	bmi.n	8009fda <_vfiprintf_r+0x1fe>
 8009fce:	89ab      	ldrh	r3, [r5, #12]
 8009fd0:	059a      	lsls	r2, r3, #22
 8009fd2:	d402      	bmi.n	8009fda <_vfiprintf_r+0x1fe>
 8009fd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009fd6:	f7fc fe1d 	bl	8006c14 <__retarget_lock_release_recursive>
 8009fda:	89ab      	ldrh	r3, [r5, #12]
 8009fdc:	065b      	lsls	r3, r3, #25
 8009fde:	f53f af1f 	bmi.w	8009e20 <_vfiprintf_r+0x44>
 8009fe2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009fe4:	e71e      	b.n	8009e24 <_vfiprintf_r+0x48>
 8009fe6:	ab03      	add	r3, sp, #12
 8009fe8:	9300      	str	r3, [sp, #0]
 8009fea:	462a      	mov	r2, r5
 8009fec:	4b05      	ldr	r3, [pc, #20]	@ (800a004 <_vfiprintf_r+0x228>)
 8009fee:	a904      	add	r1, sp, #16
 8009ff0:	4630      	mov	r0, r6
 8009ff2:	f7fc f937 	bl	8006264 <_printf_i>
 8009ff6:	e7e4      	b.n	8009fc2 <_vfiprintf_r+0x1e6>
 8009ff8:	0800a8f1 	.word	0x0800a8f1
 8009ffc:	0800a8fb 	.word	0x0800a8fb
 800a000:	08005d35 	.word	0x08005d35
 800a004:	08009db9 	.word	0x08009db9
 800a008:	0800a8f7 	.word	0x0800a8f7

0800a00c <__swbuf_r>:
 800a00c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a00e:	460e      	mov	r6, r1
 800a010:	4614      	mov	r4, r2
 800a012:	4605      	mov	r5, r0
 800a014:	b118      	cbz	r0, 800a01e <__swbuf_r+0x12>
 800a016:	6a03      	ldr	r3, [r0, #32]
 800a018:	b90b      	cbnz	r3, 800a01e <__swbuf_r+0x12>
 800a01a:	f7fc fce3 	bl	80069e4 <__sinit>
 800a01e:	69a3      	ldr	r3, [r4, #24]
 800a020:	60a3      	str	r3, [r4, #8]
 800a022:	89a3      	ldrh	r3, [r4, #12]
 800a024:	071a      	lsls	r2, r3, #28
 800a026:	d501      	bpl.n	800a02c <__swbuf_r+0x20>
 800a028:	6923      	ldr	r3, [r4, #16]
 800a02a:	b943      	cbnz	r3, 800a03e <__swbuf_r+0x32>
 800a02c:	4621      	mov	r1, r4
 800a02e:	4628      	mov	r0, r5
 800a030:	f000 f82a 	bl	800a088 <__swsetup_r>
 800a034:	b118      	cbz	r0, 800a03e <__swbuf_r+0x32>
 800a036:	f04f 37ff 	mov.w	r7, #4294967295
 800a03a:	4638      	mov	r0, r7
 800a03c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a03e:	6823      	ldr	r3, [r4, #0]
 800a040:	6922      	ldr	r2, [r4, #16]
 800a042:	1a98      	subs	r0, r3, r2
 800a044:	6963      	ldr	r3, [r4, #20]
 800a046:	b2f6      	uxtb	r6, r6
 800a048:	4283      	cmp	r3, r0
 800a04a:	4637      	mov	r7, r6
 800a04c:	dc05      	bgt.n	800a05a <__swbuf_r+0x4e>
 800a04e:	4621      	mov	r1, r4
 800a050:	4628      	mov	r0, r5
 800a052:	f7ff fa47 	bl	80094e4 <_fflush_r>
 800a056:	2800      	cmp	r0, #0
 800a058:	d1ed      	bne.n	800a036 <__swbuf_r+0x2a>
 800a05a:	68a3      	ldr	r3, [r4, #8]
 800a05c:	3b01      	subs	r3, #1
 800a05e:	60a3      	str	r3, [r4, #8]
 800a060:	6823      	ldr	r3, [r4, #0]
 800a062:	1c5a      	adds	r2, r3, #1
 800a064:	6022      	str	r2, [r4, #0]
 800a066:	701e      	strb	r6, [r3, #0]
 800a068:	6962      	ldr	r2, [r4, #20]
 800a06a:	1c43      	adds	r3, r0, #1
 800a06c:	429a      	cmp	r2, r3
 800a06e:	d004      	beq.n	800a07a <__swbuf_r+0x6e>
 800a070:	89a3      	ldrh	r3, [r4, #12]
 800a072:	07db      	lsls	r3, r3, #31
 800a074:	d5e1      	bpl.n	800a03a <__swbuf_r+0x2e>
 800a076:	2e0a      	cmp	r6, #10
 800a078:	d1df      	bne.n	800a03a <__swbuf_r+0x2e>
 800a07a:	4621      	mov	r1, r4
 800a07c:	4628      	mov	r0, r5
 800a07e:	f7ff fa31 	bl	80094e4 <_fflush_r>
 800a082:	2800      	cmp	r0, #0
 800a084:	d0d9      	beq.n	800a03a <__swbuf_r+0x2e>
 800a086:	e7d6      	b.n	800a036 <__swbuf_r+0x2a>

0800a088 <__swsetup_r>:
 800a088:	b538      	push	{r3, r4, r5, lr}
 800a08a:	4b29      	ldr	r3, [pc, #164]	@ (800a130 <__swsetup_r+0xa8>)
 800a08c:	4605      	mov	r5, r0
 800a08e:	6818      	ldr	r0, [r3, #0]
 800a090:	460c      	mov	r4, r1
 800a092:	b118      	cbz	r0, 800a09c <__swsetup_r+0x14>
 800a094:	6a03      	ldr	r3, [r0, #32]
 800a096:	b90b      	cbnz	r3, 800a09c <__swsetup_r+0x14>
 800a098:	f7fc fca4 	bl	80069e4 <__sinit>
 800a09c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0a0:	0719      	lsls	r1, r3, #28
 800a0a2:	d422      	bmi.n	800a0ea <__swsetup_r+0x62>
 800a0a4:	06da      	lsls	r2, r3, #27
 800a0a6:	d407      	bmi.n	800a0b8 <__swsetup_r+0x30>
 800a0a8:	2209      	movs	r2, #9
 800a0aa:	602a      	str	r2, [r5, #0]
 800a0ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0b0:	81a3      	strh	r3, [r4, #12]
 800a0b2:	f04f 30ff 	mov.w	r0, #4294967295
 800a0b6:	e033      	b.n	800a120 <__swsetup_r+0x98>
 800a0b8:	0758      	lsls	r0, r3, #29
 800a0ba:	d512      	bpl.n	800a0e2 <__swsetup_r+0x5a>
 800a0bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a0be:	b141      	cbz	r1, 800a0d2 <__swsetup_r+0x4a>
 800a0c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a0c4:	4299      	cmp	r1, r3
 800a0c6:	d002      	beq.n	800a0ce <__swsetup_r+0x46>
 800a0c8:	4628      	mov	r0, r5
 800a0ca:	f7fd fbf9 	bl	80078c0 <_free_r>
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	6363      	str	r3, [r4, #52]	@ 0x34
 800a0d2:	89a3      	ldrh	r3, [r4, #12]
 800a0d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a0d8:	81a3      	strh	r3, [r4, #12]
 800a0da:	2300      	movs	r3, #0
 800a0dc:	6063      	str	r3, [r4, #4]
 800a0de:	6923      	ldr	r3, [r4, #16]
 800a0e0:	6023      	str	r3, [r4, #0]
 800a0e2:	89a3      	ldrh	r3, [r4, #12]
 800a0e4:	f043 0308 	orr.w	r3, r3, #8
 800a0e8:	81a3      	strh	r3, [r4, #12]
 800a0ea:	6923      	ldr	r3, [r4, #16]
 800a0ec:	b94b      	cbnz	r3, 800a102 <__swsetup_r+0x7a>
 800a0ee:	89a3      	ldrh	r3, [r4, #12]
 800a0f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a0f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a0f8:	d003      	beq.n	800a102 <__swsetup_r+0x7a>
 800a0fa:	4621      	mov	r1, r4
 800a0fc:	4628      	mov	r0, r5
 800a0fe:	f000 f883 	bl	800a208 <__smakebuf_r>
 800a102:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a106:	f013 0201 	ands.w	r2, r3, #1
 800a10a:	d00a      	beq.n	800a122 <__swsetup_r+0x9a>
 800a10c:	2200      	movs	r2, #0
 800a10e:	60a2      	str	r2, [r4, #8]
 800a110:	6962      	ldr	r2, [r4, #20]
 800a112:	4252      	negs	r2, r2
 800a114:	61a2      	str	r2, [r4, #24]
 800a116:	6922      	ldr	r2, [r4, #16]
 800a118:	b942      	cbnz	r2, 800a12c <__swsetup_r+0xa4>
 800a11a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a11e:	d1c5      	bne.n	800a0ac <__swsetup_r+0x24>
 800a120:	bd38      	pop	{r3, r4, r5, pc}
 800a122:	0799      	lsls	r1, r3, #30
 800a124:	bf58      	it	pl
 800a126:	6962      	ldrpl	r2, [r4, #20]
 800a128:	60a2      	str	r2, [r4, #8]
 800a12a:	e7f4      	b.n	800a116 <__swsetup_r+0x8e>
 800a12c:	2000      	movs	r0, #0
 800a12e:	e7f7      	b.n	800a120 <__swsetup_r+0x98>
 800a130:	2000001c 	.word	0x2000001c

0800a134 <_raise_r>:
 800a134:	291f      	cmp	r1, #31
 800a136:	b538      	push	{r3, r4, r5, lr}
 800a138:	4605      	mov	r5, r0
 800a13a:	460c      	mov	r4, r1
 800a13c:	d904      	bls.n	800a148 <_raise_r+0x14>
 800a13e:	2316      	movs	r3, #22
 800a140:	6003      	str	r3, [r0, #0]
 800a142:	f04f 30ff 	mov.w	r0, #4294967295
 800a146:	bd38      	pop	{r3, r4, r5, pc}
 800a148:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a14a:	b112      	cbz	r2, 800a152 <_raise_r+0x1e>
 800a14c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a150:	b94b      	cbnz	r3, 800a166 <_raise_r+0x32>
 800a152:	4628      	mov	r0, r5
 800a154:	f000 f830 	bl	800a1b8 <_getpid_r>
 800a158:	4622      	mov	r2, r4
 800a15a:	4601      	mov	r1, r0
 800a15c:	4628      	mov	r0, r5
 800a15e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a162:	f000 b817 	b.w	800a194 <_kill_r>
 800a166:	2b01      	cmp	r3, #1
 800a168:	d00a      	beq.n	800a180 <_raise_r+0x4c>
 800a16a:	1c59      	adds	r1, r3, #1
 800a16c:	d103      	bne.n	800a176 <_raise_r+0x42>
 800a16e:	2316      	movs	r3, #22
 800a170:	6003      	str	r3, [r0, #0]
 800a172:	2001      	movs	r0, #1
 800a174:	e7e7      	b.n	800a146 <_raise_r+0x12>
 800a176:	2100      	movs	r1, #0
 800a178:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a17c:	4620      	mov	r0, r4
 800a17e:	4798      	blx	r3
 800a180:	2000      	movs	r0, #0
 800a182:	e7e0      	b.n	800a146 <_raise_r+0x12>

0800a184 <raise>:
 800a184:	4b02      	ldr	r3, [pc, #8]	@ (800a190 <raise+0xc>)
 800a186:	4601      	mov	r1, r0
 800a188:	6818      	ldr	r0, [r3, #0]
 800a18a:	f7ff bfd3 	b.w	800a134 <_raise_r>
 800a18e:	bf00      	nop
 800a190:	2000001c 	.word	0x2000001c

0800a194 <_kill_r>:
 800a194:	b538      	push	{r3, r4, r5, lr}
 800a196:	4d07      	ldr	r5, [pc, #28]	@ (800a1b4 <_kill_r+0x20>)
 800a198:	2300      	movs	r3, #0
 800a19a:	4604      	mov	r4, r0
 800a19c:	4608      	mov	r0, r1
 800a19e:	4611      	mov	r1, r2
 800a1a0:	602b      	str	r3, [r5, #0]
 800a1a2:	f7f8 f943 	bl	800242c <_kill>
 800a1a6:	1c43      	adds	r3, r0, #1
 800a1a8:	d102      	bne.n	800a1b0 <_kill_r+0x1c>
 800a1aa:	682b      	ldr	r3, [r5, #0]
 800a1ac:	b103      	cbz	r3, 800a1b0 <_kill_r+0x1c>
 800a1ae:	6023      	str	r3, [r4, #0]
 800a1b0:	bd38      	pop	{r3, r4, r5, pc}
 800a1b2:	bf00      	nop
 800a1b4:	20000540 	.word	0x20000540

0800a1b8 <_getpid_r>:
 800a1b8:	f7f8 b930 	b.w	800241c <_getpid>

0800a1bc <__swhatbuf_r>:
 800a1bc:	b570      	push	{r4, r5, r6, lr}
 800a1be:	460c      	mov	r4, r1
 800a1c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1c4:	2900      	cmp	r1, #0
 800a1c6:	b096      	sub	sp, #88	@ 0x58
 800a1c8:	4615      	mov	r5, r2
 800a1ca:	461e      	mov	r6, r3
 800a1cc:	da0d      	bge.n	800a1ea <__swhatbuf_r+0x2e>
 800a1ce:	89a3      	ldrh	r3, [r4, #12]
 800a1d0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a1d4:	f04f 0100 	mov.w	r1, #0
 800a1d8:	bf14      	ite	ne
 800a1da:	2340      	movne	r3, #64	@ 0x40
 800a1dc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a1e0:	2000      	movs	r0, #0
 800a1e2:	6031      	str	r1, [r6, #0]
 800a1e4:	602b      	str	r3, [r5, #0]
 800a1e6:	b016      	add	sp, #88	@ 0x58
 800a1e8:	bd70      	pop	{r4, r5, r6, pc}
 800a1ea:	466a      	mov	r2, sp
 800a1ec:	f000 f848 	bl	800a280 <_fstat_r>
 800a1f0:	2800      	cmp	r0, #0
 800a1f2:	dbec      	blt.n	800a1ce <__swhatbuf_r+0x12>
 800a1f4:	9901      	ldr	r1, [sp, #4]
 800a1f6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a1fa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a1fe:	4259      	negs	r1, r3
 800a200:	4159      	adcs	r1, r3
 800a202:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a206:	e7eb      	b.n	800a1e0 <__swhatbuf_r+0x24>

0800a208 <__smakebuf_r>:
 800a208:	898b      	ldrh	r3, [r1, #12]
 800a20a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a20c:	079d      	lsls	r5, r3, #30
 800a20e:	4606      	mov	r6, r0
 800a210:	460c      	mov	r4, r1
 800a212:	d507      	bpl.n	800a224 <__smakebuf_r+0x1c>
 800a214:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a218:	6023      	str	r3, [r4, #0]
 800a21a:	6123      	str	r3, [r4, #16]
 800a21c:	2301      	movs	r3, #1
 800a21e:	6163      	str	r3, [r4, #20]
 800a220:	b003      	add	sp, #12
 800a222:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a224:	ab01      	add	r3, sp, #4
 800a226:	466a      	mov	r2, sp
 800a228:	f7ff ffc8 	bl	800a1bc <__swhatbuf_r>
 800a22c:	9f00      	ldr	r7, [sp, #0]
 800a22e:	4605      	mov	r5, r0
 800a230:	4639      	mov	r1, r7
 800a232:	4630      	mov	r0, r6
 800a234:	f7fd fbb8 	bl	80079a8 <_malloc_r>
 800a238:	b948      	cbnz	r0, 800a24e <__smakebuf_r+0x46>
 800a23a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a23e:	059a      	lsls	r2, r3, #22
 800a240:	d4ee      	bmi.n	800a220 <__smakebuf_r+0x18>
 800a242:	f023 0303 	bic.w	r3, r3, #3
 800a246:	f043 0302 	orr.w	r3, r3, #2
 800a24a:	81a3      	strh	r3, [r4, #12]
 800a24c:	e7e2      	b.n	800a214 <__smakebuf_r+0xc>
 800a24e:	89a3      	ldrh	r3, [r4, #12]
 800a250:	6020      	str	r0, [r4, #0]
 800a252:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a256:	81a3      	strh	r3, [r4, #12]
 800a258:	9b01      	ldr	r3, [sp, #4]
 800a25a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a25e:	b15b      	cbz	r3, 800a278 <__smakebuf_r+0x70>
 800a260:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a264:	4630      	mov	r0, r6
 800a266:	f000 f81d 	bl	800a2a4 <_isatty_r>
 800a26a:	b128      	cbz	r0, 800a278 <__smakebuf_r+0x70>
 800a26c:	89a3      	ldrh	r3, [r4, #12]
 800a26e:	f023 0303 	bic.w	r3, r3, #3
 800a272:	f043 0301 	orr.w	r3, r3, #1
 800a276:	81a3      	strh	r3, [r4, #12]
 800a278:	89a3      	ldrh	r3, [r4, #12]
 800a27a:	431d      	orrs	r5, r3
 800a27c:	81a5      	strh	r5, [r4, #12]
 800a27e:	e7cf      	b.n	800a220 <__smakebuf_r+0x18>

0800a280 <_fstat_r>:
 800a280:	b538      	push	{r3, r4, r5, lr}
 800a282:	4d07      	ldr	r5, [pc, #28]	@ (800a2a0 <_fstat_r+0x20>)
 800a284:	2300      	movs	r3, #0
 800a286:	4604      	mov	r4, r0
 800a288:	4608      	mov	r0, r1
 800a28a:	4611      	mov	r1, r2
 800a28c:	602b      	str	r3, [r5, #0]
 800a28e:	f7f8 f92d 	bl	80024ec <_fstat>
 800a292:	1c43      	adds	r3, r0, #1
 800a294:	d102      	bne.n	800a29c <_fstat_r+0x1c>
 800a296:	682b      	ldr	r3, [r5, #0]
 800a298:	b103      	cbz	r3, 800a29c <_fstat_r+0x1c>
 800a29a:	6023      	str	r3, [r4, #0]
 800a29c:	bd38      	pop	{r3, r4, r5, pc}
 800a29e:	bf00      	nop
 800a2a0:	20000540 	.word	0x20000540

0800a2a4 <_isatty_r>:
 800a2a4:	b538      	push	{r3, r4, r5, lr}
 800a2a6:	4d06      	ldr	r5, [pc, #24]	@ (800a2c0 <_isatty_r+0x1c>)
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	4604      	mov	r4, r0
 800a2ac:	4608      	mov	r0, r1
 800a2ae:	602b      	str	r3, [r5, #0]
 800a2b0:	f7f8 f92c 	bl	800250c <_isatty>
 800a2b4:	1c43      	adds	r3, r0, #1
 800a2b6:	d102      	bne.n	800a2be <_isatty_r+0x1a>
 800a2b8:	682b      	ldr	r3, [r5, #0]
 800a2ba:	b103      	cbz	r3, 800a2be <_isatty_r+0x1a>
 800a2bc:	6023      	str	r3, [r4, #0]
 800a2be:	bd38      	pop	{r3, r4, r5, pc}
 800a2c0:	20000540 	.word	0x20000540

0800a2c4 <sqrt>:
 800a2c4:	b538      	push	{r3, r4, r5, lr}
 800a2c6:	ed2d 8b02 	vpush	{d8}
 800a2ca:	ec55 4b10 	vmov	r4, r5, d0
 800a2ce:	f000 f825 	bl	800a31c <__ieee754_sqrt>
 800a2d2:	4622      	mov	r2, r4
 800a2d4:	462b      	mov	r3, r5
 800a2d6:	4620      	mov	r0, r4
 800a2d8:	4629      	mov	r1, r5
 800a2da:	eeb0 8a40 	vmov.f32	s16, s0
 800a2de:	eef0 8a60 	vmov.f32	s17, s1
 800a2e2:	f7f6 fc23 	bl	8000b2c <__aeabi_dcmpun>
 800a2e6:	b990      	cbnz	r0, 800a30e <sqrt+0x4a>
 800a2e8:	2200      	movs	r2, #0
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	4620      	mov	r0, r4
 800a2ee:	4629      	mov	r1, r5
 800a2f0:	f7f6 fbf4 	bl	8000adc <__aeabi_dcmplt>
 800a2f4:	b158      	cbz	r0, 800a30e <sqrt+0x4a>
 800a2f6:	f7fc fc61 	bl	8006bbc <__errno>
 800a2fa:	2321      	movs	r3, #33	@ 0x21
 800a2fc:	6003      	str	r3, [r0, #0]
 800a2fe:	2200      	movs	r2, #0
 800a300:	2300      	movs	r3, #0
 800a302:	4610      	mov	r0, r2
 800a304:	4619      	mov	r1, r3
 800a306:	f7f6 faa1 	bl	800084c <__aeabi_ddiv>
 800a30a:	ec41 0b18 	vmov	d8, r0, r1
 800a30e:	eeb0 0a48 	vmov.f32	s0, s16
 800a312:	eef0 0a68 	vmov.f32	s1, s17
 800a316:	ecbd 8b02 	vpop	{d8}
 800a31a:	bd38      	pop	{r3, r4, r5, pc}

0800a31c <__ieee754_sqrt>:
 800a31c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a320:	4a68      	ldr	r2, [pc, #416]	@ (800a4c4 <__ieee754_sqrt+0x1a8>)
 800a322:	ec55 4b10 	vmov	r4, r5, d0
 800a326:	43aa      	bics	r2, r5
 800a328:	462b      	mov	r3, r5
 800a32a:	4621      	mov	r1, r4
 800a32c:	d110      	bne.n	800a350 <__ieee754_sqrt+0x34>
 800a32e:	4622      	mov	r2, r4
 800a330:	4620      	mov	r0, r4
 800a332:	4629      	mov	r1, r5
 800a334:	f7f6 f960 	bl	80005f8 <__aeabi_dmul>
 800a338:	4602      	mov	r2, r0
 800a33a:	460b      	mov	r3, r1
 800a33c:	4620      	mov	r0, r4
 800a33e:	4629      	mov	r1, r5
 800a340:	f7f5 ffa4 	bl	800028c <__adddf3>
 800a344:	4604      	mov	r4, r0
 800a346:	460d      	mov	r5, r1
 800a348:	ec45 4b10 	vmov	d0, r4, r5
 800a34c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a350:	2d00      	cmp	r5, #0
 800a352:	dc0e      	bgt.n	800a372 <__ieee754_sqrt+0x56>
 800a354:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800a358:	4322      	orrs	r2, r4
 800a35a:	d0f5      	beq.n	800a348 <__ieee754_sqrt+0x2c>
 800a35c:	b19d      	cbz	r5, 800a386 <__ieee754_sqrt+0x6a>
 800a35e:	4622      	mov	r2, r4
 800a360:	4620      	mov	r0, r4
 800a362:	4629      	mov	r1, r5
 800a364:	f7f5 ff90 	bl	8000288 <__aeabi_dsub>
 800a368:	4602      	mov	r2, r0
 800a36a:	460b      	mov	r3, r1
 800a36c:	f7f6 fa6e 	bl	800084c <__aeabi_ddiv>
 800a370:	e7e8      	b.n	800a344 <__ieee754_sqrt+0x28>
 800a372:	152a      	asrs	r2, r5, #20
 800a374:	d115      	bne.n	800a3a2 <__ieee754_sqrt+0x86>
 800a376:	2000      	movs	r0, #0
 800a378:	e009      	b.n	800a38e <__ieee754_sqrt+0x72>
 800a37a:	0acb      	lsrs	r3, r1, #11
 800a37c:	3a15      	subs	r2, #21
 800a37e:	0549      	lsls	r1, r1, #21
 800a380:	2b00      	cmp	r3, #0
 800a382:	d0fa      	beq.n	800a37a <__ieee754_sqrt+0x5e>
 800a384:	e7f7      	b.n	800a376 <__ieee754_sqrt+0x5a>
 800a386:	462a      	mov	r2, r5
 800a388:	e7fa      	b.n	800a380 <__ieee754_sqrt+0x64>
 800a38a:	005b      	lsls	r3, r3, #1
 800a38c:	3001      	adds	r0, #1
 800a38e:	02dc      	lsls	r4, r3, #11
 800a390:	d5fb      	bpl.n	800a38a <__ieee754_sqrt+0x6e>
 800a392:	1e44      	subs	r4, r0, #1
 800a394:	1b12      	subs	r2, r2, r4
 800a396:	f1c0 0420 	rsb	r4, r0, #32
 800a39a:	fa21 f404 	lsr.w	r4, r1, r4
 800a39e:	4323      	orrs	r3, r4
 800a3a0:	4081      	lsls	r1, r0
 800a3a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a3a6:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800a3aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a3ae:	07d2      	lsls	r2, r2, #31
 800a3b0:	bf5c      	itt	pl
 800a3b2:	005b      	lslpl	r3, r3, #1
 800a3b4:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800a3b8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a3bc:	bf58      	it	pl
 800a3be:	0049      	lslpl	r1, r1, #1
 800a3c0:	2600      	movs	r6, #0
 800a3c2:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800a3c6:	106d      	asrs	r5, r5, #1
 800a3c8:	0049      	lsls	r1, r1, #1
 800a3ca:	2016      	movs	r0, #22
 800a3cc:	4632      	mov	r2, r6
 800a3ce:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800a3d2:	1917      	adds	r7, r2, r4
 800a3d4:	429f      	cmp	r7, r3
 800a3d6:	bfde      	ittt	le
 800a3d8:	193a      	addle	r2, r7, r4
 800a3da:	1bdb      	suble	r3, r3, r7
 800a3dc:	1936      	addle	r6, r6, r4
 800a3de:	0fcf      	lsrs	r7, r1, #31
 800a3e0:	3801      	subs	r0, #1
 800a3e2:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800a3e6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a3ea:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800a3ee:	d1f0      	bne.n	800a3d2 <__ieee754_sqrt+0xb6>
 800a3f0:	4604      	mov	r4, r0
 800a3f2:	2720      	movs	r7, #32
 800a3f4:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800a3f8:	429a      	cmp	r2, r3
 800a3fa:	eb00 0e0c 	add.w	lr, r0, ip
 800a3fe:	db02      	blt.n	800a406 <__ieee754_sqrt+0xea>
 800a400:	d113      	bne.n	800a42a <__ieee754_sqrt+0x10e>
 800a402:	458e      	cmp	lr, r1
 800a404:	d811      	bhi.n	800a42a <__ieee754_sqrt+0x10e>
 800a406:	f1be 0f00 	cmp.w	lr, #0
 800a40a:	eb0e 000c 	add.w	r0, lr, ip
 800a40e:	da42      	bge.n	800a496 <__ieee754_sqrt+0x17a>
 800a410:	2800      	cmp	r0, #0
 800a412:	db40      	blt.n	800a496 <__ieee754_sqrt+0x17a>
 800a414:	f102 0801 	add.w	r8, r2, #1
 800a418:	1a9b      	subs	r3, r3, r2
 800a41a:	458e      	cmp	lr, r1
 800a41c:	bf88      	it	hi
 800a41e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800a422:	eba1 010e 	sub.w	r1, r1, lr
 800a426:	4464      	add	r4, ip
 800a428:	4642      	mov	r2, r8
 800a42a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800a42e:	3f01      	subs	r7, #1
 800a430:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800a434:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a438:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800a43c:	d1dc      	bne.n	800a3f8 <__ieee754_sqrt+0xdc>
 800a43e:	4319      	orrs	r1, r3
 800a440:	d01b      	beq.n	800a47a <__ieee754_sqrt+0x15e>
 800a442:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800a4c8 <__ieee754_sqrt+0x1ac>
 800a446:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800a4cc <__ieee754_sqrt+0x1b0>
 800a44a:	e9da 0100 	ldrd	r0, r1, [sl]
 800a44e:	e9db 2300 	ldrd	r2, r3, [fp]
 800a452:	f7f5 ff19 	bl	8000288 <__aeabi_dsub>
 800a456:	e9da 8900 	ldrd	r8, r9, [sl]
 800a45a:	4602      	mov	r2, r0
 800a45c:	460b      	mov	r3, r1
 800a45e:	4640      	mov	r0, r8
 800a460:	4649      	mov	r1, r9
 800a462:	f7f6 fb45 	bl	8000af0 <__aeabi_dcmple>
 800a466:	b140      	cbz	r0, 800a47a <__ieee754_sqrt+0x15e>
 800a468:	f1b4 3fff 	cmp.w	r4, #4294967295
 800a46c:	e9da 0100 	ldrd	r0, r1, [sl]
 800a470:	e9db 2300 	ldrd	r2, r3, [fp]
 800a474:	d111      	bne.n	800a49a <__ieee754_sqrt+0x17e>
 800a476:	3601      	adds	r6, #1
 800a478:	463c      	mov	r4, r7
 800a47a:	1072      	asrs	r2, r6, #1
 800a47c:	0863      	lsrs	r3, r4, #1
 800a47e:	07f1      	lsls	r1, r6, #31
 800a480:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800a484:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800a488:	bf48      	it	mi
 800a48a:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800a48e:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800a492:	4618      	mov	r0, r3
 800a494:	e756      	b.n	800a344 <__ieee754_sqrt+0x28>
 800a496:	4690      	mov	r8, r2
 800a498:	e7be      	b.n	800a418 <__ieee754_sqrt+0xfc>
 800a49a:	f7f5 fef7 	bl	800028c <__adddf3>
 800a49e:	e9da 8900 	ldrd	r8, r9, [sl]
 800a4a2:	4602      	mov	r2, r0
 800a4a4:	460b      	mov	r3, r1
 800a4a6:	4640      	mov	r0, r8
 800a4a8:	4649      	mov	r1, r9
 800a4aa:	f7f6 fb17 	bl	8000adc <__aeabi_dcmplt>
 800a4ae:	b120      	cbz	r0, 800a4ba <__ieee754_sqrt+0x19e>
 800a4b0:	1ca0      	adds	r0, r4, #2
 800a4b2:	bf08      	it	eq
 800a4b4:	3601      	addeq	r6, #1
 800a4b6:	3402      	adds	r4, #2
 800a4b8:	e7df      	b.n	800a47a <__ieee754_sqrt+0x15e>
 800a4ba:	1c63      	adds	r3, r4, #1
 800a4bc:	f023 0401 	bic.w	r4, r3, #1
 800a4c0:	e7db      	b.n	800a47a <__ieee754_sqrt+0x15e>
 800a4c2:	bf00      	nop
 800a4c4:	7ff00000 	.word	0x7ff00000
 800a4c8:	200001e0 	.word	0x200001e0
 800a4cc:	200001d8 	.word	0x200001d8

0800a4d0 <_init>:
 800a4d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4d2:	bf00      	nop
 800a4d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4d6:	bc08      	pop	{r3}
 800a4d8:	469e      	mov	lr, r3
 800a4da:	4770      	bx	lr

0800a4dc <_fini>:
 800a4dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4de:	bf00      	nop
 800a4e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4e2:	bc08      	pop	{r3}
 800a4e4:	469e      	mov	lr, r3
 800a4e6:	4770      	bx	lr
