vendor_name = ModelSim
source_file = 1, C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/RAM.vhd
source_file = 1, C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/buff.vhd
source_file = 1, C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/progcount.vhd
source_file = 1, C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/Zreg.vhd
source_file = 1, C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/top_model.vhd
source_file = 1, C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/three_bit_decoder.vhd
source_file = 1, C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/tempreg.vhd
source_file = 1, C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/seg.vhd
source_file = 1, C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/Rreg.vhd
source_file = 1, C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/rom.vhd
source_file = 1, C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/one_bit_decoder.vhd
source_file = 1, C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/microsequencer.vhd
source_file = 1, C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/instreg.vhd
source_file = 1, C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/four_bit_decoder.vhd
source_file = 1, C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/decoder.vhd
source_file = 1, C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/counter.vhd
source_file = 1, C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/addreg.vhd
source_file = 1, C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/8BitDataReg.vhd
source_file = 1, C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd
source_file = 1, C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd
source_file = 1, C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/db/cu_reg.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = cu_reg
instance = comp, \clk~input\, clk~input, cu_reg, 1
