Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/shifter_unit_28.v" into library work
Parsing module <shifter_unit_28>.
Analyzing Verilog file "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/compare_unit_27.v" into library work
Parsing module <compare_unit_27>.
Analyzing Verilog file "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/boolean_unit_30.v" into library work
Parsing module <boolean_unit_30>.
Analyzing Verilog file "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/adder_unit_29.v" into library work
Parsing module <adder_unit_29>.
Analyzing Verilog file "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/register_8.v" into library work
Parsing module <register_8>.
Analyzing Verilog file "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/register_21.v" into library work
Parsing module <register_21>.
Analyzing Verilog file "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/register_19.v" into library work
Parsing module <register_19>.
Analyzing Verilog file "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/register_17.v" into library work
Parsing module <register_17>.
Analyzing Verilog file "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/pipeline_7.v" into library work
Parsing module <pipeline_7>.
Analyzing Verilog file "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/multiplexer_23.v" into library work
Parsing module <multiplexer_23>.
Analyzing Verilog file "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/digit_lut_lsb_26.v" into library work
Parsing module <digit_lut_lsb_26>.
Analyzing Verilog file "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/digit_lut_25.v" into library work
Parsing module <digit_lut_25>.
Analyzing Verilog file "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/alu16_unit_24.v" into library work
Parsing module <alu16_unit_24>.
Analyzing Verilog file "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/seven_seg_score_6.v" into library work
Parsing module <seven_seg_score_6>.
Analyzing Verilog file "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/seven_seg_lives_5.v" into library work
Parsing module <seven_seg_lives_5>.
Analyzing Verilog file "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/missile_fsm_4.v" into library work
Parsing module <missile_fsm_4>.
Analyzing Verilog file "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/edge_detector_3.v" into library work
Parsing module <edge_detector_3>.
Analyzing Verilog file "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/button_conditioner_2.v" into library work
Parsing module <button_conditioner_2>.
Analyzing Verilog file "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <button_conditioner_2>.

Elaborating module <pipeline_7>.

Elaborating module <edge_detector_3>.

Elaborating module <missile_fsm_4>.

Elaborating module <register_8>.

Elaborating module <register_17>.

Elaborating module <register_19>.

Elaborating module <register_21>.

Elaborating module <multiplexer_23>.

Elaborating module <alu16_unit_24>.

Elaborating module <compare_unit_27>.

Elaborating module <shifter_unit_28>.

Elaborating module <adder_unit_29>.

Elaborating module <boolean_unit_30>.
WARNING:HDLCompiler:413 - "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/missile_fsm_4.v" Line 271: Result of 8-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/missile_fsm_4.v" Line 276: Result of 9-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/missile_fsm_4.v" Line 333: Result of 16-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/missile_fsm_4.v" Line 340: Result of 16-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/missile_fsm_4.v" Line 346: Result of 16-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/missile_fsm_4.v" Line 389: Result of 16-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/missile_fsm_4.v" Line 396: Result of 16-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/missile_fsm_4.v" Line 406: Result of 16-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/missile_fsm_4.v" Line 413: Result of 16-bit expression is truncated to fit in 7-bit target.

Elaborating module <seven_seg_lives_5>.

Elaborating module <digit_lut_25>.

Elaborating module <seven_seg_score_6>.

Elaborating module <digit_lut_lsb_26>.
WARNING:HDLCompiler:413 - "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/seven_seg_score_6.v" Line 28: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/seven_seg_score_6.v" Line 32: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/seven_seg_score_6.v" Line 36: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/seven_seg_score_6.v" Line 40: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/seven_seg_score_6.v" Line 44: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/seven_seg_score_6.v" Line 48: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/seven_seg_score_6.v" Line 52: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/seven_seg_score_6.v" Line 56: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/seven_seg_score_6.v" Line 60: Result of 8-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/mojo_top_0.v".
    Summary:
	no macro.
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <button_conditioner_2>.
    Related source file is "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/button_conditioner_2.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_3_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_2> synthesized.

Synthesizing Unit <pipeline_7>.
    Related source file is "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/pipeline_7.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_7> synthesized.

Synthesizing Unit <edge_detector_3>.
    Related source file is "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/edge_detector_3.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_3> synthesized.

Synthesizing Unit <missile_fsm_4>.
    Related source file is "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/missile_fsm_4.v".
    Found 23-bit register for signal <M_counter_two_q>.
    Found 22-bit register for signal <M_counter_three_q>.
    Found 21-bit register for signal <M_counter_four_q>.
    Found 21-bit register for signal <M_counter_shoot_q>.
    Found 2-bit register for signal <M_main_controller_q>.
    Found 1-bit register for signal <M_missile_controller_q>.
    Found 4-bit register for signal <M_missile_shoots_q>.
    Found 1-bit register for signal <M_asteroid_q>.
    Found 24-bit register for signal <M_counter_one_q>.
    Found finite state machine <FSM_0> for signal <M_main_controller_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 14                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <M_missile_shoots_q>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 37                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit adder for signal <M_counter_one_q[23]_GND_6_o_add_40_OUT> created at line 419.
    Found 23-bit adder for signal <M_counter_two_q[22]_GND_6_o_add_41_OUT> created at line 420.
    Found 22-bit adder for signal <M_counter_three_q[21]_GND_6_o_add_42_OUT> created at line 421.
    Found 21-bit adder for signal <M_counter_four_q[20]_GND_6_o_add_43_OUT> created at line 422.
    Found 1-bit adder for signal <M_sema_one_out[0]_PWR_6_o_add_53_OUT<0>> created at line 439.
    Found 1-bit adder for signal <M_sema_out[0]_PWR_6_o_add_55_OUT<0>> created at line 494.
    Found 21-bit adder for signal <M_counter_shoot_q[20]_GND_6_o_add_162_OUT> created at line 606.
    Found 128x9-bit Read Only RAM for signal <_n0633>
    Found 64x7-bit Read Only RAM for signal <_n0640>
    Found 7-bit 4-to-1 multiplexer for signal <fourth> created at line 302.
    Found 1-bit 4-to-1 multiplexer for signal <M_sema_en> created at line 302.
    Found 1-bit 4-to-1 multiplexer for signal <M_asteroid_position_en> created at line 302.
    Found 7-bit 3-to-1 multiplexer for signal <M_asteroid_position_data> created at line 302.
    Found 1-bit 4-to-1 multiplexer for signal <M_missile_en> created at line 302.
    Summary:
	inferred   2 RAM(s).
	inferred   7 Adder/Subtractor(s).
	inferred 113 D-type flip-flop(s).
	inferred 104 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <missile_fsm_4> synthesized.

Synthesizing Unit <register_8>.
    Related source file is "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/register_8.v".
    Found 7-bit register for signal <M_regs_q>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <register_8> synthesized.

Synthesizing Unit <register_17>.
    Related source file is "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/register_17.v".
    Found 1-bit register for signal <M_regs_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <register_17> synthesized.

Synthesizing Unit <register_19>.
    Related source file is "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/register_19.v".
    Found 8-bit register for signal <M_regs_q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <register_19> synthesized.

Synthesizing Unit <register_21>.
    Related source file is "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/register_21.v".
    Found 9-bit register for signal <M_regs_q>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <register_21> synthesized.

Synthesizing Unit <multiplexer_23>.
    Related source file is "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/multiplexer_23.v".
    Found 25-bit 4-to-1 multiplexer for signal <counter> created at line 20.
    Summary:
	inferred   1 Multiplexer(s).
Unit <multiplexer_23> synthesized.

Synthesizing Unit <alu16_unit_24>.
    Related source file is "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/alu16_unit_24.v".
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 83.
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu16_unit_24> synthesized.

Synthesizing Unit <compare_unit_27>.
    Related source file is "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/compare_unit_27.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 19.
    Summary:
	inferred   1 Multiplexer(s).
Unit <compare_unit_27> synthesized.

Synthesizing Unit <shifter_unit_28>.
    Related source file is "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/shifter_unit_28.v".
WARNING:Xst:647 - Input <b<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <a[15]_b[3]_shift_left_0_OUT> created at line 20
    Found 16-bit shifter logical right for signal <a[15]_b[3]_shift_right_1_OUT> created at line 23
    Found 16-bit shifter arithmetic right for signal <a[15]_b[3]_shift_right_2_OUT> created at line 26
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifter_unit_28> synthesized.

Synthesizing Unit <adder_unit_29>.
    Related source file is "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/adder_unit_29.v".
WARNING:Xst:647 - Input <alufn<5:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_2_OUT> created at line 26.
    Found 16-bit adder for signal <a[15]_b[15]_add_2_OUT> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <adder_unit_29> synthesized.

Synthesizing Unit <boolean_unit_30>.
    Related source file is "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/boolean_unit_30.v".
WARNING:Xst:647 - Input <alufn<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 16-to-1 multiplexer for signal <out> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
Unit <boolean_unit_30> synthesized.

Synthesizing Unit <seven_seg_lives_5>.
    Related source file is "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/seven_seg_lives_5.v".
    Summary:
	no macro.
Unit <seven_seg_lives_5> synthesized.

Synthesizing Unit <digit_lut_25>.
    Related source file is "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/digit_lut_25.v".
    Found 8x7-bit Read Only RAM for signal <out>
    Summary:
	inferred   1 RAM(s).
Unit <digit_lut_25> synthesized.

Synthesizing Unit <seven_seg_score_6>.
    Related source file is "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/seven_seg_score_6.v".
    Found 4-bit subtractor for signal <score[7]_GND_19_o_sub_3_OUT<3:0>> created at line 32.
    Found 4-bit subtractor for signal <score[7]_GND_19_o_sub_5_OUT<3:0>> created at line 36.
    Found 4-bit subtractor for signal <score[7]_GND_19_o_sub_7_OUT<3:0>> created at line 40.
    Found 4-bit subtractor for signal <score[7]_GND_19_o_sub_9_OUT<3:0>> created at line 44.
    Found 4-bit subtractor for signal <score[7]_GND_19_o_sub_11_OUT<3:0>> created at line 48.
    Found 4-bit subtractor for signal <score[7]_GND_19_o_sub_13_OUT<3:0>> created at line 52.
    Found 4-bit subtractor for signal <score[7]_GND_19_o_sub_15_OUT<3:0>> created at line 56.
    Found 8-bit comparator greater for signal <score[7]_GND_19_o_LessThan_1_o> created at line 26
    Found 8-bit comparator greater for signal <score[7]_GND_19_o_LessThan_2_o> created at line 30
    Found 8-bit comparator greater for signal <score[7]_GND_19_o_LessThan_4_o> created at line 34
    Found 8-bit comparator greater for signal <score[7]_GND_19_o_LessThan_6_o> created at line 38
    Found 8-bit comparator greater for signal <score[7]_GND_19_o_LessThan_8_o> created at line 42
    Found 8-bit comparator greater for signal <score[7]_GND_19_o_LessThan_10_o> created at line 46
    Found 8-bit comparator greater for signal <score[7]_GND_19_o_LessThan_12_o> created at line 50
    Found 8-bit comparator greater for signal <score[7]_GND_19_o_LessThan_14_o> created at line 54
    Found 8-bit comparator greater for signal <score[7]_GND_19_o_LessThan_16_o> created at line 58
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  24 Multiplexer(s).
Unit <seven_seg_score_6> synthesized.

Synthesizing Unit <digit_lut_lsb_26>.
    Related source file is "C:/Users/aidenchia/Documents/mojo/FUCKTHIS/work/planAhead/DesetroyTheReactorCoreBase/DesetroyTheReactorCoreBase.srcs/sources_1/imports/verilog/digit_lut_lsb_26.v".
    Found 16x7-bit Read Only RAM for signal <out>
    Summary:
	inferred   1 RAM(s).
Unit <digit_lut_lsb_26> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 128x9-bit single-port Read Only RAM                   : 1
 16x7-bit single-port Read Only RAM                    : 1
 64x7-bit single-port Read Only RAM                    : 1
 8x7-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 10
 1-bit adder                                           : 2
 16-bit addsub                                         : 1
 20-bit adder                                          : 1
 21-bit adder                                          : 2
 22-bit adder                                          : 1
 23-bit adder                                          : 1
 24-bit adder                                          : 1
 4-bit subtractor                                      : 1
# Registers                                            : 26
 1-bit register                                        : 5
 2-bit register                                        : 1
 20-bit register                                       : 1
 21-bit register                                       : 2
 22-bit register                                       : 1
 23-bit register                                       : 1
 24-bit register                                       : 1
 4-bit register                                        : 1
 7-bit register                                        : 10
 8-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 9
 8-bit comparator greater                              : 9
# Multiplexers                                         : 134
 1-bit 2-to-1 multiplexer                              : 62
 1-bit 4-to-1 multiplexer                              : 3
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 4
 16-bit 4-to-1 multiplexer                             : 3
 25-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 16
 6-bit 2-to-1 multiplexer                              : 3
 7-bit 2-to-1 multiplexer                              : 31
 7-bit 3-to-1 multiplexer                              : 1
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 7
 9-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# FSMs                                                 : 2
# Xors                                                 : 2
 16-bit xor2                                           : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <button_conditioner_2>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_2> synthesized (advanced).

Synthesizing (advanced) Unit <digit_lut_25>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <in>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
Unit <digit_lut_25> synthesized (advanced).

Synthesizing (advanced) Unit <digit_lut_lsb_26>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <in>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
Unit <digit_lut_lsb_26> synthesized (advanced).

Synthesizing (advanced) Unit <missile_fsm_4>.
The following registers are absorbed into counter <M_counter_two_q>: 1 register on signal <M_counter_two_q>.
The following registers are absorbed into counter <M_counter_three_q>: 1 register on signal <M_counter_three_q>.
The following registers are absorbed into counter <M_counter_four_q>: 1 register on signal <M_counter_four_q>.
The following registers are absorbed into counter <M_counter_shoot_q>: 1 register on signal <M_counter_shoot_q>.
The following registers are absorbed into counter <M_counter_one_q>: 1 register on signal <M_counter_one_q>.
The following registers are absorbed into counter <sema/M_regs_q_0>: 1 register on signal <sema/M_regs_q_0>.
The following registers are absorbed into counter <sema_one/M_regs_q_0>: 1 register on signal <sema_one/M_regs_q_0>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0633> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 9-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_score_counter_out<6:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0640> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_score_counter_out<5:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <missile_fsm_4> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 128x9-bit single-port distributed Read Only RAM       : 1
 16x7-bit single-port distributed Read Only RAM        : 1
 64x7-bit single-port distributed Read Only RAM        : 1
 8x7-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 16-bit addsub                                         : 1
 4-bit subtractor                                      : 1
# Counters                                             : 8
 1-bit up counter                                      : 2
 20-bit up counter                                     : 1
 21-bit up counter                                     : 2
 22-bit up counter                                     : 1
 23-bit up counter                                     : 1
 24-bit up counter                                     : 1
# Registers                                            : 104
 Flip-Flops                                            : 104
# Comparators                                          : 9
 8-bit comparator greater                              : 9
# Multiplexers                                         : 132
 1-bit 2-to-1 multiplexer                              : 60
 1-bit 4-to-1 multiplexer                              : 3
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 4
 16-bit 4-to-1 multiplexer                             : 3
 25-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 16
 6-bit 2-to-1 multiplexer                              : 3
 7-bit 2-to-1 multiplexer                              : 31
 7-bit 3-to-1 multiplexer                              : 1
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 7
 9-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# FSMs                                                 : 2
# Xors                                                 : 2
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <missile_fsm/FSM_1> on signal <M_missile_shoots_q[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <missile_fsm/FSM_0> on signal <M_main_controller_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
WARNING:Xst:1293 - FF/Latch <goal/M_regs_q_6> has a constant value of 0 in block <missile_fsm_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <goal/M_regs_q_5> has a constant value of 0 in block <missile_fsm_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <goal/M_regs_q_1> has a constant value of 0 in block <missile_fsm_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <goal/M_regs_q_0> has a constant value of 0 in block <missile_fsm_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2973 - All outputs of instance <alu16/boolean> of block <boolean_unit_30> are unconnected in block <missile_fsm_4>. Underlying logic will be removed.

Optimizing unit <register_19> ...

Optimizing unit <register_21> ...

Optimizing unit <mojo_top_0> ...

Optimizing unit <missile_fsm_4> ...

Optimizing unit <adder_unit_29> ...

Optimizing unit <seven_seg_score_6> ...
WARNING:Xst:2677 - Node <missile_fsm/level/M_regs_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <missile_fsm/level/M_regs_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <missile_fsm/level/M_regs_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <missile_fsm/level/M_regs_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <missile_fsm/level/M_regs_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <missile_fsm/level/M_regs_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <missile_fsm/level/M_regs_q_2> of sequential type is unconnected in block <mojo_top_0>.
INFO:Xst:2261 - The FF/Latch <missile_fsm/M_counter_one_q_10> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <missile_fsm/M_counter_four_q_10> <missile_fsm/M_counter_three_q_10> <missile_fsm/M_counter_two_q_10> 
INFO:Xst:2261 - The FF/Latch <missile_fsm/M_counter_one_q_11> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <missile_fsm/M_counter_four_q_11> <missile_fsm/M_counter_three_q_11> <missile_fsm/M_counter_two_q_11> 
INFO:Xst:2261 - The FF/Latch <missile_fsm/M_counter_one_q_12> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <missile_fsm/M_counter_four_q_12> <missile_fsm/M_counter_three_q_12> <missile_fsm/M_counter_two_q_12> 
INFO:Xst:2261 - The FF/Latch <missile_fsm/M_counter_one_q_13> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <missile_fsm/M_counter_four_q_13> <missile_fsm/M_counter_three_q_13> <missile_fsm/M_counter_two_q_13> 
INFO:Xst:2261 - The FF/Latch <missile_fsm/M_counter_one_q_14> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <missile_fsm/M_counter_four_q_14> <missile_fsm/M_counter_three_q_14> <missile_fsm/M_counter_two_q_14> 
INFO:Xst:2261 - The FF/Latch <missile_fsm/M_counter_one_q_20> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <missile_fsm/M_counter_four_q_20> <missile_fsm/M_counter_three_q_20> <missile_fsm/M_counter_two_q_20> 
INFO:Xst:2261 - The FF/Latch <missile_fsm/M_counter_one_q_15> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <missile_fsm/M_counter_four_q_15> <missile_fsm/M_counter_three_q_15> <missile_fsm/M_counter_two_q_15> 
INFO:Xst:2261 - The FF/Latch <missile_fsm/M_counter_one_q_16> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <missile_fsm/M_counter_four_q_16> <missile_fsm/M_counter_three_q_16> <missile_fsm/M_counter_two_q_16> 
INFO:Xst:2261 - The FF/Latch <missile_fsm/M_counter_one_q_21> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <missile_fsm/M_counter_three_q_21> <missile_fsm/M_counter_two_q_21> 
INFO:Xst:2261 - The FF/Latch <missile_fsm/M_counter_one_q_17> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <missile_fsm/M_counter_four_q_17> <missile_fsm/M_counter_three_q_17> <missile_fsm/M_counter_two_q_17> 
INFO:Xst:2261 - The FF/Latch <missile_fsm/M_counter_one_q_22> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <missile_fsm/M_counter_two_q_22> 
INFO:Xst:2261 - The FF/Latch <missile_fsm/M_counter_one_q_18> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <missile_fsm/M_counter_four_q_18> <missile_fsm/M_counter_three_q_18> <missile_fsm/M_counter_two_q_18> 
INFO:Xst:2261 - The FF/Latch <missile_fsm/M_counter_one_q_19> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <missile_fsm/M_counter_four_q_19> <missile_fsm/M_counter_three_q_19> <missile_fsm/M_counter_two_q_19> 
INFO:Xst:2261 - The FF/Latch <missile_fsm/M_counter_one_q_0> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <missile_fsm/M_counter_four_q_0> <missile_fsm/M_counter_three_q_0> <missile_fsm/M_counter_two_q_0> 
INFO:Xst:2261 - The FF/Latch <missile_fsm/M_counter_one_q_1> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <missile_fsm/M_counter_four_q_1> <missile_fsm/M_counter_three_q_1> <missile_fsm/M_counter_two_q_1> 
INFO:Xst:2261 - The FF/Latch <missile_fsm/M_counter_one_q_2> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <missile_fsm/M_counter_four_q_2> <missile_fsm/M_counter_three_q_2> <missile_fsm/M_counter_two_q_2> 
INFO:Xst:2261 - The FF/Latch <missile_fsm/M_counter_one_q_3> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <missile_fsm/M_counter_four_q_3> <missile_fsm/M_counter_three_q_3> <missile_fsm/M_counter_two_q_3> 
INFO:Xst:2261 - The FF/Latch <missile_fsm/M_counter_one_q_4> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <missile_fsm/M_counter_four_q_4> <missile_fsm/M_counter_three_q_4> <missile_fsm/M_counter_two_q_4> 
INFO:Xst:2261 - The FF/Latch <missile_fsm/M_counter_one_q_5> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <missile_fsm/M_counter_four_q_5> <missile_fsm/M_counter_three_q_5> <missile_fsm/M_counter_two_q_5> 
INFO:Xst:2261 - The FF/Latch <missile_fsm/M_counter_one_q_6> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <missile_fsm/M_counter_four_q_6> <missile_fsm/M_counter_three_q_6> <missile_fsm/M_counter_two_q_6> 
INFO:Xst:2261 - The FF/Latch <missile_fsm/M_counter_one_q_7> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <missile_fsm/M_counter_four_q_7> <missile_fsm/M_counter_three_q_7> <missile_fsm/M_counter_two_q_7> 
INFO:Xst:2261 - The FF/Latch <missile_fsm/M_counter_one_q_8> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <missile_fsm/M_counter_four_q_8> <missile_fsm/M_counter_three_q_8> <missile_fsm/M_counter_two_q_8> 
INFO:Xst:2261 - The FF/Latch <missile_fsm/M_counter_one_q_9> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <missile_fsm/M_counter_four_q_9> <missile_fsm/M_counter_three_q_9> <missile_fsm/M_counter_two_q_9> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 7.

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <shoot_conditioner/sync/M_pipe_q_1>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 164
 Flip-Flops                                            : 164
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 511
#      GND                         : 5
#      INV                         : 5
#      LUT1                        : 62
#      LUT2                        : 10
#      LUT3                        : 64
#      LUT4                        : 49
#      LUT5                        : 37
#      LUT6                        : 132
#      MUXCY                       : 69
#      MUXF7                       : 2
#      VCC                         : 3
#      XORCY                       : 73
# FlipFlops/Latches                : 165
#      FD                          : 1
#      FDE                         : 1
#      FDR                         : 6
#      FDRE                        : 153
#      FDS                         : 4
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 90
#      IBUF                        : 2
#      OBUF                        : 88

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             165  out of  11440     1%  
 Number of Slice LUTs:                  360  out of   5720     6%  
    Number used as Logic:               359  out of   5720     6%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    462
   Number with an unused Flip Flop:     297  out of    462    64%  
   Number with an unused LUT:           102  out of    462    22%  
   Number of fully used LUT-FF pairs:    63  out of    462    13%  
   Number of unique control sets:        24

IO Utilization: 
 Number of IOs:                          91
 Number of bonded IOBs:                  91  out of    102    89%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 166   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.389ns (Maximum Frequency: 119.200MHz)
   Minimum input arrival time before clock: 3.526ns
   Maximum output required time after clock: 13.960ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.389ns (frequency: 119.200MHz)
  Total number of paths / destination ports: 58660 / 476
-------------------------------------------------------------------------
Delay:               8.389ns (Levels of Logic = 16)
  Source:            missile_fsm/M_counter_one_q_17 (FF)
  Destination:       missile_fsm/missile/M_regs_q_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: missile_fsm/M_counter_one_q_17 to missile_fsm/missile/M_regs_q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.525   1.296  M_counter_one_q_17 (M_counter_one_q_17)
     LUT6:I0->O            1   0.254   0.910  M_counter_counter[24]_GND_6_o_equal_30_o<24>8 (M_counter_counter[24]_GND_6_o_equal_30_o<24>7)
     LUT4:I1->O            2   0.235   1.002  M_counter_counter[24]_GND_6_o_equal_30_o<24>10 (M_counter_counter[24]_GND_6_o_equal_30_o<24>9)
     LUT6:I2->O            2   0.254   0.726  M_counter_counter[24]_GND_6_o_equal_30_o<24>16_1 (M_counter_counter[24]_GND_6_o_equal_30_o<24>16)
     LUT6:I5->O            8   0.254   1.052  Mmux_M_alu16_a131 (Mmux_M_alu16_a13)
     begin scope: 'missile_fsm/alu16:Mmux_M_alu16_a13'
     begin scope: 'missile_fsm/alu16/adder:Mmux_M_alu16_a13'
     LUT6:I4->O            1   0.250   0.000  Maddsub_sum_lut<0> (Maddsub_sum_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Maddsub_sum_cy<0> (Maddsub_sum_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_sum_cy<1> (Maddsub_sum_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_sum_cy<2> (Maddsub_sum_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_sum_cy<3> (Maddsub_sum_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_sum_cy<4> (Maddsub_sum_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_sum_cy<5> (Maddsub_sum_cy<5>)
     XORCY:CI->O           3   0.206   0.766  Maddsub_sum_xor<6> (out<6>)
     end scope: 'missile_fsm/alu16/adder:out<6>'
     end scope: 'missile_fsm/alu16:M_adder_out<6>'
     LUT5:I4->O            1   0.254   0.000  _n1308<6>1 (M_lives_data<6>)
     begin scope: 'missile_fsm/lives:data<6>'
     FDRE:D                    0.074          M_regs_q_6
    ----------------------------------------
    Total                      8.389ns (2.637ns logic, 5.752ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.526ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       reset_cond/M_stage_q_3 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to reset_cond/M_stage_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O              4   0.255   0.803  M_reset_cond_in1_INV_0 (M_reset_cond_in)
     begin scope: 'reset_cond:in'
     FDS:S                     0.459          M_stage_q_0
    ----------------------------------------
    Total                      3.526ns (2.042ns logic, 1.484ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4981 / 80
-------------------------------------------------------------------------
Offset:              13.960ns (Levels of Logic = 11)
  Source:            missile_fsm/score_counter/M_regs_q_7 (FF)
  Destination:       display_lsb<6> (PAD)
  Source Clock:      clk rising

  Data Path: missile_fsm/score_counter/M_regs_q_7 to display_lsb<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            22   0.525   1.442  M_regs_q_7 (M_regs_q_7)
     end scope: 'missile_fsm/score_counter:out<7>'
     end scope: 'missile_fsm:score_out<7>'
     begin scope: 'seven_seg_score:score<7>'
     LUT2:I0->O            2   0.250   1.181  score[7]_GND_19_o_LessThan_4_o1_SW0 (N19)
     LUT6:I0->O           12   0.254   1.297  score[7]_GND_19_o_LessThan_8_o1 (score[7]_GND_19_o_LessThan_8_o)
     LUT3:I0->O            1   0.235   0.682  Mmux_GND_19_o_score[7]_mux_32_OUT_A41_SW0 (N33)
     LUT6:I5->O           10   0.254   1.008  Mmux_GND_19_o_score[7]_mux_32_OUT_A41 (Mmux_GND_19_o_score[7]_mux_32_OUT_A41)
     LUT6:I5->O            1   0.254   1.112  Mmux_GND_19_o_score[7]_mux_32_OUT_rs_lut<3> (Mmux_GND_19_o_score[7]_mux_32_OUT_rs_lut<3>)
     LUT6:I1->O            7   0.254   1.365  Mmux_M_digit_lut_lsb_in4 (M_digit_lut_lsb_in<3>)
     begin scope: 'seven_seg_score/digit_lut_lsb:in<3>'
     LUT6:I0->O            1   0.254   0.681  Mram_out61 (out<6>)
     end scope: 'seven_seg_score/digit_lut_lsb:out<6>'
     end scope: 'seven_seg_score:lsb<6>'
     OBUF:I->O                 2.912          display_lsb_6_OBUF (display_lsb<6>)
    ----------------------------------------
    Total                     13.960ns (5.192ns logic, 8.768ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.389|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.67 secs
 
--> 

Total memory usage is 251612 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :   29 (   0 filtered)

