# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RISCV_v5.srcs/sources_1/new/ALU_control.vhd" \
"../../../../RISCV_v5.srcs/sources_1/new/Control_unit.vhd" \
"../../../../RISCV_v5.srcs/sources_1/new/processor_top.vhd" \

# Do not sort compile order
nosort
