Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Aug  2 10:36:14 2020
| Host         : DESKTOP-4VGS7IU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab_10_control_sets_placed.rpt
| Design       : lab_10
| Device       : xc7s15
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      2 |            1 |
|      4 |            1 |
|     10 |            1 |
|     12 |            3 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             111 |           39 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |              70 |           24 |
| Yes          | No                    | No                     |              36 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+----------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|         Clock Signal         |           Enable Signal          |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count |
+------------------------------+----------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|  next2/j2_reg[6]_LDC_i_1_n_0 |                                  | next2/j2_reg[6]_LDC_i_2_n_0                                                   |                1 |              1 |
|  next2/j2_reg[5]_LDC_i_1_n_0 |                                  | next2/j2_reg[6]_LDC_i_2_n_0                                                   |                1 |              1 |
|  clk_IBUF_BUFG               |                                  | next2/j2_reg[6]_LDC_i_1_n_0                                                   |                1 |              1 |
|  clk_IBUF_BUFG               |                                  | next2/j2_reg[5]_LDC_i_1_n_0                                                   |                1 |              1 |
|  clk_IBUF_BUFG               |                                  | rgb2dvi/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |
|  clk_IBUF_BUFG               |                                  | rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |
|  clk_IBUF_BUFG               |                                  | rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                3 |             10 |
|  clk_IBUF_BUFG               | Driver_HDMI0/Set_X0_carry__0_n_2 |                                                                               |                4 |             12 |
|  clk_IBUF_BUFG               | Driver_HDMI0/Set_Y0_carry__0_n_2 |                                                                               |                3 |             12 |
|  clk_IBUF_BUFG               | Driver_HDMI0/VSync_Cnt0          |                                                                               |                3 |             12 |
|  clk_IBUF_BUFG               |                                  | clockdown1/outclk[0]_i_1_n_0                                                  |                7 |             26 |
|  clk_IBUF_BUFG               |                                  | rgb2dvi/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               12 |             32 |
|  clk_IBUF_BUFG               |                                  |                                                                               |               39 |            114 |
+------------------------------+----------------------------------+-------------------------------------------------------------------------------+------------------+----------------+


