// Seed: 317208488
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  assign id_2 = id_3;
endmodule
module module_1 #(
    parameter id_4 = 32'd84
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire _id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic [id_4 : -1] id_7;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_7
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
endmodule
