0.7
2020.2
May 22 2024
19:03:11
C:/Users/denis/Desktop/vpc/bun/project_1/project_1.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,1736071082,verilog,,,,dist_mem_gen_0,,uvm,,,,,,
C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1708598506,verilog,,,,glbl,,uvm,,,,,,
C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv,1737017592,verilog,,,C:/Xilinx/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,,,,,,,,,
C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv,1741278772,verilog,,,C:/Xilinx/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,,,,,,,,,
C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv,1737034503,systemVerilog,C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv;C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv,C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv,,$unit_dist_mem_gen_intf1_sv_267941205;dist_mem_gen_intf1,,uvm,,,,,,
C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv,1737035737,verilog,,,C:/Xilinx/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,,,,,,,,,
C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv,1741256836,verilog,,,C:/Xilinx/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,,,,,,,,,
C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_seq_items1.sv,1741257620,verilog,,,C:/Xilinx/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,,,,,,,,,
C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv,1736110600,verilog,,,C:/Xilinx/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,,,,,,,,,
C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/includes.sv,1736266022,verilog,,,C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_seq_items1.sv;C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv;C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv;C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv;C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv;C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv;C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv;C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv,,,,,,,,,
C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv,1741264783,verilog,,,C:/Xilinx/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,,,,,,,,,
C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv,1741264207,verilog,,,C:/Xilinx/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,,,,,,,,,
C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv,1741262077,systemVerilog,,,C:/Xilinx/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh;C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/includes.sv,testbench,,uvm,,,,,,
C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv,1736007664,systemVerilog,,C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv,,dist_mem_gen_wrapper,,uvm,,,,,,
C:/Xilinx/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,1716425796,verilog,,,,,,,,,,,,
