// Seed: 1487892247
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  always @(1'h0 == 1 or 1) $unsigned(88);
  ;
  wire id_3, id_4;
  assign id_2 = id_3;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    output tri0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output tri id_5,
    input uwire id_6,
    input tri id_7,
    input tri0 id_8,
    output supply0 id_9,
    output uwire id_10,
    input wor id_11,
    input uwire id_12,
    input tri0 id_13,
    output wor id_14,
    input supply0 id_15,
    input wor id_16,
    output wor id_17,
    input tri id_18,
    input supply1 id_19,
    output tri id_20,
    input wand id_21,
    output wand id_22
);
  wire id_24;
  module_0 modCall_1 (
      id_24,
      id_24
  );
endmodule
