
OpenBootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006870  08000138  08000138  00010138  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  080069a8  080069a8  000169a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a98  08006a98  00020378  2**0
                  CONTENTS
  4 .ARM          00000000  08006a98  08006a98  00020378  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006a98  08006a98  00020378  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08006a98  08006a98  00016a98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08006aa0  08006aa0  00016aa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000378  20000000  08006aa8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          00000ad0  20000378  08006e20  00020378  2**2
                  ALLOC
 10 RAM1_region   00000000  20000e48  20000e48  00020378  2**0
                  CONTENTS
 11 RAM2_region   00000000  20008000  20008000  00020378  2**0
                  CONTENTS
 12 ._user_heap_stack 00000600  20000e48  20000e48  00020e48  2**0
                  ALLOC
 13 .ARM.attributes 0000002a  00000000  00000000  00020378  2**0
                  CONTENTS, READONLY
 14 .comment      00000043  00000000  00000000  000203a2  2**0
                  CONTENTS, READONLY
 15 .debug_info   0000f160  00000000  00000000  000203e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00003e5a  00000000  00000000  0002f545  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001418  00000000  00000000  000333a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00000ebf  00000000  00000000  000347b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  000200ab  00000000  00000000  00035677  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00018871  00000000  00000000  00055722  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000b7239  00000000  00000000  0006df93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  00004dd0  00000000  00000000  001251cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 000000bd  00000000  00000000  00129f9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	; (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	; (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	20000378 	.word	0x20000378
 8000154:	00000000 	.word	0x00000000
 8000158:	08006974 	.word	0x08006974

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	; (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	; (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	; (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	2000037c 	.word	0x2000037c
 8000174:	08006974 	.word	0x08006974

08000178 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b086      	sub	sp, #24
 800017c:	af00      	add	r7, sp, #0
             timer for example or other time source), keeping in mind that Time base
             duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and
             handled in milliseconds basis.
       - Low Level Initialization
     */
  HAL_Init();
 800017e:	f001 f93b 	bl	80013f8 <HAL_Init>

  /* Configure the System clock */
  SystemClock_Config();
 8000182:	f000 f821 	bl	80001c8 <SystemClock_Config>

  OpenBootloader_Init();
 8000186:	f000 f8c5 	bl	8000314 <OpenBootloader_Init>

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800018a:	1d3b      	adds	r3, r7, #4
 800018c:	2200      	movs	r2, #0
 800018e:	601a      	str	r2, [r3, #0]
 8000190:	605a      	str	r2, [r3, #4]
 8000192:	609a      	str	r2, [r3, #8]
 8000194:	60da      	str	r2, [r3, #12]
 8000196:	611a      	str	r2, [r3, #16]
  HAL_GPIO_WritePin(LORA_E5_3V3_EN_PORT, LORA_E5_3V3_EN_PIN, GPIO_PIN_SET);
 8000198:	2201      	movs	r2, #1
 800019a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800019e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80001a2:	f002 fadb 	bl	800275c <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = LORA_E5_3V3_EN_PIN;
 80001a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80001aa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001ac:	2301      	movs	r3, #1
 80001ae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001b0:	2300      	movs	r3, #0
 80001b2:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LORA_E5_3V3_EN_PORT, &GPIO_InitStruct);
 80001b4:	1d3b      	adds	r3, r7, #4
 80001b6:	4619      	mov	r1, r3
 80001b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80001bc:	f002 f96e 	bl	800249c <HAL_GPIO_Init>

  /* Infinite loop */
  while (1)
  {
    OpenBootloader_ProtocolDetection();
 80001c0:	f000 f8fe 	bl	80003c0 <OpenBootloader_ProtocolDetection>
 80001c4:	e7fc      	b.n	80001c0 <main+0x48>
	...

080001c8 <SystemClock_Config>:
  *            Flash Latency(WS)              = 2
  * @param  None
  * @retval None
  */
void SystemClock_Config(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b09a      	sub	sp, #104	; 0x68
 80001cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001ce:	f107 0320 	add.w	r3, r7, #32
 80001d2:	2248      	movs	r2, #72	; 0x48
 80001d4:	2100      	movs	r1, #0
 80001d6:	4618      	mov	r0, r3
 80001d8:	f006 fba0 	bl	800691c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001dc:	1d3b      	adds	r3, r7, #4
 80001de:	2200      	movs	r2, #0
 80001e0:	601a      	str	r2, [r3, #0]
 80001e2:	605a      	str	r2, [r3, #4]
 80001e4:	609a      	str	r2, [r3, #8]
 80001e6:	60da      	str	r2, [r3, #12]
 80001e8:	611a      	str	r2, [r3, #16]
 80001ea:	615a      	str	r2, [r3, #20]
 80001ec:	619a      	str	r2, [r3, #24]

  /* Configure the main internal regulator output voltage */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80001ee:	4b26      	ldr	r3, [pc, #152]	; (8000288 <SystemClock_Config+0xc0>)
 80001f0:	681b      	ldr	r3, [r3, #0]
 80001f2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80001f6:	4a24      	ldr	r2, [pc, #144]	; (8000288 <SystemClock_Config+0xc0>)
 80001f8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80001fc:	6013      	str	r3, [r2, #0]
 80001fe:	4b22      	ldr	r3, [pc, #136]	; (8000288 <SystemClock_Config+0xc0>)
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000206:	603b      	str	r3, [r7, #0]
 8000208:	683b      	ldr	r3, [r7, #0]

  /* Initializes the CPU, AHB and APB busses clocks */
  RCC_OscInitStruct.OscillatorType      = RCC_OSCILLATORTYPE_HSI;
 800020a:	2302      	movs	r3, #2
 800020c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState            = RCC_HSI_ON;
 800020e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000212:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000214:	2340      	movs	r3, #64	; 0x40
 8000216:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_ON;
 8000218:	2302      	movs	r3, #2
 800021a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource       = RCC_PLLSOURCE_HSI;
 800021c:	2302      	movs	r3, #2
 800021e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLM            = RCC_PLLM_DIV1;
 8000220:	2300      	movs	r3, #0
 8000222:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLN            = 6;
 8000224:	2306      	movs	r3, #6
 8000226:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLP            = RCC_PLLP_DIV2;
 8000228:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800022c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR            = RCC_PLLR_DIV2;
 800022e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000232:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLQ            = RCC_PLLQ_DIV2;
 8000234:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000238:	663b      	str	r3, [r7, #96]	; 0x60

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800023a:	f107 0320 	add.w	r3, r7, #32
 800023e:	4618      	mov	r0, r3
 8000240:	f002 fe16 	bl	8002e70 <HAL_RCC_OscConfig>
 8000244:	4603      	mov	r3, r0
 8000246:	2b00      	cmp	r3, #0
 8000248:	d001      	beq.n	800024e <SystemClock_Config+0x86>
  {
    Error_Handler();
 800024a:	f000 f833 	bl	80002b4 <Error_Handler>
  }

  /* Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3 | RCC_CLOCKTYPE_HCLK2
 800024e:	236f      	movs	r3, #111	; 0x6f
 8000250:	607b      	str	r3, [r7, #4]
                                | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
                                | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK;
 8000252:	2303      	movs	r3, #3
 8000254:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 8000256:	2300      	movs	r3, #0
 8000258:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800025a:	2300      	movs	r3, #0
 800025c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800025e:	2300      	movs	r3, #0
 8000260:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8000262:	2300      	movs	r3, #0
 8000264:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8000266:	2300      	movs	r3, #0
 8000268:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800026a:	1d3b      	adds	r3, r7, #4
 800026c:	2102      	movs	r1, #2
 800026e:	4618      	mov	r0, r3
 8000270:	f003 f99a 	bl	80035a8 <HAL_RCC_ClockConfig>
 8000274:	4603      	mov	r3, r0
 8000276:	2b00      	cmp	r3, #0
 8000278:	d001      	beq.n	800027e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800027a:	f000 f81b 	bl	80002b4 <Error_Handler>
  }
}
 800027e:	bf00      	nop
 8000280:	3768      	adds	r7, #104	; 0x68
 8000282:	46bd      	mov	sp, r7
 8000284:	bd80      	pop	{r7, pc}
 8000286:	bf00      	nop
 8000288:	58000400 	.word	0x58000400

0800028c <System_DeInit>:
/**
  * @brief  This function is used to de-initialized the clock.
  * @retval None
  */
void System_DeInit(void)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	af00      	add	r7, sp, #0
  USARTx_DeInit();
 8000290:	4806      	ldr	r0, [pc, #24]	; (80002ac <System_DeInit+0x20>)
 8000292:	f004 f8e7 	bl	8004464 <LL_USART_DeInit>
  SPIx_DeInit();
 8000296:	4806      	ldr	r0, [pc, #24]	; (80002b0 <System_DeInit+0x24>)
 8000298:	f003 ff7c 	bl	8004194 <LL_SPI_DeInit>
  HAL_RCC_DeInit();
 800029c:	f002 fd52 	bl	8002d44 <HAL_RCC_DeInit>
  HAL_NVIC_DisableIRQ(SPIx_IRQn);
 80002a0:	2022      	movs	r0, #34	; 0x22
 80002a2:	f001 fa48 	bl	8001736 <HAL_NVIC_DisableIRQ>
}
 80002a6:	bf00      	nop
 80002a8:	bd80      	pop	{r7, pc}
 80002aa:	bf00      	nop
 80002ac:	40013800 	.word	0x40013800
 80002b0:	40013000 	.word	0x40013000

080002b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002b4:	b480      	push	{r7}
 80002b6:	af00      	add	r7, sp, #0
  while (1)
 80002b8:	e7fe      	b.n	80002b8 <Error_Handler+0x4>

080002ba <NMI_Handler>:

/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80002ba:	b480      	push	{r7}
 80002bc:	af00      	add	r7, sp, #0
  while (1)
 80002be:	e7fe      	b.n	80002be <NMI_Handler+0x4>

080002c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80002c0:	b480      	push	{r7}
 80002c2:	af00      	add	r7, sp, #0
  while (1)
 80002c4:	e7fe      	b.n	80002c4 <HardFault_Handler+0x4>

080002c6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80002c6:	b480      	push	{r7}
 80002c8:	af00      	add	r7, sp, #0
  while (1)
 80002ca:	e7fe      	b.n	80002ca <MemManage_Handler+0x4>

080002cc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80002cc:	b480      	push	{r7}
 80002ce:	af00      	add	r7, sp, #0
  while (1)
 80002d0:	e7fe      	b.n	80002d0 <BusFault_Handler+0x4>

080002d2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80002d2:	b480      	push	{r7}
 80002d4:	af00      	add	r7, sp, #0
  while (1)
 80002d6:	e7fe      	b.n	80002d6 <UsageFault_Handler+0x4>

080002d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
}
 80002dc:	bf00      	nop
 80002de:	46bd      	mov	sp, r7
 80002e0:	bc80      	pop	{r7}
 80002e2:	4770      	bx	lr

080002e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80002e4:	b480      	push	{r7}
 80002e6:	af00      	add	r7, sp, #0
}
 80002e8:	bf00      	nop
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bc80      	pop	{r7}
 80002ee:	4770      	bx	lr

080002f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80002f0:	b480      	push	{r7}
 80002f2:	af00      	add	r7, sp, #0
}
 80002f4:	bf00      	nop
 80002f6:	46bd      	mov	sp, r7
 80002f8:	bc80      	pop	{r7}
 80002fa:	4770      	bx	lr

080002fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80002fc:	b580      	push	{r7, lr}
 80002fe:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8000300:	f001 f8da 	bl	80014b8 <HAL_IncTick>
}
 8000304:	bf00      	nop
 8000306:	bd80      	pop	{r7, pc}

08000308 <SPI1_IRQHandler>:

/**
 * @brief This function handles SPIx global interrupt.
 */
void SPI1_IRQHandler(void)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	af00      	add	r7, sp, #0
  OPENBL_SPI_IRQHandler();
 800030c:	f006 fb48 	bl	80069a0 <__OPENBL_SPI_IRQHandler_veneer>
}
 8000310:	bf00      	nop
 8000312:	bd80      	pop	{r7, pc}

08000314 <OpenBootloader_Init>:
  * @brief  Initialize open Bootloader.
  * @param  None.
  * @retval None.
  */
void OpenBootloader_Init(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	af00      	add	r7, sp, #0
  /* Register USART interfaces */
  USART_Handle.p_Ops = &USART_Ops;
 8000318:	4b1a      	ldr	r3, [pc, #104]	; (8000384 <OpenBootloader_Init+0x70>)
 800031a:	4a1b      	ldr	r2, [pc, #108]	; (8000388 <OpenBootloader_Init+0x74>)
 800031c:	601a      	str	r2, [r3, #0]
  USART_Handle.p_Cmd =  OPENBL_USART_GetCommandsList();
 800031e:	f005 fd91 	bl	8005e44 <OPENBL_USART_GetCommandsList>
 8000322:	4603      	mov	r3, r0
 8000324:	4a17      	ldr	r2, [pc, #92]	; (8000384 <OpenBootloader_Init+0x70>)
 8000326:	6053      	str	r3, [r2, #4]

  OPENBL_RegisterInterface(&USART_Handle);
 8000328:	4816      	ldr	r0, [pc, #88]	; (8000384 <OpenBootloader_Init+0x70>)
 800032a:	f004 f979 	bl	8004620 <OPENBL_RegisterInterface>


  /* Register SPI interfaces */
  SPI_Handle.p_Ops = &SPI_Ops;
 800032e:	4b17      	ldr	r3, [pc, #92]	; (800038c <OpenBootloader_Init+0x78>)
 8000330:	4a17      	ldr	r2, [pc, #92]	; (8000390 <OpenBootloader_Init+0x7c>)
 8000332:	601a      	str	r2, [r3, #0]
  SPI_Handle.p_Cmd = OPENBL_SPI_GetCommandsList();
 8000334:	f004 fffa 	bl	800532c <OPENBL_SPI_GetCommandsList>
 8000338:	4603      	mov	r3, r0
 800033a:	4a14      	ldr	r2, [pc, #80]	; (800038c <OpenBootloader_Init+0x78>)
 800033c:	6053      	str	r3, [r2, #4]

  OPENBL_RegisterInterface(&SPI_Handle);
 800033e:	4813      	ldr	r0, [pc, #76]	; (800038c <OpenBootloader_Init+0x78>)
 8000340:	f004 f96e 	bl	8004620 <OPENBL_RegisterInterface>


  /* Register IWDG interfaces */
  IWDG_Handle.p_Ops = &IWDG_Ops;
 8000344:	4b13      	ldr	r3, [pc, #76]	; (8000394 <OpenBootloader_Init+0x80>)
 8000346:	4a14      	ldr	r2, [pc, #80]	; (8000398 <OpenBootloader_Init+0x84>)
 8000348:	601a      	str	r2, [r3, #0]
  IWDG_Handle.p_Cmd = NULL;
 800034a:	4b12      	ldr	r3, [pc, #72]	; (8000394 <OpenBootloader_Init+0x80>)
 800034c:	2200      	movs	r2, #0
 800034e:	605a      	str	r2, [r3, #4]

  OPENBL_RegisterInterface(&IWDG_Handle);
 8000350:	4810      	ldr	r0, [pc, #64]	; (8000394 <OpenBootloader_Init+0x80>)
 8000352:	f004 f965 	bl	8004620 <OPENBL_RegisterInterface>

  /* Initialize interfaces */
  OPENBL_Init();
 8000356:	f004 f915 	bl	8004584 <OPENBL_Init>

  /* Initialize memories */
  OPENBL_MEM_RegisterMemory(&FLASH_Descriptor);
 800035a:	4810      	ldr	r0, [pc, #64]	; (800039c <OpenBootloader_Init+0x88>)
 800035c:	f004 fd62 	bl	8004e24 <OPENBL_MEM_RegisterMemory>
  OPENBL_MEM_RegisterMemory(&RAM_Descriptor);
 8000360:	480f      	ldr	r0, [pc, #60]	; (80003a0 <OpenBootloader_Init+0x8c>)
 8000362:	f004 fd5f 	bl	8004e24 <OPENBL_MEM_RegisterMemory>
  OPENBL_MEM_RegisterMemory(&ICP1_Descriptor);
 8000366:	480f      	ldr	r0, [pc, #60]	; (80003a4 <OpenBootloader_Init+0x90>)
 8000368:	f004 fd5c 	bl	8004e24 <OPENBL_MEM_RegisterMemory>
  OPENBL_MEM_RegisterMemory(&OB1_Descriptor);
 800036c:	480e      	ldr	r0, [pc, #56]	; (80003a8 <OpenBootloader_Init+0x94>)
 800036e:	f004 fd59 	bl	8004e24 <OPENBL_MEM_RegisterMemory>
  OPENBL_MEM_RegisterMemory(&OTP_Descriptor);
 8000372:	480e      	ldr	r0, [pc, #56]	; (80003ac <OpenBootloader_Init+0x98>)
 8000374:	f004 fd56 	bl	8004e24 <OPENBL_MEM_RegisterMemory>
  OPENBL_MEM_RegisterMemory(&EB_Descriptor);
 8000378:	480d      	ldr	r0, [pc, #52]	; (80003b0 <OpenBootloader_Init+0x9c>)
 800037a:	f004 fd53 	bl	8004e24 <OPENBL_MEM_RegisterMemory>
}
 800037e:	bf00      	nop
 8000380:	bd80      	pop	{r7, pc}
 8000382:	bf00      	nop
 8000384:	20000394 	.word	0x20000394
 8000388:	20000000 	.word	0x20000000
 800038c:	2000039c 	.word	0x2000039c
 8000390:	20000014 	.word	0x20000014
 8000394:	200003a4 	.word	0x200003a4
 8000398:	20000028 	.word	0x20000028
 800039c:	20000070 	.word	0x20000070
 80003a0:	200000f4 	.word	0x200000f4
 80003a4:	20000120 	.word	0x20000120
 80003a8:	2000009c 	.word	0x2000009c
 80003ac:	200000c8 	.word	0x200000c8
 80003b0:	20000044 	.word	0x20000044

080003b4 <OpenBootloader_DeInit>:
  * @brief  DeInitialize open Bootloader.
  * @param  None.
  * @retval None.
  */
void OpenBootloader_DeInit(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	af00      	add	r7, sp, #0
  System_DeInit();
 80003b8:	f7ff ff68 	bl	800028c <System_DeInit>
}
 80003bc:	bf00      	nop
 80003be:	bd80      	pop	{r7, pc}

080003c0 <OpenBootloader_ProtocolDetection>:
  * @brief  This function is used to select which protocol will be used when communicating with the host.
  * @param  None.
  * @retval None.
  */
void OpenBootloader_ProtocolDetection(void)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	af00      	add	r7, sp, #0
  static uint32_t interface_detected = 0;

  if (interface_detected == 0)
 80003c4:	4b0b      	ldr	r3, [pc, #44]	; (80003f4 <OpenBootloader_ProtocolDetection+0x34>)
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d10a      	bne.n	80003e2 <OpenBootloader_ProtocolDetection+0x22>
  {
    interface_detected = OPENBL_InterfaceDetection();
 80003cc:	f004 f954 	bl	8004678 <OPENBL_InterfaceDetection>
 80003d0:	4603      	mov	r3, r0
 80003d2:	4a08      	ldr	r2, [pc, #32]	; (80003f4 <OpenBootloader_ProtocolDetection+0x34>)
 80003d4:	6013      	str	r3, [r2, #0]

    /* De-initialize the interfaces that are not detected */
    if (interface_detected == 1U)
 80003d6:	4b07      	ldr	r3, [pc, #28]	; (80003f4 <OpenBootloader_ProtocolDetection+0x34>)
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	2b01      	cmp	r3, #1
 80003dc:	d101      	bne.n	80003e2 <OpenBootloader_ProtocolDetection+0x22>
    {
      OPENBL_InterfacesDeInit();
 80003de:	f004 f8fb 	bl	80045d8 <OPENBL_InterfacesDeInit>
    }
  }

  if (interface_detected == 1)
 80003e2:	4b04      	ldr	r3, [pc, #16]	; (80003f4 <OpenBootloader_ProtocolDetection+0x34>)
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	2b01      	cmp	r3, #1
 80003e8:	d101      	bne.n	80003ee <OpenBootloader_ProtocolDetection+0x2e>
  {
    OPENBL_CommandProcess();
 80003ea:	f004 f979 	bl	80046e0 <OPENBL_CommandProcess>
  }
}
 80003ee:	bf00      	nop
 80003f0:	bd80      	pop	{r7, pc}
 80003f2:	bf00      	nop
 80003f4:	200003ac 	.word	0x200003ac

080003f8 <Common_SetMsp>:
  * @brief  Assigns the given value to the Main Stack Pointer (MSP).
  * @param  TopOfMainStack  Main Stack Pointer value to set.
  * @retval None.
  */
void Common_SetMsp(uint32_t TopOfMainStack)
{
 80003f8:	b480      	push	{r7}
 80003fa:	b085      	sub	sp, #20
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000404:	68fb      	ldr	r3, [r7, #12]
 8000406:	f383 8808 	msr	MSP, r3
}
 800040a:	bf00      	nop
  __set_MSP(TopOfMainStack);
}
 800040c:	bf00      	nop
 800040e:	3714      	adds	r7, #20
 8000410:	46bd      	mov	sp, r7
 8000412:	bc80      	pop	{r7}
 8000414:	4770      	bx	lr

08000416 <Common_EnableIrq>:
/**
  * @brief  Enable IRQ Interrupts.
  * @retval None.
  */
void Common_EnableIrq(void)
{
 8000416:	b480      	push	{r7}
 8000418:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsie i" : : : "memory");
 800041a:	b662      	cpsie	i
}
 800041c:	bf00      	nop
  __enable_irq();
}
 800041e:	bf00      	nop
 8000420:	46bd      	mov	sp, r7
 8000422:	bc80      	pop	{r7}
 8000424:	4770      	bx	lr

08000426 <Common_GetProtectionStatus>:
/**
  * @brief  Checks whether the target Protection Status is set or not.
  * @retval Returns SET if protection is enabled else return RESET.
  */
FlagStatus Common_GetProtectionStatus(void)
{
 8000426:	b580      	push	{r7, lr}
 8000428:	b082      	sub	sp, #8
 800042a:	af00      	add	r7, sp, #0
  FlagStatus status;

  if (OPENBL_FLASH_GetReadOutProtectionLevel() != RDP_LEVEL_0)
 800042c:	f000 f8e2 	bl	80005f4 <OPENBL_FLASH_GetReadOutProtectionLevel>
 8000430:	4603      	mov	r3, r0
 8000432:	2baa      	cmp	r3, #170	; 0xaa
 8000434:	d002      	beq.n	800043c <Common_GetProtectionStatus+0x16>
  {
    status = SET;
 8000436:	2301      	movs	r3, #1
 8000438:	71fb      	strb	r3, [r7, #7]
 800043a:	e001      	b.n	8000440 <Common_GetProtectionStatus+0x1a>
  }
  else
  {
    status = RESET;
 800043c:	2300      	movs	r3, #0
 800043e:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8000440:	79fb      	ldrb	r3, [r7, #7]
}
 8000442:	4618      	mov	r0, r3
 8000444:	3708      	adds	r7, #8
 8000446:	46bd      	mov	sp, r7
 8000448:	bd80      	pop	{r7, pc}
	...

0800044c <Common_SetPostProcessingCallback>:
/**
  * @brief  Register a callback function to be called at the end of commands processing.
  * @retval None.
  */
void Common_SetPostProcessingCallback(Function_Pointer Callback)
{
 800044c:	b480      	push	{r7}
 800044e:	b083      	sub	sp, #12
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]
  ResetCallback = Callback;
 8000454:	4a03      	ldr	r2, [pc, #12]	; (8000464 <Common_SetPostProcessingCallback+0x18>)
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	6013      	str	r3, [r2, #0]
}
 800045a:	bf00      	nop
 800045c:	370c      	adds	r7, #12
 800045e:	46bd      	mov	sp, r7
 8000460:	bc80      	pop	{r7}
 8000462:	4770      	bx	lr
 8000464:	200003b0 	.word	0x200003b0

08000468 <Common_StartPostProcessing>:
/**
  * @brief  Start post processing task.
  * @retval None.
  */
void Common_StartPostProcessing()
{
 8000468:	b580      	push	{r7, lr}
 800046a:	af00      	add	r7, sp, #0
  if (ResetCallback != NULL)
 800046c:	4b05      	ldr	r3, [pc, #20]	; (8000484 <Common_StartPostProcessing+0x1c>)
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	2b00      	cmp	r3, #0
 8000472:	d005      	beq.n	8000480 <Common_StartPostProcessing+0x18>
  {
    ResetCallback();
 8000474:	4b03      	ldr	r3, [pc, #12]	; (8000484 <Common_StartPostProcessing+0x1c>)
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	4798      	blx	r3

    /* In case there is no system reset, we must reset the callback */
    ResetCallback = NULL;
 800047a:	4b02      	ldr	r3, [pc, #8]	; (8000484 <Common_StartPostProcessing+0x1c>)
 800047c:	2200      	movs	r2, #0
 800047e:	601a      	str	r2, [r3, #0]
  }
}
 8000480:	bf00      	nop
 8000482:	bd80      	pop	{r7, pc}
 8000484:	200003b0 	.word	0x200003b0

08000488 <OPENBL_EB_Read>:
  * @brief  This function is used to read data from a given address.
  * @param  Address The address to be read.
  * @retval Returns the read value.
  */
uint8_t OPENBL_EB_Read(uint32_t Address)
{
 8000488:	b480      	push	{r7}
 800048a:	b083      	sub	sp, #12
 800048c:	af00      	add	r7, sp, #0
 800048e:	6078      	str	r0, [r7, #4]
  return (*(uint8_t *)(Address));
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	781b      	ldrb	r3, [r3, #0]
}
 8000494:	4618      	mov	r0, r3
 8000496:	370c      	adds	r7, #12
 8000498:	46bd      	mov	sp, r7
 800049a:	bc80      	pop	{r7}
 800049c:	4770      	bx	lr

0800049e <OPENBL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval None.
  */
void OPENBL_FLASH_Unlock(void)
{
 800049e:	b580      	push	{r7, lr}
 80004a0:	af00      	add	r7, sp, #0
  HAL_FLASH_Unlock();
 80004a2:	f001 f9a7 	bl	80017f4 <HAL_FLASH_Unlock>
}
 80004a6:	bf00      	nop
 80004a8:	bd80      	pop	{r7, pc}

080004aa <OPENBL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval None.
  */
void OPENBL_FLASH_Lock(void)
{
 80004aa:	b580      	push	{r7, lr}
 80004ac:	af00      	add	r7, sp, #0
  HAL_FLASH_Lock();
 80004ae:	f001 f9c3 	bl	8001838 <HAL_FLASH_Lock>
}
 80004b2:	bf00      	nop
 80004b4:	bd80      	pop	{r7, pc}

080004b6 <OPENBL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Bytes Registers access.
  * @retval None.
  */
void OPENBL_FLASH_OB_Unlock(void)
{
 80004b6:	b580      	push	{r7, lr}
 80004b8:	af00      	add	r7, sp, #0
  HAL_FLASH_Unlock();
 80004ba:	f001 f99b 	bl	80017f4 <HAL_FLASH_Unlock>

  HAL_FLASH_OB_Unlock();
 80004be:	f001 f9d5 	bl	800186c <HAL_FLASH_OB_Unlock>
}
 80004c2:	bf00      	nop
 80004c4:	bd80      	pop	{r7, pc}

080004c6 <OPENBL_FLASH_Read>:
  * @brief  This function is used to read data from a given address.
  * @param  Address The address to be read.
  * @retval Returns the read value.
  */
uint8_t OPENBL_FLASH_Read(uint32_t Address)
{
 80004c6:	b480      	push	{r7}
 80004c8:	b083      	sub	sp, #12
 80004ca:	af00      	add	r7, sp, #0
 80004cc:	6078      	str	r0, [r7, #4]
  return (*(uint8_t *)(Address));
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	781b      	ldrb	r3, [r3, #0]
}
 80004d2:	4618      	mov	r0, r3
 80004d4:	370c      	adds	r7, #12
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bc80      	pop	{r7}
 80004da:	4770      	bx	lr

080004dc <OPENBL_FLASH_Write>:
  * @param  pData The data to be written.
  * @param  DataLength The length of the data to be written.
  * @retval None.
  */
void OPENBL_FLASH_Write(uint32_t Address, uint8_t *pData, uint32_t DataLength)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b088      	sub	sp, #32
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	60f8      	str	r0, [r7, #12]
 80004e4:	60b9      	str	r1, [r7, #8]
 80004e6:	607a      	str	r2, [r7, #4]
  uint32_t index;
  __ALIGNED(4) uint8_t data[FLASH_PROG_STEP_SIZE] = {0x0U};
 80004e8:	2300      	movs	r3, #0
 80004ea:	613b      	str	r3, [r7, #16]
 80004ec:	2300      	movs	r3, #0
 80004ee:	617b      	str	r3, [r7, #20]
  uint8_t remaining;

  if ((pData != NULL) && (DataLength != 0U))
 80004f0:	68bb      	ldr	r3, [r7, #8]
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d063      	beq.n	80005be <OPENBL_FLASH_Write+0xe2>
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d060      	beq.n	80005be <OPENBL_FLASH_Write+0xe2>
  {
    /* Unlock the flash memory for write operation */
    OPENBL_FLASH_Unlock();
 80004fc:	f7ff ffcf 	bl	800049e <OPENBL_FLASH_Unlock>

    /* Program double-word by double-word (8 bytes) */
    while ((DataLength >> 3U) > 0U)
 8000500:	e022      	b.n	8000548 <OPENBL_FLASH_Write+0x6c>
    {
      for (index = 0U; index < FLASH_PROG_STEP_SIZE; index++)
 8000502:	2300      	movs	r3, #0
 8000504:	61fb      	str	r3, [r7, #28]
 8000506:	e00c      	b.n	8000522 <OPENBL_FLASH_Write+0x46>
      {
        data[index] = *(pData + index);
 8000508:	68ba      	ldr	r2, [r7, #8]
 800050a:	69fb      	ldr	r3, [r7, #28]
 800050c:	4413      	add	r3, r2
 800050e:	7819      	ldrb	r1, [r3, #0]
 8000510:	f107 0210 	add.w	r2, r7, #16
 8000514:	69fb      	ldr	r3, [r7, #28]
 8000516:	4413      	add	r3, r2
 8000518:	460a      	mov	r2, r1
 800051a:	701a      	strb	r2, [r3, #0]
      for (index = 0U; index < FLASH_PROG_STEP_SIZE; index++)
 800051c:	69fb      	ldr	r3, [r7, #28]
 800051e:	3301      	adds	r3, #1
 8000520:	61fb      	str	r3, [r7, #28]
 8000522:	69fb      	ldr	r3, [r7, #28]
 8000524:	2b07      	cmp	r3, #7
 8000526:	d9ef      	bls.n	8000508 <OPENBL_FLASH_Write+0x2c>
      }

      OPENBL_FLASH_Program(Address, (uint64_t)(*((uint64_t *)((uint32_t)data))));
 8000528:	f107 0310 	add.w	r3, r7, #16
 800052c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000530:	68f8      	ldr	r0, [r7, #12]
 8000532:	f000 f915 	bl	8000760 <OPENBL_FLASH_Program>

      Address    += FLASH_PROG_STEP_SIZE;
 8000536:	68fb      	ldr	r3, [r7, #12]
 8000538:	3308      	adds	r3, #8
 800053a:	60fb      	str	r3, [r7, #12]
      pData      += FLASH_PROG_STEP_SIZE;
 800053c:	68bb      	ldr	r3, [r7, #8]
 800053e:	3308      	adds	r3, #8
 8000540:	60bb      	str	r3, [r7, #8]
      DataLength -= FLASH_PROG_STEP_SIZE;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	3b08      	subs	r3, #8
 8000546:	607b      	str	r3, [r7, #4]
    while ((DataLength >> 3U) > 0U)
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	08db      	lsrs	r3, r3, #3
 800054c:	2b00      	cmp	r3, #0
 800054e:	d1d8      	bne.n	8000502 <OPENBL_FLASH_Write+0x26>
    }

    /* If remaining count, go back to fill the rest with 0xFF */
    if (DataLength > 0U)
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	2b00      	cmp	r3, #0
 8000554:	d031      	beq.n	80005ba <OPENBL_FLASH_Write+0xde>
    {
      remaining = FLASH_PROG_STEP_SIZE - DataLength;
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	b2db      	uxtb	r3, r3
 800055a:	f1c3 0308 	rsb	r3, r3, #8
 800055e:	76fb      	strb	r3, [r7, #27]

      /* Copy the remaining bytes */
      for (index = 0U; index < DataLength; index++)
 8000560:	2300      	movs	r3, #0
 8000562:	61fb      	str	r3, [r7, #28]
 8000564:	e00c      	b.n	8000580 <OPENBL_FLASH_Write+0xa4>
      {
        data[index] = *(pData + index);
 8000566:	68ba      	ldr	r2, [r7, #8]
 8000568:	69fb      	ldr	r3, [r7, #28]
 800056a:	4413      	add	r3, r2
 800056c:	7819      	ldrb	r1, [r3, #0]
 800056e:	f107 0210 	add.w	r2, r7, #16
 8000572:	69fb      	ldr	r3, [r7, #28]
 8000574:	4413      	add	r3, r2
 8000576:	460a      	mov	r2, r1
 8000578:	701a      	strb	r2, [r3, #0]
      for (index = 0U; index < DataLength; index++)
 800057a:	69fb      	ldr	r3, [r7, #28]
 800057c:	3301      	adds	r3, #1
 800057e:	61fb      	str	r3, [r7, #28]
 8000580:	69fa      	ldr	r2, [r7, #28]
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	429a      	cmp	r2, r3
 8000586:	d3ee      	bcc.n	8000566 <OPENBL_FLASH_Write+0x8a>
      }

      /* Fill the upper bytes with 0xFF */
      for (index = 0U; index < remaining; index++)
 8000588:	2300      	movs	r3, #0
 800058a:	61fb      	str	r3, [r7, #28]
 800058c:	e00a      	b.n	80005a4 <OPENBL_FLASH_Write+0xc8>
      {
        data[index + DataLength] = 0xFFU;
 800058e:	69fa      	ldr	r2, [r7, #28]
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	4413      	add	r3, r2
 8000594:	3320      	adds	r3, #32
 8000596:	443b      	add	r3, r7
 8000598:	22ff      	movs	r2, #255	; 0xff
 800059a:	f803 2c10 	strb.w	r2, [r3, #-16]
      for (index = 0U; index < remaining; index++)
 800059e:	69fb      	ldr	r3, [r7, #28]
 80005a0:	3301      	adds	r3, #1
 80005a2:	61fb      	str	r3, [r7, #28]
 80005a4:	7efb      	ldrb	r3, [r7, #27]
 80005a6:	69fa      	ldr	r2, [r7, #28]
 80005a8:	429a      	cmp	r2, r3
 80005aa:	d3f0      	bcc.n	800058e <OPENBL_FLASH_Write+0xb2>
      }

      /* FLASH word program */
      OPENBL_FLASH_Program(Address, (uint64_t)(*((uint64_t *)((uint32_t)data))));
 80005ac:	f107 0310 	add.w	r3, r7, #16
 80005b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80005b4:	68f8      	ldr	r0, [r7, #12]
 80005b6:	f000 f8d3 	bl	8000760 <OPENBL_FLASH_Program>
    }

    /* Lock the Flash to disable the flash control register access */
    OPENBL_FLASH_Lock();
 80005ba:	f7ff ff76 	bl	80004aa <OPENBL_FLASH_Lock>
  }
}
 80005be:	bf00      	nop
 80005c0:	3720      	adds	r7, #32
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}

080005c6 <OPENBL_FLASH_JumpToAddress>:
  * @brief  This function is used to jump to a given address.
  * @param  Address The address where the function will jump.
  * @retval None.
  */
void OPENBL_FLASH_JumpToAddress(uint32_t Address)
{
 80005c6:	b580      	push	{r7, lr}
 80005c8:	b084      	sub	sp, #16
 80005ca:	af00      	add	r7, sp, #0
 80005cc:	6078      	str	r0, [r7, #4]
  Function_Pointer jump_to_address;

  /* De-initialize all HW resources used by the Open Bootloader to their reset values */
  OPENBL_DeInit();
 80005ce:	f003 fffd 	bl	80045cc <OPENBL_DeInit>

  /* Enable IRQ */
  Common_EnableIrq();
 80005d2:	f7ff ff20 	bl	8000416 <Common_EnableIrq>

  jump_to_address = (Function_Pointer)(*(__IO uint32_t *)(Address + 4U));
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	3304      	adds	r3, #4
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	60fb      	str	r3, [r7, #12]

  /* Initialize user application's stack pointer */
  Common_SetMsp(*(__IO uint32_t *) Address);
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	4618      	mov	r0, r3
 80005e4:	f7ff ff08 	bl	80003f8 <Common_SetMsp>

  jump_to_address();
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	4798      	blx	r3
}
 80005ec:	bf00      	nop
 80005ee:	3710      	adds	r7, #16
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}

080005f4 <OPENBL_FLASH_GetReadOutProtectionLevel>:
  *         @arg OB_RDP_LEVEL_0: No protection
  *         @arg OB_RDP_LEVEL_1: Read protection of the memory
  *         @arg OB_RDP_LEVEL_2: Full chip protection
  */
uint32_t OPENBL_FLASH_GetReadOutProtectionLevel(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b096      	sub	sp, #88	; 0x58
 80005f8:	af00      	add	r7, sp, #0
  FLASH_OBProgramInitTypeDef flash_ob;

  /* Get the Option bytes configuration */
  HAL_FLASHEx_OBGetConfig(&flash_ob);
 80005fa:	463b      	mov	r3, r7
 80005fc:	4618      	mov	r0, r3
 80005fe:	f001 fb41 	bl	8001c84 <HAL_FLASHEx_OBGetConfig>

  return flash_ob.RDPLevel;
 8000602:	693b      	ldr	r3, [r7, #16]
}
 8000604:	4618      	mov	r0, r3
 8000606:	3758      	adds	r7, #88	; 0x58
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}

0800060c <OPENBL_FLASH_SetReadOutProtectionLevel>:
  *         @arg OB_RDP_LEVEL_1: Read protection of the memory
  *         @arg OB_RDP_LEVEL_2: Full chip protection
  * @retval None.
  */
void OPENBL_FLASH_SetReadOutProtectionLevel(uint32_t Level)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b098      	sub	sp, #96	; 0x60
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
  FLASH_OBProgramInitTypeDef flash_ob;

  if (Level != OB_RDP_LEVEL2)
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	2bcc      	cmp	r3, #204	; 0xcc
 8000618:	d017      	beq.n	800064a <OPENBL_FLASH_SetReadOutProtectionLevel+0x3e>
  {
    flash_ob.OptionType = OPTIONBYTE_RDP;
 800061a:	2302      	movs	r3, #2
 800061c:	60bb      	str	r3, [r7, #8]
    flash_ob.RDPLevel   = Level;
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	61bb      	str	r3, [r7, #24]

    /* Unlock the FLASH registers & Option Bytes registers access */
    OPENBL_FLASH_OB_Unlock();
 8000622:	f7ff ff48 	bl	80004b6 <OPENBL_FLASH_OB_Unlock>

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8000626:	4b0b      	ldr	r3, [pc, #44]	; (8000654 <OPENBL_FLASH_SetReadOutProtectionLevel+0x48>)
 8000628:	699b      	ldr	r3, [r3, #24]
 800062a:	4a0a      	ldr	r2, [pc, #40]	; (8000654 <OPENBL_FLASH_SetReadOutProtectionLevel+0x48>)
 800062c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8000630:	6193      	str	r3, [r2, #24]
 8000632:	4b08      	ldr	r3, [pc, #32]	; (8000654 <OPENBL_FLASH_SetReadOutProtectionLevel+0x48>)
 8000634:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
 8000638:	611a      	str	r2, [r3, #16]

    /* Change the RDP level */
    HAL_FLASHEx_OBProgram(&flash_ob);
 800063a:	f107 0308 	add.w	r3, r7, #8
 800063e:	4618      	mov	r0, r3
 8000640:	f001 fa84 	bl	8001b4c <HAL_FLASHEx_OBProgram>

    /* Register system reset callback */
    Common_SetPostProcessingCallback(OPENBL_OB_Launch);
 8000644:	4804      	ldr	r0, [pc, #16]	; (8000658 <OPENBL_FLASH_SetReadOutProtectionLevel+0x4c>)
 8000646:	f7ff ff01 	bl	800044c <Common_SetPostProcessingCallback>
  }
}
 800064a:	bf00      	nop
 800064c:	3760      	adds	r7, #96	; 0x60
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	58004000 	.word	0x58004000
 8000658:	0800090d 	.word	0x0800090d

0800065c <OPENBL_FLASH_SetWriteProtection>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Enable or disable of the write protection is done
  *          - ERROR:   Enable or disable of the write protection is not done
  */
ErrorStatus OPENBL_FLASH_SetWriteProtection(FunctionalState State, uint8_t *ListOfPages, uint32_t Length)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b086      	sub	sp, #24
 8000660:	af00      	add	r7, sp, #0
 8000662:	4603      	mov	r3, r0
 8000664:	60b9      	str	r1, [r7, #8]
 8000666:	607a      	str	r2, [r7, #4]
 8000668:	73fb      	strb	r3, [r7, #15]
  ErrorStatus status = SUCCESS;
 800066a:	2301      	movs	r3, #1
 800066c:	75fb      	strb	r3, [r7, #23]

  if (State == ENABLE)
 800066e:	7bfb      	ldrb	r3, [r7, #15]
 8000670:	2b01      	cmp	r3, #1
 8000672:	d107      	bne.n	8000684 <OPENBL_FLASH_SetWriteProtection+0x28>
  {
    OPENBL_FLASH_EnableWriteProtection(ListOfPages, Length);
 8000674:	6879      	ldr	r1, [r7, #4]
 8000676:	68b8      	ldr	r0, [r7, #8]
 8000678:	f000 f88e 	bl	8000798 <OPENBL_FLASH_EnableWriteProtection>

    /* Register system reset callback */
    Common_SetPostProcessingCallback(OPENBL_OB_Launch);
 800067c:	4809      	ldr	r0, [pc, #36]	; (80006a4 <OPENBL_FLASH_SetWriteProtection+0x48>)
 800067e:	f7ff fee5 	bl	800044c <Common_SetPostProcessingCallback>
 8000682:	e00a      	b.n	800069a <OPENBL_FLASH_SetWriteProtection+0x3e>
  }
  else if (State == DISABLE)
 8000684:	7bfb      	ldrb	r3, [r7, #15]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d105      	bne.n	8000696 <OPENBL_FLASH_SetWriteProtection+0x3a>
  {
    OPENBL_FLASH_DisableWriteProtection();
 800068a:	f000 f8c7 	bl	800081c <OPENBL_FLASH_DisableWriteProtection>

    /* Register system reset callback */
    Common_SetPostProcessingCallback(OPENBL_OB_Launch);
 800068e:	4805      	ldr	r0, [pc, #20]	; (80006a4 <OPENBL_FLASH_SetWriteProtection+0x48>)
 8000690:	f7ff fedc 	bl	800044c <Common_SetPostProcessingCallback>
 8000694:	e001      	b.n	800069a <OPENBL_FLASH_SetWriteProtection+0x3e>
  }
  else
  {
    status = ERROR;
 8000696:	2300      	movs	r3, #0
 8000698:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800069a:	7dfb      	ldrb	r3, [r7, #23]
}
 800069c:	4618      	mov	r0, r3
 800069e:	3718      	adds	r7, #24
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	0800090d 	.word	0x0800090d

080006a8 <OPENBL_FLASH_Erase>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Erase operation done
  *          - ERROR:   Erase operation failed or the value of one parameter is not ok
  */
ErrorStatus OPENBL_FLASH_Erase(uint8_t *p_Data, uint32_t DataLength)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b08a      	sub	sp, #40	; 0x28
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
 80006b0:	6039      	str	r1, [r7, #0]
  uint32_t counter;
  uint32_t pages_number;
  uint32_t page_error   = 0U;
 80006b2:	2300      	movs	r3, #0
 80006b4:	617b      	str	r3, [r7, #20]
  uint32_t errors       = 0U;
 80006b6:	2300      	movs	r3, #0
 80006b8:	623b      	str	r3, [r7, #32]
  ErrorStatus status    = SUCCESS;
 80006ba:	2301      	movs	r3, #1
 80006bc:	77fb      	strb	r3, [r7, #31]
  FLASH_EraseInitTypeDef erase_init_struct;

  /* Unlock the flash memory for erase operation */
  OPENBL_FLASH_Unlock();
 80006be:	f7ff feee 	bl	800049e <OPENBL_FLASH_Unlock>

  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 80006c2:	4b26      	ldr	r3, [pc, #152]	; (800075c <OPENBL_FLASH_Erase+0xb4>)
 80006c4:	699b      	ldr	r3, [r3, #24]
 80006c6:	4a25      	ldr	r2, [pc, #148]	; (800075c <OPENBL_FLASH_Erase+0xb4>)
 80006c8:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80006cc:	6193      	str	r3, [r2, #24]
 80006ce:	4b23      	ldr	r3, [pc, #140]	; (800075c <OPENBL_FLASH_Erase+0xb4>)
 80006d0:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
 80006d4:	611a      	str	r2, [r3, #16]

  pages_number  = (uint32_t)(*(uint16_t *)(p_Data));
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	881b      	ldrh	r3, [r3, #0]
 80006da:	61bb      	str	r3, [r7, #24]

  /* The sector number size is 2 bytes */
  p_Data += 2U;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	3302      	adds	r3, #2
 80006e0:	607b      	str	r3, [r7, #4]

  erase_init_struct.TypeErase = FLASH_TYPEERASE_PAGES;
 80006e2:	2302      	movs	r3, #2
 80006e4:	60bb      	str	r3, [r7, #8]
  erase_init_struct.NbPages   = 1U;
 80006e6:	2301      	movs	r3, #1
 80006e8:	613b      	str	r3, [r7, #16]

  for (counter = 0U; ((counter < pages_number) && (counter < (DataLength / 2U))) ; counter++)
 80006ea:	2300      	movs	r3, #0
 80006ec:	627b      	str	r3, [r7, #36]	; 0x24
 80006ee:	e01c      	b.n	800072a <OPENBL_FLASH_Erase+0x82>
  {
    erase_init_struct.Page = ((uint32_t)(*(uint16_t *)(p_Data)));
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	881b      	ldrh	r3, [r3, #0]
 80006f4:	60fb      	str	r3, [r7, #12]

    if (status != ERROR)
 80006f6:	7ffb      	ldrb	r3, [r7, #31]
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d00e      	beq.n	800071a <OPENBL_FLASH_Erase+0x72>
    {
      if (HAL_FLASHEx_Erase(&erase_init_struct, &page_error) != HAL_OK)
 80006fc:	f107 0214 	add.w	r2, r7, #20
 8000700:	f107 0308 	add.w	r3, r7, #8
 8000704:	4611      	mov	r1, r2
 8000706:	4618      	mov	r0, r3
 8000708:	f001 f9c8 	bl	8001a9c <HAL_FLASHEx_Erase>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d005      	beq.n	800071e <OPENBL_FLASH_Erase+0x76>
      {
        errors++;
 8000712:	6a3b      	ldr	r3, [r7, #32]
 8000714:	3301      	adds	r3, #1
 8000716:	623b      	str	r3, [r7, #32]
 8000718:	e001      	b.n	800071e <OPENBL_FLASH_Erase+0x76>
      }
    }
    else
    {
      /* Reset the status for next erase operation */
      status = SUCCESS;
 800071a:	2301      	movs	r3, #1
 800071c:	77fb      	strb	r3, [r7, #31]
    }

    /* The page number size is 2 bytes */
    p_Data += 2U;
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	3302      	adds	r3, #2
 8000722:	607b      	str	r3, [r7, #4]
  for (counter = 0U; ((counter < pages_number) && (counter < (DataLength / 2U))) ; counter++)
 8000724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000726:	3301      	adds	r3, #1
 8000728:	627b      	str	r3, [r7, #36]	; 0x24
 800072a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800072c:	69bb      	ldr	r3, [r7, #24]
 800072e:	429a      	cmp	r2, r3
 8000730:	d204      	bcs.n	800073c <OPENBL_FLASH_Erase+0x94>
 8000732:	683b      	ldr	r3, [r7, #0]
 8000734:	085b      	lsrs	r3, r3, #1
 8000736:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000738:	429a      	cmp	r2, r3
 800073a:	d3d9      	bcc.n	80006f0 <OPENBL_FLASH_Erase+0x48>
  }

  /* Lock the Flash to disable the flash control register access */
  OPENBL_FLASH_Lock();
 800073c:	f7ff feb5 	bl	80004aa <OPENBL_FLASH_Lock>

  if (errors > 0)
 8000740:	6a3b      	ldr	r3, [r7, #32]
 8000742:	2b00      	cmp	r3, #0
 8000744:	d002      	beq.n	800074c <OPENBL_FLASH_Erase+0xa4>
  {
    status = ERROR;
 8000746:	2300      	movs	r3, #0
 8000748:	77fb      	strb	r3, [r7, #31]
 800074a:	e001      	b.n	8000750 <OPENBL_FLASH_Erase+0xa8>
  }
  else
  {
    status = SUCCESS;
 800074c:	2301      	movs	r3, #1
 800074e:	77fb      	strb	r3, [r7, #31]
  }

  return status;
 8000750:	7ffb      	ldrb	r3, [r7, #31]
}
 8000752:	4618      	mov	r0, r3
 8000754:	3728      	adds	r7, #40	; 0x28
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	58004000 	.word	0x58004000

08000760 <OPENBL_FLASH_Program>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None.
  */
static void OPENBL_FLASH_Program(uint32_t Address, uint64_t Data)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b084      	sub	sp, #16
 8000764:	af00      	add	r7, sp, #0
 8000766:	60f8      	str	r0, [r7, #12]
 8000768:	e9c7 2300 	strd	r2, r3, [r7]
  /* Clear all FLASH errors flags before starting write operation */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 800076c:	4b09      	ldr	r3, [pc, #36]	; (8000794 <OPENBL_FLASH_Program+0x34>)
 800076e:	699b      	ldr	r3, [r3, #24]
 8000770:	4a08      	ldr	r2, [pc, #32]	; (8000794 <OPENBL_FLASH_Program+0x34>)
 8000772:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8000776:	6193      	str	r3, [r2, #24]
 8000778:	4b06      	ldr	r3, [pc, #24]	; (8000794 <OPENBL_FLASH_Program+0x34>)
 800077a:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
 800077e:	611a      	str	r2, [r3, #16]

  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address, Data);
 8000780:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000784:	68f9      	ldr	r1, [r7, #12]
 8000786:	2001      	movs	r0, #1
 8000788:	f000 fff0 	bl	800176c <HAL_FLASH_Program>
}
 800078c:	bf00      	nop
 800078e:	3710      	adds	r7, #16
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	58004000 	.word	0x58004000

08000798 <OPENBL_FLASH_EnableWriteProtection>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Enable or disable of the write protection is done
  *          - ERROR:   Enable or disable of the write protection is not done
  */
static ErrorStatus OPENBL_FLASH_EnableWriteProtection(uint8_t *ListOfPages, uint32_t Length)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b09a      	sub	sp, #104	; 0x68
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
 80007a0:	6039      	str	r1, [r7, #0]
  ErrorStatus status       = SUCCESS;
 80007a2:	2301      	movs	r3, #1
 80007a4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  FLASH_OBProgramInitTypeDef flash_ob;

  /* Unlock the FLASH registers & Option Bytes registers access */
  OPENBL_FLASH_OB_Unlock();
 80007a8:	f7ff fe85 	bl	80004b6 <OPENBL_FLASH_OB_Unlock>

  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 80007ac:	4b1a      	ldr	r3, [pc, #104]	; (8000818 <OPENBL_FLASH_EnableWriteProtection+0x80>)
 80007ae:	699b      	ldr	r3, [r3, #24]
 80007b0:	4a19      	ldr	r2, [pc, #100]	; (8000818 <OPENBL_FLASH_EnableWriteProtection+0x80>)
 80007b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80007b6:	6193      	str	r3, [r2, #24]
 80007b8:	4b17      	ldr	r3, [pc, #92]	; (8000818 <OPENBL_FLASH_EnableWriteProtection+0x80>)
 80007ba:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
 80007be:	611a      	str	r2, [r3, #16]

  flash_ob.OptionType = OPTIONBYTE_WRP;
 80007c0:	2301      	movs	r3, #1
 80007c2:	60fb      	str	r3, [r7, #12]

  /* Write protection of bank 1 area WRPA 1 area */
  if (Length >= 2U)
 80007c4:	683b      	ldr	r3, [r7, #0]
 80007c6:	2b01      	cmp	r3, #1
 80007c8:	d90d      	bls.n	80007e6 <OPENBL_FLASH_EnableWriteProtection+0x4e>
  {
    flash_ob.WRPArea        = OB_WRPAREA_BANK1_AREAA;
 80007ca:	2300      	movs	r3, #0
 80007cc:	613b      	str	r3, [r7, #16]
    flash_ob.WRPStartOffset = *(ListOfPages);
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	781b      	ldrb	r3, [r3, #0]
 80007d2:	617b      	str	r3, [r7, #20]
    flash_ob.WRPEndOffset   = *(ListOfPages + 1U);
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	3301      	adds	r3, #1
 80007d8:	781b      	ldrb	r3, [r3, #0]
 80007da:	61bb      	str	r3, [r7, #24]

    HAL_FLASHEx_OBProgram(&flash_ob);
 80007dc:	f107 030c 	add.w	r3, r7, #12
 80007e0:	4618      	mov	r0, r3
 80007e2:	f001 f9b3 	bl	8001b4c <HAL_FLASHEx_OBProgram>
  }

  /* Write protection of bank 1 area WRPA 2 area */
  if (Length >= 4U)
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	2b03      	cmp	r3, #3
 80007ea:	d90e      	bls.n	800080a <OPENBL_FLASH_EnableWriteProtection+0x72>
  {
    flash_ob.WRPArea        = OB_WRPAREA_BANK1_AREAB;
 80007ec:	2301      	movs	r3, #1
 80007ee:	613b      	str	r3, [r7, #16]
    flash_ob.WRPStartOffset = *(ListOfPages + 2U);
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	3302      	adds	r3, #2
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	617b      	str	r3, [r7, #20]
    flash_ob.WRPEndOffset   = *(ListOfPages + 3U);
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	3303      	adds	r3, #3
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	61bb      	str	r3, [r7, #24]

    HAL_FLASHEx_OBProgram(&flash_ob);
 8000800:	f107 030c 	add.w	r3, r7, #12
 8000804:	4618      	mov	r0, r3
 8000806:	f001 f9a1 	bl	8001b4c <HAL_FLASHEx_OBProgram>
  }

  return status;
 800080a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800080e:	4618      	mov	r0, r3
 8000810:	3768      	adds	r7, #104	; 0x68
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	58004000 	.word	0x58004000

0800081c <OPENBL_FLASH_DisableWriteProtection>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Enable or disable of the write protection is done
  *          - ERROR:   Enable or disable of the write protection is not done
  */
static ErrorStatus OPENBL_FLASH_DisableWriteProtection(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b098      	sub	sp, #96	; 0x60
 8000820:	af00      	add	r7, sp, #0
  ErrorStatus status       = SUCCESS;
 8000822:	2301      	movs	r3, #1
 8000824:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  FLASH_OBProgramInitTypeDef flash_ob;

  /* Unlock the FLASH registers & Option Bytes registers access */
  OPENBL_FLASH_OB_Unlock();
 8000828:	f7ff fe45 	bl	80004b6 <OPENBL_FLASH_OB_Unlock>

  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 800082c:	4b12      	ldr	r3, [pc, #72]	; (8000878 <OPENBL_FLASH_DisableWriteProtection+0x5c>)
 800082e:	699b      	ldr	r3, [r3, #24]
 8000830:	4a11      	ldr	r2, [pc, #68]	; (8000878 <OPENBL_FLASH_DisableWriteProtection+0x5c>)
 8000832:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8000836:	6193      	str	r3, [r2, #24]
 8000838:	4b0f      	ldr	r3, [pc, #60]	; (8000878 <OPENBL_FLASH_DisableWriteProtection+0x5c>)
 800083a:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
 800083e:	611a      	str	r2, [r3, #16]

  flash_ob.OptionType = OPTIONBYTE_WRP;
 8000840:	2301      	movs	r3, #1
 8000842:	607b      	str	r3, [r7, #4]

  /* Disable write protection of bank 1 area WRPA 1 area */
  flash_ob.WRPArea        = OB_WRPAREA_BANK1_AREAA;
 8000844:	2300      	movs	r3, #0
 8000846:	60bb      	str	r3, [r7, #8]
  flash_ob.WRPStartOffset = FLASH_PAGE_MAX_NUMBER;
 8000848:	237f      	movs	r3, #127	; 0x7f
 800084a:	60fb      	str	r3, [r7, #12]
  flash_ob.WRPEndOffset   = 0x00U;
 800084c:	2300      	movs	r3, #0
 800084e:	613b      	str	r3, [r7, #16]

  HAL_FLASHEx_OBProgram(&flash_ob);
 8000850:	1d3b      	adds	r3, r7, #4
 8000852:	4618      	mov	r0, r3
 8000854:	f001 f97a 	bl	8001b4c <HAL_FLASHEx_OBProgram>

  /* Disable write protection of bank 1 area WRPA 2 area */
  flash_ob.WRPArea        = OB_WRPAREA_BANK1_AREAB;
 8000858:	2301      	movs	r3, #1
 800085a:	60bb      	str	r3, [r7, #8]
  flash_ob.WRPStartOffset = FLASH_PAGE_MAX_NUMBER;
 800085c:	237f      	movs	r3, #127	; 0x7f
 800085e:	60fb      	str	r3, [r7, #12]
  flash_ob.WRPEndOffset   = 0x00U;
 8000860:	2300      	movs	r3, #0
 8000862:	613b      	str	r3, [r7, #16]

  HAL_FLASHEx_OBProgram(&flash_ob);
 8000864:	1d3b      	adds	r3, r7, #4
 8000866:	4618      	mov	r0, r3
 8000868:	f001 f970 	bl	8001b4c <HAL_FLASHEx_OBProgram>

  return status;
 800086c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8000870:	4618      	mov	r0, r3
 8000872:	3760      	adds	r7, #96	; 0x60
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	58004000 	.word	0x58004000

0800087c <OPENBL_IWDG_Configuration>:
/**
  * @brief  This function is used to configure the watchdog.
  * @retval None.
  */
void OPENBL_IWDG_Configuration(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  IWDGHandle.Instance       = IWDG;
 8000880:	4b0e      	ldr	r3, [pc, #56]	; (80008bc <OPENBL_IWDG_Configuration+0x40>)
 8000882:	4a0f      	ldr	r2, [pc, #60]	; (80008c0 <OPENBL_IWDG_Configuration+0x44>)
 8000884:	601a      	str	r2, [r3, #0]
  IWDGHandle.Init.Prescaler = IWDG_PRESCALER_256;
 8000886:	4b0d      	ldr	r3, [pc, #52]	; (80008bc <OPENBL_IWDG_Configuration+0x40>)
 8000888:	2206      	movs	r2, #6
 800088a:	605a      	str	r2, [r3, #4]
  IWDGHandle.Init.Window    = IWDG_WINDOW_DISABLE;
 800088c:	4b0b      	ldr	r3, [pc, #44]	; (80008bc <OPENBL_IWDG_Configuration+0x40>)
 800088e:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000892:	60da      	str	r2, [r3, #12]
  IWDGHandle.Init.Reload    = IWDG_KEY_RELOAD;
 8000894:	4b09      	ldr	r3, [pc, #36]	; (80008bc <OPENBL_IWDG_Configuration+0x40>)
 8000896:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800089a:	609a      	str	r2, [r3, #8]

  /* In case the user has enabled the IWDG through HW before entering the Open Bootloader */
  IWDG->KR = IWDG_KEY_WRITE_ACCESS_ENABLE;
 800089c:	4b08      	ldr	r3, [pc, #32]	; (80008c0 <OPENBL_IWDG_Configuration+0x44>)
 800089e:	f245 5255 	movw	r2, #21845	; 0x5555
 80008a2:	601a      	str	r2, [r3, #0]
  IWDG->PR = IWDG_PRESCALER_256;
 80008a4:	4b06      	ldr	r3, [pc, #24]	; (80008c0 <OPENBL_IWDG_Configuration+0x44>)
 80008a6:	2206      	movs	r2, #6
 80008a8:	605a      	str	r2, [r3, #4]
  IWDG->KR = IWDG_KEY_RELOAD;
 80008aa:	4b05      	ldr	r3, [pc, #20]	; (80008c0 <OPENBL_IWDG_Configuration+0x44>)
 80008ac:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80008b0:	601a      	str	r2, [r3, #0]
}
 80008b2:	bf00      	nop
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bc80      	pop	{r7}
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop
 80008bc:	200003b4 	.word	0x200003b4
 80008c0:	40003000 	.word	0x40003000

080008c4 <OPENBL_IWDG_Refresh>:
/**
  * @brief  This function is used to refresh the watchdog.
  * @retval None.
  */
void OPENBL_IWDG_Refresh(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
  /* Refresh IWDG: reload counter */
  if (HAL_IWDG_Refresh(&IWDGHandle) != HAL_OK)
 80008c8:	4804      	ldr	r0, [pc, #16]	; (80008dc <OPENBL_IWDG_Refresh+0x18>)
 80008ca:	f001 ff5e 	bl	800278a <HAL_IWDG_Refresh>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <OPENBL_IWDG_Refresh+0x14>
  {
    Error_Handler();
 80008d4:	f7ff fcee 	bl	80002b4 <Error_Handler>
  }
}
 80008d8:	bf00      	nop
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	200003b4 	.word	0x200003b4

080008e0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80008e4:	f3bf 8f4f 	dsb	sy
}
 80008e8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80008ea:	4b06      	ldr	r3, [pc, #24]	; (8000904 <__NVIC_SystemReset+0x24>)
 80008ec:	68db      	ldr	r3, [r3, #12]
 80008ee:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80008f2:	4904      	ldr	r1, [pc, #16]	; (8000904 <__NVIC_SystemReset+0x24>)
 80008f4:	4b04      	ldr	r3, [pc, #16]	; (8000908 <__NVIC_SystemReset+0x28>)
 80008f6:	4313      	orrs	r3, r2
 80008f8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80008fa:	f3bf 8f4f 	dsb	sy
}
 80008fe:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000900:	bf00      	nop
 8000902:	e7fd      	b.n	8000900 <__NVIC_SystemReset+0x20>
 8000904:	e000ed00 	.word	0xe000ed00
 8000908:	05fa0004 	.word	0x05fa0004

0800090c <OPENBL_OB_Launch>:
/**
  * @brief  Launch the option byte loading.
  * @retval None.
  */
void OPENBL_OB_Launch(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* Set the option start bit */
  HAL_FLASH_OB_Launch();
 8000910:	f000 ffee 	bl	80018f0 <HAL_FLASH_OB_Launch>

  /* Set the option lock bit and Lock the flash */
  HAL_FLASH_OB_Lock();
 8000914:	f000 ffd0 	bl	80018b8 <HAL_FLASH_OB_Lock>
  HAL_FLASH_Lock();
 8000918:	f000 ff8e 	bl	8001838 <HAL_FLASH_Lock>
}
 800091c:	bf00      	nop
 800091e:	bd80      	pop	{r7, pc}

08000920 <OPENBL_OB_Read>:
  * @brief  This function is used to read data from a given address.
  * @param  Address The address to be read.
  * @retval Returns the read value.
  */
uint8_t OPENBL_OB_Read(uint32_t Address)
{
 8000920:	b480      	push	{r7}
 8000922:	b083      	sub	sp, #12
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
  return (*(uint8_t *)(Address));
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	781b      	ldrb	r3, [r3, #0]
}
 800092c:	4618      	mov	r0, r3
 800092e:	370c      	adds	r7, #12
 8000930:	46bd      	mov	sp, r7
 8000932:	bc80      	pop	{r7}
 8000934:	4770      	bx	lr
	...

08000938 <OPENBL_OB_Write>:
  * @param  Data The data to be written.
  * @param  DataLength The length of the data to be written.
  * @retval None.
  */
void OPENBL_OB_Write(uint32_t Address, uint8_t *Data, uint32_t DataLength)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b086      	sub	sp, #24
 800093c:	af00      	add	r7, sp, #0
 800093e:	60f8      	str	r0, [r7, #12]
 8000940:	60b9      	str	r1, [r7, #8]
 8000942:	607a      	str	r2, [r7, #4]
  uint32_t timeout = 0U;
 8000944:	2300      	movs	r3, #0
 8000946:	617b      	str	r3, [r7, #20]

  /* Unlock the FLASH & Option Bytes Registers access */
  HAL_FLASH_Unlock();
 8000948:	f000 ff54 	bl	80017f4 <HAL_FLASH_Unlock>
  HAL_FLASH_OB_Unlock();
 800094c:	f000 ff8e 	bl	800186c <HAL_FLASH_OB_Unlock>

  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8000950:	4b58      	ldr	r3, [pc, #352]	; (8000ab4 <OPENBL_OB_Write+0x17c>)
 8000952:	699b      	ldr	r3, [r3, #24]
 8000954:	4a57      	ldr	r2, [pc, #348]	; (8000ab4 <OPENBL_OB_Write+0x17c>)
 8000956:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800095a:	6193      	str	r3, [r2, #24]
 800095c:	4b55      	ldr	r3, [pc, #340]	; (8000ab4 <OPENBL_OB_Write+0x17c>)
 800095e:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
 8000962:	611a      	str	r2, [r3, #16]

  /* Write USER OPT + RDP level */
  if (DataLength >= 1U)
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	2b00      	cmp	r3, #0
 8000968:	d013      	beq.n	8000992 <OPENBL_OB_Write+0x5a>
  {
    WRITE_REG(FLASH->OPTR, (*(Data) | (*(Data + 1U) << 8U) | (*(Data + 2U) << 16U) | (*(Data + 3U) << 24U)));
 800096a:	68bb      	ldr	r3, [r7, #8]
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	461a      	mov	r2, r3
 8000970:	68bb      	ldr	r3, [r7, #8]
 8000972:	3301      	adds	r3, #1
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	021b      	lsls	r3, r3, #8
 8000978:	431a      	orrs	r2, r3
 800097a:	68bb      	ldr	r3, [r7, #8]
 800097c:	3302      	adds	r3, #2
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	041b      	lsls	r3, r3, #16
 8000982:	431a      	orrs	r2, r3
 8000984:	68bb      	ldr	r3, [r7, #8]
 8000986:	3303      	adds	r3, #3
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	061b      	lsls	r3, r3, #24
 800098c:	431a      	orrs	r2, r3
 800098e:	4b49      	ldr	r3, [pc, #292]	; (8000ab4 <OPENBL_OB_Write+0x17c>)
 8000990:	621a      	str	r2, [r3, #32]
  }

  /* Write PCROP1ASR */
  if (DataLength > 8U)
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	2b08      	cmp	r3, #8
 8000996:	d904      	bls.n	80009a2 <OPENBL_OB_Write+0x6a>
  {
    WRITE_REG(FLASH->PCROP1ASR, (*(Data + 8U)));
 8000998:	68bb      	ldr	r3, [r7, #8]
 800099a:	3308      	adds	r3, #8
 800099c:	781a      	ldrb	r2, [r3, #0]
 800099e:	4b45      	ldr	r3, [pc, #276]	; (8000ab4 <OPENBL_OB_Write+0x17c>)
 80009a0:	625a      	str	r2, [r3, #36]	; 0x24
  }

  /* Write PCROP1AER */
  if (DataLength > 16U)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	2b10      	cmp	r3, #16
 80009a6:	d90a      	bls.n	80009be <OPENBL_OB_Write+0x86>
  {
    WRITE_REG(FLASH->PCROP1AER, (*(Data + 16U) | (*(Data + 19U) << 24U)));
 80009a8:	68bb      	ldr	r3, [r7, #8]
 80009aa:	3310      	adds	r3, #16
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	461a      	mov	r2, r3
 80009b0:	68bb      	ldr	r3, [r7, #8]
 80009b2:	3313      	adds	r3, #19
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	061b      	lsls	r3, r3, #24
 80009b8:	431a      	orrs	r2, r3
 80009ba:	4b3e      	ldr	r3, [pc, #248]	; (8000ab4 <OPENBL_OB_Write+0x17c>)
 80009bc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Write WRP1AR */
  if (DataLength > 24U)
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	2b18      	cmp	r3, #24
 80009c2:	d90a      	bls.n	80009da <OPENBL_OB_Write+0xa2>
  {
    WRITE_REG(FLASH->WRP1AR, (*(Data + 24U) | (*(Data + 26U) << 16U)));
 80009c4:	68bb      	ldr	r3, [r7, #8]
 80009c6:	3318      	adds	r3, #24
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	461a      	mov	r2, r3
 80009cc:	68bb      	ldr	r3, [r7, #8]
 80009ce:	331a      	adds	r3, #26
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	041b      	lsls	r3, r3, #16
 80009d4:	431a      	orrs	r2, r3
 80009d6:	4b37      	ldr	r3, [pc, #220]	; (8000ab4 <OPENBL_OB_Write+0x17c>)
 80009d8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Write WRP1BR */
  if (DataLength > 32U)
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	2b20      	cmp	r3, #32
 80009de:	d90a      	bls.n	80009f6 <OPENBL_OB_Write+0xbe>
  {
    WRITE_REG(FLASH->WRP1BR, (*(Data + 32U) | (*(Data + 34U) << 16U)));
 80009e0:	68bb      	ldr	r3, [r7, #8]
 80009e2:	3320      	adds	r3, #32
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	461a      	mov	r2, r3
 80009e8:	68bb      	ldr	r3, [r7, #8]
 80009ea:	3322      	adds	r3, #34	; 0x22
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	041b      	lsls	r3, r3, #16
 80009f0:	431a      	orrs	r2, r3
 80009f2:	4b30      	ldr	r3, [pc, #192]	; (8000ab4 <OPENBL_OB_Write+0x17c>)
 80009f4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Write PCROP1BSR */
  if (DataLength > 40U)
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	2b28      	cmp	r3, #40	; 0x28
 80009fa:	d904      	bls.n	8000a06 <OPENBL_OB_Write+0xce>
  {
    WRITE_REG(FLASH->PCROP1BSR, (*(Data + 40U)));
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	3328      	adds	r3, #40	; 0x28
 8000a00:	781a      	ldrb	r2, [r3, #0]
 8000a02:	4b2c      	ldr	r3, [pc, #176]	; (8000ab4 <OPENBL_OB_Write+0x17c>)
 8000a04:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Write PCROP1BER */
  if (DataLength > 48U)
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	2b30      	cmp	r3, #48	; 0x30
 8000a0a:	d904      	bls.n	8000a16 <OPENBL_OB_Write+0xde>
  {
    WRITE_REG(FLASH->PCROP1BER, (*(Data + 48U)));
 8000a0c:	68bb      	ldr	r3, [r7, #8]
 8000a0e:	3330      	adds	r3, #48	; 0x30
 8000a10:	781a      	ldrb	r2, [r3, #0]
 8000a12:	4b28      	ldr	r3, [pc, #160]	; (8000ab4 <OPENBL_OB_Write+0x17c>)
 8000a14:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Write IPCCBR */
  if (DataLength > 104U)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	2b68      	cmp	r3, #104	; 0x68
 8000a1a:	d913      	bls.n	8000a44 <OPENBL_OB_Write+0x10c>
  {
    WRITE_REG(FLASH->IPCCBR, (*(Data + 104U) | (*(Data + 105U) << 8U)));
 8000a1c:	68bb      	ldr	r3, [r7, #8]
 8000a1e:	3368      	adds	r3, #104	; 0x68
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	461a      	mov	r2, r3
 8000a24:	68bb      	ldr	r3, [r7, #8]
 8000a26:	3369      	adds	r3, #105	; 0x69
 8000a28:	781b      	ldrb	r3, [r3, #0]
 8000a2a:	021b      	lsls	r3, r3, #8
 8000a2c:	431a      	orrs	r2, r3
 8000a2e:	4b21      	ldr	r3, [pc, #132]	; (8000ab4 <OPENBL_OB_Write+0x17c>)
 8000a30:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Check the BSY bit for potential FLASH on going operation */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8000a32:	e007      	b.n	8000a44 <OPENBL_OB_Write+0x10c>
  {
    if ((timeout++) >= OPENBL_OB_TIMEOUT)
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	1c5a      	adds	r2, r3, #1
 8000a38:	617a      	str	r2, [r7, #20]
 8000a3a:	f5b3 0fe0 	cmp.w	r3, #7340032	; 0x700000
 8000a3e:	d301      	bcc.n	8000a44 <OPENBL_OB_Write+0x10c>
    {
      NVIC_SystemReset();
 8000a40:	f7ff ff4e 	bl	80008e0 <__NVIC_SystemReset>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8000a44:	4b1b      	ldr	r3, [pc, #108]	; (8000ab4 <OPENBL_OB_Write+0x17c>)
 8000a46:	691b      	ldr	r3, [r3, #16]
 8000a48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a50:	d0f0      	beq.n	8000a34 <OPENBL_OB_Write+0xfc>
    }
  }
  timeout = 0U;
 8000a52:	2300      	movs	r3, #0
 8000a54:	617b      	str	r3, [r7, #20]

  /* Check the PESD bit*/
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PESD))
 8000a56:	e007      	b.n	8000a68 <OPENBL_OB_Write+0x130>
  {
    if ((timeout++) >= OPENBL_OB_TIMEOUT)
 8000a58:	697b      	ldr	r3, [r7, #20]
 8000a5a:	1c5a      	adds	r2, r3, #1
 8000a5c:	617a      	str	r2, [r7, #20]
 8000a5e:	f5b3 0fe0 	cmp.w	r3, #7340032	; 0x700000
 8000a62:	d301      	bcc.n	8000a68 <OPENBL_OB_Write+0x130>
    {
      NVIC_SystemReset();
 8000a64:	f7ff ff3c 	bl	80008e0 <__NVIC_SystemReset>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PESD))
 8000a68:	4b12      	ldr	r3, [pc, #72]	; (8000ab4 <OPENBL_OB_Write+0x17c>)
 8000a6a:	691b      	ldr	r3, [r3, #16]
 8000a6c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000a70:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8000a74:	d0f0      	beq.n	8000a58 <OPENBL_OB_Write+0x120>
    }
  }
  timeout = 0U;
 8000a76:	2300      	movs	r3, #0
 8000a78:	617b      	str	r3, [r7, #20]

  /* Trigger options bytes programming operation */
  SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 8000a7a:	4b0e      	ldr	r3, [pc, #56]	; (8000ab4 <OPENBL_OB_Write+0x17c>)
 8000a7c:	695b      	ldr	r3, [r3, #20]
 8000a7e:	4a0d      	ldr	r2, [pc, #52]	; (8000ab4 <OPENBL_OB_Write+0x17c>)
 8000a80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a84:	6153      	str	r3, [r2, #20]

  /* Check the BSY bit for potential FLASH on going operation */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8000a86:	e007      	b.n	8000a98 <OPENBL_OB_Write+0x160>
  {
    if ((timeout++) >= OPENBL_OB_TIMEOUT)
 8000a88:	697b      	ldr	r3, [r7, #20]
 8000a8a:	1c5a      	adds	r2, r3, #1
 8000a8c:	617a      	str	r2, [r7, #20]
 8000a8e:	f5b3 0fe0 	cmp.w	r3, #7340032	; 0x700000
 8000a92:	d301      	bcc.n	8000a98 <OPENBL_OB_Write+0x160>
    {
      NVIC_SystemReset();
 8000a94:	f7ff ff24 	bl	80008e0 <__NVIC_SystemReset>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8000a98:	4b06      	ldr	r3, [pc, #24]	; (8000ab4 <OPENBL_OB_Write+0x17c>)
 8000a9a:	691b      	ldr	r3, [r3, #16]
 8000a9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000aa0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000aa4:	d0f0      	beq.n	8000a88 <OPENBL_OB_Write+0x150>
    }
  }

  /* Register system reset callback */
  Common_SetPostProcessingCallback(OPENBL_OB_Launch);
 8000aa6:	4804      	ldr	r0, [pc, #16]	; (8000ab8 <OPENBL_OB_Write+0x180>)
 8000aa8:	f7ff fcd0 	bl	800044c <Common_SetPostProcessingCallback>
}
 8000aac:	bf00      	nop
 8000aae:	3718      	adds	r7, #24
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	58004000 	.word	0x58004000
 8000ab8:	0800090d 	.word	0x0800090d

08000abc <OPENBL_OTP_Read>:
  * @brief  This function is used to read data from a given address.
  * @param  Address The address to be read.
  * @retval Returns the read value.
  */
uint8_t OPENBL_OTP_Read(uint32_t Address)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b083      	sub	sp, #12
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  return (*(uint8_t *)(Address));
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	781b      	ldrb	r3, [r3, #0]
}
 8000ac8:	4618      	mov	r0, r3
 8000aca:	370c      	adds	r7, #12
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bc80      	pop	{r7}
 8000ad0:	4770      	bx	lr

08000ad2 <OPENBL_OTP_Write>:
  * @param  pData The data to be written.
  * @param  DataLength The length of the data to be written.
  * @retval None.
  */
void OPENBL_OTP_Write(uint32_t Address, uint8_t *pData, uint32_t DataLength)
{
 8000ad2:	b580      	push	{r7, lr}
 8000ad4:	b088      	sub	sp, #32
 8000ad6:	af00      	add	r7, sp, #0
 8000ad8:	60f8      	str	r0, [r7, #12]
 8000ada:	60b9      	str	r1, [r7, #8]
 8000adc:	607a      	str	r2, [r7, #4]
  uint32_t index;
  uint8_t remaining_data[OTP_PROG_STEP_SIZE] = {0x0};
 8000ade:	2300      	movs	r3, #0
 8000ae0:	613b      	str	r3, [r7, #16]
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	617b      	str	r3, [r7, #20]
  uint8_t remaining;

  if ((pData != NULL) && (DataLength != 0U))
 8000ae6:	68bb      	ldr	r3, [r7, #8]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d04f      	beq.n	8000b8c <OPENBL_OTP_Write+0xba>
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d04c      	beq.n	8000b8c <OPENBL_OTP_Write+0xba>
  {
    /* Unlock the flash memory for write operation */
    HAL_FLASH_Unlock();
 8000af2:	f000 fe7f 	bl	80017f4 <HAL_FLASH_Unlock>

    /* Program double-word by double-word (8 bytes) */
    while ((DataLength >> 3U) > 0U)
 8000af6:	e00e      	b.n	8000b16 <OPENBL_OTP_Write+0x44>
    {
      OPENBL_OTP_Program(Address, (uint64_t)(*((uint64_t *)((uint32_t)pData))));
 8000af8:	68bb      	ldr	r3, [r7, #8]
 8000afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000afe:	68f8      	ldr	r0, [r7, #12]
 8000b00:	f000 f84a 	bl	8000b98 <OPENBL_OTP_Program>

      Address    += OTP_PROG_STEP_SIZE;
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	3308      	adds	r3, #8
 8000b08:	60fb      	str	r3, [r7, #12]
      pData      += OTP_PROG_STEP_SIZE;
 8000b0a:	68bb      	ldr	r3, [r7, #8]
 8000b0c:	3308      	adds	r3, #8
 8000b0e:	60bb      	str	r3, [r7, #8]
      DataLength -= OTP_PROG_STEP_SIZE;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	3b08      	subs	r3, #8
 8000b14:	607b      	str	r3, [r7, #4]
    while ((DataLength >> 3U) > 0U)
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	08db      	lsrs	r3, r3, #3
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d1ec      	bne.n	8000af8 <OPENBL_OTP_Write+0x26>
    }

    /* If remaining count, go back to fill the rest with 0xFF */
    if (DataLength > 0U)
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d031      	beq.n	8000b88 <OPENBL_OTP_Write+0xb6>
    {
      remaining = OTP_PROG_STEP_SIZE - DataLength;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	f1c3 0308 	rsb	r3, r3, #8
 8000b2c:	76fb      	strb	r3, [r7, #27]

      /* copy the remaining bytes */
      for (index = 0U; index < DataLength; index++)
 8000b2e:	2300      	movs	r3, #0
 8000b30:	61fb      	str	r3, [r7, #28]
 8000b32:	e00c      	b.n	8000b4e <OPENBL_OTP_Write+0x7c>
      {
        remaining_data[index] = *(pData + index);
 8000b34:	68ba      	ldr	r2, [r7, #8]
 8000b36:	69fb      	ldr	r3, [r7, #28]
 8000b38:	4413      	add	r3, r2
 8000b3a:	7819      	ldrb	r1, [r3, #0]
 8000b3c:	f107 0210 	add.w	r2, r7, #16
 8000b40:	69fb      	ldr	r3, [r7, #28]
 8000b42:	4413      	add	r3, r2
 8000b44:	460a      	mov	r2, r1
 8000b46:	701a      	strb	r2, [r3, #0]
      for (index = 0U; index < DataLength; index++)
 8000b48:	69fb      	ldr	r3, [r7, #28]
 8000b4a:	3301      	adds	r3, #1
 8000b4c:	61fb      	str	r3, [r7, #28]
 8000b4e:	69fa      	ldr	r2, [r7, #28]
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	429a      	cmp	r2, r3
 8000b54:	d3ee      	bcc.n	8000b34 <OPENBL_OTP_Write+0x62>
      }

      /* Fill the upper bytes with 0xFF */
      for (index = 0U; index < remaining; index++)
 8000b56:	2300      	movs	r3, #0
 8000b58:	61fb      	str	r3, [r7, #28]
 8000b5a:	e00a      	b.n	8000b72 <OPENBL_OTP_Write+0xa0>
      {
        remaining_data[index + DataLength] = 0xFFU;
 8000b5c:	69fa      	ldr	r2, [r7, #28]
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	4413      	add	r3, r2
 8000b62:	3320      	adds	r3, #32
 8000b64:	443b      	add	r3, r7
 8000b66:	22ff      	movs	r2, #255	; 0xff
 8000b68:	f803 2c10 	strb.w	r2, [r3, #-16]
      for (index = 0U; index < remaining; index++)
 8000b6c:	69fb      	ldr	r3, [r7, #28]
 8000b6e:	3301      	adds	r3, #1
 8000b70:	61fb      	str	r3, [r7, #28]
 8000b72:	7efb      	ldrb	r3, [r7, #27]
 8000b74:	69fa      	ldr	r2, [r7, #28]
 8000b76:	429a      	cmp	r2, r3
 8000b78:	d3f0      	bcc.n	8000b5c <OPENBL_OTP_Write+0x8a>
      }

      /* FLASH word program */
      OPENBL_OTP_Program(Address, (uint64_t)(*((uint64_t *)((uint32_t)remaining_data))));
 8000b7a:	f107 0310 	add.w	r3, r7, #16
 8000b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b82:	68f8      	ldr	r0, [r7, #12]
 8000b84:	f000 f808 	bl	8000b98 <OPENBL_OTP_Program>
    }

    /* Lock the Flash to disable the flash control register access */
    HAL_FLASH_Lock();
 8000b88:	f000 fe56 	bl	8001838 <HAL_FLASH_Lock>
  }

  /* Lock the Flash to disable the flash control register access */
  HAL_FLASH_Lock();
 8000b8c:	f000 fe54 	bl	8001838 <HAL_FLASH_Lock>
}
 8000b90:	bf00      	nop
 8000b92:	3720      	adds	r7, #32
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}

08000b98 <OPENBL_OTP_Program>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None.
  */
static void OPENBL_OTP_Program(uint32_t Address, uint64_t Data)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b084      	sub	sp, #16
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	60f8      	str	r0, [r7, #12]
 8000ba0:	e9c7 2300 	strd	r2, r3, [r7]
  /* Clear all FLASH errors flags before starting write operation */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8000ba4:	4b09      	ldr	r3, [pc, #36]	; (8000bcc <OPENBL_OTP_Program+0x34>)
 8000ba6:	699b      	ldr	r3, [r3, #24]
 8000ba8:	4a08      	ldr	r2, [pc, #32]	; (8000bcc <OPENBL_OTP_Program+0x34>)
 8000baa:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8000bae:	6193      	str	r3, [r2, #24]
 8000bb0:	4b06      	ldr	r3, [pc, #24]	; (8000bcc <OPENBL_OTP_Program+0x34>)
 8000bb2:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
 8000bb6:	611a      	str	r2, [r3, #16]

  HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address, Data);
 8000bb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000bbc:	68f9      	ldr	r1, [r7, #12]
 8000bbe:	2001      	movs	r0, #1
 8000bc0:	f000 fdd4 	bl	800176c <HAL_FLASH_Program>
}
 8000bc4:	bf00      	nop
 8000bc6:	3710      	adds	r7, #16
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	58004000 	.word	0x58004000

08000bd0 <OPENBL_RAM_Read>:
  * @brief  This function is used to read data from a given address.
  * @param  Address The address to be read.
  * @retval Returns the read value.
  */
uint8_t OPENBL_RAM_Read(uint32_t Address)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b083      	sub	sp, #12
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  return (*(uint8_t *)(Address));
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	781b      	ldrb	r3, [r3, #0]
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	370c      	adds	r7, #12
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bc80      	pop	{r7}
 8000be4:	4770      	bx	lr

08000be6 <OPENBL_RAM_Write>:
  * @param  pData The data to be written.
  * @param  DataLength The length of the data to be written.
  * @retval None.
  */
void OPENBL_RAM_Write(uint32_t Address, uint8_t *pData, uint32_t DataLength)
{
 8000be6:	b480      	push	{r7}
 8000be8:	b087      	sub	sp, #28
 8000bea:	af00      	add	r7, sp, #0
 8000bec:	60f8      	str	r0, [r7, #12]
 8000bee:	60b9      	str	r1, [r7, #8]
 8000bf0:	607a      	str	r2, [r7, #4]
  uint32_t index;
  uint32_t aligned_length = DataLength;
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	613b      	str	r3, [r7, #16]

  if (aligned_length & 0x3)
 8000bf6:	693b      	ldr	r3, [r7, #16]
 8000bf8:	f003 0303 	and.w	r3, r3, #3
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d004      	beq.n	8000c0a <OPENBL_RAM_Write+0x24>
  {
    aligned_length = (aligned_length & 0xFCU) + 4U;
 8000c00:	693b      	ldr	r3, [r7, #16]
 8000c02:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
 8000c06:	3304      	adds	r3, #4
 8000c08:	613b      	str	r3, [r7, #16]
  }

  for (index = 0U; index < aligned_length; index += 4U)
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	617b      	str	r3, [r7, #20]
 8000c0e:	e00a      	b.n	8000c26 <OPENBL_RAM_Write+0x40>
  {
    *(__IO uint32_t *)(Address + index) = *(__IO uint32_t *)(pData + index);
 8000c10:	68ba      	ldr	r2, [r7, #8]
 8000c12:	697b      	ldr	r3, [r7, #20]
 8000c14:	4413      	add	r3, r2
 8000c16:	68f9      	ldr	r1, [r7, #12]
 8000c18:	697a      	ldr	r2, [r7, #20]
 8000c1a:	440a      	add	r2, r1
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	6013      	str	r3, [r2, #0]
  for (index = 0U; index < aligned_length; index += 4U)
 8000c20:	697b      	ldr	r3, [r7, #20]
 8000c22:	3304      	adds	r3, #4
 8000c24:	617b      	str	r3, [r7, #20]
 8000c26:	697a      	ldr	r2, [r7, #20]
 8000c28:	693b      	ldr	r3, [r7, #16]
 8000c2a:	429a      	cmp	r2, r3
 8000c2c:	d3f0      	bcc.n	8000c10 <OPENBL_RAM_Write+0x2a>
  }
}
 8000c2e:	bf00      	nop
 8000c30:	bf00      	nop
 8000c32:	371c      	adds	r7, #28
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bc80      	pop	{r7}
 8000c38:	4770      	bx	lr

08000c3a <OPENBL_RAM_JumpToAddress>:
  * @brief  This function is used to jump to a given address.
  * @param  Address The address where the function will jump.
  * @retval None.
  */
void OPENBL_RAM_JumpToAddress(uint32_t Address)
{
 8000c3a:	b580      	push	{r7, lr}
 8000c3c:	b084      	sub	sp, #16
 8000c3e:	af00      	add	r7, sp, #0
 8000c40:	6078      	str	r0, [r7, #4]
  Function_Pointer jump_to_address;

  /* De-initialize all HW resources used by the Open Bootloader to their reset values */
  OPENBL_DeInit();
 8000c42:	f003 fcc3 	bl	80045cc <OPENBL_DeInit>

  /* Enable IRQ */
  Common_EnableIrq();
 8000c46:	f7ff fbe6 	bl	8000416 <Common_EnableIrq>

  jump_to_address = (Function_Pointer)(*(__IO uint32_t *)(Address + 4U));
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	3304      	adds	r3, #4
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	60fb      	str	r3, [r7, #12]

  /* Initialize user application's stack pointer */
  Common_SetMsp(*(__IO uint32_t *) Address);
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4618      	mov	r0, r3
 8000c58:	f7ff fbce 	bl	80003f8 <Common_SetMsp>

  jump_to_address();
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	4798      	blx	r3
}
 8000c60:	bf00      	nop
 8000c62:	3710      	adds	r7, #16
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}

08000c68 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b085      	sub	sp, #20
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000c70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000c74:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000c76:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	4313      	orrs	r3, r2
 8000c7e:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000c80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000c84:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	4013      	ands	r3, r2
 8000c8a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c8c:	68fb      	ldr	r3, [r7, #12]
}
 8000c8e:	bf00      	nop
 8000c90:	3714      	adds	r7, #20
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bc80      	pop	{r7}
 8000c96:	4770      	bx	lr

08000c98 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b085      	sub	sp, #20
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000ca0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ca4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000ca6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	4313      	orrs	r3, r2
 8000cae:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000cb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000cb4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	4013      	ands	r3, r2
 8000cba:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000cbc:	68fb      	ldr	r3, [r7, #12]
}
 8000cbe:	bf00      	nop
 8000cc0:	3714      	adds	r7, #20
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bc80      	pop	{r7}
 8000cc6:	4770      	bx	lr

08000cc8 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8000cd0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000cd4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	43db      	mvns	r3, r3
 8000cda:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000cde:	4013      	ands	r3, r2
 8000ce0:	660b      	str	r3, [r1, #96]	; 0x60
}
 8000ce2:	bf00      	nop
 8000ce4:	370c      	adds	r7, #12
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bc80      	pop	{r7}
 8000cea:	4770      	bx	lr

08000cec <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b083      	sub	sp, #12
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	601a      	str	r2, [r3, #0]
}
 8000d00:	bf00      	nop
 8000d02:	370c      	adds	r7, #12
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bc80      	pop	{r7}
 8000d08:	4770      	bx	lr

08000d0a <LL_SPI_Disable>:
  * @rmtoll CR1          SPE           LL_SPI_Disable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Disable(SPI_TypeDef *SPIx)
{
 8000d0a:	b480      	push	{r7}
 8000d0c:	b083      	sub	sp, #12
 8000d0e:	af00      	add	r7, sp, #0
 8000d10:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	601a      	str	r2, [r3, #0]
}
 8000d1e:	bf00      	nop
 8000d20:	370c      	adds	r7, #12
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bc80      	pop	{r7}
 8000d26:	4770      	bx	lr

08000d28 <LL_SPI_SetRxFIFOThreshold>:
  *         @arg @ref LL_SPI_RX_FIFO_TH_HALF
  *         @arg @ref LL_SPI_RX_FIFO_TH_QUARTER
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetRxFIFOThreshold(SPI_TypeDef *SPIx, uint32_t Threshold)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
 8000d30:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	431a      	orrs	r2, r3
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	605a      	str	r2, [r3, #4]
}
 8000d42:	bf00      	nop
 8000d44:	370c      	adds	r7, #12
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bc80      	pop	{r7}
 8000d4a:	4770      	bx	lr

08000d4c <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b083      	sub	sp, #12
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	689b      	ldr	r3, [r3, #8]
 8000d58:	f003 0301 	and.w	r3, r3, #1
 8000d5c:	2b01      	cmp	r3, #1
 8000d5e:	d101      	bne.n	8000d64 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8000d60:	2301      	movs	r3, #1
 8000d62:	e000      	b.n	8000d66 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8000d64:	2300      	movs	r3, #0
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	370c      	adds	r7, #12
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bc80      	pop	{r7}
 8000d6e:	4770      	bx	lr

08000d70 <LL_SPI_EnableIT_RXNE>:
  * @rmtoll CR2          RXNEIE        LL_SPI_EnableIT_RXNE
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableIT_RXNE(SPI_TypeDef *SPIx)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_RXNEIE);
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	605a      	str	r2, [r3, #4]
}
 8000d84:	bf00      	nop
 8000d86:	370c      	adds	r7, #12
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bc80      	pop	{r7}
 8000d8c:	4770      	bx	lr

08000d8e <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8000d8e:	b480      	push	{r7}
 8000d90:	b083      	sub	sp, #12
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	330c      	adds	r3, #12
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	b2db      	uxtb	r3, r3
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	370c      	adds	r7, #12
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bc80      	pop	{r7}
 8000da6:	4770      	bx	lr

08000da8 <OPENBL_SPI_Init>:
/**
 * @brief  This function is used to initialize the SPI peripheral
 * @retval None.
 */
static void OPENBL_SPI_Init(void)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b08a      	sub	sp, #40	; 0x28
 8000dac:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8000dae:	463b      	mov	r3, r7
 8000db0:	2228      	movs	r2, #40	; 0x28
 8000db2:	2100      	movs	r1, #0
 8000db4:	4618      	mov	r0, r3
 8000db6:	f005 fdb1 	bl	800691c <memset>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	603b      	str	r3, [r7, #0]
  SPI_InitStruct.Mode              = LL_SPI_MODE_SLAVE;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	607b      	str	r3, [r7, #4]
  SPI_InitStruct.DataWidth         = LL_SPI_DATAWIDTH_8BIT;
 8000dc2:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8000dc6:	60bb      	str	r3, [r7, #8]
  SPI_InitStruct.ClockPolarity     = LL_SPI_POLARITY_LOW;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	60fb      	str	r3, [r7, #12]
  SPI_InitStruct.ClockPhase        = LL_SPI_PHASE_1EDGE;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	613b      	str	r3, [r7, #16]
  SPI_InitStruct.NSS               = LL_SPI_NSS_SOFT;
 8000dd0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000dd4:	617b      	str	r3, [r7, #20]
  SPI_InitStruct.BaudRate          = LL_SPI_BAUDRATEPRESCALER_DIV2;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.BitOrder          = LL_SPI_MSB_FIRST;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.CRCCalculation    = LL_SPI_CRCCALCULATION_DISABLE;
 8000dde:	2300      	movs	r3, #0
 8000de0:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.CRCPoly           = 7U;
 8000de2:	2307      	movs	r3, #7
 8000de4:	627b      	str	r3, [r7, #36]	; 0x24

  LL_SPI_Init(SPIx, &SPI_InitStruct);
 8000de6:	463b      	mov	r3, r7
 8000de8:	4619      	mov	r1, r3
 8000dea:	480b      	ldr	r0, [pc, #44]	; (8000e18 <OPENBL_SPI_Init+0x70>)
 8000dec:	f003 f9fe 	bl	80041ec <LL_SPI_Init>
  LL_SPI_SetRxFIFOThreshold(SPIx, LL_SPI_RX_FIFO_TH_QUARTER);
 8000df0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000df4:	4808      	ldr	r0, [pc, #32]	; (8000e18 <OPENBL_SPI_Init+0x70>)
 8000df6:	f7ff ff97 	bl	8000d28 <LL_SPI_SetRxFIFOThreshold>

  HAL_NVIC_SetPriority(SPIx_IRQn, 0U, 0U);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	2100      	movs	r1, #0
 8000dfe:	2022      	movs	r0, #34	; 0x22
 8000e00:	f000 fc71 	bl	80016e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SPIx_IRQn);
 8000e04:	2022      	movs	r0, #34	; 0x22
 8000e06:	f000 fc88 	bl	800171a <HAL_NVIC_EnableIRQ>

  LL_SPI_Enable(SPIx);
 8000e0a:	4803      	ldr	r0, [pc, #12]	; (8000e18 <OPENBL_SPI_Init+0x70>)
 8000e0c:	f7ff ff6e 	bl	8000cec <LL_SPI_Enable>
}
 8000e10:	bf00      	nop
 8000e12:	3728      	adds	r7, #40	; 0x28
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	40013000 	.word	0x40013000

08000e1c <OPENBL_SPI_Configuration>:
/**
 * @brief  This function is used to configure SPI pins and then initialize the used SPI instance.
 * @retval None.
 */
void OPENBL_SPI_Configuration(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b086      	sub	sp, #24
 8000e20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e22:	1d3b      	adds	r3, r7, #4
 8000e24:	2200      	movs	r2, #0
 8000e26:	601a      	str	r2, [r3, #0]
 8000e28:	605a      	str	r2, [r3, #4]
 8000e2a:	609a      	str	r2, [r3, #8]
 8000e2c:	60da      	str	r2, [r3, #12]
 8000e2e:	611a      	str	r2, [r3, #16]

  /* Enable all resources clocks --------------------------------------------*/
  /* Enable used GPIOx clocks */
  SPIx_GPIO_CLK_SCK_ENABLE();
 8000e30:	2001      	movs	r0, #1
 8000e32:	f7ff ff19 	bl	8000c68 <LL_AHB2_GRP1_EnableClock>
  SPIx_GPIO_CLK_MISO_ENABLE();
 8000e36:	2001      	movs	r0, #1
 8000e38:	f7ff ff16 	bl	8000c68 <LL_AHB2_GRP1_EnableClock>
  SPIx_GPIO_CLK_MOSI_ENABLE();
 8000e3c:	2001      	movs	r0, #1
 8000e3e:	f7ff ff13 	bl	8000c68 <LL_AHB2_GRP1_EnableClock>
  SPIx_GPIO_CLK_NSS_ENABLE();
 8000e42:	2001      	movs	r0, #1
 8000e44:	f7ff ff10 	bl	8000c68 <LL_AHB2_GRP1_EnableClock>

  /* Enable SPI clock */
  SPIx_CLK_ENABLE();
 8000e48:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000e4c:	f7ff ff24 	bl	8000c98 <LL_APB2_GRP1_EnableClock>
     | SCK |     PA5     |
     +-----+-------------+
     | NSS |     PA4     |
     +-----+-------------+ */

  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8000e50:	2302      	movs	r3, #2
 8000e52:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull      = GPIO_PULLDOWN;
 8000e54:	2302      	movs	r3, #2
 8000e56:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000e58:	2302      	movs	r3, #2
 8000e5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = SPIx_ALTERNATE;
 8000e5c:	2305      	movs	r3, #5
 8000e5e:	617b      	str	r3, [r7, #20]

  /* SPI MOSI pin configuration */
  GPIO_InitStruct.Pin = SPIx_MOSI_PIN;
 8000e60:	2380      	movs	r3, #128	; 0x80
 8000e62:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(SPIx_MOSI_PIN_PORT, &GPIO_InitStruct);
 8000e64:	1d3b      	adds	r3, r7, #4
 8000e66:	4619      	mov	r1, r3
 8000e68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e6c:	f001 fb16 	bl	800249c <HAL_GPIO_Init>

  /* SPI MISO pin configuration */
  GPIO_InitStruct.Pin = SPIx_MISO_PIN;
 8000e70:	2340      	movs	r3, #64	; 0x40
 8000e72:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(SPIx_MISO_PIN_PORT, &GPIO_InitStruct);
 8000e74:	1d3b      	adds	r3, r7, #4
 8000e76:	4619      	mov	r1, r3
 8000e78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e7c:	f001 fb0e 	bl	800249c <HAL_GPIO_Init>

  /* SPI SCK pin configuration */
  GPIO_InitStruct.Pin = SPIx_SCK_PIN;
 8000e80:	2320      	movs	r3, #32
 8000e82:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(SPIx_SCK_PIN_PORT, &GPIO_InitStruct);
 8000e84:	1d3b      	adds	r3, r7, #4
 8000e86:	4619      	mov	r1, r3
 8000e88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e8c:	f001 fb06 	bl	800249c <HAL_GPIO_Init>

  /* SPI NSS pin configuration */
  GPIO_InitStruct.Pin = SPIx_NSS_PIN;
 8000e90:	2310      	movs	r3, #16
 8000e92:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(SPIx_NSS_PIN_PORT, &GPIO_InitStruct);
 8000e94:	1d3b      	adds	r3, r7, #4
 8000e96:	4619      	mov	r1, r3
 8000e98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e9c:	f001 fafe 	bl	800249c <HAL_GPIO_Init>

  OPENBL_SPI_Init();
 8000ea0:	f7ff ff82 	bl	8000da8 <OPENBL_SPI_Init>
}
 8000ea4:	bf00      	nop
 8000ea6:	3718      	adds	r7, #24
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}

08000eac <OPENBL_SPI_DeInit>:
/**
 * @brief  This function is used to De-initialize the SPI pins and instance.
 * @retval None.
 */
void OPENBL_SPI_DeInit(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
  /* Only de-initialize the SPI if it is not the current detected interface */
  if (SpiDetected == 0U)
 8000eb0:	4b06      	ldr	r3, [pc, #24]	; (8000ecc <OPENBL_SPI_DeInit+0x20>)
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d106      	bne.n	8000ec6 <OPENBL_SPI_DeInit+0x1a>
  {
    LL_SPI_Disable(SPIx);
 8000eb8:	4805      	ldr	r0, [pc, #20]	; (8000ed0 <OPENBL_SPI_DeInit+0x24>)
 8000eba:	f7ff ff26 	bl	8000d0a <LL_SPI_Disable>

    SPIx_CLK_DISABLE();
 8000ebe:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000ec2:	f7ff ff01 	bl	8000cc8 <LL_APB2_GRP1_DisableClock>
  }
}
 8000ec6:	bf00      	nop
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	200003c6 	.word	0x200003c6
 8000ed0:	40013000 	.word	0x40013000

08000ed4 <OPENBL_SPI_ProtocolDetection>:
/**
 * @brief  This function is used to detect if there is any activity on SPI protocol.
 * @retval None.
 */
uint8_t OPENBL_SPI_ProtocolDetection(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* Check if there is any activity on SPI */
  if (LL_SPI_IsActiveFlag_RXNE(SPIx) != 0)
 8000ed8:	4811      	ldr	r0, [pc, #68]	; (8000f20 <OPENBL_SPI_ProtocolDetection+0x4c>)
 8000eda:	f7ff ff37 	bl	8000d4c <LL_SPI_IsActiveFlag_RXNE>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d016      	beq.n	8000f12 <OPENBL_SPI_ProtocolDetection+0x3e>
  {
    /* Check that Synchronization byte has been received on SPI */
    if (LL_SPI_ReceiveData8(SPIx) == SPI_SYNC_BYTE)
 8000ee4:	480e      	ldr	r0, [pc, #56]	; (8000f20 <OPENBL_SPI_ProtocolDetection+0x4c>)
 8000ee6:	f7ff ff52 	bl	8000d8e <LL_SPI_ReceiveData8>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b5a      	cmp	r3, #90	; 0x5a
 8000eee:	d10c      	bne.n	8000f0a <OPENBL_SPI_ProtocolDetection+0x36>
    {
      SpiDetected = 1U;
 8000ef0:	4b0c      	ldr	r3, [pc, #48]	; (8000f24 <OPENBL_SPI_ProtocolDetection+0x50>)
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	701a      	strb	r2, [r3, #0]

      /* Enable the interrupt of Rx not empty buffer */
      LL_SPI_EnableIT_RXNE(SPIx);
 8000ef6:	480a      	ldr	r0, [pc, #40]	; (8000f20 <OPENBL_SPI_ProtocolDetection+0x4c>)
 8000ef8:	f7ff ff3a 	bl	8000d70 <LL_SPI_EnableIT_RXNE>

      /* Send synchronization byte */
      OPENBL_SPI_SendByte(SYNC_BYTE);
 8000efc:	20a5      	movs	r0, #165	; 0xa5
 8000efe:	f005 fd47 	bl	8006990 <__OPENBL_SPI_SendByte_veneer>

      /* Send acknowledgment */
      OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 8000f02:	2079      	movs	r0, #121	; 0x79
 8000f04:	f000 f832 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
 8000f08:	e006      	b.n	8000f18 <OPENBL_SPI_ProtocolDetection+0x44>
    }
    else
    {
      SpiDetected = 0U;
 8000f0a:	4b06      	ldr	r3, [pc, #24]	; (8000f24 <OPENBL_SPI_ProtocolDetection+0x50>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	701a      	strb	r2, [r3, #0]
 8000f10:	e002      	b.n	8000f18 <OPENBL_SPI_ProtocolDetection+0x44>
    }
  }
  else
  {
    SpiDetected = 0U;
 8000f12:	4b04      	ldr	r3, [pc, #16]	; (8000f24 <OPENBL_SPI_ProtocolDetection+0x50>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	701a      	strb	r2, [r3, #0]
  }

  return SpiDetected;
 8000f18:	4b02      	ldr	r3, [pc, #8]	; (8000f24 <OPENBL_SPI_ProtocolDetection+0x50>)
 8000f1a:	781b      	ldrb	r3, [r3, #0]
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	40013000 	.word	0x40013000
 8000f24:	200003c6 	.word	0x200003c6

08000f28 <OPENBL_SPI_GetCommandOpcode>:
/**
 * @brief  This function is used to get the command opcode from the host.
 * @retval Returns the command.
 */
uint8_t OPENBL_SPI_GetCommandOpcode(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
  uint8_t command_opc;

  /* Disable busy byte */
  BusyState = 0U;
 8000f2e:	4b0e      	ldr	r3, [pc, #56]	; (8000f68 <OPENBL_SPI_GetCommandOpcode+0x40>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	701a      	strb	r2, [r3, #0]

  /* Check if there is any activity on SPI */
  while (OPENBL_SPI_ReadByte() != SPI_SYNC_BYTE)
 8000f34:	bf00      	nop
 8000f36:	f005 fd2f 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b5a      	cmp	r3, #90	; 0x5a
 8000f3e:	d1fa      	bne.n	8000f36 <OPENBL_SPI_GetCommandOpcode+0xe>
  {}

  /* Get the command opcode */
  command_opc = OPENBL_SPI_ReadByte();
 8000f40:	f005 fd2a 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8000f44:	4603      	mov	r3, r0
 8000f46:	71fb      	strb	r3, [r7, #7]

  /* Check the data integrity */
  if ((command_opc ^ OPENBL_SPI_ReadByte()) != 0xFFU)
 8000f48:	f005 fd26 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	461a      	mov	r2, r3
 8000f50:	79fb      	ldrb	r3, [r7, #7]
 8000f52:	4053      	eors	r3, r2
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	2bff      	cmp	r3, #255	; 0xff
 8000f58:	d001      	beq.n	8000f5e <OPENBL_SPI_GetCommandOpcode+0x36>
  {
    command_opc = ERROR_COMMAND;
 8000f5a:	23ec      	movs	r3, #236	; 0xec
 8000f5c:	71fb      	strb	r3, [r7, #7]
  }

  return command_opc;
 8000f5e:	79fb      	ldrb	r3, [r7, #7]
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	3708      	adds	r7, #8
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	200003c5 	.word	0x200003c5

08000f6c <OPENBL_SPI_SendAcknowledgeByte>:
/**
  * @brief  This function is used to send acknowledge byte through SPI pipe.
  * @retval None.
  */
void OPENBL_SPI_SendAcknowledgeByte(uint8_t Byte)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	4603      	mov	r3, r0
 8000f74:	71fb      	strb	r3, [r7, #7]
  /* Check the AN4286 for the acknowledge procedure */
  OPENBL_SPI_SendByte(SPI_DUMMY_BYTE);
 8000f76:	2000      	movs	r0, #0
 8000f78:	f005 fd0a 	bl	8006990 <__OPENBL_SPI_SendByte_veneer>

  OPENBL_SPI_SendByte(Byte);
 8000f7c:	79fb      	ldrb	r3, [r7, #7]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f005 fd06 	bl	8006990 <__OPENBL_SPI_SendByte_veneer>

  /* Wait for the host to send ACK synchronization byte */
  while (OPENBL_SPI_ReadByte() != ACK_BYTE)
 8000f84:	bf00      	nop
 8000f86:	f005 fd07 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b79      	cmp	r3, #121	; 0x79
 8000f8e:	d1fa      	bne.n	8000f86 <OPENBL_SPI_SendAcknowledgeByte+0x1a>
  {}

  OPENBL_SPI_SendByte(SPI_DUMMY_BYTE);
 8000f90:	2000      	movs	r0, #0
 8000f92:	f005 fcfd 	bl	8006990 <__OPENBL_SPI_SendByte_veneer>
}
 8000f96:	bf00      	nop
 8000f98:	3708      	adds	r7, #8
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
	...

08000fa0 <OPENBL_SPI_EnableBusyState>:
/**
  * @brief  This function enables the send of busy state.
  * @retval None.
  */
void OPENBL_SPI_EnableBusyState(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  BusyState = 1U;
 8000fa4:	4b03      	ldr	r3, [pc, #12]	; (8000fb4 <OPENBL_SPI_EnableBusyState+0x14>)
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	701a      	strb	r2, [r3, #0]
}
 8000faa:	bf00      	nop
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bc80      	pop	{r7}
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	200003c5 	.word	0x200003c5

08000fb8 <OPENBL_SPI_DisableBusyState>:
/**
  * @brief  This function disables the send of busy state.
  * @retval None.
  */
void OPENBL_SPI_DisableBusyState(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
  BusyState = 0U;
 8000fbc:	4b03      	ldr	r3, [pc, #12]	; (8000fcc <OPENBL_SPI_DisableBusyState+0x14>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	701a      	strb	r2, [r3, #0]
}
 8000fc2:	bf00      	nop
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bc80      	pop	{r7}
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	200003c5 	.word	0x200003c5

08000fd0 <OPENBL_SPI_SpecialCommandProcess>:
 *         The user must define the special commands routine here.
 * @param  SpecialCmd Pointer to the OPENBL_SpecialCmdTypeDef structure.
 * @retval Returns NACK status in case of error else returns ACK status.
 */
void OPENBL_SPI_SpecialCommandProcess(OPENBL_SpecialCmdTypeDef *SpecialCmd)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  switch (SpecialCmd->OpCode)
  {
    /* Unknown command opcode */
    default:
      if (SpecialCmd->CmdType == OPENBL_SPECIAL_CMD)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d10c      	bne.n	8000ffa <OPENBL_SPI_SpecialCommandProcess+0x2a>
      {
        /* Send NULL data size */
        OPENBL_SPI_SendByte(0x00U);
 8000fe0:	2000      	movs	r0, #0
 8000fe2:	f005 fcd5 	bl	8006990 <__OPENBL_SPI_SendByte_veneer>
        OPENBL_SPI_SendByte(0x00U);
 8000fe6:	2000      	movs	r0, #0
 8000fe8:	f005 fcd2 	bl	8006990 <__OPENBL_SPI_SendByte_veneer>

        /* Send NULL status size */
        OPENBL_SPI_SendByte(0x00U);
 8000fec:	2000      	movs	r0, #0
 8000fee:	f005 fccf 	bl	8006990 <__OPENBL_SPI_SendByte_veneer>
        OPENBL_SPI_SendByte(0x00U);
 8000ff2:	2000      	movs	r0, #0
 8000ff4:	f005 fccc 	bl	8006990 <__OPENBL_SPI_SendByte_veneer>
      {
        /* Send NULL status size */
        OPENBL_SPI_SendByte(0x00U);
        OPENBL_SPI_SendByte(0x00U);
      }
      break;
 8000ff8:	e009      	b.n	800100e <OPENBL_SPI_SpecialCommandProcess+0x3e>
      else if (SpecialCmd->CmdType == OPENBL_EXTENDED_SPECIAL_CMD)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	2b02      	cmp	r3, #2
 8001000:	d105      	bne.n	800100e <OPENBL_SPI_SpecialCommandProcess+0x3e>
        OPENBL_SPI_SendByte(0x00U);
 8001002:	2000      	movs	r0, #0
 8001004:	f005 fcc4 	bl	8006990 <__OPENBL_SPI_SendByte_veneer>
        OPENBL_SPI_SendByte(0x00U);
 8001008:	2000      	movs	r0, #0
 800100a:	f005 fcc1 	bl	8006990 <__OPENBL_SPI_SendByte_veneer>
      break;
 800100e:	bf00      	nop
  }
}
 8001010:	bf00      	nop
 8001012:	3708      	adds	r7, #8
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}

08001018 <OPENBL_ICP_Read>:
  * @brief  This function is used to read data from a given address.
  * @param  Address The address to be read.
  * @retval Returns the read value.
  */
uint8_t OPENBL_ICP_Read(uint32_t Address)
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  return (*(uint8_t *)(Address));
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	781b      	ldrb	r3, [r3, #0]
}
 8001024:	4618      	mov	r0, r3
 8001026:	370c      	adds	r7, #12
 8001028:	46bd      	mov	sp, r7
 800102a:	bc80      	pop	{r7}
 800102c:	4770      	bx	lr

0800102e <LL_AHB2_GRP1_EnableClock>:
{
 800102e:	b480      	push	{r7}
 8001030:	b085      	sub	sp, #20
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001036:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800103a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800103c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	4313      	orrs	r3, r2
 8001044:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001046:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800104a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	4013      	ands	r3, r2
 8001050:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001052:	68fb      	ldr	r3, [r7, #12]
}
 8001054:	bf00      	nop
 8001056:	3714      	adds	r7, #20
 8001058:	46bd      	mov	sp, r7
 800105a:	bc80      	pop	{r7}
 800105c:	4770      	bx	lr

0800105e <LL_APB2_GRP1_EnableClock>:
{
 800105e:	b480      	push	{r7}
 8001060:	b085      	sub	sp, #20
 8001062:	af00      	add	r7, sp, #0
 8001064:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001066:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800106a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800106c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	4313      	orrs	r3, r2
 8001074:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001076:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800107a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	4013      	ands	r3, r2
 8001080:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001082:	68fb      	ldr	r3, [r7, #12]
}
 8001084:	bf00      	nop
 8001086:	3714      	adds	r7, #20
 8001088:	46bd      	mov	sp, r7
 800108a:	bc80      	pop	{r7}
 800108c:	4770      	bx	lr

0800108e <LL_APB2_GRP1_DisableClock>:
{
 800108e:	b480      	push	{r7}
 8001090:	b083      	sub	sp, #12
 8001092:	af00      	add	r7, sp, #0
 8001094:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8001096:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800109a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	43db      	mvns	r3, r3
 80010a0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80010a4:	4013      	ands	r3, r2
 80010a6:	660b      	str	r3, [r1, #96]	; 0x60
}
 80010a8:	bf00      	nop
 80010aa:	370c      	adds	r7, #12
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bc80      	pop	{r7}
 80010b0:	4770      	bx	lr

080010b2 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80010b2:	b480      	push	{r7}
 80010b4:	b083      	sub	sp, #12
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f043 0201 	orr.w	r2, r3, #1
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	601a      	str	r2, [r3, #0]
}
 80010c6:	bf00      	nop
 80010c8:	370c      	adds	r7, #12
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bc80      	pop	{r7}
 80010ce:	4770      	bx	lr

080010d0 <LL_USART_Disable>:
  * @rmtoll CR1          UE            LL_USART_Disable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Disable(USART_TypeDef *USARTx)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f023 0201 	bic.w	r2, r3, #1
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	601a      	str	r2, [r3, #0]
}
 80010e4:	bf00      	nop
 80010e6:	370c      	adds	r7, #12
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bc80      	pop	{r7}
 80010ec:	4770      	bx	lr

080010ee <LL_USART_EnableAutoBaudRate>:
  * @rmtoll CR2          ABREN         LL_USART_EnableAutoBaudRate
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableAutoBaudRate(USART_TypeDef *USARTx)
{
 80010ee:	b480      	push	{r7}
 80010f0:	b083      	sub	sp, #12
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR2, USART_CR2_ABREN);
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	605a      	str	r2, [r3, #4]
}
 8001102:	bf00      	nop
 8001104:	370c      	adds	r7, #12
 8001106:	46bd      	mov	sp, r7
 8001108:	bc80      	pop	{r7}
 800110a:	4770      	bx	lr

0800110c <LL_USART_SetAutoBaudRateMode>:
  *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME
  *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_55_FRAME
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetAutoBaudRateMode(USART_TypeDef *USARTx, uint32_t AutoBaudRateMode)
{
 800110c:	b480      	push	{r7}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_ABRMODE, AutoBaudRateMode);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	f423 02c0 	bic.w	r2, r3, #6291456	; 0x600000
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	431a      	orrs	r2, r3
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	605a      	str	r2, [r3, #4]
}
 8001126:	bf00      	nop
 8001128:	370c      	adds	r7, #12
 800112a:	46bd      	mov	sp, r7
 800112c:	bc80      	pop	{r7}
 800112e:	4770      	bx	lr

08001130 <LL_USART_IsActiveFlag_RXNE_RXFNE>:
  * @rmtoll ISR          RXNE_RXFNE    LL_USART_IsActiveFlag_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	69db      	ldr	r3, [r3, #28]
 800113c:	f003 0320 	and.w	r3, r3, #32
 8001140:	2b20      	cmp	r3, #32
 8001142:	d101      	bne.n	8001148 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 8001144:	2301      	movs	r3, #1
 8001146:	e000      	b.n	800114a <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 8001148:	2300      	movs	r3, #0
}
 800114a:	4618      	mov	r0, r3
 800114c:	370c      	adds	r7, #12
 800114e:	46bd      	mov	sp, r7
 8001150:	bc80      	pop	{r7}
 8001152:	4770      	bx	lr

08001154 <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	69db      	ldr	r3, [r3, #28]
 8001160:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001164:	2b40      	cmp	r3, #64	; 0x40
 8001166:	d101      	bne.n	800116c <LL_USART_IsActiveFlag_TC+0x18>
 8001168:	2301      	movs	r3, #1
 800116a:	e000      	b.n	800116e <LL_USART_IsActiveFlag_TC+0x1a>
 800116c:	2300      	movs	r3, #0
}
 800116e:	4618      	mov	r0, r3
 8001170:	370c      	adds	r7, #12
 8001172:	46bd      	mov	sp, r7
 8001174:	bc80      	pop	{r7}
 8001176:	4770      	bx	lr

08001178 <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001184:	b2db      	uxtb	r3, r3
}
 8001186:	4618      	mov	r0, r3
 8001188:	370c      	adds	r7, #12
 800118a:	46bd      	mov	sp, r7
 800118c:	bc80      	pop	{r7}
 800118e:	4770      	bx	lr

08001190 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8001190:	b480      	push	{r7}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
 8001198:	460b      	mov	r3, r1
 800119a:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 800119c:	78fa      	ldrb	r2, [r7, #3]
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80011a2:	bf00      	nop
 80011a4:	370c      	adds	r7, #12
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bc80      	pop	{r7}
 80011aa:	4770      	bx	lr

080011ac <OPENBL_USART_Init>:
/**
 * @brief  This function is used to initialize the used USART instance.
 * @retval None.
 */
static void OPENBL_USART_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b088      	sub	sp, #32
 80011b0:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct;

  USART_InitStruct.PrescalerValue      = LL_USART_PRESCALER_DIV1;
 80011b2:	2300      	movs	r3, #0
 80011b4:	603b      	str	r3, [r7, #0]
  USART_InitStruct.BaudRate            = 115200U;
 80011b6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80011ba:	607b      	str	r3, [r7, #4]
  USART_InitStruct.DataWidth           = LL_USART_DATAWIDTH_9B;
 80011bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011c0:	60bb      	str	r3, [r7, #8]
  USART_InitStruct.StopBits            = LL_USART_STOPBITS_1;
 80011c2:	2300      	movs	r3, #0
 80011c4:	60fb      	str	r3, [r7, #12]
  USART_InitStruct.Parity              = LL_USART_PARITY_EVEN;
 80011c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011ca:	613b      	str	r3, [r7, #16]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80011cc:	2300      	movs	r3, #0
 80011ce:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.TransferDirection   = LL_USART_DIRECTION_TX_RX;
 80011d0:	230c      	movs	r3, #12
 80011d2:	617b      	str	r3, [r7, #20]
  USART_InitStruct.OverSampling        = LL_USART_OVERSAMPLING_16;
 80011d4:	2300      	movs	r3, #0
 80011d6:	61fb      	str	r3, [r7, #28]

  if (IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx))
  {
    LL_USART_EnableAutoBaudRate(USARTx);
 80011d8:	4809      	ldr	r0, [pc, #36]	; (8001200 <OPENBL_USART_Init+0x54>)
 80011da:	f7ff ff88 	bl	80010ee <LL_USART_EnableAutoBaudRate>
    LL_USART_SetAutoBaudRateMode(USARTx, LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME);
 80011de:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80011e2:	4807      	ldr	r0, [pc, #28]	; (8001200 <OPENBL_USART_Init+0x54>)
 80011e4:	f7ff ff92 	bl	800110c <LL_USART_SetAutoBaudRateMode>
  {
    LL_USART_DisableAutoBaudRate(USARTx);
    USART_InitStruct.BaudRate = 115200U;
  }

  LL_USART_Init(USARTx, &USART_InitStruct);
 80011e8:	463b      	mov	r3, r7
 80011ea:	4619      	mov	r1, r3
 80011ec:	4804      	ldr	r0, [pc, #16]	; (8001200 <OPENBL_USART_Init+0x54>)
 80011ee:	f003 f965 	bl	80044bc <LL_USART_Init>
  LL_USART_Enable(USARTx);
 80011f2:	4803      	ldr	r0, [pc, #12]	; (8001200 <OPENBL_USART_Init+0x54>)
 80011f4:	f7ff ff5d 	bl	80010b2 <LL_USART_Enable>
}
 80011f8:	bf00      	nop
 80011fa:	3720      	adds	r7, #32
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	40013800 	.word	0x40013800

08001204 <OPENBL_USART_Configuration>:
/**
 * @brief  This function is used to configure USART pins and then initialize the used USART instance.
 * @retval None.
 */
void OPENBL_USART_Configuration(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b086      	sub	sp, #24
 8001208:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable all resources clocks --------------------------------------------*/
  /* Enable used GPIOx clocks */
  USARTx_GPIO_CLK_TX_ENABLE();
 800120a:	2002      	movs	r0, #2
 800120c:	f7ff ff0f 	bl	800102e <LL_AHB2_GRP1_EnableClock>
  USARTx_GPIO_CLK_RX_ENABLE();
 8001210:	2002      	movs	r0, #2
 8001212:	f7ff ff0c 	bl	800102e <LL_AHB2_GRP1_EnableClock>

  /* Enable USART clock */
  USARTx_CLK_ENABLE();
 8001216:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800121a:	f7ff ff20 	bl	800105e <LL_APB2_GRP1_EnableClock>
    +-----+-------------+
    | TX  |     PA9     |
    +-----+-------------+
    | RX  |     PA10    |
    +-----+-------------+ */
  GPIO_InitStruct.Pin       = USARTx_TX_PIN;
 800121e:	2340      	movs	r3, #64	; 0x40
 8001220:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001222:	2302      	movs	r3, #2
 8001224:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8001226:	2301      	movs	r3, #1
 8001228:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 800122a:	2302      	movs	r3, #2
 800122c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = USARTx_ALTERNATE;
 800122e:	2307      	movs	r3, #7
 8001230:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 8001232:	1d3b      	adds	r3, r7, #4
 8001234:	4619      	mov	r1, r3
 8001236:	4808      	ldr	r0, [pc, #32]	; (8001258 <OPENBL_USART_Configuration+0x54>)
 8001238:	f001 f930 	bl	800249c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 800123c:	2380      	movs	r3, #128	; 0x80
 800123e:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 8001240:	1d3b      	adds	r3, r7, #4
 8001242:	4619      	mov	r1, r3
 8001244:	4804      	ldr	r0, [pc, #16]	; (8001258 <OPENBL_USART_Configuration+0x54>)
 8001246:	f001 f929 	bl	800249c <HAL_GPIO_Init>

  OPENBL_USART_Init();
 800124a:	f7ff ffaf 	bl	80011ac <OPENBL_USART_Init>
}
 800124e:	bf00      	nop
 8001250:	3718      	adds	r7, #24
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	48000400 	.word	0x48000400

0800125c <OPENBL_USART_DeInit>:
/**
 * @brief  This function is used to De-initialize the USART pins and instance.
 * @retval None.
 */
void OPENBL_USART_DeInit(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* Only de-initialize the USART if it is not the current detected interface */
  if (UsartDetected == 0U)
 8001260:	4b06      	ldr	r3, [pc, #24]	; (800127c <OPENBL_USART_DeInit+0x20>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d106      	bne.n	8001276 <OPENBL_USART_DeInit+0x1a>
  {
    LL_USART_Disable(USARTx);
 8001268:	4805      	ldr	r0, [pc, #20]	; (8001280 <OPENBL_USART_DeInit+0x24>)
 800126a:	f7ff ff31 	bl	80010d0 <LL_USART_Disable>

    USARTx_CLK_DISABLE();
 800126e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001272:	f7ff ff0c 	bl	800108e <LL_APB2_GRP1_DisableClock>
  }
}
 8001276:	bf00      	nop
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	200003c7 	.word	0x200003c7
 8001280:	40013800 	.word	0x40013800

08001284 <OPENBL_USART_ProtocolDetection>:
/**
 * @brief  This function is used to detect if there is any activity on USART protocol.
 * @retval Returns 1 if interface is detected else 0.
 */
uint8_t OPENBL_USART_ProtocolDetection(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* Check if the USARTx is addressed */
  if (((USARTx->ISR & LL_USART_ISR_ABRF) != 0) && ((USARTx->ISR & LL_USART_ISR_ABRE) == 0))
 8001288:	4b0d      	ldr	r3, [pc, #52]	; (80012c0 <OPENBL_USART_ProtocolDetection+0x3c>)
 800128a:	69db      	ldr	r3, [r3, #28]
 800128c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001290:	2b00      	cmp	r3, #0
 8001292:	d00e      	beq.n	80012b2 <OPENBL_USART_ProtocolDetection+0x2e>
 8001294:	4b0a      	ldr	r3, [pc, #40]	; (80012c0 <OPENBL_USART_ProtocolDetection+0x3c>)
 8001296:	69db      	ldr	r3, [r3, #28]
 8001298:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800129c:	2b00      	cmp	r3, #0
 800129e:	d108      	bne.n	80012b2 <OPENBL_USART_ProtocolDetection+0x2e>
  {
    /* Read byte in order to flush the 0x7F synchronization byte */
    OPENBL_USART_ReadByte();
 80012a0:	f000 f82a 	bl	80012f8 <OPENBL_USART_ReadByte>

    /* Acknowledge the host */
    OPENBL_USART_SendByte(ACK_BYTE);
 80012a4:	2079      	movs	r0, #121	; 0x79
 80012a6:	f000 f83b 	bl	8001320 <OPENBL_USART_SendByte>

    UsartDetected = 1U;
 80012aa:	4b06      	ldr	r3, [pc, #24]	; (80012c4 <OPENBL_USART_ProtocolDetection+0x40>)
 80012ac:	2201      	movs	r2, #1
 80012ae:	701a      	strb	r2, [r3, #0]
 80012b0:	e002      	b.n	80012b8 <OPENBL_USART_ProtocolDetection+0x34>
  }
  else
  {
    UsartDetected = 0U;
 80012b2:	4b04      	ldr	r3, [pc, #16]	; (80012c4 <OPENBL_USART_ProtocolDetection+0x40>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	701a      	strb	r2, [r3, #0]
  }

  return UsartDetected;
 80012b8:	4b02      	ldr	r3, [pc, #8]	; (80012c4 <OPENBL_USART_ProtocolDetection+0x40>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
}
 80012bc:	4618      	mov	r0, r3
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	40013800 	.word	0x40013800
 80012c4:	200003c7 	.word	0x200003c7

080012c8 <OPENBL_USART_GetCommandOpcode>:
/**
 * @brief  This function is used to get the command opcode from the host.
 * @retval Returns the command.
 */
uint8_t OPENBL_USART_GetCommandOpcode(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
  uint8_t command_opc;

  /* Get the command opcode */
  command_opc = OPENBL_USART_ReadByte();
 80012ce:	f000 f813 	bl	80012f8 <OPENBL_USART_ReadByte>
 80012d2:	4603      	mov	r3, r0
 80012d4:	71fb      	strb	r3, [r7, #7]

  /* Check the data integrity */
  if ((command_opc ^ OPENBL_USART_ReadByte()) != 0xFFU)
 80012d6:	f000 f80f 	bl	80012f8 <OPENBL_USART_ReadByte>
 80012da:	4603      	mov	r3, r0
 80012dc:	461a      	mov	r2, r3
 80012de:	79fb      	ldrb	r3, [r7, #7]
 80012e0:	4053      	eors	r3, r2
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	2bff      	cmp	r3, #255	; 0xff
 80012e6:	d001      	beq.n	80012ec <OPENBL_USART_GetCommandOpcode+0x24>
  {
    command_opc = ERROR_COMMAND;
 80012e8:	23ec      	movs	r3, #236	; 0xec
 80012ea:	71fb      	strb	r3, [r7, #7]
  }

  return command_opc;
 80012ec:	79fb      	ldrb	r3, [r7, #7]
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	3708      	adds	r7, #8
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
	...

080012f8 <OPENBL_USART_ReadByte>:
/**
  * @brief  This function is used to read one byte from USART pipe.
  * @retval Returns the read byte.
  */
uint8_t OPENBL_USART_ReadByte(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
  while (!LL_USART_IsActiveFlag_RXNE(USARTx))
 80012fc:	e001      	b.n	8001302 <OPENBL_USART_ReadByte+0xa>
  {
    OPENBL_IWDG_Refresh();
 80012fe:	f7ff fae1 	bl	80008c4 <OPENBL_IWDG_Refresh>
  while (!LL_USART_IsActiveFlag_RXNE(USARTx))
 8001302:	4806      	ldr	r0, [pc, #24]	; (800131c <OPENBL_USART_ReadByte+0x24>)
 8001304:	f7ff ff14 	bl	8001130 <LL_USART_IsActiveFlag_RXNE_RXFNE>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d0f7      	beq.n	80012fe <OPENBL_USART_ReadByte+0x6>
  }

  return LL_USART_ReceiveData8(USARTx);
 800130e:	4803      	ldr	r0, [pc, #12]	; (800131c <OPENBL_USART_ReadByte+0x24>)
 8001310:	f7ff ff32 	bl	8001178 <LL_USART_ReceiveData8>
 8001314:	4603      	mov	r3, r0
}
 8001316:	4618      	mov	r0, r3
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	40013800 	.word	0x40013800

08001320 <OPENBL_USART_SendByte>:
  * @brief  This function is used to send one byte through USART pipe.
  * @param  Byte The byte to be sent.
  * @retval None.
  */
void OPENBL_USART_SendByte(uint8_t Byte)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	4603      	mov	r3, r0
 8001328:	71fb      	strb	r3, [r7, #7]
  LL_USART_TransmitData8(USARTx, (Byte & 0xFFU));
 800132a:	79fb      	ldrb	r3, [r7, #7]
 800132c:	4619      	mov	r1, r3
 800132e:	4807      	ldr	r0, [pc, #28]	; (800134c <OPENBL_USART_SendByte+0x2c>)
 8001330:	f7ff ff2e 	bl	8001190 <LL_USART_TransmitData8>

  while (!LL_USART_IsActiveFlag_TC(USARTx))
 8001334:	bf00      	nop
 8001336:	4805      	ldr	r0, [pc, #20]	; (800134c <OPENBL_USART_SendByte+0x2c>)
 8001338:	f7ff ff0c 	bl	8001154 <LL_USART_IsActiveFlag_TC>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d0f9      	beq.n	8001336 <OPENBL_USART_SendByte+0x16>
  {
  }
}
 8001342:	bf00      	nop
 8001344:	bf00      	nop
 8001346:	3708      	adds	r7, #8
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	40013800 	.word	0x40013800

08001350 <OPENBL_USART_SpecialCommandProcess>:
 *         The user must define the special commands routine here.
 * @param  SpecialCmd Pointer to the OPENBL_SpecialCmdTypeDef structure.
 * @retval Returns NACK status in case of error else returns ACK status.
 */
void OPENBL_USART_SpecialCommandProcess(OPENBL_SpecialCmdTypeDef *SpecialCmd)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  switch (SpecialCmd->OpCode)
  {
    /* Unknown command opcode */
    default:
      if (SpecialCmd->CmdType == OPENBL_SPECIAL_CMD)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	2b01      	cmp	r3, #1
 800135e:	d10c      	bne.n	800137a <OPENBL_USART_SpecialCommandProcess+0x2a>
      {
        /* Send NULL data size */
        OPENBL_USART_SendByte(0x00U);
 8001360:	2000      	movs	r0, #0
 8001362:	f7ff ffdd 	bl	8001320 <OPENBL_USART_SendByte>
        OPENBL_USART_SendByte(0x00U);
 8001366:	2000      	movs	r0, #0
 8001368:	f7ff ffda 	bl	8001320 <OPENBL_USART_SendByte>

        /* Send NULL status size */
        OPENBL_USART_SendByte(0x00U);
 800136c:	2000      	movs	r0, #0
 800136e:	f7ff ffd7 	bl	8001320 <OPENBL_USART_SendByte>
        OPENBL_USART_SendByte(0x00U);
 8001372:	2000      	movs	r0, #0
 8001374:	f7ff ffd4 	bl	8001320 <OPENBL_USART_SendByte>
      {
        /* Send NULL status size */
        OPENBL_USART_SendByte(0x00U);
        OPENBL_USART_SendByte(0x00U);
      }
      break;
 8001378:	e009      	b.n	800138e <OPENBL_USART_SpecialCommandProcess+0x3e>
      else if (SpecialCmd->CmdType == OPENBL_EXTENDED_SPECIAL_CMD)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	2b02      	cmp	r3, #2
 8001380:	d105      	bne.n	800138e <OPENBL_USART_SpecialCommandProcess+0x3e>
        OPENBL_USART_SendByte(0x00U);
 8001382:	2000      	movs	r0, #0
 8001384:	f7ff ffcc 	bl	8001320 <OPENBL_USART_SendByte>
        OPENBL_USART_SendByte(0x00U);
 8001388:	2000      	movs	r0, #0
 800138a:	f7ff ffc9 	bl	8001320 <OPENBL_USART_SendByte>
      break;
 800138e:	bf00      	nop
  }
}
 8001390:	bf00      	nop
 8001392:	3708      	adds	r7, #8
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}

08001398 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001398:	480d      	ldr	r0, [pc, #52]	; (80013d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800139a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800139c:	f000 f825 	bl	80013ea <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013a0:	480c      	ldr	r0, [pc, #48]	; (80013d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80013a2:	490d      	ldr	r1, [pc, #52]	; (80013d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80013a4:	4a0d      	ldr	r2, [pc, #52]	; (80013dc <LoopForever+0xe>)
  movs r3, #0
 80013a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013a8:	e002      	b.n	80013b0 <LoopCopyDataInit>

080013aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013ae:	3304      	adds	r3, #4

080013b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013b4:	d3f9      	bcc.n	80013aa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013b6:	4a0a      	ldr	r2, [pc, #40]	; (80013e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80013b8:	4c0a      	ldr	r4, [pc, #40]	; (80013e4 <LoopForever+0x16>)
  movs r3, #0
 80013ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013bc:	e001      	b.n	80013c2 <LoopFillZerobss>

080013be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013c0:	3204      	adds	r2, #4

080013c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013c4:	d3fb      	bcc.n	80013be <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80013c6:	f005 fab1 	bl	800692c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013ca:	f7fe fed5 	bl	8000178 <main>

080013ce <LoopForever>:

LoopForever:
    b LoopForever
 80013ce:	e7fe      	b.n	80013ce <LoopForever>
  ldr   r0, =_estack
 80013d0:	20001800 	.word	0x20001800
  ldr r0, =_sdata
 80013d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013d8:	20000378 	.word	0x20000378
  ldr r2, =_sidata
 80013dc:	08006aa8 	.word	0x08006aa8
  ldr r2, =_sbss
 80013e0:	20000378 	.word	0x20000378
  ldr r4, =_ebss
 80013e4:	20000e48 	.word	0x20000e48

080013e8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013e8:	e7fe      	b.n	80013e8 <ADC_IRQHandler>

080013ea <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013ea:	b480      	push	{r7}
 80013ec:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 80013ee:	bf00      	nop
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bc80      	pop	{r7}
 80013f4:	4770      	bx	lr
	...

080013f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013fe:	2300      	movs	r3, #0
 8001400:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001402:	2003      	movs	r0, #3
 8001404:	f000 f964 	bl	80016d0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001408:	f002 fab0 	bl	800396c <HAL_RCC_GetHCLKFreq>
 800140c:	4603      	mov	r3, r0
 800140e:	4a09      	ldr	r2, [pc, #36]	; (8001434 <HAL_Init+0x3c>)
 8001410:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001412:	200f      	movs	r0, #15
 8001414:	f000 f816 	bl	8001444 <HAL_InitTick>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d002      	beq.n	8001424 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800141e:	2301      	movs	r3, #1
 8001420:	71fb      	strb	r3, [r7, #7]
 8001422:	e001      	b.n	8001428 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001424:	f000 f808 	bl	8001438 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001428:	79fb      	ldrb	r3, [r7, #7]
}
 800142a:	4618      	mov	r0, r3
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	2000014c 	.word	0x2000014c

08001438 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 800143c:	bf00      	nop
 800143e:	46bd      	mov	sp, r7
 8001440:	bc80      	pop	{r7}
 8001442:	4770      	bx	lr

08001444 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b084      	sub	sp, #16
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800144c:	2300      	movs	r3, #0
 800144e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001450:	4b17      	ldr	r3, [pc, #92]	; (80014b0 <HAL_InitTick+0x6c>)
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d024      	beq.n	80014a2 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001458:	f002 fa88 	bl	800396c <HAL_RCC_GetHCLKFreq>
 800145c:	4602      	mov	r2, r0
 800145e:	4b14      	ldr	r3, [pc, #80]	; (80014b0 <HAL_InitTick+0x6c>)
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	4619      	mov	r1, r3
 8001464:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001468:	fbb3 f3f1 	udiv	r3, r3, r1
 800146c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001470:	4618      	mov	r0, r3
 8001472:	f000 f96e 	bl	8001752 <HAL_SYSTICK_Config>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d10f      	bne.n	800149c <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2b0f      	cmp	r3, #15
 8001480:	d809      	bhi.n	8001496 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001482:	2200      	movs	r2, #0
 8001484:	6879      	ldr	r1, [r7, #4]
 8001486:	f04f 30ff 	mov.w	r0, #4294967295
 800148a:	f000 f92c 	bl	80016e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800148e:	4a09      	ldr	r2, [pc, #36]	; (80014b4 <HAL_InitTick+0x70>)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6013      	str	r3, [r2, #0]
 8001494:	e007      	b.n	80014a6 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	73fb      	strb	r3, [r7, #15]
 800149a:	e004      	b.n	80014a6 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 800149c:	2301      	movs	r3, #1
 800149e:	73fb      	strb	r3, [r7, #15]
 80014a0:	e001      	b.n	80014a6 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 80014a2:	2301      	movs	r3, #1
 80014a4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80014a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3710      	adds	r7, #16
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	20000154 	.word	0x20000154
 80014b4:	20000150 	.word	0x20000150

080014b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80014bc:	4b05      	ldr	r3, [pc, #20]	; (80014d4 <HAL_IncTick+0x1c>)
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	461a      	mov	r2, r3
 80014c2:	4b05      	ldr	r3, [pc, #20]	; (80014d8 <HAL_IncTick+0x20>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4413      	add	r3, r2
 80014c8:	4a03      	ldr	r2, [pc, #12]	; (80014d8 <HAL_IncTick+0x20>)
 80014ca:	6013      	str	r3, [r2, #0]
}
 80014cc:	bf00      	nop
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bc80      	pop	{r7}
 80014d2:	4770      	bx	lr
 80014d4:	20000154 	.word	0x20000154
 80014d8:	200003c8 	.word	0x200003c8

080014dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  return uwTick;
 80014e0:	4b02      	ldr	r3, [pc, #8]	; (80014ec <HAL_GetTick+0x10>)
 80014e2:	681b      	ldr	r3, [r3, #0]
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bc80      	pop	{r7}
 80014ea:	4770      	bx	lr
 80014ec:	200003c8 	.word	0x200003c8

080014f0 <__NVIC_SetPriorityGrouping>:
{
 80014f0:	b480      	push	{r7}
 80014f2:	b085      	sub	sp, #20
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	f003 0307 	and.w	r3, r3, #7
 80014fe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001500:	4b0c      	ldr	r3, [pc, #48]	; (8001534 <__NVIC_SetPriorityGrouping+0x44>)
 8001502:	68db      	ldr	r3, [r3, #12]
 8001504:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001506:	68ba      	ldr	r2, [r7, #8]
 8001508:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800150c:	4013      	ands	r3, r2
 800150e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001518:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800151c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001520:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001522:	4a04      	ldr	r2, [pc, #16]	; (8001534 <__NVIC_SetPriorityGrouping+0x44>)
 8001524:	68bb      	ldr	r3, [r7, #8]
 8001526:	60d3      	str	r3, [r2, #12]
}
 8001528:	bf00      	nop
 800152a:	3714      	adds	r7, #20
 800152c:	46bd      	mov	sp, r7
 800152e:	bc80      	pop	{r7}
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	e000ed00 	.word	0xe000ed00

08001538 <__NVIC_GetPriorityGrouping>:
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800153c:	4b04      	ldr	r3, [pc, #16]	; (8001550 <__NVIC_GetPriorityGrouping+0x18>)
 800153e:	68db      	ldr	r3, [r3, #12]
 8001540:	0a1b      	lsrs	r3, r3, #8
 8001542:	f003 0307 	and.w	r3, r3, #7
}
 8001546:	4618      	mov	r0, r3
 8001548:	46bd      	mov	sp, r7
 800154a:	bc80      	pop	{r7}
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	e000ed00 	.word	0xe000ed00

08001554 <__NVIC_EnableIRQ>:
{
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	4603      	mov	r3, r0
 800155c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800155e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001562:	2b00      	cmp	r3, #0
 8001564:	db0b      	blt.n	800157e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001566:	79fb      	ldrb	r3, [r7, #7]
 8001568:	f003 021f 	and.w	r2, r3, #31
 800156c:	4906      	ldr	r1, [pc, #24]	; (8001588 <__NVIC_EnableIRQ+0x34>)
 800156e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001572:	095b      	lsrs	r3, r3, #5
 8001574:	2001      	movs	r0, #1
 8001576:	fa00 f202 	lsl.w	r2, r0, r2
 800157a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800157e:	bf00      	nop
 8001580:	370c      	adds	r7, #12
 8001582:	46bd      	mov	sp, r7
 8001584:	bc80      	pop	{r7}
 8001586:	4770      	bx	lr
 8001588:	e000e100 	.word	0xe000e100

0800158c <__NVIC_DisableIRQ>:
{
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	4603      	mov	r3, r0
 8001594:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159a:	2b00      	cmp	r3, #0
 800159c:	db12      	blt.n	80015c4 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800159e:	79fb      	ldrb	r3, [r7, #7]
 80015a0:	f003 021f 	and.w	r2, r3, #31
 80015a4:	490a      	ldr	r1, [pc, #40]	; (80015d0 <__NVIC_DisableIRQ+0x44>)
 80015a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015aa:	095b      	lsrs	r3, r3, #5
 80015ac:	2001      	movs	r0, #1
 80015ae:	fa00 f202 	lsl.w	r2, r0, r2
 80015b2:	3320      	adds	r3, #32
 80015b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80015b8:	f3bf 8f4f 	dsb	sy
}
 80015bc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80015be:	f3bf 8f6f 	isb	sy
}
 80015c2:	bf00      	nop
}
 80015c4:	bf00      	nop
 80015c6:	370c      	adds	r7, #12
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bc80      	pop	{r7}
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	e000e100 	.word	0xe000e100

080015d4 <__NVIC_SetPriority>:
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	4603      	mov	r3, r0
 80015dc:	6039      	str	r1, [r7, #0]
 80015de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	db0a      	blt.n	80015fe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	b2da      	uxtb	r2, r3
 80015ec:	490c      	ldr	r1, [pc, #48]	; (8001620 <__NVIC_SetPriority+0x4c>)
 80015ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f2:	0112      	lsls	r2, r2, #4
 80015f4:	b2d2      	uxtb	r2, r2
 80015f6:	440b      	add	r3, r1
 80015f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80015fc:	e00a      	b.n	8001614 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	b2da      	uxtb	r2, r3
 8001602:	4908      	ldr	r1, [pc, #32]	; (8001624 <__NVIC_SetPriority+0x50>)
 8001604:	79fb      	ldrb	r3, [r7, #7]
 8001606:	f003 030f 	and.w	r3, r3, #15
 800160a:	3b04      	subs	r3, #4
 800160c:	0112      	lsls	r2, r2, #4
 800160e:	b2d2      	uxtb	r2, r2
 8001610:	440b      	add	r3, r1
 8001612:	761a      	strb	r2, [r3, #24]
}
 8001614:	bf00      	nop
 8001616:	370c      	adds	r7, #12
 8001618:	46bd      	mov	sp, r7
 800161a:	bc80      	pop	{r7}
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	e000e100 	.word	0xe000e100
 8001624:	e000ed00 	.word	0xe000ed00

08001628 <NVIC_EncodePriority>:
{
 8001628:	b480      	push	{r7}
 800162a:	b089      	sub	sp, #36	; 0x24
 800162c:	af00      	add	r7, sp, #0
 800162e:	60f8      	str	r0, [r7, #12]
 8001630:	60b9      	str	r1, [r7, #8]
 8001632:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	f003 0307 	and.w	r3, r3, #7
 800163a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	f1c3 0307 	rsb	r3, r3, #7
 8001642:	2b04      	cmp	r3, #4
 8001644:	bf28      	it	cs
 8001646:	2304      	movcs	r3, #4
 8001648:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	3304      	adds	r3, #4
 800164e:	2b06      	cmp	r3, #6
 8001650:	d902      	bls.n	8001658 <NVIC_EncodePriority+0x30>
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	3b03      	subs	r3, #3
 8001656:	e000      	b.n	800165a <NVIC_EncodePriority+0x32>
 8001658:	2300      	movs	r3, #0
 800165a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800165c:	f04f 32ff 	mov.w	r2, #4294967295
 8001660:	69bb      	ldr	r3, [r7, #24]
 8001662:	fa02 f303 	lsl.w	r3, r2, r3
 8001666:	43da      	mvns	r2, r3
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	401a      	ands	r2, r3
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001670:	f04f 31ff 	mov.w	r1, #4294967295
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	fa01 f303 	lsl.w	r3, r1, r3
 800167a:	43d9      	mvns	r1, r3
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001680:	4313      	orrs	r3, r2
}
 8001682:	4618      	mov	r0, r3
 8001684:	3724      	adds	r7, #36	; 0x24
 8001686:	46bd      	mov	sp, r7
 8001688:	bc80      	pop	{r7}
 800168a:	4770      	bx	lr

0800168c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	3b01      	subs	r3, #1
 8001698:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800169c:	d301      	bcc.n	80016a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800169e:	2301      	movs	r3, #1
 80016a0:	e00f      	b.n	80016c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016a2:	4a0a      	ldr	r2, [pc, #40]	; (80016cc <SysTick_Config+0x40>)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	3b01      	subs	r3, #1
 80016a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016aa:	210f      	movs	r1, #15
 80016ac:	f04f 30ff 	mov.w	r0, #4294967295
 80016b0:	f7ff ff90 	bl	80015d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016b4:	4b05      	ldr	r3, [pc, #20]	; (80016cc <SysTick_Config+0x40>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016ba:	4b04      	ldr	r3, [pc, #16]	; (80016cc <SysTick_Config+0x40>)
 80016bc:	2207      	movs	r2, #7
 80016be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016c0:	2300      	movs	r3, #0
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	e000e010 	.word	0xe000e010

080016d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016d8:	6878      	ldr	r0, [r7, #4]
 80016da:	f7ff ff09 	bl	80014f0 <__NVIC_SetPriorityGrouping>
}
 80016de:	bf00      	nop
 80016e0:	3708      	adds	r7, #8
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}

080016e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016e6:	b580      	push	{r7, lr}
 80016e8:	b086      	sub	sp, #24
 80016ea:	af00      	add	r7, sp, #0
 80016ec:	4603      	mov	r3, r0
 80016ee:	60b9      	str	r1, [r7, #8]
 80016f0:	607a      	str	r2, [r7, #4]
 80016f2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80016f4:	f7ff ff20 	bl	8001538 <__NVIC_GetPriorityGrouping>
 80016f8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	68b9      	ldr	r1, [r7, #8]
 80016fe:	6978      	ldr	r0, [r7, #20]
 8001700:	f7ff ff92 	bl	8001628 <NVIC_EncodePriority>
 8001704:	4602      	mov	r2, r0
 8001706:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800170a:	4611      	mov	r1, r2
 800170c:	4618      	mov	r0, r3
 800170e:	f7ff ff61 	bl	80015d4 <__NVIC_SetPriority>
}
 8001712:	bf00      	nop
 8001714:	3718      	adds	r7, #24
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}

0800171a <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800171a:	b580      	push	{r7, lr}
 800171c:	b082      	sub	sp, #8
 800171e:	af00      	add	r7, sp, #0
 8001720:	4603      	mov	r3, r0
 8001722:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001724:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff ff13 	bl	8001554 <__NVIC_EnableIRQ>
}
 800172e:	bf00      	nop
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}

08001736 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001736:	b580      	push	{r7, lr}
 8001738:	b082      	sub	sp, #8
 800173a:	af00      	add	r7, sp, #0
 800173c:	4603      	mov	r3, r0
 800173e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001740:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001744:	4618      	mov	r0, r3
 8001746:	f7ff ff21 	bl	800158c <__NVIC_DisableIRQ>
}
 800174a:	bf00      	nop
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}

08001752 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001752:	b580      	push	{r7, lr}
 8001754:	b082      	sub	sp, #8
 8001756:	af00      	add	r7, sp, #0
 8001758:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f7ff ff96 	bl	800168c <SysTick_Config>
 8001760:	4603      	mov	r3, r0
}
 8001762:	4618      	mov	r0, r3
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
	...

0800176c <HAL_FLASH_Program>:
  *                are stored the data for the row fast program.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b086      	sub	sp, #24
 8001770:	af00      	add	r7, sp, #0
 8001772:	60f8      	str	r0, [r7, #12]
 8001774:	60b9      	str	r1, [r7, #8]
 8001776:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_ADDR_ALIGNED_64BITS(Address));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800177a:	4b1c      	ldr	r3, [pc, #112]	; (80017ec <HAL_FLASH_Program+0x80>)
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	2b01      	cmp	r3, #1
 8001780:	d101      	bne.n	8001786 <HAL_FLASH_Program+0x1a>
 8001782:	2302      	movs	r3, #2
 8001784:	e02d      	b.n	80017e2 <HAL_FLASH_Program+0x76>
 8001786:	4b19      	ldr	r3, [pc, #100]	; (80017ec <HAL_FLASH_Program+0x80>)
 8001788:	2201      	movs	r2, #1
 800178a:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800178c:	4b17      	ldr	r3, [pc, #92]	; (80017ec <HAL_FLASH_Program+0x80>)
 800178e:	2200      	movs	r2, #0
 8001790:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001792:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001796:	f000 f8bb 	bl	8001910 <FLASH_WaitForLastOperation>
 800179a:	4603      	mov	r3, r0
 800179c:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 800179e:	7dfb      	ldrb	r3, [r7, #23]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d11a      	bne.n	80017da <HAL_FLASH_Program+0x6e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	2b01      	cmp	r3, #1
 80017a8:	d105      	bne.n	80017b6 <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80017aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80017ae:	68b8      	ldr	r0, [r7, #8]
 80017b0:	f000 f910 	bl	80019d4 <FLASH_Program_DoubleWord>
 80017b4:	e004      	b.n	80017c0 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 double-word (64-bit) row at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	4619      	mov	r1, r3
 80017ba:	68b8      	ldr	r0, [r7, #8]
 80017bc:	f000 f930 	bl	8001a20 <FLASH_Program_Fast>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80017c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80017c4:	f000 f8a4 	bl	8001910 <FLASH_WaitForLastOperation>
 80017c8:	4603      	mov	r3, r0
 80017ca:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
#ifdef CORE_CM0PLUS
    CLEAR_BIT(FLASH->C2CR, TypeProgram);
#else
    CLEAR_BIT(FLASH->CR, TypeProgram);
 80017cc:	4b08      	ldr	r3, [pc, #32]	; (80017f0 <HAL_FLASH_Program+0x84>)
 80017ce:	695a      	ldr	r2, [r3, #20]
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	43db      	mvns	r3, r3
 80017d4:	4906      	ldr	r1, [pc, #24]	; (80017f0 <HAL_FLASH_Program+0x84>)
 80017d6:	4013      	ands	r3, r2
 80017d8:	614b      	str	r3, [r1, #20]
#endif
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80017da:	4b04      	ldr	r3, [pc, #16]	; (80017ec <HAL_FLASH_Program+0x80>)
 80017dc:	2200      	movs	r2, #0
 80017de:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 80017e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3718      	adds	r7, #24
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	200003cc 	.word	0x200003cc
 80017f0:	58004000 	.word	0x58004000

080017f4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80017fa:	2300      	movs	r3, #0
 80017fc:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80017fe:	4b0b      	ldr	r3, [pc, #44]	; (800182c <HAL_FLASH_Unlock+0x38>)
 8001800:	695b      	ldr	r3, [r3, #20]
 8001802:	2b00      	cmp	r3, #0
 8001804:	da0b      	bge.n	800181e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001806:	4b09      	ldr	r3, [pc, #36]	; (800182c <HAL_FLASH_Unlock+0x38>)
 8001808:	4a09      	ldr	r2, [pc, #36]	; (8001830 <HAL_FLASH_Unlock+0x3c>)
 800180a:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800180c:	4b07      	ldr	r3, [pc, #28]	; (800182c <HAL_FLASH_Unlock+0x38>)
 800180e:	4a09      	ldr	r2, [pc, #36]	; (8001834 <HAL_FLASH_Unlock+0x40>)
 8001810:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001812:	4b06      	ldr	r3, [pc, #24]	; (800182c <HAL_FLASH_Unlock+0x38>)
 8001814:	695b      	ldr	r3, [r3, #20]
 8001816:	2b00      	cmp	r3, #0
 8001818:	da01      	bge.n	800181e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800181a:	2301      	movs	r3, #1
 800181c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800181e:	79fb      	ldrb	r3, [r7, #7]
}
 8001820:	4618      	mov	r0, r3
 8001822:	370c      	adds	r7, #12
 8001824:	46bd      	mov	sp, r7
 8001826:	bc80      	pop	{r7}
 8001828:	4770      	bx	lr
 800182a:	bf00      	nop
 800182c:	58004000 	.word	0x58004000
 8001830:	45670123 	.word	0x45670123
 8001834:	cdef89ab 	.word	0xcdef89ab

08001838 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800183e:	2300      	movs	r3, #0
 8001840:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  /* @Note  The lock and unlock procedure is done only using CR registers even from CPU2 */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001842:	4b09      	ldr	r3, [pc, #36]	; (8001868 <HAL_FLASH_Lock+0x30>)
 8001844:	695b      	ldr	r3, [r3, #20]
 8001846:	4a08      	ldr	r2, [pc, #32]	; (8001868 <HAL_FLASH_Lock+0x30>)
 8001848:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800184c:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 800184e:	4b06      	ldr	r3, [pc, #24]	; (8001868 <HAL_FLASH_Lock+0x30>)
 8001850:	695b      	ldr	r3, [r3, #20]
 8001852:	2b00      	cmp	r3, #0
 8001854:	db01      	blt.n	800185a <HAL_FLASH_Lock+0x22>
  {
    status = HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800185a:	79fb      	ldrb	r3, [r7, #7]
}
 800185c:	4618      	mov	r0, r3
 800185e:	370c      	adds	r7, #12
 8001860:	46bd      	mov	sp, r7
 8001862:	bc80      	pop	{r7}
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	58004000 	.word	0x58004000

0800186c <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8001872:	2301      	movs	r3, #1
 8001874:	71fb      	strb	r3, [r7, #7]

  /* @Note The lock and unlock procedure is done only using CR registers even from CPU2 */
  if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 8001876:	4b0d      	ldr	r3, [pc, #52]	; (80018ac <HAL_FLASH_OB_Unlock+0x40>)
 8001878:	695b      	ldr	r3, [r3, #20]
 800187a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800187e:	2b00      	cmp	r3, #0
 8001880:	d00d      	beq.n	800189e <HAL_FLASH_OB_Unlock+0x32>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 8001882:	4b0a      	ldr	r3, [pc, #40]	; (80018ac <HAL_FLASH_OB_Unlock+0x40>)
 8001884:	4a0a      	ldr	r2, [pc, #40]	; (80018b0 <HAL_FLASH_OB_Unlock+0x44>)
 8001886:	60da      	str	r2, [r3, #12]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 8001888:	4b08      	ldr	r3, [pc, #32]	; (80018ac <HAL_FLASH_OB_Unlock+0x40>)
 800188a:	4a0a      	ldr	r2, [pc, #40]	; (80018b4 <HAL_FLASH_OB_Unlock+0x48>)
 800188c:	60da      	str	r2, [r3, #12]

    /* verify option bytes are unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) == 0U)
 800188e:	4b07      	ldr	r3, [pc, #28]	; (80018ac <HAL_FLASH_OB_Unlock+0x40>)
 8001890:	695b      	ldr	r3, [r3, #20]
 8001892:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001896:	2b00      	cmp	r3, #0
 8001898:	d101      	bne.n	800189e <HAL_FLASH_OB_Unlock+0x32>
    {
      status = HAL_OK;
 800189a:	2300      	movs	r3, #0
 800189c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800189e:	79fb      	ldrb	r3, [r7, #7]
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	370c      	adds	r7, #12
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bc80      	pop	{r7}
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	58004000 	.word	0x58004000
 80018b0:	08192a3b 	.word	0x08192a3b
 80018b4:	4c5d6e7f 	.word	0x4c5d6e7f

080018b8 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80018be:	2300      	movs	r3, #0
 80018c0:	71fb      	strb	r3, [r7, #7]

  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  /* @Note The lock and unlock procedure is done only using CR registers even from CPU2 */
  SET_BIT(FLASH->CR, FLASH_CR_OPTLOCK);
 80018c2:	4b0a      	ldr	r3, [pc, #40]	; (80018ec <HAL_FLASH_OB_Lock+0x34>)
 80018c4:	695b      	ldr	r3, [r3, #20]
 80018c6:	4a09      	ldr	r2, [pc, #36]	; (80018ec <HAL_FLASH_OB_Lock+0x34>)
 80018c8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80018cc:	6153      	str	r3, [r2, #20]

  /* verify option bytes are lock */
  if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) == 0U)
 80018ce:	4b07      	ldr	r3, [pc, #28]	; (80018ec <HAL_FLASH_OB_Lock+0x34>)
 80018d0:	695b      	ldr	r3, [r3, #20]
 80018d2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d101      	bne.n	80018de <HAL_FLASH_OB_Lock+0x26>
  {
    status = HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80018de:	79fb      	ldrb	r3, [r7, #7]
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	370c      	adds	r7, #12
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bc80      	pop	{r7}
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	58004000 	.word	0x58004000

080018f0 <HAL_FLASH_OB_Launch>:
/**
  * @brief  Launch the option byte loading.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  /* Set the bit to force the option byte reloading */
  /* The OB launch is done from the same register either from CPU1 or CPU2 */
  SET_BIT(FLASH->CR, FLASH_CR_OBL_LAUNCH);
 80018f4:	4b05      	ldr	r3, [pc, #20]	; (800190c <HAL_FLASH_OB_Launch+0x1c>)
 80018f6:	695b      	ldr	r3, [r3, #20]
 80018f8:	4a04      	ldr	r2, [pc, #16]	; (800190c <HAL_FLASH_OB_Launch+0x1c>)
 80018fa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80018fe:	6153      	str	r3, [r2, #20]

  /* We should not reach here : Option byte launch generates Option byte reset
     so return error */
  return HAL_ERROR;
 8001900:	2301      	movs	r3, #1
}
 8001902:	4618      	mov	r0, r3
 8001904:	46bd      	mov	sp, r7
 8001906:	bc80      	pop	{r7}
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	58004000 	.word	0x58004000

08001910 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout Maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 8001918:	f7ff fde0 	bl	80014dc <HAL_GetTick>
 800191c:	60f8      	str	r0, [r7, #12]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800191e:	e009      	b.n	8001934 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8001920:	f7ff fddc 	bl	80014dc <HAL_GetTick>
 8001924:	4602      	mov	r2, r0
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	687a      	ldr	r2, [r7, #4]
 800192c:	429a      	cmp	r2, r3
 800192e:	d801      	bhi.n	8001934 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8001930:	2303      	movs	r3, #3
 8001932:	e047      	b.n	80019c4 <FLASH_WaitForLastOperation+0xb4>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8001934:	4b25      	ldr	r3, [pc, #148]	; (80019cc <FLASH_WaitForLastOperation+0xbc>)
 8001936:	691b      	ldr	r3, [r3, #16]
 8001938:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800193c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001940:	d0ee      	beq.n	8001920 <FLASH_WaitForLastOperation+0x10>
  /* check flash errors. Only ECC correction can be checked here as ECCD
      generates NMI */
#ifdef CORE_CM0PLUS
  error = FLASH->C2SR;
#else
  error = FLASH->SR;
 8001942:	4b22      	ldr	r3, [pc, #136]	; (80019cc <FLASH_WaitForLastOperation+0xbc>)
 8001944:	691b      	ldr	r3, [r3, #16]
 8001946:	60bb      	str	r3, [r7, #8]
#endif

  /* Check FLASH End of Operation flag */
  if ((error & FLASH_FLAG_EOP) != 0U)
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	f003 0301 	and.w	r3, r3, #1
 800194e:	2b00      	cmp	r3, #0
 8001950:	d002      	beq.n	8001958 <FLASH_WaitForLastOperation+0x48>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001952:	4b1e      	ldr	r3, [pc, #120]	; (80019cc <FLASH_WaitForLastOperation+0xbc>)
 8001954:	2201      	movs	r2, #1
 8001956:	611a      	str	r2, [r3, #16]
  }

  /* Now update error variable to only error value */
  error &= FLASH_FLAG_SR_ERRORS;
 8001958:	68ba      	ldr	r2, [r7, #8]
 800195a:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 800195e:	4013      	ands	r3, r2
 8001960:	60bb      	str	r3, [r7, #8]

  /* clear error flags */
  __HAL_FLASH_CLEAR_FLAG(error);
 8001962:	68bb      	ldr	r3, [r7, #8]
 8001964:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8001968:	2b00      	cmp	r3, #0
 800196a:	d007      	beq.n	800197c <FLASH_WaitForLastOperation+0x6c>
 800196c:	4b17      	ldr	r3, [pc, #92]	; (80019cc <FLASH_WaitForLastOperation+0xbc>)
 800196e:	699a      	ldr	r2, [r3, #24]
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8001976:	4915      	ldr	r1, [pc, #84]	; (80019cc <FLASH_WaitForLastOperation+0xbc>)
 8001978:	4313      	orrs	r3, r2
 800197a:	618b      	str	r3, [r1, #24]
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8001982:	2b00      	cmp	r3, #0
 8001984:	d004      	beq.n	8001990 <FLASH_WaitForLastOperation+0x80>
 8001986:	4a11      	ldr	r2, [pc, #68]	; (80019cc <FLASH_WaitForLastOperation+0xbc>)
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800198e:	6113      	str	r3, [r2, #16]

  if (error != 0U)
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d00e      	beq.n	80019b4 <FLASH_WaitForLastOperation+0xa4>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8001996:	4a0e      	ldr	r2, [pc, #56]	; (80019d0 <FLASH_WaitForLastOperation+0xc0>)
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	6053      	str	r3, [r2, #4]

    return HAL_ERROR;
 800199c:	2301      	movs	r3, #1
 800199e:	e011      	b.n	80019c4 <FLASH_WaitForLastOperation+0xb4>
  }

  /* Wait for control register to be written */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 80019a0:	f7ff fd9c 	bl	80014dc <HAL_GetTick>
 80019a4:	4602      	mov	r2, r0
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	687a      	ldr	r2, [r7, #4]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d801      	bhi.n	80019b4 <FLASH_WaitForLastOperation+0xa4>
    {
      return HAL_TIMEOUT;
 80019b0:	2303      	movs	r3, #3
 80019b2:	e007      	b.n	80019c4 <FLASH_WaitForLastOperation+0xb4>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 80019b4:	4b05      	ldr	r3, [pc, #20]	; (80019cc <FLASH_WaitForLastOperation+0xbc>)
 80019b6:	691b      	ldr	r3, [r3, #16]
 80019b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80019bc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80019c0:	d0ee      	beq.n	80019a0 <FLASH_WaitForLastOperation+0x90>
    }
  }

  return HAL_OK;
 80019c2:	2300      	movs	r3, #0
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3710      	adds	r7, #16
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	58004000 	.word	0x58004000
 80019d0:	200003cc 	.word	0x200003cc

080019d4 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b085      	sub	sp, #20
 80019d8:	af00      	add	r7, sp, #0
 80019da:	60f8      	str	r0, [r7, #12]
 80019dc:	e9c7 2300 	strd	r2, r3, [r7]
#ifdef CORE_CM0PLUS
  /* Set PG bit */
  SET_BIT(FLASH->C2CR, FLASH_CR_PG);
#else
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80019e0:	4b0e      	ldr	r3, [pc, #56]	; (8001a1c <FLASH_Program_DoubleWord+0x48>)
 80019e2:	695b      	ldr	r3, [r3, #20]
 80019e4:	4a0d      	ldr	r2, [pc, #52]	; (8001a1c <FLASH_Program_DoubleWord+0x48>)
 80019e6:	f043 0301 	orr.w	r3, r3, #1
 80019ea:	6153      	str	r3, [r2, #20]
#endif

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	683a      	ldr	r2, [r7, #0]
 80019f0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80019f2:	f3bf 8f6f 	isb	sy
}
 80019f6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 80019f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80019fc:	f04f 0200 	mov.w	r2, #0
 8001a00:	f04f 0300 	mov.w	r3, #0
 8001a04:	000a      	movs	r2, r1
 8001a06:	2300      	movs	r3, #0
 8001a08:	68f9      	ldr	r1, [r7, #12]
 8001a0a:	3104      	adds	r1, #4
 8001a0c:	4613      	mov	r3, r2
 8001a0e:	600b      	str	r3, [r1, #0]
}
 8001a10:	bf00      	nop
 8001a12:	3714      	adds	r7, #20
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bc80      	pop	{r7}
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	58004000 	.word	0x58004000

08001a20 <FLASH_Program_Fast>:
#ifdef CORE_CM0PLUS
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#else
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#endif
{
 8001a20:	b480      	push	{r7}
 8001a22:	b089      	sub	sp, #36	; 0x24
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8001a2a:	2340      	movs	r3, #64	; 0x40
 8001a2c:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t *)Address;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t *)DataAddress;
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	617b      	str	r3, [r7, #20]

  /* Set FSTPG bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, FLASH_CR_FSTPG);
#else
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8001a36:	4b18      	ldr	r3, [pc, #96]	; (8001a98 <FLASH_Program_Fast+0x78>)
 8001a38:	695b      	ldr	r3, [r3, #20]
 8001a3a:	4a17      	ldr	r2, [pc, #92]	; (8001a98 <FLASH_Program_Fast+0x78>)
 8001a3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a40:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001a42:	f3ef 8310 	mrs	r3, PRIMASK
 8001a46:	60fb      	str	r3, [r7, #12]
  return(result);
 8001a48:	68fb      	ldr	r3, [r7, #12]
#endif

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
 8001a4a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8001a4c:	b672      	cpsid	i
}
 8001a4e:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	69bb      	ldr	r3, [r7, #24]
 8001a56:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8001a58:	69bb      	ldr	r3, [r7, #24]
 8001a5a:	3304      	adds	r3, #4
 8001a5c:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	3304      	adds	r3, #4
 8001a62:	617b      	str	r3, [r7, #20]
    row_index--;
 8001a64:	7ffb      	ldrb	r3, [r7, #31]
 8001a66:	3b01      	subs	r3, #1
 8001a68:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 8001a6a:	7ffb      	ldrb	r3, [r7, #31]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d1ef      	bne.n	8001a50 <FLASH_Program_Fast+0x30>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
 8001a70:	bf00      	nop
 8001a72:	4b09      	ldr	r3, [pc, #36]	; (8001a98 <FLASH_Program_Fast+0x78>)
 8001a74:	691b      	ldr	r3, [r3, #16]
 8001a76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a7e:	d0f8      	beq.n	8001a72 <FLASH_Program_Fast+0x52>
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	f383 8810 	msr	PRIMASK, r3
}
 8001a8a:	bf00      	nop
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8001a8c:	bf00      	nop
 8001a8e:	3724      	adds	r7, #36	; 0x24
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bc80      	pop	{r7}
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	58004000 	.word	0x58004000

08001a9c <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001aa6:	4b28      	ldr	r3, [pc, #160]	; (8001b48 <HAL_FLASHEx_Erase+0xac>)
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	d101      	bne.n	8001ab2 <HAL_FLASHEx_Erase+0x16>
 8001aae:	2302      	movs	r3, #2
 8001ab0:	e046      	b.n	8001b40 <HAL_FLASHEx_Erase+0xa4>
 8001ab2:	4b25      	ldr	r3, [pc, #148]	; (8001b48 <HAL_FLASHEx_Erase+0xac>)
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001ab8:	4b23      	ldr	r3, [pc, #140]	; (8001b48 <HAL_FLASHEx_Erase+0xac>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001abe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ac2:	f7ff ff25 	bl	8001910 <FLASH_WaitForLastOperation>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8001aca:	7bfb      	ldrb	r3, [r7, #15]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d133      	bne.n	8001b38 <HAL_FLASHEx_Erase+0x9c>
  {
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	2b04      	cmp	r3, #4
 8001ad6:	d108      	bne.n	8001aea <HAL_FLASHEx_Erase+0x4e>
    {
      /* Mass erase to be done */
      FLASH_MassErase();
 8001ad8:	f000 f944 	bl	8001d64 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001adc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ae0:	f7ff ff16 	bl	8001910 <FLASH_WaitForLastOperation>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	73fb      	strb	r3, [r7, #15]
 8001ae8:	e024      	b.n	8001b34 <HAL_FLASHEx_Erase+0x98>
      /* If operation is completed or interrupted, no need to clear the Mass Erase Bit */
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	f04f 32ff 	mov.w	r2, #4294967295
 8001af0:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	60bb      	str	r3, [r7, #8]
 8001af8:	e012      	b.n	8001b20 <HAL_FLASHEx_Erase+0x84>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 8001afa:	68b8      	ldr	r0, [r7, #8]
 8001afc:	f000 f942 	bl	8001d84 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001b00:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b04:	f7ff ff04 	bl	8001910 <FLASH_WaitForLastOperation>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	73fb      	strb	r3, [r7, #15]

        if (status != HAL_OK)
 8001b0c:	7bfb      	ldrb	r3, [r7, #15]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d003      	beq.n	8001b1a <HAL_FLASHEx_Erase+0x7e>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	68ba      	ldr	r2, [r7, #8]
 8001b16:	601a      	str	r2, [r3, #0]
          break;
 8001b18:	e00a      	b.n	8001b30 <HAL_FLASHEx_Erase+0x94>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8001b1a:	68bb      	ldr	r3, [r7, #8]
 8001b1c:	3301      	adds	r3, #1
 8001b1e:	60bb      	str	r3, [r7, #8]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	685a      	ldr	r2, [r3, #4]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	4413      	add	r3, r2
 8001b2a:	68ba      	ldr	r2, [r7, #8]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d3e4      	bcc.n	8001afa <HAL_FLASHEx_Erase+0x5e>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      FLASH_AcknowledgePageErase();
 8001b30:	f000 f984 	bl	8001e3c <FLASH_AcknowledgePageErase>
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8001b34:	f000 f93e 	bl	8001db4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001b38:	4b03      	ldr	r3, [pc, #12]	; (8001b48 <HAL_FLASHEx_Erase+0xac>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	701a      	strb	r2, [r3, #0]

  return status;
 8001b3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3710      	adds	r7, #16
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	200003cc 	.word	0x200003cc

08001b4c <HAL_FLASHEx_OBProgram>:
  *         - a Power On Reset
  *         - an exit from Standby or Shutdown mode.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001b54:	4b49      	ldr	r3, [pc, #292]	; (8001c7c <HAL_FLASHEx_OBProgram+0x130>)
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d101      	bne.n	8001b60 <HAL_FLASHEx_OBProgram+0x14>
 8001b5c:	2302      	movs	r3, #2
 8001b5e:	e089      	b.n	8001c74 <HAL_FLASHEx_OBProgram+0x128>
 8001b60:	4b46      	ldr	r3, [pc, #280]	; (8001c7c <HAL_FLASHEx_OBProgram+0x130>)
 8001b62:	2201      	movs	r2, #1
 8001b64:	701a      	strb	r2, [r3, #0]

  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001b66:	4b45      	ldr	r3, [pc, #276]	; (8001c7c <HAL_FLASHEx_OBProgram+0x130>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	605a      	str	r2, [r3, #4]

  /* Write protection configuration */
  if ((pOBInit->OptionType & OPTIONBYTE_WRP) != 0U)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f003 0301 	and.w	r3, r3, #1
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d008      	beq.n	8001b8a <HAL_FLASHEx_OBProgram+0x3e>
  {
    /* Configure of Write protection on the selected area */
    FLASH_OB_WRPConfig(pOBInit->WRPArea, pOBInit->WRPStartOffset, pOBInit->WRPEndOffset);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6858      	ldr	r0, [r3, #4]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6899      	ldr	r1, [r3, #8]
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	68db      	ldr	r3, [r3, #12]
 8001b84:	461a      	mov	r2, r3
 8001b86:	f000 f969 	bl	8001e5c <FLASH_OB_WRPConfig>
  }

  /* Option register */
  if ((pOBInit->OptionType & (OPTIONBYTE_RDP | OPTIONBYTE_USER)) == (OPTIONBYTE_RDP | OPTIONBYTE_USER))
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f003 0306 	and.w	r3, r3, #6
 8001b92:	2b06      	cmp	r3, #6
 8001b94:	d109      	bne.n	8001baa <HAL_FLASHEx_OBProgram+0x5e>
  {
    /* Fully modify OPTR register with RDP & user data */
    FLASH_OB_OptrConfig(pOBInit->UserType, pOBInit->UserConfig, pOBInit->RDPLevel);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6958      	ldr	r0, [r3, #20]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6999      	ldr	r1, [r3, #24]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	691b      	ldr	r3, [r3, #16]
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	f000 f982 	bl	8001eac <FLASH_OB_OptrConfig>
 8001ba8:	e025      	b.n	8001bf6 <HAL_FLASHEx_OBProgram+0xaa>
  }
  else if ((pOBInit->OptionType & OPTIONBYTE_RDP) != 0U)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f003 0302 	and.w	r3, r3, #2
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d00e      	beq.n	8001bd4 <HAL_FLASHEx_OBProgram+0x88>
  {
    /* Only modify RDP so get current user data */
    optr = FLASH_OB_GetUser();
 8001bb6:	f000 fb03 	bl	80021c0 <FLASH_OB_GetUser>
 8001bba:	60f8      	str	r0, [r7, #12]

    /* Remove BOR LEVEL User Type*/
    optr &= ~OB_USER_BOR_LEV;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	f423 6360 	bic.w	r3, r3, #3584	; 0xe00
 8001bc2:	60fb      	str	r3, [r7, #12]

    FLASH_OB_OptrConfig(optr, optr, pOBInit->RDPLevel);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	691b      	ldr	r3, [r3, #16]
 8001bc8:	461a      	mov	r2, r3
 8001bca:	68f9      	ldr	r1, [r7, #12]
 8001bcc:	68f8      	ldr	r0, [r7, #12]
 8001bce:	f000 f96d 	bl	8001eac <FLASH_OB_OptrConfig>
 8001bd2:	e010      	b.n	8001bf6 <HAL_FLASHEx_OBProgram+0xaa>
  }
  else if ((pOBInit->OptionType & OPTIONBYTE_USER) != 0U)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f003 0304 	and.w	r3, r3, #4
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d00a      	beq.n	8001bf6 <HAL_FLASHEx_OBProgram+0xaa>
  {
    /* Only modify user so get current RDP level */
    optr = FLASH_OB_GetRDP();
 8001be0:	f000 fad6 	bl	8002190 <FLASH_OB_GetRDP>
 8001be4:	60f8      	str	r0, [r7, #12]
    FLASH_OB_OptrConfig(pOBInit->UserType, pOBInit->UserConfig, optr);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6958      	ldr	r0, [r3, #20]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	699b      	ldr	r3, [r3, #24]
 8001bee:	68fa      	ldr	r2, [r7, #12]
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	f000 f95b 	bl	8001eac <FLASH_OB_OptrConfig>
  {
    /* Do Nothing */
  }

  /* PCROP Configuration */
  if ((pOBInit->OptionType & OPTIONBYTE_PCROP) != 0U)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f003 0308 	and.w	r3, r3, #8
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d01c      	beq.n	8001c3c <HAL_FLASHEx_OBProgram+0xf0>
  {
    /* Check the parameters */
    assert_param(IS_OB_PCROP_CONFIG(pOBInit->PCROPConfig));

    if ((pOBInit->PCROPConfig & (OB_PCROP_ZONE_A | OB_PCROP_RDP_ERASE)) != 0U)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	69da      	ldr	r2, [r3, #28]
 8001c06:	4b1e      	ldr	r3, [pc, #120]	; (8001c80 <HAL_FLASHEx_OBProgram+0x134>)
 8001c08:	4013      	ands	r3, r2
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d008      	beq.n	8001c20 <HAL_FLASHEx_OBProgram+0xd4>
    {
      /* Configure the Zone 1A Proprietary code readout protection */
      FLASH_OB_PCROP1AConfig(pOBInit->PCROPConfig, pOBInit->PCROP1AStartAddr, pOBInit->PCROP1AEndAddr);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	69d8      	ldr	r0, [r3, #28]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6a19      	ldr	r1, [r3, #32]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	f000 f964 	bl	8001ee8 <FLASH_OB_PCROP1AConfig>
    }

    if ((pOBInit->PCROPConfig & OB_PCROP_ZONE_B) != 0U)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	69db      	ldr	r3, [r3, #28]
 8001c24:	f003 0302 	and.w	r3, r3, #2
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d007      	beq.n	8001c3c <HAL_FLASHEx_OBProgram+0xf0>
    {
      /* Configure the Zone 1B Proprietary code readout protection */
      FLASH_OB_PCROP1BConfig(pOBInit->PCROP1BStartAddr, pOBInit->PCROP1BEndAddr);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c34:	4619      	mov	r1, r3
 8001c36:	4610      	mov	r0, r2
 8001c38:	f000 f98a 	bl	8001f50 <FLASH_OB_PCROP1BConfig>
    }
  }

#if defined(DUAL_CORE)
  /*  Secure mode and CPU2 Boot Vector */
  if ((pOBInit->OptionType & (OPTIONBYTE_SECURE_MODE | OPTIONBYTE_C2_BOOT_VECT | OPTIONBYTE_C2_DEBUG_ACCESS | OPTIONBYTE_SUBGHZSPI_SECURE_ACCESS)) != 0U)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d002      	beq.n	8001c4e <HAL_FLASHEx_OBProgram+0x102>
  {
    /* Set the secure flash, SRAM memory start address, CPU2 boot reset vector or CPU2 debug access */
    FLASH_OB_SecureConfig(pOBInit);
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f000 f9af 	bl	8001fac <FLASH_OB_SecureConfig>
  }

  /* IPCC mailbox data buffer address */
  if ((pOBInit->OptionType & OPTIONBYTE_IPCC_BUF_ADDR) != 0U)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 0310 	and.w	r3, r3, #16
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d004      	beq.n	8001c64 <HAL_FLASHEx_OBProgram+0x118>
  {
    /* Configure the IPCC data buffer address */
    FLASH_OB_IPCCBufferAddrConfig(pOBInit->IPCCdataBufAddr);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f000 f992 	bl	8001f88 <FLASH_OB_IPCCBufferAddrConfig>
  }
#endif /* DUAL_CORE */

  /* Proceed the OB Write Operation */
  status = FLASH_OB_ProceedWriteOperation();
 8001c64:	f000 fbc6 	bl	80023f4 <FLASH_OB_ProceedWriteOperation>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	72fb      	strb	r3, [r7, #11]

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001c6c:	4b03      	ldr	r3, [pc, #12]	; (8001c7c <HAL_FLASHEx_OBProgram+0x130>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8001c72:	7afb      	ldrb	r3, [r7, #11]
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3710      	adds	r7, #16
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	200003cc 	.word	0x200003cc
 8001c80:	80000001 	.word	0x80000001

08001c84 <HAL_FLASHEx_OBGetConfig>:
  *                  pOBInit->PCROPConfig should indicate which area is requested
  *                  for the WRP and PCROP.
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8001c84:	b590      	push	{r4, r7, lr}
 8001c86:	b085      	sub	sp, #20
 8001c88:	af02      	add	r7, sp, #8
 8001c8a:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_ALL;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f640 721f 	movw	r2, #3871	; 0xf1f
 8001c92:	601a      	str	r2, [r3, #0]

  if ((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB))
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d003      	beq.n	8001ca4 <HAL_FLASHEx_OBGetConfig+0x20>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d109      	bne.n	8001cb8 <HAL_FLASHEx_OBGetConfig+0x34>
  {
    /* Get write protection on the selected area */
    FLASH_OB_GetWRP(pOBInit->WRPArea, &(pOBInit->WRPStartOffset), &(pOBInit->WRPEndOffset));
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6858      	ldr	r0, [r3, #4]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	f103 0108 	add.w	r1, r3, #8
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	330c      	adds	r3, #12
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	f000 fa40 	bl	8002138 <FLASH_OB_GetWRP>
  }

  /* Get Read protection level */
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 8001cb8:	f000 fa6a 	bl	8002190 <FLASH_OB_GetRDP>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	611a      	str	r2, [r3, #16]

  /* Get the user option bytes */
  pOBInit->UserConfig = FLASH_OB_GetUser();
 8001cc2:	f000 fa7d 	bl	80021c0 <FLASH_OB_GetUser>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	619a      	str	r2, [r3, #24]
  pOBInit->UserType = OB_USER_ALL;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	4a24      	ldr	r2, [pc, #144]	; (8001d60 <HAL_FLASHEx_OBGetConfig+0xdc>)
 8001cd0:	615a      	str	r2, [r3, #20]

  /* Get the Zone 1A and 1B Proprietary code readout protection */
  FLASH_OB_GetPCROP(&(pOBInit->PCROPConfig), &(pOBInit->PCROP1AStartAddr), &(pOBInit->PCROP1AEndAddr), &(pOBInit->PCROP1BStartAddr), &(pOBInit->PCROP1BEndAddr));
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	f103 001c 	add.w	r0, r3, #28
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f103 0120 	add.w	r1, r3, #32
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	f103 0428 	add.w	r4, r3, #40	; 0x28
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	332c      	adds	r3, #44	; 0x2c
 8001cee:	9300      	str	r3, [sp, #0]
 8001cf0:	4623      	mov	r3, r4
 8001cf2:	f000 fa7d 	bl	80021f0 <FLASH_OB_GetPCROP>
  pOBInit->PCROPConfig |= (OB_PCROP_ZONE_A | OB_PCROP_ZONE_B);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	69db      	ldr	r3, [r3, #28]
 8001cfa:	f043 0203 	orr.w	r2, r3, #3
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	61da      	str	r2, [r3, #28]

#if defined(DUAL_CORE)
  /* Get the IPCC start Address */
  pOBInit->IPCCdataBufAddr = FLASH_OB_GetIPCCBufferAddr();
 8001d02:	f000 fab1 	bl	8002268 <FLASH_OB_GetIPCCBufferAddr>
 8001d06:	4602      	mov	r2, r0
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get the Secure Flash start address, Secure Hide Protection start address Secure Backup SRAM2 start address, Secure non-Backup SRAM1 start address and the Security Mode, */
  FLASH_OB_GetSecureMemoryConfig(&(pOBInit->SecureFlashStartAddr), &(pOBInit->HideProtectionStartAddr), &(pOBInit->SecureSRAM2StartAddr), &(pOBInit->SecureSRAM1StartAddr), &(pOBInit->SecureMode));
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f103 0438 	add.w	r4, r3, #56	; 0x38
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	3340      	adds	r3, #64	; 0x40
 8001d28:	9300      	str	r3, [sp, #0]
 8001d2a:	4623      	mov	r3, r4
 8001d2c:	f000 faae 	bl	800228c <FLASH_OB_GetSecureMemoryConfig>

  /* Get the M0+ Secure Boot reset vector address and Secure Boot memory selection */
  FLASH_OB_GetC2BootResetConfig(&(pOBInit->C2SecureBootVectAddr), &(pOBInit->C2BootRegion));
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	f103 0250 	add.w	r2, r3, #80	; 0x50
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	334c      	adds	r3, #76	; 0x4c
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	4610      	mov	r0, r2
 8001d3e:	f000 fb0d 	bl	800235c <FLASH_OB_GetC2BootResetConfig>

  /* Get the Sub-GHz radio SPI Secure Access */
  pOBInit->SUBGHZSPISecureAccess = FLASH_OB_GetSUBGHZSPISecureAccess();
 8001d42:	f000 fb3b 	bl	80023bc <FLASH_OB_GetSUBGHZSPISecureAccess>
 8001d46:	4602      	mov	r2, r0
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Get the CPU2 Debug Access Mode */
  pOBInit->C2DebugAccessMode = FLASH_OB_GetC2DebugAccessMode();
 8001d4c:	f000 fb44 	bl	80023d8 <FLASH_OB_GetC2DebugAccessMode>
 8001d50:	4602      	mov	r2, r0
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	649a      	str	r2, [r3, #72]	; 0x48
#endif /* DUAL_CORE */
}
 8001d56:	bf00      	nop
 8001d58:	370c      	adds	r7, #12
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd90      	pop	{r4, r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	cf8f7e00 	.word	0xcf8f7e00

08001d64 <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
  /* Set the Mass Erase Bit and start bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, (FLASH_CR_MER | FLASH_CR_STRT));
#else
  SET_BIT(FLASH->CR, (FLASH_CR_MER | FLASH_CR_STRT));
 8001d68:	4b05      	ldr	r3, [pc, #20]	; (8001d80 <FLASH_MassErase+0x1c>)
 8001d6a:	695b      	ldr	r3, [r3, #20]
 8001d6c:	4a04      	ldr	r2, [pc, #16]	; (8001d80 <FLASH_MassErase+0x1c>)
 8001d6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d72:	f043 0304 	orr.w	r3, r3, #4
 8001d76:	6153      	str	r3, [r2, #20]
#endif
}
 8001d78:	bf00      	nop
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bc80      	pop	{r7}
 8001d7e:	4770      	bx	lr
 8001d80:	58004000 	.word	0x58004000

08001d84 <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]

  /* Proceed to erase the page */
#ifdef CORE_CM0PLUS
  MODIFY_REG(FLASH->C2CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
#else
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 8001d8c:	4b08      	ldr	r3, [pc, #32]	; (8001db0 <FLASH_PageErase+0x2c>)
 8001d8e:	695b      	ldr	r3, [r3, #20]
 8001d90:	f423 727e 	bic.w	r2, r3, #1016	; 0x3f8
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	00db      	lsls	r3, r3, #3
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	4a05      	ldr	r2, [pc, #20]	; (8001db0 <FLASH_PageErase+0x2c>)
 8001d9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001da0:	f043 0302 	orr.w	r3, r3, #2
 8001da4:	6153      	str	r3, [r2, #20]
#endif
}
 8001da6:	bf00      	nop
 8001da8:	370c      	adds	r7, #12
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bc80      	pop	{r7}
 8001dae:	4770      	bx	lr
 8001db0:	58004000 	.word	0x58004000

08001db4 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == 1U)
 8001db8:	4b1f      	ldr	r3, [pc, #124]	; (8001e38 <FLASH_FlushCaches+0x84>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001dc0:	2b01      	cmp	r3, #1
 8001dc2:	d117      	bne.n	8001df4 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8001dc4:	4b1c      	ldr	r3, [pc, #112]	; (8001e38 <FLASH_FlushCaches+0x84>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a1b      	ldr	r2, [pc, #108]	; (8001e38 <FLASH_FlushCaches+0x84>)
 8001dca:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001dce:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8001dd0:	4b19      	ldr	r3, [pc, #100]	; (8001e38 <FLASH_FlushCaches+0x84>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a18      	ldr	r2, [pc, #96]	; (8001e38 <FLASH_FlushCaches+0x84>)
 8001dd6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001dda:	6013      	str	r3, [r2, #0]
 8001ddc:	4b16      	ldr	r3, [pc, #88]	; (8001e38 <FLASH_FlushCaches+0x84>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a15      	ldr	r2, [pc, #84]	; (8001e38 <FLASH_FlushCaches+0x84>)
 8001de2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001de6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001de8:	4b13      	ldr	r3, [pc, #76]	; (8001e38 <FLASH_FlushCaches+0x84>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a12      	ldr	r2, [pc, #72]	; (8001e38 <FLASH_FlushCaches+0x84>)
 8001dee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001df2:	6013      	str	r3, [r2, #0]
  }

#ifdef CORE_CM0PLUS
#else
  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == 1U)
 8001df4:	4b10      	ldr	r3, [pc, #64]	; (8001e38 <FLASH_FlushCaches+0x84>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d117      	bne.n	8001e30 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8001e00:	4b0d      	ldr	r3, [pc, #52]	; (8001e38 <FLASH_FlushCaches+0x84>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a0c      	ldr	r2, [pc, #48]	; (8001e38 <FLASH_FlushCaches+0x84>)
 8001e06:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001e0a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8001e0c:	4b0a      	ldr	r3, [pc, #40]	; (8001e38 <FLASH_FlushCaches+0x84>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a09      	ldr	r2, [pc, #36]	; (8001e38 <FLASH_FlushCaches+0x84>)
 8001e12:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e16:	6013      	str	r3, [r2, #0]
 8001e18:	4b07      	ldr	r3, [pc, #28]	; (8001e38 <FLASH_FlushCaches+0x84>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a06      	ldr	r2, [pc, #24]	; (8001e38 <FLASH_FlushCaches+0x84>)
 8001e1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001e22:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e24:	4b04      	ldr	r3, [pc, #16]	; (8001e38 <FLASH_FlushCaches+0x84>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a03      	ldr	r2, [pc, #12]	; (8001e38 <FLASH_FlushCaches+0x84>)
 8001e2a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e2e:	6013      	str	r3, [r2, #0]
  }
#endif
}
 8001e30:	bf00      	nop
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bc80      	pop	{r7}
 8001e36:	4770      	bx	lr
 8001e38:	58004000 	.word	0x58004000

08001e3c <FLASH_AcknowledgePageErase>:
/**
  * @brief  Acknlowldge the page erase operation.
  * @retval None
  */
static void FLASH_AcknowledgePageErase(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
#ifdef CORE_CM0PLUS
  CLEAR_BIT(FLASH->C2CR, (FLASH_CR_PER | FLASH_CR_PNB));
#else
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8001e40:	4b05      	ldr	r3, [pc, #20]	; (8001e58 <FLASH_AcknowledgePageErase+0x1c>)
 8001e42:	695b      	ldr	r3, [r3, #20]
 8001e44:	4a04      	ldr	r2, [pc, #16]	; (8001e58 <FLASH_AcknowledgePageErase+0x1c>)
 8001e46:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 8001e4a:	f023 0302 	bic.w	r3, r3, #2
 8001e4e:	6153      	str	r3, [r2, #20]
#endif
}
 8001e50:	bf00      	nop
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bc80      	pop	{r7}
 8001e56:	4770      	bx	lr
 8001e58:	58004000 	.word	0x58004000

08001e5c <FLASH_OB_WRPConfig>:
  * @param  WRDPEndOffset Specifies the end page of the write protected area
  *          This parameter can be page number between WRPStartOffset and (max number of pages in the Flash - 1)
  * @retval None
  */
static void FLASH_OB_WRPConfig(uint32_t WRPArea, uint32_t WRPStartOffset, uint32_t WRDPEndOffset)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b085      	sub	sp, #20
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	60f8      	str	r0, [r7, #12]
 8001e64:	60b9      	str	r1, [r7, #8]
 8001e66:	607a      	str	r2, [r7, #4]
  assert_param(IS_OB_WRPAREA(WRPArea));
  assert_param(IS_FLASH_PAGE(WRPStartOffset));
  assert_param(IS_FLASH_PAGE(WRDPEndOffset));

  /* Configure the write protected area */
  if (WRPArea == OB_WRPAREA_BANK1_AREAA)
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d10b      	bne.n	8001e86 <FLASH_OB_WRPConfig+0x2a>
  {
    MODIFY_REG(FLASH->WRP1AR, (FLASH_WRP1AR_WRP1A_STRT | FLASH_WRP1AR_WRP1A_END),
 8001e6e:	4b0e      	ldr	r3, [pc, #56]	; (8001ea8 <FLASH_OB_WRPConfig+0x4c>)
 8001e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e72:	f023 127f 	bic.w	r2, r3, #8323199	; 0x7f007f
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	0419      	lsls	r1, r3, #16
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	430b      	orrs	r3, r1
 8001e7e:	490a      	ldr	r1, [pc, #40]	; (8001ea8 <FLASH_OB_WRPConfig+0x4c>)
 8001e80:	4313      	orrs	r3, r2
 8001e82:	62cb      	str	r3, [r1, #44]	; 0x2c
  else /* OB_WRPAREA_BANK1_AREAB */
  {
    MODIFY_REG(FLASH->WRP1BR, (FLASH_WRP1BR_WRP1B_STRT | FLASH_WRP1BR_WRP1B_END),
               (WRPStartOffset | (WRDPEndOffset << FLASH_WRP1AR_WRP1A_END_Pos)));
  }
}
 8001e84:	e00a      	b.n	8001e9c <FLASH_OB_WRPConfig+0x40>
    MODIFY_REG(FLASH->WRP1BR, (FLASH_WRP1BR_WRP1B_STRT | FLASH_WRP1BR_WRP1B_END),
 8001e86:	4b08      	ldr	r3, [pc, #32]	; (8001ea8 <FLASH_OB_WRPConfig+0x4c>)
 8001e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e8a:	f023 127f 	bic.w	r2, r3, #8323199	; 0x7f007f
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	0419      	lsls	r1, r3, #16
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	430b      	orrs	r3, r1
 8001e96:	4904      	ldr	r1, [pc, #16]	; (8001ea8 <FLASH_OB_WRPConfig+0x4c>)
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	630b      	str	r3, [r1, #48]	; 0x30
}
 8001e9c:	bf00      	nop
 8001e9e:	3714      	adds	r7, #20
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bc80      	pop	{r7}
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	58004000 	.word	0x58004000

08001eac <FLASH_OB_OptrConfig>:
  *            @arg @ref OB_RDP_LEVEL_2 Full chip protection
  * @retval None
  */
#endif
static void FLASH_OB_OptrConfig(uint32_t UserType, uint32_t UserConfig, uint32_t RDPLevel)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b087      	sub	sp, #28
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
 8001eb6:	607a      	str	r2, [r7, #4]
  assert_param(IS_OB_USER_TYPE(UserType));
  assert_param(IS_OB_USER_CONFIG(UserType, UserConfig));
  assert_param(IS_OB_RDP_LEVEL(RDPLevel));

  /* Configure the RDP level in the option bytes register */
  optr = FLASH->OPTR;
 8001eb8:	4b0a      	ldr	r3, [pc, #40]	; (8001ee4 <FLASH_OB_OptrConfig+0x38>)
 8001eba:	6a1b      	ldr	r3, [r3, #32]
 8001ebc:	617b      	str	r3, [r7, #20]
  optr &= ~(UserType | FLASH_OPTR_RDP);
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
 8001ec4:	43db      	mvns	r3, r3
 8001ec6:	697a      	ldr	r2, [r7, #20]
 8001ec8:	4013      	ands	r3, r2
 8001eca:	617b      	str	r3, [r7, #20]
  FLASH->OPTR = (optr | UserConfig | RDPLevel);
 8001ecc:	697a      	ldr	r2, [r7, #20]
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	431a      	orrs	r2, r3
 8001ed2:	4904      	ldr	r1, [pc, #16]	; (8001ee4 <FLASH_OB_OptrConfig+0x38>)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	620b      	str	r3, [r1, #32]
}
 8001eda:	bf00      	nop
 8001edc:	371c      	adds	r7, #28
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bc80      	pop	{r7}
 8001ee2:	4770      	bx	lr
 8001ee4:	58004000 	.word	0x58004000

08001ee8 <FLASH_OB_PCROP1AConfig>:
  * @param  PCROP1AEndAddr Specifies the Zone 1A end address of the Proprietary code readout protection
  *         This parameter can be an address between PCROP1AStartAddr and end of the flash
  * @retval None
  */
static void FLASH_OB_PCROP1AConfig(uint32_t PCROPConfig, uint32_t PCROP1AStartAddr, uint32_t PCROP1AEndAddr)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b089      	sub	sp, #36	; 0x24
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	60f8      	str	r0, [r7, #12]
 8001ef0:	60b9      	str	r1, [r7, #8]
 8001ef2:	607a      	str	r2, [r7, #4]
  assert_param(IS_OB_PCROP_CONFIG(PCROPConfig));
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(PCROP1AStartAddr));
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(PCROP1AEndAddr));

  /* get pcrop 1A end register */
  pcrop1aend = FLASH->PCROP1AER;
 8001ef4:	4b15      	ldr	r3, [pc, #84]	; (8001f4c <FLASH_OB_PCROP1AConfig+0x64>)
 8001ef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ef8:	61fb      	str	r3, [r7, #28]

  /* Configure the Proprietary code readout protection offset */
  if ((PCROPConfig & OB_PCROP_ZONE_A) != 0U)
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	f003 0301 	and.w	r3, r3, #1
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d014      	beq.n	8001f2e <FLASH_OB_PCROP1AConfig+0x46>
  {
    /* Compute offset depending on pcrop granularity */
    startoffset = ((PCROP1AStartAddr - FLASH_BASE) >> FLASH_PCROP_GRANULARITY_OFFSET); /* 2K pages */
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8001f0a:	0a9b      	lsrs	r3, r3, #10
 8001f0c:	61bb      	str	r3, [r7, #24]
    endoffset = ((PCROP1AEndAddr - FLASH_BASE) >> FLASH_PCROP_GRANULARITY_OFFSET); /* 2K pages */
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8001f14:	0a9b      	lsrs	r3, r3, #10
 8001f16:	617b      	str	r3, [r7, #20]

    /* Set Zone A start offset */
    WRITE_REG(FLASH->PCROP1ASR, startoffset);
 8001f18:	4a0c      	ldr	r2, [pc, #48]	; (8001f4c <FLASH_OB_PCROP1AConfig+0x64>)
 8001f1a:	69bb      	ldr	r3, [r7, #24]
 8001f1c:	6253      	str	r3, [r2, #36]	; 0x24

    /* Set Zone A end offset */
    pcrop1aend &= ~FLASH_PCROP1AER_PCROP1A_END;
 8001f1e:	69fb      	ldr	r3, [r7, #28]
 8001f20:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001f24:	61fb      	str	r3, [r7, #28]
    pcrop1aend |= endoffset;
 8001f26:	69fa      	ldr	r2, [r7, #28]
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	61fb      	str	r3, [r7, #28]
  }

  /* Set RDP erase protection if needed. This bit is only set & will be reset by mass erase */
  if ((PCROPConfig & OB_PCROP_RDP_ERASE) != 0U)
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	da03      	bge.n	8001f3c <FLASH_OB_PCROP1AConfig+0x54>
  {
    pcrop1aend |= FLASH_PCROP1AER_PCROP_RDP;
 8001f34:	69fb      	ldr	r3, [r7, #28]
 8001f36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001f3a:	61fb      	str	r3, [r7, #28]
  }

  /* set 1A End register */
  WRITE_REG(FLASH->PCROP1AER, pcrop1aend);
 8001f3c:	4a03      	ldr	r2, [pc, #12]	; (8001f4c <FLASH_OB_PCROP1AConfig+0x64>)
 8001f3e:	69fb      	ldr	r3, [r7, #28]
 8001f40:	6293      	str	r3, [r2, #40]	; 0x28
}
 8001f42:	bf00      	nop
 8001f44:	3724      	adds	r7, #36	; 0x24
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bc80      	pop	{r7}
 8001f4a:	4770      	bx	lr
 8001f4c:	58004000 	.word	0x58004000

08001f50 <FLASH_OB_PCROP1BConfig>:
  * @param  PCROP1BEndAddr Specifies the Zone 1B end address of the Proprietary code readout protection
  *         This parameter can be an address between PCROP1BStartAddr and end of the flash
  * @retval None
  */
static void FLASH_OB_PCROP1BConfig(uint32_t PCROP1BStartAddr, uint32_t PCROP1BEndAddr)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b085      	sub	sp, #20
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(PCROP1BStartAddr));
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(PCROP1BEndAddr));

  /* Compute offset depending on pcrop granularity */
  startoffset = ((PCROP1BStartAddr - FLASH_BASE) >> FLASH_PCROP_GRANULARITY_OFFSET); /* 2K pages */
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8001f60:	0a9b      	lsrs	r3, r3, #10
 8001f62:	60fb      	str	r3, [r7, #12]
  endoffset = ((PCROP1BEndAddr - FLASH_BASE) >> FLASH_PCROP_GRANULARITY_OFFSET); /* 2K pages */
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8001f6a:	0a9b      	lsrs	r3, r3, #10
 8001f6c:	60bb      	str	r3, [r7, #8]

  /* Configure the Proprietary code readout protection start address */
  WRITE_REG(FLASH->PCROP1BSR, startoffset);
 8001f6e:	4a05      	ldr	r2, [pc, #20]	; (8001f84 <FLASH_OB_PCROP1BConfig+0x34>)
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	6353      	str	r3, [r2, #52]	; 0x34

  /* Configure the Proprietary code readout protection end address */
  WRITE_REG(FLASH->PCROP1BER, endoffset);
 8001f74:	4a03      	ldr	r2, [pc, #12]	; (8001f84 <FLASH_OB_PCROP1BConfig+0x34>)
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001f7a:	bf00      	nop
 8001f7c:	3714      	adds	r7, #20
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bc80      	pop	{r7}
 8001f82:	4770      	bx	lr
 8001f84:	58004000 	.word	0x58004000

08001f88 <FLASH_OB_IPCCBufferAddrConfig>:
  * @param  IPCCDataBufAddr IPCC data buffer start address area in SRAM1 or SRAM2
  *         This parameter must be the double-word aligned
  * @retval None
  */
static void FLASH_OB_IPCCBufferAddrConfig(uint32_t IPCCDataBufAddr)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  assert_param(IS_OB_IPCC_BUF_ADDR(IPCCDataBufAddr));

  /* Configure the option bytes register */
  WRITE_REG(FLASH->IPCCBR, (uint32_t)((IPCCDataBufAddr - SRAM1_BASE) >> 4));
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001f96:	4a04      	ldr	r2, [pc, #16]	; (8001fa8 <FLASH_OB_IPCCBufferAddrConfig+0x20>)
 8001f98:	091b      	lsrs	r3, r3, #4
 8001f9a:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8001f9c:	bf00      	nop
 8001f9e:	370c      	adds	r7, #12
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bc80      	pop	{r7}
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop
 8001fa8:	58004000 	.word	0x58004000

08001fac <FLASH_OB_SecureConfig>:
  * @param  pOBParam Pointer to an @ref FLASH_OBProgramInitTypeDef structure that
  *         contains the configuration information for the programming
  * @retval void
  */
static void FLASH_OB_SecureConfig(FLASH_OBProgramInitTypeDef *pOBParam)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b084      	sub	sp, #16
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  uint32_t sfr_reg_val = READ_REG(FLASH->SFR);
 8001fb4:	4b5e      	ldr	r3, [pc, #376]	; (8002130 <FLASH_OB_SecureConfig+0x184>)
 8001fb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001fba:	60fb      	str	r3, [r7, #12]
  uint32_t srrvr_reg_val = READ_REG(FLASH->SRRVR);
 8001fbc:	4b5c      	ldr	r3, [pc, #368]	; (8002130 <FLASH_OB_SecureConfig+0x184>)
 8001fbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001fc2:	60bb      	str	r3, [r7, #8]

  if ((pOBParam->OptionType & OPTIONBYTE_SECURE_MODE) != 0U)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d063      	beq.n	8002098 <FLASH_OB_SecureConfig+0xec>
    assert_param(IS_OB_SNBRSA_START_ADDR(pOBParam->SecureSRAM1StartAddr));
    assert_param(IS_OB_HDPSA_START_ADDR(pOBParam->HideProtectionStartAddr));
    assert_param(IS_OB_SECURE_MODE(pOBParam->SecureMode));

    /* Configure SFR register content with start FLASH PAGE index to secure and start FLASH PAGE index for hide protection area */
    MODIFY_REG(sfr_reg_val, (FLASH_SFR_SFSA | FLASH_SFR_HDPSA), \
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	f023 127f 	bic.w	r2, r3, #8323199	; 0x7f007f
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fda:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8001fde:	0ad9      	lsrs	r1, r3, #11
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fe4:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8001fe8:	0adb      	lsrs	r3, r3, #11
 8001fea:	041b      	lsls	r3, r3, #16
 8001fec:	430b      	orrs	r3, r1
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	60fb      	str	r3, [r7, #12]
               ((((pOBParam->SecureFlashStartAddr - FLASH_BASE) / FLASH_PAGE_SIZE) << FLASH_SFR_SFSA_Pos) | \
                (((pOBParam->HideProtectionStartAddr - FLASH_BASE) / FLASH_PAGE_SIZE) << FLASH_SFR_HDPSA_Pos)));

    /* Configure SRRVR register */
    MODIFY_REG(srrvr_reg_val, (FLASH_SRRVR_SBRSA | FLASH_SRRVR_SNBRSA), \
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	f023 5379 	bic.w	r3, r3, #1044381696	; 0x3e400000
 8001ff8:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
 8001ffc:	687a      	ldr	r2, [r7, #4]
 8001ffe:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002000:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
 8002004:	f5a2 4200 	sub.w	r2, r2, #32768	; 0x8000
 8002008:	0a92      	lsrs	r2, r2, #10
 800200a:	0491      	lsls	r1, r2, #18
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002010:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
 8002014:	0a92      	lsrs	r2, r2, #10
 8002016:	0652      	lsls	r2, r2, #25
 8002018:	430a      	orrs	r2, r1
 800201a:	4313      	orrs	r3, r2
 800201c:	60bb      	str	r3, [r7, #8]
               (((((pOBParam->SecureSRAM2StartAddr - SRAM2_BASE) >> SRAM_SECURE_PAGE_GRANULARITY_OFFSET) << FLASH_SRRVR_SBRSA_Pos)) | \
                ((((pOBParam->SecureSRAM1StartAddr - SRAM1_BASE) >> SRAM_SECURE_PAGE_GRANULARITY_OFFSET) << FLASH_SRRVR_SNBRSA_Pos))));

    /* If Full System Secure mode is requested, clear all the corresponding bit */
    /* Else set the corresponding bit */
    if (pOBParam->SecureMode == OB_SECURE_SYSTEM_AND_ALL_AREAS_ENABLE)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002022:	2b0f      	cmp	r3, #15
 8002024:	d108      	bne.n	8002038 <FLASH_OB_SecureConfig+0x8c>
    {
      CLEAR_BIT(sfr_reg_val, (FLASH_SFR_FSD | FLASH_SFR_HDPAD));
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	f023 1380 	bic.w	r3, r3, #8388736	; 0x800080
 800202c:	60fb      	str	r3, [r7, #12]
      CLEAR_BIT(srrvr_reg_val, (FLASH_SRRVR_BRSD | FLASH_SRRVR_NBRSD));
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	f023 4381 	bic.w	r3, r3, #1082130432	; 0x40800000
 8002034:	60bb      	str	r3, [r7, #8]
 8002036:	e02f      	b.n	8002098 <FLASH_OB_SecureConfig+0xec>
    }
    else if (pOBParam->SecureMode == OB_SECURE_SYSTEM_AND_ALL_AREAS_DISABLE)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800203c:	2bf0      	cmp	r3, #240	; 0xf0
 800203e:	d108      	bne.n	8002052 <FLASH_OB_SecureConfig+0xa6>
    {
      SET_BIT(sfr_reg_val, (FLASH_SFR_FSD | FLASH_SFR_HDPAD));
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f043 1380 	orr.w	r3, r3, #8388736	; 0x800080
 8002046:	60fb      	str	r3, [r7, #12]
      SET_BIT(srrvr_reg_val, (FLASH_SRRVR_BRSD | FLASH_SRRVR_NBRSD));
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	f043 4381 	orr.w	r3, r3, #1082130432	; 0x40800000
 800204e:	60bb      	str	r3, [r7, #8]
 8002050:	e022      	b.n	8002098 <FLASH_OB_SecureConfig+0xec>
    }
    else /* Enable Secure Area bit per bit */
    {
      /* Set Flash Area in secure if requested */
      FLASH_OB_ConfigSecureMode(pOBParam->SecureMode, &sfr_reg_val, FLASH_SFR_FSD, OB_SECURE_SYSTEM_AND_FLASH_ENABLE);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8002056:	f107 010c 	add.w	r1, r7, #12
 800205a:	2301      	movs	r3, #1
 800205c:	2280      	movs	r2, #128	; 0x80
 800205e:	f000 f9e9 	bl	8002434 <FLASH_OB_ConfigSecureMode>

      /* Set Hide Protection Area in secure if requested */
      FLASH_OB_ConfigSecureMode(pOBParam->SecureMode, &sfr_reg_val, FLASH_SFR_HDPAD, OB_SECURE_HIDE_PROTECTION_ENABLE);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8002066:	f107 010c 	add.w	r1, r7, #12
 800206a:	2302      	movs	r3, #2
 800206c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002070:	f000 f9e0 	bl	8002434 <FLASH_OB_ConfigSecureMode>

      /* Set SRAM1 Area in secure if requested */
      FLASH_OB_ConfigSecureMode(pOBParam->SecureMode, &srrvr_reg_val, FLASH_SRRVR_NBRSD, OB_SECURE_SRAM1_ENABLE);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8002078:	f107 0108 	add.w	r1, r7, #8
 800207c:	2304      	movs	r3, #4
 800207e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002082:	f000 f9d7 	bl	8002434 <FLASH_OB_ConfigSecureMode>

      /* Set SRAM2 Area in secure if requested */
      FLASH_OB_ConfigSecureMode(pOBParam->SecureMode, &srrvr_reg_val, FLASH_SRRVR_BRSD, OB_SECURE_SRAM2_ENABLE);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800208a:	f107 0108 	add.w	r1, r7, #8
 800208e:	2308      	movs	r3, #8
 8002090:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002094:	f000 f9ce 	bl	8002434 <FLASH_OB_ConfigSecureMode>
    }
  }

  /* Boot vector */
  if ((pOBParam->OptionType & OPTIONBYTE_C2_BOOT_VECT) != 0U)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d01f      	beq.n	80020e4 <FLASH_OB_SecureConfig+0x138>
    /* Check the parameters */
    assert_param(IS_OB_BOOT_VECTOR_ADDR(pOBParam->C2SecureBootVectAddr));
    assert_param(IS_OB_BOOT_REGION(pOBParam->C2BootRegion));

    /* Set the boot vector */
    if (pOBParam->C2BootRegion == OB_C2_BOOT_FROM_FLASH)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80020ac:	d10d      	bne.n	80020ca <FLASH_OB_SecureConfig+0x11e>
    {
      MODIFY_REG(srrvr_reg_val, (FLASH_SRRVR_SBRV | FLASH_SRRVR_C2OPT), (((pOBParam->C2SecureBootVectAddr - FLASH_BASE) >> 2) | pOBParam->C2BootRegion));
 80020ae:	68ba      	ldr	r2, [r7, #8]
 80020b0:	4b20      	ldr	r3, [pc, #128]	; (8002134 <FLASH_OB_SecureConfig+0x188>)
 80020b2:	4013      	ands	r3, r2
 80020b4:	687a      	ldr	r2, [r7, #4]
 80020b6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80020b8:	f102 4278 	add.w	r2, r2, #4160749568	; 0xf8000000
 80020bc:	0891      	lsrs	r1, r2, #2
 80020be:	687a      	ldr	r2, [r7, #4]
 80020c0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80020c2:	430a      	orrs	r2, r1
 80020c4:	4313      	orrs	r3, r2
 80020c6:	60bb      	str	r3, [r7, #8]
 80020c8:	e00c      	b.n	80020e4 <FLASH_OB_SecureConfig+0x138>
    }
    else
    {
      MODIFY_REG(srrvr_reg_val, (FLASH_SRRVR_SBRV | FLASH_SRRVR_C2OPT), (((pOBParam->C2SecureBootVectAddr - SRAM1_BASE) >> 2) | pOBParam->C2BootRegion));
 80020ca:	68ba      	ldr	r2, [r7, #8]
 80020cc:	4b19      	ldr	r3, [pc, #100]	; (8002134 <FLASH_OB_SecureConfig+0x188>)
 80020ce:	4013      	ands	r3, r2
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80020d4:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
 80020d8:	0891      	lsrs	r1, r2, #2
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80020de:	430a      	orrs	r2, r1
 80020e0:	4313      	orrs	r3, r2
 80020e2:	60bb      	str	r3, [r7, #8]
    }
  }

  /* CPU2 Debug Access */
  if ((pOBParam->OptionType & OPTIONBYTE_C2_DEBUG_ACCESS) != 0U)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d006      	beq.n	80020fe <FLASH_OB_SecureConfig+0x152>
  {
    /* Check the parameters */
    assert_param(IS_OB_C2_DEBUG_MODE(pOBParam->C2DebugAccessMode));

    /* Set the CPU2 Debug Access */
    MODIFY_REG(sfr_reg_val, FLASH_SFR_DDS, (uint32_t)pOBParam->C2DebugAccessMode);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020fa:	4313      	orrs	r3, r2
 80020fc:	60fb      	str	r3, [r7, #12]
  }

  /* Sub-GHz radio SPI Access */
  if ((pOBParam->OptionType & OPTIONBYTE_SUBGHZSPI_SECURE_ACCESS) != 0U)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002106:	2b00      	cmp	r3, #0
 8002108:	d006      	beq.n	8002118 <FLASH_OB_SecureConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_OB_SUBGHZSPI_SECURE_ACCESS(pOBParam->SUBGHZSPISecureAccess));

    /* Set the Sub-GHz radio SPI Secure Access */
    MODIFY_REG(sfr_reg_val, FLASH_SFR_SUBGHZSPISD, (uint32_t)pOBParam->SUBGHZSPISecureAccess);
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002114:	4313      	orrs	r3, r2
 8002116:	60fb      	str	r3, [r7, #12]
  }

  /* Update Flash registers */
  WRITE_REG(FLASH->SFR, sfr_reg_val);
 8002118:	4a05      	ldr	r2, [pc, #20]	; (8002130 <FLASH_OB_SecureConfig+0x184>)
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  WRITE_REG(FLASH->SRRVR, srrvr_reg_val);
 8002120:	4a03      	ldr	r2, [pc, #12]	; (8002130 <FLASH_OB_SecureConfig+0x184>)
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
}
 8002128:	bf00      	nop
 800212a:	3710      	adds	r7, #16
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	58004000 	.word	0x58004000
 8002134:	7fff0000 	.word	0x7fff0000

08002138 <FLASH_OB_GetWRP>:
  * @param[out]  WRDPEndOffset Specifies the address where to copied the end page of
  *                            the write protected area
  * @retval None
  */
static void FLASH_OB_GetWRP(uint32_t WRPArea, uint32_t *WRPStartOffset, uint32_t *WRDPEndOffset)
{
 8002138:	b480      	push	{r7}
 800213a:	b085      	sub	sp, #20
 800213c:	af00      	add	r7, sp, #0
 800213e:	60f8      	str	r0, [r7, #12]
 8002140:	60b9      	str	r1, [r7, #8]
 8002142:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_OB_WRPAREA(WRPArea));

  /* Get the configuration of the write protected area */
  if (WRPArea == OB_WRPAREA_BANK1_AREAA)
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d10d      	bne.n	8002166 <FLASH_OB_GetWRP+0x2e>
  {
    *WRPStartOffset = READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_STRT);
 800214a:	4b10      	ldr	r3, [pc, #64]	; (800218c <FLASH_OB_GetWRP+0x54>)
 800214c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800214e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	601a      	str	r2, [r3, #0]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_END) >> FLASH_WRP1AR_WRP1A_END_Pos);
 8002156:	4b0d      	ldr	r3, [pc, #52]	; (800218c <FLASH_OB_GetWRP+0x54>)
 8002158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800215a:	0c1b      	lsrs	r3, r3, #16
 800215c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	601a      	str	r2, [r3, #0]
  else /* OB_WRPAREA_BANK1_AREAB */
  {
    *WRPStartOffset = READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_STRT);
    *WRDPEndOffset = (READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_END) >> FLASH_WRP1BR_WRP1B_END_Pos);
  }
}
 8002164:	e00c      	b.n	8002180 <FLASH_OB_GetWRP+0x48>
    *WRPStartOffset = READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_STRT);
 8002166:	4b09      	ldr	r3, [pc, #36]	; (800218c <FLASH_OB_GetWRP+0x54>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	601a      	str	r2, [r3, #0]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_END) >> FLASH_WRP1BR_WRP1B_END_Pos);
 8002172:	4b06      	ldr	r3, [pc, #24]	; (800218c <FLASH_OB_GetWRP+0x54>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002176:	0c1b      	lsrs	r3, r3, #16
 8002178:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	601a      	str	r2, [r3, #0]
}
 8002180:	bf00      	nop
 8002182:	3714      	adds	r7, #20
 8002184:	46bd      	mov	sp, r7
 8002186:	bc80      	pop	{r7}
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	58004000 	.word	0x58004000

08002190 <FLASH_OB_GetRDP>:
  *            @arg @ref OB_RDP_LEVEL_0 No protection
  *            @arg @ref OB_RDP_LEVEL_1 Read protection of the memory
  *            @arg @ref OB_RDP_LEVEL_2 Full chip protection
  */
static uint32_t FLASH_OB_GetRDP(void)
{
 8002190:	b480      	push	{r7}
 8002192:	b083      	sub	sp, #12
 8002194:	af00      	add	r7, sp, #0
  uint32_t rdplvl = READ_BIT(FLASH->OPTR, FLASH_OPTR_RDP);
 8002196:	4b09      	ldr	r3, [pc, #36]	; (80021bc <FLASH_OB_GetRDP+0x2c>)
 8002198:	6a1b      	ldr	r3, [r3, #32]
 800219a:	b2db      	uxtb	r3, r3
 800219c:	607b      	str	r3, [r7, #4]

  if ((rdplvl != OB_RDP_LEVEL_0) && (rdplvl != OB_RDP_LEVEL_2))
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2baa      	cmp	r3, #170	; 0xaa
 80021a2:	d004      	beq.n	80021ae <FLASH_OB_GetRDP+0x1e>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2bcc      	cmp	r3, #204	; 0xcc
 80021a8:	d001      	beq.n	80021ae <FLASH_OB_GetRDP+0x1e>
  {
    return (OB_RDP_LEVEL_1);
 80021aa:	23bb      	movs	r3, #187	; 0xbb
 80021ac:	e000      	b.n	80021b0 <FLASH_OB_GetRDP+0x20>
  }
  else
  {
    return rdplvl;
 80021ae:	687b      	ldr	r3, [r7, #4]
  }
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	370c      	adds	r7, #12
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bc80      	pop	{r7}
 80021b8:	4770      	bx	lr
 80021ba:	bf00      	nop
 80021bc:	58004000 	.word	0x58004000

080021c0 <FLASH_OB_GetUser>:
  *         @arg @ref OB_BOOT0_RESET or @ref OB_BOOT0_SET
  *         @arg @ref OB_BOOT_LOCK_DISABLE or @ref OB_BOOT_LOCK_ENABLE
  */
#endif
static uint32_t FLASH_OB_GetUser(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
  uint32_t user_config = (READ_REG(FLASH->OPTR) & OB_USER_ALL);
 80021c6:	4b08      	ldr	r3, [pc, #32]	; (80021e8 <FLASH_OB_GetUser+0x28>)
 80021c8:	6a1a      	ldr	r2, [r3, #32]
 80021ca:	4b08      	ldr	r3, [pc, #32]	; (80021ec <FLASH_OB_GetUser+0x2c>)
 80021cc:	4013      	ands	r3, r2
 80021ce:	607b      	str	r3, [r7, #4]
  CLEAR_BIT(user_config, (FLASH_OPTR_RDP | FLASH_OPTR_ESE));
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 80021d6:	f023 0301 	bic.w	r3, r3, #1
 80021da:	607b      	str	r3, [r7, #4]

  return user_config;
 80021dc:	687b      	ldr	r3, [r7, #4]
}
 80021de:	4618      	mov	r0, r3
 80021e0:	370c      	adds	r7, #12
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bc80      	pop	{r7}
 80021e6:	4770      	bx	lr
 80021e8:	58004000 	.word	0x58004000
 80021ec:	cf8f7e00 	.word	0xcf8f7e00

080021f0 <FLASH_OB_GetPCROP>:
  * @param PCROP1BEndAddr [out] Specifies the address where to copied the end address of
  *                       the Zone 1B Proprietary code readout protection
  * @retval None
  */
static void FLASH_OB_GetPCROP(uint32_t *PCROPConfig, uint32_t *PCROP1AStartAddr, uint32_t *PCROP1AEndAddr, uint32_t *PCROP1BStartAddr, uint32_t *PCROP1BEndAddr)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b087      	sub	sp, #28
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	60f8      	str	r0, [r7, #12]
 80021f8:	60b9      	str	r1, [r7, #8]
 80021fa:	607a      	str	r2, [r7, #4]
 80021fc:	603b      	str	r3, [r7, #0]
  uint32_t pcrop;

  pcrop             = (READ_BIT(FLASH->PCROP1BSR, FLASH_PCROP1BSR_PCROP1B_STRT));
 80021fe:	4b19      	ldr	r3, [pc, #100]	; (8002264 <FLASH_OB_GetPCROP+0x74>)
 8002200:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002202:	b2db      	uxtb	r3, r3
 8002204:	617b      	str	r3, [r7, #20]
  *PCROP1BStartAddr = ((pcrop << FLASH_PCROP_GRANULARITY_OFFSET) + FLASH_BASE);
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	029b      	lsls	r3, r3, #10
 800220a:	f103 6200 	add.w	r2, r3, #134217728	; 0x8000000
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	601a      	str	r2, [r3, #0]

  pcrop             = (READ_BIT(FLASH->PCROP1BER, FLASH_PCROP1BER_PCROP1B_END));
 8002212:	4b14      	ldr	r3, [pc, #80]	; (8002264 <FLASH_OB_GetPCROP+0x74>)
 8002214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002216:	b2db      	uxtb	r3, r3
 8002218:	617b      	str	r3, [r7, #20]
  *PCROP1BEndAddr   = ((pcrop << FLASH_PCROP_GRANULARITY_OFFSET) + FLASH_BASE);
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	029b      	lsls	r3, r3, #10
 800221e:	f103 6200 	add.w	r2, r3, #134217728	; 0x8000000
 8002222:	6a3b      	ldr	r3, [r7, #32]
 8002224:	601a      	str	r2, [r3, #0]

  pcrop             = (READ_BIT(FLASH->PCROP1ASR, FLASH_PCROP1ASR_PCROP1A_STRT));
 8002226:	4b0f      	ldr	r3, [pc, #60]	; (8002264 <FLASH_OB_GetPCROP+0x74>)
 8002228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800222a:	b2db      	uxtb	r3, r3
 800222c:	617b      	str	r3, [r7, #20]
  *PCROP1AStartAddr = ((pcrop << FLASH_PCROP_GRANULARITY_OFFSET) + FLASH_BASE);
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	029b      	lsls	r3, r3, #10
 8002232:	f103 6200 	add.w	r2, r3, #134217728	; 0x8000000
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	601a      	str	r2, [r3, #0]

  pcrop             = (READ_BIT(FLASH->PCROP1AER, FLASH_PCROP1AER_PCROP1A_END));
 800223a:	4b0a      	ldr	r3, [pc, #40]	; (8002264 <FLASH_OB_GetPCROP+0x74>)
 800223c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800223e:	b2db      	uxtb	r3, r3
 8002240:	617b      	str	r3, [r7, #20]
  *PCROP1AEndAddr   = ((pcrop << FLASH_PCROP_GRANULARITY_OFFSET) + FLASH_BASE);
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	029b      	lsls	r3, r3, #10
 8002246:	f103 6200 	add.w	r2, r3, #134217728	; 0x8000000
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	601a      	str	r2, [r3, #0]

  *PCROPConfig      = (READ_REG(FLASH->PCROP1AER) & FLASH_PCROP1AER_PCROP_RDP);
 800224e:	4b05      	ldr	r3, [pc, #20]	; (8002264 <FLASH_OB_GetPCROP+0x74>)
 8002250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002252:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	601a      	str	r2, [r3, #0]
}
 800225a:	bf00      	nop
 800225c:	371c      	adds	r7, #28
 800225e:	46bd      	mov	sp, r7
 8002260:	bc80      	pop	{r7}
 8002262:	4770      	bx	lr
 8002264:	58004000 	.word	0x58004000

08002268 <FLASH_OB_GetIPCCBufferAddr>:
  *           Value return between Min_Data = 0x0 and Max_Data = 0x3FFF
  *           This value correspond to the first double-word of the IPCC mailbox data buffer area
  *           in SRAM starting from 0x20000000 (SRAM1 start address to SRAM2 end address).
  */
static uint32_t FLASH_OB_GetIPCCBufferAddr(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA) << 4) + SRAM1_BASE);
 800226c:	4b05      	ldr	r3, [pc, #20]	; (8002284 <FLASH_OB_GetIPCCBufferAddr+0x1c>)
 800226e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002270:	011a      	lsls	r2, r3, #4
 8002272:	4b05      	ldr	r3, [pc, #20]	; (8002288 <FLASH_OB_GetIPCCBufferAddr+0x20>)
 8002274:	4013      	ands	r3, r2
 8002276:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
}
 800227a:	4618      	mov	r0, r3
 800227c:	46bd      	mov	sp, r7
 800227e:	bc80      	pop	{r7}
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	58004000 	.word	0x58004000
 8002288:	0003fff0 	.word	0x0003fff0

0800228c <FLASH_OB_GetSecureMemoryConfig>:
  *                               @arg @ref OB_SECURE_SRAM2_DISABLE : SRAM2 Security disabled
  *                               @arg @ref OB_SECURE_SYSTEM_AND_ALL_AREAS_ENABLE : All System Security enabled
  * @retval None
  */
static void FLASH_OB_GetSecureMemoryConfig(uint32_t *SecureFlashStartAddr, uint32_t *HideProtectionStartAddr, uint32_t *SecureSRAM2StartAddr, uint32_t *SecureSRAM1StartAddr, uint32_t *SecureMode)
{
 800228c:	b590      	push	{r4, r7, lr}
 800228e:	b089      	sub	sp, #36	; 0x24
 8002290:	af00      	add	r7, sp, #0
 8002292:	60f8      	str	r0, [r7, #12]
 8002294:	60b9      	str	r1, [r7, #8]
 8002296:	607a      	str	r2, [r7, #4]
 8002298:	603b      	str	r3, [r7, #0]
  uint32_t sfr_reg_val = READ_REG(FLASH->SFR);
 800229a:	4b2f      	ldr	r3, [pc, #188]	; (8002358 <FLASH_OB_GetSecureMemoryConfig+0xcc>)
 800229c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80022a0:	61fb      	str	r3, [r7, #28]
  uint32_t srrvr_reg_val = READ_REG(FLASH->SRRVR);
 80022a2:	4b2d      	ldr	r3, [pc, #180]	; (8002358 <FLASH_OB_GetSecureMemoryConfig+0xcc>)
 80022a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80022a8:	61bb      	str	r3, [r7, #24]

  /* Get Secure Flash start address */
  uint32_t user_config = (READ_BIT(sfr_reg_val, FLASH_SFR_SFSA) >> FLASH_SFR_SFSA_Pos);
 80022aa:	69fb      	ldr	r3, [r7, #28]
 80022ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80022b0:	617b      	str	r3, [r7, #20]

  *SecureFlashStartAddr = ((user_config * FLASH_PAGE_SIZE) + FLASH_BASE);
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80022b8:	02da      	lsls	r2, r3, #11
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	601a      	str	r2, [r3, #0]

  /* Get Hide Protection Area start address */
  user_config = (READ_BIT(sfr_reg_val, FLASH_SFR_HDPSA) >> FLASH_SFR_HDPSA_Pos);
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	0c1b      	lsrs	r3, r3, #16
 80022c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80022c6:	617b      	str	r3, [r7, #20]

  *HideProtectionStartAddr = ((user_config * FLASH_PAGE_SIZE) + FLASH_BASE);
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80022ce:	02da      	lsls	r2, r3, #11
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	601a      	str	r2, [r3, #0]

  /* Get Secure SRAM2 start address */
  user_config = (READ_BIT(srrvr_reg_val, FLASH_SRRVR_SBRSA) >> FLASH_SRRVR_SBRSA_Pos);
 80022d4:	69bb      	ldr	r3, [r7, #24]
 80022d6:	0c9b      	lsrs	r3, r3, #18
 80022d8:	f003 031f 	and.w	r3, r3, #31
 80022dc:	617b      	str	r3, [r7, #20]

  *SecureSRAM2StartAddr = ((user_config << SRAM_SECURE_PAGE_GRANULARITY_OFFSET) + SRAM2_BASE);
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	029b      	lsls	r3, r3, #10
 80022e2:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80022e6:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80022ea:	687a      	ldr	r2, [r7, #4]
 80022ec:	6013      	str	r3, [r2, #0]

  /* Get Secure SRAM1 start address */
  user_config = (READ_BIT(srrvr_reg_val, FLASH_SRRVR_SNBRSA) >> FLASH_SRRVR_SNBRSA_Pos);
 80022ee:	69bb      	ldr	r3, [r7, #24]
 80022f0:	0e5b      	lsrs	r3, r3, #25
 80022f2:	f003 031f 	and.w	r3, r3, #31
 80022f6:	617b      	str	r3, [r7, #20]

  *SecureSRAM1StartAddr = ((user_config << SRAM_SECURE_PAGE_GRANULARITY_OFFSET) + SRAM1_BASE);
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	029b      	lsls	r3, r3, #10
 80022fc:	f103 5200 	add.w	r2, r3, #536870912	; 0x20000000
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	601a      	str	r2, [r3, #0]

  /* Get Secure Area mode */
  *SecureMode = (FLASH_OB_GetSecureMode(sfr_reg_val, FLASH_SFR_FSD, OB_SECURE_SYSTEM_AND_FLASH_ENABLE, OB_SECURE_SYSTEM_AND_FLASH_DISABLE) | \
 8002304:	2310      	movs	r3, #16
 8002306:	2201      	movs	r2, #1
 8002308:	2180      	movs	r1, #128	; 0x80
 800230a:	69f8      	ldr	r0, [r7, #28]
 800230c:	f000 f8b2 	bl	8002474 <FLASH_OB_GetSecureMode>
 8002310:	4604      	mov	r4, r0
                 FLASH_OB_GetSecureMode(sfr_reg_val, FLASH_SFR_HDPAD, OB_SECURE_HIDE_PROTECTION_ENABLE, OB_SECURE_HIDE_PROTECTION_DISABLE) | \
 8002312:	2320      	movs	r3, #32
 8002314:	2202      	movs	r2, #2
 8002316:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
 800231a:	69f8      	ldr	r0, [r7, #28]
 800231c:	f000 f8aa 	bl	8002474 <FLASH_OB_GetSecureMode>
 8002320:	4603      	mov	r3, r0
  *SecureMode = (FLASH_OB_GetSecureMode(sfr_reg_val, FLASH_SFR_FSD, OB_SECURE_SYSTEM_AND_FLASH_ENABLE, OB_SECURE_SYSTEM_AND_FLASH_DISABLE) | \
 8002322:	431c      	orrs	r4, r3
                 FLASH_OB_GetSecureMode(srrvr_reg_val, FLASH_SRRVR_NBRSD, OB_SECURE_SRAM1_ENABLE, OB_SECURE_SRAM1_DISABLE)                 | \
 8002324:	2340      	movs	r3, #64	; 0x40
 8002326:	2204      	movs	r2, #4
 8002328:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800232c:	69b8      	ldr	r0, [r7, #24]
 800232e:	f000 f8a1 	bl	8002474 <FLASH_OB_GetSecureMode>
 8002332:	4603      	mov	r3, r0
                 FLASH_OB_GetSecureMode(sfr_reg_val, FLASH_SFR_HDPAD, OB_SECURE_HIDE_PROTECTION_ENABLE, OB_SECURE_HIDE_PROTECTION_DISABLE) | \
 8002334:	431c      	orrs	r4, r3
                 FLASH_OB_GetSecureMode(srrvr_reg_val, FLASH_SRRVR_BRSD, OB_SECURE_SRAM2_ENABLE, OB_SECURE_SRAM2_DISABLE));
 8002336:	2380      	movs	r3, #128	; 0x80
 8002338:	2208      	movs	r2, #8
 800233a:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
 800233e:	69b8      	ldr	r0, [r7, #24]
 8002340:	f000 f898 	bl	8002474 <FLASH_OB_GetSecureMode>
 8002344:	4603      	mov	r3, r0
                 FLASH_OB_GetSecureMode(srrvr_reg_val, FLASH_SRRVR_NBRSD, OB_SECURE_SRAM1_ENABLE, OB_SECURE_SRAM1_DISABLE)                 | \
 8002346:	ea44 0203 	orr.w	r2, r4, r3
  *SecureMode = (FLASH_OB_GetSecureMode(sfr_reg_val, FLASH_SFR_FSD, OB_SECURE_SYSTEM_AND_FLASH_ENABLE, OB_SECURE_SYSTEM_AND_FLASH_DISABLE) | \
 800234a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800234c:	601a      	str	r2, [r3, #0]
}
 800234e:	bf00      	nop
 8002350:	3724      	adds	r7, #36	; 0x24
 8002352:	46bd      	mov	sp, r7
 8002354:	bd90      	pop	{r4, r7, pc}
 8002356:	bf00      	nop
 8002358:	58004000 	.word	0x58004000

0800235c <FLASH_OB_GetC2BootResetConfig>:
  * @param  C2BootResetVectAddr Specifies the address where to copied the CPU2 Secure Boot reset vector address
  * @param  C2BootResetRegion   Specifies the Secure Boot reset memory region
  * @retval None
  */
static void FLASH_OB_GetC2BootResetConfig(uint32_t *C2BootResetVectAddr, uint32_t *C2BootResetRegion)
{
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	6039      	str	r1, [r7, #0]
  *C2BootResetRegion = (READ_BIT(FLASH->SRRVR, FLASH_SRRVR_C2OPT));
 8002366:	4b13      	ldr	r3, [pc, #76]	; (80023b4 <FLASH_OB_GetC2BootResetConfig+0x58>)
 8002368:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800236c:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	601a      	str	r2, [r3, #0]

  if (*C2BootResetRegion == OB_C2_BOOT_FROM_FLASH)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800237c:	d10a      	bne.n	8002394 <FLASH_OB_GetC2BootResetConfig+0x38>
  {
    *C2BootResetVectAddr = (uint32_t)((READ_BIT(FLASH->SRRVR, FLASH_SRRVR_SBRV) << 2) + FLASH_BASE);
 800237e:	4b0d      	ldr	r3, [pc, #52]	; (80023b4 <FLASH_OB_GetC2BootResetConfig+0x58>)
 8002380:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002384:	009a      	lsls	r2, r3, #2
 8002386:	4b0c      	ldr	r3, [pc, #48]	; (80023b8 <FLASH_OB_GetC2BootResetConfig+0x5c>)
 8002388:	4013      	ands	r3, r2
 800238a:	f103 6200 	add.w	r2, r3, #134217728	; 0x8000000
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *C2BootResetVectAddr = (uint32_t)((READ_BIT(FLASH->SRRVR, FLASH_SRRVR_SBRV) << 2) + SRAM1_BASE);
  }
}
 8002392:	e009      	b.n	80023a8 <FLASH_OB_GetC2BootResetConfig+0x4c>
    *C2BootResetVectAddr = (uint32_t)((READ_BIT(FLASH->SRRVR, FLASH_SRRVR_SBRV) << 2) + SRAM1_BASE);
 8002394:	4b07      	ldr	r3, [pc, #28]	; (80023b4 <FLASH_OB_GetC2BootResetConfig+0x58>)
 8002396:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800239a:	009a      	lsls	r2, r3, #2
 800239c:	4b06      	ldr	r3, [pc, #24]	; (80023b8 <FLASH_OB_GetC2BootResetConfig+0x5c>)
 800239e:	4013      	ands	r3, r2
 80023a0:	f103 5200 	add.w	r2, r3, #536870912	; 0x20000000
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	601a      	str	r2, [r3, #0]
}
 80023a8:	bf00      	nop
 80023aa:	370c      	adds	r7, #12
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bc80      	pop	{r7}
 80023b0:	4770      	bx	lr
 80023b2:	bf00      	nop
 80023b4:	58004000 	.word	0x58004000
 80023b8:	0003fffc 	.word	0x0003fffc

080023bc <FLASH_OB_GetSUBGHZSPISecureAccess>:
  * @retval Returned value can be one of the following values:
  *           @arg @ref OB_SUBGHZSPI_SECURE_ACCESS_DISABLE : Sub-GHz radio SPI Secure access disabled
  *           @arg @ref OB_SUBGHZSPI_SECURE_ACCESS_ENABLE : Sub-GHz radio SPI Secure access enabled
  */
static uint32_t FLASH_OB_GetSUBGHZSPISecureAccess(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  return (READ_BIT(FLASH->SFR, FLASH_SFR_SUBGHZSPISD));
 80023c0:	4b04      	ldr	r3, [pc, #16]	; (80023d4 <FLASH_OB_GetSUBGHZSPISecureAccess+0x18>)
 80023c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80023c6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bc80      	pop	{r7}
 80023d0:	4770      	bx	lr
 80023d2:	bf00      	nop
 80023d4:	58004000 	.word	0x58004000

080023d8 <FLASH_OB_GetC2DebugAccessMode>:
  * @retval Returned value can be one of the following values:
  *           @arg @ref OB_C2_DEBUG_ACCESS_DISABLE : CPU2 debug access disabled
  *           @arg @ref OB_C2_DEBUG_ACCESS_ENABLE : CPU2 debug access enabled
  */
static uint32_t FLASH_OB_GetC2DebugAccessMode(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  return (READ_BIT(FLASH->SFR, FLASH_SFR_DDS));
 80023dc:	4b04      	ldr	r3, [pc, #16]	; (80023f0 <FLASH_OB_GetC2DebugAccessMode+0x18>)
 80023de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80023e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bc80      	pop	{r7}
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	58004000 	.word	0x58004000

080023f4 <FLASH_OB_ProceedWriteOperation>:
/**
  * @brief  Proceed the OB Write Operation.
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_ProceedWriteOperation(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status;

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80023fa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80023fe:	f7ff fa87 	bl	8001910 <FLASH_WaitForLastOperation>
 8002402:	4603      	mov	r3, r0
 8002404:	71fb      	strb	r3, [r7, #7]

  if (status == HAL_OK)
 8002406:	79fb      	ldrb	r3, [r7, #7]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d10b      	bne.n	8002424 <FLASH_OB_ProceedWriteOperation+0x30>
  {
    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 800240c:	4b08      	ldr	r3, [pc, #32]	; (8002430 <FLASH_OB_ProceedWriteOperation+0x3c>)
 800240e:	695b      	ldr	r3, [r3, #20]
 8002410:	4a07      	ldr	r2, [pc, #28]	; (8002430 <FLASH_OB_ProceedWriteOperation+0x3c>)
 8002412:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002416:	6153      	str	r3, [r2, #20]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002418:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800241c:	f7ff fa78 	bl	8001910 <FLASH_WaitForLastOperation>
 8002420:	4603      	mov	r3, r0
 8002422:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8002424:	79fb      	ldrb	r3, [r7, #7]
}
 8002426:	4618      	mov	r0, r3
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	58004000 	.word	0x58004000

08002434 <FLASH_OB_ConfigSecureMode>:
  * @param Bit Bit in FLASH register to update
  * @param ValueEnable Constant to check in comparison with SecureMode as enabled
  * @retval None
  */
static void FLASH_OB_ConfigSecureMode(uint32_t SecureMode, uint32_t *Reg, uint32_t Bit, uint32_t ValueEnable)
{
 8002434:	b480      	push	{r7}
 8002436:	b085      	sub	sp, #20
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	607a      	str	r2, [r7, #4]
 8002440:	603b      	str	r3, [r7, #0]
  /* Check if SecureMode is requested */
  if ((SecureMode & ValueEnable) == ValueEnable)
 8002442:	68fa      	ldr	r2, [r7, #12]
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	4013      	ands	r3, r2
 8002448:	683a      	ldr	r2, [r7, #0]
 800244a:	429a      	cmp	r2, r3
 800244c:	d107      	bne.n	800245e <FLASH_OB_ConfigSecureMode+0x2a>
  {
    CLEAR_BIT(*Reg, Bit);
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	43db      	mvns	r3, r3
 8002456:	401a      	ands	r2, r3
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	601a      	str	r2, [r3, #0]
  }
  else
  {
    SET_BIT(*Reg, Bit);
  }
}
 800245c:	e005      	b.n	800246a <FLASH_OB_ConfigSecureMode+0x36>
    SET_BIT(*Reg, Bit);
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	431a      	orrs	r2, r3
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	601a      	str	r2, [r3, #0]
}
 800246a:	bf00      	nop
 800246c:	3714      	adds	r7, #20
 800246e:	46bd      	mov	sp, r7
 8002470:	bc80      	pop	{r7}
 8002472:	4770      	bx	lr

08002474 <FLASH_OB_GetSecureMode>:
  *                               ValueEnable
  *                               ValueDisable
  *                               Null
  */
static uint32_t FLASH_OB_GetSecureMode(uint32_t Reg, uint32_t Bit, uint32_t ValueEnable, uint32_t ValueDisable)
{
 8002474:	b480      	push	{r7}
 8002476:	b085      	sub	sp, #20
 8002478:	af00      	add	r7, sp, #0
 800247a:	60f8      	str	r0, [r7, #12]
 800247c:	60b9      	str	r1, [r7, #8]
 800247e:	607a      	str	r2, [r7, #4]
 8002480:	603b      	str	r3, [r7, #0]
  /* Return status of bit (set as enable, set as disable) */
  if (READ_BIT(Reg, Bit) == 0U)
 8002482:	68fa      	ldr	r2, [r7, #12]
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	4013      	ands	r3, r2
 8002488:	2b00      	cmp	r3, #0
 800248a:	d101      	bne.n	8002490 <FLASH_OB_GetSecureMode+0x1c>
  {
    return ValueEnable;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	e000      	b.n	8002492 <FLASH_OB_GetSecureMode+0x1e>
  }
  else
  {
    return ValueDisable;
 8002490:	683b      	ldr	r3, [r7, #0]
  }
}
 8002492:	4618      	mov	r0, r3
 8002494:	3714      	adds	r7, #20
 8002496:	46bd      	mov	sp, r7
 8002498:	bc80      	pop	{r7}
 800249a:	4770      	bx	lr

0800249c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800249c:	b480      	push	{r7}
 800249e:	b087      	sub	sp, #28
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
 80024a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024a6:	2300      	movs	r3, #0
 80024a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024aa:	e140      	b.n	800272e <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	2101      	movs	r1, #1
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	fa01 f303 	lsl.w	r3, r1, r3
 80024b8:	4013      	ands	r3, r2
 80024ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	f000 8132 	beq.w	8002728 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f003 0303 	and.w	r3, r3, #3
 80024cc:	2b01      	cmp	r3, #1
 80024ce:	d005      	beq.n	80024dc <HAL_GPIO_Init+0x40>
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f003 0303 	and.w	r3, r3, #3
 80024d8:	2b02      	cmp	r3, #2
 80024da:	d130      	bne.n	800253e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	005b      	lsls	r3, r3, #1
 80024e6:	2203      	movs	r2, #3
 80024e8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ec:	43db      	mvns	r3, r3
 80024ee:	693a      	ldr	r2, [r7, #16]
 80024f0:	4013      	ands	r3, r2
 80024f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	68da      	ldr	r2, [r3, #12]
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	005b      	lsls	r3, r3, #1
 80024fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002500:	693a      	ldr	r2, [r7, #16]
 8002502:	4313      	orrs	r3, r2
 8002504:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	693a      	ldr	r2, [r7, #16]
 800250a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002512:	2201      	movs	r2, #1
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	fa02 f303 	lsl.w	r3, r2, r3
 800251a:	43db      	mvns	r3, r3
 800251c:	693a      	ldr	r2, [r7, #16]
 800251e:	4013      	ands	r3, r2
 8002520:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	091b      	lsrs	r3, r3, #4
 8002528:	f003 0201 	and.w	r2, r3, #1
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	fa02 f303 	lsl.w	r3, r2, r3
 8002532:	693a      	ldr	r2, [r7, #16]
 8002534:	4313      	orrs	r3, r2
 8002536:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	693a      	ldr	r2, [r7, #16]
 800253c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	f003 0303 	and.w	r3, r3, #3
 8002546:	2b03      	cmp	r3, #3
 8002548:	d017      	beq.n	800257a <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	68db      	ldr	r3, [r3, #12]
 800254e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	005b      	lsls	r3, r3, #1
 8002554:	2203      	movs	r2, #3
 8002556:	fa02 f303 	lsl.w	r3, r2, r3
 800255a:	43db      	mvns	r3, r3
 800255c:	693a      	ldr	r2, [r7, #16]
 800255e:	4013      	ands	r3, r2
 8002560:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	689a      	ldr	r2, [r3, #8]
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	005b      	lsls	r3, r3, #1
 800256a:	fa02 f303 	lsl.w	r3, r2, r3
 800256e:	693a      	ldr	r2, [r7, #16]
 8002570:	4313      	orrs	r3, r2
 8002572:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	693a      	ldr	r2, [r7, #16]
 8002578:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	f003 0303 	and.w	r3, r3, #3
 8002582:	2b02      	cmp	r3, #2
 8002584:	d123      	bne.n	80025ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	08da      	lsrs	r2, r3, #3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	3208      	adds	r2, #8
 800258e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002592:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	f003 0307 	and.w	r3, r3, #7
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	220f      	movs	r2, #15
 800259e:	fa02 f303 	lsl.w	r3, r2, r3
 80025a2:	43db      	mvns	r3, r3
 80025a4:	693a      	ldr	r2, [r7, #16]
 80025a6:	4013      	ands	r3, r2
 80025a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	691a      	ldr	r2, [r3, #16]
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	f003 0307 	and.w	r3, r3, #7
 80025b4:	009b      	lsls	r3, r3, #2
 80025b6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ba:	693a      	ldr	r2, [r7, #16]
 80025bc:	4313      	orrs	r3, r2
 80025be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	08da      	lsrs	r2, r3, #3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	3208      	adds	r2, #8
 80025c8:	6939      	ldr	r1, [r7, #16]
 80025ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	005b      	lsls	r3, r3, #1
 80025d8:	2203      	movs	r2, #3
 80025da:	fa02 f303 	lsl.w	r3, r2, r3
 80025de:	43db      	mvns	r3, r3
 80025e0:	693a      	ldr	r2, [r7, #16]
 80025e2:	4013      	ands	r3, r2
 80025e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	f003 0203 	and.w	r2, r3, #3
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	005b      	lsls	r3, r3, #1
 80025f2:	fa02 f303 	lsl.w	r3, r2, r3
 80025f6:	693a      	ldr	r2, [r7, #16]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	693a      	ldr	r2, [r7, #16]
 8002600:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800260a:	2b00      	cmp	r3, #0
 800260c:	f000 808c 	beq.w	8002728 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8002610:	4a4e      	ldr	r2, [pc, #312]	; (800274c <HAL_GPIO_Init+0x2b0>)
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	089b      	lsrs	r3, r3, #2
 8002616:	3302      	adds	r3, #2
 8002618:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800261c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	f003 0303 	and.w	r3, r3, #3
 8002624:	009b      	lsls	r3, r3, #2
 8002626:	2207      	movs	r2, #7
 8002628:	fa02 f303 	lsl.w	r3, r2, r3
 800262c:	43db      	mvns	r3, r3
 800262e:	693a      	ldr	r2, [r7, #16]
 8002630:	4013      	ands	r3, r2
 8002632:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800263a:	d00d      	beq.n	8002658 <HAL_GPIO_Init+0x1bc>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	4a44      	ldr	r2, [pc, #272]	; (8002750 <HAL_GPIO_Init+0x2b4>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d007      	beq.n	8002654 <HAL_GPIO_Init+0x1b8>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	4a43      	ldr	r2, [pc, #268]	; (8002754 <HAL_GPIO_Init+0x2b8>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d101      	bne.n	8002650 <HAL_GPIO_Init+0x1b4>
 800264c:	2302      	movs	r3, #2
 800264e:	e004      	b.n	800265a <HAL_GPIO_Init+0x1be>
 8002650:	2307      	movs	r3, #7
 8002652:	e002      	b.n	800265a <HAL_GPIO_Init+0x1be>
 8002654:	2301      	movs	r3, #1
 8002656:	e000      	b.n	800265a <HAL_GPIO_Init+0x1be>
 8002658:	2300      	movs	r3, #0
 800265a:	697a      	ldr	r2, [r7, #20]
 800265c:	f002 0203 	and.w	r2, r2, #3
 8002660:	0092      	lsls	r2, r2, #2
 8002662:	4093      	lsls	r3, r2
 8002664:	693a      	ldr	r2, [r7, #16]
 8002666:	4313      	orrs	r3, r2
 8002668:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800266a:	4938      	ldr	r1, [pc, #224]	; (800274c <HAL_GPIO_Init+0x2b0>)
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	089b      	lsrs	r3, r3, #2
 8002670:	3302      	adds	r3, #2
 8002672:	693a      	ldr	r2, [r7, #16]
 8002674:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8002678:	4b37      	ldr	r3, [pc, #220]	; (8002758 <HAL_GPIO_Init+0x2bc>)
 800267a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800267e:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	43db      	mvns	r3, r3
 8002684:	693a      	ldr	r2, [r7, #16]
 8002686:	4013      	ands	r3, r2
 8002688:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d003      	beq.n	800269e <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 8002696:	693a      	ldr	r2, [r7, #16]
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	4313      	orrs	r3, r2
 800269c:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 800269e:	4a2e      	ldr	r2, [pc, #184]	; (8002758 <HAL_GPIO_Init+0x2bc>)
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 80026a6:	4b2c      	ldr	r3, [pc, #176]	; (8002758 <HAL_GPIO_Init+0x2bc>)
 80026a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80026ac:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	43db      	mvns	r3, r3
 80026b2:	693a      	ldr	r2, [r7, #16]
 80026b4:	4013      	ands	r3, r2
 80026b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d003      	beq.n	80026cc <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80026c4:	693a      	ldr	r2, [r7, #16]
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	4313      	orrs	r3, r2
 80026ca:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 80026cc:	4a22      	ldr	r2, [pc, #136]	; (8002758 <HAL_GPIO_Init+0x2bc>)
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80026d4:	4b20      	ldr	r3, [pc, #128]	; (8002758 <HAL_GPIO_Init+0x2bc>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	43db      	mvns	r3, r3
 80026de:	693a      	ldr	r2, [r7, #16]
 80026e0:	4013      	ands	r3, r2
 80026e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d003      	beq.n	80026f8 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 80026f0:	693a      	ldr	r2, [r7, #16]
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	4313      	orrs	r3, r2
 80026f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80026f8:	4a17      	ldr	r2, [pc, #92]	; (8002758 <HAL_GPIO_Init+0x2bc>)
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80026fe:	4b16      	ldr	r3, [pc, #88]	; (8002758 <HAL_GPIO_Init+0x2bc>)
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	43db      	mvns	r3, r3
 8002708:	693a      	ldr	r2, [r7, #16]
 800270a:	4013      	ands	r3, r2
 800270c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002716:	2b00      	cmp	r3, #0
 8002718:	d003      	beq.n	8002722 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800271a:	693a      	ldr	r2, [r7, #16]
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	4313      	orrs	r3, r2
 8002720:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002722:	4a0d      	ldr	r2, [pc, #52]	; (8002758 <HAL_GPIO_Init+0x2bc>)
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	3301      	adds	r3, #1
 800272c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	fa22 f303 	lsr.w	r3, r2, r3
 8002738:	2b00      	cmp	r3, #0
 800273a:	f47f aeb7 	bne.w	80024ac <HAL_GPIO_Init+0x10>
  }
}
 800273e:	bf00      	nop
 8002740:	bf00      	nop
 8002742:	371c      	adds	r7, #28
 8002744:	46bd      	mov	sp, r7
 8002746:	bc80      	pop	{r7}
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	40010000 	.word	0x40010000
 8002750:	48000400 	.word	0x48000400
 8002754:	48000800 	.word	0x48000800
 8002758:	58000800 	.word	0x58000800

0800275c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	460b      	mov	r3, r1
 8002766:	807b      	strh	r3, [r7, #2]
 8002768:	4613      	mov	r3, r2
 800276a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800276c:	787b      	ldrb	r3, [r7, #1]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d003      	beq.n	800277a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002772:	887a      	ldrh	r2, [r7, #2]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002778:	e002      	b.n	8002780 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800277a:	887a      	ldrh	r2, [r7, #2]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002780:	bf00      	nop
 8002782:	370c      	adds	r7, #12
 8002784:	46bd      	mov	sp, r7
 8002786:	bc80      	pop	{r7}
 8002788:	4770      	bx	lr

0800278a <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800278a:	b480      	push	{r7}
 800278c:	b083      	sub	sp, #12
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800279a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	370c      	adds	r7, #12
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bc80      	pop	{r7}
 80027a6:	4770      	bx	lr

080027a8 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80027ac:	4b04      	ldr	r3, [pc, #16]	; (80027c0 <HAL_PWR_EnableBkUpAccess+0x18>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a03      	ldr	r2, [pc, #12]	; (80027c0 <HAL_PWR_EnableBkUpAccess+0x18>)
 80027b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027b6:	6013      	str	r3, [r2, #0]
}
 80027b8:	bf00      	nop
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bc80      	pop	{r7}
 80027be:	4770      	bx	lr
 80027c0:	58000400 	.word	0x58000400

080027c4 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80027c8:	4b03      	ldr	r3, [pc, #12]	; (80027d8 <HAL_PWREx_GetVoltageRange+0x14>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bc80      	pop	{r7}
 80027d6:	4770      	bx	lr
 80027d8:	58000400 	.word	0x58000400

080027dc <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 80027e0:	4b06      	ldr	r3, [pc, #24]	; (80027fc <LL_PWR_IsEnabledBkUpAccess+0x20>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027ec:	d101      	bne.n	80027f2 <LL_PWR_IsEnabledBkUpAccess+0x16>
 80027ee:	2301      	movs	r3, #1
 80027f0:	e000      	b.n	80027f4 <LL_PWR_IsEnabledBkUpAccess+0x18>
 80027f2:	2300      	movs	r3, #0
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bc80      	pop	{r7}
 80027fa:	4770      	bx	lr
 80027fc:	58000400 	.word	0x58000400

08002800 <LL_RCC_HSE_EnableTcxo>:
  * @note PB0 must be configured in analog mode prior enabling VDDTCXO supply
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_EnableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableTcxo(void)
{
 8002800:	b480      	push	{r7}
 8002802:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8002804:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800280e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002812:	6013      	str	r3, [r2, #0]
}
 8002814:	bf00      	nop
 8002816:	46bd      	mov	sp, r7
 8002818:	bc80      	pop	{r7}
 800281a:	4770      	bx	lr

0800281c <LL_RCC_HSE_DisableTcxo>:
  * @brief  Disable HSE VDDTCXO output on package pin PB0-VDDTCXO
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_DisableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_DisableTcxo(void)
{
 800281c:	b480      	push	{r7}
 800281e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8002820:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800282a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800282e:	6013      	str	r3, [r2, #0]
}
 8002830:	bf00      	nop
 8002832:	46bd      	mov	sp, r7
 8002834:	bc80      	pop	{r7}
 8002836:	4770      	bx	lr

08002838 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler  division by 2
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800283c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002846:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800284a:	d101      	bne.n	8002850 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800284c:	2301      	movs	r3, #1
 800284e:	e000      	b.n	8002852 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8002850:	2300      	movs	r3, #0
}
 8002852:	4618      	mov	r0, r3
 8002854:	46bd      	mov	sp, r7
 8002856:	bc80      	pop	{r7}
 8002858:	4770      	bx	lr

0800285a <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 800285a:	b480      	push	{r7}
 800285c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800285e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002868:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800286c:	6013      	str	r3, [r2, #0]
}
 800286e:	bf00      	nop
 8002870:	46bd      	mov	sp, r7
 8002872:	bc80      	pop	{r7}
 8002874:	4770      	bx	lr

08002876 <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 8002876:	b480      	push	{r7}
 8002878:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800287a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002884:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002888:	6013      	str	r3, [r2, #0]
}
 800288a:	bf00      	nop
 800288c:	46bd      	mov	sp, r7
 800288e:	bc80      	pop	{r7}
 8002890:	4770      	bx	lr

08002892 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8002892:	b480      	push	{r7}
 8002894:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8002896:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028a0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80028a4:	d101      	bne.n	80028aa <LL_RCC_HSE_IsReady+0x18>
 80028a6:	2301      	movs	r3, #1
 80028a8:	e000      	b.n	80028ac <LL_RCC_HSE_IsReady+0x1a>
 80028aa:	2300      	movs	r3, #0
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bc80      	pop	{r7}
 80028b2:	4770      	bx	lr

080028b4 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80028b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80028c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028c6:	6013      	str	r3, [r2, #0]
}
 80028c8:	bf00      	nop
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bc80      	pop	{r7}
 80028ce:	4770      	bx	lr

080028d0 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 80028d0:	b480      	push	{r7}
 80028d2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80028d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80028de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80028e2:	6013      	str	r3, [r2, #0]
}
 80028e4:	bf00      	nop
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bc80      	pop	{r7}
 80028ea:	4770      	bx	lr

080028ec <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80028ec:	b480      	push	{r7}
 80028ee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80028f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028fe:	d101      	bne.n	8002904 <LL_RCC_HSI_IsReady+0x18>
 8002900:	2301      	movs	r3, #1
 8002902:	e000      	b.n	8002906 <LL_RCC_HSI_IsReady+0x1a>
 8002904:	2300      	movs	r3, #0
}
 8002906:	4618      	mov	r0, r3
 8002908:	46bd      	mov	sp, r7
 800290a:	bc80      	pop	{r7}
 800290c:	4770      	bx	lr

0800290e <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 800290e:	b480      	push	{r7}
 8002910:	b083      	sub	sp, #12
 8002912:	af00      	add	r7, sp, #0
 8002914:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8002916:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	061b      	lsls	r3, r3, #24
 8002924:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002928:	4313      	orrs	r3, r2
 800292a:	604b      	str	r3, [r1, #4]
}
 800292c:	bf00      	nop
 800292e:	370c      	adds	r7, #12
 8002930:	46bd      	mov	sp, r7
 8002932:	bc80      	pop	{r7}
 8002934:	4770      	bx	lr

08002936 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8002936:	b480      	push	{r7}
 8002938:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800293a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800293e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002942:	f003 0302 	and.w	r3, r3, #2
 8002946:	2b02      	cmp	r3, #2
 8002948:	d101      	bne.n	800294e <LL_RCC_LSE_IsReady+0x18>
 800294a:	2301      	movs	r3, #1
 800294c:	e000      	b.n	8002950 <LL_RCC_LSE_IsReady+0x1a>
 800294e:	2300      	movs	r3, #0
}
 8002950:	4618      	mov	r0, r3
 8002952:	46bd      	mov	sp, r7
 8002954:	bc80      	pop	{r7}
 8002956:	4770      	bx	lr

08002958 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 800295c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002960:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002964:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002968:	f043 0301 	orr.w	r3, r3, #1
 800296c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8002970:	bf00      	nop
 8002972:	46bd      	mov	sp, r7
 8002974:	bc80      	pop	{r7}
 8002976:	4770      	bx	lr

08002978 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 800297c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002980:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002984:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002988:	f023 0301 	bic.w	r3, r3, #1
 800298c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8002990:	bf00      	nop
 8002992:	46bd      	mov	sp, r7
 8002994:	bc80      	pop	{r7}
 8002996:	4770      	bx	lr

08002998 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 800299c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029a4:	f003 0302 	and.w	r3, r3, #2
 80029a8:	2b02      	cmp	r3, #2
 80029aa:	d101      	bne.n	80029b0 <LL_RCC_LSI_IsReady+0x18>
 80029ac:	2301      	movs	r3, #1
 80029ae:	e000      	b.n	80029b2 <LL_RCC_LSI_IsReady+0x1a>
 80029b0:	2300      	movs	r3, #0
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bc80      	pop	{r7}
 80029b8:	4770      	bx	lr

080029ba <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 80029ba:	b480      	push	{r7}
 80029bc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80029be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80029c8:	f043 0301 	orr.w	r3, r3, #1
 80029cc:	6013      	str	r3, [r2, #0]
}
 80029ce:	bf00      	nop
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bc80      	pop	{r7}
 80029d4:	4770      	bx	lr

080029d6 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 80029d6:	b480      	push	{r7}
 80029d8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80029da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80029e4:	f023 0301 	bic.w	r3, r3, #1
 80029e8:	6013      	str	r3, [r2, #0]
}
 80029ea:	bf00      	nop
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bc80      	pop	{r7}
 80029f0:	4770      	bx	lr

080029f2 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 80029f2:	b480      	push	{r7}
 80029f4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80029f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 0302 	and.w	r3, r3, #2
 8002a00:	2b02      	cmp	r3, #2
 8002a02:	d101      	bne.n	8002a08 <LL_RCC_MSI_IsReady+0x16>
 8002a04:	2301      	movs	r3, #1
 8002a06:	e000      	b.n	8002a0a <LL_RCC_MSI_IsReady+0x18>
 8002a08:	2300      	movs	r3, #0
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bc80      	pop	{r7}
 8002a10:	4770      	bx	lr

08002a12 <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 8002a12:	b480      	push	{r7}
 8002a14:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8002a16:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 0308 	and.w	r3, r3, #8
 8002a20:	2b08      	cmp	r3, #8
 8002a22:	d101      	bne.n	8002a28 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8002a24:	2301      	movs	r3, #1
 8002a26:	e000      	b.n	8002a2a <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8002a28:	2300      	movs	r3, #0
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bc80      	pop	{r7}
 8002a30:	4770      	bx	lr

08002a32 <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8002a32:	b480      	push	{r7}
 8002a34:	b083      	sub	sp, #12
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8002a3a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a44:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	600b      	str	r3, [r1, #0]
}
 8002a4e:	bf00      	nop
 8002a50:	370c      	adds	r7, #12
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bc80      	pop	{r7}
 8002a56:	4770      	bx	lr

08002a58 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8002a5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bc80      	pop	{r7}
 8002a6c:	4770      	bx	lr

08002a6e <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8002a6e:	b480      	push	{r7}
 8002a70:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8002a72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a7a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bc80      	pop	{r7}
 8002a84:	4770      	bx	lr

08002a86 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8002a86:	b480      	push	{r7}
 8002a88:	b083      	sub	sp, #12
 8002a8a:	af00      	add	r7, sp, #0
 8002a8c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8002a8e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	021b      	lsls	r3, r3, #8
 8002a9c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	604b      	str	r3, [r1, #4]
}
 8002aa4:	bf00      	nop
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bc80      	pop	{r7}
 8002aac:	4770      	bx	lr

08002aae <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8002aae:	b480      	push	{r7}
 8002ab0:	b083      	sub	sp, #12
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002ab6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	f023 0203 	bic.w	r2, r3, #3
 8002ac0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	608b      	str	r3, [r1, #8]
}
 8002aca:	bf00      	nop
 8002acc:	370c      	adds	r7, #12
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bc80      	pop	{r7}
 8002ad2:	4770      	bx	lr

08002ad4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002ad8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f003 030c 	and.w	r3, r3, #12
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bc80      	pop	{r7}
 8002ae8:	4770      	bx	lr

08002aea <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002aea:	b480      	push	{r7}
 8002aec:	b083      	sub	sp, #12
 8002aee:	af00      	add	r7, sp, #0
 8002af0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002af2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002afc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	4313      	orrs	r3, r2
 8002b04:	608b      	str	r3, [r1, #8]
}
 8002b06:	bf00      	nop
 8002b08:	370c      	adds	r7, #12
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bc80      	pop	{r7}
 8002b0e:	4770      	bx	lr

08002b10 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8002b18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b1c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002b20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b24:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8002b30:	bf00      	nop
 8002b32:	370c      	adds	r7, #12
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bc80      	pop	{r7}
 8002b38:	4770      	bx	lr

08002b3a <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 8002b3a:	b480      	push	{r7}
 8002b3c:	b083      	sub	sp, #12
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8002b42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b46:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002b4a:	f023 020f 	bic.w	r2, r3, #15
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	091b      	lsrs	r3, r3, #4
 8002b52:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002b56:	4313      	orrs	r3, r2
 8002b58:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8002b5c:	bf00      	nop
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bc80      	pop	{r7}
 8002b64:	4770      	bx	lr

08002b66 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8002b66:	b480      	push	{r7}
 8002b68:	b083      	sub	sp, #12
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002b6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b78:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	608b      	str	r3, [r1, #8]
}
 8002b82:	bf00      	nop
 8002b84:	370c      	adds	r7, #12
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bc80      	pop	{r7}
 8002b8a:	4770      	bx	lr

08002b8c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002b94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b9e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	608b      	str	r3, [r1, #8]
}
 8002ba8:	bf00      	nop
 8002baa:	370c      	adds	r7, #12
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bc80      	pop	{r7}
 8002bb0:	4770      	bx	lr

08002bb2 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8002bb2:	b480      	push	{r7}
 8002bb4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002bb6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bc80      	pop	{r7}
 8002bc6:	4770      	bx	lr

08002bc8 <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8002bcc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002bd0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002bd4:	011b      	lsls	r3, r3, #4
 8002bd6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bc80      	pop	{r7}
 8002be0:	4770      	bx	lr

08002be2 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002be2:	b480      	push	{r7}
 8002be4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002be6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002bf0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002bf4:	6013      	str	r3, [r2, #0]
}
 8002bf6:	bf00      	nop
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bc80      	pop	{r7}
 8002bfc:	4770      	bx	lr

08002bfe <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8002bfe:	b480      	push	{r7}
 8002c00:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002c02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002c0c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002c10:	6013      	str	r3, [r2, #0]
}
 8002c12:	bf00      	nop
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bc80      	pop	{r7}
 8002c18:	4770      	bx	lr

08002c1a <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002c1a:	b480      	push	{r7}
 8002c1c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002c1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c28:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002c2c:	d101      	bne.n	8002c32 <LL_RCC_PLL_IsReady+0x18>
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e000      	b.n	8002c34 <LL_RCC_PLL_IsReady+0x1a>
 8002c32:	2300      	movs	r3, #0
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bc80      	pop	{r7}
 8002c3a:	4770      	bx	lr

08002c3c <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002c40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c44:	68db      	ldr	r3, [r3, #12]
 8002c46:	0a1b      	lsrs	r3, r3, #8
 8002c48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bc80      	pop	{r7}
 8002c52:	4770      	bx	lr

08002c54 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002c54:	b480      	push	{r7}
 8002c56:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002c58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c5c:	68db      	ldr	r3, [r3, #12]
 8002c5e:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bc80      	pop	{r7}
 8002c68:	4770      	bx	lr

08002c6a <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002c6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bc80      	pop	{r7}
 8002c7e:	4770      	bx	lr

08002c80 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002c80:	b480      	push	{r7}
 8002c82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002c84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c88:	68db      	ldr	r3, [r3, #12]
 8002c8a:	f003 0303 	and.w	r3, r3, #3
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bc80      	pop	{r7}
 8002c94:	4770      	bx	lr

08002c96 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8002c96:	b480      	push	{r7}
 8002c98:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8002c9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ca4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ca8:	d101      	bne.n	8002cae <LL_RCC_IsActiveFlag_HPRE+0x18>
 8002caa:	2301      	movs	r3, #1
 8002cac:	e000      	b.n	8002cb0 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8002cae:	2300      	movs	r3, #0
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bc80      	pop	{r7}
 8002cb6:	4770      	bx	lr

08002cb8 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8002cbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cc0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002cc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cc8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002ccc:	d101      	bne.n	8002cd2 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e000      	b.n	8002cd4 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8002cd2:	2300      	movs	r3, #0
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bc80      	pop	{r7}
 8002cda:	4770      	bx	lr

08002cdc <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8002ce0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ce4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002ce8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cf0:	d101      	bne.n	8002cf6 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e000      	b.n	8002cf8 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8002cf6:	2300      	movs	r3, #0
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bc80      	pop	{r7}
 8002cfe:	4770      	bx	lr

08002d00 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8002d00:	b480      	push	{r7}
 8002d02:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8002d04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d0e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002d12:	d101      	bne.n	8002d18 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8002d14:	2301      	movs	r3, #1
 8002d16:	e000      	b.n	8002d1a <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8002d18:	2300      	movs	r3, #0
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bc80      	pop	{r7}
 8002d20:	4770      	bx	lr

08002d22 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8002d22:	b480      	push	{r7}
 8002d24:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002d26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d30:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002d34:	d101      	bne.n	8002d3a <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8002d36:	2301      	movs	r3, #1
 8002d38:	e000      	b.n	8002d3c <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8002d3a:	2300      	movs	r3, #0
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bc80      	pop	{r7}
 8002d42:	4770      	bx	lr

08002d44 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002d4a:	f7fe fbc7 	bl	80014dc <HAL_GetTick>
 8002d4e:	6078      	str	r0, [r7, #4]

  /* Set MSION bit */
  LL_RCC_MSI_Enable();
 8002d50:	f7ff fe33 	bl	80029ba <LL_RCC_MSI_Enable>

  /* Wait till MSI is ready */
  while (LL_RCC_MSI_IsReady() == 0U)
 8002d54:	e008      	b.n	8002d68 <HAL_RCC_DeInit+0x24>
  {
    if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d56:	f7fe fbc1 	bl	80014dc <HAL_GetTick>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	1ad3      	subs	r3, r2, r3
 8002d60:	2b02      	cmp	r3, #2
 8002d62:	d901      	bls.n	8002d68 <HAL_RCC_DeInit+0x24>
    {
      return HAL_TIMEOUT;
 8002d64:	2303      	movs	r3, #3
 8002d66:	e074      	b.n	8002e52 <HAL_RCC_DeInit+0x10e>
  while (LL_RCC_MSI_IsReady() == 0U)
 8002d68:	f7ff fe43 	bl	80029f2 <LL_RCC_MSI_IsReady>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d0f1      	beq.n	8002d56 <HAL_RCC_DeInit+0x12>
    }
  }

  /* Set MSIRANGE default value */
  LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6);
 8002d72:	2060      	movs	r0, #96	; 0x60
 8002d74:	f7ff fe5d 	bl	8002a32 <LL_RCC_MSI_SetRange>

  /* Set MSITRIM bits to the reset value*/
  LL_RCC_MSI_SetCalibTrimming(RCC_MSICALIBRATION_DEFAULT);
 8002d78:	2000      	movs	r0, #0
 8002d7a:	f7ff fe84 	bl	8002a86 <LL_RCC_MSI_SetCalibTrimming>

  /* Set HSITRIM bits to the reset value*/
  LL_RCC_HSI_SetCalibTrimming(RCC_HSICALIBRATION_DEFAULT);
 8002d7e:	2040      	movs	r0, #64	; 0x40
 8002d80:	f7ff fdc5 	bl	800290e <LL_RCC_HSI_SetCalibTrimming>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002d84:	f7fe fbaa 	bl	80014dc <HAL_GetTick>
 8002d88:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register (MSI is selected as system clock source) */
  CLEAR_REG(RCC->CFGR);
 8002d8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d8e:	2200      	movs	r2, #0
 8002d90:	609a      	str	r2, [r3, #8]

  /* Wait till MSI oscillator used as system clock */
  while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_MSI)
 8002d92:	e00a      	b.n	8002daa <HAL_RCC_DeInit+0x66>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d94:	f7fe fba2 	bl	80014dc <HAL_GetTick>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	1ad3      	subs	r3, r2, r3
 8002d9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d901      	bls.n	8002daa <HAL_RCC_DeInit+0x66>
    {
      return HAL_TIMEOUT;
 8002da6:	2303      	movs	r3, #3
 8002da8:	e053      	b.n	8002e52 <HAL_RCC_DeInit+0x10e>
  while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_MSI)
 8002daa:	f7ff fe93 	bl	8002ad4 <LL_RCC_GetSysClkSource>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d1ef      	bne.n	8002d94 <HAL_RCC_DeInit+0x50>
    }
  }

  /* Reset HSION, HSIKERON, HSIASFS, HSEON, PLLON, HSEPRE bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_HSIASFS | RCC_CR_HSEON | RCC_CR_HSEPRE | RCC_CR_PLLON);
 8002db4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002dbe:	4b27      	ldr	r3, [pc, #156]	; (8002e5c <HAL_RCC_DeInit+0x118>)
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002dc4:	f7fe fb8a 	bl	80014dc <HAL_GetTick>
 8002dc8:	6078      	str	r0, [r7, #4]

  /* Wait till HSE is disabled */
  while (LL_RCC_HSE_IsReady() != 0U)
 8002dca:	e008      	b.n	8002dde <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dcc:	f7fe fb86 	bl	80014dc <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	2b64      	cmp	r3, #100	; 0x64
 8002dd8:	d901      	bls.n	8002dde <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 8002dda:	2303      	movs	r3, #3
 8002ddc:	e039      	b.n	8002e52 <HAL_RCC_DeInit+0x10e>
  while (LL_RCC_HSE_IsReady() != 0U)
 8002dde:	f7ff fd58 	bl	8002892 <LL_RCC_HSE_IsReady>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d1f1      	bne.n	8002dcc <HAL_RCC_DeInit+0x88>
    }
  }

  /* Reset HSEBYPPWR bit once HSE is OFF */
  LL_RCC_HSE_DisableTcxo();
 8002de8:	f7ff fd18 	bl	800281c <LL_RCC_HSE_DisableTcxo>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002dec:	f7fe fb76 	bl	80014dc <HAL_GetTick>
 8002df0:	6078      	str	r0, [r7, #4]

  /* Wait till PLL is fully stopped */
  while (LL_RCC_PLL_IsReady() != 0U)
 8002df2:	e008      	b.n	8002e06 <HAL_RCC_DeInit+0xc2>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002df4:	f7fe fb72 	bl	80014dc <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	2b0a      	cmp	r3, #10
 8002e00:	d901      	bls.n	8002e06 <HAL_RCC_DeInit+0xc2>
    {
      return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e025      	b.n	8002e52 <HAL_RCC_DeInit+0x10e>
  while (LL_RCC_PLL_IsReady() != 0U)
 8002e06:	f7ff ff08 	bl	8002c1a <LL_RCC_PLL_IsReady>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d1f1      	bne.n	8002df4 <HAL_RCC_DeInit+0xb0>
    }
  }

  /* once PLL is OFF, reset PLLCFGR register to default value */
  WRITE_REG(RCC->PLLCFGR, RCC_PLLCFR_RESET_VALUE);
 8002e10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e14:	4a12      	ldr	r2, [pc, #72]	; (8002e60 <HAL_RCC_DeInit+0x11c>)
 8002e16:	60da      	str	r2, [r3, #12]

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
 8002e18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	619a      	str	r2, [r3, #24]

  /* Clear all flags */
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 8002e20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e24:	f04f 32ff 	mov.w	r2, #4294967295
 8002e28:	621a      	str	r2, [r3, #32]

  /* EXTCFGR reset*/
  WRITE_REG(RCC->EXTCFGR, RCC_EXTCFGR_RESET_VALUE);
 8002e2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e2e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002e32:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = MSI_VALUE;
 8002e36:	4b0b      	ldr	r3, [pc, #44]	; (8002e64 <HAL_RCC_DeInit+0x120>)
 8002e38:	4a0b      	ldr	r2, [pc, #44]	; (8002e68 <HAL_RCC_DeInit+0x124>)
 8002e3a:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002e3c:	4b0b      	ldr	r3, [pc, #44]	; (8002e6c <HAL_RCC_DeInit+0x128>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7fe faff 	bl	8001444 <HAL_InitTick>
 8002e46:	4603      	mov	r3, r0
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d001      	beq.n	8002e50 <HAL_RCC_DeInit+0x10c>
  {
    return HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e000      	b.n	8002e52 <HAL_RCC_DeInit+0x10e>
  }
  else
  {
    return HAL_OK;
 8002e50:	2300      	movs	r3, #0
  }
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3708      	adds	r7, #8
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	feeef4ff 	.word	0xfeeef4ff
 8002e60:	22040100 	.word	0x22040100
 8002e64:	2000014c 	.word	0x2000014c
 8002e68:	003d0900 	.word	0x003d0900
 8002e6c:	20000150 	.word	0x20000150

08002e70 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b088      	sub	sp, #32
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d101      	bne.n	8002e82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e38b      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e82:	f7ff fe27 	bl	8002ad4 <LL_RCC_GetSysClkSource>
 8002e86:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e88:	f7ff fefa 	bl	8002c80 <LL_RCC_PLL_GetMainSource>
 8002e8c:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 0320 	and.w	r3, r3, #32
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	f000 80c9 	beq.w	800302e <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002e9c:	69fb      	ldr	r3, [r7, #28]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d005      	beq.n	8002eae <HAL_RCC_OscConfig+0x3e>
 8002ea2:	69fb      	ldr	r3, [r7, #28]
 8002ea4:	2b0c      	cmp	r3, #12
 8002ea6:	d17b      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d178      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002eae:	f7ff fda0 	bl	80029f2 <LL_RCC_MSI_IsReady>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d005      	beq.n	8002ec4 <HAL_RCC_OscConfig+0x54>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6a1b      	ldr	r3, [r3, #32]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d101      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e36a      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ec8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 0308 	and.w	r3, r3, #8
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d005      	beq.n	8002ee2 <HAL_RCC_OscConfig+0x72>
 8002ed6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ee0:	e006      	b.n	8002ef0 <HAL_RCC_OscConfig+0x80>
 8002ee2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ee6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002eea:	091b      	lsrs	r3, r3, #4
 8002eec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d222      	bcs.n	8002f3a <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f000 fd4b 	bl	8003994 <RCC_SetFlashLatencyFromMSIRange>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d001      	beq.n	8002f08 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	e348      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002f12:	f043 0308 	orr.w	r3, r3, #8
 8002f16:	6013      	str	r3, [r2, #0]
 8002f18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f26:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f32:	4618      	mov	r0, r3
 8002f34:	f7ff fda7 	bl	8002a86 <LL_RCC_MSI_SetCalibTrimming>
 8002f38:	e021      	b.n	8002f7e <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f3a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002f44:	f043 0308 	orr.w	r3, r3, #8
 8002f48:	6013      	str	r3, [r2, #0]
 8002f4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f58:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f64:	4618      	mov	r0, r3
 8002f66:	f7ff fd8e 	bl	8002a86 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f000 fd10 	bl	8003994 <RCC_SetFlashLatencyFromMSIRange>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d001      	beq.n	8002f7e <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e30d      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002f7e:	f000 fcf5 	bl	800396c <HAL_RCC_GetHCLKFreq>
 8002f82:	4603      	mov	r3, r0
 8002f84:	4aa1      	ldr	r2, [pc, #644]	; (800320c <HAL_RCC_OscConfig+0x39c>)
 8002f86:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002f88:	4ba1      	ldr	r3, [pc, #644]	; (8003210 <HAL_RCC_OscConfig+0x3a0>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f7fe fa59 	bl	8001444 <HAL_InitTick>
 8002f92:	4603      	mov	r3, r0
 8002f94:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8002f96:	7cfb      	ldrb	r3, [r7, #19]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d047      	beq.n	800302c <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 8002f9c:	7cfb      	ldrb	r3, [r7, #19]
 8002f9e:	e2fc      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6a1b      	ldr	r3, [r3, #32]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d02c      	beq.n	8003002 <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002fa8:	f7ff fd07 	bl	80029ba <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002fac:	f7fe fa96 	bl	80014dc <HAL_GetTick>
 8002fb0:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8002fb2:	e008      	b.n	8002fc6 <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002fb4:	f7fe fa92 	bl	80014dc <HAL_GetTick>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	2b02      	cmp	r3, #2
 8002fc0:	d901      	bls.n	8002fc6 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	e2e9      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() == 0U)
 8002fc6:	f7ff fd14 	bl	80029f2 <LL_RCC_MSI_IsReady>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d0f1      	beq.n	8002fb4 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002fd0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002fda:	f043 0308 	orr.w	r3, r3, #8
 8002fde:	6013      	str	r3, [r2, #0]
 8002fe0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f7ff fd43 	bl	8002a86 <LL_RCC_MSI_SetCalibTrimming>
 8003000:	e015      	b.n	800302e <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003002:	f7ff fce8 	bl	80029d6 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003006:	f7fe fa69 	bl	80014dc <HAL_GetTick>
 800300a:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800300c:	e008      	b.n	8003020 <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800300e:	f7fe fa65 	bl	80014dc <HAL_GetTick>
 8003012:	4602      	mov	r2, r0
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	2b02      	cmp	r3, #2
 800301a:	d901      	bls.n	8003020 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800301c:	2303      	movs	r3, #3
 800301e:	e2bc      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() != 0U)
 8003020:	f7ff fce7 	bl	80029f2 <LL_RCC_MSI_IsReady>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d1f1      	bne.n	800300e <HAL_RCC_OscConfig+0x19e>
 800302a:	e000      	b.n	800302e <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800302c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0301 	and.w	r3, r3, #1
 8003036:	2b00      	cmp	r3, #0
 8003038:	d05f      	beq.n	80030fa <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	2b08      	cmp	r3, #8
 800303e:	d005      	beq.n	800304c <HAL_RCC_OscConfig+0x1dc>
 8003040:	69fb      	ldr	r3, [r7, #28]
 8003042:	2b0c      	cmp	r3, #12
 8003044:	d10d      	bne.n	8003062 <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003046:	69bb      	ldr	r3, [r7, #24]
 8003048:	2b03      	cmp	r3, #3
 800304a:	d10a      	bne.n	8003062 <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800304c:	f7ff fc21 	bl	8002892 <LL_RCC_HSE_IsReady>
 8003050:	4603      	mov	r3, r0
 8003052:	2b00      	cmp	r3, #0
 8003054:	d050      	beq.n	80030f8 <HAL_RCC_OscConfig+0x288>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d14c      	bne.n	80030f8 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e29b      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8003062:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003074:	4313      	orrs	r3, r2
 8003076:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003080:	d102      	bne.n	8003088 <HAL_RCC_OscConfig+0x218>
 8003082:	f7ff fbea 	bl	800285a <LL_RCC_HSE_Enable>
 8003086:	e00d      	b.n	80030a4 <HAL_RCC_OscConfig+0x234>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8003090:	d104      	bne.n	800309c <HAL_RCC_OscConfig+0x22c>
 8003092:	f7ff fbb5 	bl	8002800 <LL_RCC_HSE_EnableTcxo>
 8003096:	f7ff fbe0 	bl	800285a <LL_RCC_HSE_Enable>
 800309a:	e003      	b.n	80030a4 <HAL_RCC_OscConfig+0x234>
 800309c:	f7ff fbeb 	bl	8002876 <LL_RCC_HSE_Disable>
 80030a0:	f7ff fbbc 	bl	800281c <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d012      	beq.n	80030d2 <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030ac:	f7fe fa16 	bl	80014dc <HAL_GetTick>
 80030b0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80030b2:	e008      	b.n	80030c6 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030b4:	f7fe fa12 	bl	80014dc <HAL_GetTick>
 80030b8:	4602      	mov	r2, r0
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	2b64      	cmp	r3, #100	; 0x64
 80030c0:	d901      	bls.n	80030c6 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 80030c2:	2303      	movs	r3, #3
 80030c4:	e269      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() == 0U)
 80030c6:	f7ff fbe4 	bl	8002892 <LL_RCC_HSE_IsReady>
 80030ca:	4603      	mov	r3, r0
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d0f1      	beq.n	80030b4 <HAL_RCC_OscConfig+0x244>
 80030d0:	e013      	b.n	80030fa <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030d2:	f7fe fa03 	bl	80014dc <HAL_GetTick>
 80030d6:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80030d8:	e008      	b.n	80030ec <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030da:	f7fe f9ff 	bl	80014dc <HAL_GetTick>
 80030de:	4602      	mov	r2, r0
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	1ad3      	subs	r3, r2, r3
 80030e4:	2b64      	cmp	r3, #100	; 0x64
 80030e6:	d901      	bls.n	80030ec <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 80030e8:	2303      	movs	r3, #3
 80030ea:	e256      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() != 0U)
 80030ec:	f7ff fbd1 	bl	8002892 <LL_RCC_HSE_IsReady>
 80030f0:	4603      	mov	r3, r0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d1f1      	bne.n	80030da <HAL_RCC_OscConfig+0x26a>
 80030f6:	e000      	b.n	80030fa <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030f8:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f003 0302 	and.w	r3, r3, #2
 8003102:	2b00      	cmp	r3, #0
 8003104:	d04b      	beq.n	800319e <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	2b04      	cmp	r3, #4
 800310a:	d005      	beq.n	8003118 <HAL_RCC_OscConfig+0x2a8>
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	2b0c      	cmp	r3, #12
 8003110:	d113      	bne.n	800313a <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	2b02      	cmp	r3, #2
 8003116:	d110      	bne.n	800313a <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003118:	f7ff fbe8 	bl	80028ec <LL_RCC_HSI_IsReady>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d005      	beq.n	800312e <HAL_RCC_OscConfig+0x2be>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	691b      	ldr	r3, [r3, #16]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d101      	bne.n	800312e <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	e235      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	695b      	ldr	r3, [r3, #20]
 8003132:	4618      	mov	r0, r3
 8003134:	f7ff fbeb 	bl	800290e <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003138:	e031      	b.n	800319e <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	691b      	ldr	r3, [r3, #16]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d019      	beq.n	8003176 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003142:	f7ff fbb7 	bl	80028b4 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003146:	f7fe f9c9 	bl	80014dc <HAL_GetTick>
 800314a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800314c:	e008      	b.n	8003160 <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800314e:	f7fe f9c5 	bl	80014dc <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	2b02      	cmp	r3, #2
 800315a:	d901      	bls.n	8003160 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 800315c:	2303      	movs	r3, #3
 800315e:	e21c      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() == 0U)
 8003160:	f7ff fbc4 	bl	80028ec <LL_RCC_HSI_IsReady>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	d0f1      	beq.n	800314e <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	695b      	ldr	r3, [r3, #20]
 800316e:	4618      	mov	r0, r3
 8003170:	f7ff fbcd 	bl	800290e <LL_RCC_HSI_SetCalibTrimming>
 8003174:	e013      	b.n	800319e <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003176:	f7ff fbab 	bl	80028d0 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800317a:	f7fe f9af 	bl	80014dc <HAL_GetTick>
 800317e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8003180:	e008      	b.n	8003194 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003182:	f7fe f9ab 	bl	80014dc <HAL_GetTick>
 8003186:	4602      	mov	r2, r0
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	1ad3      	subs	r3, r2, r3
 800318c:	2b02      	cmp	r3, #2
 800318e:	d901      	bls.n	8003194 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 8003190:	2303      	movs	r3, #3
 8003192:	e202      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() != 0U)
 8003194:	f7ff fbaa 	bl	80028ec <LL_RCC_HSI_IsReady>
 8003198:	4603      	mov	r3, r0
 800319a:	2b00      	cmp	r3, #0
 800319c:	d1f1      	bne.n	8003182 <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0308 	and.w	r3, r3, #8
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d06f      	beq.n	800328a <HAL_RCC_OscConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	699b      	ldr	r3, [r3, #24]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d057      	beq.n	8003262 <HAL_RCC_OscConfig+0x3f2>
    {
      uint32_t csr_temp = RCC->CSR;
 80031b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031ba:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	69da      	ldr	r2, [r3, #28]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f003 0310 	and.w	r3, r3, #16
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d036      	beq.n	8003238 <HAL_RCC_OscConfig+0x3c8>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	f003 0302 	and.w	r3, r3, #2
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d006      	beq.n	80031e2 <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d101      	bne.n	80031e2 <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e1db      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	f003 0301 	and.w	r3, r3, #1
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d018      	beq.n	800321e <HAL_RCC_OscConfig+0x3ae>
        {
          __HAL_RCC_LSI_DISABLE();
 80031ec:	f7ff fbc4 	bl	8002978 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80031f0:	f7fe f974 	bl	80014dc <HAL_GetTick>
 80031f4:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 80031f6:	e00d      	b.n	8003214 <HAL_RCC_OscConfig+0x3a4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031f8:	f7fe f970 	bl	80014dc <HAL_GetTick>
 80031fc:	4602      	mov	r2, r0
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	2b11      	cmp	r3, #17
 8003204:	d906      	bls.n	8003214 <HAL_RCC_OscConfig+0x3a4>
            {
              return HAL_TIMEOUT;
 8003206:	2303      	movs	r3, #3
 8003208:	e1c7      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
 800320a:	bf00      	nop
 800320c:	2000014c 	.word	0x2000014c
 8003210:	20000150 	.word	0x20000150
          while (LL_RCC_LSI_IsReady() != 0U)
 8003214:	f7ff fbc0 	bl	8002998 <LL_RCC_LSI_IsReady>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	d1ec      	bne.n	80031f8 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 800321e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003222:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003226:	f023 0210 	bic.w	r2, r3, #16
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	69db      	ldr	r3, [r3, #28]
 800322e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003232:	4313      	orrs	r3, r2
 8003234:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003238:	f7ff fb8e 	bl	8002958 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800323c:	f7fe f94e 	bl	80014dc <HAL_GetTick>
 8003240:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8003242:	e008      	b.n	8003256 <HAL_RCC_OscConfig+0x3e6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003244:	f7fe f94a 	bl	80014dc <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	2b11      	cmp	r3, #17
 8003250:	d901      	bls.n	8003256 <HAL_RCC_OscConfig+0x3e6>
        {
          return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e1a1      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() == 0U)
 8003256:	f7ff fb9f 	bl	8002998 <LL_RCC_LSI_IsReady>
 800325a:	4603      	mov	r3, r0
 800325c:	2b00      	cmp	r3, #0
 800325e:	d0f1      	beq.n	8003244 <HAL_RCC_OscConfig+0x3d4>
 8003260:	e013      	b.n	800328a <HAL_RCC_OscConfig+0x41a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003262:	f7ff fb89 	bl	8002978 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003266:	f7fe f939 	bl	80014dc <HAL_GetTick>
 800326a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 800326c:	e008      	b.n	8003280 <HAL_RCC_OscConfig+0x410>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800326e:	f7fe f935 	bl	80014dc <HAL_GetTick>
 8003272:	4602      	mov	r2, r0
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	1ad3      	subs	r3, r2, r3
 8003278:	2b11      	cmp	r3, #17
 800327a:	d901      	bls.n	8003280 <HAL_RCC_OscConfig+0x410>
        {
          return HAL_TIMEOUT;
 800327c:	2303      	movs	r3, #3
 800327e:	e18c      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() != 0U)
 8003280:	f7ff fb8a 	bl	8002998 <LL_RCC_LSI_IsReady>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d1f1      	bne.n	800326e <HAL_RCC_OscConfig+0x3fe>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f003 0304 	and.w	r3, r3, #4
 8003292:	2b00      	cmp	r3, #0
 8003294:	f000 80d8 	beq.w	8003448 <HAL_RCC_OscConfig+0x5d8>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8003298:	f7ff faa0 	bl	80027dc <LL_PWR_IsEnabledBkUpAccess>
 800329c:	4603      	mov	r3, r0
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d113      	bne.n	80032ca <HAL_RCC_OscConfig+0x45a>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80032a2:	f7ff fa81 	bl	80027a8 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032a6:	f7fe f919 	bl	80014dc <HAL_GetTick>
 80032aa:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80032ac:	e008      	b.n	80032c0 <HAL_RCC_OscConfig+0x450>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032ae:	f7fe f915 	bl	80014dc <HAL_GetTick>
 80032b2:	4602      	mov	r2, r0
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	2b02      	cmp	r3, #2
 80032ba:	d901      	bls.n	80032c0 <HAL_RCC_OscConfig+0x450>
        {
          return HAL_TIMEOUT;
 80032bc:	2303      	movs	r3, #3
 80032be:	e16c      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80032c0:	f7ff fa8c 	bl	80027dc <LL_PWR_IsEnabledBkUpAccess>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d0f1      	beq.n	80032ae <HAL_RCC_OscConfig+0x43e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	68db      	ldr	r3, [r3, #12]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d07b      	beq.n	80033ca <HAL_RCC_OscConfig+0x55a>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	68db      	ldr	r3, [r3, #12]
 80032d6:	2b85      	cmp	r3, #133	; 0x85
 80032d8:	d003      	beq.n	80032e2 <HAL_RCC_OscConfig+0x472>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	68db      	ldr	r3, [r3, #12]
 80032de:	2b05      	cmp	r3, #5
 80032e0:	d109      	bne.n	80032f6 <HAL_RCC_OscConfig+0x486>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80032e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032ea:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80032ee:	f043 0304 	orr.w	r3, r3, #4
 80032f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032f6:	f7fe f8f1 	bl	80014dc <HAL_GetTick>
 80032fa:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80032fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003300:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003304:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003308:	f043 0301 	orr.w	r3, r3, #1
 800330c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8003310:	e00a      	b.n	8003328 <HAL_RCC_OscConfig+0x4b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003312:	f7fe f8e3 	bl	80014dc <HAL_GetTick>
 8003316:	4602      	mov	r2, r0
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	1ad3      	subs	r3, r2, r3
 800331c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003320:	4293      	cmp	r3, r2
 8003322:	d901      	bls.n	8003328 <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_TIMEOUT;
 8003324:	2303      	movs	r3, #3
 8003326:	e138      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() == 0U)
 8003328:	f7ff fb05 	bl	8002936 <LL_RCC_LSE_IsReady>
 800332c:	4603      	mov	r3, r0
 800332e:	2b00      	cmp	r3, #0
 8003330:	d0ef      	beq.n	8003312 <HAL_RCC_OscConfig+0x4a2>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	68db      	ldr	r3, [r3, #12]
 8003336:	2b81      	cmp	r3, #129	; 0x81
 8003338:	d003      	beq.n	8003342 <HAL_RCC_OscConfig+0x4d2>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	68db      	ldr	r3, [r3, #12]
 800333e:	2b85      	cmp	r3, #133	; 0x85
 8003340:	d121      	bne.n	8003386 <HAL_RCC_OscConfig+0x516>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003342:	f7fe f8cb 	bl	80014dc <HAL_GetTick>
 8003346:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003348:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800334c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003350:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003354:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003358:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800335c:	e00a      	b.n	8003374 <HAL_RCC_OscConfig+0x504>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800335e:	f7fe f8bd 	bl	80014dc <HAL_GetTick>
 8003362:	4602      	mov	r2, r0
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	f241 3288 	movw	r2, #5000	; 0x1388
 800336c:	4293      	cmp	r3, r2
 800336e:	d901      	bls.n	8003374 <HAL_RCC_OscConfig+0x504>
          {
            return HAL_TIMEOUT;
 8003370:	2303      	movs	r3, #3
 8003372:	e112      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003374:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003378:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800337c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003380:	2b00      	cmp	r3, #0
 8003382:	d0ec      	beq.n	800335e <HAL_RCC_OscConfig+0x4ee>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8003384:	e060      	b.n	8003448 <HAL_RCC_OscConfig+0x5d8>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003386:	f7fe f8a9 	bl	80014dc <HAL_GetTick>
 800338a:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800338c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003390:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003394:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003398:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800339c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80033a0:	e00a      	b.n	80033b8 <HAL_RCC_OscConfig+0x548>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033a2:	f7fe f89b 	bl	80014dc <HAL_GetTick>
 80033a6:	4602      	mov	r2, r0
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	1ad3      	subs	r3, r2, r3
 80033ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d901      	bls.n	80033b8 <HAL_RCC_OscConfig+0x548>
          {
            return HAL_TIMEOUT;
 80033b4:	2303      	movs	r3, #3
 80033b6:	e0f0      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80033b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d1ec      	bne.n	80033a2 <HAL_RCC_OscConfig+0x532>
 80033c8:	e03e      	b.n	8003448 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033ca:	f7fe f887 	bl	80014dc <HAL_GetTick>
 80033ce:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80033d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033d8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80033dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80033e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80033e4:	e00a      	b.n	80033fc <HAL_RCC_OscConfig+0x58c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033e6:	f7fe f879 	bl	80014dc <HAL_GetTick>
 80033ea:	4602      	mov	r2, r0
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	1ad3      	subs	r3, r2, r3
 80033f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d901      	bls.n	80033fc <HAL_RCC_OscConfig+0x58c>
        {
          return HAL_TIMEOUT;
 80033f8:	2303      	movs	r3, #3
 80033fa:	e0ce      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80033fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003400:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003404:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003408:	2b00      	cmp	r3, #0
 800340a:	d1ec      	bne.n	80033e6 <HAL_RCC_OscConfig+0x576>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800340c:	f7fe f866 	bl	80014dc <HAL_GetTick>
 8003410:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003412:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003416:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800341a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800341e:	f023 0301 	bic.w	r3, r3, #1
 8003422:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8003426:	e00a      	b.n	800343e <HAL_RCC_OscConfig+0x5ce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003428:	f7fe f858 	bl	80014dc <HAL_GetTick>
 800342c:	4602      	mov	r2, r0
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	1ad3      	subs	r3, r2, r3
 8003432:	f241 3288 	movw	r2, #5000	; 0x1388
 8003436:	4293      	cmp	r3, r2
 8003438:	d901      	bls.n	800343e <HAL_RCC_OscConfig+0x5ce>
        {
          return HAL_TIMEOUT;
 800343a:	2303      	movs	r3, #3
 800343c:	e0ad      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() != 0U)
 800343e:	f7ff fa7a 	bl	8002936 <LL_RCC_LSE_IsReady>
 8003442:	4603      	mov	r3, r0
 8003444:	2b00      	cmp	r3, #0
 8003446:	d1ef      	bne.n	8003428 <HAL_RCC_OscConfig+0x5b8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800344c:	2b00      	cmp	r3, #0
 800344e:	f000 80a3 	beq.w	8003598 <HAL_RCC_OscConfig+0x728>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	2b0c      	cmp	r3, #12
 8003456:	d076      	beq.n	8003546 <HAL_RCC_OscConfig+0x6d6>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800345c:	2b02      	cmp	r3, #2
 800345e:	d14b      	bne.n	80034f8 <HAL_RCC_OscConfig+0x688>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003460:	f7ff fbcd 	bl	8002bfe <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003464:	f7fe f83a 	bl	80014dc <HAL_GetTick>
 8003468:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 800346a:	e008      	b.n	800347e <HAL_RCC_OscConfig+0x60e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800346c:	f7fe f836 	bl	80014dc <HAL_GetTick>
 8003470:	4602      	mov	r2, r0
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	2b0a      	cmp	r3, #10
 8003478:	d901      	bls.n	800347e <HAL_RCC_OscConfig+0x60e>
          {
            return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e08d      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 800347e:	f7ff fbcc 	bl	8002c1a <LL_RCC_PLL_IsReady>
 8003482:	4603      	mov	r3, r0
 8003484:	2b00      	cmp	r3, #0
 8003486:	d1f1      	bne.n	800346c <HAL_RCC_OscConfig+0x5fc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003488:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800348c:	68da      	ldr	r2, [r3, #12]
 800348e:	4b45      	ldr	r3, [pc, #276]	; (80035a4 <HAL_RCC_OscConfig+0x734>)
 8003490:	4013      	ands	r3, r2
 8003492:	687a      	ldr	r2, [r7, #4]
 8003494:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800349a:	4311      	orrs	r1, r2
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80034a0:	0212      	lsls	r2, r2, #8
 80034a2:	4311      	orrs	r1, r2
 80034a4:	687a      	ldr	r2, [r7, #4]
 80034a6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80034a8:	4311      	orrs	r1, r2
 80034aa:	687a      	ldr	r2, [r7, #4]
 80034ac:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80034ae:	4311      	orrs	r1, r2
 80034b0:	687a      	ldr	r2, [r7, #4]
 80034b2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80034b4:	430a      	orrs	r2, r1
 80034b6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80034ba:	4313      	orrs	r3, r2
 80034bc:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034be:	f7ff fb90 	bl	8002be2 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80034c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034c6:	68db      	ldr	r3, [r3, #12]
 80034c8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80034cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034d0:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034d2:	f7fe f803 	bl	80014dc <HAL_GetTick>
 80034d6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 80034d8:	e008      	b.n	80034ec <HAL_RCC_OscConfig+0x67c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034da:	f7fd ffff 	bl	80014dc <HAL_GetTick>
 80034de:	4602      	mov	r2, r0
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	1ad3      	subs	r3, r2, r3
 80034e4:	2b0a      	cmp	r3, #10
 80034e6:	d901      	bls.n	80034ec <HAL_RCC_OscConfig+0x67c>
          {
            return HAL_TIMEOUT;
 80034e8:	2303      	movs	r3, #3
 80034ea:	e056      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() == 0U)
 80034ec:	f7ff fb95 	bl	8002c1a <LL_RCC_PLL_IsReady>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d0f1      	beq.n	80034da <HAL_RCC_OscConfig+0x66a>
 80034f6:	e04f      	b.n	8003598 <HAL_RCC_OscConfig+0x728>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034f8:	f7ff fb81 	bl	8002bfe <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 80034fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003506:	f023 0303 	bic.w	r3, r3, #3
 800350a:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 800350c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003516:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 800351a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800351e:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003520:	f7fd ffdc 	bl	80014dc <HAL_GetTick>
 8003524:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8003526:	e008      	b.n	800353a <HAL_RCC_OscConfig+0x6ca>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003528:	f7fd ffd8 	bl	80014dc <HAL_GetTick>
 800352c:	4602      	mov	r2, r0
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	2b0a      	cmp	r3, #10
 8003534:	d901      	bls.n	800353a <HAL_RCC_OscConfig+0x6ca>
          {
            return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e02f      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 800353a:	f7ff fb6e 	bl	8002c1a <LL_RCC_PLL_IsReady>
 800353e:	4603      	mov	r3, r0
 8003540:	2b00      	cmp	r3, #0
 8003542:	d1f1      	bne.n	8003528 <HAL_RCC_OscConfig+0x6b8>
 8003544:	e028      	b.n	8003598 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800354a:	2b01      	cmp	r3, #1
 800354c:	d101      	bne.n	8003552 <HAL_RCC_OscConfig+0x6e2>
      {
        return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e023      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003552:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	f003 0203 	and.w	r2, r3, #3
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003564:	429a      	cmp	r2, r3
 8003566:	d115      	bne.n	8003594 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8003568:	69bb      	ldr	r3, [r7, #24]
 800356a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003572:	429a      	cmp	r2, r3
 8003574:	d10e      	bne.n	8003594 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8003576:	69bb      	ldr	r3, [r7, #24]
 8003578:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003580:	021b      	lsls	r3, r3, #8
 8003582:	429a      	cmp	r2, r3
 8003584:	d106      	bne.n	8003594 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8003586:	69bb      	ldr	r3, [r7, #24]
 8003588:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003590:	429a      	cmp	r2, r3
 8003592:	d001      	beq.n	8003598 <HAL_RCC_OscConfig+0x728>
        {
          return HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	e000      	b.n	800359a <HAL_RCC_OscConfig+0x72a>
        }
      }
    }
  }
  return HAL_OK;
 8003598:	2300      	movs	r3, #0
}
 800359a:	4618      	mov	r0, r3
 800359c:	3720      	adds	r7, #32
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	11c1808c 	.word	0x11c1808c

080035a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b084      	sub	sp, #16
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d101      	bne.n	80035bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e12c      	b.n	8003816 <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035bc:	4b98      	ldr	r3, [pc, #608]	; (8003820 <HAL_RCC_ClockConfig+0x278>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f003 0307 	and.w	r3, r3, #7
 80035c4:	683a      	ldr	r2, [r7, #0]
 80035c6:	429a      	cmp	r2, r3
 80035c8:	d91b      	bls.n	8003602 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035ca:	4b95      	ldr	r3, [pc, #596]	; (8003820 <HAL_RCC_ClockConfig+0x278>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f023 0207 	bic.w	r2, r3, #7
 80035d2:	4993      	ldr	r1, [pc, #588]	; (8003820 <HAL_RCC_ClockConfig+0x278>)
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	4313      	orrs	r3, r2
 80035d8:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035da:	f7fd ff7f 	bl	80014dc <HAL_GetTick>
 80035de:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035e0:	e008      	b.n	80035f4 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80035e2:	f7fd ff7b 	bl	80014dc <HAL_GetTick>
 80035e6:	4602      	mov	r2, r0
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	1ad3      	subs	r3, r2, r3
 80035ec:	2b02      	cmp	r3, #2
 80035ee:	d901      	bls.n	80035f4 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80035f0:	2303      	movs	r3, #3
 80035f2:	e110      	b.n	8003816 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035f4:	4b8a      	ldr	r3, [pc, #552]	; (8003820 <HAL_RCC_ClockConfig+0x278>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f003 0307 	and.w	r3, r3, #7
 80035fc:	683a      	ldr	r2, [r7, #0]
 80035fe:	429a      	cmp	r2, r3
 8003600:	d1ef      	bne.n	80035e2 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0302 	and.w	r3, r3, #2
 800360a:	2b00      	cmp	r3, #0
 800360c:	d016      	beq.n	800363c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	689b      	ldr	r3, [r3, #8]
 8003612:	4618      	mov	r0, r3
 8003614:	f7ff fa69 	bl	8002aea <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003618:	f7fd ff60 	bl	80014dc <HAL_GetTick>
 800361c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800361e:	e008      	b.n	8003632 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003620:	f7fd ff5c 	bl	80014dc <HAL_GetTick>
 8003624:	4602      	mov	r2, r0
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	1ad3      	subs	r3, r2, r3
 800362a:	2b02      	cmp	r3, #2
 800362c:	d901      	bls.n	8003632 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	e0f1      	b.n	8003816 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8003632:	f7ff fb30 	bl	8002c96 <LL_RCC_IsActiveFlag_HPRE>
 8003636:	4603      	mov	r3, r0
 8003638:	2b00      	cmp	r3, #0
 800363a:	d0f1      	beq.n	8003620 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 0320 	and.w	r3, r3, #32
 8003644:	2b00      	cmp	r3, #0
 8003646:	d016      	beq.n	8003676 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	695b      	ldr	r3, [r3, #20]
 800364c:	4618      	mov	r0, r3
 800364e:	f7ff fa5f 	bl	8002b10 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003652:	f7fd ff43 	bl	80014dc <HAL_GetTick>
 8003656:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8003658:	e008      	b.n	800366c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800365a:	f7fd ff3f 	bl	80014dc <HAL_GetTick>
 800365e:	4602      	mov	r2, r0
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	1ad3      	subs	r3, r2, r3
 8003664:	2b02      	cmp	r3, #2
 8003666:	d901      	bls.n	800366c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8003668:	2303      	movs	r3, #3
 800366a:	e0d4      	b.n	8003816 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800366c:	f7ff fb24 	bl	8002cb8 <LL_RCC_IsActiveFlag_C2HPRE>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d0f1      	beq.n	800365a <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800367e:	2b00      	cmp	r3, #0
 8003680:	d016      	beq.n	80036b0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	699b      	ldr	r3, [r3, #24]
 8003686:	4618      	mov	r0, r3
 8003688:	f7ff fa57 	bl	8002b3a <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800368c:	f7fd ff26 	bl	80014dc <HAL_GetTick>
 8003690:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003692:	e008      	b.n	80036a6 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003694:	f7fd ff22 	bl	80014dc <HAL_GetTick>
 8003698:	4602      	mov	r2, r0
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	1ad3      	subs	r3, r2, r3
 800369e:	2b02      	cmp	r3, #2
 80036a0:	d901      	bls.n	80036a6 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80036a2:	2303      	movs	r3, #3
 80036a4:	e0b7      	b.n	8003816 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80036a6:	f7ff fb19 	bl	8002cdc <LL_RCC_IsActiveFlag_SHDHPRE>
 80036aa:	4603      	mov	r3, r0
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d0f1      	beq.n	8003694 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 0304 	and.w	r3, r3, #4
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d016      	beq.n	80036ea <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	4618      	mov	r0, r3
 80036c2:	f7ff fa50 	bl	8002b66 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80036c6:	f7fd ff09 	bl	80014dc <HAL_GetTick>
 80036ca:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80036cc:	e008      	b.n	80036e0 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80036ce:	f7fd ff05 	bl	80014dc <HAL_GetTick>
 80036d2:	4602      	mov	r2, r0
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	2b02      	cmp	r3, #2
 80036da:	d901      	bls.n	80036e0 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 80036dc:	2303      	movs	r3, #3
 80036de:	e09a      	b.n	8003816 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80036e0:	f7ff fb0e 	bl	8002d00 <LL_RCC_IsActiveFlag_PPRE1>
 80036e4:	4603      	mov	r3, r0
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d0f1      	beq.n	80036ce <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0308 	and.w	r3, r3, #8
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d017      	beq.n	8003726 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	691b      	ldr	r3, [r3, #16]
 80036fa:	00db      	lsls	r3, r3, #3
 80036fc:	4618      	mov	r0, r3
 80036fe:	f7ff fa45 	bl	8002b8c <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003702:	f7fd feeb 	bl	80014dc <HAL_GetTick>
 8003706:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003708:	e008      	b.n	800371c <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800370a:	f7fd fee7 	bl	80014dc <HAL_GetTick>
 800370e:	4602      	mov	r2, r0
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	2b02      	cmp	r3, #2
 8003716:	d901      	bls.n	800371c <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8003718:	2303      	movs	r3, #3
 800371a:	e07c      	b.n	8003816 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800371c:	f7ff fb01 	bl	8002d22 <LL_RCC_IsActiveFlag_PPRE2>
 8003720:	4603      	mov	r3, r0
 8003722:	2b00      	cmp	r3, #0
 8003724:	d0f1      	beq.n	800370a <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	2b00      	cmp	r3, #0
 8003730:	d043      	beq.n	80037ba <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	2b02      	cmp	r3, #2
 8003738:	d106      	bne.n	8003748 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800373a:	f7ff f8aa 	bl	8002892 <LL_RCC_HSE_IsReady>
 800373e:	4603      	mov	r3, r0
 8003740:	2b00      	cmp	r3, #0
 8003742:	d11e      	bne.n	8003782 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e066      	b.n	8003816 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	2b03      	cmp	r3, #3
 800374e:	d106      	bne.n	800375e <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8003750:	f7ff fa63 	bl	8002c1a <LL_RCC_PLL_IsReady>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	d113      	bne.n	8003782 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e05b      	b.n	8003816 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d106      	bne.n	8003774 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8003766:	f7ff f944 	bl	80029f2 <LL_RCC_MSI_IsReady>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d108      	bne.n	8003782 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	e050      	b.n	8003816 <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8003774:	f7ff f8ba 	bl	80028ec <LL_RCC_HSI_IsReady>
 8003778:	4603      	mov	r3, r0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d101      	bne.n	8003782 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e049      	b.n	8003816 <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	4618      	mov	r0, r3
 8003788:	f7ff f991 	bl	8002aae <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800378c:	f7fd fea6 	bl	80014dc <HAL_GetTick>
 8003790:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003792:	e00a      	b.n	80037aa <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003794:	f7fd fea2 	bl	80014dc <HAL_GetTick>
 8003798:	4602      	mov	r2, r0
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	1ad3      	subs	r3, r2, r3
 800379e:	f241 3288 	movw	r2, #5000	; 0x1388
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d901      	bls.n	80037aa <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e035      	b.n	8003816 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037aa:	f7ff f993 	bl	8002ad4 <LL_RCC_GetSysClkSource>
 80037ae:	4602      	mov	r2, r0
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d1ec      	bne.n	8003794 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037ba:	4b19      	ldr	r3, [pc, #100]	; (8003820 <HAL_RCC_ClockConfig+0x278>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0307 	and.w	r3, r3, #7
 80037c2:	683a      	ldr	r2, [r7, #0]
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d21b      	bcs.n	8003800 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037c8:	4b15      	ldr	r3, [pc, #84]	; (8003820 <HAL_RCC_ClockConfig+0x278>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f023 0207 	bic.w	r2, r3, #7
 80037d0:	4913      	ldr	r1, [pc, #76]	; (8003820 <HAL_RCC_ClockConfig+0x278>)
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037d8:	f7fd fe80 	bl	80014dc <HAL_GetTick>
 80037dc:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037de:	e008      	b.n	80037f2 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80037e0:	f7fd fe7c 	bl	80014dc <HAL_GetTick>
 80037e4:	4602      	mov	r2, r0
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	1ad3      	subs	r3, r2, r3
 80037ea:	2b02      	cmp	r3, #2
 80037ec:	d901      	bls.n	80037f2 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 80037ee:	2303      	movs	r3, #3
 80037f0:	e011      	b.n	8003816 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037f2:	4b0b      	ldr	r3, [pc, #44]	; (8003820 <HAL_RCC_ClockConfig+0x278>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0307 	and.w	r3, r3, #7
 80037fa:	683a      	ldr	r2, [r7, #0]
 80037fc:	429a      	cmp	r2, r3
 80037fe:	d1ef      	bne.n	80037e0 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003800:	f000 f8b4 	bl	800396c <HAL_RCC_GetHCLKFreq>
 8003804:	4603      	mov	r3, r0
 8003806:	4a07      	ldr	r2, [pc, #28]	; (8003824 <HAL_RCC_ClockConfig+0x27c>)
 8003808:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800380a:	4b07      	ldr	r3, [pc, #28]	; (8003828 <HAL_RCC_ClockConfig+0x280>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4618      	mov	r0, r3
 8003810:	f7fd fe18 	bl	8001444 <HAL_InitTick>
 8003814:	4603      	mov	r3, r0
}
 8003816:	4618      	mov	r0, r3
 8003818:	3710      	adds	r7, #16
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	58004000 	.word	0x58004000
 8003824:	2000014c 	.word	0x2000014c
 8003828:	20000150 	.word	0x20000150

0800382c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800382c:	b590      	push	{r4, r7, lr}
 800382e:	b087      	sub	sp, #28
 8003830:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8003832:	2300      	movs	r3, #0
 8003834:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8003836:	2300      	movs	r3, #0
 8003838:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800383a:	f7ff f94b 	bl	8002ad4 <LL_RCC_GetSysClkSource>
 800383e:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003840:	f7ff fa1e 	bl	8002c80 <LL_RCC_PLL_GetMainSource>
 8003844:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d005      	beq.n	8003858 <HAL_RCC_GetSysClockFreq+0x2c>
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	2b0c      	cmp	r3, #12
 8003850:	d139      	bne.n	80038c6 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2b01      	cmp	r3, #1
 8003856:	d136      	bne.n	80038c6 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8003858:	f7ff f8db 	bl	8002a12 <LL_RCC_MSI_IsEnabledRangeSelect>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d115      	bne.n	800388e <HAL_RCC_GetSysClockFreq+0x62>
 8003862:	f7ff f8d6 	bl	8002a12 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003866:	4603      	mov	r3, r0
 8003868:	2b01      	cmp	r3, #1
 800386a:	d106      	bne.n	800387a <HAL_RCC_GetSysClockFreq+0x4e>
 800386c:	f7ff f8f4 	bl	8002a58 <LL_RCC_MSI_GetRange>
 8003870:	4603      	mov	r3, r0
 8003872:	0a1b      	lsrs	r3, r3, #8
 8003874:	f003 030f 	and.w	r3, r3, #15
 8003878:	e005      	b.n	8003886 <HAL_RCC_GetSysClockFreq+0x5a>
 800387a:	f7ff f8f8 	bl	8002a6e <LL_RCC_MSI_GetRangeAfterStandby>
 800387e:	4603      	mov	r3, r0
 8003880:	0a1b      	lsrs	r3, r3, #8
 8003882:	f003 030f 	and.w	r3, r3, #15
 8003886:	4a36      	ldr	r2, [pc, #216]	; (8003960 <HAL_RCC_GetSysClockFreq+0x134>)
 8003888:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800388c:	e014      	b.n	80038b8 <HAL_RCC_GetSysClockFreq+0x8c>
 800388e:	f7ff f8c0 	bl	8002a12 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003892:	4603      	mov	r3, r0
 8003894:	2b01      	cmp	r3, #1
 8003896:	d106      	bne.n	80038a6 <HAL_RCC_GetSysClockFreq+0x7a>
 8003898:	f7ff f8de 	bl	8002a58 <LL_RCC_MSI_GetRange>
 800389c:	4603      	mov	r3, r0
 800389e:	091b      	lsrs	r3, r3, #4
 80038a0:	f003 030f 	and.w	r3, r3, #15
 80038a4:	e005      	b.n	80038b2 <HAL_RCC_GetSysClockFreq+0x86>
 80038a6:	f7ff f8e2 	bl	8002a6e <LL_RCC_MSI_GetRangeAfterStandby>
 80038aa:	4603      	mov	r3, r0
 80038ac:	091b      	lsrs	r3, r3, #4
 80038ae:	f003 030f 	and.w	r3, r3, #15
 80038b2:	4a2b      	ldr	r2, [pc, #172]	; (8003960 <HAL_RCC_GetSysClockFreq+0x134>)
 80038b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038b8:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d115      	bne.n	80038ec <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80038c4:	e012      	b.n	80038ec <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	2b04      	cmp	r3, #4
 80038ca:	d102      	bne.n	80038d2 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80038cc:	4b25      	ldr	r3, [pc, #148]	; (8003964 <HAL_RCC_GetSysClockFreq+0x138>)
 80038ce:	617b      	str	r3, [r7, #20]
 80038d0:	e00c      	b.n	80038ec <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	2b08      	cmp	r3, #8
 80038d6:	d109      	bne.n	80038ec <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80038d8:	f7fe ffae 	bl	8002838 <LL_RCC_HSE_IsEnabledDiv2>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d102      	bne.n	80038e8 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80038e2:	4b20      	ldr	r3, [pc, #128]	; (8003964 <HAL_RCC_GetSysClockFreq+0x138>)
 80038e4:	617b      	str	r3, [r7, #20]
 80038e6:	e001      	b.n	80038ec <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80038e8:	4b1f      	ldr	r3, [pc, #124]	; (8003968 <HAL_RCC_GetSysClockFreq+0x13c>)
 80038ea:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80038ec:	f7ff f8f2 	bl	8002ad4 <LL_RCC_GetSysClkSource>
 80038f0:	4603      	mov	r3, r0
 80038f2:	2b0c      	cmp	r3, #12
 80038f4:	d12f      	bne.n	8003956 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80038f6:	f7ff f9c3 	bl	8002c80 <LL_RCC_PLL_GetMainSource>
 80038fa:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2b02      	cmp	r3, #2
 8003900:	d003      	beq.n	800390a <HAL_RCC_GetSysClockFreq+0xde>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2b03      	cmp	r3, #3
 8003906:	d003      	beq.n	8003910 <HAL_RCC_GetSysClockFreq+0xe4>
 8003908:	e00d      	b.n	8003926 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800390a:	4b16      	ldr	r3, [pc, #88]	; (8003964 <HAL_RCC_GetSysClockFreq+0x138>)
 800390c:	60fb      	str	r3, [r7, #12]
        break;
 800390e:	e00d      	b.n	800392c <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003910:	f7fe ff92 	bl	8002838 <LL_RCC_HSE_IsEnabledDiv2>
 8003914:	4603      	mov	r3, r0
 8003916:	2b01      	cmp	r3, #1
 8003918:	d102      	bne.n	8003920 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800391a:	4b12      	ldr	r3, [pc, #72]	; (8003964 <HAL_RCC_GetSysClockFreq+0x138>)
 800391c:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800391e:	e005      	b.n	800392c <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8003920:	4b11      	ldr	r3, [pc, #68]	; (8003968 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003922:	60fb      	str	r3, [r7, #12]
        break;
 8003924:	e002      	b.n	800392c <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	60fb      	str	r3, [r7, #12]
        break;
 800392a:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800392c:	f7ff f986 	bl	8002c3c <LL_RCC_PLL_GetN>
 8003930:	4602      	mov	r2, r0
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	fb03 f402 	mul.w	r4, r3, r2
 8003938:	f7ff f997 	bl	8002c6a <LL_RCC_PLL_GetDivider>
 800393c:	4603      	mov	r3, r0
 800393e:	091b      	lsrs	r3, r3, #4
 8003940:	3301      	adds	r3, #1
 8003942:	fbb4 f4f3 	udiv	r4, r4, r3
 8003946:	f7ff f985 	bl	8002c54 <LL_RCC_PLL_GetR>
 800394a:	4603      	mov	r3, r0
 800394c:	0f5b      	lsrs	r3, r3, #29
 800394e:	3301      	adds	r3, #1
 8003950:	fbb4 f3f3 	udiv	r3, r4, r3
 8003954:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8003956:	697b      	ldr	r3, [r7, #20]
}
 8003958:	4618      	mov	r0, r3
 800395a:	371c      	adds	r7, #28
 800395c:	46bd      	mov	sp, r7
 800395e:	bd90      	pop	{r4, r7, pc}
 8003960:	08006a24 	.word	0x08006a24
 8003964:	00f42400 	.word	0x00f42400
 8003968:	01e84800 	.word	0x01e84800

0800396c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800396c:	b598      	push	{r3, r4, r7, lr}
 800396e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8003970:	f7ff ff5c 	bl	800382c <HAL_RCC_GetSysClockFreq>
 8003974:	4604      	mov	r4, r0
 8003976:	f7ff f91c 	bl	8002bb2 <LL_RCC_GetAHBPrescaler>
 800397a:	4603      	mov	r3, r0
 800397c:	091b      	lsrs	r3, r3, #4
 800397e:	f003 030f 	and.w	r3, r3, #15
 8003982:	4a03      	ldr	r2, [pc, #12]	; (8003990 <HAL_RCC_GetHCLKFreq+0x24>)
 8003984:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003988:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800398c:	4618      	mov	r0, r3
 800398e:	bd98      	pop	{r3, r4, r7, pc}
 8003990:	080069c4 	.word	0x080069c4

08003994 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8003994:	b590      	push	{r4, r7, lr}
 8003996:	b085      	sub	sp, #20
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	091b      	lsrs	r3, r3, #4
 80039a0:	f003 030f 	and.w	r3, r3, #15
 80039a4:	4a10      	ldr	r2, [pc, #64]	; (80039e8 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 80039a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039aa:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 80039ac:	f7ff f90c 	bl	8002bc8 <LL_RCC_GetAHB3Prescaler>
 80039b0:	4603      	mov	r3, r0
 80039b2:	091b      	lsrs	r3, r3, #4
 80039b4:	f003 030f 	and.w	r3, r3, #15
 80039b8:	4a0c      	ldr	r2, [pc, #48]	; (80039ec <RCC_SetFlashLatencyFromMSIRange+0x58>)
 80039ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039be:	68fa      	ldr	r2, [r7, #12]
 80039c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80039c4:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	4a09      	ldr	r2, [pc, #36]	; (80039f0 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 80039ca:	fba2 2303 	umull	r2, r3, r2, r3
 80039ce:	0c9c      	lsrs	r4, r3, #18
 80039d0:	f7fe fef8 	bl	80027c4 <HAL_PWREx_GetVoltageRange>
 80039d4:	4603      	mov	r3, r0
 80039d6:	4619      	mov	r1, r3
 80039d8:	4620      	mov	r0, r4
 80039da:	f000 f80b 	bl	80039f4 <RCC_SetFlashLatency>
 80039de:	4603      	mov	r3, r0
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3714      	adds	r7, #20
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd90      	pop	{r4, r7, pc}
 80039e8:	08006a24 	.word	0x08006a24
 80039ec:	080069c4 	.word	0x080069c4
 80039f0:	431bde83 	.word	0x431bde83

080039f4 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b08e      	sub	sp, #56	; 0x38
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
 80039fc:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 80039fe:	4a3a      	ldr	r2, [pc, #232]	; (8003ae8 <RCC_SetFlashLatency+0xf4>)
 8003a00:	f107 0320 	add.w	r3, r7, #32
 8003a04:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003a08:	6018      	str	r0, [r3, #0]
 8003a0a:	3304      	adds	r3, #4
 8003a0c:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8003a0e:	4a37      	ldr	r2, [pc, #220]	; (8003aec <RCC_SetFlashLatency+0xf8>)
 8003a10:	f107 0318 	add.w	r3, r7, #24
 8003a14:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003a18:	6018      	str	r0, [r3, #0]
 8003a1a:	3304      	adds	r3, #4
 8003a1c:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8003a1e:	4a34      	ldr	r2, [pc, #208]	; (8003af0 <RCC_SetFlashLatency+0xfc>)
 8003a20:	f107 030c 	add.w	r3, r7, #12
 8003a24:	ca07      	ldmia	r2, {r0, r1, r2}
 8003a26:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a34:	d11b      	bne.n	8003a6e <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003a36:	2300      	movs	r3, #0
 8003a38:	633b      	str	r3, [r7, #48]	; 0x30
 8003a3a:	e014      	b.n	8003a66 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8003a3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a3e:	005b      	lsls	r3, r3, #1
 8003a40:	3338      	adds	r3, #56	; 0x38
 8003a42:	443b      	add	r3, r7
 8003a44:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003a48:	461a      	mov	r2, r3
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d807      	bhi.n	8003a60 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	3338      	adds	r3, #56	; 0x38
 8003a56:	443b      	add	r3, r7
 8003a58:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003a5c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003a5e:	e021      	b.n	8003aa4 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a62:	3301      	adds	r3, #1
 8003a64:	633b      	str	r3, [r7, #48]	; 0x30
 8003a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	d9e7      	bls.n	8003a3c <RCC_SetFlashLatency+0x48>
 8003a6c:	e01a      	b.n	8003aa4 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003a6e:	2300      	movs	r3, #0
 8003a70:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a72:	e014      	b.n	8003a9e <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8003a74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a76:	005b      	lsls	r3, r3, #1
 8003a78:	3338      	adds	r3, #56	; 0x38
 8003a7a:	443b      	add	r3, r7
 8003a7c:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8003a80:	461a      	mov	r2, r3
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d807      	bhi.n	8003a98 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003a88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	3338      	adds	r3, #56	; 0x38
 8003a8e:	443b      	add	r3, r7
 8003a90:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003a94:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003a96:	e005      	b.n	8003aa4 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003a98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a9a:	3301      	adds	r3, #1
 8003a9c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003aa0:	2b02      	cmp	r3, #2
 8003aa2:	d9e7      	bls.n	8003a74 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003aa4:	4b13      	ldr	r3, [pc, #76]	; (8003af4 <RCC_SetFlashLatency+0x100>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f023 0207 	bic.w	r2, r3, #7
 8003aac:	4911      	ldr	r1, [pc, #68]	; (8003af4 <RCC_SetFlashLatency+0x100>)
 8003aae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003ab4:	f7fd fd12 	bl	80014dc <HAL_GetTick>
 8003ab8:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003aba:	e008      	b.n	8003ace <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003abc:	f7fd fd0e 	bl	80014dc <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d901      	bls.n	8003ace <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e007      	b.n	8003ade <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003ace:	4b09      	ldr	r3, [pc, #36]	; (8003af4 <RCC_SetFlashLatency+0x100>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0307 	and.w	r3, r3, #7
 8003ad6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d1ef      	bne.n	8003abc <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3738      	adds	r7, #56	; 0x38
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	080069a8 	.word	0x080069a8
 8003aec:	080069b0 	.word	0x080069b0
 8003af0:	080069b8 	.word	0x080069b8
 8003af4:	58004000 	.word	0x58004000

08003af8 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8003af8:	b480      	push	{r7}
 8003afa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8003afc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b0a:	d101      	bne.n	8003b10 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	e000      	b.n	8003b12 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8003b10:	2300      	movs	r3, #0
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bc80      	pop	{r7}
 8003b18:	4770      	bx	lr

08003b1a <LL_RCC_HSI_IsReady>:
{
 8003b1a:	b480      	push	{r7}
 8003b1c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8003b1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b2c:	d101      	bne.n	8003b32 <LL_RCC_HSI_IsReady+0x18>
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e000      	b.n	8003b34 <LL_RCC_HSI_IsReady+0x1a>
 8003b32:	2300      	movs	r3, #0
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bc80      	pop	{r7}
 8003b3a:	4770      	bx	lr

08003b3c <LL_RCC_LSE_IsReady>:
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003b40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b48:	f003 0302 	and.w	r3, r3, #2
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	d101      	bne.n	8003b54 <LL_RCC_LSE_IsReady+0x18>
 8003b50:	2301      	movs	r3, #1
 8003b52:	e000      	b.n	8003b56 <LL_RCC_LSE_IsReady+0x1a>
 8003b54:	2300      	movs	r3, #0
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bc80      	pop	{r7}
 8003b5c:	4770      	bx	lr

08003b5e <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8003b5e:	b480      	push	{r7}
 8003b60:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8003b62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 0308 	and.w	r3, r3, #8
 8003b6c:	2b08      	cmp	r3, #8
 8003b6e:	d101      	bne.n	8003b74 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8003b70:	2301      	movs	r3, #1
 8003b72:	e000      	b.n	8003b76 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8003b74:	2300      	movs	r3, #0
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bc80      	pop	{r7}
 8003b7c:	4770      	bx	lr

08003b7e <LL_RCC_MSI_GetRange>:
{
 8003b7e:	b480      	push	{r7}
 8003b80:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8003b82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bc80      	pop	{r7}
 8003b92:	4770      	bx	lr

08003b94 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8003b94:	b480      	push	{r7}
 8003b96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8003b98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ba0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bc80      	pop	{r7}
 8003baa:	4770      	bx	lr

08003bac <LL_RCC_GetSysClkSource>:
{
 8003bac:	b480      	push	{r7}
 8003bae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003bb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	f003 030c 	and.w	r3, r3, #12
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bc80      	pop	{r7}
 8003bc0:	4770      	bx	lr

08003bc2 <LL_RCC_GetAHBPrescaler>:
{
 8003bc2:	b480      	push	{r7}
 8003bc4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003bc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bc80      	pop	{r7}
 8003bd6:	4770      	bx	lr

08003bd8 <LL_RCC_GetAPB1Prescaler>:
{
 8003bd8:	b480      	push	{r7}
 8003bda:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003bdc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bc80      	pop	{r7}
 8003bec:	4770      	bx	lr

08003bee <LL_RCC_GetAPB2Prescaler>:
{
 8003bee:	b480      	push	{r7}
 8003bf0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003bf2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bc80      	pop	{r7}
 8003c02:	4770      	bx	lr

08003c04 <LL_RCC_GetUSARTClockSource>:
{
 8003c04:	b480      	push	{r7}
 8003c06:	b083      	sub	sp, #12
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8003c0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c10:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	401a      	ands	r2, r3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	041b      	lsls	r3, r3, #16
 8003c1c:	4313      	orrs	r3, r2
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	370c      	adds	r7, #12
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bc80      	pop	{r7}
 8003c26:	4770      	bx	lr

08003c28 <LL_RCC_PLL_GetN>:
{
 8003c28:	b480      	push	{r7}
 8003c2a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003c2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c30:	68db      	ldr	r3, [r3, #12]
 8003c32:	0a1b      	lsrs	r3, r3, #8
 8003c34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bc80      	pop	{r7}
 8003c3e:	4770      	bx	lr

08003c40 <LL_RCC_PLL_GetR>:
{
 8003c40:	b480      	push	{r7}
 8003c42:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8003c44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c48:	68db      	ldr	r3, [r3, #12]
 8003c4a:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bc80      	pop	{r7}
 8003c54:	4770      	bx	lr

08003c56 <LL_RCC_PLL_GetDivider>:
{
 8003c56:	b480      	push	{r7}
 8003c58:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003c5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bc80      	pop	{r7}
 8003c6a:	4770      	bx	lr

08003c6c <LL_RCC_PLL_GetMainSource>:
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003c70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c74:	68db      	ldr	r3, [r3, #12]
 8003c76:	f003 0303 	and.w	r3, r3, #3
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bc80      	pop	{r7}
 8003c80:	4770      	bx	lr
	...

08003c84 <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART1_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b084      	sub	sp, #16
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2b03      	cmp	r3, #3
 8003c94:	d131      	bne.n	8003cfa <LL_RCC_GetUSARTClockFreq+0x76>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f7ff ffb4 	bl	8003c04 <LL_RCC_GetUSARTClockSource>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8003ca2:	d015      	beq.n	8003cd0 <LL_RCC_GetUSARTClockFreq+0x4c>
 8003ca4:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8003ca8:	d81b      	bhi.n	8003ce2 <LL_RCC_GetUSARTClockFreq+0x5e>
 8003caa:	4a33      	ldr	r2, [pc, #204]	; (8003d78 <LL_RCC_GetUSARTClockFreq+0xf4>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d003      	beq.n	8003cb8 <LL_RCC_GetUSARTClockFreq+0x34>
 8003cb0:	4a32      	ldr	r2, [pc, #200]	; (8003d7c <LL_RCC_GetUSARTClockFreq+0xf8>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d004      	beq.n	8003cc0 <LL_RCC_GetUSARTClockFreq+0x3c>
 8003cb6:	e014      	b.n	8003ce2 <LL_RCC_GetUSARTClockFreq+0x5e>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8003cb8:	f000 f868 	bl	8003d8c <RCC_GetSystemClockFreq>
 8003cbc:	60f8      	str	r0, [r7, #12]
        break;
 8003cbe:	e055      	b.n	8003d6c <LL_RCC_GetUSARTClockFreq+0xe8>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 8003cc0:	f7ff ff2b 	bl	8003b1a <LL_RCC_HSI_IsReady>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	d149      	bne.n	8003d5e <LL_RCC_GetUSARTClockFreq+0xda>
        {
          usart_frequency = HSI_VALUE;
 8003cca:	4b2d      	ldr	r3, [pc, #180]	; (8003d80 <LL_RCC_GetUSARTClockFreq+0xfc>)
 8003ccc:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003cce:	e046      	b.n	8003d5e <LL_RCC_GetUSARTClockFreq+0xda>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 8003cd0:	f7ff ff34 	bl	8003b3c <LL_RCC_LSE_IsReady>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d143      	bne.n	8003d62 <LL_RCC_GetUSARTClockFreq+0xde>
        {
          usart_frequency = LSE_VALUE;
 8003cda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003cde:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003ce0:	e03f      	b.n	8003d62 <LL_RCC_GetUSARTClockFreq+0xde>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLK1ClockFreq(RCC_GetSystemClockFreq()));
 8003ce2:	f000 f853 	bl	8003d8c <RCC_GetSystemClockFreq>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f000 f8f7 	bl	8003edc <RCC_GetHCLK1ClockFreq>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f000 f91d 	bl	8003f30 <RCC_GetPCLK2ClockFreq>
 8003cf6:	60f8      	str	r0, [r7, #12]
        break;
 8003cf8:	e038      	b.n	8003d6c <LL_RCC_GetUSARTClockFreq+0xe8>
    }
  }
  else
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f7ff ff82 	bl	8003c04 <LL_RCC_GetUSARTClockSource>
 8003d00:	4603      	mov	r3, r0
 8003d02:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8003d06:	d015      	beq.n	8003d34 <LL_RCC_GetUSARTClockFreq+0xb0>
 8003d08:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8003d0c:	d81b      	bhi.n	8003d46 <LL_RCC_GetUSARTClockFreq+0xc2>
 8003d0e:	4a1d      	ldr	r2, [pc, #116]	; (8003d84 <LL_RCC_GetUSARTClockFreq+0x100>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d003      	beq.n	8003d1c <LL_RCC_GetUSARTClockFreq+0x98>
 8003d14:	4a1c      	ldr	r2, [pc, #112]	; (8003d88 <LL_RCC_GetUSARTClockFreq+0x104>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d004      	beq.n	8003d24 <LL_RCC_GetUSARTClockFreq+0xa0>
 8003d1a:	e014      	b.n	8003d46 <LL_RCC_GetUSARTClockFreq+0xc2>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8003d1c:	f000 f836 	bl	8003d8c <RCC_GetSystemClockFreq>
 8003d20:	60f8      	str	r0, [r7, #12]
        break;
 8003d22:	e023      	b.n	8003d6c <LL_RCC_GetUSARTClockFreq+0xe8>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 8003d24:	f7ff fef9 	bl	8003b1a <LL_RCC_HSI_IsReady>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b01      	cmp	r3, #1
 8003d2c:	d11b      	bne.n	8003d66 <LL_RCC_GetUSARTClockFreq+0xe2>
        {
          usart_frequency = HSI_VALUE;
 8003d2e:	4b14      	ldr	r3, [pc, #80]	; (8003d80 <LL_RCC_GetUSARTClockFreq+0xfc>)
 8003d30:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003d32:	e018      	b.n	8003d66 <LL_RCC_GetUSARTClockFreq+0xe2>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 8003d34:	f7ff ff02 	bl	8003b3c <LL_RCC_LSE_IsReady>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d115      	bne.n	8003d6a <LL_RCC_GetUSARTClockFreq+0xe6>
        {
          usart_frequency = LSE_VALUE;
 8003d3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d42:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003d44:	e011      	b.n	8003d6a <LL_RCC_GetUSARTClockFreq+0xe6>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLK1ClockFreq(RCC_GetSystemClockFreq()));
 8003d46:	f000 f821 	bl	8003d8c <RCC_GetSystemClockFreq>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f000 f8c5 	bl	8003edc <RCC_GetHCLK1ClockFreq>
 8003d52:	4603      	mov	r3, r0
 8003d54:	4618      	mov	r0, r3
 8003d56:	f000 f8d7 	bl	8003f08 <RCC_GetPCLK1ClockFreq>
 8003d5a:	60f8      	str	r0, [r7, #12]
        break;
 8003d5c:	e006      	b.n	8003d6c <LL_RCC_GetUSARTClockFreq+0xe8>
        break;
 8003d5e:	bf00      	nop
 8003d60:	e004      	b.n	8003d6c <LL_RCC_GetUSARTClockFreq+0xe8>
        break;
 8003d62:	bf00      	nop
 8003d64:	e002      	b.n	8003d6c <LL_RCC_GetUSARTClockFreq+0xe8>
        break;
 8003d66:	bf00      	nop
 8003d68:	e000      	b.n	8003d6c <LL_RCC_GetUSARTClockFreq+0xe8>
        break;
 8003d6a:	bf00      	nop
    }
  }
  return usart_frequency;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	3710      	adds	r7, #16
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	bf00      	nop
 8003d78:	00030001 	.word	0x00030001
 8003d7c:	00030002 	.word	0x00030002
 8003d80:	00f42400 	.word	0x00f42400
 8003d84:	000c0004 	.word	0x000c0004
 8003d88:	000c0008 	.word	0x000c0008

08003d8c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock (SYSCLK) frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b082      	sub	sp, #8
 8003d90:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8003d92:	f7ff ff0b 	bl	8003bac <LL_RCC_GetSysClkSource>
 8003d96:	4603      	mov	r3, r0
 8003d98:	2b0c      	cmp	r3, #12
 8003d9a:	d861      	bhi.n	8003e60 <RCC_GetSystemClockFreq+0xd4>
 8003d9c:	a201      	add	r2, pc, #4	; (adr r2, 8003da4 <RCC_GetSystemClockFreq+0x18>)
 8003d9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003da2:	bf00      	nop
 8003da4:	08003dd9 	.word	0x08003dd9
 8003da8:	08003e61 	.word	0x08003e61
 8003dac:	08003e61 	.word	0x08003e61
 8003db0:	08003e61 	.word	0x08003e61
 8003db4:	08003e3d 	.word	0x08003e3d
 8003db8:	08003e61 	.word	0x08003e61
 8003dbc:	08003e61 	.word	0x08003e61
 8003dc0:	08003e61 	.word	0x08003e61
 8003dc4:	08003e43 	.word	0x08003e43
 8003dc8:	08003e61 	.word	0x08003e61
 8003dcc:	08003e61 	.word	0x08003e61
 8003dd0:	08003e61 	.word	0x08003e61
 8003dd4:	08003e59 	.word	0x08003e59
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8003dd8:	f7ff fec1 	bl	8003b5e <LL_RCC_MSI_IsEnabledRangeSelect>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d115      	bne.n	8003e0e <RCC_GetSystemClockFreq+0x82>
 8003de2:	f7ff febc 	bl	8003b5e <LL_RCC_MSI_IsEnabledRangeSelect>
 8003de6:	4603      	mov	r3, r0
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d106      	bne.n	8003dfa <RCC_GetSystemClockFreq+0x6e>
 8003dec:	f7ff fec7 	bl	8003b7e <LL_RCC_MSI_GetRange>
 8003df0:	4603      	mov	r3, r0
 8003df2:	0a1b      	lsrs	r3, r3, #8
 8003df4:	f003 030f 	and.w	r3, r3, #15
 8003df8:	e005      	b.n	8003e06 <RCC_GetSystemClockFreq+0x7a>
 8003dfa:	f7ff fecb 	bl	8003b94 <LL_RCC_MSI_GetRangeAfterStandby>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	0a1b      	lsrs	r3, r3, #8
 8003e02:	f003 030f 	and.w	r3, r3, #15
 8003e06:	4a32      	ldr	r2, [pc, #200]	; (8003ed0 <RCC_GetSystemClockFreq+0x144>)
 8003e08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e0c:	e014      	b.n	8003e38 <RCC_GetSystemClockFreq+0xac>
 8003e0e:	f7ff fea6 	bl	8003b5e <LL_RCC_MSI_IsEnabledRangeSelect>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d106      	bne.n	8003e26 <RCC_GetSystemClockFreq+0x9a>
 8003e18:	f7ff feb1 	bl	8003b7e <LL_RCC_MSI_GetRange>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	091b      	lsrs	r3, r3, #4
 8003e20:	f003 030f 	and.w	r3, r3, #15
 8003e24:	e005      	b.n	8003e32 <RCC_GetSystemClockFreq+0xa6>
 8003e26:	f7ff feb5 	bl	8003b94 <LL_RCC_MSI_GetRangeAfterStandby>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	091b      	lsrs	r3, r3, #4
 8003e2e:	f003 030f 	and.w	r3, r3, #15
 8003e32:	4a27      	ldr	r2, [pc, #156]	; (8003ed0 <RCC_GetSystemClockFreq+0x144>)
 8003e34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e38:	607b      	str	r3, [r7, #4]
                                         ((LL_RCC_MSI_IsEnabledRangeSelect()  == 1U) ?
                                          LL_RCC_MSI_GetRange() :
                                          LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8003e3a:	e043      	b.n	8003ec4 <RCC_GetSystemClockFreq+0x138>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8003e3c:	4b25      	ldr	r3, [pc, #148]	; (8003ed4 <RCC_GetSystemClockFreq+0x148>)
 8003e3e:	607b      	str	r3, [r7, #4]
      break;
 8003e40:	e040      	b.n	8003ec4 <RCC_GetSystemClockFreq+0x138>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003e42:	f7ff fe59 	bl	8003af8 <LL_RCC_HSE_IsEnabledDiv2>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d102      	bne.n	8003e52 <RCC_GetSystemClockFreq+0xc6>
      {
        frequency = HSE_VALUE / 2U;
 8003e4c:	4b21      	ldr	r3, [pc, #132]	; (8003ed4 <RCC_GetSystemClockFreq+0x148>)
 8003e4e:	607b      	str	r3, [r7, #4]
      }
      else
      {
        frequency = HSE_VALUE;
      }
      break;
 8003e50:	e038      	b.n	8003ec4 <RCC_GetSystemClockFreq+0x138>
        frequency = HSE_VALUE;
 8003e52:	4b21      	ldr	r3, [pc, #132]	; (8003ed8 <RCC_GetSystemClockFreq+0x14c>)
 8003e54:	607b      	str	r3, [r7, #4]
      break;
 8003e56:	e035      	b.n	8003ec4 <RCC_GetSystemClockFreq+0x138>


    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8003e58:	f000 f87e 	bl	8003f58 <RCC_PLL_GetFreqDomain_SYS>
 8003e5c:	6078      	str	r0, [r7, #4]
      break;
 8003e5e:	e031      	b.n	8003ec4 <RCC_GetSystemClockFreq+0x138>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8003e60:	f7ff fe7d 	bl	8003b5e <LL_RCC_MSI_IsEnabledRangeSelect>
 8003e64:	4603      	mov	r3, r0
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d115      	bne.n	8003e96 <RCC_GetSystemClockFreq+0x10a>
 8003e6a:	f7ff fe78 	bl	8003b5e <LL_RCC_MSI_IsEnabledRangeSelect>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d106      	bne.n	8003e82 <RCC_GetSystemClockFreq+0xf6>
 8003e74:	f7ff fe83 	bl	8003b7e <LL_RCC_MSI_GetRange>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	0a1b      	lsrs	r3, r3, #8
 8003e7c:	f003 030f 	and.w	r3, r3, #15
 8003e80:	e005      	b.n	8003e8e <RCC_GetSystemClockFreq+0x102>
 8003e82:	f7ff fe87 	bl	8003b94 <LL_RCC_MSI_GetRangeAfterStandby>
 8003e86:	4603      	mov	r3, r0
 8003e88:	0a1b      	lsrs	r3, r3, #8
 8003e8a:	f003 030f 	and.w	r3, r3, #15
 8003e8e:	4a10      	ldr	r2, [pc, #64]	; (8003ed0 <RCC_GetSystemClockFreq+0x144>)
 8003e90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e94:	e014      	b.n	8003ec0 <RCC_GetSystemClockFreq+0x134>
 8003e96:	f7ff fe62 	bl	8003b5e <LL_RCC_MSI_IsEnabledRangeSelect>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d106      	bne.n	8003eae <RCC_GetSystemClockFreq+0x122>
 8003ea0:	f7ff fe6d 	bl	8003b7e <LL_RCC_MSI_GetRange>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	091b      	lsrs	r3, r3, #4
 8003ea8:	f003 030f 	and.w	r3, r3, #15
 8003eac:	e005      	b.n	8003eba <RCC_GetSystemClockFreq+0x12e>
 8003eae:	f7ff fe71 	bl	8003b94 <LL_RCC_MSI_GetRangeAfterStandby>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	091b      	lsrs	r3, r3, #4
 8003eb6:	f003 030f 	and.w	r3, r3, #15
 8003eba:	4a05      	ldr	r2, [pc, #20]	; (8003ed0 <RCC_GetSystemClockFreq+0x144>)
 8003ebc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ec0:	607b      	str	r3, [r7, #4]
                                         ((LL_RCC_MSI_IsEnabledRangeSelect()  == 1U) ?
                                          LL_RCC_MSI_GetRange() :
                                          LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8003ec2:	bf00      	nop
  }

  return frequency;
 8003ec4:	687b      	ldr	r3, [r7, #4]
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3708      	adds	r7, #8
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	08006a24 	.word	0x08006a24
 8003ed4:	00f42400 	.word	0x00f42400
 8003ed8:	01e84800 	.word	0x01e84800

08003edc <RCC_GetHCLK1ClockFreq>:
  * @brief  Return HCLK1 clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLK1ClockFreq(uint32_t SYSCLK_Frequency)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b082      	sub	sp, #8
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK1_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8003ee4:	f7ff fe6d 	bl	8003bc2 <LL_RCC_GetAHBPrescaler>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	091b      	lsrs	r3, r3, #4
 8003eec:	f003 030f 	and.w	r3, r3, #15
 8003ef0:	4a04      	ldr	r2, [pc, #16]	; (8003f04 <RCC_GetHCLK1ClockFreq+0x28>)
 8003ef2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ef6:	687a      	ldr	r2, [r7, #4]
 8003ef8:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3708      	adds	r7, #8
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	080069c4 	.word	0x080069c4

08003f08 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b082      	sub	sp, #8
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003f10:	f7ff fe62 	bl	8003bd8 <LL_RCC_GetAPB1Prescaler>
 8003f14:	4603      	mov	r3, r0
 8003f16:	0a1b      	lsrs	r3, r3, #8
 8003f18:	4a04      	ldr	r2, [pc, #16]	; (8003f2c <RCC_GetPCLK1ClockFreq+0x24>)
 8003f1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f1e:	687a      	ldr	r2, [r7, #4]
 8003f20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	3708      	adds	r7, #8
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	08006a04 	.word	0x08006a04

08003f30 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b082      	sub	sp, #8
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8003f38:	f7ff fe59 	bl	8003bee <LL_RCC_GetAPB2Prescaler>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	0adb      	lsrs	r3, r3, #11
 8003f40:	4a04      	ldr	r2, [pc, #16]	; (8003f54 <RCC_GetPCLK2ClockFreq+0x24>)
 8003f42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f46:	687a      	ldr	r2, [r7, #4]
 8003f48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3708      	adds	r7, #8
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	08006a04 	.word	0x08006a04

08003f58 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock (PLLRCLK) frequency used for system domain
  * @retval PLLRCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8003f58:	b590      	push	{r4, r7, lr}
 8003f5a:	b083      	sub	sp, #12
 8003f5c:	af00      	add	r7, sp, #0
  uint32_t pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8003f5e:	f7ff fe85 	bl	8003c6c <LL_RCC_PLL_GetMainSource>
 8003f62:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	2b03      	cmp	r3, #3
 8003f68:	d03e      	beq.n	8003fe8 <RCC_PLL_GetFreqDomain_SYS+0x90>
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	2b03      	cmp	r3, #3
 8003f6e:	d846      	bhi.n	8003ffe <RCC_PLL_GetFreqDomain_SYS+0xa6>
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d003      	beq.n	8003f7e <RCC_PLL_GetFreqDomain_SYS+0x26>
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	2b02      	cmp	r3, #2
 8003f7a:	d032      	beq.n	8003fe2 <RCC_PLL_GetFreqDomain_SYS+0x8a>
 8003f7c:	e03f      	b.n	8003ffe <RCC_PLL_GetFreqDomain_SYS+0xa6>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8003f7e:	f7ff fdee 	bl	8003b5e <LL_RCC_MSI_IsEnabledRangeSelect>
 8003f82:	4603      	mov	r3, r0
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d115      	bne.n	8003fb4 <RCC_PLL_GetFreqDomain_SYS+0x5c>
 8003f88:	f7ff fde9 	bl	8003b5e <LL_RCC_MSI_IsEnabledRangeSelect>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d106      	bne.n	8003fa0 <RCC_PLL_GetFreqDomain_SYS+0x48>
 8003f92:	f7ff fdf4 	bl	8003b7e <LL_RCC_MSI_GetRange>
 8003f96:	4603      	mov	r3, r0
 8003f98:	0a1b      	lsrs	r3, r3, #8
 8003f9a:	f003 030f 	and.w	r3, r3, #15
 8003f9e:	e005      	b.n	8003fac <RCC_PLL_GetFreqDomain_SYS+0x54>
 8003fa0:	f7ff fdf8 	bl	8003b94 <LL_RCC_MSI_GetRangeAfterStandby>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	0a1b      	lsrs	r3, r3, #8
 8003fa8:	f003 030f 	and.w	r3, r3, #15
 8003fac:	4a39      	ldr	r2, [pc, #228]	; (8004094 <RCC_PLL_GetFreqDomain_SYS+0x13c>)
 8003fae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fb2:	e014      	b.n	8003fde <RCC_PLL_GetFreqDomain_SYS+0x86>
 8003fb4:	f7ff fdd3 	bl	8003b5e <LL_RCC_MSI_IsEnabledRangeSelect>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	2b01      	cmp	r3, #1
 8003fbc:	d106      	bne.n	8003fcc <RCC_PLL_GetFreqDomain_SYS+0x74>
 8003fbe:	f7ff fdde 	bl	8003b7e <LL_RCC_MSI_GetRange>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	091b      	lsrs	r3, r3, #4
 8003fc6:	f003 030f 	and.w	r3, r3, #15
 8003fca:	e005      	b.n	8003fd8 <RCC_PLL_GetFreqDomain_SYS+0x80>
 8003fcc:	f7ff fde2 	bl	8003b94 <LL_RCC_MSI_GetRangeAfterStandby>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	091b      	lsrs	r3, r3, #4
 8003fd4:	f003 030f 	and.w	r3, r3, #15
 8003fd8:	4a2e      	ldr	r2, [pc, #184]	; (8004094 <RCC_PLL_GetFreqDomain_SYS+0x13c>)
 8003fda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fde:	607b      	str	r3, [r7, #4]
                                            ((LL_RCC_MSI_IsEnabledRangeSelect()  == 1U) ?
                                             LL_RCC_MSI_GetRange() :
                                             LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8003fe0:	e03f      	b.n	8004062 <RCC_PLL_GetFreqDomain_SYS+0x10a>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8003fe2:	4b2d      	ldr	r3, [pc, #180]	; (8004098 <RCC_PLL_GetFreqDomain_SYS+0x140>)
 8003fe4:	607b      	str	r3, [r7, #4]
      break;
 8003fe6:	e03c      	b.n	8004062 <RCC_PLL_GetFreqDomain_SYS+0x10a>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003fe8:	f7ff fd86 	bl	8003af8 <LL_RCC_HSE_IsEnabledDiv2>
 8003fec:	4603      	mov	r3, r0
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d102      	bne.n	8003ff8 <RCC_PLL_GetFreqDomain_SYS+0xa0>
      {
        pllinputfreq = HSE_VALUE / 2U;
 8003ff2:	4b29      	ldr	r3, [pc, #164]	; (8004098 <RCC_PLL_GetFreqDomain_SYS+0x140>)
 8003ff4:	607b      	str	r3, [r7, #4]
      }
      else
      {
        pllinputfreq = HSE_VALUE;
      }
      break;
 8003ff6:	e034      	b.n	8004062 <RCC_PLL_GetFreqDomain_SYS+0x10a>
        pllinputfreq = HSE_VALUE;
 8003ff8:	4b28      	ldr	r3, [pc, #160]	; (800409c <RCC_PLL_GetFreqDomain_SYS+0x144>)
 8003ffa:	607b      	str	r3, [r7, #4]
      break;
 8003ffc:	e031      	b.n	8004062 <RCC_PLL_GetFreqDomain_SYS+0x10a>


    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8003ffe:	f7ff fdae 	bl	8003b5e <LL_RCC_MSI_IsEnabledRangeSelect>
 8004002:	4603      	mov	r3, r0
 8004004:	2b00      	cmp	r3, #0
 8004006:	d115      	bne.n	8004034 <RCC_PLL_GetFreqDomain_SYS+0xdc>
 8004008:	f7ff fda9 	bl	8003b5e <LL_RCC_MSI_IsEnabledRangeSelect>
 800400c:	4603      	mov	r3, r0
 800400e:	2b01      	cmp	r3, #1
 8004010:	d106      	bne.n	8004020 <RCC_PLL_GetFreqDomain_SYS+0xc8>
 8004012:	f7ff fdb4 	bl	8003b7e <LL_RCC_MSI_GetRange>
 8004016:	4603      	mov	r3, r0
 8004018:	0a1b      	lsrs	r3, r3, #8
 800401a:	f003 030f 	and.w	r3, r3, #15
 800401e:	e005      	b.n	800402c <RCC_PLL_GetFreqDomain_SYS+0xd4>
 8004020:	f7ff fdb8 	bl	8003b94 <LL_RCC_MSI_GetRangeAfterStandby>
 8004024:	4603      	mov	r3, r0
 8004026:	0a1b      	lsrs	r3, r3, #8
 8004028:	f003 030f 	and.w	r3, r3, #15
 800402c:	4a19      	ldr	r2, [pc, #100]	; (8004094 <RCC_PLL_GetFreqDomain_SYS+0x13c>)
 800402e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004032:	e014      	b.n	800405e <RCC_PLL_GetFreqDomain_SYS+0x106>
 8004034:	f7ff fd93 	bl	8003b5e <LL_RCC_MSI_IsEnabledRangeSelect>
 8004038:	4603      	mov	r3, r0
 800403a:	2b01      	cmp	r3, #1
 800403c:	d106      	bne.n	800404c <RCC_PLL_GetFreqDomain_SYS+0xf4>
 800403e:	f7ff fd9e 	bl	8003b7e <LL_RCC_MSI_GetRange>
 8004042:	4603      	mov	r3, r0
 8004044:	091b      	lsrs	r3, r3, #4
 8004046:	f003 030f 	and.w	r3, r3, #15
 800404a:	e005      	b.n	8004058 <RCC_PLL_GetFreqDomain_SYS+0x100>
 800404c:	f7ff fda2 	bl	8003b94 <LL_RCC_MSI_GetRangeAfterStandby>
 8004050:	4603      	mov	r3, r0
 8004052:	091b      	lsrs	r3, r3, #4
 8004054:	f003 030f 	and.w	r3, r3, #15
 8004058:	4a0e      	ldr	r2, [pc, #56]	; (8004094 <RCC_PLL_GetFreqDomain_SYS+0x13c>)
 800405a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800405e:	607b      	str	r3, [r7, #4]
                                            ((LL_RCC_MSI_IsEnabledRangeSelect()  == 1U) ?
                                             LL_RCC_MSI_GetRange() :
                                             LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8004060:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8004062:	f7ff fde1 	bl	8003c28 <LL_RCC_PLL_GetN>
 8004066:	4602      	mov	r2, r0
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	fb03 f402 	mul.w	r4, r3, r2
 800406e:	f7ff fdf2 	bl	8003c56 <LL_RCC_PLL_GetDivider>
 8004072:	4603      	mov	r3, r0
 8004074:	091b      	lsrs	r3, r3, #4
 8004076:	3301      	adds	r3, #1
 8004078:	fbb4 f4f3 	udiv	r4, r4, r3
 800407c:	f7ff fde0 	bl	8003c40 <LL_RCC_PLL_GetR>
 8004080:	4603      	mov	r3, r0
 8004082:	0f5b      	lsrs	r3, r3, #29
 8004084:	3301      	adds	r3, #1
 8004086:	fbb4 f3f3 	udiv	r3, r4, r3
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 800408a:	4618      	mov	r0, r3
 800408c:	370c      	adds	r7, #12
 800408e:	46bd      	mov	sp, r7
 8004090:	bd90      	pop	{r4, r7, pc}
 8004092:	bf00      	nop
 8004094:	08006a24 	.word	0x08006a24
 8004098:	00f42400 	.word	0x00f42400
 800409c:	01e84800 	.word	0x01e84800

080040a0 <LL_APB1_GRP1_ForceReset>:
{
 80040a0:	b480      	push	{r7}
 80040a2:	b083      	sub	sp, #12
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 80040a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040ae:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	4313      	orrs	r3, r2
 80040b6:	638b      	str	r3, [r1, #56]	; 0x38
}
 80040b8:	bf00      	nop
 80040ba:	370c      	adds	r7, #12
 80040bc:	46bd      	mov	sp, r7
 80040be:	bc80      	pop	{r7}
 80040c0:	4770      	bx	lr

080040c2 <LL_APB1_GRP1_ReleaseReset>:
{
 80040c2:	b480      	push	{r7}
 80040c4:	b083      	sub	sp, #12
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 80040ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	43db      	mvns	r3, r3
 80040d4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80040d8:	4013      	ands	r3, r2
 80040da:	638b      	str	r3, [r1, #56]	; 0x38
}
 80040dc:	bf00      	nop
 80040de:	370c      	adds	r7, #12
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bc80      	pop	{r7}
 80040e4:	4770      	bx	lr

080040e6 <LL_APB2_GRP1_ForceReset>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs)
{
 80040e6:	b480      	push	{r7}
 80040e8:	b083      	sub	sp, #12
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
 80040ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040f4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	4313      	orrs	r3, r2
 80040fc:	640b      	str	r3, [r1, #64]	; 0x40
}
 80040fe:	bf00      	nop
 8004100:	370c      	adds	r7, #12
 8004102:	46bd      	mov	sp, r7
 8004104:	bc80      	pop	{r7}
 8004106:	4770      	bx	lr

08004108 <LL_APB2_GRP1_ReleaseReset>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs)
{
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 8004110:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004114:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	43db      	mvns	r3, r3
 800411a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800411e:	4013      	ands	r3, r2
 8004120:	640b      	str	r3, [r1, #64]	; 0x40
}
 8004122:	bf00      	nop
 8004124:	370c      	adds	r7, #12
 8004126:	46bd      	mov	sp, r7
 8004128:	bc80      	pop	{r7}
 800412a:	4770      	bx	lr

0800412c <LL_SPI_IsEnabled>:
{
 800412c:	b480      	push	{r7}
 800412e:	b083      	sub	sp, #12
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800413c:	2b40      	cmp	r3, #64	; 0x40
 800413e:	d101      	bne.n	8004144 <LL_SPI_IsEnabled+0x18>
 8004140:	2301      	movs	r3, #1
 8004142:	e000      	b.n	8004146 <LL_SPI_IsEnabled+0x1a>
 8004144:	2300      	movs	r3, #0
}
 8004146:	4618      	mov	r0, r3
 8004148:	370c      	adds	r7, #12
 800414a:	46bd      	mov	sp, r7
 800414c:	bc80      	pop	{r7}
 800414e:	4770      	bx	lr

08004150 <LL_SPI_SetRxFIFOThreshold>:
{
 8004150:	b480      	push	{r7}
 8004152:	b083      	sub	sp, #12
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
 8004158:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	431a      	orrs	r2, r3
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	605a      	str	r2, [r3, #4]
}
 800416a:	bf00      	nop
 800416c:	370c      	adds	r7, #12
 800416e:	46bd      	mov	sp, r7
 8004170:	bc80      	pop	{r7}
 8004172:	4770      	bx	lr

08004174 <LL_SPI_SetCRCPolynomial>:
{
 8004174:	b480      	push	{r7}
 8004176:	b083      	sub	sp, #12
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
 800417c:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	b29b      	uxth	r3, r3
 8004182:	461a      	mov	r2, r3
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	611a      	str	r2, [r3, #16]
}
 8004188:	bf00      	nop
 800418a:	370c      	adds	r7, #12
 800418c:	46bd      	mov	sp, r7
 800418e:	bc80      	pop	{r7}
 8004190:	4770      	bx	lr
	...

08004194 <LL_SPI_DeInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: SPI registers are de-initialized
  *          - ERROR: SPI registers are not de-initialized
  */
ErrorStatus LL_SPI_DeInit(SPI_TypeDef *SPIx)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b084      	sub	sp, #16
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  ErrorStatus status = ERROR;
 800419c:	2300      	movs	r3, #0
 800419e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(SPIx));

#if defined(SPI1)
  if (SPIx == SPI1)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	4a10      	ldr	r2, [pc, #64]	; (80041e4 <LL_SPI_DeInit+0x50>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d109      	bne.n	80041bc <LL_SPI_DeInit+0x28>
  {
    /* Force reset of SPI clock */
    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_SPI1);
 80041a8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80041ac:	f7ff ff9b 	bl	80040e6 <LL_APB2_GRP1_ForceReset>

    /* Release reset of SPI clock */
    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_SPI1);
 80041b0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80041b4:	f7ff ffa8 	bl	8004108 <LL_APB2_GRP1_ReleaseReset>

    status = SUCCESS;
 80041b8:	2301      	movs	r3, #1
 80041ba:	73fb      	strb	r3, [r7, #15]
  }
#endif /* SPI1 */
#if defined(SPI2)
  if (SPIx == SPI2)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	4a0a      	ldr	r2, [pc, #40]	; (80041e8 <LL_SPI_DeInit+0x54>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d109      	bne.n	80041d8 <LL_SPI_DeInit+0x44>
  {
    /* Force reset of SPI clock */
    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_SPI2);
 80041c4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80041c8:	f7ff ff6a 	bl	80040a0 <LL_APB1_GRP1_ForceReset>

    /* Release reset of SPI clock */
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_SPI2);
 80041cc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80041d0:	f7ff ff77 	bl	80040c2 <LL_APB1_GRP1_ReleaseReset>

    status = SUCCESS;
 80041d4:	2301      	movs	r3, #1
 80041d6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* SPI2 */

  return status;
 80041d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3710      	adds	r7, #16
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	40013000 	.word	0x40013000
 80041e8:	40003800 	.word	0x40003800

080041ec <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b084      	sub	sp, #16
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
 80041f4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80041f6:	2300      	movs	r3, #0
 80041f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f7ff ff96 	bl	800412c <LL_SPI_IsEnabled>
 8004200:	4603      	mov	r3, r0
 8004202:	2b00      	cmp	r3, #0
 8004204:	d145      	bne.n	8004292 <LL_SPI_Init+0xa6>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800420e:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8004212:	683a      	ldr	r2, [r7, #0]
 8004214:	6811      	ldr	r1, [r2, #0]
 8004216:	683a      	ldr	r2, [r7, #0]
 8004218:	6852      	ldr	r2, [r2, #4]
 800421a:	4311      	orrs	r1, r2
 800421c:	683a      	ldr	r2, [r7, #0]
 800421e:	68d2      	ldr	r2, [r2, #12]
 8004220:	4311      	orrs	r1, r2
 8004222:	683a      	ldr	r2, [r7, #0]
 8004224:	6912      	ldr	r2, [r2, #16]
 8004226:	4311      	orrs	r1, r2
 8004228:	683a      	ldr	r2, [r7, #0]
 800422a:	6952      	ldr	r2, [r2, #20]
 800422c:	4311      	orrs	r1, r2
 800422e:	683a      	ldr	r2, [r7, #0]
 8004230:	6992      	ldr	r2, [r2, #24]
 8004232:	4311      	orrs	r1, r2
 8004234:	683a      	ldr	r2, [r7, #0]
 8004236:	69d2      	ldr	r2, [r2, #28]
 8004238:	4311      	orrs	r1, r2
 800423a:	683a      	ldr	r2, [r7, #0]
 800423c:	6a12      	ldr	r2, [r2, #32]
 800423e:	430a      	orrs	r2, r1
 8004240:	431a      	orrs	r2, r3
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800424e:	f023 0304 	bic.w	r3, r3, #4
 8004252:	683a      	ldr	r2, [r7, #0]
 8004254:	6891      	ldr	r1, [r2, #8]
 8004256:	683a      	ldr	r2, [r7, #0]
 8004258:	6952      	ldr	r2, [r2, #20]
 800425a:	0c12      	lsrs	r2, r2, #16
 800425c:	430a      	orrs	r2, r1
 800425e:	431a      	orrs	r2, r3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	605a      	str	r2, [r3, #4]
               SPI_CR2_DS | SPI_CR2_SSOE,
               SPI_InitStruct->DataWidth | (SPI_InitStruct->NSS >> 16U));

    /* Set Rx FIFO to Quarter (1 Byte) in case of 8 Bits mode. No DataPacking by default */
    if (SPI_InitStruct->DataWidth < LL_SPI_DATAWIDTH_9BIT)
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	689b      	ldr	r3, [r3, #8]
 8004268:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800426c:	d204      	bcs.n	8004278 <LL_SPI_Init+0x8c>
    {
      LL_SPI_SetRxFIFOThreshold(SPIx, LL_SPI_RX_FIFO_TH_QUARTER);
 800426e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f7ff ff6c 	bl	8004150 <LL_SPI_SetRxFIFOThreshold>

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	6a1b      	ldr	r3, [r3, #32]
 800427c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004280:	d105      	bne.n	800428e <LL_SPI_Init+0xa2>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004286:	4619      	mov	r1, r3
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	f7ff ff73 	bl	8004174 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 800428e:	2301      	movs	r3, #1
 8004290:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	69db      	ldr	r3, [r3, #28]
 8004296:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	61da      	str	r2, [r3, #28]
  return status;
 800429e:	7bfb      	ldrb	r3, [r7, #15]
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3710      	adds	r7, #16
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}

080042a8 <LL_APB1_GRP1_ForceReset>:
{
 80042a8:	b480      	push	{r7}
 80042aa:	b083      	sub	sp, #12
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 80042b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80042b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042b6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	4313      	orrs	r3, r2
 80042be:	638b      	str	r3, [r1, #56]	; 0x38
}
 80042c0:	bf00      	nop
 80042c2:	370c      	adds	r7, #12
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bc80      	pop	{r7}
 80042c8:	4770      	bx	lr

080042ca <LL_APB1_GRP1_ReleaseReset>:
{
 80042ca:	b480      	push	{r7}
 80042cc:	b083      	sub	sp, #12
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 80042d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80042d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	43db      	mvns	r3, r3
 80042dc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80042e0:	4013      	ands	r3, r2
 80042e2:	638b      	str	r3, [r1, #56]	; 0x38
}
 80042e4:	bf00      	nop
 80042e6:	370c      	adds	r7, #12
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bc80      	pop	{r7}
 80042ec:	4770      	bx	lr

080042ee <LL_APB2_GRP1_ForceReset>:
{
 80042ee:	b480      	push	{r7}
 80042f0:	b083      	sub	sp, #12
 80042f2:	af00      	add	r7, sp, #0
 80042f4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
 80042f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80042fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042fc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	4313      	orrs	r3, r2
 8004304:	640b      	str	r3, [r1, #64]	; 0x40
}
 8004306:	bf00      	nop
 8004308:	370c      	adds	r7, #12
 800430a:	46bd      	mov	sp, r7
 800430c:	bc80      	pop	{r7}
 800430e:	4770      	bx	lr

08004310 <LL_APB2_GRP1_ReleaseReset>:
{
 8004310:	b480      	push	{r7}
 8004312:	b083      	sub	sp, #12
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 8004318:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800431c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	43db      	mvns	r3, r3
 8004322:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004326:	4013      	ands	r3, r2
 8004328:	640b      	str	r3, [r1, #64]	; 0x40
}
 800432a:	bf00      	nop
 800432c:	370c      	adds	r7, #12
 800432e:	46bd      	mov	sp, r7
 8004330:	bc80      	pop	{r7}
 8004332:	4770      	bx	lr

08004334 <LL_USART_IsEnabled>:
{
 8004334:	b480      	push	{r7}
 8004336:	b083      	sub	sp, #12
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 0301 	and.w	r3, r3, #1
 8004344:	2b01      	cmp	r3, #1
 8004346:	d101      	bne.n	800434c <LL_USART_IsEnabled+0x18>
 8004348:	2301      	movs	r3, #1
 800434a:	e000      	b.n	800434e <LL_USART_IsEnabled+0x1a>
 800434c:	2300      	movs	r3, #0
}
 800434e:	4618      	mov	r0, r3
 8004350:	370c      	adds	r7, #12
 8004352:	46bd      	mov	sp, r7
 8004354:	bc80      	pop	{r7}
 8004356:	4770      	bx	lr

08004358 <LL_USART_SetPrescaler>:
{
 8004358:	b480      	push	{r7}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
 8004360:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004366:	f023 030f 	bic.w	r3, r3, #15
 800436a:	683a      	ldr	r2, [r7, #0]
 800436c:	b292      	uxth	r2, r2
 800436e:	431a      	orrs	r2, r3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004374:	bf00      	nop
 8004376:	370c      	adds	r7, #12
 8004378:	46bd      	mov	sp, r7
 800437a:	bc80      	pop	{r7}
 800437c:	4770      	bx	lr

0800437e <LL_USART_SetStopBitsLength>:
{
 800437e:	b480      	push	{r7}
 8004380:	b083      	sub	sp, #12
 8004382:	af00      	add	r7, sp, #0
 8004384:	6078      	str	r0, [r7, #4]
 8004386:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	431a      	orrs	r2, r3
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	605a      	str	r2, [r3, #4]
}
 8004398:	bf00      	nop
 800439a:	370c      	adds	r7, #12
 800439c:	46bd      	mov	sp, r7
 800439e:	bc80      	pop	{r7}
 80043a0:	4770      	bx	lr

080043a2 <LL_USART_SetHWFlowCtrl>:
{
 80043a2:	b480      	push	{r7}
 80043a4:	b083      	sub	sp, #12
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	6078      	str	r0, [r7, #4]
 80043aa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	431a      	orrs	r2, r3
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	609a      	str	r2, [r3, #8]
}
 80043bc:	bf00      	nop
 80043be:	370c      	adds	r7, #12
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bc80      	pop	{r7}
 80043c4:	4770      	bx	lr
	...

080043c8 <LL_USART_SetBaudRate>:
{
 80043c8:	b480      	push	{r7}
 80043ca:	b087      	sub	sp, #28
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	60b9      	str	r1, [r7, #8]
 80043d2:	607a      	str	r2, [r7, #4]
 80043d4:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2b0b      	cmp	r3, #11
 80043da:	d83c      	bhi.n	8004456 <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 80043dc:	6a3b      	ldr	r3, [r7, #32]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d039      	beq.n	8004456 <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043e8:	d122      	bne.n	8004430 <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	461a      	mov	r2, r3
 80043f0:	4b1b      	ldr	r3, [pc, #108]	; (8004460 <LL_USART_SetBaudRate+0x98>)
 80043f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043f6:	68ba      	ldr	r2, [r7, #8]
 80043f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80043fc:	005a      	lsls	r2, r3, #1
 80043fe:	6a3b      	ldr	r3, [r7, #32]
 8004400:	085b      	lsrs	r3, r3, #1
 8004402:	441a      	add	r2, r3
 8004404:	6a3b      	ldr	r3, [r7, #32]
 8004406:	fbb2 f3f3 	udiv	r3, r2, r3
 800440a:	b29b      	uxth	r3, r3
 800440c:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 800440e:	697a      	ldr	r2, [r7, #20]
 8004410:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8004414:	4013      	ands	r3, r2
 8004416:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	085b      	lsrs	r3, r3, #1
 800441c:	b29b      	uxth	r3, r3
 800441e:	f003 0307 	and.w	r3, r3, #7
 8004422:	693a      	ldr	r2, [r7, #16]
 8004424:	4313      	orrs	r3, r2
 8004426:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	693a      	ldr	r2, [r7, #16]
 800442c:	60da      	str	r2, [r3, #12]
}
 800442e:	e012      	b.n	8004456 <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	b2db      	uxtb	r3, r3
 8004434:	461a      	mov	r2, r3
 8004436:	4b0a      	ldr	r3, [pc, #40]	; (8004460 <LL_USART_SetBaudRate+0x98>)
 8004438:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800443c:	68ba      	ldr	r2, [r7, #8]
 800443e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004442:	6a3b      	ldr	r3, [r7, #32]
 8004444:	085b      	lsrs	r3, r3, #1
 8004446:	441a      	add	r2, r3
 8004448:	6a3b      	ldr	r3, [r7, #32]
 800444a:	fbb2 f3f3 	udiv	r3, r2, r3
 800444e:	b29b      	uxth	r3, r3
 8004450:	461a      	mov	r2, r3
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	60da      	str	r2, [r3, #12]
}
 8004456:	bf00      	nop
 8004458:	371c      	adds	r7, #28
 800445a:	46bd      	mov	sp, r7
 800445c:	bc80      	pop	{r7}
 800445e:	4770      	bx	lr
 8004460:	08006a64 	.word	0x08006a64

08004464 <LL_USART_DeInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are de-initialized
  *          - ERROR: USART registers are not de-initialized
  */
ErrorStatus LL_USART_DeInit(USART_TypeDef *USARTx)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 800446c:	2301      	movs	r3, #1
 800446e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(USARTx));

  if (USARTx == USART1)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	4a10      	ldr	r2, [pc, #64]	; (80044b4 <LL_USART_DeInit+0x50>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d108      	bne.n	800448a <LL_USART_DeInit+0x26>
  {
    /* Force reset of USART clock */
    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_USART1);
 8004478:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800447c:	f7ff ff37 	bl	80042ee <LL_APB2_GRP1_ForceReset>

    /* Release reset of USART clock */
    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_USART1);
 8004480:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004484:	f7ff ff44 	bl	8004310 <LL_APB2_GRP1_ReleaseReset>
 8004488:	e00e      	b.n	80044a8 <LL_USART_DeInit+0x44>
  }
  else if (USARTx == USART2)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4a0a      	ldr	r2, [pc, #40]	; (80044b8 <LL_USART_DeInit+0x54>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d108      	bne.n	80044a4 <LL_USART_DeInit+0x40>
  {
    /* Force reset of USART clock */
    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_USART2);
 8004492:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8004496:	f7ff ff07 	bl	80042a8 <LL_APB1_GRP1_ForceReset>

    /* Release reset of USART clock */
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_USART2);
 800449a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800449e:	f7ff ff14 	bl	80042ca <LL_APB1_GRP1_ReleaseReset>
 80044a2:	e001      	b.n	80044a8 <LL_USART_DeInit+0x44>
  }
  else
  {
    status = ERROR;
 80044a4:	2300      	movs	r3, #0
 80044a6:	73fb      	strb	r3, [r7, #15]
  }

  return (status);
 80044a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3710      	adds	r7, #16
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop
 80044b4:	40013800 	.word	0x40013800
 80044b8:	40004400 	.word	0x40004400

080044bc <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b086      	sub	sp, #24
 80044c0:	af02      	add	r7, sp, #8
 80044c2:	6078      	str	r0, [r7, #4]
 80044c4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80044c6:	2300      	movs	r3, #0
 80044c8:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80044ca:	2300      	movs	r3, #0
 80044cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f7ff ff30 	bl	8004334 <LL_USART_IsEnabled>
 80044d4:	4603      	mov	r3, r0
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d149      	bne.n	800456e <LL_USART_Init+0xb2>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	4b26      	ldr	r3, [pc, #152]	; (8004578 <LL_USART_Init+0xbc>)
 80044e0:	4013      	ands	r3, r2
 80044e2:	683a      	ldr	r2, [r7, #0]
 80044e4:	6891      	ldr	r1, [r2, #8]
 80044e6:	683a      	ldr	r2, [r7, #0]
 80044e8:	6912      	ldr	r2, [r2, #16]
 80044ea:	4311      	orrs	r1, r2
 80044ec:	683a      	ldr	r2, [r7, #0]
 80044ee:	6952      	ldr	r2, [r2, #20]
 80044f0:	4311      	orrs	r1, r2
 80044f2:	683a      	ldr	r2, [r7, #0]
 80044f4:	69d2      	ldr	r2, [r2, #28]
 80044f6:	430a      	orrs	r2, r1
 80044f8:	431a      	orrs	r2, r3
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	68db      	ldr	r3, [r3, #12]
 8004502:	4619      	mov	r1, r3
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	f7ff ff3a 	bl	800437e <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	699b      	ldr	r3, [r3, #24]
 800450e:	4619      	mov	r1, r3
 8004510:	6878      	ldr	r0, [r7, #4]
 8004512:	f7ff ff46 	bl	80043a2 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4a18      	ldr	r2, [pc, #96]	; (800457c <LL_USART_Init+0xc0>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d104      	bne.n	8004528 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800451e:	2003      	movs	r0, #3
 8004520:	f7ff fbb0 	bl	8003c84 <LL_RCC_GetUSARTClockFreq>
 8004524:	60b8      	str	r0, [r7, #8]
 8004526:	e007      	b.n	8004538 <LL_USART_Init+0x7c>
    }
    else if (USARTx == USART2)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	4a15      	ldr	r2, [pc, #84]	; (8004580 <LL_USART_Init+0xc4>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d103      	bne.n	8004538 <LL_USART_Init+0x7c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8004530:	200c      	movs	r0, #12
 8004532:	f7ff fba7 	bl	8003c84 <LL_RCC_GetUSARTClockFreq>
 8004536:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d011      	beq.n	8004562 <LL_USART_Init+0xa6>
        && (USART_InitStruct->BaudRate != 0U))
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d00d      	beq.n	8004562 <LL_USART_Init+0xa6>
    {
      status = SUCCESS;
 8004546:	2301      	movs	r3, #1
 8004548:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	69d9      	ldr	r1, [r3, #28]
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	9300      	str	r3, [sp, #0]
 8004558:	460b      	mov	r3, r1
 800455a:	68b9      	ldr	r1, [r7, #8]
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	f7ff ff33 	bl	80043c8 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4619      	mov	r1, r3
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	f7ff fef5 	bl	8004358 <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800456e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004570:	4618      	mov	r0, r3
 8004572:	3710      	adds	r7, #16
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}
 8004578:	efff69f3 	.word	0xefff69f3
 800457c:	40013800 	.word	0x40013800
 8004580:	40004400 	.word	0x40004400

08004584 <OPENBL_Init>:
/**
  * @brief  This function is used to initialize the registered interfaces in the Open Bootloader MW.
  * @retval None.
  */
void OPENBL_Init(void)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b082      	sub	sp, #8
 8004588:	af00      	add	r7, sp, #0
  uint32_t counter;

  for (counter = 0U; counter < NumberOfInterfaces; counter++)
 800458a:	2300      	movs	r3, #0
 800458c:	607b      	str	r3, [r7, #4]
 800458e:	e00f      	b.n	80045b0 <OPENBL_Init+0x2c>
  {
    if (a_InterfacesTable[counter].p_Ops->Init != NULL)
 8004590:	4a0c      	ldr	r2, [pc, #48]	; (80045c4 <OPENBL_Init+0x40>)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d005      	beq.n	80045aa <OPENBL_Init+0x26>
    {
      a_InterfacesTable[counter].p_Ops->Init();
 800459e:	4a09      	ldr	r2, [pc, #36]	; (80045c4 <OPENBL_Init+0x40>)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4798      	blx	r3
  for (counter = 0U; counter < NumberOfInterfaces; counter++)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	3301      	adds	r3, #1
 80045ae:	607b      	str	r3, [r7, #4]
 80045b0:	4b05      	ldr	r3, [pc, #20]	; (80045c8 <OPENBL_Init+0x44>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	687a      	ldr	r2, [r7, #4]
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d3ea      	bcc.n	8004590 <OPENBL_Init+0xc>
    }
  }
}
 80045ba:	bf00      	nop
 80045bc:	bf00      	nop
 80045be:	3708      	adds	r7, #8
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	200003e8 	.word	0x200003e8
 80045c8:	200003e4 	.word	0x200003e4

080045cc <OPENBL_DeInit>:
/**
  * @brief  This function is used to de-initialize the Open Bootloader MW.
  * @retval None.
  */
void OPENBL_DeInit(void)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	af00      	add	r7, sp, #0
  OpenBootloader_DeInit();
 80045d0:	f7fb fef0 	bl	80003b4 <OpenBootloader_DeInit>
}
 80045d4:	bf00      	nop
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <OPENBL_InterfacesDeInit>:
/**
  * @brief  This function is used to de-initialize the registered interfaces in the Open Bootloader MW.
  * @retval None.
  */
void OPENBL_InterfacesDeInit(void)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b082      	sub	sp, #8
 80045dc:	af00      	add	r7, sp, #0
  uint32_t counter;

  for (counter = 0U; counter < NumberOfInterfaces; counter++)
 80045de:	2300      	movs	r3, #0
 80045e0:	607b      	str	r3, [r7, #4]
 80045e2:	e00f      	b.n	8004604 <OPENBL_InterfacesDeInit+0x2c>
  {
    if (a_InterfacesTable[counter].p_Ops->DeInit != NULL)
 80045e4:	4a0c      	ldr	r2, [pc, #48]	; (8004618 <OPENBL_InterfacesDeInit+0x40>)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d005      	beq.n	80045fe <OPENBL_InterfacesDeInit+0x26>
    {
      a_InterfacesTable[counter].p_Ops->DeInit();
 80045f2:	4a09      	ldr	r2, [pc, #36]	; (8004618 <OPENBL_InterfacesDeInit+0x40>)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	4798      	blx	r3
  for (counter = 0U; counter < NumberOfInterfaces; counter++)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	3301      	adds	r3, #1
 8004602:	607b      	str	r3, [r7, #4]
 8004604:	4b05      	ldr	r3, [pc, #20]	; (800461c <OPENBL_InterfacesDeInit+0x44>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	687a      	ldr	r2, [r7, #4]
 800460a:	429a      	cmp	r2, r3
 800460c:	d3ea      	bcc.n	80045e4 <OPENBL_InterfacesDeInit+0xc>
    }
  }
}
 800460e:	bf00      	nop
 8004610:	bf00      	nop
 8004612:	3708      	adds	r7, #8
 8004614:	46bd      	mov	sp, r7
 8004616:	bd80      	pop	{r7, pc}
 8004618:	200003e8 	.word	0x200003e8
 800461c:	200003e4 	.word	0x200003e4

08004620 <OPENBL_RegisterInterface>:
/**
  * @brief  This function is used to register a given interface in the Open Bootloader MW.
  * @retval None.
  */
ErrorStatus OPENBL_RegisterInterface(OPENBL_HandleTypeDef *Interface)
{
 8004620:	b480      	push	{r7}
 8004622:	b085      	sub	sp, #20
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8004628:	2301      	movs	r3, #1
 800462a:	73fb      	strb	r3, [r7, #15]

  if (NumberOfInterfaces < INTERFACES_SUPPORTED)
 800462c:	4b10      	ldr	r3, [pc, #64]	; (8004670 <OPENBL_RegisterInterface+0x50>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	2b02      	cmp	r3, #2
 8004632:	d814      	bhi.n	800465e <OPENBL_RegisterInterface+0x3e>
  {
    a_InterfacesTable[NumberOfInterfaces].p_Ops = Interface->p_Ops;
 8004634:	4b0e      	ldr	r3, [pc, #56]	; (8004670 <OPENBL_RegisterInterface+0x50>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	687a      	ldr	r2, [r7, #4]
 800463a:	6812      	ldr	r2, [r2, #0]
 800463c:	490d      	ldr	r1, [pc, #52]	; (8004674 <OPENBL_RegisterInterface+0x54>)
 800463e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    a_InterfacesTable[NumberOfInterfaces].p_Cmd = Interface->p_Cmd;
 8004642:	4b0b      	ldr	r3, [pc, #44]	; (8004670 <OPENBL_RegisterInterface+0x50>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	687a      	ldr	r2, [r7, #4]
 8004648:	6852      	ldr	r2, [r2, #4]
 800464a:	490a      	ldr	r1, [pc, #40]	; (8004674 <OPENBL_RegisterInterface+0x54>)
 800464c:	00db      	lsls	r3, r3, #3
 800464e:	440b      	add	r3, r1
 8004650:	605a      	str	r2, [r3, #4]

    NumberOfInterfaces++;
 8004652:	4b07      	ldr	r3, [pc, #28]	; (8004670 <OPENBL_RegisterInterface+0x50>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	3301      	adds	r3, #1
 8004658:	4a05      	ldr	r2, [pc, #20]	; (8004670 <OPENBL_RegisterInterface+0x50>)
 800465a:	6013      	str	r3, [r2, #0]
 800465c:	e001      	b.n	8004662 <OPENBL_RegisterInterface+0x42>
  }
  else
  {
    status = ERROR;
 800465e:	2300      	movs	r3, #0
 8004660:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8004662:	7bfb      	ldrb	r3, [r7, #15]
}
 8004664:	4618      	mov	r0, r3
 8004666:	3714      	adds	r7, #20
 8004668:	46bd      	mov	sp, r7
 800466a:	bc80      	pop	{r7}
 800466c:	4770      	bx	lr
 800466e:	bf00      	nop
 8004670:	200003e4 	.word	0x200003e4
 8004674:	200003e8 	.word	0x200003e8

08004678 <OPENBL_InterfaceDetection>:
/**
  * @brief  This function is used to detect if there is any activity on a given interface.
  * @retval None.
  */
uint32_t OPENBL_InterfaceDetection(void)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b082      	sub	sp, #8
 800467c:	af00      	add	r7, sp, #0
  uint32_t counter;
  uint8_t detected = 0U;
 800467e:	2300      	movs	r3, #0
 8004680:	70fb      	strb	r3, [r7, #3]

  for (counter = 0U; counter < NumberOfInterfaces; counter++)
 8004682:	2300      	movs	r3, #0
 8004684:	607b      	str	r3, [r7, #4]
 8004686:	e01b      	b.n	80046c0 <OPENBL_InterfaceDetection+0x48>
  {
    if (a_InterfacesTable[counter].p_Ops->Detection != NULL)
 8004688:	4a12      	ldr	r2, [pc, #72]	; (80046d4 <OPENBL_InterfaceDetection+0x5c>)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d011      	beq.n	80046ba <OPENBL_InterfaceDetection+0x42>
    {
      detected = a_InterfacesTable[counter].p_Ops->Detection();
 8004696:	4a0f      	ldr	r2, [pc, #60]	; (80046d4 <OPENBL_InterfaceDetection+0x5c>)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	4798      	blx	r3
 80046a2:	4603      	mov	r3, r0
 80046a4:	70fb      	strb	r3, [r7, #3]

      if (detected == 1U)
 80046a6:	78fb      	ldrb	r3, [r7, #3]
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	d106      	bne.n	80046ba <OPENBL_InterfaceDetection+0x42>
      {
        p_Interface = &(a_InterfacesTable[counter]);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	00db      	lsls	r3, r3, #3
 80046b0:	4a08      	ldr	r2, [pc, #32]	; (80046d4 <OPENBL_InterfaceDetection+0x5c>)
 80046b2:	4413      	add	r3, r2
 80046b4:	4a08      	ldr	r2, [pc, #32]	; (80046d8 <OPENBL_InterfaceDetection+0x60>)
 80046b6:	6013      	str	r3, [r2, #0]
        break;
 80046b8:	e007      	b.n	80046ca <OPENBL_InterfaceDetection+0x52>
  for (counter = 0U; counter < NumberOfInterfaces; counter++)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	3301      	adds	r3, #1
 80046be:	607b      	str	r3, [r7, #4]
 80046c0:	4b06      	ldr	r3, [pc, #24]	; (80046dc <OPENBL_InterfaceDetection+0x64>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	687a      	ldr	r2, [r7, #4]
 80046c6:	429a      	cmp	r2, r3
 80046c8:	d3de      	bcc.n	8004688 <OPENBL_InterfaceDetection+0x10>
      }
    }
  }

  return detected;
 80046ca:	78fb      	ldrb	r3, [r7, #3]
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3708      	adds	r7, #8
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	200003e8 	.word	0x200003e8
 80046d8:	20000400 	.word	0x20000400
 80046dc:	200003e4 	.word	0x200003e4

080046e0 <OPENBL_CommandProcess>:
/**
  * @brief  This function is used to get the command opcode from the given interface and execute the right command.
  * @retval None.
  */
void OPENBL_CommandProcess(void)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b082      	sub	sp, #8
 80046e4:	af00      	add	r7, sp, #0
  uint8_t command_opcode;

  /* Get the user command opcode */
  if (p_Interface->p_Ops->GetCommandOpcode != NULL)
 80046e6:	4bcb      	ldr	r3, [pc, #812]	; (8004a14 <OPENBL_CommandProcess+0x334>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	68db      	ldr	r3, [r3, #12]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	f000 8391 	beq.w	8004e16 <OPENBL_CommandProcess+0x736>
  {
    command_opcode = p_Interface->p_Ops->GetCommandOpcode();
 80046f4:	4bc7      	ldr	r3, [pc, #796]	; (8004a14 <OPENBL_CommandProcess+0x334>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	68db      	ldr	r3, [r3, #12]
 80046fc:	4798      	blx	r3
 80046fe:	4603      	mov	r3, r0
 8004700:	71fb      	strb	r3, [r7, #7]

    switch (command_opcode)
 8004702:	79fb      	ldrb	r3, [r7, #7]
 8004704:	2b93      	cmp	r3, #147	; 0x93
 8004706:	f200 834e 	bhi.w	8004da6 <OPENBL_CommandProcess+0x6c6>
 800470a:	a201      	add	r2, pc, #4	; (adr r2, 8004710 <OPENBL_CommandProcess+0x30>)
 800470c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004710:	08004961 	.word	0x08004961
 8004714:	08004995 	.word	0x08004995
 8004718:	080049c9 	.word	0x080049c9
 800471c:	08004d11 	.word	0x08004d11
 8004720:	08004da7 	.word	0x08004da7
 8004724:	08004da7 	.word	0x08004da7
 8004728:	08004da7 	.word	0x08004da7
 800472c:	08004da7 	.word	0x08004da7
 8004730:	08004da7 	.word	0x08004da7
 8004734:	08004da7 	.word	0x08004da7
 8004738:	08004da7 	.word	0x08004da7
 800473c:	08004da7 	.word	0x08004da7
 8004740:	08004da7 	.word	0x08004da7
 8004744:	08004da7 	.word	0x08004da7
 8004748:	08004da7 	.word	0x08004da7
 800474c:	08004da7 	.word	0x08004da7
 8004750:	08004da7 	.word	0x08004da7
 8004754:	080049fd 	.word	0x080049fd
 8004758:	08004da7 	.word	0x08004da7
 800475c:	08004da7 	.word	0x08004da7
 8004760:	08004da7 	.word	0x08004da7
 8004764:	08004da7 	.word	0x08004da7
 8004768:	08004da7 	.word	0x08004da7
 800476c:	08004da7 	.word	0x08004da7
 8004770:	08004da7 	.word	0x08004da7
 8004774:	08004da7 	.word	0x08004da7
 8004778:	08004da7 	.word	0x08004da7
 800477c:	08004da7 	.word	0x08004da7
 8004780:	08004da7 	.word	0x08004da7
 8004784:	08004da7 	.word	0x08004da7
 8004788:	08004da7 	.word	0x08004da7
 800478c:	08004da7 	.word	0x08004da7
 8004790:	08004da7 	.word	0x08004da7
 8004794:	08004a69 	.word	0x08004a69
 8004798:	08004da7 	.word	0x08004da7
 800479c:	08004da7 	.word	0x08004da7
 80047a0:	08004da7 	.word	0x08004da7
 80047a4:	08004da7 	.word	0x08004da7
 80047a8:	08004da7 	.word	0x08004da7
 80047ac:	08004da7 	.word	0x08004da7
 80047b0:	08004da7 	.word	0x08004da7
 80047b4:	08004da7 	.word	0x08004da7
 80047b8:	08004da7 	.word	0x08004da7
 80047bc:	08004da7 	.word	0x08004da7
 80047c0:	08004da7 	.word	0x08004da7
 80047c4:	08004da7 	.word	0x08004da7
 80047c8:	08004da7 	.word	0x08004da7
 80047cc:	08004da7 	.word	0x08004da7
 80047d0:	08004da7 	.word	0x08004da7
 80047d4:	08004a35 	.word	0x08004a35
 80047d8:	08004bd5 	.word	0x08004bd5
 80047dc:	08004da7 	.word	0x08004da7
 80047e0:	08004da7 	.word	0x08004da7
 80047e4:	08004da7 	.word	0x08004da7
 80047e8:	08004da7 	.word	0x08004da7
 80047ec:	08004da7 	.word	0x08004da7
 80047f0:	08004da7 	.word	0x08004da7
 80047f4:	08004da7 	.word	0x08004da7
 80047f8:	08004da7 	.word	0x08004da7
 80047fc:	08004da7 	.word	0x08004da7
 8004800:	08004da7 	.word	0x08004da7
 8004804:	08004da7 	.word	0x08004da7
 8004808:	08004da7 	.word	0x08004da7
 800480c:	08004da7 	.word	0x08004da7
 8004810:	08004da7 	.word	0x08004da7
 8004814:	08004da7 	.word	0x08004da7
 8004818:	08004da7 	.word	0x08004da7
 800481c:	08004b39 	.word	0x08004b39
 8004820:	08004b05 	.word	0x08004b05
 8004824:	08004c09 	.word	0x08004c09
 8004828:	08004da7 	.word	0x08004da7
 800482c:	08004da7 	.word	0x08004da7
 8004830:	08004da7 	.word	0x08004da7
 8004834:	08004da7 	.word	0x08004da7
 8004838:	08004da7 	.word	0x08004da7
 800483c:	08004da7 	.word	0x08004da7
 8004840:	08004da7 	.word	0x08004da7
 8004844:	08004da7 	.word	0x08004da7
 8004848:	08004da7 	.word	0x08004da7
 800484c:	08004da7 	.word	0x08004da7
 8004850:	08004d43 	.word	0x08004d43
 8004854:	08004d75 	.word	0x08004d75
 8004858:	08004da7 	.word	0x08004da7
 800485c:	08004da7 	.word	0x08004da7
 8004860:	08004da7 	.word	0x08004da7
 8004864:	08004da7 	.word	0x08004da7
 8004868:	08004da7 	.word	0x08004da7
 800486c:	08004da7 	.word	0x08004da7
 8004870:	08004da7 	.word	0x08004da7
 8004874:	08004da7 	.word	0x08004da7
 8004878:	08004da7 	.word	0x08004da7
 800487c:	08004da7 	.word	0x08004da7
 8004880:	08004da7 	.word	0x08004da7
 8004884:	08004da7 	.word	0x08004da7
 8004888:	08004da7 	.word	0x08004da7
 800488c:	08004da7 	.word	0x08004da7
 8004890:	08004da7 	.word	0x08004da7
 8004894:	08004da7 	.word	0x08004da7
 8004898:	08004da7 	.word	0x08004da7
 800489c:	08004b6d 	.word	0x08004b6d
 80048a0:	08004c41 	.word	0x08004c41
 80048a4:	08004da7 	.word	0x08004da7
 80048a8:	08004da7 	.word	0x08004da7
 80048ac:	08004da7 	.word	0x08004da7
 80048b0:	08004da7 	.word	0x08004da7
 80048b4:	08004da7 	.word	0x08004da7
 80048b8:	08004da7 	.word	0x08004da7
 80048bc:	08004da7 	.word	0x08004da7
 80048c0:	08004da7 	.word	0x08004da7
 80048c4:	08004da7 	.word	0x08004da7
 80048c8:	08004da7 	.word	0x08004da7
 80048cc:	08004da7 	.word	0x08004da7
 80048d0:	08004da7 	.word	0x08004da7
 80048d4:	08004da7 	.word	0x08004da7
 80048d8:	08004da7 	.word	0x08004da7
 80048dc:	08004ba1 	.word	0x08004ba1
 80048e0:	08004c75 	.word	0x08004c75
 80048e4:	08004da7 	.word	0x08004da7
 80048e8:	08004da7 	.word	0x08004da7
 80048ec:	08004da7 	.word	0x08004da7
 80048f0:	08004da7 	.word	0x08004da7
 80048f4:	08004da7 	.word	0x08004da7
 80048f8:	08004da7 	.word	0x08004da7
 80048fc:	08004da7 	.word	0x08004da7
 8004900:	08004da7 	.word	0x08004da7
 8004904:	08004da7 	.word	0x08004da7
 8004908:	08004da7 	.word	0x08004da7
 800490c:	08004da7 	.word	0x08004da7
 8004910:	08004da7 	.word	0x08004da7
 8004914:	08004da7 	.word	0x08004da7
 8004918:	08004a9d 	.word	0x08004a9d
 800491c:	08004ca9 	.word	0x08004ca9
 8004920:	08004da7 	.word	0x08004da7
 8004924:	08004da7 	.word	0x08004da7
 8004928:	08004da7 	.word	0x08004da7
 800492c:	08004da7 	.word	0x08004da7
 8004930:	08004da7 	.word	0x08004da7
 8004934:	08004da7 	.word	0x08004da7
 8004938:	08004da7 	.word	0x08004da7
 800493c:	08004da7 	.word	0x08004da7
 8004940:	08004da7 	.word	0x08004da7
 8004944:	08004da7 	.word	0x08004da7
 8004948:	08004da7 	.word	0x08004da7
 800494c:	08004da7 	.word	0x08004da7
 8004950:	08004da7 	.word	0x08004da7
 8004954:	08004da7 	.word	0x08004da7
 8004958:	08004ad1 	.word	0x08004ad1
 800495c:	08004cdd 	.word	0x08004cdd
    {
      case CMD_GET_COMMAND:
        if (p_Interface->p_Cmd->GetCommand != NULL)
 8004960:	4b2c      	ldr	r3, [pc, #176]	; (8004a14 <OPENBL_CommandProcess+0x334>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d005      	beq.n	8004978 <OPENBL_CommandProcess+0x298>
        {
          p_Interface->p_Cmd->GetCommand();
 800496c:	4b29      	ldr	r3, [pc, #164]	; (8004a14 <OPENBL_CommandProcess+0x334>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4798      	blx	r3
          if (p_Interface->p_Ops->SendByte != NULL)
          {
            p_Interface->p_Ops->SendByte(NACK_BYTE);
          }
        }
        break;
 8004976:	e223      	b.n	8004dc0 <OPENBL_CommandProcess+0x6e0>
          if (p_Interface->p_Ops->SendByte != NULL)
 8004978:	4b26      	ldr	r3, [pc, #152]	; (8004a14 <OPENBL_CommandProcess+0x334>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	691b      	ldr	r3, [r3, #16]
 8004980:	2b00      	cmp	r3, #0
 8004982:	f000 821d 	beq.w	8004dc0 <OPENBL_CommandProcess+0x6e0>
            p_Interface->p_Ops->SendByte(NACK_BYTE);
 8004986:	4b23      	ldr	r3, [pc, #140]	; (8004a14 <OPENBL_CommandProcess+0x334>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	691b      	ldr	r3, [r3, #16]
 800498e:	201f      	movs	r0, #31
 8004990:	4798      	blx	r3
        break;
 8004992:	e215      	b.n	8004dc0 <OPENBL_CommandProcess+0x6e0>

      case CMD_GET_VERSION:
        if (p_Interface->p_Cmd->GetVersion != NULL)
 8004994:	4b1f      	ldr	r3, [pc, #124]	; (8004a14 <OPENBL_CommandProcess+0x334>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d005      	beq.n	80049ac <OPENBL_CommandProcess+0x2cc>
        {
          p_Interface->p_Cmd->GetVersion();
 80049a0:	4b1c      	ldr	r3, [pc, #112]	; (8004a14 <OPENBL_CommandProcess+0x334>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	4798      	blx	r3
          if (p_Interface->p_Ops->SendByte != NULL)
          {
            p_Interface->p_Ops->SendByte(NACK_BYTE);
          }
        }
        break;
 80049aa:	e20b      	b.n	8004dc4 <OPENBL_CommandProcess+0x6e4>
          if (p_Interface->p_Ops->SendByte != NULL)
 80049ac:	4b19      	ldr	r3, [pc, #100]	; (8004a14 <OPENBL_CommandProcess+0x334>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	691b      	ldr	r3, [r3, #16]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	f000 8205 	beq.w	8004dc4 <OPENBL_CommandProcess+0x6e4>
            p_Interface->p_Ops->SendByte(NACK_BYTE);
 80049ba:	4b16      	ldr	r3, [pc, #88]	; (8004a14 <OPENBL_CommandProcess+0x334>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	691b      	ldr	r3, [r3, #16]
 80049c2:	201f      	movs	r0, #31
 80049c4:	4798      	blx	r3
        break;
 80049c6:	e1fd      	b.n	8004dc4 <OPENBL_CommandProcess+0x6e4>

      case CMD_GET_ID:
        if (p_Interface->p_Cmd->GetID != NULL)
 80049c8:	4b12      	ldr	r3, [pc, #72]	; (8004a14 <OPENBL_CommandProcess+0x334>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d005      	beq.n	80049e0 <OPENBL_CommandProcess+0x300>
        {
          p_Interface->p_Cmd->GetID();
 80049d4:	4b0f      	ldr	r3, [pc, #60]	; (8004a14 <OPENBL_CommandProcess+0x334>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	4798      	blx	r3
          if (p_Interface->p_Ops->SendByte != NULL)
          {
            p_Interface->p_Ops->SendByte(NACK_BYTE);
          }
        }
        break;
 80049de:	e1f3      	b.n	8004dc8 <OPENBL_CommandProcess+0x6e8>
          if (p_Interface->p_Ops->SendByte != NULL)
 80049e0:	4b0c      	ldr	r3, [pc, #48]	; (8004a14 <OPENBL_CommandProcess+0x334>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	691b      	ldr	r3, [r3, #16]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	f000 81ed 	beq.w	8004dc8 <OPENBL_CommandProcess+0x6e8>
            p_Interface->p_Ops->SendByte(NACK_BYTE);
 80049ee:	4b09      	ldr	r3, [pc, #36]	; (8004a14 <OPENBL_CommandProcess+0x334>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	691b      	ldr	r3, [r3, #16]
 80049f6:	201f      	movs	r0, #31
 80049f8:	4798      	blx	r3
        break;
 80049fa:	e1e5      	b.n	8004dc8 <OPENBL_CommandProcess+0x6e8>

      case CMD_READ_MEMORY:
        if (p_Interface->p_Cmd->ReadMemory != NULL)
 80049fc:	4b05      	ldr	r3, [pc, #20]	; (8004a14 <OPENBL_CommandProcess+0x334>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	68db      	ldr	r3, [r3, #12]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d007      	beq.n	8004a18 <OPENBL_CommandProcess+0x338>
        {
          p_Interface->p_Cmd->ReadMemory();
 8004a08:	4b02      	ldr	r3, [pc, #8]	; (8004a14 <OPENBL_CommandProcess+0x334>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	68db      	ldr	r3, [r3, #12]
 8004a10:	4798      	blx	r3
          if (p_Interface->p_Ops->SendByte != NULL)
          {
            p_Interface->p_Ops->SendByte(NACK_BYTE);
          }
        }
        break;
 8004a12:	e1db      	b.n	8004dcc <OPENBL_CommandProcess+0x6ec>
 8004a14:	20000400 	.word	0x20000400
          if (p_Interface->p_Ops->SendByte != NULL)
 8004a18:	4b81      	ldr	r3, [pc, #516]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	691b      	ldr	r3, [r3, #16]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	f000 81d3 	beq.w	8004dcc <OPENBL_CommandProcess+0x6ec>
            p_Interface->p_Ops->SendByte(NACK_BYTE);
 8004a26:	4b7e      	ldr	r3, [pc, #504]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	691b      	ldr	r3, [r3, #16]
 8004a2e:	201f      	movs	r0, #31
 8004a30:	4798      	blx	r3
        break;
 8004a32:	e1cb      	b.n	8004dcc <OPENBL_CommandProcess+0x6ec>

      case CMD_WRITE_MEMORY:
        if (p_Interface->p_Cmd->WriteMemory != NULL)
 8004a34:	4b7a      	ldr	r3, [pc, #488]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	691b      	ldr	r3, [r3, #16]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d005      	beq.n	8004a4c <OPENBL_CommandProcess+0x36c>
        {
          p_Interface->p_Cmd->WriteMemory();
 8004a40:	4b77      	ldr	r3, [pc, #476]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	691b      	ldr	r3, [r3, #16]
 8004a48:	4798      	blx	r3
          if (p_Interface->p_Ops->SendByte != NULL)
          {
            p_Interface->p_Ops->SendByte(NACK_BYTE);
          }
        }
        break;
 8004a4a:	e1c1      	b.n	8004dd0 <OPENBL_CommandProcess+0x6f0>
          if (p_Interface->p_Ops->SendByte != NULL)
 8004a4c:	4b74      	ldr	r3, [pc, #464]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	691b      	ldr	r3, [r3, #16]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	f000 81bb 	beq.w	8004dd0 <OPENBL_CommandProcess+0x6f0>
            p_Interface->p_Ops->SendByte(NACK_BYTE);
 8004a5a:	4b71      	ldr	r3, [pc, #452]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	691b      	ldr	r3, [r3, #16]
 8004a62:	201f      	movs	r0, #31
 8004a64:	4798      	blx	r3
        break;
 8004a66:	e1b3      	b.n	8004dd0 <OPENBL_CommandProcess+0x6f0>

      case CMD_GO:
        if (p_Interface->p_Cmd->Go != NULL)
 8004a68:	4b6d      	ldr	r3, [pc, #436]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	695b      	ldr	r3, [r3, #20]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d005      	beq.n	8004a80 <OPENBL_CommandProcess+0x3a0>
        {
          p_Interface->p_Cmd->Go();
 8004a74:	4b6a      	ldr	r3, [pc, #424]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	695b      	ldr	r3, [r3, #20]
 8004a7c:	4798      	blx	r3
          if (p_Interface->p_Ops->SendByte != NULL)
          {
            p_Interface->p_Ops->SendByte(NACK_BYTE);
          }
        }
        break;
 8004a7e:	e1a9      	b.n	8004dd4 <OPENBL_CommandProcess+0x6f4>
          if (p_Interface->p_Ops->SendByte != NULL)
 8004a80:	4b67      	ldr	r3, [pc, #412]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	691b      	ldr	r3, [r3, #16]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	f000 81a3 	beq.w	8004dd4 <OPENBL_CommandProcess+0x6f4>
            p_Interface->p_Ops->SendByte(NACK_BYTE);
 8004a8e:	4b64      	ldr	r3, [pc, #400]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	691b      	ldr	r3, [r3, #16]
 8004a96:	201f      	movs	r0, #31
 8004a98:	4798      	blx	r3
        break;
 8004a9a:	e19b      	b.n	8004dd4 <OPENBL_CommandProcess+0x6f4>

      case CMD_READ_PROTECT:
        if (p_Interface->p_Cmd->ReadoutProtect != NULL)
 8004a9c:	4b60      	ldr	r3, [pc, #384]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	699b      	ldr	r3, [r3, #24]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d005      	beq.n	8004ab4 <OPENBL_CommandProcess+0x3d4>
        {
          p_Interface->p_Cmd->ReadoutProtect();
 8004aa8:	4b5d      	ldr	r3, [pc, #372]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	699b      	ldr	r3, [r3, #24]
 8004ab0:	4798      	blx	r3
          if (p_Interface->p_Ops->SendByte != NULL)
          {
            p_Interface->p_Ops->SendByte(NACK_BYTE);
          }
        }
        break;
 8004ab2:	e191      	b.n	8004dd8 <OPENBL_CommandProcess+0x6f8>
          if (p_Interface->p_Ops->SendByte != NULL)
 8004ab4:	4b5a      	ldr	r3, [pc, #360]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	691b      	ldr	r3, [r3, #16]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	f000 818b 	beq.w	8004dd8 <OPENBL_CommandProcess+0x6f8>
            p_Interface->p_Ops->SendByte(NACK_BYTE);
 8004ac2:	4b57      	ldr	r3, [pc, #348]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	691b      	ldr	r3, [r3, #16]
 8004aca:	201f      	movs	r0, #31
 8004acc:	4798      	blx	r3
        break;
 8004ace:	e183      	b.n	8004dd8 <OPENBL_CommandProcess+0x6f8>

      case CMD_READ_UNPROTECT:
        if (p_Interface->p_Cmd->ReadoutUnprotect != NULL)
 8004ad0:	4b53      	ldr	r3, [pc, #332]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	69db      	ldr	r3, [r3, #28]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d005      	beq.n	8004ae8 <OPENBL_CommandProcess+0x408>
        {
          p_Interface->p_Cmd->ReadoutUnprotect();
 8004adc:	4b50      	ldr	r3, [pc, #320]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	69db      	ldr	r3, [r3, #28]
 8004ae4:	4798      	blx	r3
          if (p_Interface->p_Ops->SendByte != NULL)
          {
            p_Interface->p_Ops->SendByte(NACK_BYTE);
          }
        }
        break;
 8004ae6:	e179      	b.n	8004ddc <OPENBL_CommandProcess+0x6fc>
          if (p_Interface->p_Ops->SendByte != NULL)
 8004ae8:	4b4d      	ldr	r3, [pc, #308]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	691b      	ldr	r3, [r3, #16]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	f000 8173 	beq.w	8004ddc <OPENBL_CommandProcess+0x6fc>
            p_Interface->p_Ops->SendByte(NACK_BYTE);
 8004af6:	4b4a      	ldr	r3, [pc, #296]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	691b      	ldr	r3, [r3, #16]
 8004afe:	201f      	movs	r0, #31
 8004b00:	4798      	blx	r3
        break;
 8004b02:	e16b      	b.n	8004ddc <OPENBL_CommandProcess+0x6fc>

      case CMD_EXT_ERASE_MEMORY:
        if (p_Interface->p_Cmd->EraseMemory != NULL)
 8004b04:	4b46      	ldr	r3, [pc, #280]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	6a1b      	ldr	r3, [r3, #32]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d005      	beq.n	8004b1c <OPENBL_CommandProcess+0x43c>
        {
          p_Interface->p_Cmd->EraseMemory();
 8004b10:	4b43      	ldr	r3, [pc, #268]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	6a1b      	ldr	r3, [r3, #32]
 8004b18:	4798      	blx	r3
          if (p_Interface->p_Ops->SendByte != NULL)
          {
            p_Interface->p_Ops->SendByte(NACK_BYTE);
          }
        }
        break;
 8004b1a:	e161      	b.n	8004de0 <OPENBL_CommandProcess+0x700>
          if (p_Interface->p_Ops->SendByte != NULL)
 8004b1c:	4b40      	ldr	r3, [pc, #256]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	691b      	ldr	r3, [r3, #16]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	f000 815b 	beq.w	8004de0 <OPENBL_CommandProcess+0x700>
            p_Interface->p_Ops->SendByte(NACK_BYTE);
 8004b2a:	4b3d      	ldr	r3, [pc, #244]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	201f      	movs	r0, #31
 8004b34:	4798      	blx	r3
        break;
 8004b36:	e153      	b.n	8004de0 <OPENBL_CommandProcess+0x700>

      case CMD_LEG_ERASE_MEMORY:
        if (p_Interface->p_Cmd->EraseMemory != NULL)
 8004b38:	4b39      	ldr	r3, [pc, #228]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	6a1b      	ldr	r3, [r3, #32]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d005      	beq.n	8004b50 <OPENBL_CommandProcess+0x470>
        {
          p_Interface->p_Cmd->EraseMemory();
 8004b44:	4b36      	ldr	r3, [pc, #216]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	6a1b      	ldr	r3, [r3, #32]
 8004b4c:	4798      	blx	r3
          if (p_Interface->p_Ops->SendByte != NULL)
          {
            p_Interface->p_Ops->SendByte(NACK_BYTE);
          }
        }
        break;
 8004b4e:	e149      	b.n	8004de4 <OPENBL_CommandProcess+0x704>
          if (p_Interface->p_Ops->SendByte != NULL)
 8004b50:	4b33      	ldr	r3, [pc, #204]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	691b      	ldr	r3, [r3, #16]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	f000 8143 	beq.w	8004de4 <OPENBL_CommandProcess+0x704>
            p_Interface->p_Ops->SendByte(NACK_BYTE);
 8004b5e:	4b30      	ldr	r3, [pc, #192]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	691b      	ldr	r3, [r3, #16]
 8004b66:	201f      	movs	r0, #31
 8004b68:	4798      	blx	r3
        break;
 8004b6a:	e13b      	b.n	8004de4 <OPENBL_CommandProcess+0x704>

      case CMD_WRITE_PROTECT:
        if (p_Interface->p_Cmd->WriteProtect != NULL)
 8004b6c:	4b2c      	ldr	r3, [pc, #176]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d005      	beq.n	8004b84 <OPENBL_CommandProcess+0x4a4>
        {
          p_Interface->p_Cmd->WriteProtect();
 8004b78:	4b29      	ldr	r3, [pc, #164]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b80:	4798      	blx	r3
          if (p_Interface->p_Ops->SendByte != NULL)
          {
            p_Interface->p_Ops->SendByte(NACK_BYTE);
          }
        }
        break;
 8004b82:	e131      	b.n	8004de8 <OPENBL_CommandProcess+0x708>
          if (p_Interface->p_Ops->SendByte != NULL)
 8004b84:	4b26      	ldr	r3, [pc, #152]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	691b      	ldr	r3, [r3, #16]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	f000 812b 	beq.w	8004de8 <OPENBL_CommandProcess+0x708>
            p_Interface->p_Ops->SendByte(NACK_BYTE);
 8004b92:	4b23      	ldr	r3, [pc, #140]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	691b      	ldr	r3, [r3, #16]
 8004b9a:	201f      	movs	r0, #31
 8004b9c:	4798      	blx	r3
        break;
 8004b9e:	e123      	b.n	8004de8 <OPENBL_CommandProcess+0x708>

      case CMD_WRITE_UNPROTECT:
        if (p_Interface->p_Cmd->WriteUnprotect != NULL)
 8004ba0:	4b1f      	ldr	r3, [pc, #124]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d005      	beq.n	8004bb8 <OPENBL_CommandProcess+0x4d8>
        {
          p_Interface->p_Cmd->WriteUnprotect();
 8004bac:	4b1c      	ldr	r3, [pc, #112]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bb4:	4798      	blx	r3
          if (p_Interface->p_Ops->SendByte != NULL)
          {
            p_Interface->p_Ops->SendByte(NACK_BYTE);
          }
        }
        break;
 8004bb6:	e119      	b.n	8004dec <OPENBL_CommandProcess+0x70c>
          if (p_Interface->p_Ops->SendByte != NULL)
 8004bb8:	4b19      	ldr	r3, [pc, #100]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	691b      	ldr	r3, [r3, #16]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	f000 8113 	beq.w	8004dec <OPENBL_CommandProcess+0x70c>
            p_Interface->p_Ops->SendByte(NACK_BYTE);
 8004bc6:	4b16      	ldr	r3, [pc, #88]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	691b      	ldr	r3, [r3, #16]
 8004bce:	201f      	movs	r0, #31
 8004bd0:	4798      	blx	r3
        break;
 8004bd2:	e10b      	b.n	8004dec <OPENBL_CommandProcess+0x70c>

      case CMD_NS_WRITE_MEMORY:
        if (p_Interface->p_Cmd->NsWriteMemory != NULL)
 8004bd4:	4b12      	ldr	r3, [pc, #72]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d005      	beq.n	8004bec <OPENBL_CommandProcess+0x50c>
        {
          p_Interface->p_Cmd->NsWriteMemory();
 8004be0:	4b0f      	ldr	r3, [pc, #60]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004be8:	4798      	blx	r3
          if (p_Interface->p_Ops->SendByte != NULL)
          {
            p_Interface->p_Ops->SendByte(NACK_BYTE);
          }
        }
        break;
 8004bea:	e101      	b.n	8004df0 <OPENBL_CommandProcess+0x710>
          if (p_Interface->p_Ops->SendByte != NULL)
 8004bec:	4b0c      	ldr	r3, [pc, #48]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	691b      	ldr	r3, [r3, #16]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	f000 80fb 	beq.w	8004df0 <OPENBL_CommandProcess+0x710>
            p_Interface->p_Ops->SendByte(NACK_BYTE);
 8004bfa:	4b09      	ldr	r3, [pc, #36]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	691b      	ldr	r3, [r3, #16]
 8004c02:	201f      	movs	r0, #31
 8004c04:	4798      	blx	r3
        break;
 8004c06:	e0f3      	b.n	8004df0 <OPENBL_CommandProcess+0x710>

      case CMD_NS_ERASE_MEMORY:
        if (p_Interface->p_Cmd->NsEraseMemory != NULL)
 8004c08:	4b05      	ldr	r3, [pc, #20]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d007      	beq.n	8004c24 <OPENBL_CommandProcess+0x544>
        {
          p_Interface->p_Cmd->NsEraseMemory();
 8004c14:	4b02      	ldr	r3, [pc, #8]	; (8004c20 <OPENBL_CommandProcess+0x540>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c1c:	4798      	blx	r3
          if (p_Interface->p_Ops->SendByte != NULL)
          {
            p_Interface->p_Ops->SendByte(NACK_BYTE);
          }
        }
        break;
 8004c1e:	e0e9      	b.n	8004df4 <OPENBL_CommandProcess+0x714>
 8004c20:	20000400 	.word	0x20000400
          if (p_Interface->p_Ops->SendByte != NULL)
 8004c24:	4b7e      	ldr	r3, [pc, #504]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	691b      	ldr	r3, [r3, #16]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	f000 80e1 	beq.w	8004df4 <OPENBL_CommandProcess+0x714>
            p_Interface->p_Ops->SendByte(NACK_BYTE);
 8004c32:	4b7b      	ldr	r3, [pc, #492]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	691b      	ldr	r3, [r3, #16]
 8004c3a:	201f      	movs	r0, #31
 8004c3c:	4798      	blx	r3
        break;
 8004c3e:	e0d9      	b.n	8004df4 <OPENBL_CommandProcess+0x714>

      case CMD_NS_WRITE_PROTECT:
        if (p_Interface->p_Cmd->NsWriteProtect != NULL)
 8004c40:	4b77      	ldr	r3, [pc, #476]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d005      	beq.n	8004c58 <OPENBL_CommandProcess+0x578>
        {
          p_Interface->p_Cmd->NsWriteProtect();
 8004c4c:	4b74      	ldr	r3, [pc, #464]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c54:	4798      	blx	r3
          if (p_Interface->p_Ops->SendByte != NULL)
          {
            p_Interface->p_Ops->SendByte(NACK_BYTE);
          }
        }
        break;
 8004c56:	e0cf      	b.n	8004df8 <OPENBL_CommandProcess+0x718>
          if (p_Interface->p_Ops->SendByte != NULL)
 8004c58:	4b71      	ldr	r3, [pc, #452]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	691b      	ldr	r3, [r3, #16]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	f000 80c9 	beq.w	8004df8 <OPENBL_CommandProcess+0x718>
            p_Interface->p_Ops->SendByte(NACK_BYTE);
 8004c66:	4b6e      	ldr	r3, [pc, #440]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	691b      	ldr	r3, [r3, #16]
 8004c6e:	201f      	movs	r0, #31
 8004c70:	4798      	blx	r3
        break;
 8004c72:	e0c1      	b.n	8004df8 <OPENBL_CommandProcess+0x718>

      case CMD_NS_WRITE_UNPROTECT:
        if (p_Interface->p_Cmd->NsWriteUnprotect != NULL)
 8004c74:	4b6a      	ldr	r3, [pc, #424]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d005      	beq.n	8004c8c <OPENBL_CommandProcess+0x5ac>
        {
          p_Interface->p_Cmd->NsWriteUnprotect();
 8004c80:	4b67      	ldr	r3, [pc, #412]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c88:	4798      	blx	r3
          if (p_Interface->p_Ops->SendByte != NULL)
          {
            p_Interface->p_Ops->SendByte(NACK_BYTE);
          }
        }
        break;
 8004c8a:	e0b7      	b.n	8004dfc <OPENBL_CommandProcess+0x71c>
          if (p_Interface->p_Ops->SendByte != NULL)
 8004c8c:	4b64      	ldr	r3, [pc, #400]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	691b      	ldr	r3, [r3, #16]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	f000 80b1 	beq.w	8004dfc <OPENBL_CommandProcess+0x71c>
            p_Interface->p_Ops->SendByte(NACK_BYTE);
 8004c9a:	4b61      	ldr	r3, [pc, #388]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	691b      	ldr	r3, [r3, #16]
 8004ca2:	201f      	movs	r0, #31
 8004ca4:	4798      	blx	r3
        break;
 8004ca6:	e0a9      	b.n	8004dfc <OPENBL_CommandProcess+0x71c>

      case CMD_NS_READ_PROTECT:
        if (p_Interface->p_Cmd->NsReadoutProtect != NULL)
 8004ca8:	4b5d      	ldr	r3, [pc, #372]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d005      	beq.n	8004cc0 <OPENBL_CommandProcess+0x5e0>
        {
          p_Interface->p_Cmd->NsReadoutProtect();
 8004cb4:	4b5a      	ldr	r3, [pc, #360]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cbc:	4798      	blx	r3
          if (p_Interface->p_Ops->SendByte != NULL)
          {
            p_Interface->p_Ops->SendByte(NACK_BYTE);
          }
        }
        break;
 8004cbe:	e09f      	b.n	8004e00 <OPENBL_CommandProcess+0x720>
          if (p_Interface->p_Ops->SendByte != NULL)
 8004cc0:	4b57      	ldr	r3, [pc, #348]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	691b      	ldr	r3, [r3, #16]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	f000 8099 	beq.w	8004e00 <OPENBL_CommandProcess+0x720>
            p_Interface->p_Ops->SendByte(NACK_BYTE);
 8004cce:	4b54      	ldr	r3, [pc, #336]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	691b      	ldr	r3, [r3, #16]
 8004cd6:	201f      	movs	r0, #31
 8004cd8:	4798      	blx	r3
        break;
 8004cda:	e091      	b.n	8004e00 <OPENBL_CommandProcess+0x720>

      case CMD_NS_READ_UNPROTECT:
        if (p_Interface->p_Cmd->NsReadoutUnprotect != NULL)
 8004cdc:	4b50      	ldr	r3, [pc, #320]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d005      	beq.n	8004cf4 <OPENBL_CommandProcess+0x614>
        {
          p_Interface->p_Cmd->NsReadoutUnprotect();
 8004ce8:	4b4d      	ldr	r3, [pc, #308]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf0:	4798      	blx	r3
          if (p_Interface->p_Ops->SendByte != NULL)
          {
            p_Interface->p_Ops->SendByte(NACK_BYTE);
          }
        }
        break;
 8004cf2:	e087      	b.n	8004e04 <OPENBL_CommandProcess+0x724>
          if (p_Interface->p_Ops->SendByte != NULL)
 8004cf4:	4b4a      	ldr	r3, [pc, #296]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	691b      	ldr	r3, [r3, #16]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	f000 8081 	beq.w	8004e04 <OPENBL_CommandProcess+0x724>
            p_Interface->p_Ops->SendByte(NACK_BYTE);
 8004d02:	4b47      	ldr	r3, [pc, #284]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	691b      	ldr	r3, [r3, #16]
 8004d0a:	201f      	movs	r0, #31
 8004d0c:	4798      	blx	r3
        break;
 8004d0e:	e079      	b.n	8004e04 <OPENBL_CommandProcess+0x724>

      case CMD_SPEED:
        if (p_Interface->p_Cmd->Speed != NULL)
 8004d10:	4b43      	ldr	r3, [pc, #268]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d005      	beq.n	8004d28 <OPENBL_CommandProcess+0x648>
        {
          p_Interface->p_Cmd->Speed();
 8004d1c:	4b40      	ldr	r3, [pc, #256]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d24:	4798      	blx	r3
          if (p_Interface->p_Ops->SendByte != NULL)
          {
            p_Interface->p_Ops->SendByte(NACK_BYTE);
          }
        }
        break;
 8004d26:	e06f      	b.n	8004e08 <OPENBL_CommandProcess+0x728>
          if (p_Interface->p_Ops->SendByte != NULL)
 8004d28:	4b3d      	ldr	r3, [pc, #244]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	691b      	ldr	r3, [r3, #16]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d069      	beq.n	8004e08 <OPENBL_CommandProcess+0x728>
            p_Interface->p_Ops->SendByte(NACK_BYTE);
 8004d34:	4b3a      	ldr	r3, [pc, #232]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	691b      	ldr	r3, [r3, #16]
 8004d3c:	201f      	movs	r0, #31
 8004d3e:	4798      	blx	r3
        break;
 8004d40:	e062      	b.n	8004e08 <OPENBL_CommandProcess+0x728>

      case CMD_SPECIAL_COMMAND:
        if (p_Interface->p_Cmd->SpecialCommand != NULL)
 8004d42:	4b37      	ldr	r3, [pc, #220]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d005      	beq.n	8004d5a <OPENBL_CommandProcess+0x67a>
        {
          p_Interface->p_Cmd->SpecialCommand();
 8004d4e:	4b34      	ldr	r3, [pc, #208]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d56:	4798      	blx	r3
          if (p_Interface->p_Ops->SendByte != NULL)
          {
            p_Interface->p_Ops->SendByte(NACK_BYTE);
          }
        }
        break;
 8004d58:	e058      	b.n	8004e0c <OPENBL_CommandProcess+0x72c>
          if (p_Interface->p_Ops->SendByte != NULL)
 8004d5a:	4b31      	ldr	r3, [pc, #196]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	691b      	ldr	r3, [r3, #16]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d052      	beq.n	8004e0c <OPENBL_CommandProcess+0x72c>
            p_Interface->p_Ops->SendByte(NACK_BYTE);
 8004d66:	4b2e      	ldr	r3, [pc, #184]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	691b      	ldr	r3, [r3, #16]
 8004d6e:	201f      	movs	r0, #31
 8004d70:	4798      	blx	r3
        break;
 8004d72:	e04b      	b.n	8004e0c <OPENBL_CommandProcess+0x72c>

      case CMD_EXTENDED_SPECIAL_COMMAND:
        if (p_Interface->p_Cmd->ExtendedSpecialCommand != NULL)
 8004d74:	4b2a      	ldr	r3, [pc, #168]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d005      	beq.n	8004d8c <OPENBL_CommandProcess+0x6ac>
        {
          p_Interface->p_Cmd->ExtendedSpecialCommand();
 8004d80:	4b27      	ldr	r3, [pc, #156]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d88:	4798      	blx	r3
          if (p_Interface->p_Ops->SendByte != NULL)
          {
            p_Interface->p_Ops->SendByte(NACK_BYTE);
          }
        }
        break;
 8004d8a:	e041      	b.n	8004e10 <OPENBL_CommandProcess+0x730>
          if (p_Interface->p_Ops->SendByte != NULL)
 8004d8c:	4b24      	ldr	r3, [pc, #144]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	691b      	ldr	r3, [r3, #16]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d03b      	beq.n	8004e10 <OPENBL_CommandProcess+0x730>
            p_Interface->p_Ops->SendByte(NACK_BYTE);
 8004d98:	4b21      	ldr	r3, [pc, #132]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	691b      	ldr	r3, [r3, #16]
 8004da0:	201f      	movs	r0, #31
 8004da2:	4798      	blx	r3
        break;
 8004da4:	e034      	b.n	8004e10 <OPENBL_CommandProcess+0x730>

      /* Unknown command opcode */
      default:
        if (p_Interface->p_Ops->SendByte != NULL)
 8004da6:	4b1e      	ldr	r3, [pc, #120]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	691b      	ldr	r3, [r3, #16]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d030      	beq.n	8004e14 <OPENBL_CommandProcess+0x734>
        {
          p_Interface->p_Ops->SendByte(NACK_BYTE);
 8004db2:	4b1b      	ldr	r3, [pc, #108]	; (8004e20 <OPENBL_CommandProcess+0x740>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	691b      	ldr	r3, [r3, #16]
 8004dba:	201f      	movs	r0, #31
 8004dbc:	4798      	blx	r3
        }
        break;
 8004dbe:	e029      	b.n	8004e14 <OPENBL_CommandProcess+0x734>
        break;
 8004dc0:	bf00      	nop
 8004dc2:	e028      	b.n	8004e16 <OPENBL_CommandProcess+0x736>
        break;
 8004dc4:	bf00      	nop
 8004dc6:	e026      	b.n	8004e16 <OPENBL_CommandProcess+0x736>
        break;
 8004dc8:	bf00      	nop
 8004dca:	e024      	b.n	8004e16 <OPENBL_CommandProcess+0x736>
        break;
 8004dcc:	bf00      	nop
 8004dce:	e022      	b.n	8004e16 <OPENBL_CommandProcess+0x736>
        break;
 8004dd0:	bf00      	nop
 8004dd2:	e020      	b.n	8004e16 <OPENBL_CommandProcess+0x736>
        break;
 8004dd4:	bf00      	nop
 8004dd6:	e01e      	b.n	8004e16 <OPENBL_CommandProcess+0x736>
        break;
 8004dd8:	bf00      	nop
 8004dda:	e01c      	b.n	8004e16 <OPENBL_CommandProcess+0x736>
        break;
 8004ddc:	bf00      	nop
 8004dde:	e01a      	b.n	8004e16 <OPENBL_CommandProcess+0x736>
        break;
 8004de0:	bf00      	nop
 8004de2:	e018      	b.n	8004e16 <OPENBL_CommandProcess+0x736>
        break;
 8004de4:	bf00      	nop
 8004de6:	e016      	b.n	8004e16 <OPENBL_CommandProcess+0x736>
        break;
 8004de8:	bf00      	nop
 8004dea:	e014      	b.n	8004e16 <OPENBL_CommandProcess+0x736>
        break;
 8004dec:	bf00      	nop
 8004dee:	e012      	b.n	8004e16 <OPENBL_CommandProcess+0x736>
        break;
 8004df0:	bf00      	nop
 8004df2:	e010      	b.n	8004e16 <OPENBL_CommandProcess+0x736>
        break;
 8004df4:	bf00      	nop
 8004df6:	e00e      	b.n	8004e16 <OPENBL_CommandProcess+0x736>
        break;
 8004df8:	bf00      	nop
 8004dfa:	e00c      	b.n	8004e16 <OPENBL_CommandProcess+0x736>
        break;
 8004dfc:	bf00      	nop
 8004dfe:	e00a      	b.n	8004e16 <OPENBL_CommandProcess+0x736>
        break;
 8004e00:	bf00      	nop
 8004e02:	e008      	b.n	8004e16 <OPENBL_CommandProcess+0x736>
        break;
 8004e04:	bf00      	nop
 8004e06:	e006      	b.n	8004e16 <OPENBL_CommandProcess+0x736>
        break;
 8004e08:	bf00      	nop
 8004e0a:	e004      	b.n	8004e16 <OPENBL_CommandProcess+0x736>
        break;
 8004e0c:	bf00      	nop
 8004e0e:	e002      	b.n	8004e16 <OPENBL_CommandProcess+0x736>
        break;
 8004e10:	bf00      	nop
 8004e12:	e000      	b.n	8004e16 <OPENBL_CommandProcess+0x736>
        break;
 8004e14:	bf00      	nop
    }
  }
}
 8004e16:	bf00      	nop
 8004e18:	3708      	adds	r7, #8
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	20000400 	.word	0x20000400

08004e24 <OPENBL_MEM_RegisterMemory>:
  * @brief  This function is used to register memory interfaces in Open Bootloader MW.
  * @param  *Memory A pointer to the memory handle.
  * @retval ErrorStatus Returns ERROR in case of no more space in the memories table else returns SUCCESS.
  */
ErrorStatus OPENBL_MEM_RegisterMemory(OPENBL_MemoryTypeDef *Memory)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b085      	sub	sp, #20
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	73fb      	strb	r3, [r7, #15]

  if (NumberOfMemories < MEMORIES_SUPPORTED)
 8004e30:	4b44      	ldr	r3, [pc, #272]	; (8004f44 <OPENBL_MEM_RegisterMemory+0x120>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	2b05      	cmp	r3, #5
 8004e36:	d87d      	bhi.n	8004f34 <OPENBL_MEM_RegisterMemory+0x110>
  {
    a_MemoriesTable[NumberOfMemories].StartAddress      = Memory->StartAddress;
 8004e38:	4b42      	ldr	r3, [pc, #264]	; (8004f44 <OPENBL_MEM_RegisterMemory+0x120>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	687a      	ldr	r2, [r7, #4]
 8004e3e:	6812      	ldr	r2, [r2, #0]
 8004e40:	4941      	ldr	r1, [pc, #260]	; (8004f48 <OPENBL_MEM_RegisterMemory+0x124>)
 8004e42:	202c      	movs	r0, #44	; 0x2c
 8004e44:	fb00 f303 	mul.w	r3, r0, r3
 8004e48:	440b      	add	r3, r1
 8004e4a:	601a      	str	r2, [r3, #0]
    a_MemoriesTable[NumberOfMemories].EndAddress        = Memory->EndAddress;
 8004e4c:	4b3d      	ldr	r3, [pc, #244]	; (8004f44 <OPENBL_MEM_RegisterMemory+0x120>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	687a      	ldr	r2, [r7, #4]
 8004e52:	6852      	ldr	r2, [r2, #4]
 8004e54:	493c      	ldr	r1, [pc, #240]	; (8004f48 <OPENBL_MEM_RegisterMemory+0x124>)
 8004e56:	202c      	movs	r0, #44	; 0x2c
 8004e58:	fb00 f303 	mul.w	r3, r0, r3
 8004e5c:	440b      	add	r3, r1
 8004e5e:	3304      	adds	r3, #4
 8004e60:	601a      	str	r2, [r3, #0]
    a_MemoriesTable[NumberOfMemories].Size              = Memory->Size;
 8004e62:	4b38      	ldr	r3, [pc, #224]	; (8004f44 <OPENBL_MEM_RegisterMemory+0x120>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	687a      	ldr	r2, [r7, #4]
 8004e68:	6892      	ldr	r2, [r2, #8]
 8004e6a:	4937      	ldr	r1, [pc, #220]	; (8004f48 <OPENBL_MEM_RegisterMemory+0x124>)
 8004e6c:	202c      	movs	r0, #44	; 0x2c
 8004e6e:	fb00 f303 	mul.w	r3, r0, r3
 8004e72:	440b      	add	r3, r1
 8004e74:	3308      	adds	r3, #8
 8004e76:	601a      	str	r2, [r3, #0]
    a_MemoriesTable[NumberOfMemories].Type              = Memory->Type;
 8004e78:	4b32      	ldr	r3, [pc, #200]	; (8004f44 <OPENBL_MEM_RegisterMemory+0x120>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	687a      	ldr	r2, [r7, #4]
 8004e7e:	68d2      	ldr	r2, [r2, #12]
 8004e80:	4931      	ldr	r1, [pc, #196]	; (8004f48 <OPENBL_MEM_RegisterMemory+0x124>)
 8004e82:	202c      	movs	r0, #44	; 0x2c
 8004e84:	fb00 f303 	mul.w	r3, r0, r3
 8004e88:	440b      	add	r3, r1
 8004e8a:	330c      	adds	r3, #12
 8004e8c:	601a      	str	r2, [r3, #0]
    a_MemoriesTable[NumberOfMemories].Read              = Memory->Read;
 8004e8e:	4b2d      	ldr	r3, [pc, #180]	; (8004f44 <OPENBL_MEM_RegisterMemory+0x120>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	6912      	ldr	r2, [r2, #16]
 8004e96:	492c      	ldr	r1, [pc, #176]	; (8004f48 <OPENBL_MEM_RegisterMemory+0x124>)
 8004e98:	202c      	movs	r0, #44	; 0x2c
 8004e9a:	fb00 f303 	mul.w	r3, r0, r3
 8004e9e:	440b      	add	r3, r1
 8004ea0:	3310      	adds	r3, #16
 8004ea2:	601a      	str	r2, [r3, #0]
    a_MemoriesTable[NumberOfMemories].Write             = Memory->Write;
 8004ea4:	4b27      	ldr	r3, [pc, #156]	; (8004f44 <OPENBL_MEM_RegisterMemory+0x120>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	687a      	ldr	r2, [r7, #4]
 8004eaa:	6952      	ldr	r2, [r2, #20]
 8004eac:	4926      	ldr	r1, [pc, #152]	; (8004f48 <OPENBL_MEM_RegisterMemory+0x124>)
 8004eae:	202c      	movs	r0, #44	; 0x2c
 8004eb0:	fb00 f303 	mul.w	r3, r0, r3
 8004eb4:	440b      	add	r3, r1
 8004eb6:	3314      	adds	r3, #20
 8004eb8:	601a      	str	r2, [r3, #0]
    a_MemoriesTable[NumberOfMemories].SetReadoutProtect = Memory->SetReadoutProtect;
 8004eba:	4b22      	ldr	r3, [pc, #136]	; (8004f44 <OPENBL_MEM_RegisterMemory+0x120>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	687a      	ldr	r2, [r7, #4]
 8004ec0:	6992      	ldr	r2, [r2, #24]
 8004ec2:	4921      	ldr	r1, [pc, #132]	; (8004f48 <OPENBL_MEM_RegisterMemory+0x124>)
 8004ec4:	202c      	movs	r0, #44	; 0x2c
 8004ec6:	fb00 f303 	mul.w	r3, r0, r3
 8004eca:	440b      	add	r3, r1
 8004ecc:	3318      	adds	r3, #24
 8004ece:	601a      	str	r2, [r3, #0]
    a_MemoriesTable[NumberOfMemories].SetWriteProtect   = Memory->SetWriteProtect;
 8004ed0:	4b1c      	ldr	r3, [pc, #112]	; (8004f44 <OPENBL_MEM_RegisterMemory+0x120>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	687a      	ldr	r2, [r7, #4]
 8004ed6:	69d2      	ldr	r2, [r2, #28]
 8004ed8:	491b      	ldr	r1, [pc, #108]	; (8004f48 <OPENBL_MEM_RegisterMemory+0x124>)
 8004eda:	202c      	movs	r0, #44	; 0x2c
 8004edc:	fb00 f303 	mul.w	r3, r0, r3
 8004ee0:	440b      	add	r3, r1
 8004ee2:	331c      	adds	r3, #28
 8004ee4:	601a      	str	r2, [r3, #0]
    a_MemoriesTable[NumberOfMemories].JumpToAddress     = Memory->JumpToAddress;
 8004ee6:	4b17      	ldr	r3, [pc, #92]	; (8004f44 <OPENBL_MEM_RegisterMemory+0x120>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	687a      	ldr	r2, [r7, #4]
 8004eec:	6a12      	ldr	r2, [r2, #32]
 8004eee:	4916      	ldr	r1, [pc, #88]	; (8004f48 <OPENBL_MEM_RegisterMemory+0x124>)
 8004ef0:	202c      	movs	r0, #44	; 0x2c
 8004ef2:	fb00 f303 	mul.w	r3, r0, r3
 8004ef6:	440b      	add	r3, r1
 8004ef8:	3320      	adds	r3, #32
 8004efa:	601a      	str	r2, [r3, #0]
    a_MemoriesTable[NumberOfMemories].MassErase         = Memory->MassErase;
 8004efc:	4b11      	ldr	r3, [pc, #68]	; (8004f44 <OPENBL_MEM_RegisterMemory+0x120>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	687a      	ldr	r2, [r7, #4]
 8004f02:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004f04:	4910      	ldr	r1, [pc, #64]	; (8004f48 <OPENBL_MEM_RegisterMemory+0x124>)
 8004f06:	202c      	movs	r0, #44	; 0x2c
 8004f08:	fb00 f303 	mul.w	r3, r0, r3
 8004f0c:	440b      	add	r3, r1
 8004f0e:	3324      	adds	r3, #36	; 0x24
 8004f10:	601a      	str	r2, [r3, #0]
    a_MemoriesTable[NumberOfMemories].Erase             = Memory->Erase;
 8004f12:	4b0c      	ldr	r3, [pc, #48]	; (8004f44 <OPENBL_MEM_RegisterMemory+0x120>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	687a      	ldr	r2, [r7, #4]
 8004f18:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004f1a:	490b      	ldr	r1, [pc, #44]	; (8004f48 <OPENBL_MEM_RegisterMemory+0x124>)
 8004f1c:	202c      	movs	r0, #44	; 0x2c
 8004f1e:	fb00 f303 	mul.w	r3, r0, r3
 8004f22:	440b      	add	r3, r1
 8004f24:	3328      	adds	r3, #40	; 0x28
 8004f26:	601a      	str	r2, [r3, #0]

    NumberOfMemories++;
 8004f28:	4b06      	ldr	r3, [pc, #24]	; (8004f44 <OPENBL_MEM_RegisterMemory+0x120>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	3301      	adds	r3, #1
 8004f2e:	4a05      	ldr	r2, [pc, #20]	; (8004f44 <OPENBL_MEM_RegisterMemory+0x120>)
 8004f30:	6013      	str	r3, [r2, #0]
 8004f32:	e001      	b.n	8004f38 <OPENBL_MEM_RegisterMemory+0x114>
  }
  else
  {
    status = ERROR;
 8004f34:	2300      	movs	r3, #0
 8004f36:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8004f38:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	3714      	adds	r7, #20
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bc80      	pop	{r7}
 8004f42:	4770      	bx	lr
 8004f44:	20000404 	.word	0x20000404
 8004f48:	20000408 	.word	0x20000408

08004f4c <OPENBL_MEM_GetAddressArea>:
  * @param  Address The address to be checked.
  * @retval The address area: FLASH_AREA, RAM_AREA... if the address is valid
  *         or AREA_ERROR if the address is not valid.
  */
uint32_t OPENBL_MEM_GetAddressArea(uint32_t Address)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b085      	sub	sp, #20
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  uint32_t mem_area = AREA_ERROR;
 8004f54:	2300      	movs	r3, #0
 8004f56:	60fb      	str	r3, [r7, #12]
  uint32_t counter;

  for (counter = 0; counter < NumberOfMemories; counter++)
 8004f58:	2300      	movs	r3, #0
 8004f5a:	60bb      	str	r3, [r7, #8]
 8004f5c:	e023      	b.n	8004fa6 <OPENBL_MEM_GetAddressArea+0x5a>
  {
    if ((Address >= a_MemoriesTable[counter].StartAddress) && (Address < a_MemoriesTable[counter].EndAddress))
 8004f5e:	4a17      	ldr	r2, [pc, #92]	; (8004fbc <OPENBL_MEM_GetAddressArea+0x70>)
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	212c      	movs	r1, #44	; 0x2c
 8004f64:	fb01 f303 	mul.w	r3, r1, r3
 8004f68:	4413      	add	r3, r2
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	687a      	ldr	r2, [r7, #4]
 8004f6e:	429a      	cmp	r2, r3
 8004f70:	d314      	bcc.n	8004f9c <OPENBL_MEM_GetAddressArea+0x50>
 8004f72:	4a12      	ldr	r2, [pc, #72]	; (8004fbc <OPENBL_MEM_GetAddressArea+0x70>)
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	212c      	movs	r1, #44	; 0x2c
 8004f78:	fb01 f303 	mul.w	r3, r1, r3
 8004f7c:	4413      	add	r3, r2
 8004f7e:	3304      	adds	r3, #4
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	687a      	ldr	r2, [r7, #4]
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d209      	bcs.n	8004f9c <OPENBL_MEM_GetAddressArea+0x50>
    {
      mem_area = a_MemoriesTable[counter].Type;
 8004f88:	4a0c      	ldr	r2, [pc, #48]	; (8004fbc <OPENBL_MEM_GetAddressArea+0x70>)
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	212c      	movs	r1, #44	; 0x2c
 8004f8e:	fb01 f303 	mul.w	r3, r1, r3
 8004f92:	4413      	add	r3, r2
 8004f94:	330c      	adds	r3, #12
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	60fb      	str	r3, [r7, #12]
      break;
 8004f9a:	e009      	b.n	8004fb0 <OPENBL_MEM_GetAddressArea+0x64>
    }
    else
    {
      mem_area = AREA_ERROR;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	60fb      	str	r3, [r7, #12]
  for (counter = 0; counter < NumberOfMemories; counter++)
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	3301      	adds	r3, #1
 8004fa4:	60bb      	str	r3, [r7, #8]
 8004fa6:	4b06      	ldr	r3, [pc, #24]	; (8004fc0 <OPENBL_MEM_GetAddressArea+0x74>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	68ba      	ldr	r2, [r7, #8]
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d3d6      	bcc.n	8004f5e <OPENBL_MEM_GetAddressArea+0x12>
    }
  }

  return mem_area;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3714      	adds	r7, #20
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bc80      	pop	{r7}
 8004fba:	4770      	bx	lr
 8004fbc:	20000408 	.word	0x20000408
 8004fc0:	20000404 	.word	0x20000404

08004fc4 <OPENBL_MEM_GetMemoryIndex>:
  * @brief  This function returns the index of the memory that matches the address given in parameter.
  * @param  Address This address is used determinate the index of the memory pointed by this address.
  * @retval The index of the memory that corresponds to the address
  */
uint32_t OPENBL_MEM_GetMemoryIndex(uint32_t Address)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b085      	sub	sp, #20
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  uint32_t counter;

  for (counter = 0; counter < NumberOfMemories; counter++)
 8004fcc:	2300      	movs	r3, #0
 8004fce:	60fb      	str	r3, [r7, #12]
 8004fd0:	e017      	b.n	8005002 <OPENBL_MEM_GetMemoryIndex+0x3e>
  {
    if ((Address >= a_MemoriesTable[counter].StartAddress) && (Address < a_MemoriesTable[counter].EndAddress))
 8004fd2:	4a12      	ldr	r2, [pc, #72]	; (800501c <OPENBL_MEM_GetMemoryIndex+0x58>)
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	212c      	movs	r1, #44	; 0x2c
 8004fd8:	fb01 f303 	mul.w	r3, r1, r3
 8004fdc:	4413      	add	r3, r2
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	687a      	ldr	r2, [r7, #4]
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d30a      	bcc.n	8004ffc <OPENBL_MEM_GetMemoryIndex+0x38>
 8004fe6:	4a0d      	ldr	r2, [pc, #52]	; (800501c <OPENBL_MEM_GetMemoryIndex+0x58>)
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	212c      	movs	r1, #44	; 0x2c
 8004fec:	fb01 f303 	mul.w	r3, r1, r3
 8004ff0:	4413      	add	r3, r2
 8004ff2:	3304      	adds	r3, #4
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	687a      	ldr	r2, [r7, #4]
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d308      	bcc.n	800500e <OPENBL_MEM_GetMemoryIndex+0x4a>
  for (counter = 0; counter < NumberOfMemories; counter++)
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	3301      	adds	r3, #1
 8005000:	60fb      	str	r3, [r7, #12]
 8005002:	4b07      	ldr	r3, [pc, #28]	; (8005020 <OPENBL_MEM_GetMemoryIndex+0x5c>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	68fa      	ldr	r2, [r7, #12]
 8005008:	429a      	cmp	r2, r3
 800500a:	d3e2      	bcc.n	8004fd2 <OPENBL_MEM_GetMemoryIndex+0xe>
 800500c:	e000      	b.n	8005010 <OPENBL_MEM_GetMemoryIndex+0x4c>
    {
      break;
 800500e:	bf00      	nop
    }
  }

  return counter;
 8005010:	68fb      	ldr	r3, [r7, #12]
}
 8005012:	4618      	mov	r0, r3
 8005014:	3714      	adds	r7, #20
 8005016:	46bd      	mov	sp, r7
 8005018:	bc80      	pop	{r7}
 800501a:	4770      	bx	lr
 800501c:	20000408 	.word	0x20000408
 8005020:	20000404 	.word	0x20000404

08005024 <OPENBL_MEM_Read>:
  * @param  Address The address that will be read.
  * @param  MemoryIndex The memory index of the memory interface that will be used to read from the given address.
  * @retval Returns the read value.
  */
uint8_t OPENBL_MEM_Read(uint32_t Address, uint32_t MemoryIndex)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b084      	sub	sp, #16
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	6039      	str	r1, [r7, #0]
  uint8_t value;

  if (MemoryIndex < NumberOfMemories)
 800502e:	4b13      	ldr	r3, [pc, #76]	; (800507c <OPENBL_MEM_Read+0x58>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	683a      	ldr	r2, [r7, #0]
 8005034:	429a      	cmp	r2, r3
 8005036:	d219      	bcs.n	800506c <OPENBL_MEM_Read+0x48>
  {
    if (a_MemoriesTable[MemoryIndex].Read != NULL)
 8005038:	4a11      	ldr	r2, [pc, #68]	; (8005080 <OPENBL_MEM_Read+0x5c>)
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	212c      	movs	r1, #44	; 0x2c
 800503e:	fb01 f303 	mul.w	r3, r1, r3
 8005042:	4413      	add	r3, r2
 8005044:	3310      	adds	r3, #16
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d00c      	beq.n	8005066 <OPENBL_MEM_Read+0x42>
    {
      value = a_MemoriesTable[MemoryIndex].Read(Address);
 800504c:	4a0c      	ldr	r2, [pc, #48]	; (8005080 <OPENBL_MEM_Read+0x5c>)
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	212c      	movs	r1, #44	; 0x2c
 8005052:	fb01 f303 	mul.w	r3, r1, r3
 8005056:	4413      	add	r3, r2
 8005058:	3310      	adds	r3, #16
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	4798      	blx	r3
 8005060:	4603      	mov	r3, r0
 8005062:	73fb      	strb	r3, [r7, #15]
 8005064:	e004      	b.n	8005070 <OPENBL_MEM_Read+0x4c>
    }
    else
    {
      value = 0;
 8005066:	2300      	movs	r3, #0
 8005068:	73fb      	strb	r3, [r7, #15]
 800506a:	e001      	b.n	8005070 <OPENBL_MEM_Read+0x4c>
    }
  }
  else
  {
    value = 0;
 800506c:	2300      	movs	r3, #0
 800506e:	73fb      	strb	r3, [r7, #15]
  }

  return value;
 8005070:	7bfb      	ldrb	r3, [r7, #15]
}
 8005072:	4618      	mov	r0, r3
 8005074:	3710      	adds	r7, #16
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
 800507a:	bf00      	nop
 800507c:	20000404 	.word	0x20000404
 8005080:	20000408 	.word	0x20000408

08005084 <OPENBL_MEM_Write>:
  * @param  Data The data to be written.
  * @param  DataLength The length of the data to be written.
  * @retval None.
  */
void OPENBL_MEM_Write(uint32_t Address, uint8_t *Data, uint32_t DataLength)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b086      	sub	sp, #24
 8005088:	af00      	add	r7, sp, #0
 800508a:	60f8      	str	r0, [r7, #12]
 800508c:	60b9      	str	r1, [r7, #8]
 800508e:	607a      	str	r2, [r7, #4]
  uint32_t index;

  /* Get the memory index to know in which memory we will write */
  index = OPENBL_MEM_GetMemoryIndex(Address);
 8005090:	68f8      	ldr	r0, [r7, #12]
 8005092:	f7ff ff97 	bl	8004fc4 <OPENBL_MEM_GetMemoryIndex>
 8005096:	6178      	str	r0, [r7, #20]

  if (index < NumberOfMemories)
 8005098:	4b0f      	ldr	r3, [pc, #60]	; (80050d8 <OPENBL_MEM_Write+0x54>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	697a      	ldr	r2, [r7, #20]
 800509e:	429a      	cmp	r2, r3
 80050a0:	d215      	bcs.n	80050ce <OPENBL_MEM_Write+0x4a>
  {
    if (a_MemoriesTable[index].Write != NULL)
 80050a2:	4a0e      	ldr	r2, [pc, #56]	; (80050dc <OPENBL_MEM_Write+0x58>)
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	212c      	movs	r1, #44	; 0x2c
 80050a8:	fb01 f303 	mul.w	r3, r1, r3
 80050ac:	4413      	add	r3, r2
 80050ae:	3314      	adds	r3, #20
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d00b      	beq.n	80050ce <OPENBL_MEM_Write+0x4a>
    {
      a_MemoriesTable[index].Write(Address, Data, DataLength);
 80050b6:	4a09      	ldr	r2, [pc, #36]	; (80050dc <OPENBL_MEM_Write+0x58>)
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	212c      	movs	r1, #44	; 0x2c
 80050bc:	fb01 f303 	mul.w	r3, r1, r3
 80050c0:	4413      	add	r3, r2
 80050c2:	3314      	adds	r3, #20
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	687a      	ldr	r2, [r7, #4]
 80050c8:	68b9      	ldr	r1, [r7, #8]
 80050ca:	68f8      	ldr	r0, [r7, #12]
 80050cc:	4798      	blx	r3
    }
  }
}
 80050ce:	bf00      	nop
 80050d0:	3718      	adds	r7, #24
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}
 80050d6:	bf00      	nop
 80050d8:	20000404 	.word	0x20000404
 80050dc:	20000408 	.word	0x20000408

080050e0 <OPENBL_MEM_SetReadOutProtection>:
  * @param  Address The address where the memory protection will be.
  * @param  State The readout protection state that will be set.
  * @retval None.
  */
void OPENBL_MEM_SetReadOutProtection(uint32_t Address, FunctionalState State)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b084      	sub	sp, #16
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
 80050e8:	460b      	mov	r3, r1
 80050ea:	70fb      	strb	r3, [r7, #3]
  uint32_t index;

  /* Get the memory index to know in which memory we will write */
  index = OPENBL_MEM_GetMemoryIndex(Address);
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f7ff ff69 	bl	8004fc4 <OPENBL_MEM_GetMemoryIndex>
 80050f2:	60f8      	str	r0, [r7, #12]

  if (index < NumberOfMemories)
 80050f4:	4b15      	ldr	r3, [pc, #84]	; (800514c <OPENBL_MEM_SetReadOutProtection+0x6c>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	68fa      	ldr	r2, [r7, #12]
 80050fa:	429a      	cmp	r2, r3
 80050fc:	d221      	bcs.n	8005142 <OPENBL_MEM_SetReadOutProtection+0x62>
  {
    if (a_MemoriesTable[index].SetReadoutProtect != NULL)
 80050fe:	4a14      	ldr	r2, [pc, #80]	; (8005150 <OPENBL_MEM_SetReadOutProtection+0x70>)
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	212c      	movs	r1, #44	; 0x2c
 8005104:	fb01 f303 	mul.w	r3, r1, r3
 8005108:	4413      	add	r3, r2
 800510a:	3318      	adds	r3, #24
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d017      	beq.n	8005142 <OPENBL_MEM_SetReadOutProtection+0x62>
    {
      if (State == ENABLE)
 8005112:	78fb      	ldrb	r3, [r7, #3]
 8005114:	2b01      	cmp	r3, #1
 8005116:	d10a      	bne.n	800512e <OPENBL_MEM_SetReadOutProtection+0x4e>
      {
        a_MemoriesTable[index].SetReadoutProtect(RDP_LEVEL_1);
 8005118:	4a0d      	ldr	r2, [pc, #52]	; (8005150 <OPENBL_MEM_SetReadOutProtection+0x70>)
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	212c      	movs	r1, #44	; 0x2c
 800511e:	fb01 f303 	mul.w	r3, r1, r3
 8005122:	4413      	add	r3, r2
 8005124:	3318      	adds	r3, #24
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	20bb      	movs	r0, #187	; 0xbb
 800512a:	4798      	blx	r3
      {
        a_MemoriesTable[index].SetReadoutProtect(RDP_LEVEL_0);
      }
    }
  }
}
 800512c:	e009      	b.n	8005142 <OPENBL_MEM_SetReadOutProtection+0x62>
        a_MemoriesTable[index].SetReadoutProtect(RDP_LEVEL_0);
 800512e:	4a08      	ldr	r2, [pc, #32]	; (8005150 <OPENBL_MEM_SetReadOutProtection+0x70>)
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	212c      	movs	r1, #44	; 0x2c
 8005134:	fb01 f303 	mul.w	r3, r1, r3
 8005138:	4413      	add	r3, r2
 800513a:	3318      	adds	r3, #24
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	20aa      	movs	r0, #170	; 0xaa
 8005140:	4798      	blx	r3
}
 8005142:	bf00      	nop
 8005144:	3710      	adds	r7, #16
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	20000404 	.word	0x20000404
 8005150:	20000408 	.word	0x20000408

08005154 <OPENBL_MEM_SetWriteProtection>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Enable or disable of the write protection is done
  *          - ERROR:   Enable or disable of the write protection is not done
  */
ErrorStatus OPENBL_MEM_SetWriteProtection(FunctionalState State, uint32_t Address, uint8_t *Buffer, uint32_t Length)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b086      	sub	sp, #24
 8005158:	af00      	add	r7, sp, #0
 800515a:	60b9      	str	r1, [r7, #8]
 800515c:	607a      	str	r2, [r7, #4]
 800515e:	603b      	str	r3, [r7, #0]
 8005160:	4603      	mov	r3, r0
 8005162:	73fb      	strb	r3, [r7, #15]
  uint32_t index;
  ErrorStatus status = SUCCESS;
 8005164:	2301      	movs	r3, #1
 8005166:	75fb      	strb	r3, [r7, #23]

  /* Get the memory index to know in which memory we will write */
  index = OPENBL_MEM_GetMemoryIndex(Address);
 8005168:	68b8      	ldr	r0, [r7, #8]
 800516a:	f7ff ff2b 	bl	8004fc4 <OPENBL_MEM_GetMemoryIndex>
 800516e:	6138      	str	r0, [r7, #16]

  if (index < NumberOfMemories)
 8005170:	4b12      	ldr	r3, [pc, #72]	; (80051bc <OPENBL_MEM_SetWriteProtection+0x68>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	693a      	ldr	r2, [r7, #16]
 8005176:	429a      	cmp	r2, r3
 8005178:	d219      	bcs.n	80051ae <OPENBL_MEM_SetWriteProtection+0x5a>
  {
    if (a_MemoriesTable[index].SetWriteProtect != NULL)
 800517a:	4a11      	ldr	r2, [pc, #68]	; (80051c0 <OPENBL_MEM_SetWriteProtection+0x6c>)
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	212c      	movs	r1, #44	; 0x2c
 8005180:	fb01 f303 	mul.w	r3, r1, r3
 8005184:	4413      	add	r3, r2
 8005186:	331c      	adds	r3, #28
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d00c      	beq.n	80051a8 <OPENBL_MEM_SetWriteProtection+0x54>
    {
      a_MemoriesTable[index].SetWriteProtect(State, Buffer, Length);
 800518e:	4a0c      	ldr	r2, [pc, #48]	; (80051c0 <OPENBL_MEM_SetWriteProtection+0x6c>)
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	212c      	movs	r1, #44	; 0x2c
 8005194:	fb01 f303 	mul.w	r3, r1, r3
 8005198:	4413      	add	r3, r2
 800519a:	331c      	adds	r3, #28
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	7bf8      	ldrb	r0, [r7, #15]
 80051a0:	683a      	ldr	r2, [r7, #0]
 80051a2:	6879      	ldr	r1, [r7, #4]
 80051a4:	4798      	blx	r3
 80051a6:	e004      	b.n	80051b2 <OPENBL_MEM_SetWriteProtection+0x5e>
    }
    else
    {
      status = ERROR;
 80051a8:	2300      	movs	r3, #0
 80051aa:	75fb      	strb	r3, [r7, #23]
 80051ac:	e001      	b.n	80051b2 <OPENBL_MEM_SetWriteProtection+0x5e>
    }
  }
  else
  {
    status = ERROR;
 80051ae:	2300      	movs	r3, #0
 80051b0:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80051b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3718      	adds	r7, #24
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}
 80051bc:	20000404 	.word	0x20000404
 80051c0:	20000408 	.word	0x20000408

080051c4 <OPENBL_MEM_JumpToAddress>:
  * @brief  This function is used to jump to an address of an application.
  * @param  Address User application address.
  * @retval None.
  */
void OPENBL_MEM_JumpToAddress(uint32_t Address)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b084      	sub	sp, #16
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  uint32_t memory_index;

  /* Get the memory index to know from which memory interface we will used */
  memory_index = OPENBL_MEM_GetMemoryIndex(Address);
 80051cc:	6878      	ldr	r0, [r7, #4]
 80051ce:	f7ff fef9 	bl	8004fc4 <OPENBL_MEM_GetMemoryIndex>
 80051d2:	60f8      	str	r0, [r7, #12]

  if (memory_index < NumberOfMemories)
 80051d4:	4b0e      	ldr	r3, [pc, #56]	; (8005210 <OPENBL_MEM_JumpToAddress+0x4c>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	68fa      	ldr	r2, [r7, #12]
 80051da:	429a      	cmp	r2, r3
 80051dc:	d213      	bcs.n	8005206 <OPENBL_MEM_JumpToAddress+0x42>
  {
    if (a_MemoriesTable[memory_index].JumpToAddress != NULL)
 80051de:	4a0d      	ldr	r2, [pc, #52]	; (8005214 <OPENBL_MEM_JumpToAddress+0x50>)
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	212c      	movs	r1, #44	; 0x2c
 80051e4:	fb01 f303 	mul.w	r3, r1, r3
 80051e8:	4413      	add	r3, r2
 80051ea:	3320      	adds	r3, #32
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d009      	beq.n	8005206 <OPENBL_MEM_JumpToAddress+0x42>
    {
      a_MemoriesTable[memory_index].JumpToAddress(Address);
 80051f2:	4a08      	ldr	r2, [pc, #32]	; (8005214 <OPENBL_MEM_JumpToAddress+0x50>)
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	212c      	movs	r1, #44	; 0x2c
 80051f8:	fb01 f303 	mul.w	r3, r1, r3
 80051fc:	4413      	add	r3, r2
 80051fe:	3320      	adds	r3, #32
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	4798      	blx	r3
    }
  }
}
 8005206:	bf00      	nop
 8005208:	3710      	adds	r7, #16
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}
 800520e:	bf00      	nop
 8005210:	20000404 	.word	0x20000404
 8005214:	20000408 	.word	0x20000408

08005218 <OPENBL_MEM_MassErase>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Mass erase operation done
  *          - ERROR:   Mass erase operation failed or one parameter is invalid
 */
ErrorStatus OPENBL_MEM_MassErase(uint32_t Address, uint8_t *p_Data, uint32_t DataLength)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b086      	sub	sp, #24
 800521c:	af00      	add	r7, sp, #0
 800521e:	60f8      	str	r0, [r7, #12]
 8005220:	60b9      	str	r1, [r7, #8]
 8005222:	607a      	str	r2, [r7, #4]
  uint32_t memory_index;
  ErrorStatus status;

  /* Get the memory index to know from which memory interface we will used */
  memory_index = OPENBL_MEM_GetMemoryIndex(Address);
 8005224:	68f8      	ldr	r0, [r7, #12]
 8005226:	f7ff fecd 	bl	8004fc4 <OPENBL_MEM_GetMemoryIndex>
 800522a:	6138      	str	r0, [r7, #16]

  if (memory_index < NumberOfMemories)
 800522c:	4b13      	ldr	r3, [pc, #76]	; (800527c <OPENBL_MEM_MassErase+0x64>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	693a      	ldr	r2, [r7, #16]
 8005232:	429a      	cmp	r2, r3
 8005234:	d21a      	bcs.n	800526c <OPENBL_MEM_MassErase+0x54>
  {
    if (a_MemoriesTable[memory_index].MassErase != NULL)
 8005236:	4a12      	ldr	r2, [pc, #72]	; (8005280 <OPENBL_MEM_MassErase+0x68>)
 8005238:	693b      	ldr	r3, [r7, #16]
 800523a:	212c      	movs	r1, #44	; 0x2c
 800523c:	fb01 f303 	mul.w	r3, r1, r3
 8005240:	4413      	add	r3, r2
 8005242:	3324      	adds	r3, #36	; 0x24
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d00d      	beq.n	8005266 <OPENBL_MEM_MassErase+0x4e>
    {
      status = a_MemoriesTable[memory_index].MassErase(p_Data, DataLength);
 800524a:	4a0d      	ldr	r2, [pc, #52]	; (8005280 <OPENBL_MEM_MassErase+0x68>)
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	212c      	movs	r1, #44	; 0x2c
 8005250:	fb01 f303 	mul.w	r3, r1, r3
 8005254:	4413      	add	r3, r2
 8005256:	3324      	adds	r3, #36	; 0x24
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	6879      	ldr	r1, [r7, #4]
 800525c:	68b8      	ldr	r0, [r7, #8]
 800525e:	4798      	blx	r3
 8005260:	4603      	mov	r3, r0
 8005262:	75fb      	strb	r3, [r7, #23]
 8005264:	e004      	b.n	8005270 <OPENBL_MEM_MassErase+0x58>
    }
    else
    {
      status = ERROR;
 8005266:	2300      	movs	r3, #0
 8005268:	75fb      	strb	r3, [r7, #23]
 800526a:	e001      	b.n	8005270 <OPENBL_MEM_MassErase+0x58>
    }
  }
  else
  {
    status = ERROR;
 800526c:	2300      	movs	r3, #0
 800526e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005270:	7dfb      	ldrb	r3, [r7, #23]
}
 8005272:	4618      	mov	r0, r3
 8005274:	3718      	adds	r7, #24
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}
 800527a:	bf00      	nop
 800527c:	20000404 	.word	0x20000404
 8005280:	20000408 	.word	0x20000408

08005284 <OPENBL_MEM_Erase>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Erase operation done
  *          - ERROR:   Erase operation failed or one parameter is invalid
 */
ErrorStatus OPENBL_MEM_Erase(uint32_t Address, uint8_t *p_Data, uint32_t DataLength)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b086      	sub	sp, #24
 8005288:	af00      	add	r7, sp, #0
 800528a:	60f8      	str	r0, [r7, #12]
 800528c:	60b9      	str	r1, [r7, #8]
 800528e:	607a      	str	r2, [r7, #4]
  uint32_t memory_index;
  ErrorStatus status;

  /* Get the memory index to know from which memory interface we will used */
  memory_index = OPENBL_MEM_GetMemoryIndex(Address);
 8005290:	68f8      	ldr	r0, [r7, #12]
 8005292:	f7ff fe97 	bl	8004fc4 <OPENBL_MEM_GetMemoryIndex>
 8005296:	6138      	str	r0, [r7, #16]

  if (memory_index < NumberOfMemories)
 8005298:	4b13      	ldr	r3, [pc, #76]	; (80052e8 <OPENBL_MEM_Erase+0x64>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	693a      	ldr	r2, [r7, #16]
 800529e:	429a      	cmp	r2, r3
 80052a0:	d21a      	bcs.n	80052d8 <OPENBL_MEM_Erase+0x54>
  {
    if (a_MemoriesTable[memory_index].Erase != NULL)
 80052a2:	4a12      	ldr	r2, [pc, #72]	; (80052ec <OPENBL_MEM_Erase+0x68>)
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	212c      	movs	r1, #44	; 0x2c
 80052a8:	fb01 f303 	mul.w	r3, r1, r3
 80052ac:	4413      	add	r3, r2
 80052ae:	3328      	adds	r3, #40	; 0x28
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d00d      	beq.n	80052d2 <OPENBL_MEM_Erase+0x4e>
    {
      status = a_MemoriesTable[memory_index].Erase(p_Data, DataLength);
 80052b6:	4a0d      	ldr	r2, [pc, #52]	; (80052ec <OPENBL_MEM_Erase+0x68>)
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	212c      	movs	r1, #44	; 0x2c
 80052bc:	fb01 f303 	mul.w	r3, r1, r3
 80052c0:	4413      	add	r3, r2
 80052c2:	3328      	adds	r3, #40	; 0x28
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	6879      	ldr	r1, [r7, #4]
 80052c8:	68b8      	ldr	r0, [r7, #8]
 80052ca:	4798      	blx	r3
 80052cc:	4603      	mov	r3, r0
 80052ce:	75fb      	strb	r3, [r7, #23]
 80052d0:	e004      	b.n	80052dc <OPENBL_MEM_Erase+0x58>
    }
    else
    {
      status = ERROR;
 80052d2:	2300      	movs	r3, #0
 80052d4:	75fb      	strb	r3, [r7, #23]
 80052d6:	e001      	b.n	80052dc <OPENBL_MEM_Erase+0x58>
    }
  }
  else
  {
    status = ERROR;
 80052d8:	2300      	movs	r3, #0
 80052da:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80052dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3718      	adds	r7, #24
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}
 80052e6:	bf00      	nop
 80052e8:	20000404 	.word	0x20000404
 80052ec:	20000408 	.word	0x20000408

080052f0 <OPENBL_MEM_CheckJumpAddress>:
  * @brief  Check if a given address is valid and can be used for jump operation
  * @param  Address The address to be checked.
  * @retval Returns 1 if the address is valid else returns 0.
  */
uint8_t OPENBL_MEM_CheckJumpAddress(uint32_t Address)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b084      	sub	sp, #16
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
  uint32_t memory_index;
  uint8_t status;

  /* Get the memory index to know from which memory interface we will used */
  memory_index = OPENBL_MEM_GetMemoryIndex(Address);
 80052f8:	6878      	ldr	r0, [r7, #4]
 80052fa:	f7ff fe63 	bl	8004fc4 <OPENBL_MEM_GetMemoryIndex>
 80052fe:	60b8      	str	r0, [r7, #8]

  if (a_MemoriesTable[memory_index].JumpToAddress != NULL)
 8005300:	4a09      	ldr	r2, [pc, #36]	; (8005328 <OPENBL_MEM_CheckJumpAddress+0x38>)
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	212c      	movs	r1, #44	; 0x2c
 8005306:	fb01 f303 	mul.w	r3, r1, r3
 800530a:	4413      	add	r3, r2
 800530c:	3320      	adds	r3, #32
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d002      	beq.n	800531a <OPENBL_MEM_CheckJumpAddress+0x2a>
  {
    status = 1;
 8005314:	2301      	movs	r3, #1
 8005316:	73fb      	strb	r3, [r7, #15]
 8005318:	e001      	b.n	800531e <OPENBL_MEM_CheckJumpAddress+0x2e>
  }
  else
  {
    status = 0;
 800531a:	2300      	movs	r3, #0
 800531c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800531e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005320:	4618      	mov	r0, r3
 8005322:	3710      	adds	r7, #16
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}
 8005328:	20000408 	.word	0x20000408

0800532c <OPENBL_SPI_GetCommandsList>:
/**
  * @brief  This function is used to get a pointer to the structure that contains the available SPI commands.
  * @return Returns a pointer to the OPENBL_SPI_Commands struct.
  */
OPENBL_CommandsTypeDef *OPENBL_SPI_GetCommandsList(void)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	af00      	add	r7, sp, #0
    NULL,
    OPENBL_SPI_SpecialCommand,
    OPENBL_SPI_ExtendedSpecialCommand
  };

  OPENBL_SPI_SetCommandsList(&OPENBL_SPI_Commands);
 8005330:	4802      	ldr	r0, [pc, #8]	; (800533c <OPENBL_SPI_GetCommandsList+0x10>)
 8005332:	f000 f805 	bl	8005340 <OPENBL_SPI_SetCommandsList>

  return (&OPENBL_SPI_Commands);
 8005336:	4b01      	ldr	r3, [pc, #4]	; (800533c <OPENBL_SPI_GetCommandsList+0x10>)
}
 8005338:	4618      	mov	r0, r3
 800533a:	bd80      	pop	{r7, pc}
 800533c:	20000158 	.word	0x20000158

08005340 <OPENBL_SPI_SetCommandsList>:
/**
  * @brief  This function is used to set a pointer to the structure that contains the available SPI commands.
  * @return Returns a pointer to the OPENBL_SPI_Commands struct.
  */
void OPENBL_SPI_SetCommandsList(OPENBL_CommandsTypeDef *pSpiCmd)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b082      	sub	sp, #8
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  /* Get the list of commands supported & their numbers */
  SpiCommandsNumber = OPENBL_SPI_ConstructCommandsTable(pSpiCmd);
 8005348:	6878      	ldr	r0, [r7, #4]
 800534a:	f000 fc77 	bl	8005c3c <OPENBL_SPI_ConstructCommandsTable>
 800534e:	4603      	mov	r3, r0
 8005350:	461a      	mov	r2, r3
 8005352:	4b03      	ldr	r3, [pc, #12]	; (8005360 <OPENBL_SPI_SetCommandsList+0x20>)
 8005354:	701a      	strb	r2, [r3, #0]
}
 8005356:	bf00      	nop
 8005358:	3708      	adds	r7, #8
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}
 800535e:	bf00      	nop
 8005360:	200009a9 	.word	0x200009a9

08005364 <OPENBL_SPI_GetCommand>:
/**
  * @brief  This function is used to get the list of the available SPI commands
  * @retval None.
  */
void OPENBL_SPI_GetCommand(void)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b082      	sub	sp, #8
 8005368:	af00      	add	r7, sp, #0
  uint32_t counter;

  OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 800536a:	2079      	movs	r0, #121	; 0x79
 800536c:	f7fb fdfe 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>

  /* Send the number of commands supported by the SPI protocol */
  OPENBL_SPI_SendByte(SpiCommandsNumber);
 8005370:	4b10      	ldr	r3, [pc, #64]	; (80053b4 <OPENBL_SPI_GetCommand+0x50>)
 8005372:	781b      	ldrb	r3, [r3, #0]
 8005374:	4618      	mov	r0, r3
 8005376:	f001 fb0b 	bl	8006990 <__OPENBL_SPI_SendByte_veneer>

  /* Send SPI protocol version */
  OPENBL_SPI_SendByte(OPENBL_SPI_VERSION);
 800537a:	2011      	movs	r0, #17
 800537c:	f001 fb08 	bl	8006990 <__OPENBL_SPI_SendByte_veneer>

  /* Send the list of supported commands */
  for (counter = 0U; counter < SpiCommandsNumber; counter++)
 8005380:	2300      	movs	r3, #0
 8005382:	607b      	str	r3, [r7, #4]
 8005384:	e009      	b.n	800539a <OPENBL_SPI_GetCommand+0x36>
  {
    OPENBL_SPI_SendByte(a_OPENBL_SPI_CommandsList[counter]);
 8005386:	4a0c      	ldr	r2, [pc, #48]	; (80053b8 <OPENBL_SPI_GetCommand+0x54>)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	4413      	add	r3, r2
 800538c:	781b      	ldrb	r3, [r3, #0]
 800538e:	4618      	mov	r0, r3
 8005390:	f001 fafe 	bl	8006990 <__OPENBL_SPI_SendByte_veneer>
  for (counter = 0U; counter < SpiCommandsNumber; counter++)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	3301      	adds	r3, #1
 8005398:	607b      	str	r3, [r7, #4]
 800539a:	4b06      	ldr	r3, [pc, #24]	; (80053b4 <OPENBL_SPI_GetCommand+0x50>)
 800539c:	781b      	ldrb	r3, [r3, #0]
 800539e:	461a      	mov	r2, r3
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d3ef      	bcc.n	8005386 <OPENBL_SPI_GetCommand+0x22>
  }

  /* Send last Acknowledge synchronization byte */
  OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 80053a6:	2079      	movs	r0, #121	; 0x79
 80053a8:	f7fb fde0 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
}
 80053ac:	bf00      	nop
 80053ae:	3708      	adds	r7, #8
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd80      	pop	{r7, pc}
 80053b4:	200009a9 	.word	0x200009a9
 80053b8:	2000099c 	.word	0x2000099c

080053bc <OPENBL_SPI_GetVersion>:
/**
  * @brief  This function is used to get the SPI protocol version.
  * @retval None.
  */
void OPENBL_SPI_GetVersion(void)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	af00      	add	r7, sp, #0
  /* Send Acknowledge byte to notify the host that the command is recognized */
  OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 80053c0:	2079      	movs	r0, #121	; 0x79
 80053c2:	f7fb fdd3 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>

  /* Send SPI protocol version */
  OPENBL_SPI_SendByte(OPENBL_SPI_VERSION);
 80053c6:	2011      	movs	r0, #17
 80053c8:	f001 fae2 	bl	8006990 <__OPENBL_SPI_SendByte_veneer>

  /* Send last Acknowledge synchronization byte */
  OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 80053cc:	2079      	movs	r0, #121	; 0x79
 80053ce:	f7fb fdcd 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
}
 80053d2:	bf00      	nop
 80053d4:	bd80      	pop	{r7, pc}

080053d6 <OPENBL_SPI_GetID>:
/**
  * @brief  This function is used to get the device ID.
  * @retval None.
  */
void OPENBL_SPI_GetID(void)
{
 80053d6:	b580      	push	{r7, lr}
 80053d8:	af00      	add	r7, sp, #0
  /* Send Acknowledge byte to notify the host that the command is recognized */
  OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 80053da:	2079      	movs	r0, #121	; 0x79
 80053dc:	f7fb fdc6 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>

  OPENBL_SPI_SendByte(0x01);
 80053e0:	2001      	movs	r0, #1
 80053e2:	f001 fad5 	bl	8006990 <__OPENBL_SPI_SendByte_veneer>

  /* Send the device ID starting by the MSB byte then the LSB byte */
  OPENBL_SPI_SendByte(DEVICE_ID_MSB);
 80053e6:	2004      	movs	r0, #4
 80053e8:	f001 fad2 	bl	8006990 <__OPENBL_SPI_SendByte_veneer>
  OPENBL_SPI_SendByte(DEVICE_ID_LSB);
 80053ec:	2097      	movs	r0, #151	; 0x97
 80053ee:	f001 facf 	bl	8006990 <__OPENBL_SPI_SendByte_veneer>

  /* Send last Acknowledge synchronization byte */
  OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 80053f2:	2079      	movs	r0, #121	; 0x79
 80053f4:	f7fb fdba 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
}
 80053f8:	bf00      	nop
 80053fa:	bd80      	pop	{r7, pc}

080053fc <OPENBL_SPI_ReadMemory>:
/**
 * @brief  This function is used to read memory from the device.
 * @retval None.
 */
void OPENBL_SPI_ReadMemory(void)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b084      	sub	sp, #16
 8005400:	af00      	add	r7, sp, #0
  uint32_t memory_index;
  uint8_t data;
  uint8_t xor;

  /* Check memory protection then send adequate response */
  if (Common_GetProtectionStatus() != RESET)
 8005402:	f7fb f810 	bl	8000426 <Common_GetProtectionStatus>
 8005406:	4603      	mov	r3, r0
 8005408:	2b00      	cmp	r3, #0
 800540a:	d003      	beq.n	8005414 <OPENBL_SPI_ReadMemory+0x18>
  {
    OPENBL_SPI_SendAcknowledgeByte(NACK_BYTE);
 800540c:	201f      	movs	r0, #31
 800540e:	f7fb fdad 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
          address++;
        }
      }
    }
  }
}
 8005412:	e040      	b.n	8005496 <OPENBL_SPI_ReadMemory+0x9a>
    OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 8005414:	2079      	movs	r0, #121	; 0x79
 8005416:	f7fb fda9 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
    if (OPENBL_SPI_GetAddress(&address) == NACK_BYTE)
 800541a:	463b      	mov	r3, r7
 800541c:	4618      	mov	r0, r3
 800541e:	f000 fa73 	bl	8005908 <OPENBL_SPI_GetAddress>
 8005422:	4603      	mov	r3, r0
 8005424:	2b1f      	cmp	r3, #31
 8005426:	d103      	bne.n	8005430 <OPENBL_SPI_ReadMemory+0x34>
      OPENBL_SPI_SendAcknowledgeByte(NACK_BYTE);
 8005428:	201f      	movs	r0, #31
 800542a:	f7fb fd9f 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
}
 800542e:	e032      	b.n	8005496 <OPENBL_SPI_ReadMemory+0x9a>
      OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 8005430:	2079      	movs	r0, #121	; 0x79
 8005432:	f7fb fd9b 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
      data = OPENBL_SPI_ReadByte();
 8005436:	f001 faaf 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 800543a:	4603      	mov	r3, r0
 800543c:	72fb      	strb	r3, [r7, #11]
      xor  = ~data;
 800543e:	7afb      	ldrb	r3, [r7, #11]
 8005440:	43db      	mvns	r3, r3
 8005442:	72bb      	strb	r3, [r7, #10]
      if (OPENBL_SPI_ReadByte() != xor)
 8005444:	f001 faa8 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8005448:	4603      	mov	r3, r0
 800544a:	461a      	mov	r2, r3
 800544c:	7abb      	ldrb	r3, [r7, #10]
 800544e:	4293      	cmp	r3, r2
 8005450:	d003      	beq.n	800545a <OPENBL_SPI_ReadMemory+0x5e>
        OPENBL_SPI_SendAcknowledgeByte(NACK_BYTE);
 8005452:	201f      	movs	r0, #31
 8005454:	f7fb fd8a 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
}
 8005458:	e01d      	b.n	8005496 <OPENBL_SPI_ReadMemory+0x9a>
        OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 800545a:	2079      	movs	r0, #121	; 0x79
 800545c:	f7fb fd86 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
        memory_index = OPENBL_MEM_GetMemoryIndex(address);
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	4618      	mov	r0, r3
 8005464:	f7ff fdae 	bl	8004fc4 <OPENBL_MEM_GetMemoryIndex>
 8005468:	6078      	str	r0, [r7, #4]
        for (counter = ((uint32_t)data + 1U); counter != 0U; counter--)
 800546a:	7afb      	ldrb	r3, [r7, #11]
 800546c:	3301      	adds	r3, #1
 800546e:	60fb      	str	r3, [r7, #12]
 8005470:	e00e      	b.n	8005490 <OPENBL_SPI_ReadMemory+0x94>
          OPENBL_SPI_SendByte(OPENBL_MEM_Read(address, memory_index));
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	6879      	ldr	r1, [r7, #4]
 8005476:	4618      	mov	r0, r3
 8005478:	f7ff fdd4 	bl	8005024 <OPENBL_MEM_Read>
 800547c:	4603      	mov	r3, r0
 800547e:	4618      	mov	r0, r3
 8005480:	f001 fa86 	bl	8006990 <__OPENBL_SPI_SendByte_veneer>
          address++;
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	3301      	adds	r3, #1
 8005488:	603b      	str	r3, [r7, #0]
        for (counter = ((uint32_t)data + 1U); counter != 0U; counter--)
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	3b01      	subs	r3, #1
 800548e:	60fb      	str	r3, [r7, #12]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d1ed      	bne.n	8005472 <OPENBL_SPI_ReadMemory+0x76>
}
 8005496:	bf00      	nop
 8005498:	3710      	adds	r7, #16
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}
	...

080054a0 <OPENBL_SPI_WriteMemory>:
/**
 * @brief  This function is used to write in to device memory.
 * @retval None.
 */
void OPENBL_SPI_WriteMemory(void)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b086      	sub	sp, #24
 80054a4:	af00      	add	r7, sp, #0
  uint32_t codesize;
  uint8_t *ramaddress;
  uint8_t data;

  /* Check memory protection then send adequate response */
  if (Common_GetProtectionStatus() != RESET)
 80054a6:	f7fa ffbe 	bl	8000426 <Common_GetProtectionStatus>
 80054aa:	4603      	mov	r3, r0
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d003      	beq.n	80054b8 <OPENBL_SPI_WriteMemory+0x18>
  {
    OPENBL_SPI_SendAcknowledgeByte(NACK_BYTE);
 80054b0:	201f      	movs	r0, #31
 80054b2:	f7fb fd5b 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
        /* Launch Option Bytes reload */
        Common_StartPostProcessing();
      }
    }
  }
}
 80054b6:	e048      	b.n	800554a <OPENBL_SPI_WriteMemory+0xaa>
    OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 80054b8:	2079      	movs	r0, #121	; 0x79
 80054ba:	f7fb fd57 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
    if (OPENBL_SPI_GetAddress(&address) == NACK_BYTE)
 80054be:	463b      	mov	r3, r7
 80054c0:	4618      	mov	r0, r3
 80054c2:	f000 fa21 	bl	8005908 <OPENBL_SPI_GetAddress>
 80054c6:	4603      	mov	r3, r0
 80054c8:	2b1f      	cmp	r3, #31
 80054ca:	d103      	bne.n	80054d4 <OPENBL_SPI_WriteMemory+0x34>
      OPENBL_SPI_SendAcknowledgeByte(NACK_BYTE);
 80054cc:	201f      	movs	r0, #31
 80054ce:	f7fb fd4d 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
}
 80054d2:	e03a      	b.n	800554a <OPENBL_SPI_WriteMemory+0xaa>
      OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 80054d4:	2079      	movs	r0, #121	; 0x79
 80054d6:	f7fb fd49 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
      ramaddress = (uint8_t *)SPI_RAM_Buf;
 80054da:	4b1e      	ldr	r3, [pc, #120]	; (8005554 <OPENBL_SPI_WriteMemory+0xb4>)
 80054dc:	60fb      	str	r3, [r7, #12]
      data = OPENBL_SPI_ReadByte();
 80054de:	f001 fa5b 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 80054e2:	4603      	mov	r3, r0
 80054e4:	72fb      	strb	r3, [r7, #11]
      codesize = (uint32_t)data + 1U;
 80054e6:	7afb      	ldrb	r3, [r7, #11]
 80054e8:	3301      	adds	r3, #1
 80054ea:	607b      	str	r3, [r7, #4]
      xor = data;
 80054ec:	7afb      	ldrb	r3, [r7, #11]
 80054ee:	617b      	str	r3, [r7, #20]
      for (counter = codesize; counter != 0U ; counter--)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	613b      	str	r3, [r7, #16]
 80054f4:	e010      	b.n	8005518 <OPENBL_SPI_WriteMemory+0x78>
        data  = OPENBL_SPI_ReadByte();
 80054f6:	f001 fa4f 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 80054fa:	4603      	mov	r3, r0
 80054fc:	72fb      	strb	r3, [r7, #11]
        xor  ^= data;
 80054fe:	7afb      	ldrb	r3, [r7, #11]
 8005500:	697a      	ldr	r2, [r7, #20]
 8005502:	4053      	eors	r3, r2
 8005504:	617b      	str	r3, [r7, #20]
        *(__IO uint8_t *)(ramaddress) = data;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	7afa      	ldrb	r2, [r7, #11]
 800550a:	701a      	strb	r2, [r3, #0]
        ramaddress++;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	3301      	adds	r3, #1
 8005510:	60fb      	str	r3, [r7, #12]
      for (counter = codesize; counter != 0U ; counter--)
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	3b01      	subs	r3, #1
 8005516:	613b      	str	r3, [r7, #16]
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d1eb      	bne.n	80054f6 <OPENBL_SPI_WriteMemory+0x56>
      if (OPENBL_SPI_ReadByte() != xor)
 800551e:	f001 fa3b 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8005522:	4603      	mov	r3, r0
 8005524:	461a      	mov	r2, r3
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	4293      	cmp	r3, r2
 800552a:	d003      	beq.n	8005534 <OPENBL_SPI_WriteMemory+0x94>
        OPENBL_SPI_SendAcknowledgeByte(NACK_BYTE);
 800552c:	201f      	movs	r0, #31
 800552e:	f7fb fd1d 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
}
 8005532:	e00a      	b.n	800554a <OPENBL_SPI_WriteMemory+0xaa>
        OPENBL_MEM_Write(address, (uint8_t *)SPI_RAM_Buf, codesize);
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	687a      	ldr	r2, [r7, #4]
 8005538:	4906      	ldr	r1, [pc, #24]	; (8005554 <OPENBL_SPI_WriteMemory+0xb4>)
 800553a:	4618      	mov	r0, r3
 800553c:	f7ff fda2 	bl	8005084 <OPENBL_MEM_Write>
        OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 8005540:	2079      	movs	r0, #121	; 0x79
 8005542:	f7fb fd13 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
        Common_StartPostProcessing();
 8005546:	f7fa ff8f 	bl	8000468 <Common_StartPostProcessing>
}
 800554a:	bf00      	nop
 800554c:	3718      	adds	r7, #24
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}
 8005552:	bf00      	nop
 8005554:	20000510 	.word	0x20000510

08005558 <OPENBL_SPI_Go>:
/**
  * @brief  This function is used to jump to the user application.
  * @retval None.
  */
void OPENBL_SPI_Go(void)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b082      	sub	sp, #8
 800555c:	af00      	add	r7, sp, #0
  uint32_t address;
  uint8_t status;

  /* Check memory protection then send adequate response */
  if (Common_GetProtectionStatus() != RESET)
 800555e:	f7fa ff62 	bl	8000426 <Common_GetProtectionStatus>
 8005562:	4603      	mov	r3, r0
 8005564:	2b00      	cmp	r3, #0
 8005566:	d003      	beq.n	8005570 <OPENBL_SPI_Go+0x18>
  {
    OPENBL_SPI_SendAcknowledgeByte(NACK_BYTE);
 8005568:	201f      	movs	r0, #31
 800556a:	f7fb fcff 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>

        OPENBL_MEM_JumpToAddress(address);
      }
    }
  }
}
 800556e:	e021      	b.n	80055b4 <OPENBL_SPI_Go+0x5c>
    OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 8005570:	2079      	movs	r0, #121	; 0x79
 8005572:	f7fb fcfb 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
    if (OPENBL_SPI_GetAddress(&address) == NACK_BYTE)
 8005576:	463b      	mov	r3, r7
 8005578:	4618      	mov	r0, r3
 800557a:	f000 f9c5 	bl	8005908 <OPENBL_SPI_GetAddress>
 800557e:	4603      	mov	r3, r0
 8005580:	2b1f      	cmp	r3, #31
 8005582:	d103      	bne.n	800558c <OPENBL_SPI_Go+0x34>
      OPENBL_SPI_SendAcknowledgeByte(NACK_BYTE);
 8005584:	201f      	movs	r0, #31
 8005586:	f7fb fcf1 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
}
 800558a:	e013      	b.n	80055b4 <OPENBL_SPI_Go+0x5c>
      status = OPENBL_MEM_CheckJumpAddress(address);
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	4618      	mov	r0, r3
 8005590:	f7ff feae 	bl	80052f0 <OPENBL_MEM_CheckJumpAddress>
 8005594:	4603      	mov	r3, r0
 8005596:	71fb      	strb	r3, [r7, #7]
      if (status == 0U)
 8005598:	79fb      	ldrb	r3, [r7, #7]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d103      	bne.n	80055a6 <OPENBL_SPI_Go+0x4e>
        OPENBL_SPI_SendAcknowledgeByte(NACK_BYTE);
 800559e:	201f      	movs	r0, #31
 80055a0:	f7fb fce4 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
}
 80055a4:	e006      	b.n	80055b4 <OPENBL_SPI_Go+0x5c>
        OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 80055a6:	2079      	movs	r0, #121	; 0x79
 80055a8:	f7fb fce0 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
        OPENBL_MEM_JumpToAddress(address);
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	4618      	mov	r0, r3
 80055b0:	f7ff fe08 	bl	80051c4 <OPENBL_MEM_JumpToAddress>
}
 80055b4:	bf00      	nop
 80055b6:	3708      	adds	r7, #8
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}

080055bc <OPENBL_SPI_ReadoutProtect>:
/**
 * @brief  This function is used to enable readout protection.
 * @retval None.
 */
void OPENBL_SPI_ReadoutProtect(void)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	af00      	add	r7, sp, #0
  /* Check memory protection then send adequate response */
  if (Common_GetProtectionStatus() != RESET)
 80055c0:	f7fa ff31 	bl	8000426 <Common_GetProtectionStatus>
 80055c4:	4603      	mov	r3, r0
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d003      	beq.n	80055d2 <OPENBL_SPI_ReadoutProtect+0x16>
  {
    OPENBL_SPI_SendAcknowledgeByte(NACK_BYTE);
 80055ca:	201f      	movs	r0, #31
 80055cc:	f7fb fcce 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
    OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);

    /* Launch Option Bytes reload */
    Common_StartPostProcessing();
  }
}
 80055d0:	e00c      	b.n	80055ec <OPENBL_SPI_ReadoutProtect+0x30>
    OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 80055d2:	2079      	movs	r0, #121	; 0x79
 80055d4:	f7fb fcca 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
    OPENBL_MEM_SetReadOutProtection(OPENBL_DEFAULT_MEM, ENABLE);
 80055d8:	2101      	movs	r1, #1
 80055da:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80055de:	f7ff fd7f 	bl	80050e0 <OPENBL_MEM_SetReadOutProtection>
    OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 80055e2:	2079      	movs	r0, #121	; 0x79
 80055e4:	f7fb fcc2 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
    Common_StartPostProcessing();
 80055e8:	f7fa ff3e 	bl	8000468 <Common_StartPostProcessing>
}
 80055ec:	bf00      	nop
 80055ee:	bd80      	pop	{r7, pc}

080055f0 <OPENBL_SPI_ReadoutUnprotect>:
 *         so the send of the second acknowledge after disabling the read protection
 *         is not possible, this is why the two ACKs are sent successively
 * @retval None.
 */
void OPENBL_SPI_ReadoutUnprotect(void)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	af00      	add	r7, sp, #0
  OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 80055f4:	2079      	movs	r0, #121	; 0x79
 80055f6:	f7fb fcb9 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>

  OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 80055fa:	2079      	movs	r0, #121	; 0x79
 80055fc:	f7fb fcb6 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>

  /* Disable the read protection */
  OPENBL_MEM_SetReadOutProtection(OPENBL_DEFAULT_MEM, DISABLE);
 8005600:	2100      	movs	r1, #0
 8005602:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8005606:	f7ff fd6b 	bl	80050e0 <OPENBL_MEM_SetReadOutProtection>

  /* Launch Option Bytes reload and reset system */
  Common_StartPostProcessing();
 800560a:	f7fa ff2d 	bl	8000468 <Common_StartPostProcessing>
}
 800560e:	bf00      	nop
 8005610:	bd80      	pop	{r7, pc}
	...

08005614 <OPENBL_SPI_EraseMemory>:
/**
 * @brief  This function is used to erase a memory.
 * @retval None.
 */
void OPENBL_SPI_EraseMemory(void)
{
 8005614:	b590      	push	{r4, r7, lr}
 8005616:	b089      	sub	sp, #36	; 0x24
 8005618:	af00      	add	r7, sp, #0
  uint32_t xor;
  uint32_t counter;
  uint32_t numpage;
  uint16_t data;
  ErrorStatus error_value;
  uint8_t status = ACK_BYTE;
 800561a:	2379      	movs	r3, #121	; 0x79
 800561c:	75fb      	strb	r3, [r7, #23]
  uint8_t *ramaddress;

  ramaddress = (uint8_t *) SPI_RAM_Buf;
 800561e:	4b74      	ldr	r3, [pc, #464]	; (80057f0 <OPENBL_SPI_EraseMemory+0x1dc>)
 8005620:	613b      	str	r3, [r7, #16]

  /* Check if the memory is not protected */
  if (Common_GetProtectionStatus() != RESET)
 8005622:	f7fa ff00 	bl	8000426 <Common_GetProtectionStatus>
 8005626:	4603      	mov	r3, r0
 8005628:	2b00      	cmp	r3, #0
 800562a:	d003      	beq.n	8005634 <OPENBL_SPI_EraseMemory+0x20>
  {
    OPENBL_SPI_SendAcknowledgeByte(NACK_BYTE);
 800562c:	201f      	movs	r0, #31
 800562e:	f7fb fc9d 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
      }
    }

    OPENBL_SPI_SendAcknowledgeByte(status);
  }
}
 8005632:	e0d8      	b.n	80057e6 <OPENBL_SPI_EraseMemory+0x1d2>
    OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 8005634:	2079      	movs	r0, #121	; 0x79
 8005636:	f7fb fc99 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
    data = OPENBL_SPI_ReadByte();
 800563a:	f001 f9ad 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 800563e:	4603      	mov	r3, r0
 8005640:	81fb      	strh	r3, [r7, #14]
    data = (uint16_t)(data << 8) | OPENBL_SPI_ReadByte();
 8005642:	89fb      	ldrh	r3, [r7, #14]
 8005644:	021b      	lsls	r3, r3, #8
 8005646:	b29c      	uxth	r4, r3
 8005648:	f001 f9a6 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 800564c:	4603      	mov	r3, r0
 800564e:	b29b      	uxth	r3, r3
 8005650:	4323      	orrs	r3, r4
 8005652:	81fb      	strh	r3, [r7, #14]
    xor  = ((uint32_t)data & 0xFF00U) >> 8;
 8005654:	89fb      	ldrh	r3, [r7, #14]
 8005656:	0a1b      	lsrs	r3, r3, #8
 8005658:	b29b      	uxth	r3, r3
 800565a:	61fb      	str	r3, [r7, #28]
    xor ^= (uint32_t)data & 0x00FFU;
 800565c:	89fb      	ldrh	r3, [r7, #14]
 800565e:	b2db      	uxtb	r3, r3
 8005660:	69fa      	ldr	r2, [r7, #28]
 8005662:	4053      	eors	r3, r2
 8005664:	61fb      	str	r3, [r7, #28]
    if ((data & 0xFFF0U) == 0xFFF0U)
 8005666:	89fa      	ldrh	r2, [r7, #14]
 8005668:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 800566c:	4013      	ands	r3, r2
 800566e:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8005672:	4293      	cmp	r3, r2
 8005674:	d13d      	bne.n	80056f2 <OPENBL_SPI_EraseMemory+0xde>
      if (OPENBL_SPI_ReadByte() != (uint8_t) xor)
 8005676:	f001 f98f 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 800567a:	4603      	mov	r3, r0
 800567c:	461a      	mov	r2, r3
 800567e:	69fb      	ldr	r3, [r7, #28]
 8005680:	b2db      	uxtb	r3, r3
 8005682:	429a      	cmp	r2, r3
 8005684:	d002      	beq.n	800568c <OPENBL_SPI_EraseMemory+0x78>
        status = NACK_BYTE;
 8005686:	231f      	movs	r3, #31
 8005688:	75fb      	strb	r3, [r7, #23]
 800568a:	e0a8      	b.n	80057de <OPENBL_SPI_EraseMemory+0x1ca>
        if ((data == 0xFFFFU) || (data == 0xFFFEU) || (data == 0xFFFDU))
 800568c:	89fb      	ldrh	r3, [r7, #14]
 800568e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005692:	4293      	cmp	r3, r2
 8005694:	d009      	beq.n	80056aa <OPENBL_SPI_EraseMemory+0x96>
 8005696:	89fb      	ldrh	r3, [r7, #14]
 8005698:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800569c:	4293      	cmp	r3, r2
 800569e:	d004      	beq.n	80056aa <OPENBL_SPI_EraseMemory+0x96>
 80056a0:	89fb      	ldrh	r3, [r7, #14]
 80056a2:	f64f 72fd 	movw	r2, #65533	; 0xfffd
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d120      	bne.n	80056ec <OPENBL_SPI_EraseMemory+0xd8>
          ramaddress[0] = (uint8_t)(data & 0x00FFU);
 80056aa:	89fb      	ldrh	r3, [r7, #14]
 80056ac:	b2da      	uxtb	r2, r3
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	701a      	strb	r2, [r3, #0]
          ramaddress[1] = (uint8_t)((data & 0xFF00U) >> 8);
 80056b2:	89fb      	ldrh	r3, [r7, #14]
 80056b4:	0a1b      	lsrs	r3, r3, #8
 80056b6:	b29a      	uxth	r2, r3
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	3301      	adds	r3, #1
 80056bc:	b2d2      	uxtb	r2, r2
 80056be:	701a      	strb	r2, [r3, #0]
          OPENBL_SPI_EnableBusyState();
 80056c0:	f7fb fc6e 	bl	8000fa0 <OPENBL_SPI_EnableBusyState>
          error_value = OPENBL_MEM_MassErase(OPENBL_DEFAULT_MEM, (uint8_t *) SPI_RAM_Buf, SPI_RAM_BUFFER_SIZE);
 80056c4:	f240 428c 	movw	r2, #1164	; 0x48c
 80056c8:	4949      	ldr	r1, [pc, #292]	; (80057f0 <OPENBL_SPI_EraseMemory+0x1dc>)
 80056ca:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80056ce:	f7ff fda3 	bl	8005218 <OPENBL_MEM_MassErase>
 80056d2:	4603      	mov	r3, r0
 80056d4:	71fb      	strb	r3, [r7, #7]
          OPENBL_SPI_DisableBusyState();
 80056d6:	f7fb fc6f 	bl	8000fb8 <OPENBL_SPI_DisableBusyState>
          if (error_value == SUCCESS)
 80056da:	79fb      	ldrb	r3, [r7, #7]
 80056dc:	2b01      	cmp	r3, #1
 80056de:	d102      	bne.n	80056e6 <OPENBL_SPI_EraseMemory+0xd2>
            status = ACK_BYTE;
 80056e0:	2379      	movs	r3, #121	; 0x79
 80056e2:	75fb      	strb	r3, [r7, #23]
          if (error_value == SUCCESS)
 80056e4:	e07b      	b.n	80057de <OPENBL_SPI_EraseMemory+0x1ca>
            status = NACK_BYTE;
 80056e6:	231f      	movs	r3, #31
 80056e8:	75fb      	strb	r3, [r7, #23]
          if (error_value == SUCCESS)
 80056ea:	e078      	b.n	80057de <OPENBL_SPI_EraseMemory+0x1ca>
          status = NACK_BYTE;
 80056ec:	231f      	movs	r3, #31
 80056ee:	75fb      	strb	r3, [r7, #23]
 80056f0:	e075      	b.n	80057de <OPENBL_SPI_EraseMemory+0x1ca>
      if (OPENBL_SPI_ReadByte() != (uint8_t) xor)
 80056f2:	f001 f951 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 80056f6:	4603      	mov	r3, r0
 80056f8:	461a      	mov	r2, r3
 80056fa:	69fb      	ldr	r3, [r7, #28]
 80056fc:	b2db      	uxtb	r3, r3
 80056fe:	429a      	cmp	r2, r3
 8005700:	d002      	beq.n	8005708 <OPENBL_SPI_EraseMemory+0xf4>
        status = NACK_BYTE;
 8005702:	231f      	movs	r3, #31
 8005704:	75fb      	strb	r3, [r7, #23]
 8005706:	e06a      	b.n	80057de <OPENBL_SPI_EraseMemory+0x1ca>
        OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 8005708:	2079      	movs	r0, #121	; 0x79
 800570a:	f7fb fc2f 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
        ramaddress = (uint8_t *) SPI_RAM_Buf;
 800570e:	4b38      	ldr	r3, [pc, #224]	; (80057f0 <OPENBL_SPI_EraseMemory+0x1dc>)
 8005710:	613b      	str	r3, [r7, #16]
        numpage = (uint32_t)data + 1U;
 8005712:	89fb      	ldrh	r3, [r7, #14]
 8005714:	3301      	adds	r3, #1
 8005716:	60bb      	str	r3, [r7, #8]
        *ramaddress = (uint8_t)(numpage & 0x00FFU);
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	b2da      	uxtb	r2, r3
 800571c:	693b      	ldr	r3, [r7, #16]
 800571e:	701a      	strb	r2, [r3, #0]
        ramaddress++;
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	3301      	adds	r3, #1
 8005724:	613b      	str	r3, [r7, #16]
        *ramaddress = (uint8_t)((numpage & 0xFF00U) >> 8);
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	0a1b      	lsrs	r3, r3, #8
 800572a:	b2da      	uxtb	r2, r3
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	701a      	strb	r2, [r3, #0]
        ramaddress++;
 8005730:	693b      	ldr	r3, [r7, #16]
 8005732:	3301      	adds	r3, #1
 8005734:	613b      	str	r3, [r7, #16]
        xor = 0U;
 8005736:	2300      	movs	r3, #0
 8005738:	61fb      	str	r3, [r7, #28]
        for (counter = numpage; counter != 0U ; counter--)
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	61bb      	str	r3, [r7, #24]
 800573e:	e02e      	b.n	800579e <OPENBL_SPI_EraseMemory+0x18a>
          data  = OPENBL_SPI_ReadByte();
 8005740:	f001 f92a 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8005744:	4603      	mov	r3, r0
 8005746:	81fb      	strh	r3, [r7, #14]
          xor  ^= data;
 8005748:	89fb      	ldrh	r3, [r7, #14]
 800574a:	69fa      	ldr	r2, [r7, #28]
 800574c:	4053      	eors	r3, r2
 800574e:	61fb      	str	r3, [r7, #28]
          data  = (uint16_t)((data & 0x00FFU) << 8);
 8005750:	89fb      	ldrh	r3, [r7, #14]
 8005752:	021b      	lsls	r3, r3, #8
 8005754:	81fb      	strh	r3, [r7, #14]
          data |= (uint8_t)(OPENBL_SPI_ReadByte() & 0x00FFU);
 8005756:	f001 f91f 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 800575a:	4603      	mov	r3, r0
 800575c:	b29a      	uxth	r2, r3
 800575e:	89fb      	ldrh	r3, [r7, #14]
 8005760:	4313      	orrs	r3, r2
 8005762:	81fb      	strh	r3, [r7, #14]
          xor  ^= ((uint32_t)data & 0x00FFU);
 8005764:	89fb      	ldrh	r3, [r7, #14]
 8005766:	b2db      	uxtb	r3, r3
 8005768:	69fa      	ldr	r2, [r7, #28]
 800576a:	4053      	eors	r3, r2
 800576c:	61fb      	str	r3, [r7, #28]
          if (counter < (SPI_RAM_BUFFER_SIZE / 2U))
 800576e:	69bb      	ldr	r3, [r7, #24]
 8005770:	f240 2245 	movw	r2, #581	; 0x245
 8005774:	4293      	cmp	r3, r2
 8005776:	d80f      	bhi.n	8005798 <OPENBL_SPI_EraseMemory+0x184>
            *ramaddress = (uint8_t)(data & 0x00FFU);
 8005778:	89fb      	ldrh	r3, [r7, #14]
 800577a:	b2da      	uxtb	r2, r3
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	701a      	strb	r2, [r3, #0]
            ramaddress++;
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	3301      	adds	r3, #1
 8005784:	613b      	str	r3, [r7, #16]
            *ramaddress = (uint8_t)((data & 0xFF00U) >> 8);
 8005786:	89fb      	ldrh	r3, [r7, #14]
 8005788:	0a1b      	lsrs	r3, r3, #8
 800578a:	b29b      	uxth	r3, r3
 800578c:	b2da      	uxtb	r2, r3
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	701a      	strb	r2, [r3, #0]
            ramaddress++;
 8005792:	693b      	ldr	r3, [r7, #16]
 8005794:	3301      	adds	r3, #1
 8005796:	613b      	str	r3, [r7, #16]
        for (counter = numpage; counter != 0U ; counter--)
 8005798:	69bb      	ldr	r3, [r7, #24]
 800579a:	3b01      	subs	r3, #1
 800579c:	61bb      	str	r3, [r7, #24]
 800579e:	69bb      	ldr	r3, [r7, #24]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d1cd      	bne.n	8005740 <OPENBL_SPI_EraseMemory+0x12c>
        if (OPENBL_SPI_ReadByte() != (uint8_t) xor)
 80057a4:	f001 f8f8 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 80057a8:	4603      	mov	r3, r0
 80057aa:	461a      	mov	r2, r3
 80057ac:	69fb      	ldr	r3, [r7, #28]
 80057ae:	b2db      	uxtb	r3, r3
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d002      	beq.n	80057ba <OPENBL_SPI_EraseMemory+0x1a6>
          status = NACK_BYTE;
 80057b4:	231f      	movs	r3, #31
 80057b6:	75fb      	strb	r3, [r7, #23]
 80057b8:	e011      	b.n	80057de <OPENBL_SPI_EraseMemory+0x1ca>
          OPENBL_SPI_EnableBusyState();
 80057ba:	f7fb fbf1 	bl	8000fa0 <OPENBL_SPI_EnableBusyState>
          error_value = OPENBL_MEM_Erase(OPENBL_DEFAULT_MEM, (uint8_t *) SPI_RAM_Buf, SPI_RAM_BUFFER_SIZE);
 80057be:	f240 428c 	movw	r2, #1164	; 0x48c
 80057c2:	490b      	ldr	r1, [pc, #44]	; (80057f0 <OPENBL_SPI_EraseMemory+0x1dc>)
 80057c4:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80057c8:	f7ff fd5c 	bl	8005284 <OPENBL_MEM_Erase>
 80057cc:	4603      	mov	r3, r0
 80057ce:	71fb      	strb	r3, [r7, #7]
          OPENBL_SPI_DisableBusyState();
 80057d0:	f7fb fbf2 	bl	8000fb8 <OPENBL_SPI_DisableBusyState>
          if (error_value == SUCCESS)
 80057d4:	79fb      	ldrb	r3, [r7, #7]
 80057d6:	2b01      	cmp	r3, #1
 80057d8:	d101      	bne.n	80057de <OPENBL_SPI_EraseMemory+0x1ca>
            status = ACK_BYTE;
 80057da:	2379      	movs	r3, #121	; 0x79
 80057dc:	75fb      	strb	r3, [r7, #23]
    OPENBL_SPI_SendAcknowledgeByte(status);
 80057de:	7dfb      	ldrb	r3, [r7, #23]
 80057e0:	4618      	mov	r0, r3
 80057e2:	f7fb fbc3 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
}
 80057e6:	bf00      	nop
 80057e8:	3724      	adds	r7, #36	; 0x24
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bd90      	pop	{r4, r7, pc}
 80057ee:	bf00      	nop
 80057f0:	20000510 	.word	0x20000510

080057f4 <OPENBL_SPI_WriteProtect>:
/**
 * @brief  This function is used to enable write protect.
 * @retval None.
 */
void OPENBL_SPI_WriteProtect(void)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b084      	sub	sp, #16
 80057f8:	af00      	add	r7, sp, #0
  uint8_t xor;
  ErrorStatus error_value;
  uint8_t *ramaddress;

  /* Check if the memory is not protected */
  if (Common_GetProtectionStatus() != RESET)
 80057fa:	f7fa fe14 	bl	8000426 <Common_GetProtectionStatus>
 80057fe:	4603      	mov	r3, r0
 8005800:	2b00      	cmp	r3, #0
 8005802:	d003      	beq.n	800580c <OPENBL_SPI_WriteProtect+0x18>
  {
    OPENBL_SPI_SendAcknowledgeByte(NACK_BYTE);
 8005804:	201f      	movs	r0, #31
 8005806:	f7fb fbb1 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
          Common_StartPostProcessing();
        }
      }
    }
  }
}
 800580a:	e053      	b.n	80058b4 <OPENBL_SPI_WriteProtect+0xc0>
    OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 800580c:	2079      	movs	r0, #121	; 0x79
 800580e:	f7fb fbad 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
    data = OPENBL_SPI_ReadByte();
 8005812:	f001 f8c1 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8005816:	4603      	mov	r3, r0
 8005818:	71fb      	strb	r3, [r7, #7]
    xor  = ~data;
 800581a:	79fb      	ldrb	r3, [r7, #7]
 800581c:	43db      	mvns	r3, r3
 800581e:	73bb      	strb	r3, [r7, #14]
    if (OPENBL_SPI_ReadByte() != xor)
 8005820:	f001 f8ba 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8005824:	4603      	mov	r3, r0
 8005826:	461a      	mov	r2, r3
 8005828:	7bbb      	ldrb	r3, [r7, #14]
 800582a:	4293      	cmp	r3, r2
 800582c:	d003      	beq.n	8005836 <OPENBL_SPI_WriteProtect+0x42>
      OPENBL_SPI_SendAcknowledgeByte(NACK_BYTE);
 800582e:	201f      	movs	r0, #31
 8005830:	f7fb fb9c 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
}
 8005834:	e03e      	b.n	80058b4 <OPENBL_SPI_WriteProtect+0xc0>
      OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 8005836:	2079      	movs	r0, #121	; 0x79
 8005838:	f7fb fb98 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
      ramaddress = (uint8_t *) SPI_RAM_Buf;
 800583c:	4b1f      	ldr	r3, [pc, #124]	; (80058bc <OPENBL_SPI_WriteProtect+0xc8>)
 800583e:	60bb      	str	r3, [r7, #8]
      length     = data + 1U;
 8005840:	79fb      	ldrb	r3, [r7, #7]
 8005842:	3301      	adds	r3, #1
 8005844:	71bb      	strb	r3, [r7, #6]
      xor = 0U;
 8005846:	2300      	movs	r3, #0
 8005848:	73bb      	strb	r3, [r7, #14]
      for (counter = (length); counter != 0U ; counter--)
 800584a:	79bb      	ldrb	r3, [r7, #6]
 800584c:	73fb      	strb	r3, [r7, #15]
 800584e:	e010      	b.n	8005872 <OPENBL_SPI_WriteProtect+0x7e>
        data  = OPENBL_SPI_ReadByte();
 8005850:	f001 f8a2 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8005854:	4603      	mov	r3, r0
 8005856:	71fb      	strb	r3, [r7, #7]
        xor  ^= data;
 8005858:	7bba      	ldrb	r2, [r7, #14]
 800585a:	79fb      	ldrb	r3, [r7, #7]
 800585c:	4053      	eors	r3, r2
 800585e:	73bb      	strb	r3, [r7, #14]
        *(__IO uint8_t *)(ramaddress) = (uint8_t) data;
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	79fa      	ldrb	r2, [r7, #7]
 8005864:	701a      	strb	r2, [r3, #0]
        ramaddress++;
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	3301      	adds	r3, #1
 800586a:	60bb      	str	r3, [r7, #8]
      for (counter = (length); counter != 0U ; counter--)
 800586c:	7bfb      	ldrb	r3, [r7, #15]
 800586e:	3b01      	subs	r3, #1
 8005870:	73fb      	strb	r3, [r7, #15]
 8005872:	7bfb      	ldrb	r3, [r7, #15]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d1eb      	bne.n	8005850 <OPENBL_SPI_WriteProtect+0x5c>
      if (OPENBL_SPI_ReadByte() != (uint8_t) xor)
 8005878:	f001 f88e 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 800587c:	4603      	mov	r3, r0
 800587e:	461a      	mov	r2, r3
 8005880:	7bbb      	ldrb	r3, [r7, #14]
 8005882:	4293      	cmp	r3, r2
 8005884:	d003      	beq.n	800588e <OPENBL_SPI_WriteProtect+0x9a>
        OPENBL_SPI_SendAcknowledgeByte(NACK_BYTE);
 8005886:	201f      	movs	r0, #31
 8005888:	f7fb fb70 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
}
 800588c:	e012      	b.n	80058b4 <OPENBL_SPI_WriteProtect+0xc0>
        ramaddress = (uint8_t *) SPI_RAM_Buf;
 800588e:	4b0b      	ldr	r3, [pc, #44]	; (80058bc <OPENBL_SPI_WriteProtect+0xc8>)
 8005890:	60bb      	str	r3, [r7, #8]
        error_value = OPENBL_MEM_SetWriteProtection(ENABLE, OPENBL_DEFAULT_MEM, ramaddress, length);
 8005892:	79bb      	ldrb	r3, [r7, #6]
 8005894:	68ba      	ldr	r2, [r7, #8]
 8005896:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 800589a:	2001      	movs	r0, #1
 800589c:	f7ff fc5a 	bl	8005154 <OPENBL_MEM_SetWriteProtection>
 80058a0:	4603      	mov	r3, r0
 80058a2:	717b      	strb	r3, [r7, #5]
        OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 80058a4:	2079      	movs	r0, #121	; 0x79
 80058a6:	f7fb fb61 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
        if (error_value == SUCCESS)
 80058aa:	797b      	ldrb	r3, [r7, #5]
 80058ac:	2b01      	cmp	r3, #1
 80058ae:	d101      	bne.n	80058b4 <OPENBL_SPI_WriteProtect+0xc0>
          Common_StartPostProcessing();
 80058b0:	f7fa fdda 	bl	8000468 <Common_StartPostProcessing>
}
 80058b4:	bf00      	nop
 80058b6:	3710      	adds	r7, #16
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}
 80058bc:	20000510 	.word	0x20000510

080058c0 <OPENBL_SPI_WriteUnprotect>:
/**
 * @brief  This function is used to disable write protect.
 * @retval None.
 */
void OPENBL_SPI_WriteUnprotect(void)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b082      	sub	sp, #8
 80058c4:	af00      	add	r7, sp, #0
  ErrorStatus error_value;

  /* Check if the memory is not protected */
  if (Common_GetProtectionStatus() != RESET)
 80058c6:	f7fa fdae 	bl	8000426 <Common_GetProtectionStatus>
 80058ca:	4603      	mov	r3, r0
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d003      	beq.n	80058d8 <OPENBL_SPI_WriteUnprotect+0x18>
  {
    OPENBL_SPI_SendAcknowledgeByte(NACK_BYTE);
 80058d0:	201f      	movs	r0, #31
 80058d2:	f7fb fb4b 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
    if (error_value == SUCCESS)
    {
      Common_StartPostProcessing();
    }
  }
}
 80058d6:	e013      	b.n	8005900 <OPENBL_SPI_WriteUnprotect+0x40>
    OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 80058d8:	2079      	movs	r0, #121	; 0x79
 80058da:	f7fb fb47 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
    error_value = OPENBL_MEM_SetWriteProtection(DISABLE, OPENBL_DEFAULT_MEM, NULL, 0);
 80058de:	2300      	movs	r3, #0
 80058e0:	2200      	movs	r2, #0
 80058e2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 80058e6:	2000      	movs	r0, #0
 80058e8:	f7ff fc34 	bl	8005154 <OPENBL_MEM_SetWriteProtection>
 80058ec:	4603      	mov	r3, r0
 80058ee:	71fb      	strb	r3, [r7, #7]
    OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 80058f0:	2079      	movs	r0, #121	; 0x79
 80058f2:	f7fb fb3b 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
    if (error_value == SUCCESS)
 80058f6:	79fb      	ldrb	r3, [r7, #7]
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d101      	bne.n	8005900 <OPENBL_SPI_WriteUnprotect+0x40>
      Common_StartPostProcessing();
 80058fc:	f7fa fdb4 	bl	8000468 <Common_StartPostProcessing>
}
 8005900:	bf00      	nop
 8005902:	3708      	adds	r7, #8
 8005904:	46bd      	mov	sp, r7
 8005906:	bd80      	pop	{r7, pc}

08005908 <OPENBL_SPI_GetAddress>:
/**
 * @brief  This function is used to get a valid address.
 * @retval Returns NACK status in case of error else returns ACK status.
 */
uint8_t OPENBL_SPI_GetAddress(uint32_t *Address)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b084      	sub	sp, #16
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  uint8_t data[4] = {0, 0, 0, 0};
 8005910:	2300      	movs	r3, #0
 8005912:	60bb      	str	r3, [r7, #8]
  uint8_t status;
  uint8_t xor;

  data[3] = OPENBL_SPI_ReadByte();
 8005914:	f001 f840 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8005918:	4603      	mov	r3, r0
 800591a:	72fb      	strb	r3, [r7, #11]
  data[2] = OPENBL_SPI_ReadByte();
 800591c:	f001 f83c 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8005920:	4603      	mov	r3, r0
 8005922:	72bb      	strb	r3, [r7, #10]
  data[1] = OPENBL_SPI_ReadByte();
 8005924:	f001 f838 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8005928:	4603      	mov	r3, r0
 800592a:	727b      	strb	r3, [r7, #9]
  data[0] = OPENBL_SPI_ReadByte();
 800592c:	f001 f834 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8005930:	4603      	mov	r3, r0
 8005932:	723b      	strb	r3, [r7, #8]

  xor = data[3] ^ data[2] ^ data[1] ^ data[0];
 8005934:	7afa      	ldrb	r2, [r7, #11]
 8005936:	7abb      	ldrb	r3, [r7, #10]
 8005938:	4053      	eors	r3, r2
 800593a:	b2da      	uxtb	r2, r3
 800593c:	7a7b      	ldrb	r3, [r7, #9]
 800593e:	4053      	eors	r3, r2
 8005940:	b2da      	uxtb	r2, r3
 8005942:	7a3b      	ldrb	r3, [r7, #8]
 8005944:	4053      	eors	r3, r2
 8005946:	73bb      	strb	r3, [r7, #14]

  /* Check the integrity of received data */
  if (OPENBL_SPI_ReadByte() != xor)
 8005948:	f001 f826 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 800594c:	4603      	mov	r3, r0
 800594e:	461a      	mov	r2, r3
 8005950:	7bbb      	ldrb	r3, [r7, #14]
 8005952:	4293      	cmp	r3, r2
 8005954:	d002      	beq.n	800595c <OPENBL_SPI_GetAddress+0x54>
  {
    status = NACK_BYTE;
 8005956:	231f      	movs	r3, #31
 8005958:	73fb      	strb	r3, [r7, #15]
 800595a:	e018      	b.n	800598e <OPENBL_SPI_GetAddress+0x86>
  }
  else
  {

    *Address = ((uint32_t)data[3] << 24) | ((uint32_t)data[2] << 16) | ((uint32_t)data[1] << 8) | (uint32_t)data[0];
 800595c:	7afb      	ldrb	r3, [r7, #11]
 800595e:	061a      	lsls	r2, r3, #24
 8005960:	7abb      	ldrb	r3, [r7, #10]
 8005962:	041b      	lsls	r3, r3, #16
 8005964:	431a      	orrs	r2, r3
 8005966:	7a7b      	ldrb	r3, [r7, #9]
 8005968:	021b      	lsls	r3, r3, #8
 800596a:	4313      	orrs	r3, r2
 800596c:	7a3a      	ldrb	r2, [r7, #8]
 800596e:	431a      	orrs	r2, r3
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	601a      	str	r2, [r3, #0]

    /* Check if received address is valid or not */
    if (OPENBL_MEM_GetAddressArea(*Address) == AREA_ERROR)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4618      	mov	r0, r3
 800597a:	f7ff fae7 	bl	8004f4c <OPENBL_MEM_GetAddressArea>
 800597e:	4603      	mov	r3, r0
 8005980:	2b00      	cmp	r3, #0
 8005982:	d102      	bne.n	800598a <OPENBL_SPI_GetAddress+0x82>
    {
      status = NACK_BYTE;
 8005984:	231f      	movs	r3, #31
 8005986:	73fb      	strb	r3, [r7, #15]
 8005988:	e001      	b.n	800598e <OPENBL_SPI_GetAddress+0x86>
    }
    else
    {
      status = ACK_BYTE;
 800598a:	2379      	movs	r3, #121	; 0x79
 800598c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800598e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005990:	4618      	mov	r0, r3
 8005992:	3710      	adds	r7, #16
 8005994:	46bd      	mov	sp, r7
 8005996:	bd80      	pop	{r7, pc}

08005998 <OPENBL_SPI_SpecialCommand>:
/**
 * @brief  This function is used to execute special read commands.
 * @retval None.
 */
void OPENBL_SPI_SpecialCommand(void)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b084      	sub	sp, #16
 800599c:	af00      	add	r7, sp, #0
  uint8_t index;
  uint8_t data;
  uint8_t xor;

  /* Point to the RAM SPI buffer to gain size and reliability */
  special_cmd = (OPENBL_SpecialCmdTypeDef *)(uint32_t) SPI_RAM_Buf;
 800599e:	4b3b      	ldr	r3, [pc, #236]	; (8005a8c <OPENBL_SPI_SpecialCommand+0xf4>)
 80059a0:	60bb      	str	r3, [r7, #8]

  /* Send special read code acknowledgment */
  OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 80059a2:	2079      	movs	r0, #121	; 0x79
 80059a4:	f7fb fae2 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>

  /* Get the command operation code */
  if (OPENBL_SPI_GetSpecialCmdOpCode(&op_code, OPENBL_SPECIAL_CMD) == NACK_BYTE)
 80059a8:	1d3b      	adds	r3, r7, #4
 80059aa:	2101      	movs	r1, #1
 80059ac:	4618      	mov	r0, r3
 80059ae:	f000 f9e3 	bl	8005d78 <OPENBL_SPI_GetSpecialCmdOpCode>
 80059b2:	4603      	mov	r3, r0
 80059b4:	2b1f      	cmp	r3, #31
 80059b6:	d103      	bne.n	80059c0 <OPENBL_SPI_SpecialCommand+0x28>
  {
    OPENBL_SPI_SendAcknowledgeByte(NACK_BYTE);
 80059b8:	201f      	movs	r0, #31
 80059ba:	f7fb fad7 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
        /* Send last acknowledgment */
        OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
      }
    }
  }
}
 80059be:	e061      	b.n	8005a84 <OPENBL_SPI_SpecialCommand+0xec>
    OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 80059c0:	2079      	movs	r0, #121	; 0x79
 80059c2:	f7fb fad3 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
    special_cmd->CmdType = OPENBL_SPECIAL_CMD;
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	2201      	movs	r2, #1
 80059ca:	701a      	strb	r2, [r3, #0]
    special_cmd->OpCode  = op_code;
 80059cc:	88ba      	ldrh	r2, [r7, #4]
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	805a      	strh	r2, [r3, #2]
    xor = 0U;
 80059d2:	2300      	movs	r3, #0
 80059d4:	73bb      	strb	r3, [r7, #14]
    data                     = OPENBL_SPI_ReadByte();
 80059d6:	f000 ffdf 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 80059da:	4603      	mov	r3, r0
 80059dc:	71fb      	strb	r3, [r7, #7]
    special_cmd->SizeBuffer1 = ((uint16_t)data) << 8;
 80059de:	79fb      	ldrb	r3, [r7, #7]
 80059e0:	b29b      	uxth	r3, r3
 80059e2:	021b      	lsls	r3, r3, #8
 80059e4:	b29a      	uxth	r2, r3
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	809a      	strh	r2, [r3, #4]
    xor                     ^= data;
 80059ea:	7bba      	ldrb	r2, [r7, #14]
 80059ec:	79fb      	ldrb	r3, [r7, #7]
 80059ee:	4053      	eors	r3, r2
 80059f0:	73bb      	strb	r3, [r7, #14]
    data                      = OPENBL_SPI_ReadByte();
 80059f2:	f000 ffd1 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 80059f6:	4603      	mov	r3, r0
 80059f8:	71fb      	strb	r3, [r7, #7]
    special_cmd->SizeBuffer1 |= (uint16_t)data;
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	889a      	ldrh	r2, [r3, #4]
 80059fe:	79fb      	ldrb	r3, [r7, #7]
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	4313      	orrs	r3, r2
 8005a04:	b29a      	uxth	r2, r3
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	809a      	strh	r2, [r3, #4]
    xor                      ^= data;
 8005a0a:	7bba      	ldrb	r2, [r7, #14]
 8005a0c:	79fb      	ldrb	r3, [r7, #7]
 8005a0e:	4053      	eors	r3, r2
 8005a10:	73bb      	strb	r3, [r7, #14]
    if (special_cmd->SizeBuffer1 > SPECIAL_CMD_SIZE_BUFFER1)
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	889b      	ldrh	r3, [r3, #4]
 8005a16:	2b80      	cmp	r3, #128	; 0x80
 8005a18:	d903      	bls.n	8005a22 <OPENBL_SPI_SpecialCommand+0x8a>
      OPENBL_SPI_SendAcknowledgeByte(NACK_BYTE);
 8005a1a:	201f      	movs	r0, #31
 8005a1c:	f7fb faa6 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
}
 8005a20:	e030      	b.n	8005a84 <OPENBL_SPI_SpecialCommand+0xec>
      if (special_cmd->SizeBuffer1 != 0U)
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	889b      	ldrh	r3, [r3, #4]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d018      	beq.n	8005a5c <OPENBL_SPI_SpecialCommand+0xc4>
        for (index = 0U; index < special_cmd->SizeBuffer1; index++)
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	73fb      	strb	r3, [r7, #15]
 8005a2e:	e00f      	b.n	8005a50 <OPENBL_SPI_SpecialCommand+0xb8>
          data                        = OPENBL_SPI_ReadByte();
 8005a30:	f000 ffb2 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8005a34:	4603      	mov	r3, r0
 8005a36:	71fb      	strb	r3, [r7, #7]
          special_cmd->Buffer1[index] = data;
 8005a38:	7bfb      	ldrb	r3, [r7, #15]
 8005a3a:	68ba      	ldr	r2, [r7, #8]
 8005a3c:	4413      	add	r3, r2
 8005a3e:	79fa      	ldrb	r2, [r7, #7]
 8005a40:	719a      	strb	r2, [r3, #6]
          xor                        ^= data;
 8005a42:	7bba      	ldrb	r2, [r7, #14]
 8005a44:	79fb      	ldrb	r3, [r7, #7]
 8005a46:	4053      	eors	r3, r2
 8005a48:	73bb      	strb	r3, [r7, #14]
        for (index = 0U; index < special_cmd->SizeBuffer1; index++)
 8005a4a:	7bfb      	ldrb	r3, [r7, #15]
 8005a4c:	3301      	adds	r3, #1
 8005a4e:	73fb      	strb	r3, [r7, #15]
 8005a50:	7bfb      	ldrb	r3, [r7, #15]
 8005a52:	b29a      	uxth	r2, r3
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	889b      	ldrh	r3, [r3, #4]
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d3e9      	bcc.n	8005a30 <OPENBL_SPI_SpecialCommand+0x98>
      if (OPENBL_SPI_ReadByte() != xor)
 8005a5c:	f000 ff9c 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8005a60:	4603      	mov	r3, r0
 8005a62:	461a      	mov	r2, r3
 8005a64:	7bbb      	ldrb	r3, [r7, #14]
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d003      	beq.n	8005a72 <OPENBL_SPI_SpecialCommand+0xda>
        OPENBL_SPI_SendAcknowledgeByte(NACK_BYTE);
 8005a6a:	201f      	movs	r0, #31
 8005a6c:	f7fb fa7e 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
}
 8005a70:	e008      	b.n	8005a84 <OPENBL_SPI_SpecialCommand+0xec>
        OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 8005a72:	2079      	movs	r0, #121	; 0x79
 8005a74:	f7fb fa7a 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
        OPENBL_SPI_SpecialCommandProcess(special_cmd);
 8005a78:	68b8      	ldr	r0, [r7, #8]
 8005a7a:	f7fb faa9 	bl	8000fd0 <OPENBL_SPI_SpecialCommandProcess>
        OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 8005a7e:	2079      	movs	r0, #121	; 0x79
 8005a80:	f7fb fa74 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
}
 8005a84:	bf00      	nop
 8005a86:	3710      	adds	r7, #16
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}
 8005a8c:	20000510 	.word	0x20000510

08005a90 <OPENBL_SPI_ExtendedSpecialCommand>:
/**
 * @brief  This function is used to execute special write commands.
 * @retval None.
 */
void OPENBL_SPI_ExtendedSpecialCommand(void)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b084      	sub	sp, #16
 8005a94:	af00      	add	r7, sp, #0
  uint8_t xor;
  uint8_t data;


  /* Point to the RAM SPI buffer to gain size and reliability */
  special_cmd = (OPENBL_SpecialCmdTypeDef *)(uint32_t) SPI_RAM_Buf;
 8005a96:	4b68      	ldr	r3, [pc, #416]	; (8005c38 <OPENBL_SPI_ExtendedSpecialCommand+0x1a8>)
 8005a98:	60bb      	str	r3, [r7, #8]

  /* Send special write code acknowledgment */
  OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 8005a9a:	2079      	movs	r0, #121	; 0x79
 8005a9c:	f7fb fa66 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>

  /* Get the command operation code */
  if (OPENBL_SPI_GetSpecialCmdOpCode(&op_code, OPENBL_EXTENDED_SPECIAL_CMD) == NACK_BYTE)
 8005aa0:	1d3b      	adds	r3, r7, #4
 8005aa2:	2102      	movs	r1, #2
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f000 f967 	bl	8005d78 <OPENBL_SPI_GetSpecialCmdOpCode>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	2b1f      	cmp	r3, #31
 8005aae:	d103      	bne.n	8005ab8 <OPENBL_SPI_ExtendedSpecialCommand+0x28>
  {
    OPENBL_SPI_SendAcknowledgeByte(NACK_BYTE);
 8005ab0:	201f      	movs	r0, #31
 8005ab2:	f7fb fa5b 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
          }
        }
      }
    }
  }
}
 8005ab6:	e0ba      	b.n	8005c2e <OPENBL_SPI_ExtendedSpecialCommand+0x19e>
    OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 8005ab8:	2079      	movs	r0, #121	; 0x79
 8005aba:	f7fb fa57 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
    special_cmd->CmdType = OPENBL_EXTENDED_SPECIAL_CMD;
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	2202      	movs	r2, #2
 8005ac2:	701a      	strb	r2, [r3, #0]
    special_cmd->OpCode  = op_code;
 8005ac4:	88ba      	ldrh	r2, [r7, #4]
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	805a      	strh	r2, [r3, #2]
    xor = 0U;
 8005aca:	2300      	movs	r3, #0
 8005acc:	737b      	strb	r3, [r7, #13]
    data                     = OPENBL_SPI_ReadByte();
 8005ace:	f000 ff63 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	71fb      	strb	r3, [r7, #7]
    special_cmd->SizeBuffer1 = ((uint16_t)data) << 8;
 8005ad6:	79fb      	ldrb	r3, [r7, #7]
 8005ad8:	b29b      	uxth	r3, r3
 8005ada:	021b      	lsls	r3, r3, #8
 8005adc:	b29a      	uxth	r2, r3
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	809a      	strh	r2, [r3, #4]
    xor                     ^= data;
 8005ae2:	7b7a      	ldrb	r2, [r7, #13]
 8005ae4:	79fb      	ldrb	r3, [r7, #7]
 8005ae6:	4053      	eors	r3, r2
 8005ae8:	737b      	strb	r3, [r7, #13]
    data                      = OPENBL_SPI_ReadByte();
 8005aea:	f000 ff55 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8005aee:	4603      	mov	r3, r0
 8005af0:	71fb      	strb	r3, [r7, #7]
    special_cmd->SizeBuffer1 |= (uint16_t)data;
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	889a      	ldrh	r2, [r3, #4]
 8005af6:	79fb      	ldrb	r3, [r7, #7]
 8005af8:	b29b      	uxth	r3, r3
 8005afa:	4313      	orrs	r3, r2
 8005afc:	b29a      	uxth	r2, r3
 8005afe:	68bb      	ldr	r3, [r7, #8]
 8005b00:	809a      	strh	r2, [r3, #4]
    xor                      ^= data;
 8005b02:	7b7a      	ldrb	r2, [r7, #13]
 8005b04:	79fb      	ldrb	r3, [r7, #7]
 8005b06:	4053      	eors	r3, r2
 8005b08:	737b      	strb	r3, [r7, #13]
    if (special_cmd->SizeBuffer1 > SPECIAL_CMD_SIZE_BUFFER1)
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	889b      	ldrh	r3, [r3, #4]
 8005b0e:	2b80      	cmp	r3, #128	; 0x80
 8005b10:	d903      	bls.n	8005b1a <OPENBL_SPI_ExtendedSpecialCommand+0x8a>
      OPENBL_SPI_SendAcknowledgeByte(NACK_BYTE);
 8005b12:	201f      	movs	r0, #31
 8005b14:	f7fb fa2a 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
}
 8005b18:	e089      	b.n	8005c2e <OPENBL_SPI_ExtendedSpecialCommand+0x19e>
      if (special_cmd->SizeBuffer1 != 0U)
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	889b      	ldrh	r3, [r3, #4]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d017      	beq.n	8005b52 <OPENBL_SPI_ExtendedSpecialCommand+0xc2>
        for (index = 0U; index < special_cmd->SizeBuffer1; index++)
 8005b22:	2300      	movs	r3, #0
 8005b24:	81fb      	strh	r3, [r7, #14]
 8005b26:	e00f      	b.n	8005b48 <OPENBL_SPI_ExtendedSpecialCommand+0xb8>
          data                        = OPENBL_SPI_ReadByte();
 8005b28:	f000 ff36 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	71fb      	strb	r3, [r7, #7]
          special_cmd->Buffer1[index] = data;
 8005b30:	89fb      	ldrh	r3, [r7, #14]
 8005b32:	68ba      	ldr	r2, [r7, #8]
 8005b34:	4413      	add	r3, r2
 8005b36:	79fa      	ldrb	r2, [r7, #7]
 8005b38:	719a      	strb	r2, [r3, #6]
          xor                        ^= data;
 8005b3a:	7b7a      	ldrb	r2, [r7, #13]
 8005b3c:	79fb      	ldrb	r3, [r7, #7]
 8005b3e:	4053      	eors	r3, r2
 8005b40:	737b      	strb	r3, [r7, #13]
        for (index = 0U; index < special_cmd->SizeBuffer1; index++)
 8005b42:	89fb      	ldrh	r3, [r7, #14]
 8005b44:	3301      	adds	r3, #1
 8005b46:	81fb      	strh	r3, [r7, #14]
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	889b      	ldrh	r3, [r3, #4]
 8005b4c:	89fa      	ldrh	r2, [r7, #14]
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d3ea      	bcc.n	8005b28 <OPENBL_SPI_ExtendedSpecialCommand+0x98>
      if (OPENBL_SPI_ReadByte() != xor)
 8005b52:	f000 ff21 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8005b56:	4603      	mov	r3, r0
 8005b58:	461a      	mov	r2, r3
 8005b5a:	7b7b      	ldrb	r3, [r7, #13]
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d003      	beq.n	8005b68 <OPENBL_SPI_ExtendedSpecialCommand+0xd8>
        OPENBL_SPI_SendAcknowledgeByte(NACK_BYTE);
 8005b60:	201f      	movs	r0, #31
 8005b62:	f7fb fa03 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
}
 8005b66:	e062      	b.n	8005c2e <OPENBL_SPI_ExtendedSpecialCommand+0x19e>
        OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 8005b68:	2079      	movs	r0, #121	; 0x79
 8005b6a:	f7fb f9ff 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
        xor                      = 0U;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	737b      	strb	r3, [r7, #13]
        data                     = OPENBL_SPI_ReadByte();
 8005b72:	f000 ff11 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8005b76:	4603      	mov	r3, r0
 8005b78:	71fb      	strb	r3, [r7, #7]
        special_cmd->SizeBuffer2 = ((uint16_t)data) << 8;
 8005b7a:	79fb      	ldrb	r3, [r7, #7]
 8005b7c:	b29b      	uxth	r3, r3
 8005b7e:	021b      	lsls	r3, r3, #8
 8005b80:	b29a      	uxth	r2, r3
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
        xor                     ^= data;
 8005b88:	7b7a      	ldrb	r2, [r7, #13]
 8005b8a:	79fb      	ldrb	r3, [r7, #7]
 8005b8c:	4053      	eors	r3, r2
 8005b8e:	737b      	strb	r3, [r7, #13]
        data                      = OPENBL_SPI_ReadByte();
 8005b90:	f000 ff02 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8005b94:	4603      	mov	r3, r0
 8005b96:	71fb      	strb	r3, [r7, #7]
        special_cmd->SizeBuffer2 |= (uint16_t)data;
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	f8b3 2086 	ldrh.w	r2, [r3, #134]	; 0x86
 8005b9e:	79fb      	ldrb	r3, [r7, #7]
 8005ba0:	b29b      	uxth	r3, r3
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	b29a      	uxth	r2, r3
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
        xor                      ^= data;
 8005bac:	7b7a      	ldrb	r2, [r7, #13]
 8005bae:	79fb      	ldrb	r3, [r7, #7]
 8005bb0:	4053      	eors	r3, r2
 8005bb2:	737b      	strb	r3, [r7, #13]
        if (special_cmd->SizeBuffer2 > SPECIAL_CMD_SIZE_BUFFER2)
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 8005bba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bbe:	d903      	bls.n	8005bc8 <OPENBL_SPI_ExtendedSpecialCommand+0x138>
          OPENBL_SPI_SendAcknowledgeByte(NACK_BYTE);
 8005bc0:	201f      	movs	r0, #31
 8005bc2:	f7fb f9d3 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
}
 8005bc6:	e032      	b.n	8005c2e <OPENBL_SPI_ExtendedSpecialCommand+0x19e>
          if (special_cmd->SizeBuffer2 != 0U)
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d019      	beq.n	8005c06 <OPENBL_SPI_ExtendedSpecialCommand+0x176>
            for (index = 0U; index < special_cmd->SizeBuffer2; index++)
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	81fb      	strh	r3, [r7, #14]
 8005bd6:	e010      	b.n	8005bfa <OPENBL_SPI_ExtendedSpecialCommand+0x16a>
              data                        = OPENBL_SPI_ReadByte();
 8005bd8:	f000 fede 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8005bdc:	4603      	mov	r3, r0
 8005bde:	71fb      	strb	r3, [r7, #7]
              special_cmd->Buffer2[index] = data;
 8005be0:	89fb      	ldrh	r3, [r7, #14]
 8005be2:	68ba      	ldr	r2, [r7, #8]
 8005be4:	4413      	add	r3, r2
 8005be6:	79fa      	ldrb	r2, [r7, #7]
 8005be8:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
              xor                        ^= data;
 8005bec:	7b7a      	ldrb	r2, [r7, #13]
 8005bee:	79fb      	ldrb	r3, [r7, #7]
 8005bf0:	4053      	eors	r3, r2
 8005bf2:	737b      	strb	r3, [r7, #13]
            for (index = 0U; index < special_cmd->SizeBuffer2; index++)
 8005bf4:	89fb      	ldrh	r3, [r7, #14]
 8005bf6:	3301      	adds	r3, #1
 8005bf8:	81fb      	strh	r3, [r7, #14]
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 8005c00:	89fa      	ldrh	r2, [r7, #14]
 8005c02:	429a      	cmp	r2, r3
 8005c04:	d3e8      	bcc.n	8005bd8 <OPENBL_SPI_ExtendedSpecialCommand+0x148>
          if (OPENBL_SPI_ReadByte() != xor)
 8005c06:	f000 fec7 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	461a      	mov	r2, r3
 8005c0e:	7b7b      	ldrb	r3, [r7, #13]
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d003      	beq.n	8005c1c <OPENBL_SPI_ExtendedSpecialCommand+0x18c>
            OPENBL_SPI_SendAcknowledgeByte(NACK_BYTE);
 8005c14:	201f      	movs	r0, #31
 8005c16:	f7fb f9a9 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
}
 8005c1a:	e008      	b.n	8005c2e <OPENBL_SPI_ExtendedSpecialCommand+0x19e>
            OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 8005c1c:	2079      	movs	r0, #121	; 0x79
 8005c1e:	f7fb f9a5 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
            OPENBL_SPI_SpecialCommandProcess(special_cmd);
 8005c22:	68b8      	ldr	r0, [r7, #8]
 8005c24:	f7fb f9d4 	bl	8000fd0 <OPENBL_SPI_SpecialCommandProcess>
            OPENBL_SPI_SendAcknowledgeByte(ACK_BYTE);
 8005c28:	2079      	movs	r0, #121	; 0x79
 8005c2a:	f7fb f99f 	bl	8000f6c <OPENBL_SPI_SendAcknowledgeByte>
}
 8005c2e:	bf00      	nop
 8005c30:	3710      	adds	r7, #16
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	20000510 	.word	0x20000510

08005c3c <OPENBL_SPI_ConstructCommandsTable>:
/**
  * @brief  This function is used to construct the command list table.
  * @return Returns the number of supported commands.
  */
static uint8_t OPENBL_SPI_ConstructCommandsTable(OPENBL_CommandsTypeDef *pSpiCmd)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b085      	sub	sp, #20
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  uint8_t i = 0;
 8005c44:	2300      	movs	r3, #0
 8005c46:	73fb      	strb	r3, [r7, #15]

  if (pSpiCmd->GetCommand != NULL)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d006      	beq.n	8005c5e <OPENBL_SPI_ConstructCommandsTable+0x22>
  {
    a_OPENBL_SPI_CommandsList[i] = CMD_GET_COMMAND;
 8005c50:	7bfb      	ldrb	r3, [r7, #15]
 8005c52:	4a48      	ldr	r2, [pc, #288]	; (8005d74 <OPENBL_SPI_ConstructCommandsTable+0x138>)
 8005c54:	2100      	movs	r1, #0
 8005c56:	54d1      	strb	r1, [r2, r3]
    i++;
 8005c58:	7bfb      	ldrb	r3, [r7, #15]
 8005c5a:	3301      	adds	r3, #1
 8005c5c:	73fb      	strb	r3, [r7, #15]
  }

  if (pSpiCmd->GetVersion != NULL)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d006      	beq.n	8005c74 <OPENBL_SPI_ConstructCommandsTable+0x38>
  {
    a_OPENBL_SPI_CommandsList[i] = CMD_GET_VERSION;
 8005c66:	7bfb      	ldrb	r3, [r7, #15]
 8005c68:	4a42      	ldr	r2, [pc, #264]	; (8005d74 <OPENBL_SPI_ConstructCommandsTable+0x138>)
 8005c6a:	2101      	movs	r1, #1
 8005c6c:	54d1      	strb	r1, [r2, r3]
    i++;
 8005c6e:	7bfb      	ldrb	r3, [r7, #15]
 8005c70:	3301      	adds	r3, #1
 8005c72:	73fb      	strb	r3, [r7, #15]
  }

  if (pSpiCmd->GetID != NULL)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d006      	beq.n	8005c8a <OPENBL_SPI_ConstructCommandsTable+0x4e>
  {
    a_OPENBL_SPI_CommandsList[i] = CMD_GET_ID;
 8005c7c:	7bfb      	ldrb	r3, [r7, #15]
 8005c7e:	4a3d      	ldr	r2, [pc, #244]	; (8005d74 <OPENBL_SPI_ConstructCommandsTable+0x138>)
 8005c80:	2102      	movs	r1, #2
 8005c82:	54d1      	strb	r1, [r2, r3]
    i++;
 8005c84:	7bfb      	ldrb	r3, [r7, #15]
 8005c86:	3301      	adds	r3, #1
 8005c88:	73fb      	strb	r3, [r7, #15]
  }

  if (pSpiCmd->ReadMemory != NULL)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	68db      	ldr	r3, [r3, #12]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d006      	beq.n	8005ca0 <OPENBL_SPI_ConstructCommandsTable+0x64>
  {
    a_OPENBL_SPI_CommandsList[i] = CMD_READ_MEMORY;
 8005c92:	7bfb      	ldrb	r3, [r7, #15]
 8005c94:	4a37      	ldr	r2, [pc, #220]	; (8005d74 <OPENBL_SPI_ConstructCommandsTable+0x138>)
 8005c96:	2111      	movs	r1, #17
 8005c98:	54d1      	strb	r1, [r2, r3]
    i++;
 8005c9a:	7bfb      	ldrb	r3, [r7, #15]
 8005c9c:	3301      	adds	r3, #1
 8005c9e:	73fb      	strb	r3, [r7, #15]
  }

  if (pSpiCmd->Go != NULL)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	695b      	ldr	r3, [r3, #20]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d006      	beq.n	8005cb6 <OPENBL_SPI_ConstructCommandsTable+0x7a>
  {
    a_OPENBL_SPI_CommandsList[i] = CMD_GO;
 8005ca8:	7bfb      	ldrb	r3, [r7, #15]
 8005caa:	4a32      	ldr	r2, [pc, #200]	; (8005d74 <OPENBL_SPI_ConstructCommandsTable+0x138>)
 8005cac:	2121      	movs	r1, #33	; 0x21
 8005cae:	54d1      	strb	r1, [r2, r3]
    i++;
 8005cb0:	7bfb      	ldrb	r3, [r7, #15]
 8005cb2:	3301      	adds	r3, #1
 8005cb4:	73fb      	strb	r3, [r7, #15]
  }

  if (pSpiCmd->WriteMemory != NULL)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	691b      	ldr	r3, [r3, #16]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d006      	beq.n	8005ccc <OPENBL_SPI_ConstructCommandsTable+0x90>
  {
    a_OPENBL_SPI_CommandsList[i] = CMD_WRITE_MEMORY;
 8005cbe:	7bfb      	ldrb	r3, [r7, #15]
 8005cc0:	4a2c      	ldr	r2, [pc, #176]	; (8005d74 <OPENBL_SPI_ConstructCommandsTable+0x138>)
 8005cc2:	2131      	movs	r1, #49	; 0x31
 8005cc4:	54d1      	strb	r1, [r2, r3]
    i++;
 8005cc6:	7bfb      	ldrb	r3, [r7, #15]
 8005cc8:	3301      	adds	r3, #1
 8005cca:	73fb      	strb	r3, [r7, #15]
  }

  if (pSpiCmd->EraseMemory != NULL)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6a1b      	ldr	r3, [r3, #32]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d006      	beq.n	8005ce2 <OPENBL_SPI_ConstructCommandsTable+0xa6>
  {
    a_OPENBL_SPI_CommandsList[i] = CMD_EXT_ERASE_MEMORY;
 8005cd4:	7bfb      	ldrb	r3, [r7, #15]
 8005cd6:	4a27      	ldr	r2, [pc, #156]	; (8005d74 <OPENBL_SPI_ConstructCommandsTable+0x138>)
 8005cd8:	2144      	movs	r1, #68	; 0x44
 8005cda:	54d1      	strb	r1, [r2, r3]
    i++;
 8005cdc:	7bfb      	ldrb	r3, [r7, #15]
 8005cde:	3301      	adds	r3, #1
 8005ce0:	73fb      	strb	r3, [r7, #15]
  }

  if (pSpiCmd->WriteProtect != NULL)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d006      	beq.n	8005cf8 <OPENBL_SPI_ConstructCommandsTable+0xbc>
  {
    a_OPENBL_SPI_CommandsList[i] = CMD_WRITE_PROTECT;
 8005cea:	7bfb      	ldrb	r3, [r7, #15]
 8005cec:	4a21      	ldr	r2, [pc, #132]	; (8005d74 <OPENBL_SPI_ConstructCommandsTable+0x138>)
 8005cee:	2163      	movs	r1, #99	; 0x63
 8005cf0:	54d1      	strb	r1, [r2, r3]
    i++;
 8005cf2:	7bfb      	ldrb	r3, [r7, #15]
 8005cf4:	3301      	adds	r3, #1
 8005cf6:	73fb      	strb	r3, [r7, #15]
  }

  if (pSpiCmd->WriteUnprotect != NULL)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d006      	beq.n	8005d0e <OPENBL_SPI_ConstructCommandsTable+0xd2>
  {
    a_OPENBL_SPI_CommandsList[i] = CMD_WRITE_UNPROTECT;
 8005d00:	7bfb      	ldrb	r3, [r7, #15]
 8005d02:	4a1c      	ldr	r2, [pc, #112]	; (8005d74 <OPENBL_SPI_ConstructCommandsTable+0x138>)
 8005d04:	2173      	movs	r1, #115	; 0x73
 8005d06:	54d1      	strb	r1, [r2, r3]
    i++;
 8005d08:	7bfb      	ldrb	r3, [r7, #15]
 8005d0a:	3301      	adds	r3, #1
 8005d0c:	73fb      	strb	r3, [r7, #15]
  }

  if (pSpiCmd->ReadoutProtect != NULL)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	699b      	ldr	r3, [r3, #24]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d006      	beq.n	8005d24 <OPENBL_SPI_ConstructCommandsTable+0xe8>
  {
    a_OPENBL_SPI_CommandsList[i] = CMD_READ_PROTECT;
 8005d16:	7bfb      	ldrb	r3, [r7, #15]
 8005d18:	4a16      	ldr	r2, [pc, #88]	; (8005d74 <OPENBL_SPI_ConstructCommandsTable+0x138>)
 8005d1a:	2182      	movs	r1, #130	; 0x82
 8005d1c:	54d1      	strb	r1, [r2, r3]
    i++;
 8005d1e:	7bfb      	ldrb	r3, [r7, #15]
 8005d20:	3301      	adds	r3, #1
 8005d22:	73fb      	strb	r3, [r7, #15]
  }

  if (pSpiCmd->ReadoutUnprotect != NULL)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	69db      	ldr	r3, [r3, #28]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d006      	beq.n	8005d3a <OPENBL_SPI_ConstructCommandsTable+0xfe>
  {
    a_OPENBL_SPI_CommandsList[i] = CMD_READ_UNPROTECT;
 8005d2c:	7bfb      	ldrb	r3, [r7, #15]
 8005d2e:	4a11      	ldr	r2, [pc, #68]	; (8005d74 <OPENBL_SPI_ConstructCommandsTable+0x138>)
 8005d30:	2192      	movs	r1, #146	; 0x92
 8005d32:	54d1      	strb	r1, [r2, r3]
    i++;
 8005d34:	7bfb      	ldrb	r3, [r7, #15]
 8005d36:	3301      	adds	r3, #1
 8005d38:	73fb      	strb	r3, [r7, #15]
  }

  if (pSpiCmd->SpecialCommand != NULL)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d006      	beq.n	8005d50 <OPENBL_SPI_ConstructCommandsTable+0x114>
  {
    a_OPENBL_SPI_CommandsList[i] = CMD_SPECIAL_COMMAND;
 8005d42:	7bfb      	ldrb	r3, [r7, #15]
 8005d44:	4a0b      	ldr	r2, [pc, #44]	; (8005d74 <OPENBL_SPI_ConstructCommandsTable+0x138>)
 8005d46:	2150      	movs	r1, #80	; 0x50
 8005d48:	54d1      	strb	r1, [r2, r3]
    i++;
 8005d4a:	7bfb      	ldrb	r3, [r7, #15]
 8005d4c:	3301      	adds	r3, #1
 8005d4e:	73fb      	strb	r3, [r7, #15]
  }

  if (pSpiCmd->ExtendedSpecialCommand != NULL)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d006      	beq.n	8005d66 <OPENBL_SPI_ConstructCommandsTable+0x12a>
  {
    a_OPENBL_SPI_CommandsList[i] = CMD_EXTENDED_SPECIAL_COMMAND;
 8005d58:	7bfb      	ldrb	r3, [r7, #15]
 8005d5a:	4a06      	ldr	r2, [pc, #24]	; (8005d74 <OPENBL_SPI_ConstructCommandsTable+0x138>)
 8005d5c:	2151      	movs	r1, #81	; 0x51
 8005d5e:	54d1      	strb	r1, [r2, r3]
    i++;
 8005d60:	7bfb      	ldrb	r3, [r7, #15]
 8005d62:	3301      	adds	r3, #1
 8005d64:	73fb      	strb	r3, [r7, #15]
  }

  return (i);
 8005d66:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	3714      	adds	r7, #20
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bc80      	pop	{r7}
 8005d70:	4770      	bx	lr
 8005d72:	bf00      	nop
 8005d74:	2000099c 	.word	0x2000099c

08005d78 <OPENBL_SPI_GetSpecialCmdOpCode>:
 * @param  OpCode Pointer to the operation code to be returned.
 * @param  CmdType Type of the command, Special read or special write.
 * @retval Returns NACK status in case of error else returns ACK status.
 */
static uint8_t OPENBL_SPI_GetSpecialCmdOpCode(uint16_t *OpCode, OPENBL_SpecialCmdTypeTypeDef CmdType)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b084      	sub	sp, #16
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
 8005d80:	460b      	mov	r3, r1
 8005d82:	70fb      	strb	r3, [r7, #3]
  uint8_t xor;
  uint8_t status;
  uint8_t index;

  /* Initialize the status variable */
  status = NACK_BYTE;
 8005d84:	231f      	movs	r3, #31
 8005d86:	73fb      	strb	r3, [r7, #15]

  /* Get the command OpCode (2 bytes) */
  op_code[0] = OPENBL_SPI_ReadByte(); /* Read the MSB byte */
 8005d88:	f000 fe06 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8005d8c:	4603      	mov	r3, r0
 8005d8e:	723b      	strb	r3, [r7, #8]
  op_code[1] = OPENBL_SPI_ReadByte(); /* Read the LSB byte */
 8005d90:	f000 fe02 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8005d94:	4603      	mov	r3, r0
 8005d96:	727b      	strb	r3, [r7, #9]

  /* Get the checksum */
  xor  = op_code[0];
 8005d98:	7a3b      	ldrb	r3, [r7, #8]
 8005d9a:	737b      	strb	r3, [r7, #13]
  xor ^= op_code[1];
 8005d9c:	7a7a      	ldrb	r2, [r7, #9]
 8005d9e:	7b7b      	ldrb	r3, [r7, #13]
 8005da0:	4053      	eors	r3, r2
 8005da2:	737b      	strb	r3, [r7, #13]

  if (OPENBL_SPI_ReadByte() != xor)
 8005da4:	f000 fdf8 	bl	8006998 <__OPENBL_SPI_ReadByte_veneer>
 8005da8:	4603      	mov	r3, r0
 8005daa:	461a      	mov	r2, r3
 8005dac:	7b7b      	ldrb	r3, [r7, #13]
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d002      	beq.n	8005db8 <OPENBL_SPI_GetSpecialCmdOpCode+0x40>
  {
    status = NACK_BYTE;
 8005db2:	231f      	movs	r3, #31
 8005db4:	73fb      	strb	r3, [r7, #15]
 8005db6:	e03b      	b.n	8005e30 <OPENBL_SPI_GetSpecialCmdOpCode+0xb8>
  }
  else
  {
    /* Get the operation code */
    *OpCode = ((uint16_t)op_code[0] << 8) | (uint16_t)op_code[1];
 8005db8:	7a3b      	ldrb	r3, [r7, #8]
 8005dba:	021b      	lsls	r3, r3, #8
 8005dbc:	b21a      	sxth	r2, r3
 8005dbe:	7a7b      	ldrb	r3, [r7, #9]
 8005dc0:	b21b      	sxth	r3, r3
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	b21b      	sxth	r3, r3
 8005dc6:	b29a      	uxth	r2, r3
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	801a      	strh	r2, [r3, #0]

    if (CmdType == OPENBL_SPECIAL_CMD)
 8005dcc:	78fb      	ldrb	r3, [r7, #3]
 8005dce:	2b01      	cmp	r3, #1
 8005dd0:	d114      	bne.n	8005dfc <OPENBL_SPI_GetSpecialCmdOpCode+0x84>
    {
      for (index = 0U; index < SPECIAL_CMD_MAX_NUMBER; index++)
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	73bb      	strb	r3, [r7, #14]
 8005dd6:	e00d      	b.n	8005df4 <OPENBL_SPI_GetSpecialCmdOpCode+0x7c>
      {
        if (SpecialCmdList[index] == *OpCode)
 8005dd8:	7bbb      	ldrb	r3, [r7, #14]
 8005dda:	4a18      	ldr	r2, [pc, #96]	; (8005e3c <OPENBL_SPI_GetSpecialCmdOpCode+0xc4>)
 8005ddc:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	881b      	ldrh	r3, [r3, #0]
 8005de4:	429a      	cmp	r2, r3
 8005de6:	d102      	bne.n	8005dee <OPENBL_SPI_GetSpecialCmdOpCode+0x76>
        {
          status = ACK_BYTE;
 8005de8:	2379      	movs	r3, #121	; 0x79
 8005dea:	73fb      	strb	r3, [r7, #15]
          break;
 8005dec:	e020      	b.n	8005e30 <OPENBL_SPI_GetSpecialCmdOpCode+0xb8>
      for (index = 0U; index < SPECIAL_CMD_MAX_NUMBER; index++)
 8005dee:	7bbb      	ldrb	r3, [r7, #14]
 8005df0:	3301      	adds	r3, #1
 8005df2:	73bb      	strb	r3, [r7, #14]
 8005df4:	7bbb      	ldrb	r3, [r7, #14]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d0ee      	beq.n	8005dd8 <OPENBL_SPI_GetSpecialCmdOpCode+0x60>
 8005dfa:	e019      	b.n	8005e30 <OPENBL_SPI_GetSpecialCmdOpCode+0xb8>
        }
      }
    }
    else if (CmdType == OPENBL_EXTENDED_SPECIAL_CMD)
 8005dfc:	78fb      	ldrb	r3, [r7, #3]
 8005dfe:	2b02      	cmp	r3, #2
 8005e00:	d114      	bne.n	8005e2c <OPENBL_SPI_GetSpecialCmdOpCode+0xb4>
    {
      for (index = 0U; index < EXTENDED_SPECIAL_CMD_MAX_NUMBER; index++)
 8005e02:	2300      	movs	r3, #0
 8005e04:	73bb      	strb	r3, [r7, #14]
 8005e06:	e00d      	b.n	8005e24 <OPENBL_SPI_GetSpecialCmdOpCode+0xac>
      {
        if (ExtendedSpecialCmdList[index] == *OpCode)
 8005e08:	7bbb      	ldrb	r3, [r7, #14]
 8005e0a:	4a0d      	ldr	r2, [pc, #52]	; (8005e40 <OPENBL_SPI_GetSpecialCmdOpCode+0xc8>)
 8005e0c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	881b      	ldrh	r3, [r3, #0]
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d102      	bne.n	8005e1e <OPENBL_SPI_GetSpecialCmdOpCode+0xa6>
        {
          status = ACK_BYTE;
 8005e18:	2379      	movs	r3, #121	; 0x79
 8005e1a:	73fb      	strb	r3, [r7, #15]
          break;
 8005e1c:	e008      	b.n	8005e30 <OPENBL_SPI_GetSpecialCmdOpCode+0xb8>
      for (index = 0U; index < EXTENDED_SPECIAL_CMD_MAX_NUMBER; index++)
 8005e1e:	7bbb      	ldrb	r3, [r7, #14]
 8005e20:	3301      	adds	r3, #1
 8005e22:	73bb      	strb	r3, [r7, #14]
 8005e24:	7bbb      	ldrb	r3, [r7, #14]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d0ee      	beq.n	8005e08 <OPENBL_SPI_GetSpecialCmdOpCode+0x90>
 8005e2a:	e001      	b.n	8005e30 <OPENBL_SPI_GetSpecialCmdOpCode+0xb8>
        }
      }
    }
    else
    {
      status = NACK_BYTE;
 8005e2c:	231f      	movs	r3, #31
 8005e2e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005e30:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3710      	adds	r7, #16
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}
 8005e3a:	bf00      	nop
 8005e3c:	2000003c 	.word	0x2000003c
 8005e40:	20000040 	.word	0x20000040

08005e44 <OPENBL_USART_GetCommandsList>:
/**
  * @brief  This function is used to get a pointer to the structure that contains the available USART commands.
  * @return Returns a pointer to the OPENBL_USART_Commands struct.
  */
OPENBL_CommandsTypeDef *OPENBL_USART_GetCommandsList(void)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	af00      	add	r7, sp, #0
    NULL,
    OPENBL_USART_SpecialCommand,
    OPENBL_USART_ExtendedSpecialCommand
  };

  OPENBL_USART_SetCommandsList(&OPENBL_USART_Commands);
 8005e48:	4802      	ldr	r0, [pc, #8]	; (8005e54 <OPENBL_USART_GetCommandsList+0x10>)
 8005e4a:	f000 f805 	bl	8005e58 <OPENBL_USART_SetCommandsList>

  return (&OPENBL_USART_Commands);
 8005e4e:	4b01      	ldr	r3, [pc, #4]	; (8005e54 <OPENBL_USART_GetCommandsList+0x10>)
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	bd80      	pop	{r7, pc}
 8005e54:	200001a8 	.word	0x200001a8

08005e58 <OPENBL_USART_SetCommandsList>:
/**
  * @brief  This function is used to set the list of USART supported commands.
  * @return None.
  */
void OPENBL_USART_SetCommandsList(OPENBL_CommandsTypeDef *pUsartCmd)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b082      	sub	sp, #8
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  UsartCommandsNumber = OPENBL_USART_ConstructCommandsTable(pUsartCmd);
 8005e60:	6878      	ldr	r0, [r7, #4]
 8005e62:	f000 fc57 	bl	8006714 <OPENBL_USART_ConstructCommandsTable>
 8005e66:	4603      	mov	r3, r0
 8005e68:	461a      	mov	r2, r3
 8005e6a:	4b03      	ldr	r3, [pc, #12]	; (8005e78 <OPENBL_USART_SetCommandsList+0x20>)
 8005e6c:	701a      	strb	r2, [r3, #0]
}
 8005e6e:	bf00      	nop
 8005e70:	3708      	adds	r7, #8
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}
 8005e76:	bf00      	nop
 8005e78:	20000e45 	.word	0x20000e45

08005e7c <OPENBL_USART_GetCommand>:
/**
  * @brief  This function is used to get the list of the available USART commands
  * @retval None.
  */
void OPENBL_USART_GetCommand(void)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b082      	sub	sp, #8
 8005e80:	af00      	add	r7, sp, #0
  uint32_t counter;

  /* Send Acknowledge byte to notify the host that the command is recognized */
  OPENBL_USART_SendByte(ACK_BYTE);
 8005e82:	2079      	movs	r0, #121	; 0x79
 8005e84:	f7fb fa4c 	bl	8001320 <OPENBL_USART_SendByte>

  /* Send the number of commands supported by the USART protocol */
  OPENBL_USART_SendByte(UsartCommandsNumber);
 8005e88:	4b10      	ldr	r3, [pc, #64]	; (8005ecc <OPENBL_USART_GetCommand+0x50>)
 8005e8a:	781b      	ldrb	r3, [r3, #0]
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	f7fb fa47 	bl	8001320 <OPENBL_USART_SendByte>

  /* Send USART protocol version */
  OPENBL_USART_SendByte(OPENBL_USART_VERSION);
 8005e92:	2031      	movs	r0, #49	; 0x31
 8005e94:	f7fb fa44 	bl	8001320 <OPENBL_USART_SendByte>

  /* Send the list of supported commands */
  for (counter = 0U; counter < UsartCommandsNumber; counter++)
 8005e98:	2300      	movs	r3, #0
 8005e9a:	607b      	str	r3, [r7, #4]
 8005e9c:	e009      	b.n	8005eb2 <OPENBL_USART_GetCommand+0x36>
  {
    OPENBL_USART_SendByte(a_OPENBL_USART_CommandsList[counter]);
 8005e9e:	4a0c      	ldr	r2, [pc, #48]	; (8005ed0 <OPENBL_USART_GetCommand+0x54>)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	4413      	add	r3, r2
 8005ea4:	781b      	ldrb	r3, [r3, #0]
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f7fb fa3a 	bl	8001320 <OPENBL_USART_SendByte>
  for (counter = 0U; counter < UsartCommandsNumber; counter++)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	3301      	adds	r3, #1
 8005eb0:	607b      	str	r3, [r7, #4]
 8005eb2:	4b06      	ldr	r3, [pc, #24]	; (8005ecc <OPENBL_USART_GetCommand+0x50>)
 8005eb4:	781b      	ldrb	r3, [r3, #0]
 8005eb6:	461a      	mov	r2, r3
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d3ef      	bcc.n	8005e9e <OPENBL_USART_GetCommand+0x22>
  }

  /* Send last Acknowledge synchronization byte */
  OPENBL_USART_SendByte(ACK_BYTE);
 8005ebe:	2079      	movs	r0, #121	; 0x79
 8005ec0:	f7fb fa2e 	bl	8001320 <OPENBL_USART_SendByte>
}
 8005ec4:	bf00      	nop
 8005ec6:	3708      	adds	r7, #8
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bd80      	pop	{r7, pc}
 8005ecc:	20000e45 	.word	0x20000e45
 8005ed0:	20000e38 	.word	0x20000e38

08005ed4 <OPENBL_USART_GetVersion>:
/**
  * @brief  This function is used to get the USART protocol version.
  * @retval None.
  */
void OPENBL_USART_GetVersion(void)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	af00      	add	r7, sp, #0
  /* Send Acknowledge byte to notify the host that the command is recognized */
  OPENBL_USART_SendByte(ACK_BYTE);
 8005ed8:	2079      	movs	r0, #121	; 0x79
 8005eda:	f7fb fa21 	bl	8001320 <OPENBL_USART_SendByte>

  /* Send USART protocol version */
  OPENBL_USART_SendByte(OPENBL_USART_VERSION);
 8005ede:	2031      	movs	r0, #49	; 0x31
 8005ee0:	f7fb fa1e 	bl	8001320 <OPENBL_USART_SendByte>

  OPENBL_USART_SendByte(0x00);
 8005ee4:	2000      	movs	r0, #0
 8005ee6:	f7fb fa1b 	bl	8001320 <OPENBL_USART_SendByte>
  OPENBL_USART_SendByte(0x00);
 8005eea:	2000      	movs	r0, #0
 8005eec:	f7fb fa18 	bl	8001320 <OPENBL_USART_SendByte>

  /* Send last Acknowledge synchronization byte */
  OPENBL_USART_SendByte(ACK_BYTE);
 8005ef0:	2079      	movs	r0, #121	; 0x79
 8005ef2:	f7fb fa15 	bl	8001320 <OPENBL_USART_SendByte>
}
 8005ef6:	bf00      	nop
 8005ef8:	bd80      	pop	{r7, pc}

08005efa <OPENBL_USART_GetID>:
/**
  * @brief  This function is used to get the device ID.
  * @retval None.
  */
void OPENBL_USART_GetID(void)
{
 8005efa:	b580      	push	{r7, lr}
 8005efc:	af00      	add	r7, sp, #0
  /* Send Acknowledge byte to notify the host that the command is recognized */
  OPENBL_USART_SendByte(ACK_BYTE);
 8005efe:	2079      	movs	r0, #121	; 0x79
 8005f00:	f7fb fa0e 	bl	8001320 <OPENBL_USART_SendByte>

  OPENBL_USART_SendByte(0x01);
 8005f04:	2001      	movs	r0, #1
 8005f06:	f7fb fa0b 	bl	8001320 <OPENBL_USART_SendByte>

  /* Send the device ID starting by the MSB byte then the LSB byte */
  OPENBL_USART_SendByte(DEVICE_ID_MSB);
 8005f0a:	2004      	movs	r0, #4
 8005f0c:	f7fb fa08 	bl	8001320 <OPENBL_USART_SendByte>
  OPENBL_USART_SendByte(DEVICE_ID_LSB);
 8005f10:	2097      	movs	r0, #151	; 0x97
 8005f12:	f7fb fa05 	bl	8001320 <OPENBL_USART_SendByte>

  /* Send last Acknowledge synchronization byte */
  OPENBL_USART_SendByte(ACK_BYTE);
 8005f16:	2079      	movs	r0, #121	; 0x79
 8005f18:	f7fb fa02 	bl	8001320 <OPENBL_USART_SendByte>
}
 8005f1c:	bf00      	nop
 8005f1e:	bd80      	pop	{r7, pc}

08005f20 <OPENBL_USART_ReadMemory>:
/**
 * @brief  This function is used to read memory from the device.
 * @retval None.
 */
void OPENBL_USART_ReadMemory(void)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b084      	sub	sp, #16
 8005f24:	af00      	add	r7, sp, #0
  uint32_t memory_index;
  uint8_t data;
  uint8_t xor;

  /* Check memory protection then send adequate response */
  if (Common_GetProtectionStatus() != RESET)
 8005f26:	f7fa fa7e 	bl	8000426 <Common_GetProtectionStatus>
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d003      	beq.n	8005f38 <OPENBL_USART_ReadMemory+0x18>
  {
    OPENBL_USART_SendByte(NACK_BYTE);
 8005f30:	201f      	movs	r0, #31
 8005f32:	f7fb f9f5 	bl	8001320 <OPENBL_USART_SendByte>
          address++;
        }
      }
    }
  }
}
 8005f36:	e040      	b.n	8005fba <OPENBL_USART_ReadMemory+0x9a>
    OPENBL_USART_SendByte(ACK_BYTE);
 8005f38:	2079      	movs	r0, #121	; 0x79
 8005f3a:	f7fb f9f1 	bl	8001320 <OPENBL_USART_SendByte>
    if (OPENBL_USART_GetAddress(&address) == NACK_BYTE)
 8005f3e:	463b      	mov	r3, r7
 8005f40:	4618      	mov	r0, r3
 8005f42:	f000 fa4d 	bl	80063e0 <OPENBL_USART_GetAddress>
 8005f46:	4603      	mov	r3, r0
 8005f48:	2b1f      	cmp	r3, #31
 8005f4a:	d103      	bne.n	8005f54 <OPENBL_USART_ReadMemory+0x34>
      OPENBL_USART_SendByte(NACK_BYTE);
 8005f4c:	201f      	movs	r0, #31
 8005f4e:	f7fb f9e7 	bl	8001320 <OPENBL_USART_SendByte>
}
 8005f52:	e032      	b.n	8005fba <OPENBL_USART_ReadMemory+0x9a>
      OPENBL_USART_SendByte(ACK_BYTE);
 8005f54:	2079      	movs	r0, #121	; 0x79
 8005f56:	f7fb f9e3 	bl	8001320 <OPENBL_USART_SendByte>
      data = OPENBL_USART_ReadByte();
 8005f5a:	f7fb f9cd 	bl	80012f8 <OPENBL_USART_ReadByte>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	72fb      	strb	r3, [r7, #11]
      xor  = ~data;
 8005f62:	7afb      	ldrb	r3, [r7, #11]
 8005f64:	43db      	mvns	r3, r3
 8005f66:	72bb      	strb	r3, [r7, #10]
      if (OPENBL_USART_ReadByte() != xor)
 8005f68:	f7fb f9c6 	bl	80012f8 <OPENBL_USART_ReadByte>
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	461a      	mov	r2, r3
 8005f70:	7abb      	ldrb	r3, [r7, #10]
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d003      	beq.n	8005f7e <OPENBL_USART_ReadMemory+0x5e>
        OPENBL_USART_SendByte(NACK_BYTE);
 8005f76:	201f      	movs	r0, #31
 8005f78:	f7fb f9d2 	bl	8001320 <OPENBL_USART_SendByte>
}
 8005f7c:	e01d      	b.n	8005fba <OPENBL_USART_ReadMemory+0x9a>
        OPENBL_USART_SendByte(ACK_BYTE);
 8005f7e:	2079      	movs	r0, #121	; 0x79
 8005f80:	f7fb f9ce 	bl	8001320 <OPENBL_USART_SendByte>
        memory_index = OPENBL_MEM_GetMemoryIndex(address);
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	4618      	mov	r0, r3
 8005f88:	f7ff f81c 	bl	8004fc4 <OPENBL_MEM_GetMemoryIndex>
 8005f8c:	6078      	str	r0, [r7, #4]
        for (counter = ((uint32_t)data + 1U); counter != 0U; counter--)
 8005f8e:	7afb      	ldrb	r3, [r7, #11]
 8005f90:	3301      	adds	r3, #1
 8005f92:	60fb      	str	r3, [r7, #12]
 8005f94:	e00e      	b.n	8005fb4 <OPENBL_USART_ReadMemory+0x94>
          OPENBL_USART_SendByte(OPENBL_MEM_Read(address, memory_index));
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	6879      	ldr	r1, [r7, #4]
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	f7ff f842 	bl	8005024 <OPENBL_MEM_Read>
 8005fa0:	4603      	mov	r3, r0
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	f7fb f9bc 	bl	8001320 <OPENBL_USART_SendByte>
          address++;
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	3301      	adds	r3, #1
 8005fac:	603b      	str	r3, [r7, #0]
        for (counter = ((uint32_t)data + 1U); counter != 0U; counter--)
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	3b01      	subs	r3, #1
 8005fb2:	60fb      	str	r3, [r7, #12]
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d1ed      	bne.n	8005f96 <OPENBL_USART_ReadMemory+0x76>
}
 8005fba:	bf00      	nop
 8005fbc:	3710      	adds	r7, #16
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}
	...

08005fc4 <OPENBL_USART_WriteMemory>:
/**
 * @brief  This function is used to write in to device memory.
 * @retval None.
 */
void OPENBL_USART_WriteMemory(void)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b086      	sub	sp, #24
 8005fc8:	af00      	add	r7, sp, #0
  uint32_t codesize;
  uint8_t *ramaddress;
  uint8_t data;

  /* Check memory protection then send adequate response */
  if (Common_GetProtectionStatus() != RESET)
 8005fca:	f7fa fa2c 	bl	8000426 <Common_GetProtectionStatus>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d003      	beq.n	8005fdc <OPENBL_USART_WriteMemory+0x18>
  {
    OPENBL_USART_SendByte(NACK_BYTE);
 8005fd4:	201f      	movs	r0, #31
 8005fd6:	f7fb f9a3 	bl	8001320 <OPENBL_USART_SendByte>
        /* Start post processing task if needed */
        Common_StartPostProcessing();
      }
    }
  }
}
 8005fda:	e048      	b.n	800606e <OPENBL_USART_WriteMemory+0xaa>
    OPENBL_USART_SendByte(ACK_BYTE);
 8005fdc:	2079      	movs	r0, #121	; 0x79
 8005fde:	f7fb f99f 	bl	8001320 <OPENBL_USART_SendByte>
    if (OPENBL_USART_GetAddress(&address) == NACK_BYTE)
 8005fe2:	463b      	mov	r3, r7
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	f000 f9fb 	bl	80063e0 <OPENBL_USART_GetAddress>
 8005fea:	4603      	mov	r3, r0
 8005fec:	2b1f      	cmp	r3, #31
 8005fee:	d103      	bne.n	8005ff8 <OPENBL_USART_WriteMemory+0x34>
      OPENBL_USART_SendByte(NACK_BYTE);
 8005ff0:	201f      	movs	r0, #31
 8005ff2:	f7fb f995 	bl	8001320 <OPENBL_USART_SendByte>
}
 8005ff6:	e03a      	b.n	800606e <OPENBL_USART_WriteMemory+0xaa>
      OPENBL_USART_SendByte(ACK_BYTE);
 8005ff8:	2079      	movs	r0, #121	; 0x79
 8005ffa:	f7fb f991 	bl	8001320 <OPENBL_USART_SendByte>
      ramaddress = (uint8_t *)USART_RAM_Buf;
 8005ffe:	4b1e      	ldr	r3, [pc, #120]	; (8006078 <OPENBL_USART_WriteMemory+0xb4>)
 8006000:	60fb      	str	r3, [r7, #12]
      data = OPENBL_USART_ReadByte();
 8006002:	f7fb f979 	bl	80012f8 <OPENBL_USART_ReadByte>
 8006006:	4603      	mov	r3, r0
 8006008:	72fb      	strb	r3, [r7, #11]
      codesize = (uint32_t)data + 1U;
 800600a:	7afb      	ldrb	r3, [r7, #11]
 800600c:	3301      	adds	r3, #1
 800600e:	607b      	str	r3, [r7, #4]
      tmpXOR = data;
 8006010:	7afb      	ldrb	r3, [r7, #11]
 8006012:	617b      	str	r3, [r7, #20]
      for (counter = codesize; counter != 0U ; counter--)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	613b      	str	r3, [r7, #16]
 8006018:	e010      	b.n	800603c <OPENBL_USART_WriteMemory+0x78>
        data    = OPENBL_USART_ReadByte();
 800601a:	f7fb f96d 	bl	80012f8 <OPENBL_USART_ReadByte>
 800601e:	4603      	mov	r3, r0
 8006020:	72fb      	strb	r3, [r7, #11]
        tmpXOR ^= data;
 8006022:	7afb      	ldrb	r3, [r7, #11]
 8006024:	697a      	ldr	r2, [r7, #20]
 8006026:	4053      	eors	r3, r2
 8006028:	617b      	str	r3, [r7, #20]
        *(__IO uint8_t *)(ramaddress) = data;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	7afa      	ldrb	r2, [r7, #11]
 800602e:	701a      	strb	r2, [r3, #0]
        ramaddress++;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	3301      	adds	r3, #1
 8006034:	60fb      	str	r3, [r7, #12]
      for (counter = codesize; counter != 0U ; counter--)
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	3b01      	subs	r3, #1
 800603a:	613b      	str	r3, [r7, #16]
 800603c:	693b      	ldr	r3, [r7, #16]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d1eb      	bne.n	800601a <OPENBL_USART_WriteMemory+0x56>
      if (OPENBL_USART_ReadByte() != tmpXOR)
 8006042:	f7fb f959 	bl	80012f8 <OPENBL_USART_ReadByte>
 8006046:	4603      	mov	r3, r0
 8006048:	461a      	mov	r2, r3
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	4293      	cmp	r3, r2
 800604e:	d003      	beq.n	8006058 <OPENBL_USART_WriteMemory+0x94>
        OPENBL_USART_SendByte(NACK_BYTE);
 8006050:	201f      	movs	r0, #31
 8006052:	f7fb f965 	bl	8001320 <OPENBL_USART_SendByte>
}
 8006056:	e00a      	b.n	800606e <OPENBL_USART_WriteMemory+0xaa>
        OPENBL_MEM_Write(address, (uint8_t *)USART_RAM_Buf, codesize);
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	687a      	ldr	r2, [r7, #4]
 800605c:	4906      	ldr	r1, [pc, #24]	; (8006078 <OPENBL_USART_WriteMemory+0xb4>)
 800605e:	4618      	mov	r0, r3
 8006060:	f7ff f810 	bl	8005084 <OPENBL_MEM_Write>
        OPENBL_USART_SendByte(ACK_BYTE);
 8006064:	2079      	movs	r0, #121	; 0x79
 8006066:	f7fb f95b 	bl	8001320 <OPENBL_USART_SendByte>
        Common_StartPostProcessing();
 800606a:	f7fa f9fd 	bl	8000468 <Common_StartPostProcessing>
}
 800606e:	bf00      	nop
 8006070:	3718      	adds	r7, #24
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}
 8006076:	bf00      	nop
 8006078:	200009ac 	.word	0x200009ac

0800607c <OPENBL_USART_Go>:
/**
  * @brief  This function is used to jump to the user application.
  * @retval None.
  */
void OPENBL_USART_Go(void)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b082      	sub	sp, #8
 8006080:	af00      	add	r7, sp, #0
  uint32_t address;
  uint8_t status;

  /* Check memory protection then send adequate response */
  if (Common_GetProtectionStatus() != RESET)
 8006082:	f7fa f9d0 	bl	8000426 <Common_GetProtectionStatus>
 8006086:	4603      	mov	r3, r0
 8006088:	2b00      	cmp	r3, #0
 800608a:	d003      	beq.n	8006094 <OPENBL_USART_Go+0x18>
  {
    OPENBL_USART_SendByte(NACK_BYTE);
 800608c:	201f      	movs	r0, #31
 800608e:	f7fb f947 	bl	8001320 <OPENBL_USART_SendByte>

        OPENBL_MEM_JumpToAddress(address);
      }
    }
  }
}
 8006092:	e021      	b.n	80060d8 <OPENBL_USART_Go+0x5c>
    OPENBL_USART_SendByte(ACK_BYTE);
 8006094:	2079      	movs	r0, #121	; 0x79
 8006096:	f7fb f943 	bl	8001320 <OPENBL_USART_SendByte>
    if (OPENBL_USART_GetAddress(&address) == NACK_BYTE)
 800609a:	463b      	mov	r3, r7
 800609c:	4618      	mov	r0, r3
 800609e:	f000 f99f 	bl	80063e0 <OPENBL_USART_GetAddress>
 80060a2:	4603      	mov	r3, r0
 80060a4:	2b1f      	cmp	r3, #31
 80060a6:	d103      	bne.n	80060b0 <OPENBL_USART_Go+0x34>
      OPENBL_USART_SendByte(NACK_BYTE);
 80060a8:	201f      	movs	r0, #31
 80060aa:	f7fb f939 	bl	8001320 <OPENBL_USART_SendByte>
}
 80060ae:	e013      	b.n	80060d8 <OPENBL_USART_Go+0x5c>
      status = OPENBL_MEM_CheckJumpAddress(address);
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	4618      	mov	r0, r3
 80060b4:	f7ff f91c 	bl	80052f0 <OPENBL_MEM_CheckJumpAddress>
 80060b8:	4603      	mov	r3, r0
 80060ba:	71fb      	strb	r3, [r7, #7]
      if (status == 0U)
 80060bc:	79fb      	ldrb	r3, [r7, #7]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d103      	bne.n	80060ca <OPENBL_USART_Go+0x4e>
        OPENBL_USART_SendByte(NACK_BYTE);
 80060c2:	201f      	movs	r0, #31
 80060c4:	f7fb f92c 	bl	8001320 <OPENBL_USART_SendByte>
}
 80060c8:	e006      	b.n	80060d8 <OPENBL_USART_Go+0x5c>
        OPENBL_USART_SendByte(ACK_BYTE);
 80060ca:	2079      	movs	r0, #121	; 0x79
 80060cc:	f7fb f928 	bl	8001320 <OPENBL_USART_SendByte>
        OPENBL_MEM_JumpToAddress(address);
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	4618      	mov	r0, r3
 80060d4:	f7ff f876 	bl	80051c4 <OPENBL_MEM_JumpToAddress>
}
 80060d8:	bf00      	nop
 80060da:	3708      	adds	r7, #8
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}

080060e0 <OPENBL_USART_ReadoutProtect>:
/**
 * @brief  This function is used to enable readout protection.
 * @retval None.
 */
void OPENBL_USART_ReadoutProtect(void)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	af00      	add	r7, sp, #0
  /* Check memory protection then send adequate response */
  if (Common_GetProtectionStatus() != RESET)
 80060e4:	f7fa f99f 	bl	8000426 <Common_GetProtectionStatus>
 80060e8:	4603      	mov	r3, r0
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d003      	beq.n	80060f6 <OPENBL_USART_ReadoutProtect+0x16>
  {
    OPENBL_USART_SendByte(NACK_BYTE);
 80060ee:	201f      	movs	r0, #31
 80060f0:	f7fb f916 	bl	8001320 <OPENBL_USART_SendByte>
    OPENBL_USART_SendByte(ACK_BYTE);

    /* Start post processing task if needed */
    Common_StartPostProcessing();
  }
}
 80060f4:	e00c      	b.n	8006110 <OPENBL_USART_ReadoutProtect+0x30>
    OPENBL_USART_SendByte(ACK_BYTE);
 80060f6:	2079      	movs	r0, #121	; 0x79
 80060f8:	f7fb f912 	bl	8001320 <OPENBL_USART_SendByte>
    OPENBL_MEM_SetReadOutProtection(OPENBL_DEFAULT_MEM, ENABLE);
 80060fc:	2101      	movs	r1, #1
 80060fe:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8006102:	f7fe ffed 	bl	80050e0 <OPENBL_MEM_SetReadOutProtection>
    OPENBL_USART_SendByte(ACK_BYTE);
 8006106:	2079      	movs	r0, #121	; 0x79
 8006108:	f7fb f90a 	bl	8001320 <OPENBL_USART_SendByte>
    Common_StartPostProcessing();
 800610c:	f7fa f9ac 	bl	8000468 <Common_StartPostProcessing>
}
 8006110:	bf00      	nop
 8006112:	bd80      	pop	{r7, pc}

08006114 <OPENBL_USART_ReadoutUnprotect>:
/**
 * @brief  This function is used to disable readout protection.
 * @retval None.
 */
void OPENBL_USART_ReadoutUnprotect(void)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	af00      	add	r7, sp, #0
  OPENBL_USART_SendByte(ACK_BYTE);
 8006118:	2079      	movs	r0, #121	; 0x79
 800611a:	f7fb f901 	bl	8001320 <OPENBL_USART_SendByte>

  /* Once the option bytes modification start bit is set in FLASH CR register,
     all the RAM is erased, this causes the erase of the Open Bootloader RAM.
     This is why the last ACK is sent before the call of OPENBL_MEM_SetReadOutProtection */
  OPENBL_USART_SendByte(ACK_BYTE);
 800611e:	2079      	movs	r0, #121	; 0x79
 8006120:	f7fb f8fe 	bl	8001320 <OPENBL_USART_SendByte>

  /* Disable the read protection */
  OPENBL_MEM_SetReadOutProtection(OPENBL_DEFAULT_MEM, DISABLE);
 8006124:	2100      	movs	r1, #0
 8006126:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 800612a:	f7fe ffd9 	bl	80050e0 <OPENBL_MEM_SetReadOutProtection>

  /* Start post processing task if needed */
  Common_StartPostProcessing();
 800612e:	f7fa f99b 	bl	8000468 <Common_StartPostProcessing>
}
 8006132:	bf00      	nop
 8006134:	bd80      	pop	{r7, pc}
	...

08006138 <OPENBL_USART_EraseMemory>:
/**
 * @brief  This function is used to erase a memory.
 * @retval None.
 */
void OPENBL_USART_EraseMemory(void)
{
 8006138:	b590      	push	{r4, r7, lr}
 800613a:	b089      	sub	sp, #36	; 0x24
 800613c:	af00      	add	r7, sp, #0
  uint32_t xor;
  uint32_t counter;
  uint32_t numpage;
  uint16_t data;
  ErrorStatus error_value;
  uint8_t status = ACK_BYTE;
 800613e:	2379      	movs	r3, #121	; 0x79
 8006140:	75fb      	strb	r3, [r7, #23]
  uint8_t *ramaddress;

  ramaddress = (uint8_t *) USART_RAM_Buf;
 8006142:	4b68      	ldr	r3, [pc, #416]	; (80062e4 <OPENBL_USART_EraseMemory+0x1ac>)
 8006144:	613b      	str	r3, [r7, #16]

  /* Check if the memory is not protected */
  if (Common_GetProtectionStatus() != RESET)
 8006146:	f7fa f96e 	bl	8000426 <Common_GetProtectionStatus>
 800614a:	4603      	mov	r3, r0
 800614c:	2b00      	cmp	r3, #0
 800614e:	d003      	beq.n	8006158 <OPENBL_USART_EraseMemory+0x20>
  {
    OPENBL_USART_SendByte(NACK_BYTE);
 8006150:	201f      	movs	r0, #31
 8006152:	f7fb f8e5 	bl	8001320 <OPENBL_USART_SendByte>
      }
    }

    OPENBL_USART_SendByte(status);
  }
}
 8006156:	e0c0      	b.n	80062da <OPENBL_USART_EraseMemory+0x1a2>
    OPENBL_USART_SendByte(ACK_BYTE);
 8006158:	2079      	movs	r0, #121	; 0x79
 800615a:	f7fb f8e1 	bl	8001320 <OPENBL_USART_SendByte>
    data = OPENBL_USART_ReadByte();
 800615e:	f7fb f8cb 	bl	80012f8 <OPENBL_USART_ReadByte>
 8006162:	4603      	mov	r3, r0
 8006164:	81fb      	strh	r3, [r7, #14]
    data = (uint16_t)(data << 8) | OPENBL_USART_ReadByte();
 8006166:	89fb      	ldrh	r3, [r7, #14]
 8006168:	021b      	lsls	r3, r3, #8
 800616a:	b29c      	uxth	r4, r3
 800616c:	f7fb f8c4 	bl	80012f8 <OPENBL_USART_ReadByte>
 8006170:	4603      	mov	r3, r0
 8006172:	b29b      	uxth	r3, r3
 8006174:	4323      	orrs	r3, r4
 8006176:	81fb      	strh	r3, [r7, #14]
    xor  = ((uint32_t)data & 0xFF00U) >> 8;
 8006178:	89fb      	ldrh	r3, [r7, #14]
 800617a:	0a1b      	lsrs	r3, r3, #8
 800617c:	b29b      	uxth	r3, r3
 800617e:	61fb      	str	r3, [r7, #28]
    xor ^= (uint32_t)data & 0x00FFU;
 8006180:	89fb      	ldrh	r3, [r7, #14]
 8006182:	b2db      	uxtb	r3, r3
 8006184:	69fa      	ldr	r2, [r7, #28]
 8006186:	4053      	eors	r3, r2
 8006188:	61fb      	str	r3, [r7, #28]
    if ((data & 0xFFF0U) == 0xFFF0U)
 800618a:	89fa      	ldrh	r2, [r7, #14]
 800618c:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8006190:	4013      	ands	r3, r2
 8006192:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8006196:	4293      	cmp	r3, r2
 8006198:	d139      	bne.n	800620e <OPENBL_USART_EraseMemory+0xd6>
      if (OPENBL_USART_ReadByte() != (uint8_t) xor)
 800619a:	f7fb f8ad 	bl	80012f8 <OPENBL_USART_ReadByte>
 800619e:	4603      	mov	r3, r0
 80061a0:	461a      	mov	r2, r3
 80061a2:	69fb      	ldr	r3, [r7, #28]
 80061a4:	b2db      	uxtb	r3, r3
 80061a6:	429a      	cmp	r2, r3
 80061a8:	d002      	beq.n	80061b0 <OPENBL_USART_EraseMemory+0x78>
        status = NACK_BYTE;
 80061aa:	231f      	movs	r3, #31
 80061ac:	75fb      	strb	r3, [r7, #23]
 80061ae:	e090      	b.n	80062d2 <OPENBL_USART_EraseMemory+0x19a>
        if ((data == 0xFFFFU) || (data == 0xFFFEU) || (data == 0xFFFDU))
 80061b0:	89fb      	ldrh	r3, [r7, #14]
 80061b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d009      	beq.n	80061ce <OPENBL_USART_EraseMemory+0x96>
 80061ba:	89fb      	ldrh	r3, [r7, #14]
 80061bc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80061c0:	4293      	cmp	r3, r2
 80061c2:	d004      	beq.n	80061ce <OPENBL_USART_EraseMemory+0x96>
 80061c4:	89fb      	ldrh	r3, [r7, #14]
 80061c6:	f64f 72fd 	movw	r2, #65533	; 0xfffd
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d11c      	bne.n	8006208 <OPENBL_USART_EraseMemory+0xd0>
          ramaddress[0] = (uint8_t)(data & 0x00FFU);
 80061ce:	89fb      	ldrh	r3, [r7, #14]
 80061d0:	b2da      	uxtb	r2, r3
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	701a      	strb	r2, [r3, #0]
          ramaddress[1] = (uint8_t)((data & 0xFF00U) >> 8);
 80061d6:	89fb      	ldrh	r3, [r7, #14]
 80061d8:	0a1b      	lsrs	r3, r3, #8
 80061da:	b29a      	uxth	r2, r3
 80061dc:	693b      	ldr	r3, [r7, #16]
 80061de:	3301      	adds	r3, #1
 80061e0:	b2d2      	uxtb	r2, r2
 80061e2:	701a      	strb	r2, [r3, #0]
          error_value = OPENBL_MEM_MassErase(OPENBL_DEFAULT_MEM, (uint8_t *) USART_RAM_Buf, USART_RAM_BUFFER_SIZE);
 80061e4:	f240 428c 	movw	r2, #1164	; 0x48c
 80061e8:	493e      	ldr	r1, [pc, #248]	; (80062e4 <OPENBL_USART_EraseMemory+0x1ac>)
 80061ea:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80061ee:	f7ff f813 	bl	8005218 <OPENBL_MEM_MassErase>
 80061f2:	4603      	mov	r3, r0
 80061f4:	71fb      	strb	r3, [r7, #7]
          if (error_value == SUCCESS)
 80061f6:	79fb      	ldrb	r3, [r7, #7]
 80061f8:	2b01      	cmp	r3, #1
 80061fa:	d102      	bne.n	8006202 <OPENBL_USART_EraseMemory+0xca>
            status = ACK_BYTE;
 80061fc:	2379      	movs	r3, #121	; 0x79
 80061fe:	75fb      	strb	r3, [r7, #23]
          if (error_value == SUCCESS)
 8006200:	e067      	b.n	80062d2 <OPENBL_USART_EraseMemory+0x19a>
            status = NACK_BYTE;
 8006202:	231f      	movs	r3, #31
 8006204:	75fb      	strb	r3, [r7, #23]
          if (error_value == SUCCESS)
 8006206:	e064      	b.n	80062d2 <OPENBL_USART_EraseMemory+0x19a>
          status = NACK_BYTE;
 8006208:	231f      	movs	r3, #31
 800620a:	75fb      	strb	r3, [r7, #23]
 800620c:	e061      	b.n	80062d2 <OPENBL_USART_EraseMemory+0x19a>
      ramaddress = (uint8_t *) USART_RAM_Buf;
 800620e:	4b35      	ldr	r3, [pc, #212]	; (80062e4 <OPENBL_USART_EraseMemory+0x1ac>)
 8006210:	613b      	str	r3, [r7, #16]
      numpage = (uint32_t)data + 1U;
 8006212:	89fb      	ldrh	r3, [r7, #14]
 8006214:	3301      	adds	r3, #1
 8006216:	60bb      	str	r3, [r7, #8]
      *ramaddress = (uint8_t)(numpage & 0x00FFU);
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	b2da      	uxtb	r2, r3
 800621c:	693b      	ldr	r3, [r7, #16]
 800621e:	701a      	strb	r2, [r3, #0]
      ramaddress++;
 8006220:	693b      	ldr	r3, [r7, #16]
 8006222:	3301      	adds	r3, #1
 8006224:	613b      	str	r3, [r7, #16]
      *ramaddress = (uint8_t)((numpage & 0xFF00U) >> 8);
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	0a1b      	lsrs	r3, r3, #8
 800622a:	b2da      	uxtb	r2, r3
 800622c:	693b      	ldr	r3, [r7, #16]
 800622e:	701a      	strb	r2, [r3, #0]
      ramaddress++;
 8006230:	693b      	ldr	r3, [r7, #16]
 8006232:	3301      	adds	r3, #1
 8006234:	613b      	str	r3, [r7, #16]
      for (counter = numpage; counter != 0U ; counter--)
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	61bb      	str	r3, [r7, #24]
 800623a:	e02e      	b.n	800629a <OPENBL_USART_EraseMemory+0x162>
        data  = OPENBL_USART_ReadByte();
 800623c:	f7fb f85c 	bl	80012f8 <OPENBL_USART_ReadByte>
 8006240:	4603      	mov	r3, r0
 8006242:	81fb      	strh	r3, [r7, #14]
        xor  ^= data;
 8006244:	89fb      	ldrh	r3, [r7, #14]
 8006246:	69fa      	ldr	r2, [r7, #28]
 8006248:	4053      	eors	r3, r2
 800624a:	61fb      	str	r3, [r7, #28]
        data  = (uint16_t)((data & 0x00FFU) << 8);
 800624c:	89fb      	ldrh	r3, [r7, #14]
 800624e:	021b      	lsls	r3, r3, #8
 8006250:	81fb      	strh	r3, [r7, #14]
        data |= (uint8_t)(OPENBL_USART_ReadByte() & 0x00FFU);
 8006252:	f7fb f851 	bl	80012f8 <OPENBL_USART_ReadByte>
 8006256:	4603      	mov	r3, r0
 8006258:	b29a      	uxth	r2, r3
 800625a:	89fb      	ldrh	r3, [r7, #14]
 800625c:	4313      	orrs	r3, r2
 800625e:	81fb      	strh	r3, [r7, #14]
        xor  ^= ((uint32_t)data & 0x00FFU);
 8006260:	89fb      	ldrh	r3, [r7, #14]
 8006262:	b2db      	uxtb	r3, r3
 8006264:	69fa      	ldr	r2, [r7, #28]
 8006266:	4053      	eors	r3, r2
 8006268:	61fb      	str	r3, [r7, #28]
        if (counter < (USART_RAM_BUFFER_SIZE / 2U))
 800626a:	69bb      	ldr	r3, [r7, #24]
 800626c:	f240 2245 	movw	r2, #581	; 0x245
 8006270:	4293      	cmp	r3, r2
 8006272:	d80f      	bhi.n	8006294 <OPENBL_USART_EraseMemory+0x15c>
          *ramaddress = (uint8_t)(data & 0x00FFU);
 8006274:	89fb      	ldrh	r3, [r7, #14]
 8006276:	b2da      	uxtb	r2, r3
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	701a      	strb	r2, [r3, #0]
          ramaddress++;
 800627c:	693b      	ldr	r3, [r7, #16]
 800627e:	3301      	adds	r3, #1
 8006280:	613b      	str	r3, [r7, #16]
          *ramaddress = (uint8_t)((data & 0xFF00U) >> 8);
 8006282:	89fb      	ldrh	r3, [r7, #14]
 8006284:	0a1b      	lsrs	r3, r3, #8
 8006286:	b29b      	uxth	r3, r3
 8006288:	b2da      	uxtb	r2, r3
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	701a      	strb	r2, [r3, #0]
          ramaddress++;
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	3301      	adds	r3, #1
 8006292:	613b      	str	r3, [r7, #16]
      for (counter = numpage; counter != 0U ; counter--)
 8006294:	69bb      	ldr	r3, [r7, #24]
 8006296:	3b01      	subs	r3, #1
 8006298:	61bb      	str	r3, [r7, #24]
 800629a:	69bb      	ldr	r3, [r7, #24]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d1cd      	bne.n	800623c <OPENBL_USART_EraseMemory+0x104>
      if (OPENBL_USART_ReadByte() != (uint8_t) xor)
 80062a0:	f7fb f82a 	bl	80012f8 <OPENBL_USART_ReadByte>
 80062a4:	4603      	mov	r3, r0
 80062a6:	461a      	mov	r2, r3
 80062a8:	69fb      	ldr	r3, [r7, #28]
 80062aa:	b2db      	uxtb	r3, r3
 80062ac:	429a      	cmp	r2, r3
 80062ae:	d002      	beq.n	80062b6 <OPENBL_USART_EraseMemory+0x17e>
        status = NACK_BYTE;
 80062b0:	231f      	movs	r3, #31
 80062b2:	75fb      	strb	r3, [r7, #23]
 80062b4:	e00d      	b.n	80062d2 <OPENBL_USART_EraseMemory+0x19a>
        error_value = OPENBL_MEM_Erase(OPENBL_DEFAULT_MEM, (uint8_t *) USART_RAM_Buf, USART_RAM_BUFFER_SIZE);
 80062b6:	f240 428c 	movw	r2, #1164	; 0x48c
 80062ba:	490a      	ldr	r1, [pc, #40]	; (80062e4 <OPENBL_USART_EraseMemory+0x1ac>)
 80062bc:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80062c0:	f7fe ffe0 	bl	8005284 <OPENBL_MEM_Erase>
 80062c4:	4603      	mov	r3, r0
 80062c6:	71fb      	strb	r3, [r7, #7]
        if (error_value == SUCCESS)
 80062c8:	79fb      	ldrb	r3, [r7, #7]
 80062ca:	2b01      	cmp	r3, #1
 80062cc:	d101      	bne.n	80062d2 <OPENBL_USART_EraseMemory+0x19a>
          status = ACK_BYTE;
 80062ce:	2379      	movs	r3, #121	; 0x79
 80062d0:	75fb      	strb	r3, [r7, #23]
    OPENBL_USART_SendByte(status);
 80062d2:	7dfb      	ldrb	r3, [r7, #23]
 80062d4:	4618      	mov	r0, r3
 80062d6:	f7fb f823 	bl	8001320 <OPENBL_USART_SendByte>
}
 80062da:	bf00      	nop
 80062dc:	3724      	adds	r7, #36	; 0x24
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd90      	pop	{r4, r7, pc}
 80062e2:	bf00      	nop
 80062e4:	200009ac 	.word	0x200009ac

080062e8 <OPENBL_USART_WriteProtect>:
/**
 * @brief  This function is used to enable write protect.
 * @retval None.
 */
void OPENBL_USART_WriteProtect(void)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b086      	sub	sp, #24
 80062ec:	af00      	add	r7, sp, #0
  uint32_t xor;
  ErrorStatus error_value;
  uint8_t *ramaddress;

  /* Check if the memory is not protected */
  if (Common_GetProtectionStatus() != RESET)
 80062ee:	f7fa f89a 	bl	8000426 <Common_GetProtectionStatus>
 80062f2:	4603      	mov	r3, r0
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d003      	beq.n	8006300 <OPENBL_USART_WriteProtect+0x18>
  {
    OPENBL_USART_SendByte(NACK_BYTE);
 80062f8:	201f      	movs	r0, #31
 80062fa:	f7fb f811 	bl	8001320 <OPENBL_USART_SendByte>
      {
        Common_StartPostProcessing();
      }
    }
  }
}
 80062fe:	e044      	b.n	800638a <OPENBL_USART_WriteProtect+0xa2>
    OPENBL_USART_SendByte(ACK_BYTE);
 8006300:	2079      	movs	r0, #121	; 0x79
 8006302:	f7fb f80d 	bl	8001320 <OPENBL_USART_SendByte>
    data = OPENBL_USART_ReadByte();
 8006306:	f7fa fff7 	bl	80012f8 <OPENBL_USART_ReadByte>
 800630a:	4603      	mov	r3, r0
 800630c:	60bb      	str	r3, [r7, #8]
    ramaddress = (uint8_t *) USART_RAM_Buf;
 800630e:	4b21      	ldr	r3, [pc, #132]	; (8006394 <OPENBL_USART_WriteProtect+0xac>)
 8006310:	60fb      	str	r3, [r7, #12]
    length     = data + 1U;
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	3301      	adds	r3, #1
 8006316:	607b      	str	r3, [r7, #4]
    xor = data;
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	613b      	str	r3, [r7, #16]
    for (counter = length; counter != 0U ; counter--)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	617b      	str	r3, [r7, #20]
 8006320:	e011      	b.n	8006346 <OPENBL_USART_WriteProtect+0x5e>
      data  = OPENBL_USART_ReadByte();
 8006322:	f7fa ffe9 	bl	80012f8 <OPENBL_USART_ReadByte>
 8006326:	4603      	mov	r3, r0
 8006328:	60bb      	str	r3, [r7, #8]
      xor  ^= data;
 800632a:	693a      	ldr	r2, [r7, #16]
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	4053      	eors	r3, r2
 8006330:	613b      	str	r3, [r7, #16]
      *(__IO uint8_t *)(ramaddress) = (uint8_t) data;
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	b2da      	uxtb	r2, r3
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	701a      	strb	r2, [r3, #0]
      ramaddress++;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	3301      	adds	r3, #1
 800633e:	60fb      	str	r3, [r7, #12]
    for (counter = length; counter != 0U ; counter--)
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	3b01      	subs	r3, #1
 8006344:	617b      	str	r3, [r7, #20]
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d1ea      	bne.n	8006322 <OPENBL_USART_WriteProtect+0x3a>
    if (OPENBL_USART_ReadByte() != (uint8_t) xor)
 800634c:	f7fa ffd4 	bl	80012f8 <OPENBL_USART_ReadByte>
 8006350:	4603      	mov	r3, r0
 8006352:	461a      	mov	r2, r3
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	b2db      	uxtb	r3, r3
 8006358:	429a      	cmp	r2, r3
 800635a:	d003      	beq.n	8006364 <OPENBL_USART_WriteProtect+0x7c>
      OPENBL_USART_SendByte(NACK_BYTE);
 800635c:	201f      	movs	r0, #31
 800635e:	f7fa ffdf 	bl	8001320 <OPENBL_USART_SendByte>
}
 8006362:	e012      	b.n	800638a <OPENBL_USART_WriteProtect+0xa2>
      ramaddress = (uint8_t *) USART_RAM_Buf;
 8006364:	4b0b      	ldr	r3, [pc, #44]	; (8006394 <OPENBL_USART_WriteProtect+0xac>)
 8006366:	60fb      	str	r3, [r7, #12]
      error_value = OPENBL_MEM_SetWriteProtection(ENABLE, OPENBL_DEFAULT_MEM, ramaddress, length);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	68fa      	ldr	r2, [r7, #12]
 800636c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8006370:	2001      	movs	r0, #1
 8006372:	f7fe feef 	bl	8005154 <OPENBL_MEM_SetWriteProtection>
 8006376:	4603      	mov	r3, r0
 8006378:	70fb      	strb	r3, [r7, #3]
      OPENBL_USART_SendByte(ACK_BYTE);
 800637a:	2079      	movs	r0, #121	; 0x79
 800637c:	f7fa ffd0 	bl	8001320 <OPENBL_USART_SendByte>
      if (error_value == SUCCESS)
 8006380:	78fb      	ldrb	r3, [r7, #3]
 8006382:	2b01      	cmp	r3, #1
 8006384:	d101      	bne.n	800638a <OPENBL_USART_WriteProtect+0xa2>
        Common_StartPostProcessing();
 8006386:	f7fa f86f 	bl	8000468 <Common_StartPostProcessing>
}
 800638a:	bf00      	nop
 800638c:	3718      	adds	r7, #24
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}
 8006392:	bf00      	nop
 8006394:	200009ac 	.word	0x200009ac

08006398 <OPENBL_USART_WriteUnprotect>:
/**
 * @brief  This function is used to disable write protect.
 * @retval None.
 */
void OPENBL_USART_WriteUnprotect(void)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b082      	sub	sp, #8
 800639c:	af00      	add	r7, sp, #0
  ErrorStatus error_value;

  /* Check if the memory is not protected */
  if (Common_GetProtectionStatus() != RESET)
 800639e:	f7fa f842 	bl	8000426 <Common_GetProtectionStatus>
 80063a2:	4603      	mov	r3, r0
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d003      	beq.n	80063b0 <OPENBL_USART_WriteUnprotect+0x18>
  {
    OPENBL_USART_SendByte(NACK_BYTE);
 80063a8:	201f      	movs	r0, #31
 80063aa:	f7fa ffb9 	bl	8001320 <OPENBL_USART_SendByte>
    if (error_value == SUCCESS)
    {
      Common_StartPostProcessing();
    }
  }
}
 80063ae:	e013      	b.n	80063d8 <OPENBL_USART_WriteUnprotect+0x40>
    OPENBL_USART_SendByte(ACK_BYTE);
 80063b0:	2079      	movs	r0, #121	; 0x79
 80063b2:	f7fa ffb5 	bl	8001320 <OPENBL_USART_SendByte>
    error_value = OPENBL_MEM_SetWriteProtection(DISABLE, OPENBL_DEFAULT_MEM, NULL, 0);
 80063b6:	2300      	movs	r3, #0
 80063b8:	2200      	movs	r2, #0
 80063ba:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 80063be:	2000      	movs	r0, #0
 80063c0:	f7fe fec8 	bl	8005154 <OPENBL_MEM_SetWriteProtection>
 80063c4:	4603      	mov	r3, r0
 80063c6:	71fb      	strb	r3, [r7, #7]
    OPENBL_USART_SendByte(ACK_BYTE);
 80063c8:	2079      	movs	r0, #121	; 0x79
 80063ca:	f7fa ffa9 	bl	8001320 <OPENBL_USART_SendByte>
    if (error_value == SUCCESS)
 80063ce:	79fb      	ldrb	r3, [r7, #7]
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d101      	bne.n	80063d8 <OPENBL_USART_WriteUnprotect+0x40>
      Common_StartPostProcessing();
 80063d4:	f7fa f848 	bl	8000468 <Common_StartPostProcessing>
}
 80063d8:	bf00      	nop
 80063da:	3708      	adds	r7, #8
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}

080063e0 <OPENBL_USART_GetAddress>:
/**
 * @brief  This function is used to get a valid address.
 * @retval Returns NACK status in case of error else returns ACK status.
 */
uint8_t OPENBL_USART_GetAddress(uint32_t *Address)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b084      	sub	sp, #16
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
  uint8_t data[4] = {0, 0, 0, 0};
 80063e8:	2300      	movs	r3, #0
 80063ea:	60bb      	str	r3, [r7, #8]
  uint8_t status;
  uint8_t xor;

  data[3] = OPENBL_USART_ReadByte();
 80063ec:	f7fa ff84 	bl	80012f8 <OPENBL_USART_ReadByte>
 80063f0:	4603      	mov	r3, r0
 80063f2:	72fb      	strb	r3, [r7, #11]
  data[2] = OPENBL_USART_ReadByte();
 80063f4:	f7fa ff80 	bl	80012f8 <OPENBL_USART_ReadByte>
 80063f8:	4603      	mov	r3, r0
 80063fa:	72bb      	strb	r3, [r7, #10]
  data[1] = OPENBL_USART_ReadByte();
 80063fc:	f7fa ff7c 	bl	80012f8 <OPENBL_USART_ReadByte>
 8006400:	4603      	mov	r3, r0
 8006402:	727b      	strb	r3, [r7, #9]
  data[0] = OPENBL_USART_ReadByte();
 8006404:	f7fa ff78 	bl	80012f8 <OPENBL_USART_ReadByte>
 8006408:	4603      	mov	r3, r0
 800640a:	723b      	strb	r3, [r7, #8]

  xor = data[3] ^ data[2] ^ data[1] ^ data[0];
 800640c:	7afa      	ldrb	r2, [r7, #11]
 800640e:	7abb      	ldrb	r3, [r7, #10]
 8006410:	4053      	eors	r3, r2
 8006412:	b2da      	uxtb	r2, r3
 8006414:	7a7b      	ldrb	r3, [r7, #9]
 8006416:	4053      	eors	r3, r2
 8006418:	b2da      	uxtb	r2, r3
 800641a:	7a3b      	ldrb	r3, [r7, #8]
 800641c:	4053      	eors	r3, r2
 800641e:	73bb      	strb	r3, [r7, #14]

  /* Check the integrity of received data */
  if (OPENBL_USART_ReadByte() != xor)
 8006420:	f7fa ff6a 	bl	80012f8 <OPENBL_USART_ReadByte>
 8006424:	4603      	mov	r3, r0
 8006426:	461a      	mov	r2, r3
 8006428:	7bbb      	ldrb	r3, [r7, #14]
 800642a:	4293      	cmp	r3, r2
 800642c:	d002      	beq.n	8006434 <OPENBL_USART_GetAddress+0x54>
  {
    status = NACK_BYTE;
 800642e:	231f      	movs	r3, #31
 8006430:	73fb      	strb	r3, [r7, #15]
 8006432:	e018      	b.n	8006466 <OPENBL_USART_GetAddress+0x86>
  }
  else
  {
    *Address = ((uint32_t)data[3] << 24) | ((uint32_t)data[2] << 16) | ((uint32_t)data[1] << 8) | (uint32_t)data[0];
 8006434:	7afb      	ldrb	r3, [r7, #11]
 8006436:	061a      	lsls	r2, r3, #24
 8006438:	7abb      	ldrb	r3, [r7, #10]
 800643a:	041b      	lsls	r3, r3, #16
 800643c:	431a      	orrs	r2, r3
 800643e:	7a7b      	ldrb	r3, [r7, #9]
 8006440:	021b      	lsls	r3, r3, #8
 8006442:	4313      	orrs	r3, r2
 8006444:	7a3a      	ldrb	r2, [r7, #8]
 8006446:	431a      	orrs	r2, r3
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	601a      	str	r2, [r3, #0]

    /* Check if received address is valid or not */
    if (OPENBL_MEM_GetAddressArea(*Address) == AREA_ERROR)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4618      	mov	r0, r3
 8006452:	f7fe fd7b 	bl	8004f4c <OPENBL_MEM_GetAddressArea>
 8006456:	4603      	mov	r3, r0
 8006458:	2b00      	cmp	r3, #0
 800645a:	d102      	bne.n	8006462 <OPENBL_USART_GetAddress+0x82>
    {
      status = NACK_BYTE;
 800645c:	231f      	movs	r3, #31
 800645e:	73fb      	strb	r3, [r7, #15]
 8006460:	e001      	b.n	8006466 <OPENBL_USART_GetAddress+0x86>
    }
    else
    {
      status = ACK_BYTE;
 8006462:	2379      	movs	r3, #121	; 0x79
 8006464:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006466:	7bfb      	ldrb	r3, [r7, #15]
}
 8006468:	4618      	mov	r0, r3
 800646a:	3710      	adds	r7, #16
 800646c:	46bd      	mov	sp, r7
 800646e:	bd80      	pop	{r7, pc}

08006470 <OPENBL_USART_SpecialCommand>:
/**
 * @brief  This function is used to execute special command commands.
 * @retval None.
 */
void OPENBL_USART_SpecialCommand(void)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b084      	sub	sp, #16
 8006474:	af00      	add	r7, sp, #0
  uint8_t index;
  uint8_t data;
  uint8_t xor;

  /* Point to the RAM USART buffer to gain size and reliability */
  special_cmd = (OPENBL_SpecialCmdTypeDef *)(uint32_t)USART_RAM_Buf;
 8006476:	4b3b      	ldr	r3, [pc, #236]	; (8006564 <OPENBL_USART_SpecialCommand+0xf4>)
 8006478:	60bb      	str	r3, [r7, #8]

  /* Send special command code acknowledgment */
  OPENBL_USART_SendByte(ACK_BYTE);
 800647a:	2079      	movs	r0, #121	; 0x79
 800647c:	f7fa ff50 	bl	8001320 <OPENBL_USART_SendByte>

  /* Get the command operation code */
  if (OPENBL_USART_GetSpecialCmdOpCode(&op_code, OPENBL_SPECIAL_CMD) == NACK_BYTE)
 8006480:	1d3b      	adds	r3, r7, #4
 8006482:	2101      	movs	r1, #1
 8006484:	4618      	mov	r0, r3
 8006486:	f000 f9e3 	bl	8006850 <OPENBL_USART_GetSpecialCmdOpCode>
 800648a:	4603      	mov	r3, r0
 800648c:	2b1f      	cmp	r3, #31
 800648e:	d103      	bne.n	8006498 <OPENBL_USART_SpecialCommand+0x28>
  {
    OPENBL_USART_SendByte(NACK_BYTE);
 8006490:	201f      	movs	r0, #31
 8006492:	f7fa ff45 	bl	8001320 <OPENBL_USART_SendByte>
        /* Send last acknowledgment */
        OPENBL_USART_SendByte(ACK_BYTE);
      }
    }
  }
}
 8006496:	e061      	b.n	800655c <OPENBL_USART_SpecialCommand+0xec>
    OPENBL_USART_SendByte(ACK_BYTE);
 8006498:	2079      	movs	r0, #121	; 0x79
 800649a:	f7fa ff41 	bl	8001320 <OPENBL_USART_SendByte>
    special_cmd->CmdType = OPENBL_SPECIAL_CMD;
 800649e:	68bb      	ldr	r3, [r7, #8]
 80064a0:	2201      	movs	r2, #1
 80064a2:	701a      	strb	r2, [r3, #0]
    special_cmd->OpCode  = op_code;
 80064a4:	88ba      	ldrh	r2, [r7, #4]
 80064a6:	68bb      	ldr	r3, [r7, #8]
 80064a8:	805a      	strh	r2, [r3, #2]
    xor = 0U;
 80064aa:	2300      	movs	r3, #0
 80064ac:	73bb      	strb	r3, [r7, #14]
    data                     = OPENBL_USART_ReadByte();
 80064ae:	f7fa ff23 	bl	80012f8 <OPENBL_USART_ReadByte>
 80064b2:	4603      	mov	r3, r0
 80064b4:	71fb      	strb	r3, [r7, #7]
    special_cmd->SizeBuffer1 = ((uint16_t)data) << 8;
 80064b6:	79fb      	ldrb	r3, [r7, #7]
 80064b8:	b29b      	uxth	r3, r3
 80064ba:	021b      	lsls	r3, r3, #8
 80064bc:	b29a      	uxth	r2, r3
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	809a      	strh	r2, [r3, #4]
    xor                     ^= data;
 80064c2:	7bba      	ldrb	r2, [r7, #14]
 80064c4:	79fb      	ldrb	r3, [r7, #7]
 80064c6:	4053      	eors	r3, r2
 80064c8:	73bb      	strb	r3, [r7, #14]
    data                      = OPENBL_USART_ReadByte();
 80064ca:	f7fa ff15 	bl	80012f8 <OPENBL_USART_ReadByte>
 80064ce:	4603      	mov	r3, r0
 80064d0:	71fb      	strb	r3, [r7, #7]
    special_cmd->SizeBuffer1 |= (uint16_t)data;
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	889a      	ldrh	r2, [r3, #4]
 80064d6:	79fb      	ldrb	r3, [r7, #7]
 80064d8:	b29b      	uxth	r3, r3
 80064da:	4313      	orrs	r3, r2
 80064dc:	b29a      	uxth	r2, r3
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	809a      	strh	r2, [r3, #4]
    xor                      ^= data;
 80064e2:	7bba      	ldrb	r2, [r7, #14]
 80064e4:	79fb      	ldrb	r3, [r7, #7]
 80064e6:	4053      	eors	r3, r2
 80064e8:	73bb      	strb	r3, [r7, #14]
    if (special_cmd->SizeBuffer1 > SPECIAL_CMD_SIZE_BUFFER1)
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	889b      	ldrh	r3, [r3, #4]
 80064ee:	2b80      	cmp	r3, #128	; 0x80
 80064f0:	d903      	bls.n	80064fa <OPENBL_USART_SpecialCommand+0x8a>
      OPENBL_USART_SendByte(NACK_BYTE);
 80064f2:	201f      	movs	r0, #31
 80064f4:	f7fa ff14 	bl	8001320 <OPENBL_USART_SendByte>
}
 80064f8:	e030      	b.n	800655c <OPENBL_USART_SpecialCommand+0xec>
      if (special_cmd->SizeBuffer1 != 0U)
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	889b      	ldrh	r3, [r3, #4]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d018      	beq.n	8006534 <OPENBL_USART_SpecialCommand+0xc4>
        for (index = 0U; index < special_cmd->SizeBuffer1; index++)
 8006502:	2300      	movs	r3, #0
 8006504:	73fb      	strb	r3, [r7, #15]
 8006506:	e00f      	b.n	8006528 <OPENBL_USART_SpecialCommand+0xb8>
          data                        = OPENBL_USART_ReadByte();
 8006508:	f7fa fef6 	bl	80012f8 <OPENBL_USART_ReadByte>
 800650c:	4603      	mov	r3, r0
 800650e:	71fb      	strb	r3, [r7, #7]
          special_cmd->Buffer1[index] = data;
 8006510:	7bfb      	ldrb	r3, [r7, #15]
 8006512:	68ba      	ldr	r2, [r7, #8]
 8006514:	4413      	add	r3, r2
 8006516:	79fa      	ldrb	r2, [r7, #7]
 8006518:	719a      	strb	r2, [r3, #6]
          xor                        ^= data;
 800651a:	7bba      	ldrb	r2, [r7, #14]
 800651c:	79fb      	ldrb	r3, [r7, #7]
 800651e:	4053      	eors	r3, r2
 8006520:	73bb      	strb	r3, [r7, #14]
        for (index = 0U; index < special_cmd->SizeBuffer1; index++)
 8006522:	7bfb      	ldrb	r3, [r7, #15]
 8006524:	3301      	adds	r3, #1
 8006526:	73fb      	strb	r3, [r7, #15]
 8006528:	7bfb      	ldrb	r3, [r7, #15]
 800652a:	b29a      	uxth	r2, r3
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	889b      	ldrh	r3, [r3, #4]
 8006530:	429a      	cmp	r2, r3
 8006532:	d3e9      	bcc.n	8006508 <OPENBL_USART_SpecialCommand+0x98>
      if (OPENBL_USART_ReadByte() != xor)
 8006534:	f7fa fee0 	bl	80012f8 <OPENBL_USART_ReadByte>
 8006538:	4603      	mov	r3, r0
 800653a:	461a      	mov	r2, r3
 800653c:	7bbb      	ldrb	r3, [r7, #14]
 800653e:	4293      	cmp	r3, r2
 8006540:	d003      	beq.n	800654a <OPENBL_USART_SpecialCommand+0xda>
        OPENBL_USART_SendByte(NACK_BYTE);
 8006542:	201f      	movs	r0, #31
 8006544:	f7fa feec 	bl	8001320 <OPENBL_USART_SendByte>
}
 8006548:	e008      	b.n	800655c <OPENBL_USART_SpecialCommand+0xec>
        OPENBL_USART_SendByte(ACK_BYTE);
 800654a:	2079      	movs	r0, #121	; 0x79
 800654c:	f7fa fee8 	bl	8001320 <OPENBL_USART_SendByte>
        OPENBL_USART_SpecialCommandProcess(special_cmd);
 8006550:	68b8      	ldr	r0, [r7, #8]
 8006552:	f7fa fefd 	bl	8001350 <OPENBL_USART_SpecialCommandProcess>
        OPENBL_USART_SendByte(ACK_BYTE);
 8006556:	2079      	movs	r0, #121	; 0x79
 8006558:	f7fa fee2 	bl	8001320 <OPENBL_USART_SendByte>
}
 800655c:	bf00      	nop
 800655e:	3710      	adds	r7, #16
 8006560:	46bd      	mov	sp, r7
 8006562:	bd80      	pop	{r7, pc}
 8006564:	200009ac 	.word	0x200009ac

08006568 <OPENBL_USART_ExtendedSpecialCommand>:
/**
 * @brief  This function is used to execute extended special command commands.
 * @retval None.
 */
void OPENBL_USART_ExtendedSpecialCommand(void)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b084      	sub	sp, #16
 800656c:	af00      	add	r7, sp, #0
  uint16_t index;
  uint8_t xor;
  uint8_t data;

  /* Point to the RAM USART buffer to gain size and reliability */
  special_cmd = (OPENBL_SpecialCmdTypeDef *)(uint32_t) USART_RAM_Buf;
 800656e:	4b68      	ldr	r3, [pc, #416]	; (8006710 <OPENBL_USART_ExtendedSpecialCommand+0x1a8>)
 8006570:	60bb      	str	r3, [r7, #8]

  /* Send extended special command code acknowledgment */
  OPENBL_USART_SendByte(ACK_BYTE);
 8006572:	2079      	movs	r0, #121	; 0x79
 8006574:	f7fa fed4 	bl	8001320 <OPENBL_USART_SendByte>

  /* Get the command operation code */
  if (OPENBL_USART_GetSpecialCmdOpCode(&op_code, OPENBL_EXTENDED_SPECIAL_CMD) == NACK_BYTE)
 8006578:	1d3b      	adds	r3, r7, #4
 800657a:	2102      	movs	r1, #2
 800657c:	4618      	mov	r0, r3
 800657e:	f000 f967 	bl	8006850 <OPENBL_USART_GetSpecialCmdOpCode>
 8006582:	4603      	mov	r3, r0
 8006584:	2b1f      	cmp	r3, #31
 8006586:	d103      	bne.n	8006590 <OPENBL_USART_ExtendedSpecialCommand+0x28>
  {
    OPENBL_USART_SendByte(NACK_BYTE);
 8006588:	201f      	movs	r0, #31
 800658a:	f7fa fec9 	bl	8001320 <OPENBL_USART_SendByte>
          }
        }
      }
    }
  }
}
 800658e:	e0ba      	b.n	8006706 <OPENBL_USART_ExtendedSpecialCommand+0x19e>
    OPENBL_USART_SendByte(ACK_BYTE);
 8006590:	2079      	movs	r0, #121	; 0x79
 8006592:	f7fa fec5 	bl	8001320 <OPENBL_USART_SendByte>
    special_cmd->CmdType = OPENBL_EXTENDED_SPECIAL_CMD;
 8006596:	68bb      	ldr	r3, [r7, #8]
 8006598:	2202      	movs	r2, #2
 800659a:	701a      	strb	r2, [r3, #0]
    special_cmd->OpCode  = op_code;
 800659c:	88ba      	ldrh	r2, [r7, #4]
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	805a      	strh	r2, [r3, #2]
    xor = 0U;
 80065a2:	2300      	movs	r3, #0
 80065a4:	737b      	strb	r3, [r7, #13]
    data                     = OPENBL_USART_ReadByte();
 80065a6:	f7fa fea7 	bl	80012f8 <OPENBL_USART_ReadByte>
 80065aa:	4603      	mov	r3, r0
 80065ac:	71fb      	strb	r3, [r7, #7]
    special_cmd->SizeBuffer1 = ((uint16_t)data) << 8;
 80065ae:	79fb      	ldrb	r3, [r7, #7]
 80065b0:	b29b      	uxth	r3, r3
 80065b2:	021b      	lsls	r3, r3, #8
 80065b4:	b29a      	uxth	r2, r3
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	809a      	strh	r2, [r3, #4]
    xor                     ^= data;
 80065ba:	7b7a      	ldrb	r2, [r7, #13]
 80065bc:	79fb      	ldrb	r3, [r7, #7]
 80065be:	4053      	eors	r3, r2
 80065c0:	737b      	strb	r3, [r7, #13]
    data                      = OPENBL_USART_ReadByte();
 80065c2:	f7fa fe99 	bl	80012f8 <OPENBL_USART_ReadByte>
 80065c6:	4603      	mov	r3, r0
 80065c8:	71fb      	strb	r3, [r7, #7]
    special_cmd->SizeBuffer1 |= (uint16_t)data;
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	889a      	ldrh	r2, [r3, #4]
 80065ce:	79fb      	ldrb	r3, [r7, #7]
 80065d0:	b29b      	uxth	r3, r3
 80065d2:	4313      	orrs	r3, r2
 80065d4:	b29a      	uxth	r2, r3
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	809a      	strh	r2, [r3, #4]
    xor                      ^= data;
 80065da:	7b7a      	ldrb	r2, [r7, #13]
 80065dc:	79fb      	ldrb	r3, [r7, #7]
 80065de:	4053      	eors	r3, r2
 80065e0:	737b      	strb	r3, [r7, #13]
    if (special_cmd->SizeBuffer1 > SPECIAL_CMD_SIZE_BUFFER1)
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	889b      	ldrh	r3, [r3, #4]
 80065e6:	2b80      	cmp	r3, #128	; 0x80
 80065e8:	d903      	bls.n	80065f2 <OPENBL_USART_ExtendedSpecialCommand+0x8a>
      OPENBL_USART_SendByte(NACK_BYTE);
 80065ea:	201f      	movs	r0, #31
 80065ec:	f7fa fe98 	bl	8001320 <OPENBL_USART_SendByte>
}
 80065f0:	e089      	b.n	8006706 <OPENBL_USART_ExtendedSpecialCommand+0x19e>
      if (special_cmd->SizeBuffer1 != 0U)
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	889b      	ldrh	r3, [r3, #4]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d017      	beq.n	800662a <OPENBL_USART_ExtendedSpecialCommand+0xc2>
        for (index = 0U; index < special_cmd->SizeBuffer1; index++)
 80065fa:	2300      	movs	r3, #0
 80065fc:	81fb      	strh	r3, [r7, #14]
 80065fe:	e00f      	b.n	8006620 <OPENBL_USART_ExtendedSpecialCommand+0xb8>
          data                        = OPENBL_USART_ReadByte();
 8006600:	f7fa fe7a 	bl	80012f8 <OPENBL_USART_ReadByte>
 8006604:	4603      	mov	r3, r0
 8006606:	71fb      	strb	r3, [r7, #7]
          special_cmd->Buffer1[index] = data;
 8006608:	89fb      	ldrh	r3, [r7, #14]
 800660a:	68ba      	ldr	r2, [r7, #8]
 800660c:	4413      	add	r3, r2
 800660e:	79fa      	ldrb	r2, [r7, #7]
 8006610:	719a      	strb	r2, [r3, #6]
          xor                        ^= data;
 8006612:	7b7a      	ldrb	r2, [r7, #13]
 8006614:	79fb      	ldrb	r3, [r7, #7]
 8006616:	4053      	eors	r3, r2
 8006618:	737b      	strb	r3, [r7, #13]
        for (index = 0U; index < special_cmd->SizeBuffer1; index++)
 800661a:	89fb      	ldrh	r3, [r7, #14]
 800661c:	3301      	adds	r3, #1
 800661e:	81fb      	strh	r3, [r7, #14]
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	889b      	ldrh	r3, [r3, #4]
 8006624:	89fa      	ldrh	r2, [r7, #14]
 8006626:	429a      	cmp	r2, r3
 8006628:	d3ea      	bcc.n	8006600 <OPENBL_USART_ExtendedSpecialCommand+0x98>
      if (OPENBL_USART_ReadByte() != xor)
 800662a:	f7fa fe65 	bl	80012f8 <OPENBL_USART_ReadByte>
 800662e:	4603      	mov	r3, r0
 8006630:	461a      	mov	r2, r3
 8006632:	7b7b      	ldrb	r3, [r7, #13]
 8006634:	4293      	cmp	r3, r2
 8006636:	d003      	beq.n	8006640 <OPENBL_USART_ExtendedSpecialCommand+0xd8>
        OPENBL_USART_SendByte(NACK_BYTE);
 8006638:	201f      	movs	r0, #31
 800663a:	f7fa fe71 	bl	8001320 <OPENBL_USART_SendByte>
}
 800663e:	e062      	b.n	8006706 <OPENBL_USART_ExtendedSpecialCommand+0x19e>
        OPENBL_USART_SendByte(ACK_BYTE);
 8006640:	2079      	movs	r0, #121	; 0x79
 8006642:	f7fa fe6d 	bl	8001320 <OPENBL_USART_SendByte>
        xor                      = 0U;
 8006646:	2300      	movs	r3, #0
 8006648:	737b      	strb	r3, [r7, #13]
        data                     = OPENBL_USART_ReadByte();
 800664a:	f7fa fe55 	bl	80012f8 <OPENBL_USART_ReadByte>
 800664e:	4603      	mov	r3, r0
 8006650:	71fb      	strb	r3, [r7, #7]
        special_cmd->SizeBuffer2 = ((uint16_t)data) << 8;
 8006652:	79fb      	ldrb	r3, [r7, #7]
 8006654:	b29b      	uxth	r3, r3
 8006656:	021b      	lsls	r3, r3, #8
 8006658:	b29a      	uxth	r2, r3
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
        xor                     ^= data;
 8006660:	7b7a      	ldrb	r2, [r7, #13]
 8006662:	79fb      	ldrb	r3, [r7, #7]
 8006664:	4053      	eors	r3, r2
 8006666:	737b      	strb	r3, [r7, #13]
        data                      = OPENBL_USART_ReadByte();
 8006668:	f7fa fe46 	bl	80012f8 <OPENBL_USART_ReadByte>
 800666c:	4603      	mov	r3, r0
 800666e:	71fb      	strb	r3, [r7, #7]
        special_cmd->SizeBuffer2 |= (uint16_t)data;
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	f8b3 2086 	ldrh.w	r2, [r3, #134]	; 0x86
 8006676:	79fb      	ldrb	r3, [r7, #7]
 8006678:	b29b      	uxth	r3, r3
 800667a:	4313      	orrs	r3, r2
 800667c:	b29a      	uxth	r2, r3
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
        xor                      ^= data;
 8006684:	7b7a      	ldrb	r2, [r7, #13]
 8006686:	79fb      	ldrb	r3, [r7, #7]
 8006688:	4053      	eors	r3, r2
 800668a:	737b      	strb	r3, [r7, #13]
        if (special_cmd->SizeBuffer2 > SPECIAL_CMD_SIZE_BUFFER2)
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 8006692:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006696:	d903      	bls.n	80066a0 <OPENBL_USART_ExtendedSpecialCommand+0x138>
          OPENBL_USART_SendByte(NACK_BYTE);
 8006698:	201f      	movs	r0, #31
 800669a:	f7fa fe41 	bl	8001320 <OPENBL_USART_SendByte>
}
 800669e:	e032      	b.n	8006706 <OPENBL_USART_ExtendedSpecialCommand+0x19e>
          if (special_cmd->SizeBuffer2 != 0U)
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d019      	beq.n	80066de <OPENBL_USART_ExtendedSpecialCommand+0x176>
            for (index = 0U; index < special_cmd->SizeBuffer2; index++)
 80066aa:	2300      	movs	r3, #0
 80066ac:	81fb      	strh	r3, [r7, #14]
 80066ae:	e010      	b.n	80066d2 <OPENBL_USART_ExtendedSpecialCommand+0x16a>
              data                        = OPENBL_USART_ReadByte();
 80066b0:	f7fa fe22 	bl	80012f8 <OPENBL_USART_ReadByte>
 80066b4:	4603      	mov	r3, r0
 80066b6:	71fb      	strb	r3, [r7, #7]
              special_cmd->Buffer2[index] = data;
 80066b8:	89fb      	ldrh	r3, [r7, #14]
 80066ba:	68ba      	ldr	r2, [r7, #8]
 80066bc:	4413      	add	r3, r2
 80066be:	79fa      	ldrb	r2, [r7, #7]
 80066c0:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
              xor                        ^= data;
 80066c4:	7b7a      	ldrb	r2, [r7, #13]
 80066c6:	79fb      	ldrb	r3, [r7, #7]
 80066c8:	4053      	eors	r3, r2
 80066ca:	737b      	strb	r3, [r7, #13]
            for (index = 0U; index < special_cmd->SizeBuffer2; index++)
 80066cc:	89fb      	ldrh	r3, [r7, #14]
 80066ce:	3301      	adds	r3, #1
 80066d0:	81fb      	strh	r3, [r7, #14]
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 80066d8:	89fa      	ldrh	r2, [r7, #14]
 80066da:	429a      	cmp	r2, r3
 80066dc:	d3e8      	bcc.n	80066b0 <OPENBL_USART_ExtendedSpecialCommand+0x148>
          if (OPENBL_USART_ReadByte() != xor)
 80066de:	f7fa fe0b 	bl	80012f8 <OPENBL_USART_ReadByte>
 80066e2:	4603      	mov	r3, r0
 80066e4:	461a      	mov	r2, r3
 80066e6:	7b7b      	ldrb	r3, [r7, #13]
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d003      	beq.n	80066f4 <OPENBL_USART_ExtendedSpecialCommand+0x18c>
            OPENBL_USART_SendByte(NACK_BYTE);
 80066ec:	201f      	movs	r0, #31
 80066ee:	f7fa fe17 	bl	8001320 <OPENBL_USART_SendByte>
}
 80066f2:	e008      	b.n	8006706 <OPENBL_USART_ExtendedSpecialCommand+0x19e>
            OPENBL_USART_SendByte(ACK_BYTE);
 80066f4:	2079      	movs	r0, #121	; 0x79
 80066f6:	f7fa fe13 	bl	8001320 <OPENBL_USART_SendByte>
            OPENBL_USART_SpecialCommandProcess(special_cmd);
 80066fa:	68b8      	ldr	r0, [r7, #8]
 80066fc:	f7fa fe28 	bl	8001350 <OPENBL_USART_SpecialCommandProcess>
            OPENBL_USART_SendByte(ACK_BYTE);
 8006700:	2079      	movs	r0, #121	; 0x79
 8006702:	f7fa fe0d 	bl	8001320 <OPENBL_USART_SendByte>
}
 8006706:	bf00      	nop
 8006708:	3710      	adds	r7, #16
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}
 800670e:	bf00      	nop
 8006710:	200009ac 	.word	0x200009ac

08006714 <OPENBL_USART_ConstructCommandsTable>:
/**
  * @brief  This function is used to construct the command list table.
  * @return Returns the number of supported commands.
  */
static uint8_t OPENBL_USART_ConstructCommandsTable(OPENBL_CommandsTypeDef *pUsartCmd)
{
 8006714:	b480      	push	{r7}
 8006716:	b085      	sub	sp, #20
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  uint8_t i = 0;
 800671c:	2300      	movs	r3, #0
 800671e:	73fb      	strb	r3, [r7, #15]

  if (pUsartCmd->GetCommand != NULL)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d006      	beq.n	8006736 <OPENBL_USART_ConstructCommandsTable+0x22>
  {
    a_OPENBL_USART_CommandsList[i] = CMD_GET_COMMAND;
 8006728:	7bfb      	ldrb	r3, [r7, #15]
 800672a:	4a48      	ldr	r2, [pc, #288]	; (800684c <OPENBL_USART_ConstructCommandsTable+0x138>)
 800672c:	2100      	movs	r1, #0
 800672e:	54d1      	strb	r1, [r2, r3]
    i++;
 8006730:	7bfb      	ldrb	r3, [r7, #15]
 8006732:	3301      	adds	r3, #1
 8006734:	73fb      	strb	r3, [r7, #15]
  }

  if (pUsartCmd->GetVersion != NULL)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d006      	beq.n	800674c <OPENBL_USART_ConstructCommandsTable+0x38>
  {
    a_OPENBL_USART_CommandsList[i] = CMD_GET_VERSION;
 800673e:	7bfb      	ldrb	r3, [r7, #15]
 8006740:	4a42      	ldr	r2, [pc, #264]	; (800684c <OPENBL_USART_ConstructCommandsTable+0x138>)
 8006742:	2101      	movs	r1, #1
 8006744:	54d1      	strb	r1, [r2, r3]
    i++;
 8006746:	7bfb      	ldrb	r3, [r7, #15]
 8006748:	3301      	adds	r3, #1
 800674a:	73fb      	strb	r3, [r7, #15]
  }

  if (pUsartCmd->GetID != NULL)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	689b      	ldr	r3, [r3, #8]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d006      	beq.n	8006762 <OPENBL_USART_ConstructCommandsTable+0x4e>
  {
    a_OPENBL_USART_CommandsList[i] = CMD_GET_ID;
 8006754:	7bfb      	ldrb	r3, [r7, #15]
 8006756:	4a3d      	ldr	r2, [pc, #244]	; (800684c <OPENBL_USART_ConstructCommandsTable+0x138>)
 8006758:	2102      	movs	r1, #2
 800675a:	54d1      	strb	r1, [r2, r3]
    i++;
 800675c:	7bfb      	ldrb	r3, [r7, #15]
 800675e:	3301      	adds	r3, #1
 8006760:	73fb      	strb	r3, [r7, #15]
  }

  if (pUsartCmd->ReadMemory != NULL)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	68db      	ldr	r3, [r3, #12]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d006      	beq.n	8006778 <OPENBL_USART_ConstructCommandsTable+0x64>
  {
    a_OPENBL_USART_CommandsList[i] = CMD_READ_MEMORY;
 800676a:	7bfb      	ldrb	r3, [r7, #15]
 800676c:	4a37      	ldr	r2, [pc, #220]	; (800684c <OPENBL_USART_ConstructCommandsTable+0x138>)
 800676e:	2111      	movs	r1, #17
 8006770:	54d1      	strb	r1, [r2, r3]
    i++;
 8006772:	7bfb      	ldrb	r3, [r7, #15]
 8006774:	3301      	adds	r3, #1
 8006776:	73fb      	strb	r3, [r7, #15]
  }

  if (pUsartCmd->Go != NULL)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	695b      	ldr	r3, [r3, #20]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d006      	beq.n	800678e <OPENBL_USART_ConstructCommandsTable+0x7a>
  {
    a_OPENBL_USART_CommandsList[i] = CMD_GO;
 8006780:	7bfb      	ldrb	r3, [r7, #15]
 8006782:	4a32      	ldr	r2, [pc, #200]	; (800684c <OPENBL_USART_ConstructCommandsTable+0x138>)
 8006784:	2121      	movs	r1, #33	; 0x21
 8006786:	54d1      	strb	r1, [r2, r3]
    i++;
 8006788:	7bfb      	ldrb	r3, [r7, #15]
 800678a:	3301      	adds	r3, #1
 800678c:	73fb      	strb	r3, [r7, #15]
  }

  if (pUsartCmd->WriteMemory != NULL)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	691b      	ldr	r3, [r3, #16]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d006      	beq.n	80067a4 <OPENBL_USART_ConstructCommandsTable+0x90>
  {
    a_OPENBL_USART_CommandsList[i] = CMD_WRITE_MEMORY;
 8006796:	7bfb      	ldrb	r3, [r7, #15]
 8006798:	4a2c      	ldr	r2, [pc, #176]	; (800684c <OPENBL_USART_ConstructCommandsTable+0x138>)
 800679a:	2131      	movs	r1, #49	; 0x31
 800679c:	54d1      	strb	r1, [r2, r3]
    i++;
 800679e:	7bfb      	ldrb	r3, [r7, #15]
 80067a0:	3301      	adds	r3, #1
 80067a2:	73fb      	strb	r3, [r7, #15]
  }

  if (pUsartCmd->EraseMemory != NULL)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6a1b      	ldr	r3, [r3, #32]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d006      	beq.n	80067ba <OPENBL_USART_ConstructCommandsTable+0xa6>
  {
    a_OPENBL_USART_CommandsList[i] = CMD_EXT_ERASE_MEMORY;
 80067ac:	7bfb      	ldrb	r3, [r7, #15]
 80067ae:	4a27      	ldr	r2, [pc, #156]	; (800684c <OPENBL_USART_ConstructCommandsTable+0x138>)
 80067b0:	2144      	movs	r1, #68	; 0x44
 80067b2:	54d1      	strb	r1, [r2, r3]
    i++;
 80067b4:	7bfb      	ldrb	r3, [r7, #15]
 80067b6:	3301      	adds	r3, #1
 80067b8:	73fb      	strb	r3, [r7, #15]
  }

  if (pUsartCmd->WriteProtect != NULL)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d006      	beq.n	80067d0 <OPENBL_USART_ConstructCommandsTable+0xbc>
  {
    a_OPENBL_USART_CommandsList[i] = CMD_WRITE_PROTECT;
 80067c2:	7bfb      	ldrb	r3, [r7, #15]
 80067c4:	4a21      	ldr	r2, [pc, #132]	; (800684c <OPENBL_USART_ConstructCommandsTable+0x138>)
 80067c6:	2163      	movs	r1, #99	; 0x63
 80067c8:	54d1      	strb	r1, [r2, r3]
    i++;
 80067ca:	7bfb      	ldrb	r3, [r7, #15]
 80067cc:	3301      	adds	r3, #1
 80067ce:	73fb      	strb	r3, [r7, #15]
  }

  if (pUsartCmd->WriteUnprotect != NULL)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d006      	beq.n	80067e6 <OPENBL_USART_ConstructCommandsTable+0xd2>
  {
    a_OPENBL_USART_CommandsList[i] = CMD_WRITE_UNPROTECT;
 80067d8:	7bfb      	ldrb	r3, [r7, #15]
 80067da:	4a1c      	ldr	r2, [pc, #112]	; (800684c <OPENBL_USART_ConstructCommandsTable+0x138>)
 80067dc:	2173      	movs	r1, #115	; 0x73
 80067de:	54d1      	strb	r1, [r2, r3]
    i++;
 80067e0:	7bfb      	ldrb	r3, [r7, #15]
 80067e2:	3301      	adds	r3, #1
 80067e4:	73fb      	strb	r3, [r7, #15]
  }

  if (pUsartCmd->ReadoutProtect != NULL)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	699b      	ldr	r3, [r3, #24]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d006      	beq.n	80067fc <OPENBL_USART_ConstructCommandsTable+0xe8>
  {
    a_OPENBL_USART_CommandsList[i] = CMD_READ_PROTECT;
 80067ee:	7bfb      	ldrb	r3, [r7, #15]
 80067f0:	4a16      	ldr	r2, [pc, #88]	; (800684c <OPENBL_USART_ConstructCommandsTable+0x138>)
 80067f2:	2182      	movs	r1, #130	; 0x82
 80067f4:	54d1      	strb	r1, [r2, r3]
    i++;
 80067f6:	7bfb      	ldrb	r3, [r7, #15]
 80067f8:	3301      	adds	r3, #1
 80067fa:	73fb      	strb	r3, [r7, #15]
  }

  if (pUsartCmd->ReadoutUnprotect != NULL)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	69db      	ldr	r3, [r3, #28]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d006      	beq.n	8006812 <OPENBL_USART_ConstructCommandsTable+0xfe>
  {
    a_OPENBL_USART_CommandsList[i] = CMD_READ_UNPROTECT;
 8006804:	7bfb      	ldrb	r3, [r7, #15]
 8006806:	4a11      	ldr	r2, [pc, #68]	; (800684c <OPENBL_USART_ConstructCommandsTable+0x138>)
 8006808:	2192      	movs	r1, #146	; 0x92
 800680a:	54d1      	strb	r1, [r2, r3]
    i++;
 800680c:	7bfb      	ldrb	r3, [r7, #15]
 800680e:	3301      	adds	r3, #1
 8006810:	73fb      	strb	r3, [r7, #15]
  }

  if (pUsartCmd->SpecialCommand != NULL)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006816:	2b00      	cmp	r3, #0
 8006818:	d006      	beq.n	8006828 <OPENBL_USART_ConstructCommandsTable+0x114>
  {
    a_OPENBL_USART_CommandsList[i] = CMD_SPECIAL_COMMAND;
 800681a:	7bfb      	ldrb	r3, [r7, #15]
 800681c:	4a0b      	ldr	r2, [pc, #44]	; (800684c <OPENBL_USART_ConstructCommandsTable+0x138>)
 800681e:	2150      	movs	r1, #80	; 0x50
 8006820:	54d1      	strb	r1, [r2, r3]
    i++;
 8006822:	7bfb      	ldrb	r3, [r7, #15]
 8006824:	3301      	adds	r3, #1
 8006826:	73fb      	strb	r3, [r7, #15]
  }

  if (pUsartCmd->ExtendedSpecialCommand != NULL)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800682c:	2b00      	cmp	r3, #0
 800682e:	d006      	beq.n	800683e <OPENBL_USART_ConstructCommandsTable+0x12a>
  {
    a_OPENBL_USART_CommandsList[i] = CMD_EXTENDED_SPECIAL_COMMAND;
 8006830:	7bfb      	ldrb	r3, [r7, #15]
 8006832:	4a06      	ldr	r2, [pc, #24]	; (800684c <OPENBL_USART_ConstructCommandsTable+0x138>)
 8006834:	2151      	movs	r1, #81	; 0x51
 8006836:	54d1      	strb	r1, [r2, r3]
    i++;
 8006838:	7bfb      	ldrb	r3, [r7, #15]
 800683a:	3301      	adds	r3, #1
 800683c:	73fb      	strb	r3, [r7, #15]
  }

  return (i);
 800683e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006840:	4618      	mov	r0, r3
 8006842:	3714      	adds	r7, #20
 8006844:	46bd      	mov	sp, r7
 8006846:	bc80      	pop	{r7}
 8006848:	4770      	bx	lr
 800684a:	bf00      	nop
 800684c:	20000e38 	.word	0x20000e38

08006850 <OPENBL_USART_GetSpecialCmdOpCode>:
 * @param  OpCode Pointer to the operation code to be returned.
 * @param  CmdType Type of the command, Special command or extended special command.
 * @retval Returns NACK status in case of error else returns ACK status.
 */
static uint8_t OPENBL_USART_GetSpecialCmdOpCode(uint16_t *OpCode, OPENBL_SpecialCmdTypeTypeDef CmdType)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b084      	sub	sp, #16
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
 8006858:	460b      	mov	r3, r1
 800685a:	70fb      	strb	r3, [r7, #3]
  uint8_t xor;
  uint8_t status;
  uint8_t index;

  /* Initialize the status variable */
  status = NACK_BYTE;
 800685c:	231f      	movs	r3, #31
 800685e:	73fb      	strb	r3, [r7, #15]

  /* Get the command OpCode (2 bytes) */
  op_code[0] = OPENBL_USART_ReadByte(); /* Read the MSB byte */
 8006860:	f7fa fd4a 	bl	80012f8 <OPENBL_USART_ReadByte>
 8006864:	4603      	mov	r3, r0
 8006866:	723b      	strb	r3, [r7, #8]
  op_code[1] = OPENBL_USART_ReadByte(); /* Read the LSB byte */
 8006868:	f7fa fd46 	bl	80012f8 <OPENBL_USART_ReadByte>
 800686c:	4603      	mov	r3, r0
 800686e:	727b      	strb	r3, [r7, #9]

  /* Get the checksum */
  xor  = op_code[0];
 8006870:	7a3b      	ldrb	r3, [r7, #8]
 8006872:	737b      	strb	r3, [r7, #13]
  xor ^= op_code[1];
 8006874:	7a7a      	ldrb	r2, [r7, #9]
 8006876:	7b7b      	ldrb	r3, [r7, #13]
 8006878:	4053      	eors	r3, r2
 800687a:	737b      	strb	r3, [r7, #13]

  if (OPENBL_USART_ReadByte() != xor)
 800687c:	f7fa fd3c 	bl	80012f8 <OPENBL_USART_ReadByte>
 8006880:	4603      	mov	r3, r0
 8006882:	461a      	mov	r2, r3
 8006884:	7b7b      	ldrb	r3, [r7, #13]
 8006886:	4293      	cmp	r3, r2
 8006888:	d002      	beq.n	8006890 <OPENBL_USART_GetSpecialCmdOpCode+0x40>
  {
    status = NACK_BYTE;
 800688a:	231f      	movs	r3, #31
 800688c:	73fb      	strb	r3, [r7, #15]
 800688e:	e03b      	b.n	8006908 <OPENBL_USART_GetSpecialCmdOpCode+0xb8>
  }
  else
  {
    /* Get the operation code */
    *OpCode = ((uint16_t)op_code[0] << 8) | (uint16_t)op_code[1];
 8006890:	7a3b      	ldrb	r3, [r7, #8]
 8006892:	021b      	lsls	r3, r3, #8
 8006894:	b21a      	sxth	r2, r3
 8006896:	7a7b      	ldrb	r3, [r7, #9]
 8006898:	b21b      	sxth	r3, r3
 800689a:	4313      	orrs	r3, r2
 800689c:	b21b      	sxth	r3, r3
 800689e:	b29a      	uxth	r2, r3
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	801a      	strh	r2, [r3, #0]

    if (CmdType == OPENBL_SPECIAL_CMD)
 80068a4:	78fb      	ldrb	r3, [r7, #3]
 80068a6:	2b01      	cmp	r3, #1
 80068a8:	d114      	bne.n	80068d4 <OPENBL_USART_GetSpecialCmdOpCode+0x84>
    {
      for (index = 0U; index < SPECIAL_CMD_MAX_NUMBER; index++)
 80068aa:	2300      	movs	r3, #0
 80068ac:	73bb      	strb	r3, [r7, #14]
 80068ae:	e00d      	b.n	80068cc <OPENBL_USART_GetSpecialCmdOpCode+0x7c>
      {
        if (SpecialCmdList[index] == *OpCode)
 80068b0:	7bbb      	ldrb	r3, [r7, #14]
 80068b2:	4a18      	ldr	r2, [pc, #96]	; (8006914 <OPENBL_USART_GetSpecialCmdOpCode+0xc4>)
 80068b4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	881b      	ldrh	r3, [r3, #0]
 80068bc:	429a      	cmp	r2, r3
 80068be:	d102      	bne.n	80068c6 <OPENBL_USART_GetSpecialCmdOpCode+0x76>
        {
          status = ACK_BYTE;
 80068c0:	2379      	movs	r3, #121	; 0x79
 80068c2:	73fb      	strb	r3, [r7, #15]
          break;
 80068c4:	e020      	b.n	8006908 <OPENBL_USART_GetSpecialCmdOpCode+0xb8>
      for (index = 0U; index < SPECIAL_CMD_MAX_NUMBER; index++)
 80068c6:	7bbb      	ldrb	r3, [r7, #14]
 80068c8:	3301      	adds	r3, #1
 80068ca:	73bb      	strb	r3, [r7, #14]
 80068cc:	7bbb      	ldrb	r3, [r7, #14]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d0ee      	beq.n	80068b0 <OPENBL_USART_GetSpecialCmdOpCode+0x60>
 80068d2:	e019      	b.n	8006908 <OPENBL_USART_GetSpecialCmdOpCode+0xb8>
        }
      }
    }
    else if (CmdType == OPENBL_EXTENDED_SPECIAL_CMD)
 80068d4:	78fb      	ldrb	r3, [r7, #3]
 80068d6:	2b02      	cmp	r3, #2
 80068d8:	d114      	bne.n	8006904 <OPENBL_USART_GetSpecialCmdOpCode+0xb4>
    {
      for (index = 0U; index < EXTENDED_SPECIAL_CMD_MAX_NUMBER; index++)
 80068da:	2300      	movs	r3, #0
 80068dc:	73bb      	strb	r3, [r7, #14]
 80068de:	e00d      	b.n	80068fc <OPENBL_USART_GetSpecialCmdOpCode+0xac>
      {
        if (ExtendedSpecialCmdList[index] == *OpCode)
 80068e0:	7bbb      	ldrb	r3, [r7, #14]
 80068e2:	4a0d      	ldr	r2, [pc, #52]	; (8006918 <OPENBL_USART_GetSpecialCmdOpCode+0xc8>)
 80068e4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	881b      	ldrh	r3, [r3, #0]
 80068ec:	429a      	cmp	r2, r3
 80068ee:	d102      	bne.n	80068f6 <OPENBL_USART_GetSpecialCmdOpCode+0xa6>
        {
          status = ACK_BYTE;
 80068f0:	2379      	movs	r3, #121	; 0x79
 80068f2:	73fb      	strb	r3, [r7, #15]
          break;
 80068f4:	e008      	b.n	8006908 <OPENBL_USART_GetSpecialCmdOpCode+0xb8>
      for (index = 0U; index < EXTENDED_SPECIAL_CMD_MAX_NUMBER; index++)
 80068f6:	7bbb      	ldrb	r3, [r7, #14]
 80068f8:	3301      	adds	r3, #1
 80068fa:	73bb      	strb	r3, [r7, #14]
 80068fc:	7bbb      	ldrb	r3, [r7, #14]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d0ee      	beq.n	80068e0 <OPENBL_USART_GetSpecialCmdOpCode+0x90>
 8006902:	e001      	b.n	8006908 <OPENBL_USART_GetSpecialCmdOpCode+0xb8>
        }
      }
    }
    else
    {
      status = NACK_BYTE;
 8006904:	231f      	movs	r3, #31
 8006906:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006908:	7bfb      	ldrb	r3, [r7, #15]
}
 800690a:	4618      	mov	r0, r3
 800690c:	3710      	adds	r7, #16
 800690e:	46bd      	mov	sp, r7
 8006910:	bd80      	pop	{r7, pc}
 8006912:	bf00      	nop
 8006914:	2000003c 	.word	0x2000003c
 8006918:	20000040 	.word	0x20000040

0800691c <memset>:
 800691c:	4402      	add	r2, r0
 800691e:	4603      	mov	r3, r0
 8006920:	4293      	cmp	r3, r2
 8006922:	d100      	bne.n	8006926 <memset+0xa>
 8006924:	4770      	bx	lr
 8006926:	f803 1b01 	strb.w	r1, [r3], #1
 800692a:	e7f9      	b.n	8006920 <memset+0x4>

0800692c <__libc_init_array>:
 800692c:	b570      	push	{r4, r5, r6, lr}
 800692e:	4d0d      	ldr	r5, [pc, #52]	; (8006964 <__libc_init_array+0x38>)
 8006930:	4c0d      	ldr	r4, [pc, #52]	; (8006968 <__libc_init_array+0x3c>)
 8006932:	1b64      	subs	r4, r4, r5
 8006934:	10a4      	asrs	r4, r4, #2
 8006936:	2600      	movs	r6, #0
 8006938:	42a6      	cmp	r6, r4
 800693a:	d109      	bne.n	8006950 <__libc_init_array+0x24>
 800693c:	4d0b      	ldr	r5, [pc, #44]	; (800696c <__libc_init_array+0x40>)
 800693e:	4c0c      	ldr	r4, [pc, #48]	; (8006970 <__libc_init_array+0x44>)
 8006940:	f000 f818 	bl	8006974 <_init>
 8006944:	1b64      	subs	r4, r4, r5
 8006946:	10a4      	asrs	r4, r4, #2
 8006948:	2600      	movs	r6, #0
 800694a:	42a6      	cmp	r6, r4
 800694c:	d105      	bne.n	800695a <__libc_init_array+0x2e>
 800694e:	bd70      	pop	{r4, r5, r6, pc}
 8006950:	f855 3b04 	ldr.w	r3, [r5], #4
 8006954:	4798      	blx	r3
 8006956:	3601      	adds	r6, #1
 8006958:	e7ee      	b.n	8006938 <__libc_init_array+0xc>
 800695a:	f855 3b04 	ldr.w	r3, [r5], #4
 800695e:	4798      	blx	r3
 8006960:	3601      	adds	r6, #1
 8006962:	e7f2      	b.n	800694a <__libc_init_array+0x1e>
 8006964:	08006a98 	.word	0x08006a98
 8006968:	08006a98 	.word	0x08006a98
 800696c:	08006a98 	.word	0x08006a98
 8006970:	08006a9c 	.word	0x08006a9c

08006974 <_init>:
 8006974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006976:	bf00      	nop
 8006978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800697a:	bc08      	pop	{r3}
 800697c:	469e      	mov	lr, r3
 800697e:	4770      	bx	lr

08006980 <_fini>:
 8006980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006982:	bf00      	nop
 8006984:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006986:	bc08      	pop	{r3}
 8006988:	469e      	mov	lr, r3
 800698a:	4770      	bx	lr
 800698c:	0000      	movs	r0, r0
	...

08006990 <__OPENBL_SPI_SendByte_veneer>:
 8006990:	f85f f000 	ldr.w	pc, [pc]	; 8006994 <__OPENBL_SPI_SendByte_veneer+0x4>
 8006994:	20000245 	.word	0x20000245

08006998 <__OPENBL_SPI_ReadByte_veneer>:
 8006998:	f85f f000 	ldr.w	pc, [pc]	; 800699c <__OPENBL_SPI_ReadByte_veneer+0x4>
 800699c:	200001f9 	.word	0x200001f9

080069a0 <__OPENBL_SPI_IRQHandler_veneer>:
 80069a0:	f85f f000 	ldr.w	pc, [pc]	; 80069a4 <__OPENBL_SPI_IRQHandler_veneer+0x4>
 80069a4:	20000275 	.word	0x20000275

Disassembly of section .data:

20000000 <USART_Ops>:
20000000:	08001205 0800125d 08001285 080012c9     ....]...........
20000010:	08001321                                !...

20000014 <SPI_Ops>:
20000014:	08000e1d 08000ead 08000ed5 08000f29     ............)...
20000024:	08000f6d                                m...

20000028 <IWDG_Ops>:
20000028:	0800087d 00000000 00000000 00000000     }...............
20000038:	00000000                                ....

2000003c <SpecialCmdList>:
2000003c:	00000102                                ....

20000040 <ExtendedSpecialCmdList>:
20000040:	00000102                                ....

20000044 <EB_Descriptor>:
20000044:	1fff7400 1fff7800 00000400 00000006     .t...x..........
20000054:	08000489 00000000 00000000 00000000     ................
	...

20000070 <FLASH_Descriptor>:
20000070:	08000000 08040000 00040000 00000001     ................
20000080:	080004c7 080004dd 0800060d 0800065d     ............]...
20000090:	080005c7 00000000 080006a9              ............

2000009c <OB1_Descriptor>:
2000009c:	1fff7800 1fff7870 00000070 00000003     .x..px..p.......
200000ac:	08000921 08000939 00000000 00000000     !...9...........
	...

200000c8 <OTP_Descriptor>:
200000c8:	1fff7000 1fff7400 00000400 00000004     .p...t..........
200000d8:	08000abd 08000ad3 00000000 00000000     ................
	...

200000f4 <RAM_Descriptor>:
200000f4:	20001800 20010000 00010000 00000002     ... ... ........
20000104:	08000bd1 08000be7 00000000 00000000     ................
20000114:	08000c3b 00000000 00000000              ;...........

20000120 <ICP1_Descriptor>:
20000120:	1fff0000 1fff7000 00007000 00000005     .....p...p......
20000130:	08001019 00000000 00000000 00000000     ................
	...

2000014c <SystemCoreClock>:
2000014c:	003d0900                                ..=.

20000150 <uwTickPrio>:
20000150:	00000010                                ....

20000154 <uwTickFreq>:
20000154:	00000001                                ....

20000158 <OPENBL_SPI_Commands.0>:
20000158:	08005365 080053bd 080053d7 080053fd     eS...S...S...S..
20000168:	080054a1 08005559 080055bd 080055f1     .T..YU...U...U..
20000178:	08005615 080057f5 080058c1 00000000     .V...W...X......
	...
200001a0:	08005999 08005a91                       .Y...Z..

200001a8 <OPENBL_USART_Commands.0>:
200001a8:	08005e7d 08005ed5 08005efb 08005f21     }^...^...^..!_..
200001b8:	08005fc5 0800607d 080060e1 08006115     ._..}`...`...a..
200001c8:	08006139 080062e9 08006399 00000000     9a...b...c......
	...
200001f0:	08006471 08006569                       qd..ie..

200001f8 <OPENBL_SPI_ReadByte>:
{
200001f8:	b480      	push	{r7}
200001fa:	b083      	sub	sp, #12
200001fc:	af00      	add	r7, sp, #0
  while (SpiRxNotEmpty == 0U)
200001fe:	e003      	b.n	20000208 <OPENBL_SPI_ReadByte+0x10>
    IWDG->KR = IWDG_KEY_RELOAD;
20000200:	4b0d      	ldr	r3, [pc, #52]	; (20000238 <OPENBL_SPI_ReadByte+0x40>)
20000202:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
20000206:	601a      	str	r2, [r3, #0]
  while (SpiRxNotEmpty == 0U)
20000208:	4b0c      	ldr	r3, [pc, #48]	; (2000023c <OPENBL_SPI_ReadByte+0x44>)
2000020a:	781b      	ldrb	r3, [r3, #0]
2000020c:	b2db      	uxtb	r3, r3
2000020e:	2b00      	cmp	r3, #0
20000210:	d0f6      	beq.n	20000200 <OPENBL_SPI_ReadByte+0x8>
  SpiRxNotEmpty = 0U;
20000212:	4b0a      	ldr	r3, [pc, #40]	; (2000023c <OPENBL_SPI_ReadByte+0x44>)
20000214:	2200      	movs	r2, #0
20000216:	701a      	strb	r2, [r3, #0]
  data = SPIx->DR;
20000218:	4b09      	ldr	r3, [pc, #36]	; (20000240 <OPENBL_SPI_ReadByte+0x48>)
2000021a:	68db      	ldr	r3, [r3, #12]
2000021c:	71fb      	strb	r3, [r7, #7]
  SPIx->CR2 |= SPI_CR2_RXNEIE;
2000021e:	4b08      	ldr	r3, [pc, #32]	; (20000240 <OPENBL_SPI_ReadByte+0x48>)
20000220:	685b      	ldr	r3, [r3, #4]
20000222:	4a07      	ldr	r2, [pc, #28]	; (20000240 <OPENBL_SPI_ReadByte+0x48>)
20000224:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20000228:	6053      	str	r3, [r2, #4]
  return data;
2000022a:	79fb      	ldrb	r3, [r7, #7]
}
2000022c:	4618      	mov	r0, r3
2000022e:	370c      	adds	r7, #12
20000230:	46bd      	mov	sp, r7
20000232:	bc80      	pop	{r7}
20000234:	4770      	bx	lr
20000236:	bf00      	nop
20000238:	40003000 	.word	0x40003000
2000023c:	200003c4 	.word	0x200003c4
20000240:	40013000 	.word	0x40013000

20000244 <OPENBL_SPI_SendByte>:
{
20000244:	b480      	push	{r7}
20000246:	b083      	sub	sp, #12
20000248:	af00      	add	r7, sp, #0
2000024a:	4603      	mov	r3, r0
2000024c:	71fb      	strb	r3, [r7, #7]
  while ((SPIx->SR & SPI_SR_TXE) == 0U)
2000024e:	bf00      	nop
20000250:	4b06      	ldr	r3, [pc, #24]	; (2000026c <OPENBL_SPI_SendByte+0x28>)
20000252:	689b      	ldr	r3, [r3, #8]
20000254:	f003 0302 	and.w	r3, r3, #2
20000258:	2b00      	cmp	r3, #0
2000025a:	d0f9      	beq.n	20000250 <OPENBL_SPI_SendByte+0xc>
  *((__IO uint8_t *)&SPIx->DR) = Byte;
2000025c:	4a04      	ldr	r2, [pc, #16]	; (20000270 <OPENBL_SPI_SendByte+0x2c>)
2000025e:	79fb      	ldrb	r3, [r7, #7]
20000260:	7013      	strb	r3, [r2, #0]
}
20000262:	bf00      	nop
20000264:	370c      	adds	r7, #12
20000266:	46bd      	mov	sp, r7
20000268:	bc80      	pop	{r7}
2000026a:	4770      	bx	lr
2000026c:	40013000 	.word	0x40013000
20000270:	4001300c 	.word	0x4001300c

20000274 <OPENBL_SPI_IRQHandler>:
{
20000274:	b580      	push	{r7, lr}
20000276:	af00      	add	r7, sp, #0
  if (((SPIx->SR & SPI_SR_OVR) == RESET)
20000278:	4b20      	ldr	r3, [pc, #128]	; (200002fc <OPENBL_SPI_IRQHandler+0x88>)
2000027a:	689b      	ldr	r3, [r3, #8]
2000027c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000280:	2b00      	cmp	r3, #0
20000282:	d127      	bne.n	200002d4 <OPENBL_SPI_IRQHandler+0x60>
      && ((SPIx->SR & SPI_SR_RXNE) != RESET)
20000284:	4b1d      	ldr	r3, [pc, #116]	; (200002fc <OPENBL_SPI_IRQHandler+0x88>)
20000286:	689b      	ldr	r3, [r3, #8]
20000288:	f003 0301 	and.w	r3, r3, #1
2000028c:	2b00      	cmp	r3, #0
2000028e:	d021      	beq.n	200002d4 <OPENBL_SPI_IRQHandler+0x60>
      && ((SPIx->CR2 & SPI_CR2_RXNEIE) != RESET))
20000290:	4b1a      	ldr	r3, [pc, #104]	; (200002fc <OPENBL_SPI_IRQHandler+0x88>)
20000292:	685b      	ldr	r3, [r3, #4]
20000294:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000298:	2b00      	cmp	r3, #0
2000029a:	d01b      	beq.n	200002d4 <OPENBL_SPI_IRQHandler+0x60>
    if (BusyState == 0U)
2000029c:	4b18      	ldr	r3, [pc, #96]	; (20000300 <OPENBL_SPI_IRQHandler+0x8c>)
2000029e:	781b      	ldrb	r3, [r3, #0]
200002a0:	2b00      	cmp	r3, #0
200002a2:	d109      	bne.n	200002b8 <OPENBL_SPI_IRQHandler+0x44>
      SpiRxNotEmpty = 1U;
200002a4:	4b17      	ldr	r3, [pc, #92]	; (20000304 <OPENBL_SPI_IRQHandler+0x90>)
200002a6:	2201      	movs	r2, #1
200002a8:	701a      	strb	r2, [r3, #0]
      SPIx->CR2 &= ~ SPI_CR2_RXNEIE;
200002aa:	4b14      	ldr	r3, [pc, #80]	; (200002fc <OPENBL_SPI_IRQHandler+0x88>)
200002ac:	685b      	ldr	r3, [r3, #4]
200002ae:	4a13      	ldr	r2, [pc, #76]	; (200002fc <OPENBL_SPI_IRQHandler+0x88>)
200002b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
200002b4:	6053      	str	r3, [r2, #4]
200002b6:	e00d      	b.n	200002d4 <OPENBL_SPI_IRQHandler+0x60>
      SpiRxNotEmpty = 1U;
200002b8:	4b12      	ldr	r3, [pc, #72]	; (20000304 <OPENBL_SPI_IRQHandler+0x90>)
200002ba:	2201      	movs	r2, #1
200002bc:	701a      	strb	r2, [r3, #0]
      SPIx->CR2 &= ~ SPI_CR2_RXNEIE;
200002be:	4b0f      	ldr	r3, [pc, #60]	; (200002fc <OPENBL_SPI_IRQHandler+0x88>)
200002c0:	685b      	ldr	r3, [r3, #4]
200002c2:	4a0e      	ldr	r2, [pc, #56]	; (200002fc <OPENBL_SPI_IRQHandler+0x88>)
200002c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
200002c8:	6053      	str	r3, [r2, #4]
      OPENBL_SPI_SendBusyByte();
200002ca:	f000 f81d 	bl	20000308 <OPENBL_SPI_SendBusyByte>
  while (((SPIx->SR & SPI_SR_OVR) != RESET)
200002ce:	e001      	b.n	200002d4 <OPENBL_SPI_IRQHandler+0x60>
    OPENBL_SPI_ClearFlag_OVR();
200002d0:	f000 f83e 	bl	20000350 <OPENBL_SPI_ClearFlag_OVR>
  while (((SPIx->SR & SPI_SR_OVR) != RESET)
200002d4:	4b09      	ldr	r3, [pc, #36]	; (200002fc <OPENBL_SPI_IRQHandler+0x88>)
200002d6:	689b      	ldr	r3, [r3, #8]
200002d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
         && ((SPIx->CR2 & SPI_CR2_RXNEIE) != RESET))
200002dc:	2b00      	cmp	r3, #0
200002de:	d00b      	beq.n	200002f8 <OPENBL_SPI_IRQHandler+0x84>
         && ((SPIx->SR & SPI_SR_RXNE) != RESET)
200002e0:	4b06      	ldr	r3, [pc, #24]	; (200002fc <OPENBL_SPI_IRQHandler+0x88>)
200002e2:	689b      	ldr	r3, [r3, #8]
200002e4:	f003 0301 	and.w	r3, r3, #1
200002e8:	2b00      	cmp	r3, #0
200002ea:	d005      	beq.n	200002f8 <OPENBL_SPI_IRQHandler+0x84>
         && ((SPIx->CR2 & SPI_CR2_RXNEIE) != RESET))
200002ec:	4b03      	ldr	r3, [pc, #12]	; (200002fc <OPENBL_SPI_IRQHandler+0x88>)
200002ee:	685b      	ldr	r3, [r3, #4]
200002f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
200002f4:	2b00      	cmp	r3, #0
200002f6:	d1eb      	bne.n	200002d0 <OPENBL_SPI_IRQHandler+0x5c>
}
200002f8:	bf00      	nop
200002fa:	bd80      	pop	{r7, pc}
200002fc:	40013000 	.word	0x40013000
20000300:	200003c5 	.word	0x200003c5
20000304:	200003c4 	.word	0x200003c4

20000308 <OPENBL_SPI_SendBusyByte>:
{
20000308:	b580      	push	{r7, lr}
2000030a:	af00      	add	r7, sp, #0
  while (SpiRxNotEmpty == 0U)
2000030c:	e003      	b.n	20000316 <OPENBL_SPI_SendBusyByte+0xe>
    IWDG->KR = IWDG_KEY_RELOAD;
2000030e:	4b0c      	ldr	r3, [pc, #48]	; (20000340 <OPENBL_SPI_SendBusyByte+0x38>)
20000310:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
20000314:	601a      	str	r2, [r3, #0]
  while (SpiRxNotEmpty == 0U)
20000316:	4b0b      	ldr	r3, [pc, #44]	; (20000344 <OPENBL_SPI_SendBusyByte+0x3c>)
20000318:	781b      	ldrb	r3, [r3, #0]
2000031a:	b2db      	uxtb	r3, r3
2000031c:	2b00      	cmp	r3, #0
2000031e:	d0f6      	beq.n	2000030e <OPENBL_SPI_SendBusyByte+0x6>
  SpiRxNotEmpty = 0U;
20000320:	4b08      	ldr	r3, [pc, #32]	; (20000344 <OPENBL_SPI_SendBusyByte+0x3c>)
20000322:	2200      	movs	r2, #0
20000324:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SPIx->DR) = SPI_BUSY_BYTE;
20000326:	4b08      	ldr	r3, [pc, #32]	; (20000348 <OPENBL_SPI_SendBusyByte+0x40>)
20000328:	22a5      	movs	r2, #165	; 0xa5
2000032a:	701a      	strb	r2, [r3, #0]
  OPENBL_SPI_ClearFlag_OVR();
2000032c:	f000 f810 	bl	20000350 <OPENBL_SPI_ClearFlag_OVR>
  SPIx->CR2 |= SPI_CR2_RXNEIE;
20000330:	4b06      	ldr	r3, [pc, #24]	; (2000034c <OPENBL_SPI_SendBusyByte+0x44>)
20000332:	685b      	ldr	r3, [r3, #4]
20000334:	4a05      	ldr	r2, [pc, #20]	; (2000034c <OPENBL_SPI_SendBusyByte+0x44>)
20000336:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000033a:	6053      	str	r3, [r2, #4]
}
2000033c:	bf00      	nop
2000033e:	bd80      	pop	{r7, pc}
20000340:	40003000 	.word	0x40003000
20000344:	200003c4 	.word	0x200003c4
20000348:	4001300c 	.word	0x4001300c
2000034c:	40013000 	.word	0x40013000

20000350 <OPENBL_SPI_ClearFlag_OVR>:
{
20000350:	b480      	push	{r7}
20000352:	b083      	sub	sp, #12
20000354:	af00      	add	r7, sp, #0
  tmpreg = SPIx->DR;
20000356:	4b06      	ldr	r3, [pc, #24]	; (20000370 <OPENBL_SPI_ClearFlag_OVR+0x20>)
20000358:	68db      	ldr	r3, [r3, #12]
2000035a:	607b      	str	r3, [r7, #4]
  (void) tmpreg;
2000035c:	687b      	ldr	r3, [r7, #4]
  tmpreg = SPIx->SR;
2000035e:	4b04      	ldr	r3, [pc, #16]	; (20000370 <OPENBL_SPI_ClearFlag_OVR+0x20>)
20000360:	689b      	ldr	r3, [r3, #8]
20000362:	607b      	str	r3, [r7, #4]
  (void) tmpreg;
20000364:	687b      	ldr	r3, [r7, #4]
}
20000366:	bf00      	nop
20000368:	370c      	adds	r7, #12
2000036a:	46bd      	mov	sp, r7
2000036c:	bc80      	pop	{r7}
2000036e:	4770      	bx	lr
20000370:	40013000 	.word	0x40013000
20000374:	00000000 	.word	0x00000000
