/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/mux4_NbitTMR.v                                                                *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 06/10/2022 13:52:55                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/triplicated/mopshub_top_board/hdl *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -vv -c tmrg.cfg   *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: mux4_Nbit.v                                                                            *
 *           Git SHA           : c110441b08b692cc54ebd4a3b84a2599430e8f93                           *
 *           Modification time : 2022-10-05 22:32:27                                                *
 *           File Size         : 1163                                                               *
 *           MD5 hash          : 2a8c63b837d71faa34b19b0c40c11e70                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module mux4_NbitTMR(
  input wire  rst ,
  input wire [7:0] data0 ,
  input wire [7:0] data1 ,
  input wire [7:0] data2 ,
  input wire [7:0] data3 ,
  input wire [1:0] sel ,
  output wire [7:0] data_out ,
  input wire [7:0] def_value 
);
reg  [7:0] data_out_reg ;
assign data_out =  data_out_reg;

always @( * )
  if (!rst)
    data_out_reg =  def_value;
  else
    begin
      case (sel)
        2'b00 : data_out_reg =  data0;
        2'b01 : data_out_reg =  data1;
        2'b10 : data_out_reg =  data2;
        2'b11 : data_out_reg =  data3;
        default data_out_reg =  def_value; 
      endcase
    end
endmodule

