
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000563                       # Number of seconds simulated
sim_ticks                                   562830000                       # Number of ticks simulated
final_tick                                  562830000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 149757                       # Simulator instruction rate (inst/s)
host_op_rate                                   290900                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48788845                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449532                       # Number of bytes of host memory used
host_seconds                                    11.54                       # Real time elapsed on the host
sim_insts                                     1727605                       # Number of instructions simulated
sim_ops                                       3355833                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    562830000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          95360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         223936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             319296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        95360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         95360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           23232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          363                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                363                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         169429490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         397875024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             567304515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    169429490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        169429490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       41277117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             41277117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       41277117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        169429490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        397875024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            608581632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000404953250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           80                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           80                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10961                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1221                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4990                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1339                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4990                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1339                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 315328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   83136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  319360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                85696                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     63                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     562828000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4990                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1339                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    347.926251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.083770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   343.196565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          337     29.59%     29.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          299     26.25%     55.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          125     10.97%     66.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           80      7.02%     73.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           32      2.81%     76.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           50      4.39%     81.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           33      2.90%     83.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      1.76%     85.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          163     14.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1139                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           80                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      61.387500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.799307                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    108.588352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             53     66.25%     66.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            11     13.75%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             7      8.75%     88.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            2      2.50%     91.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      1.25%     92.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      2.50%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      1.25%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      1.25%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.25%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      1.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            80                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           80                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.237500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.223192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.715891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               71     88.75%     88.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.25%     90.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                7      8.75%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            80                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        92480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       222848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        83136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 164312492.226782530546                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 395941936.286267638206                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 147710676.403176814318                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1491                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3499                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1339                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     56303000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    124065750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12573149500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37761.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35457.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9389954.82                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     87987500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               180368750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   24635000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17858.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36608.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       560.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       147.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    567.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    152.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.81                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4078                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     994                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.74                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      88928.42                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5547780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2922150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21505680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4525740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         30732000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             42564180                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1351200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       114259350                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        19003200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         43132440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              285543720                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            507.335643                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            465760500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1969000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      13000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    165914000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     49486250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      81892000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    250568750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2691780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1400355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13665960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2255040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             42871410                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2251680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        92470530                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        24360960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         51079380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              261320535                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            464.297452                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            462946000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4126500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    196722000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     63436500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      83797500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    202787500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    562830000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  180820                       # Number of BP lookups
system.cpu.branchPred.condPredicted            180820                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8430                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                90213                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   25443                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                347                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           90213                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              78783                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11430                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1745                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    562830000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      683636                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      120474                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           621                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           120                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    562830000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    562830000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      205095                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           259                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       562830000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1125661                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             247397                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1958262                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      180820                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             104226                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        790879                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   17078                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  120                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           978                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           70                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          132                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    204946                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2984                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1048115                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.628602                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.678542                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   471182     44.96%     44.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    11365      1.08%     46.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    51045      4.87%     50.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    31064      2.96%     53.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    34499      3.29%     57.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    29312      2.80%     59.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    11776      1.12%     61.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    21643      2.06%     63.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   386229     36.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1048115                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.160635                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.739655                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   240660                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                246046                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    538450                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 14420                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8539                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3731824                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8539                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   248935                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  130430                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4983                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    542948                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                112280                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3698965                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3055                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  13431                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  17931                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  78684                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4266236                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8228826                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3757709                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2566244                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3842643                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   423593                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                153                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            112                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     65114                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               690434                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              124833                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             37463                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11279                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3636316                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 250                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3540625                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              6872                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          280732                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       438308                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            186                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1048115                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.378088                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.803248                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              284197     27.12%     27.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               63662      6.07%     33.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              106276     10.14%     43.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               93912      8.96%     52.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              115991     11.07%     63.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               91762      8.75%     72.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               92039      8.78%     80.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               94541      9.02%     89.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              105735     10.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1048115                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   12142      8.33%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  6817      4.68%     13.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     13.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.01%     13.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     13.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     14      0.01%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1047      0.72%     13.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     13.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     13.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    6      0.00%     13.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     13.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     13.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             60316     41.40%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            36599     25.12%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1940      1.33%     81.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   737      0.51%     82.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             26030     17.87%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               41      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              5751      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1522760     43.01%     43.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9076      0.26%     43.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1866      0.05%     43.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              429502     12.13%     55.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     55.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  686      0.02%     55.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19523      0.55%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1688      0.05%     56.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              296930      8.39%     64.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                723      0.02%     64.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236000      6.67%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8021      0.23%     71.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208000      5.87%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               234412      6.62%     84.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               95721      2.70%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          444263     12.55%     99.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25639      0.72%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3540625                       # Type of FU issued
system.cpu.iq.rate                           3.145374                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      145702                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.041151                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4278269                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1949121                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1582133                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4003670                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1968240                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1922630                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1615354                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2065222                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           108921                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        48623                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8065                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1008                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           710                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8539                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   85333                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4522                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3636566                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               319                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                690434                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               124833                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                152                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    613                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3545                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             68                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3391                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6726                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10117                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3520946                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                671549                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             19679                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       792013                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   144138                       # Number of branches executed
system.cpu.iew.exec_stores                     120464                       # Number of stores executed
system.cpu.iew.exec_rate                     3.127892                       # Inst execution rate
system.cpu.iew.wb_sent                        3508347                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3504763                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2219963                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3540564                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.113516                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.627008                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          280757                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8492                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1005886                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.336196                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.162913                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       310314     30.85%     30.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       124415     12.37%     43.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        65440      6.51%     49.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        67942      6.75%     56.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        75571      7.51%     63.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        52605      5.23%     69.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        51598      5.13%     74.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        42193      4.19%     78.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       215808     21.45%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1005886                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1727605                       # Number of instructions committed
system.cpu.commit.committedOps                3355833                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758579                       # Number of memory references committed
system.cpu.commit.loads                        641811                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     133513                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1918366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1893623                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3044      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1386181     41.31%     41.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9047      0.27%     41.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.76%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18746      0.56%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.84%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      7.03%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.24%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      6.20%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208573      6.22%     83.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91286      2.72%     86.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.91%     99.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3355833                       # Class of committed instruction
system.cpu.commit.bw_lim_events                215808                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4426668                       # The number of ROB reads
system.cpu.rob.rob_writes                     7315860                       # The number of ROB writes
system.cpu.timesIdled                             758                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           77546                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1727605                       # Number of Instructions Simulated
system.cpu.committedOps                       3355833                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.651573                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.651573                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.534747                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.534747                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3442395                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1355112                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2538737                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1896448                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    609200                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   766297                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1086041                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    562830000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1993.281971                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               60791                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               584                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.094178                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1993.281971                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.486641                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.486641                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2915                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2882                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.711670                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1381971                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1381971                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    562830000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       557876                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          557876                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115716                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115716                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       673592                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           673592                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       673592                       # number of overall hits
system.cpu.dcache.overall_hits::total          673592                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14588                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14588                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1056                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1056                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15644                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15644                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15644                       # number of overall misses
system.cpu.dcache.overall_misses::total         15644                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    811085000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    811085000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     69957999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     69957999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    881042999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    881042999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    881042999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    881042999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       572464                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       572464                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       689236                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       689236                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       689236                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       689236                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025483                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025483                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009043                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009043                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022698                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022698                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022698                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022698                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55599.465314                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55599.465314                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66248.105114                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66248.105114                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56318.268921                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56318.268921                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56318.268921                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56318.268921                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13079                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          112                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               207                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    63.183575                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    22.400000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          363                       # number of writebacks
system.cpu.dcache.writebacks::total               363                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12141                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12141                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12145                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12145                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12145                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12145                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2447                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2447                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1052                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1052                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3499                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3499                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3499                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3499                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    166377500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    166377500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     68577999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     68577999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    234955499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    234955499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    234955499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    234955499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004275                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004275                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005077                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005077                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005077                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005077                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67992.439722                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67992.439722                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65188.211977                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65188.211977                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67149.328094                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67149.328094                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67149.328094                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67149.328094                       # average overall mshr miss latency
system.cpu.dcache.replacements                    584                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    562830000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           490.965416                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               75140                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               978                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             76.830266                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   490.965416                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.958917                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.958917                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            411376                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           411376                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    562830000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       202840                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          202840                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       202840                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           202840                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       202840                       # number of overall hits
system.cpu.icache.overall_hits::total          202840                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2103                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2103                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2103                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2103                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2103                       # number of overall misses
system.cpu.icache.overall_misses::total          2103                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    135245998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    135245998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    135245998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    135245998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    135245998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    135245998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       204943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       204943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       204943                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       204943                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       204943                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       204943                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010261                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010261                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010261                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010261                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010261                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010261                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64310.983357                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64310.983357                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64310.983357                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64310.983357                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64310.983357                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64310.983357                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2166                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    72.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          978                       # number of writebacks
system.cpu.icache.writebacks::total               978                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          612                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          612                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          612                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          612                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          612                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          612                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1491                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1491                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1491                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1491                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1491                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1491                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    104108999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    104108999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    104108999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    104108999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    104108999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    104108999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007275                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007275                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007275                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007275                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007275                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007275                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69824.949027                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69824.949027                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69824.949027                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69824.949027                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69824.949027                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69824.949027                       # average overall mshr miss latency
system.cpu.icache.replacements                    978                       # number of replacements
system.membus.snoop_filter.tot_requests          6552                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1569                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    562830000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3937                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          363                       # Transaction distribution
system.membus.trans_dist::WritebackClean          978                       # Transaction distribution
system.membus.trans_dist::CleanEvict              221                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1052                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1052                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1491                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2447                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         7582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       157952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       157952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       247168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       247168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  405120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4990                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001804                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.042435                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4981     99.82%     99.82% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.18%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4990                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12887000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7901747                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy           18443000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
