

================================================================
== Vivado HLS Report for 'decompressf'
================================================================
* Date:           Sat May 15 17:42:36 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        imageprosseing
* Solution:       decomp
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.279|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- col1    |     ?|     ?|         ?|          -|          -|     ?|    no    |
        | + j      |     ?|     ?|         1|          -|          -|     ?|    no    |
        |- row     |  1300|  1300|        52|          -|          -|    25|    no    |
        | + col    |    50|    50|         2|          -|          -|    25|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    450|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    137|    -|
|Register         |        -|      -|     333|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     333|    587|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |unr1d_U  |decompressf_unr1d  |        2|  0|   0|    0|   625|   32|     1|        20000|
    +---------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                   |        2|  0|   0|    0|   625|   32|     1|        20000|
    +---------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln291_fu_291_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln303_1_fu_377_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln303_2_fu_303_p2   |     +    |      0|  0|  14|          10|           5|
    |add_ln303_3_fu_309_p2   |     +    |      0|  0|  14|          10|           5|
    |add_ln303_fu_349_p2     |     +    |      0|  0|  14|          10|          10|
    |h_fu_297_p2             |     +    |      0|  0|  39|          32|           2|
    |i_fu_321_p2             |     +    |      0|  0|  15|           5|           1|
    |j_3_fu_265_p2           |     +    |      0|  0|  39|          32|          32|
    |j_fu_343_p2             |     +    |      0|  0|  15|           5|           1|
    |k_fu_280_p2             |     +    |      0|  0|  38|          31|           1|
    |sub_ln303_fu_360_p2     |     -    |      0|  0|  15|           5|           5|
    |empty_fu_247_p2         |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln283_fu_221_p2    |   icmp   |      0|  0|  18|          32|          10|
    |icmp_ln286_fu_275_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln298_fu_315_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln300_fu_337_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln303_fu_327_p2    |   icmp   |      0|  0|  18|          32|           1|
    |or_ln286_fu_227_p2      |    or    |      0|  0|  32|          32|           1|
    |select_ln303_fu_366_p3  |  select  |      0|  0|   5|           1|           5|
    |smax_fu_253_p3          |  select  |      0|  0|  31|           1|          31|
    |x_fu_383_p2             |    xor   |      0|  0|  32|          32|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 450|         386|         163|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  41|          8|    1|          8|
    |h_0_reg_130       |   9|          2|   32|         64|
    |i_0_reg_175       |   9|          2|    5|         10|
    |j_0_reg_118       |   9|          2|   32|         64|
    |j_1_reg_142       |   9|          2|   32|         64|
    |j_2_reg_210       |   9|          2|    5|         10|
    |k_0_reg_152       |   9|          2|   31|         62|
    |phi_mul1_reg_198  |   9|          2|   10|         20|
    |phi_mul_reg_186   |   9|          2|   10|         20|
    |unr1d_address0    |  15|          3|   10|         30|
    |x_0_reg_163       |   9|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             | 137|         29|  200|        416|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln303_1_reg_475  |  10|   0|   10|          0|
    |add_ln303_2_reg_439  |  10|   0|   10|          0|
    |add_ln303_3_reg_444  |  10|   0|   10|          0|
    |ap_CS_fsm            |   7|   0|    7|          0|
    |c_load_1_reg_411     |  32|   0|   32|          0|
    |c_load_reg_406       |  32|   0|   32|          0|
    |h_0_reg_130          |  32|   0|   32|          0|
    |i_0_reg_175          |   5|   0|    5|          0|
    |i_reg_452            |   5|   0|    5|          0|
    |icmp_ln303_reg_457   |   1|   0|    1|          0|
    |j_0_reg_118          |  32|   0|   32|          0|
    |j_1_reg_142          |  32|   0|   32|          0|
    |j_2_reg_210          |   5|   0|    5|          0|
    |j_3_reg_416          |  32|   0|   32|          0|
    |j_reg_465            |   5|   0|    5|          0|
    |k_0_reg_152          |  31|   0|   31|          0|
    |phi_mul1_reg_198     |  10|   0|   10|          0|
    |phi_mul_reg_186      |  10|   0|   10|          0|
    |x_0_reg_163          |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 333|   0|  333|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |  decompressf | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |  decompressf | return value |
|ap_start     |  in |    1| ap_ctrl_hs |  decompressf | return value |
|ap_done      | out |    1| ap_ctrl_hs |  decompressf | return value |
|ap_idle      | out |    1| ap_ctrl_hs |  decompressf | return value |
|ap_ready     | out |    1| ap_ctrl_hs |  decompressf | return value |
|c_address0   | out |   10|  ap_memory |       c      |     array    |
|c_ce0        | out |    1|  ap_memory |       c      |     array    |
|c_q0         |  in |   32|  ap_memory |       c      |     array    |
|c_address1   | out |   10|  ap_memory |       c      |     array    |
|c_ce1        | out |    1|  ap_memory |       c      |     array    |
|c_q1         |  in |   32|  ap_memory |       c      |     array    |
|dc_address0  | out |   10|  ap_memory |      dc      |     array    |
|dc_ce0       | out |    1|  ap_memory |      dc      |     array    |
|dc_we0       | out |    1|  ap_memory |      dc      |     array    |
|dc_d0        | out |   32|  ap_memory |      dc      |     array    |
+-------------+-----+-----+------------+--------------+--------------+

