Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Nov 27 13:09:11 2018
| Host         : W0D819A1BC194A5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MasterComponent_timing_summary_routed.rpt -pb MasterComponent_timing_summary_routed.pb -rpx MasterComponent_timing_summary_routed.rpx -warn_on_violation
| Design       : MasterComponent
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: inFast (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: compClock1Hz/clockOut_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: compClock250Hz/clockOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 46 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.796        0.000                      0                   46        0.190        0.000                      0                   46        3.000        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
C100Mhz_pin                 {0.000 5.000}      10.000          100.000         
  clkfbout_ClockManager_1   {0.000 5.000}      10.000          100.000         
  out100MHz_ClockManager_1  {0.000 5.000}      10.000          100.000         
inClock                     {0.000 5.000}      10.000          100.000         
  clkfbout_ClockManager     {0.000 5.000}      10.000          100.000         
  out100MHz_ClockManager    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
C100Mhz_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clkfbout_ClockManager_1                                                                                                                                                     7.845        0.000                       0                     3  
  out100MHz_ClockManager_1        5.797        0.000                      0                   46        0.264        0.000                      0                   46        4.500        0.000                       0                    48  
inClock                                                                                                                                                                       3.000        0.000                       0                     1  
  clkfbout_ClockManager                                                                                                                                                       7.845        0.000                       0                     3  
  out100MHz_ClockManager          5.796        0.000                      0                   46        0.264        0.000                      0                   46        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
out100MHz_ClockManager    out100MHz_ClockManager_1        5.796        0.000                      0                   46        0.190        0.000                      0                   46  
out100MHz_ClockManager_1  out100MHz_ClockManager          5.796        0.000                      0                   46        0.190        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  C100Mhz_pin
  To Clock:  C100Mhz_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         C100Mhz_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inClock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockManager_1
  To Clock:  clkfbout_ClockManager_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockManager_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { compClockManager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    compClockManager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  out100MHz_ClockManager_1
  To Clock:  out100MHz_ClockManager_1

Setup :            0  Failing Endpoints,  Worst Slack        5.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 1.154ns (27.591%)  route 3.028ns (72.409%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.669     3.117    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.241 r  compClock1Hz/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.241    compClock1Hz/counter[1]_i_1__0_n_0
    SLICE_X54Y3          FDCE                                         r  compClock1Hz/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X54Y3          FDCE                                         r  compClock1Hz/counter_reg[1]/C
                         clock pessimism              0.578     9.034    
                         clock uncertainty           -0.074     8.961    
    SLICE_X54Y3          FDCE (Setup_fdce_C_D)        0.077     9.038    compClock1Hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.038    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 1.154ns (27.680%)  route 3.015ns (72.320%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.655     3.104    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.228 r  compClock1Hz/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.228    compClock1Hz/counter[4]_i_1__0_n_0
    SLICE_X56Y3          FDCE                                         r  compClock1Hz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.453     8.458    compClock1Hz/out100MHz
    SLICE_X56Y3          FDCE                                         r  compClock1Hz/counter_reg[4]/C
                         clock pessimism              0.564     9.021    
                         clock uncertainty           -0.074     8.948    
    SLICE_X56Y3          FDCE (Setup_fdce_C_D)        0.077     9.025    compClock1Hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.154ns (27.644%)  route 3.020ns (72.356%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.661     3.109    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.233 r  compClock1Hz/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.233    compClock1Hz/counter[2]_i_1__0_n_0
    SLICE_X54Y3          FDCE                                         r  compClock1Hz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X54Y3          FDCE                                         r  compClock1Hz/counter_reg[2]/C
                         clock pessimism              0.578     9.034    
                         clock uncertainty           -0.074     8.961    
    SLICE_X54Y3          FDCE (Setup_fdce_C_D)        0.081     9.042    compClock1Hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                          -3.233    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.154ns (28.656%)  route 2.873ns (71.344%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.513     2.962    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.086 r  compClock1Hz/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.086    compClock1Hz/counter[0]_i_1__0_n_0
    SLICE_X56Y3          FDCE                                         r  compClock1Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.453     8.458    compClock1Hz/out100MHz
    SLICE_X56Y3          FDCE                                         r  compClock1Hz/counter_reg[0]/C
                         clock pessimism              0.564     9.021    
                         clock uncertainty           -0.074     8.948    
    SLICE_X56Y3          FDCE (Setup_fdce_C_D)        0.081     9.029    compClock1Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.029    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 1.154ns (29.174%)  route 2.802ns (70.826%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.442     2.890    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.014 r  compClock1Hz/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.014    compClock1Hz/counter[3]_i_1__0_n_0
    SLICE_X54Y3          FDCE                                         r  compClock1Hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X54Y3          FDCE                                         r  compClock1Hz/counter_reg[3]/C
                         clock pessimism              0.578     9.034    
                         clock uncertainty           -0.074     8.961    
    SLICE_X54Y3          FDCE (Setup_fdce_C_D)        0.079     9.040    compClock1Hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/clockOut_reg/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.766ns (19.399%)  route 3.183ns (80.601%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 r  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          1.500     1.077    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X56Y3          LUT4 (Prop_lut4_I2_O)        0.124     1.201 f  compClock1Hz/counter[26]_i_4/O
                         net (fo=28, routed)          1.682     2.883    compClock1Hz/counter[26]_i_4_n_0
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124     3.007 r  compClock1Hz/clockOut_i_1/O
                         net (fo=1, routed)           0.000     3.007    compClock1Hz/clockOut_i_1_n_0
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/clockOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/clockOut_reg/C
                         clock pessimism              0.602     9.058    
                         clock uncertainty           -0.074     8.985    
    SLICE_X56Y8          FDCE (Setup_fdce_C_D)        0.077     9.062    compClock1Hz/clockOut_reg
  -------------------------------------------------------------------
                         required time                          9.062    
                         arrival time                          -3.007    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 1.154ns (29.426%)  route 2.768ns (70.574%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.408     2.856    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I0_O)        0.124     2.980 r  compClock1Hz/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.980    compClock1Hz/counter[5]_i_1__0_n_0
    SLICE_X54Y4          FDCE                                         r  compClock1Hz/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X54Y4          FDCE                                         r  compClock1Hz/counter_reg[5]/C
                         clock pessimism              0.578     9.034    
                         clock uncertainty           -0.074     8.961    
    SLICE_X54Y4          FDCE (Setup_fdce_C_D)        0.077     9.038    compClock1Hz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.038    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.766ns (19.414%)  route 3.180ns (80.586%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          1.500     1.077    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X56Y3          LUT4 (Prop_lut4_I2_O)        0.124     1.201 r  compClock1Hz/counter[26]_i_4/O
                         net (fo=28, routed)          1.679     2.880    compClock1Hz/counter[26]_i_4_n_0
    SLICE_X56Y8          LUT6 (Prop_lut6_I3_O)        0.124     3.004 r  compClock1Hz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     3.004    compClock1Hz/counter[21]_i_1_n_0
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[21]/C
                         clock pessimism              0.602     9.058    
                         clock uncertainty           -0.074     8.985    
    SLICE_X56Y8          FDCE (Setup_fdce_C_D)        0.081     9.066    compClock1Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.154ns (29.687%)  route 2.733ns (70.313%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.373     2.822    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.124     2.946 r  compClock1Hz/counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.946    compClock1Hz/counter[7]_i_1__0_n_0
    SLICE_X56Y4          FDCE                                         r  compClock1Hz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.453     8.458    compClock1Hz/out100MHz
    SLICE_X56Y4          FDCE                                         r  compClock1Hz/counter_reg[7]/C
                         clock pessimism              0.564     9.021    
                         clock uncertainty           -0.074     8.948    
    SLICE_X56Y4          FDCE (Setup_fdce_C_D)        0.077     9.025    compClock1Hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.766ns (20.262%)  route 3.014ns (79.738%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          1.500     1.077    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X56Y3          LUT4 (Prop_lut4_I2_O)        0.124     1.201 r  compClock1Hz/counter[26]_i_4/O
                         net (fo=28, routed)          1.514     2.715    compClock1Hz/counter[26]_i_4_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.839 r  compClock1Hz/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.839    compClock1Hz/counter[20]_i_1_n_0
    SLICE_X56Y7          FDCE                                         r  compClock1Hz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X56Y7          FDCE                                         r  compClock1Hz/counter_reg[20]/C
                         clock pessimism              0.577     9.033    
                         clock uncertainty           -0.074     8.960    
    SLICE_X56Y7          FDCE (Setup_fdce_C_D)        0.077     9.037    compClock1Hz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          9.037    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                  6.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.594    -0.587    compClock250Hz/out100MHz
    SLICE_X64Y8          FDCE                                         r  compClock250Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.423 f  compClock250Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.248    compClock250Hz/counter[0]
    SLICE_X64Y8          LUT5 (Prop_lut5_I4_O)        0.045    -0.203 r  compClock250Hz/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    compClock250Hz/p_0_in[0]
    SLICE_X64Y8          FDCE                                         r  compClock250Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.865    -0.825    compClock250Hz/out100MHz
    SLICE_X64Y8          FDCE                                         r  compClock250Hz/counter_reg[0]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X64Y8          FDCE (Hold_fdce_C_D)         0.120    -0.467    compClock250Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.089%)  route 0.185ns (46.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.567    -0.614    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.450 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.185    -0.266    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X56Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.221 r  compClock1Hz/counter[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    compClock1Hz/counter[26]_i_1_n_0
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
                         clock pessimism              0.239    -0.614    
    SLICE_X56Y8          FDCE (Hold_fdce_C_D)         0.121    -0.493    compClock1Hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.099%)  route 0.185ns (49.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.593    -0.588    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.185    -0.262    compClock250Hz/counter[15]
    SLICE_X62Y11         LUT5 (Prop_lut5_I3_O)        0.045    -0.217 r  compClock250Hz/counter[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    compClock250Hz/p_0_in[15]
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[15]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X62Y11         FDCE (Hold_fdce_C_D)         0.092    -0.496    compClock250Hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.996%)  route 0.202ns (52.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.593    -0.588    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.202    -0.246    compClock250Hz/counter[15]
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.045    -0.201 r  compClock250Hz/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    compClock250Hz/p_0_in[10]
    SLICE_X62Y10         FDCE                                         r  compClock250Hz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    compClock250Hz/out100MHz
    SLICE_X62Y10         FDCE                                         r  compClock250Hz/counter_reg[10]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X62Y10         FDCE (Hold_fdce_C_D)         0.091    -0.481    compClock250Hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.227ns (57.594%)  route 0.167ns (42.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.593    -0.588    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.128    -0.460 f  compClock250Hz/counter_reg[16]/Q
                         net (fo=20, routed)          0.167    -0.293    compClock250Hz/counter[16]
    SLICE_X62Y10         LUT5 (Prop_lut5_I2_O)        0.099    -0.194 r  compClock250Hz/counter[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    compClock250Hz/p_0_in[11]
    SLICE_X62Y10         FDCE                                         r  compClock250Hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    compClock250Hz/out100MHz
    SLICE_X62Y10         FDCE                                         r  compClock250Hz/counter_reg[11]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X62Y10         FDCE (Hold_fdce_C_D)         0.092    -0.480    compClock250Hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.919%)  route 0.210ns (50.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.567    -0.614    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.450 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.210    -0.241    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X56Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.196 r  compClock1Hz/counter[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    compClock1Hz/counter[25]_i_1_n_0
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[25]/C
                         clock pessimism              0.239    -0.614    
    SLICE_X56Y8          FDCE (Hold_fdce_C_D)         0.121    -0.493    compClock1Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.559%)  route 0.282ns (57.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.567    -0.614    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.450 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.282    -0.168    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.123 r  compClock1Hz/counter[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    compClock1Hz/counter[24]_i_1_n_0
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
                         clock pessimism              0.274    -0.579    
    SLICE_X54Y8          FDCE (Hold_fdce_C_D)         0.121    -0.458    compClock1Hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.209ns (40.874%)  route 0.302ns (59.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.567    -0.614    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.450 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.302    -0.148    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.103 r  compClock1Hz/counter[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    compClock1Hz/counter[18]_i_1_n_0
    SLICE_X54Y7          FDCE                                         r  compClock1Hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X54Y7          FDCE                                         r  compClock1Hz/counter_reg[18]/C
                         clock pessimism              0.274    -0.579    
    SLICE_X54Y7          FDCE (Hold_fdce_C_D)         0.121    -0.458    compClock1Hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.227ns (47.278%)  route 0.253ns (52.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.593    -0.588    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.128    -0.460 f  compClock250Hz/counter_reg[16]/Q
                         net (fo=20, routed)          0.253    -0.207    compClock250Hz/counter[16]
    SLICE_X62Y10         LUT5 (Prop_lut5_I2_O)        0.099    -0.108 r  compClock250Hz/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    compClock250Hz/p_0_in[9]
    SLICE_X62Y10         FDCE                                         r  compClock250Hz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    compClock250Hz/out100MHz
    SLICE_X62Y10         FDCE                                         r  compClock250Hz/counter_reg[9]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X62Y10         FDCE (Hold_fdce_C_D)         0.092    -0.480    compClock250Hz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.183ns (38.048%)  route 0.298ns (61.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.593    -0.588    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.298    -0.149    compClock250Hz/counter[15]
    SLICE_X62Y11         LUT5 (Prop_lut5_I3_O)        0.042    -0.107 r  compClock250Hz/counter[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    compClock250Hz/p_0_in[16]
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[16]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X62Y11         FDCE (Hold_fdce_C_D)         0.107    -0.481    compClock250Hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.374    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         out100MHz_ClockManager_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { compClockManager/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    compClockManager/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y8      compClock1Hz/clockOut_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y7      compClock1Hz/counter_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y7      compClock1Hz/counter_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y7      compClock1Hz/counter_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y3      compClock1Hz/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y7      compClock1Hz/counter_reg[20]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y8      compClock1Hz/counter_reg[21]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y8      compClock1Hz/counter_reg[22]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y7      compClock1Hz/counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y7      compClock1Hz/counter_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y7      compClock1Hz/counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y3      compClock1Hz/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y3      compClock1Hz/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y8      compClock1Hz/counter_reg[22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y8      compClock1Hz/counter_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y8      compClock1Hz/counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y4      compClock1Hz/counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y4      compClock1Hz/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y8      compClock1Hz/clockOut_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y7      compClock1Hz/counter_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y7      compClock1Hz/counter_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y7      compClock1Hz/counter_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y3      compClock1Hz/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y7      compClock1Hz/counter_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y8      compClock1Hz/counter_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y8      compClock1Hz/counter_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y8      compClock1Hz/counter_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y8      compClock1Hz/counter_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  inClock
  To Clock:  inClock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inClock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inClock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockManager
  To Clock:  clkfbout_ClockManager

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockManager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { compClockManager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    compClockManager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  out100MHz_ClockManager
  To Clock:  out100MHz_ClockManager

Setup :            0  Failing Endpoints,  Worst Slack        5.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 1.154ns (27.591%)  route 3.028ns (72.409%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.669     3.117    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.241 r  compClock1Hz/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.241    compClock1Hz/counter[1]_i_1__0_n_0
    SLICE_X54Y3          FDCE                                         r  compClock1Hz/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X54Y3          FDCE                                         r  compClock1Hz/counter_reg[1]/C
                         clock pessimism              0.578     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X54Y3          FDCE (Setup_fdce_C_D)        0.077     9.037    compClock1Hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.037    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 1.154ns (27.680%)  route 3.015ns (72.320%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.655     3.104    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.228 r  compClock1Hz/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.228    compClock1Hz/counter[4]_i_1__0_n_0
    SLICE_X56Y3          FDCE                                         r  compClock1Hz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.453     8.458    compClock1Hz/out100MHz
    SLICE_X56Y3          FDCE                                         r  compClock1Hz/counter_reg[4]/C
                         clock pessimism              0.564     9.021    
                         clock uncertainty           -0.074     8.947    
    SLICE_X56Y3          FDCE (Setup_fdce_C_D)        0.077     9.024    compClock1Hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.154ns (27.644%)  route 3.020ns (72.356%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.661     3.109    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.233 r  compClock1Hz/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.233    compClock1Hz/counter[2]_i_1__0_n_0
    SLICE_X54Y3          FDCE                                         r  compClock1Hz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X54Y3          FDCE                                         r  compClock1Hz/counter_reg[2]/C
                         clock pessimism              0.578     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X54Y3          FDCE (Setup_fdce_C_D)        0.081     9.041    compClock1Hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                          -3.233    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.154ns (28.656%)  route 2.873ns (71.344%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.513     2.962    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.086 r  compClock1Hz/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.086    compClock1Hz/counter[0]_i_1__0_n_0
    SLICE_X56Y3          FDCE                                         r  compClock1Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.453     8.458    compClock1Hz/out100MHz
    SLICE_X56Y3          FDCE                                         r  compClock1Hz/counter_reg[0]/C
                         clock pessimism              0.564     9.021    
                         clock uncertainty           -0.074     8.947    
    SLICE_X56Y3          FDCE (Setup_fdce_C_D)        0.081     9.028    compClock1Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.028    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 1.154ns (29.174%)  route 2.802ns (70.826%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.442     2.890    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.014 r  compClock1Hz/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.014    compClock1Hz/counter[3]_i_1__0_n_0
    SLICE_X54Y3          FDCE                                         r  compClock1Hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X54Y3          FDCE                                         r  compClock1Hz/counter_reg[3]/C
                         clock pessimism              0.578     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X54Y3          FDCE (Setup_fdce_C_D)        0.079     9.039    compClock1Hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/clockOut_reg/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.766ns (19.399%)  route 3.183ns (80.601%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 r  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          1.500     1.077    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X56Y3          LUT4 (Prop_lut4_I2_O)        0.124     1.201 f  compClock1Hz/counter[26]_i_4/O
                         net (fo=28, routed)          1.682     2.883    compClock1Hz/counter[26]_i_4_n_0
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124     3.007 r  compClock1Hz/clockOut_i_1/O
                         net (fo=1, routed)           0.000     3.007    compClock1Hz/clockOut_i_1_n_0
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/clockOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/clockOut_reg/C
                         clock pessimism              0.602     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X56Y8          FDCE (Setup_fdce_C_D)        0.077     9.061    compClock1Hz/clockOut_reg
  -------------------------------------------------------------------
                         required time                          9.061    
                         arrival time                          -3.007    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 1.154ns (29.426%)  route 2.768ns (70.574%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.408     2.856    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I0_O)        0.124     2.980 r  compClock1Hz/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.980    compClock1Hz/counter[5]_i_1__0_n_0
    SLICE_X54Y4          FDCE                                         r  compClock1Hz/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X54Y4          FDCE                                         r  compClock1Hz/counter_reg[5]/C
                         clock pessimism              0.578     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X54Y4          FDCE (Setup_fdce_C_D)        0.077     9.037    compClock1Hz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.037    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.766ns (19.414%)  route 3.180ns (80.586%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          1.500     1.077    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X56Y3          LUT4 (Prop_lut4_I2_O)        0.124     1.201 r  compClock1Hz/counter[26]_i_4/O
                         net (fo=28, routed)          1.679     2.880    compClock1Hz/counter[26]_i_4_n_0
    SLICE_X56Y8          LUT6 (Prop_lut6_I3_O)        0.124     3.004 r  compClock1Hz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     3.004    compClock1Hz/counter[21]_i_1_n_0
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[21]/C
                         clock pessimism              0.602     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X56Y8          FDCE (Setup_fdce_C_D)        0.081     9.065    compClock1Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.065    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.154ns (29.687%)  route 2.733ns (70.313%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.373     2.822    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.124     2.946 r  compClock1Hz/counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.946    compClock1Hz/counter[7]_i_1__0_n_0
    SLICE_X56Y4          FDCE                                         r  compClock1Hz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.453     8.458    compClock1Hz/out100MHz
    SLICE_X56Y4          FDCE                                         r  compClock1Hz/counter_reg[7]/C
                         clock pessimism              0.564     9.021    
                         clock uncertainty           -0.074     8.947    
    SLICE_X56Y4          FDCE (Setup_fdce_C_D)        0.077     9.024    compClock1Hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.197ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.766ns (20.262%)  route 3.014ns (79.738%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          1.500     1.077    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X56Y3          LUT4 (Prop_lut4_I2_O)        0.124     1.201 r  compClock1Hz/counter[26]_i_4/O
                         net (fo=28, routed)          1.514     2.715    compClock1Hz/counter[26]_i_4_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.839 r  compClock1Hz/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.839    compClock1Hz/counter[20]_i_1_n_0
    SLICE_X56Y7          FDCE                                         r  compClock1Hz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X56Y7          FDCE                                         r  compClock1Hz/counter_reg[20]/C
                         clock pessimism              0.577     9.033    
                         clock uncertainty           -0.074     8.959    
    SLICE_X56Y7          FDCE (Setup_fdce_C_D)        0.077     9.036    compClock1Hz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                  6.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.594    -0.587    compClock250Hz/out100MHz
    SLICE_X64Y8          FDCE                                         r  compClock250Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.423 f  compClock250Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.248    compClock250Hz/counter[0]
    SLICE_X64Y8          LUT5 (Prop_lut5_I4_O)        0.045    -0.203 r  compClock250Hz/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    compClock250Hz/p_0_in[0]
    SLICE_X64Y8          FDCE                                         r  compClock250Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.865    -0.825    compClock250Hz/out100MHz
    SLICE_X64Y8          FDCE                                         r  compClock250Hz/counter_reg[0]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X64Y8          FDCE (Hold_fdce_C_D)         0.120    -0.467    compClock250Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.089%)  route 0.185ns (46.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.567    -0.614    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.450 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.185    -0.266    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X56Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.221 r  compClock1Hz/counter[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    compClock1Hz/counter[26]_i_1_n_0
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
                         clock pessimism              0.239    -0.614    
    SLICE_X56Y8          FDCE (Hold_fdce_C_D)         0.121    -0.493    compClock1Hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.099%)  route 0.185ns (49.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.593    -0.588    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.185    -0.262    compClock250Hz/counter[15]
    SLICE_X62Y11         LUT5 (Prop_lut5_I3_O)        0.045    -0.217 r  compClock250Hz/counter[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    compClock250Hz/p_0_in[15]
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[15]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X62Y11         FDCE (Hold_fdce_C_D)         0.092    -0.496    compClock250Hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.996%)  route 0.202ns (52.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.593    -0.588    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.202    -0.246    compClock250Hz/counter[15]
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.045    -0.201 r  compClock250Hz/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    compClock250Hz/p_0_in[10]
    SLICE_X62Y10         FDCE                                         r  compClock250Hz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    compClock250Hz/out100MHz
    SLICE_X62Y10         FDCE                                         r  compClock250Hz/counter_reg[10]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X62Y10         FDCE (Hold_fdce_C_D)         0.091    -0.481    compClock250Hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.227ns (57.594%)  route 0.167ns (42.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.593    -0.588    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.128    -0.460 f  compClock250Hz/counter_reg[16]/Q
                         net (fo=20, routed)          0.167    -0.293    compClock250Hz/counter[16]
    SLICE_X62Y10         LUT5 (Prop_lut5_I2_O)        0.099    -0.194 r  compClock250Hz/counter[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    compClock250Hz/p_0_in[11]
    SLICE_X62Y10         FDCE                                         r  compClock250Hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    compClock250Hz/out100MHz
    SLICE_X62Y10         FDCE                                         r  compClock250Hz/counter_reg[11]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X62Y10         FDCE (Hold_fdce_C_D)         0.092    -0.480    compClock250Hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.919%)  route 0.210ns (50.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.567    -0.614    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.450 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.210    -0.241    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X56Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.196 r  compClock1Hz/counter[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    compClock1Hz/counter[25]_i_1_n_0
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[25]/C
                         clock pessimism              0.239    -0.614    
    SLICE_X56Y8          FDCE (Hold_fdce_C_D)         0.121    -0.493    compClock1Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.559%)  route 0.282ns (57.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.567    -0.614    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.450 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.282    -0.168    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.123 r  compClock1Hz/counter[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    compClock1Hz/counter[24]_i_1_n_0
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
                         clock pessimism              0.274    -0.579    
    SLICE_X54Y8          FDCE (Hold_fdce_C_D)         0.121    -0.458    compClock1Hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.209ns (40.874%)  route 0.302ns (59.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.567    -0.614    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.450 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.302    -0.148    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.103 r  compClock1Hz/counter[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    compClock1Hz/counter[18]_i_1_n_0
    SLICE_X54Y7          FDCE                                         r  compClock1Hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X54Y7          FDCE                                         r  compClock1Hz/counter_reg[18]/C
                         clock pessimism              0.274    -0.579    
    SLICE_X54Y7          FDCE (Hold_fdce_C_D)         0.121    -0.458    compClock1Hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.227ns (47.278%)  route 0.253ns (52.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.593    -0.588    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.128    -0.460 f  compClock250Hz/counter_reg[16]/Q
                         net (fo=20, routed)          0.253    -0.207    compClock250Hz/counter[16]
    SLICE_X62Y10         LUT5 (Prop_lut5_I2_O)        0.099    -0.108 r  compClock250Hz/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    compClock250Hz/p_0_in[9]
    SLICE_X62Y10         FDCE                                         r  compClock250Hz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    compClock250Hz/out100MHz
    SLICE_X62Y10         FDCE                                         r  compClock250Hz/counter_reg[9]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X62Y10         FDCE (Hold_fdce_C_D)         0.092    -0.480    compClock250Hz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.183ns (38.048%)  route 0.298ns (61.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.593    -0.588    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.298    -0.149    compClock250Hz/counter[15]
    SLICE_X62Y11         LUT5 (Prop_lut5_I3_O)        0.042    -0.107 r  compClock250Hz/counter[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    compClock250Hz/p_0_in[16]
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[16]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X62Y11         FDCE (Hold_fdce_C_D)         0.107    -0.481    compClock250Hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.374    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         out100MHz_ClockManager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { compClockManager/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    compClockManager/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y8      compClock1Hz/clockOut_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y7      compClock1Hz/counter_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y7      compClock1Hz/counter_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y7      compClock1Hz/counter_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y3      compClock1Hz/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y7      compClock1Hz/counter_reg[20]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y8      compClock1Hz/counter_reg[21]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y8      compClock1Hz/counter_reg[22]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y7      compClock1Hz/counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y7      compClock1Hz/counter_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y7      compClock1Hz/counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y3      compClock1Hz/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y3      compClock1Hz/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y8      compClock1Hz/counter_reg[22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y8      compClock1Hz/counter_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y8      compClock1Hz/counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y4      compClock1Hz/counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y4      compClock1Hz/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y8      compClock1Hz/clockOut_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y7      compClock1Hz/counter_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y7      compClock1Hz/counter_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y7      compClock1Hz/counter_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y3      compClock1Hz/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y7      compClock1Hz/counter_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y8      compClock1Hz/counter_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y8      compClock1Hz/counter_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y8      compClock1Hz/counter_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y8      compClock1Hz/counter_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  out100MHz_ClockManager
  To Clock:  out100MHz_ClockManager_1

Setup :            0  Failing Endpoints,  Worst Slack        5.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 1.154ns (27.591%)  route 3.028ns (72.409%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.669     3.117    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.241 r  compClock1Hz/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.241    compClock1Hz/counter[1]_i_1__0_n_0
    SLICE_X54Y3          FDCE                                         r  compClock1Hz/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X54Y3          FDCE                                         r  compClock1Hz/counter_reg[1]/C
                         clock pessimism              0.578     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X54Y3          FDCE (Setup_fdce_C_D)        0.077     9.037    compClock1Hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.037    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 1.154ns (27.680%)  route 3.015ns (72.320%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.655     3.104    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.228 r  compClock1Hz/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.228    compClock1Hz/counter[4]_i_1__0_n_0
    SLICE_X56Y3          FDCE                                         r  compClock1Hz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.453     8.458    compClock1Hz/out100MHz
    SLICE_X56Y3          FDCE                                         r  compClock1Hz/counter_reg[4]/C
                         clock pessimism              0.564     9.021    
                         clock uncertainty           -0.074     8.947    
    SLICE_X56Y3          FDCE (Setup_fdce_C_D)        0.077     9.024    compClock1Hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.154ns (27.644%)  route 3.020ns (72.356%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.661     3.109    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.233 r  compClock1Hz/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.233    compClock1Hz/counter[2]_i_1__0_n_0
    SLICE_X54Y3          FDCE                                         r  compClock1Hz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X54Y3          FDCE                                         r  compClock1Hz/counter_reg[2]/C
                         clock pessimism              0.578     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X54Y3          FDCE (Setup_fdce_C_D)        0.081     9.041    compClock1Hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                          -3.233    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.154ns (28.656%)  route 2.873ns (71.344%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.513     2.962    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.086 r  compClock1Hz/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.086    compClock1Hz/counter[0]_i_1__0_n_0
    SLICE_X56Y3          FDCE                                         r  compClock1Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.453     8.458    compClock1Hz/out100MHz
    SLICE_X56Y3          FDCE                                         r  compClock1Hz/counter_reg[0]/C
                         clock pessimism              0.564     9.021    
                         clock uncertainty           -0.074     8.947    
    SLICE_X56Y3          FDCE (Setup_fdce_C_D)        0.081     9.028    compClock1Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.028    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 1.154ns (29.174%)  route 2.802ns (70.826%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.442     2.890    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.014 r  compClock1Hz/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.014    compClock1Hz/counter[3]_i_1__0_n_0
    SLICE_X54Y3          FDCE                                         r  compClock1Hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X54Y3          FDCE                                         r  compClock1Hz/counter_reg[3]/C
                         clock pessimism              0.578     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X54Y3          FDCE (Setup_fdce_C_D)        0.079     9.039    compClock1Hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/clockOut_reg/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.766ns (19.399%)  route 3.183ns (80.601%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 r  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          1.500     1.077    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X56Y3          LUT4 (Prop_lut4_I2_O)        0.124     1.201 f  compClock1Hz/counter[26]_i_4/O
                         net (fo=28, routed)          1.682     2.883    compClock1Hz/counter[26]_i_4_n_0
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124     3.007 r  compClock1Hz/clockOut_i_1/O
                         net (fo=1, routed)           0.000     3.007    compClock1Hz/clockOut_i_1_n_0
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/clockOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/clockOut_reg/C
                         clock pessimism              0.602     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X56Y8          FDCE (Setup_fdce_C_D)        0.077     9.061    compClock1Hz/clockOut_reg
  -------------------------------------------------------------------
                         required time                          9.061    
                         arrival time                          -3.007    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 1.154ns (29.426%)  route 2.768ns (70.574%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.408     2.856    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I0_O)        0.124     2.980 r  compClock1Hz/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.980    compClock1Hz/counter[5]_i_1__0_n_0
    SLICE_X54Y4          FDCE                                         r  compClock1Hz/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X54Y4          FDCE                                         r  compClock1Hz/counter_reg[5]/C
                         clock pessimism              0.578     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X54Y4          FDCE (Setup_fdce_C_D)        0.077     9.037    compClock1Hz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.037    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.766ns (19.414%)  route 3.180ns (80.586%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          1.500     1.077    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X56Y3          LUT4 (Prop_lut4_I2_O)        0.124     1.201 r  compClock1Hz/counter[26]_i_4/O
                         net (fo=28, routed)          1.679     2.880    compClock1Hz/counter[26]_i_4_n_0
    SLICE_X56Y8          LUT6 (Prop_lut6_I3_O)        0.124     3.004 r  compClock1Hz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     3.004    compClock1Hz/counter[21]_i_1_n_0
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[21]/C
                         clock pessimism              0.602     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X56Y8          FDCE (Setup_fdce_C_D)        0.081     9.065    compClock1Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.065    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.154ns (29.687%)  route 2.733ns (70.313%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.373     2.822    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.124     2.946 r  compClock1Hz/counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.946    compClock1Hz/counter[7]_i_1__0_n_0
    SLICE_X56Y4          FDCE                                         r  compClock1Hz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.453     8.458    compClock1Hz/out100MHz
    SLICE_X56Y4          FDCE                                         r  compClock1Hz/counter_reg[7]/C
                         clock pessimism              0.564     9.021    
                         clock uncertainty           -0.074     8.947    
    SLICE_X56Y4          FDCE (Setup_fdce_C_D)        0.077     9.024    compClock1Hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.197ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager_1 rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.766ns (20.262%)  route 3.014ns (79.738%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          1.500     1.077    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X56Y3          LUT4 (Prop_lut4_I2_O)        0.124     1.201 r  compClock1Hz/counter[26]_i_4/O
                         net (fo=28, routed)          1.514     2.715    compClock1Hz/counter[26]_i_4_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.839 r  compClock1Hz/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.839    compClock1Hz/counter[20]_i_1_n_0
    SLICE_X56Y7          FDCE                                         r  compClock1Hz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X56Y7          FDCE                                         r  compClock1Hz/counter_reg[20]/C
                         clock pessimism              0.577     9.033    
                         clock uncertainty           -0.074     8.959    
    SLICE_X56Y7          FDCE (Setup_fdce_C_D)        0.077     9.036    compClock1Hz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                  6.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.594    -0.587    compClock250Hz/out100MHz
    SLICE_X64Y8          FDCE                                         r  compClock250Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.423 f  compClock250Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.248    compClock250Hz/counter[0]
    SLICE_X64Y8          LUT5 (Prop_lut5_I4_O)        0.045    -0.203 r  compClock250Hz/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    compClock250Hz/p_0_in[0]
    SLICE_X64Y8          FDCE                                         r  compClock250Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.865    -0.825    compClock250Hz/out100MHz
    SLICE_X64Y8          FDCE                                         r  compClock250Hz/counter_reg[0]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X64Y8          FDCE (Hold_fdce_C_D)         0.120    -0.393    compClock250Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.089%)  route 0.185ns (46.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.567    -0.614    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.450 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.185    -0.266    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X56Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.221 r  compClock1Hz/counter[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    compClock1Hz/counter[26]_i_1_n_0
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
                         clock pessimism              0.239    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X56Y8          FDCE (Hold_fdce_C_D)         0.121    -0.419    compClock1Hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.099%)  route 0.185ns (49.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.593    -0.588    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.185    -0.262    compClock250Hz/counter[15]
    SLICE_X62Y11         LUT5 (Prop_lut5_I3_O)        0.045    -0.217 r  compClock250Hz/counter[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    compClock250Hz/p_0_in[15]
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[15]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X62Y11         FDCE (Hold_fdce_C_D)         0.092    -0.422    compClock250Hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.996%)  route 0.202ns (52.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.593    -0.588    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.202    -0.246    compClock250Hz/counter[15]
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.045    -0.201 r  compClock250Hz/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    compClock250Hz/p_0_in[10]
    SLICE_X62Y10         FDCE                                         r  compClock250Hz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    compClock250Hz/out100MHz
    SLICE_X62Y10         FDCE                                         r  compClock250Hz/counter_reg[10]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X62Y10         FDCE (Hold_fdce_C_D)         0.091    -0.407    compClock250Hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.227ns (57.594%)  route 0.167ns (42.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.593    -0.588    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.128    -0.460 f  compClock250Hz/counter_reg[16]/Q
                         net (fo=20, routed)          0.167    -0.293    compClock250Hz/counter[16]
    SLICE_X62Y10         LUT5 (Prop_lut5_I2_O)        0.099    -0.194 r  compClock250Hz/counter[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    compClock250Hz/p_0_in[11]
    SLICE_X62Y10         FDCE                                         r  compClock250Hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    compClock250Hz/out100MHz
    SLICE_X62Y10         FDCE                                         r  compClock250Hz/counter_reg[11]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X62Y10         FDCE (Hold_fdce_C_D)         0.092    -0.406    compClock250Hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.919%)  route 0.210ns (50.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.567    -0.614    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.450 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.210    -0.241    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X56Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.196 r  compClock1Hz/counter[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    compClock1Hz/counter[25]_i_1_n_0
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[25]/C
                         clock pessimism              0.239    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X56Y8          FDCE (Hold_fdce_C_D)         0.121    -0.419    compClock1Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.559%)  route 0.282ns (57.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.567    -0.614    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.450 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.282    -0.168    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.123 r  compClock1Hz/counter[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    compClock1Hz/counter[24]_i_1_n_0
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
                         clock pessimism              0.274    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X54Y8          FDCE (Hold_fdce_C_D)         0.121    -0.384    compClock1Hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.209ns (40.874%)  route 0.302ns (59.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.567    -0.614    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.450 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.302    -0.148    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.103 r  compClock1Hz/counter[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    compClock1Hz/counter[18]_i_1_n_0
    SLICE_X54Y7          FDCE                                         r  compClock1Hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X54Y7          FDCE                                         r  compClock1Hz/counter_reg[18]/C
                         clock pessimism              0.274    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X54Y7          FDCE (Hold_fdce_C_D)         0.121    -0.384    compClock1Hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.227ns (47.278%)  route 0.253ns (52.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.593    -0.588    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.128    -0.460 f  compClock250Hz/counter_reg[16]/Q
                         net (fo=20, routed)          0.253    -0.207    compClock250Hz/counter[16]
    SLICE_X62Y10         LUT5 (Prop_lut5_I2_O)        0.099    -0.108 r  compClock250Hz/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    compClock250Hz/p_0_in[9]
    SLICE_X62Y10         FDCE                                         r  compClock250Hz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    compClock250Hz/out100MHz
    SLICE_X62Y10         FDCE                                         r  compClock250Hz/counter_reg[9]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X62Y10         FDCE (Hold_fdce_C_D)         0.092    -0.406    compClock250Hz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager_1 rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.183ns (38.048%)  route 0.298ns (61.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.593    -0.588    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.298    -0.149    compClock250Hz/counter[15]
    SLICE_X62Y11         LUT5 (Prop_lut5_I3_O)        0.042    -0.107 r  compClock250Hz/counter[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    compClock250Hz/p_0_in[16]
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[16]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X62Y11         FDCE (Hold_fdce_C_D)         0.107    -0.407    compClock250Hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.300    





---------------------------------------------------------------------------------------------------
From Clock:  out100MHz_ClockManager_1
  To Clock:  out100MHz_ClockManager

Setup :            0  Failing Endpoints,  Worst Slack        5.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 1.154ns (27.591%)  route 3.028ns (72.409%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.669     3.117    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.241 r  compClock1Hz/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.241    compClock1Hz/counter[1]_i_1__0_n_0
    SLICE_X54Y3          FDCE                                         r  compClock1Hz/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X54Y3          FDCE                                         r  compClock1Hz/counter_reg[1]/C
                         clock pessimism              0.578     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X54Y3          FDCE (Setup_fdce_C_D)        0.077     9.037    compClock1Hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.037    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 1.154ns (27.680%)  route 3.015ns (72.320%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.655     3.104    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.228 r  compClock1Hz/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.228    compClock1Hz/counter[4]_i_1__0_n_0
    SLICE_X56Y3          FDCE                                         r  compClock1Hz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.453     8.458    compClock1Hz/out100MHz
    SLICE_X56Y3          FDCE                                         r  compClock1Hz/counter_reg[4]/C
                         clock pessimism              0.564     9.021    
                         clock uncertainty           -0.074     8.947    
    SLICE_X56Y3          FDCE (Setup_fdce_C_D)        0.077     9.024    compClock1Hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.154ns (27.644%)  route 3.020ns (72.356%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.661     3.109    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.233 r  compClock1Hz/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.233    compClock1Hz/counter[2]_i_1__0_n_0
    SLICE_X54Y3          FDCE                                         r  compClock1Hz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X54Y3          FDCE                                         r  compClock1Hz/counter_reg[2]/C
                         clock pessimism              0.578     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X54Y3          FDCE (Setup_fdce_C_D)        0.081     9.041    compClock1Hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                          -3.233    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.154ns (28.656%)  route 2.873ns (71.344%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.513     2.962    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.086 r  compClock1Hz/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.086    compClock1Hz/counter[0]_i_1__0_n_0
    SLICE_X56Y3          FDCE                                         r  compClock1Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.453     8.458    compClock1Hz/out100MHz
    SLICE_X56Y3          FDCE                                         r  compClock1Hz/counter_reg[0]/C
                         clock pessimism              0.564     9.021    
                         clock uncertainty           -0.074     8.947    
    SLICE_X56Y3          FDCE (Setup_fdce_C_D)        0.081     9.028    compClock1Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.028    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 1.154ns (29.174%)  route 2.802ns (70.826%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.442     2.890    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X54Y3          LUT6 (Prop_lut6_I0_O)        0.124     3.014 r  compClock1Hz/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.014    compClock1Hz/counter[3]_i_1__0_n_0
    SLICE_X54Y3          FDCE                                         r  compClock1Hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X54Y3          FDCE                                         r  compClock1Hz/counter_reg[3]/C
                         clock pessimism              0.578     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X54Y3          FDCE (Setup_fdce_C_D)        0.079     9.039    compClock1Hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/clockOut_reg/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.766ns (19.399%)  route 3.183ns (80.601%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 r  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          1.500     1.077    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X56Y3          LUT4 (Prop_lut4_I2_O)        0.124     1.201 f  compClock1Hz/counter[26]_i_4/O
                         net (fo=28, routed)          1.682     2.883    compClock1Hz/counter[26]_i_4_n_0
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.124     3.007 r  compClock1Hz/clockOut_i_1/O
                         net (fo=1, routed)           0.000     3.007    compClock1Hz/clockOut_i_1_n_0
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/clockOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/clockOut_reg/C
                         clock pessimism              0.602     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X56Y8          FDCE (Setup_fdce_C_D)        0.077     9.061    compClock1Hz/clockOut_reg
  -------------------------------------------------------------------
                         required time                          9.061    
                         arrival time                          -3.007    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 1.154ns (29.426%)  route 2.768ns (70.574%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.408     2.856    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I0_O)        0.124     2.980 r  compClock1Hz/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.980    compClock1Hz/counter[5]_i_1__0_n_0
    SLICE_X54Y4          FDCE                                         r  compClock1Hz/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X54Y4          FDCE                                         r  compClock1Hz/counter_reg[5]/C
                         clock pessimism              0.578     9.034    
                         clock uncertainty           -0.074     8.960    
    SLICE_X54Y4          FDCE (Setup_fdce_C_D)        0.077     9.037    compClock1Hz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.037    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.766ns (19.414%)  route 3.180ns (80.586%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          1.500     1.077    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X56Y3          LUT4 (Prop_lut4_I2_O)        0.124     1.201 r  compClock1Hz/counter[26]_i_4/O
                         net (fo=28, routed)          1.679     2.880    compClock1Hz/counter[26]_i_4_n_0
    SLICE_X56Y8          LUT6 (Prop_lut6_I3_O)        0.124     3.004 r  compClock1Hz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     3.004    compClock1Hz/counter[21]_i_1_n_0
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[21]/C
                         clock pessimism              0.602     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X56Y8          FDCE (Setup_fdce_C_D)        0.081     9.065    compClock1Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.065    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.154ns (29.687%)  route 2.733ns (70.313%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[24]/Q
                         net (fo=3, routed)           0.680     0.256    compClock1Hz/counter_reg_n_0_[24]
    SLICE_X54Y8          LUT3 (Prop_lut3_I2_O)        0.157     0.413 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.680     1.093    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.355     1.448 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.373     2.822    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.124     2.946 r  compClock1Hz/counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.946    compClock1Hz/counter[7]_i_1__0_n_0
    SLICE_X56Y4          FDCE                                         r  compClock1Hz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.453     8.458    compClock1Hz/out100MHz
    SLICE_X56Y4          FDCE                                         r  compClock1Hz/counter_reg[7]/C
                         clock pessimism              0.564     9.021    
                         clock uncertainty           -0.074     8.947    
    SLICE_X56Y4          FDCE (Setup_fdce_C_D)        0.077     9.024    compClock1Hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.197ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.766ns (20.262%)  route 3.014ns (79.738%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570    -0.942    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.424 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          1.500     1.077    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X56Y3          LUT4 (Prop_lut4_I2_O)        0.124     1.201 r  compClock1Hz/counter[26]_i_4/O
                         net (fo=28, routed)          1.514     2.715    compClock1Hz/counter[26]_i_4_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.839 r  compClock1Hz/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.839    compClock1Hz/counter[20]_i_1_n_0
    SLICE_X56Y7          FDCE                                         r  compClock1Hz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.452     8.457    compClock1Hz/out100MHz
    SLICE_X56Y7          FDCE                                         r  compClock1Hz/counter_reg[20]/C
                         clock pessimism              0.577     9.033    
                         clock uncertainty           -0.074     8.959    
    SLICE_X56Y7          FDCE (Setup_fdce_C_D)        0.077     9.036    compClock1Hz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                  6.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.594    -0.587    compClock250Hz/out100MHz
    SLICE_X64Y8          FDCE                                         r  compClock250Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.423 f  compClock250Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.248    compClock250Hz/counter[0]
    SLICE_X64Y8          LUT5 (Prop_lut5_I4_O)        0.045    -0.203 r  compClock250Hz/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    compClock250Hz/p_0_in[0]
    SLICE_X64Y8          FDCE                                         r  compClock250Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.865    -0.825    compClock250Hz/out100MHz
    SLICE_X64Y8          FDCE                                         r  compClock250Hz/counter_reg[0]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X64Y8          FDCE (Hold_fdce_C_D)         0.120    -0.393    compClock250Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.089%)  route 0.185ns (46.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.567    -0.614    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.450 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.185    -0.266    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X56Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.221 r  compClock1Hz/counter[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    compClock1Hz/counter[26]_i_1_n_0
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
                         clock pessimism              0.239    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X56Y8          FDCE (Hold_fdce_C_D)         0.121    -0.419    compClock1Hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.099%)  route 0.185ns (49.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.593    -0.588    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.185    -0.262    compClock250Hz/counter[15]
    SLICE_X62Y11         LUT5 (Prop_lut5_I3_O)        0.045    -0.217 r  compClock250Hz/counter[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    compClock250Hz/p_0_in[15]
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[15]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X62Y11         FDCE (Hold_fdce_C_D)         0.092    -0.422    compClock250Hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.996%)  route 0.202ns (52.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.593    -0.588    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.202    -0.246    compClock250Hz/counter[15]
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.045    -0.201 r  compClock250Hz/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    compClock250Hz/p_0_in[10]
    SLICE_X62Y10         FDCE                                         r  compClock250Hz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    compClock250Hz/out100MHz
    SLICE_X62Y10         FDCE                                         r  compClock250Hz/counter_reg[10]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X62Y10         FDCE (Hold_fdce_C_D)         0.091    -0.407    compClock250Hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.227ns (57.594%)  route 0.167ns (42.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.593    -0.588    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.128    -0.460 f  compClock250Hz/counter_reg[16]/Q
                         net (fo=20, routed)          0.167    -0.293    compClock250Hz/counter[16]
    SLICE_X62Y10         LUT5 (Prop_lut5_I2_O)        0.099    -0.194 r  compClock250Hz/counter[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    compClock250Hz/p_0_in[11]
    SLICE_X62Y10         FDCE                                         r  compClock250Hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    compClock250Hz/out100MHz
    SLICE_X62Y10         FDCE                                         r  compClock250Hz/counter_reg[11]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X62Y10         FDCE (Hold_fdce_C_D)         0.092    -0.406    compClock250Hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.919%)  route 0.210ns (50.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.567    -0.614    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.450 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.210    -0.241    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X56Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.196 r  compClock1Hz/counter[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    compClock1Hz/counter[25]_i_1_n_0
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[25]/C
                         clock pessimism              0.239    -0.614    
                         clock uncertainty            0.074    -0.540    
    SLICE_X56Y8          FDCE (Hold_fdce_C_D)         0.121    -0.419    compClock1Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.559%)  route 0.282ns (57.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.567    -0.614    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.450 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.282    -0.168    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.123 r  compClock1Hz/counter[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    compClock1Hz/counter[24]_i_1_n_0
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X54Y8          FDCE                                         r  compClock1Hz/counter_reg[24]/C
                         clock pessimism              0.274    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X54Y8          FDCE (Hold_fdce_C_D)         0.121    -0.384    compClock1Hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.209ns (40.874%)  route 0.302ns (59.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.567    -0.614    compClock1Hz/out100MHz
    SLICE_X56Y8          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.450 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.302    -0.148    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X54Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.103 r  compClock1Hz/counter[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    compClock1Hz/counter[18]_i_1_n_0
    SLICE_X54Y7          FDCE                                         r  compClock1Hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.836    -0.854    compClock1Hz/out100MHz
    SLICE_X54Y7          FDCE                                         r  compClock1Hz/counter_reg[18]/C
                         clock pessimism              0.274    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X54Y7          FDCE (Hold_fdce_C_D)         0.121    -0.384    compClock1Hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.227ns (47.278%)  route 0.253ns (52.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.593    -0.588    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.128    -0.460 f  compClock250Hz/counter_reg[16]/Q
                         net (fo=20, routed)          0.253    -0.207    compClock250Hz/counter[16]
    SLICE_X62Y10         LUT5 (Prop_lut5_I2_O)        0.099    -0.108 r  compClock250Hz/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    compClock250Hz/p_0_in[9]
    SLICE_X62Y10         FDCE                                         r  compClock250Hz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    compClock250Hz/out100MHz
    SLICE_X62Y10         FDCE                                         r  compClock250Hz/counter_reg[9]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X62Y10         FDCE (Hold_fdce_C_D)         0.092    -0.406    compClock250Hz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.183ns (38.048%)  route 0.298ns (61.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.593    -0.588    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.298    -0.149    compClock250Hz/counter[15]
    SLICE_X62Y11         LUT5 (Prop_lut5_I3_O)        0.042    -0.107 r  compClock250Hz/counter[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    compClock250Hz/p_0_in[16]
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    compClockManager/inst/in100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  compClockManager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    compClockManager/inst/in100MHz_ClockManager
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    compClock250Hz/out100MHz
    SLICE_X62Y11         FDCE                                         r  compClock250Hz/counter_reg[16]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X62Y11         FDCE (Hold_fdce_C_D)         0.107    -0.407    compClock250Hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.300    





