-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity overlaystream is
port (
    video_in_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    video_in_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
    video_in_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
    video_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    video_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    video_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    video_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    video_out_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    video_out_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
    video_out_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
    video_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    video_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    video_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    video_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    overly_alpha : IN STD_LOGIC_VECTOR (7 downto 0);
    overly_x : IN STD_LOGIC_VECTOR (31 downto 0);
    overly_y : IN STD_LOGIC_VECTOR (31 downto 0);
    overly_h : IN STD_LOGIC_VECTOR (31 downto 0);
    overly_w : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    video_in_TVALID : IN STD_LOGIC;
    video_in_TREADY : OUT STD_LOGIC;
    overly_alpha_ap_vld : IN STD_LOGIC;
    overly_x_ap_vld : IN STD_LOGIC;
    overly_y_ap_vld : IN STD_LOGIC;
    overly_h_ap_vld : IN STD_LOGIC;
    overly_w_ap_vld : IN STD_LOGIC;
    video_out_TVALID : OUT STD_LOGIC;
    video_out_TREADY : IN STD_LOGIC );
end;


architecture behav of overlaystream is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "overlaystream_overlaystream,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sfvc784-1-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.674250,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=10,HLS_SYN_DSP=0,HLS_SYN_FF=1817,HLS_SYN_LUT=1951,HLS_VERSION=2020_1}";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal ap_rst_n_inv : STD_LOGIC;
    signal Loop_loop_height_proc1719_U0_ap_start : STD_LOGIC;
    signal Loop_loop_height_proc1719_U0_start_full_n : STD_LOGIC;
    signal Loop_loop_height_proc1719_U0_ap_done : STD_LOGIC;
    signal Loop_loop_height_proc1719_U0_ap_continue : STD_LOGIC;
    signal Loop_loop_height_proc1719_U0_ap_idle : STD_LOGIC;
    signal Loop_loop_height_proc1719_U0_ap_ready : STD_LOGIC;
    signal Loop_loop_height_proc1719_U0_start_out : STD_LOGIC;
    signal Loop_loop_height_proc1719_U0_start_write : STD_LOGIC;
    signal Loop_loop_height_proc1719_U0_video_in_TREADY : STD_LOGIC;
    signal Loop_loop_height_proc1719_U0_img_in_data_din : STD_LOGIC_VECTOR (23 downto 0);
    signal Loop_loop_height_proc1719_U0_img_in_data_write : STD_LOGIC;
    signal Loop_loop_height_proc1719_U0_overly_alpha_out_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_loop_height_proc1719_U0_overly_alpha_out_write : STD_LOGIC;
    signal Loop_loop_height_proc1719_U0_overly_x_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_loop_height_proc1719_U0_overly_x_out_write : STD_LOGIC;
    signal Loop_loop_height_proc1719_U0_overly_y_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_loop_height_proc1719_U0_overly_y_out_write : STD_LOGIC;
    signal Loop_loop_height_proc1719_U0_overly_h_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_loop_height_proc1719_U0_overly_h_out_write : STD_LOGIC;
    signal Loop_loop_height_proc1719_U0_overly_w_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_loop_height_proc1719_U0_overly_w_out_write : STD_LOGIC;
    signal xfrgb2gray_1080_1920_U0_ap_start : STD_LOGIC;
    signal xfrgb2gray_1080_1920_U0_ap_done : STD_LOGIC;
    signal xfrgb2gray_1080_1920_U0_ap_continue : STD_LOGIC;
    signal xfrgb2gray_1080_1920_U0_ap_idle : STD_LOGIC;
    signal xfrgb2gray_1080_1920_U0_ap_ready : STD_LOGIC;
    signal xfrgb2gray_1080_1920_U0_img_in_4240_read : STD_LOGIC;
    signal xfrgb2gray_1080_1920_U0_img_src1_4242_din : STD_LOGIC_VECTOR (7 downto 0);
    signal xfrgb2gray_1080_1920_U0_img_src1_4242_write : STD_LOGIC;
    signal xfrgb2gray_1080_1920_U0_img_src2_4243_din : STD_LOGIC_VECTOR (23 downto 0);
    signal xfrgb2gray_1080_1920_U0_img_src2_4243_write : STD_LOGIC;
    signal overlyOnMat_1080_1920_U0_ap_start : STD_LOGIC;
    signal overlyOnMat_1080_1920_U0_ap_done : STD_LOGIC;
    signal overlyOnMat_1080_1920_U0_ap_continue : STD_LOGIC;
    signal overlyOnMat_1080_1920_U0_ap_idle : STD_LOGIC;
    signal overlyOnMat_1080_1920_U0_ap_ready : STD_LOGIC;
    signal overlyOnMat_1080_1920_U0_start_out : STD_LOGIC;
    signal overlyOnMat_1080_1920_U0_start_write : STD_LOGIC;
    signal overlyOnMat_1080_1920_U0_img_src2_4243_read : STD_LOGIC;
    signal overlyOnMat_1080_1920_U0_img_src1_4242_read : STD_LOGIC;
    signal overlyOnMat_1080_1920_U0_img_out_4241_din : STD_LOGIC_VECTOR (23 downto 0);
    signal overlyOnMat_1080_1920_U0_img_out_4241_write : STD_LOGIC;
    signal overlyOnMat_1080_1920_U0_overly_alpha_read : STD_LOGIC;
    signal overlyOnMat_1080_1920_U0_overly_x_read : STD_LOGIC;
    signal overlyOnMat_1080_1920_U0_overly_y_read : STD_LOGIC;
    signal overlyOnMat_1080_1920_U0_overly_h_read : STD_LOGIC;
    signal overlyOnMat_1080_1920_U0_overly_w_read : STD_LOGIC;
    signal Loop_loop_height_proc1618_U0_ap_start : STD_LOGIC;
    signal Loop_loop_height_proc1618_U0_ap_done : STD_LOGIC;
    signal Loop_loop_height_proc1618_U0_ap_continue : STD_LOGIC;
    signal Loop_loop_height_proc1618_U0_ap_idle : STD_LOGIC;
    signal Loop_loop_height_proc1618_U0_ap_ready : STD_LOGIC;
    signal Loop_loop_height_proc1618_U0_img_out_data_read : STD_LOGIC;
    signal Loop_loop_height_proc1618_U0_video_out_TDATA : STD_LOGIC_VECTOR (23 downto 0);
    signal Loop_loop_height_proc1618_U0_video_out_TVALID : STD_LOGIC;
    signal Loop_loop_height_proc1618_U0_video_out_TKEEP : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_loop_height_proc1618_U0_video_out_TSTRB : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_loop_height_proc1618_U0_video_out_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_loop_height_proc1618_U0_video_out_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_loop_height_proc1618_U0_video_out_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_loop_height_proc1618_U0_video_out_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sync_continue : STD_LOGIC;
    signal img_in_data_full_n : STD_LOGIC;
    signal img_in_data_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal img_in_data_empty_n : STD_LOGIC;
    signal overly_alpha_c_full_n : STD_LOGIC;
    signal overly_alpha_c_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal overly_alpha_c_empty_n : STD_LOGIC;
    signal overly_x_c_full_n : STD_LOGIC;
    signal overly_x_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal overly_x_c_empty_n : STD_LOGIC;
    signal overly_y_c_full_n : STD_LOGIC;
    signal overly_y_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal overly_y_c_empty_n : STD_LOGIC;
    signal overly_h_c_full_n : STD_LOGIC;
    signal overly_h_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal overly_h_c_empty_n : STD_LOGIC;
    signal overly_w_c_full_n : STD_LOGIC;
    signal overly_w_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal overly_w_c_empty_n : STD_LOGIC;
    signal img_src1_data_full_n : STD_LOGIC;
    signal img_src1_data_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal img_src1_data_empty_n : STD_LOGIC;
    signal img_src2_data_full_n : STD_LOGIC;
    signal img_src2_data_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal img_src2_data_empty_n : STD_LOGIC;
    signal img_out_data_full_n : STD_LOGIC;
    signal img_out_data_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal img_out_data_empty_n : STD_LOGIC;
    signal start_for_xfrgb2gray_1080_1920_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xfrgb2gray_1080_1920_U0_full_n : STD_LOGIC;
    signal start_for_xfrgb2gray_1080_1920_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xfrgb2gray_1080_1920_U0_empty_n : STD_LOGIC;
    signal start_for_overlyOnMat_1080_1920_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_overlyOnMat_1080_1920_U0_full_n : STD_LOGIC;
    signal start_for_overlyOnMat_1080_1920_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_overlyOnMat_1080_1920_U0_empty_n : STD_LOGIC;
    signal xfrgb2gray_1080_1920_U0_start_full_n : STD_LOGIC;
    signal xfrgb2gray_1080_1920_U0_start_write : STD_LOGIC;
    signal start_for_Loop_loop_height_proc1618_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Loop_loop_height_proc1618_U0_full_n : STD_LOGIC;
    signal start_for_Loop_loop_height_proc1618_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Loop_loop_height_proc1618_U0_empty_n : STD_LOGIC;
    signal Loop_loop_height_proc1618_U0_start_full_n : STD_LOGIC;
    signal Loop_loop_height_proc1618_U0_start_write : STD_LOGIC;

    component overlaystream_Loop_loop_height_proc1719 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        video_in_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
        video_in_TVALID : IN STD_LOGIC;
        video_in_TREADY : OUT STD_LOGIC;
        video_in_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
        video_in_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
        video_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        video_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        video_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        video_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        img_in_data_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        img_in_data_full_n : IN STD_LOGIC;
        img_in_data_write : OUT STD_LOGIC;
        overly_alpha : IN STD_LOGIC_VECTOR (7 downto 0);
        overly_alpha_ap_vld : IN STD_LOGIC;
        overly_x : IN STD_LOGIC_VECTOR (31 downto 0);
        overly_x_ap_vld : IN STD_LOGIC;
        overly_y : IN STD_LOGIC_VECTOR (31 downto 0);
        overly_y_ap_vld : IN STD_LOGIC;
        overly_h : IN STD_LOGIC_VECTOR (31 downto 0);
        overly_h_ap_vld : IN STD_LOGIC;
        overly_w : IN STD_LOGIC_VECTOR (31 downto 0);
        overly_w_ap_vld : IN STD_LOGIC;
        overly_alpha_out_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        overly_alpha_out_full_n : IN STD_LOGIC;
        overly_alpha_out_write : OUT STD_LOGIC;
        overly_x_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        overly_x_out_full_n : IN STD_LOGIC;
        overly_x_out_write : OUT STD_LOGIC;
        overly_y_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        overly_y_out_full_n : IN STD_LOGIC;
        overly_y_out_write : OUT STD_LOGIC;
        overly_h_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        overly_h_out_full_n : IN STD_LOGIC;
        overly_h_out_write : OUT STD_LOGIC;
        overly_w_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        overly_w_out_full_n : IN STD_LOGIC;
        overly_w_out_write : OUT STD_LOGIC );
    end component;


    component overlaystream_xfrgb2gray_1080_1920_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_in_4240_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        img_in_4240_empty_n : IN STD_LOGIC;
        img_in_4240_read : OUT STD_LOGIC;
        img_src1_4242_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        img_src1_4242_full_n : IN STD_LOGIC;
        img_src1_4242_write : OUT STD_LOGIC;
        img_src2_4243_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        img_src2_4243_full_n : IN STD_LOGIC;
        img_src2_4243_write : OUT STD_LOGIC );
    end component;


    component overlaystream_overlyOnMat_1080_1920_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        img_src2_4243_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        img_src2_4243_empty_n : IN STD_LOGIC;
        img_src2_4243_read : OUT STD_LOGIC;
        img_src1_4242_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        img_src1_4242_empty_n : IN STD_LOGIC;
        img_src1_4242_read : OUT STD_LOGIC;
        img_out_4241_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        img_out_4241_full_n : IN STD_LOGIC;
        img_out_4241_write : OUT STD_LOGIC;
        overly_alpha_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        overly_alpha_empty_n : IN STD_LOGIC;
        overly_alpha_read : OUT STD_LOGIC;
        overly_x_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        overly_x_empty_n : IN STD_LOGIC;
        overly_x_read : OUT STD_LOGIC;
        overly_y_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        overly_y_empty_n : IN STD_LOGIC;
        overly_y_read : OUT STD_LOGIC;
        overly_h_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        overly_h_empty_n : IN STD_LOGIC;
        overly_h_read : OUT STD_LOGIC;
        overly_w_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        overly_w_empty_n : IN STD_LOGIC;
        overly_w_read : OUT STD_LOGIC );
    end component;


    component overlaystream_Loop_loop_height_proc1618 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_out_data_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        img_out_data_empty_n : IN STD_LOGIC;
        img_out_data_read : OUT STD_LOGIC;
        video_out_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
        video_out_TVALID : OUT STD_LOGIC;
        video_out_TREADY : IN STD_LOGIC;
        video_out_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
        video_out_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
        video_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        video_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        video_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        video_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component overlaystream_fifo_w24_d1920_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (23 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (23 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component overlaystream_fifo_w8_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component overlaystream_fifo_w32_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component overlaystream_fifo_w8_d1920_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component overlaystream_start_for_xfrgb2gray_1080_1920_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component overlaystream_start_for_overlyOnMat_1080_1920_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component overlaystream_start_for_Loop_loop_height_proc1618_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    Loop_loop_height_proc1719_U0 : component overlaystream_Loop_loop_height_proc1719
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Loop_loop_height_proc1719_U0_ap_start,
        start_full_n => Loop_loop_height_proc1719_U0_start_full_n,
        ap_done => Loop_loop_height_proc1719_U0_ap_done,
        ap_continue => Loop_loop_height_proc1719_U0_ap_continue,
        ap_idle => Loop_loop_height_proc1719_U0_ap_idle,
        ap_ready => Loop_loop_height_proc1719_U0_ap_ready,
        start_out => Loop_loop_height_proc1719_U0_start_out,
        start_write => Loop_loop_height_proc1719_U0_start_write,
        video_in_TDATA => video_in_TDATA,
        video_in_TVALID => video_in_TVALID,
        video_in_TREADY => Loop_loop_height_proc1719_U0_video_in_TREADY,
        video_in_TKEEP => video_in_TKEEP,
        video_in_TSTRB => video_in_TSTRB,
        video_in_TUSER => video_in_TUSER,
        video_in_TLAST => video_in_TLAST,
        video_in_TID => video_in_TID,
        video_in_TDEST => video_in_TDEST,
        img_in_data_din => Loop_loop_height_proc1719_U0_img_in_data_din,
        img_in_data_full_n => img_in_data_full_n,
        img_in_data_write => Loop_loop_height_proc1719_U0_img_in_data_write,
        overly_alpha => overly_alpha,
        overly_alpha_ap_vld => overly_alpha_ap_vld,
        overly_x => overly_x,
        overly_x_ap_vld => overly_x_ap_vld,
        overly_y => overly_y,
        overly_y_ap_vld => overly_y_ap_vld,
        overly_h => overly_h,
        overly_h_ap_vld => overly_h_ap_vld,
        overly_w => overly_w,
        overly_w_ap_vld => overly_w_ap_vld,
        overly_alpha_out_din => Loop_loop_height_proc1719_U0_overly_alpha_out_din,
        overly_alpha_out_full_n => overly_alpha_c_full_n,
        overly_alpha_out_write => Loop_loop_height_proc1719_U0_overly_alpha_out_write,
        overly_x_out_din => Loop_loop_height_proc1719_U0_overly_x_out_din,
        overly_x_out_full_n => overly_x_c_full_n,
        overly_x_out_write => Loop_loop_height_proc1719_U0_overly_x_out_write,
        overly_y_out_din => Loop_loop_height_proc1719_U0_overly_y_out_din,
        overly_y_out_full_n => overly_y_c_full_n,
        overly_y_out_write => Loop_loop_height_proc1719_U0_overly_y_out_write,
        overly_h_out_din => Loop_loop_height_proc1719_U0_overly_h_out_din,
        overly_h_out_full_n => overly_h_c_full_n,
        overly_h_out_write => Loop_loop_height_proc1719_U0_overly_h_out_write,
        overly_w_out_din => Loop_loop_height_proc1719_U0_overly_w_out_din,
        overly_w_out_full_n => overly_w_c_full_n,
        overly_w_out_write => Loop_loop_height_proc1719_U0_overly_w_out_write);

    xfrgb2gray_1080_1920_U0 : component overlaystream_xfrgb2gray_1080_1920_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => xfrgb2gray_1080_1920_U0_ap_start,
        ap_done => xfrgb2gray_1080_1920_U0_ap_done,
        ap_continue => xfrgb2gray_1080_1920_U0_ap_continue,
        ap_idle => xfrgb2gray_1080_1920_U0_ap_idle,
        ap_ready => xfrgb2gray_1080_1920_U0_ap_ready,
        img_in_4240_dout => img_in_data_dout,
        img_in_4240_empty_n => img_in_data_empty_n,
        img_in_4240_read => xfrgb2gray_1080_1920_U0_img_in_4240_read,
        img_src1_4242_din => xfrgb2gray_1080_1920_U0_img_src1_4242_din,
        img_src1_4242_full_n => img_src1_data_full_n,
        img_src1_4242_write => xfrgb2gray_1080_1920_U0_img_src1_4242_write,
        img_src2_4243_din => xfrgb2gray_1080_1920_U0_img_src2_4243_din,
        img_src2_4243_full_n => img_src2_data_full_n,
        img_src2_4243_write => xfrgb2gray_1080_1920_U0_img_src2_4243_write);

    overlyOnMat_1080_1920_U0 : component overlaystream_overlyOnMat_1080_1920_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => overlyOnMat_1080_1920_U0_ap_start,
        start_full_n => start_for_Loop_loop_height_proc1618_U0_full_n,
        ap_done => overlyOnMat_1080_1920_U0_ap_done,
        ap_continue => overlyOnMat_1080_1920_U0_ap_continue,
        ap_idle => overlyOnMat_1080_1920_U0_ap_idle,
        ap_ready => overlyOnMat_1080_1920_U0_ap_ready,
        start_out => overlyOnMat_1080_1920_U0_start_out,
        start_write => overlyOnMat_1080_1920_U0_start_write,
        img_src2_4243_dout => img_src2_data_dout,
        img_src2_4243_empty_n => img_src2_data_empty_n,
        img_src2_4243_read => overlyOnMat_1080_1920_U0_img_src2_4243_read,
        img_src1_4242_dout => img_src1_data_dout,
        img_src1_4242_empty_n => img_src1_data_empty_n,
        img_src1_4242_read => overlyOnMat_1080_1920_U0_img_src1_4242_read,
        img_out_4241_din => overlyOnMat_1080_1920_U0_img_out_4241_din,
        img_out_4241_full_n => img_out_data_full_n,
        img_out_4241_write => overlyOnMat_1080_1920_U0_img_out_4241_write,
        overly_alpha_dout => overly_alpha_c_dout,
        overly_alpha_empty_n => overly_alpha_c_empty_n,
        overly_alpha_read => overlyOnMat_1080_1920_U0_overly_alpha_read,
        overly_x_dout => overly_x_c_dout,
        overly_x_empty_n => overly_x_c_empty_n,
        overly_x_read => overlyOnMat_1080_1920_U0_overly_x_read,
        overly_y_dout => overly_y_c_dout,
        overly_y_empty_n => overly_y_c_empty_n,
        overly_y_read => overlyOnMat_1080_1920_U0_overly_y_read,
        overly_h_dout => overly_h_c_dout,
        overly_h_empty_n => overly_h_c_empty_n,
        overly_h_read => overlyOnMat_1080_1920_U0_overly_h_read,
        overly_w_dout => overly_w_c_dout,
        overly_w_empty_n => overly_w_c_empty_n,
        overly_w_read => overlyOnMat_1080_1920_U0_overly_w_read);

    Loop_loop_height_proc1618_U0 : component overlaystream_Loop_loop_height_proc1618
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Loop_loop_height_proc1618_U0_ap_start,
        ap_done => Loop_loop_height_proc1618_U0_ap_done,
        ap_continue => Loop_loop_height_proc1618_U0_ap_continue,
        ap_idle => Loop_loop_height_proc1618_U0_ap_idle,
        ap_ready => Loop_loop_height_proc1618_U0_ap_ready,
        img_out_data_dout => img_out_data_dout,
        img_out_data_empty_n => img_out_data_empty_n,
        img_out_data_read => Loop_loop_height_proc1618_U0_img_out_data_read,
        video_out_TDATA => Loop_loop_height_proc1618_U0_video_out_TDATA,
        video_out_TVALID => Loop_loop_height_proc1618_U0_video_out_TVALID,
        video_out_TREADY => video_out_TREADY,
        video_out_TKEEP => Loop_loop_height_proc1618_U0_video_out_TKEEP,
        video_out_TSTRB => Loop_loop_height_proc1618_U0_video_out_TSTRB,
        video_out_TUSER => Loop_loop_height_proc1618_U0_video_out_TUSER,
        video_out_TLAST => Loop_loop_height_proc1618_U0_video_out_TLAST,
        video_out_TID => Loop_loop_height_proc1618_U0_video_out_TID,
        video_out_TDEST => Loop_loop_height_proc1618_U0_video_out_TDEST);

    img_in_data_U : component overlaystream_fifo_w24_d1920_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_loop_height_proc1719_U0_img_in_data_din,
        if_full_n => img_in_data_full_n,
        if_write => Loop_loop_height_proc1719_U0_img_in_data_write,
        if_dout => img_in_data_dout,
        if_empty_n => img_in_data_empty_n,
        if_read => xfrgb2gray_1080_1920_U0_img_in_4240_read);

    overly_alpha_c_U : component overlaystream_fifo_w8_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_loop_height_proc1719_U0_overly_alpha_out_din,
        if_full_n => overly_alpha_c_full_n,
        if_write => Loop_loop_height_proc1719_U0_overly_alpha_out_write,
        if_dout => overly_alpha_c_dout,
        if_empty_n => overly_alpha_c_empty_n,
        if_read => overlyOnMat_1080_1920_U0_overly_alpha_read);

    overly_x_c_U : component overlaystream_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_loop_height_proc1719_U0_overly_x_out_din,
        if_full_n => overly_x_c_full_n,
        if_write => Loop_loop_height_proc1719_U0_overly_x_out_write,
        if_dout => overly_x_c_dout,
        if_empty_n => overly_x_c_empty_n,
        if_read => overlyOnMat_1080_1920_U0_overly_x_read);

    overly_y_c_U : component overlaystream_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_loop_height_proc1719_U0_overly_y_out_din,
        if_full_n => overly_y_c_full_n,
        if_write => Loop_loop_height_proc1719_U0_overly_y_out_write,
        if_dout => overly_y_c_dout,
        if_empty_n => overly_y_c_empty_n,
        if_read => overlyOnMat_1080_1920_U0_overly_y_read);

    overly_h_c_U : component overlaystream_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_loop_height_proc1719_U0_overly_h_out_din,
        if_full_n => overly_h_c_full_n,
        if_write => Loop_loop_height_proc1719_U0_overly_h_out_write,
        if_dout => overly_h_c_dout,
        if_empty_n => overly_h_c_empty_n,
        if_read => overlyOnMat_1080_1920_U0_overly_h_read);

    overly_w_c_U : component overlaystream_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_loop_height_proc1719_U0_overly_w_out_din,
        if_full_n => overly_w_c_full_n,
        if_write => Loop_loop_height_proc1719_U0_overly_w_out_write,
        if_dout => overly_w_c_dout,
        if_empty_n => overly_w_c_empty_n,
        if_read => overlyOnMat_1080_1920_U0_overly_w_read);

    img_src1_data_U : component overlaystream_fifo_w8_d1920_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xfrgb2gray_1080_1920_U0_img_src1_4242_din,
        if_full_n => img_src1_data_full_n,
        if_write => xfrgb2gray_1080_1920_U0_img_src1_4242_write,
        if_dout => img_src1_data_dout,
        if_empty_n => img_src1_data_empty_n,
        if_read => overlyOnMat_1080_1920_U0_img_src1_4242_read);

    img_src2_data_U : component overlaystream_fifo_w24_d1920_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xfrgb2gray_1080_1920_U0_img_src2_4243_din,
        if_full_n => img_src2_data_full_n,
        if_write => xfrgb2gray_1080_1920_U0_img_src2_4243_write,
        if_dout => img_src2_data_dout,
        if_empty_n => img_src2_data_empty_n,
        if_read => overlyOnMat_1080_1920_U0_img_src2_4243_read);

    img_out_data_U : component overlaystream_fifo_w24_d1920_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => overlyOnMat_1080_1920_U0_img_out_4241_din,
        if_full_n => img_out_data_full_n,
        if_write => overlyOnMat_1080_1920_U0_img_out_4241_write,
        if_dout => img_out_data_dout,
        if_empty_n => img_out_data_empty_n,
        if_read => Loop_loop_height_proc1618_U0_img_out_data_read);

    start_for_xfrgb2gray_1080_1920_U0_U : component overlaystream_start_for_xfrgb2gray_1080_1920_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_xfrgb2gray_1080_1920_U0_din,
        if_full_n => start_for_xfrgb2gray_1080_1920_U0_full_n,
        if_write => Loop_loop_height_proc1719_U0_start_write,
        if_dout => start_for_xfrgb2gray_1080_1920_U0_dout,
        if_empty_n => start_for_xfrgb2gray_1080_1920_U0_empty_n,
        if_read => xfrgb2gray_1080_1920_U0_ap_ready);

    start_for_overlyOnMat_1080_1920_U0_U : component overlaystream_start_for_overlyOnMat_1080_1920_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_overlyOnMat_1080_1920_U0_din,
        if_full_n => start_for_overlyOnMat_1080_1920_U0_full_n,
        if_write => Loop_loop_height_proc1719_U0_start_write,
        if_dout => start_for_overlyOnMat_1080_1920_U0_dout,
        if_empty_n => start_for_overlyOnMat_1080_1920_U0_empty_n,
        if_read => overlyOnMat_1080_1920_U0_ap_ready);

    start_for_Loop_loop_height_proc1618_U0_U : component overlaystream_start_for_Loop_loop_height_proc1618_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Loop_loop_height_proc1618_U0_din,
        if_full_n => start_for_Loop_loop_height_proc1618_U0_full_n,
        if_write => overlyOnMat_1080_1920_U0_start_write,
        if_dout => start_for_Loop_loop_height_proc1618_U0_dout,
        if_empty_n => start_for_Loop_loop_height_proc1618_U0_empty_n,
        if_read => Loop_loop_height_proc1618_U0_ap_ready);




    Loop_loop_height_proc1618_U0_ap_continue <= ap_const_logic_1;
    Loop_loop_height_proc1618_U0_ap_start <= start_for_Loop_loop_height_proc1618_U0_empty_n;
    Loop_loop_height_proc1618_U0_start_full_n <= ap_const_logic_1;
    Loop_loop_height_proc1618_U0_start_write <= ap_const_logic_0;
    Loop_loop_height_proc1719_U0_ap_continue <= ap_const_logic_1;
    Loop_loop_height_proc1719_U0_ap_start <= ap_const_logic_1;
    Loop_loop_height_proc1719_U0_start_full_n <= (start_for_xfrgb2gray_1080_1920_U0_full_n and start_for_overlyOnMat_1080_1920_U0_full_n);

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_continue <= ap_const_logic_0;
    overlyOnMat_1080_1920_U0_ap_continue <= ap_const_logic_1;
    overlyOnMat_1080_1920_U0_ap_start <= start_for_overlyOnMat_1080_1920_U0_empty_n;
    start_for_Loop_loop_height_proc1618_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_overlyOnMat_1080_1920_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_xfrgb2gray_1080_1920_U0_din <= (0=>ap_const_logic_1, others=>'-');
    video_in_TREADY <= Loop_loop_height_proc1719_U0_video_in_TREADY;
    video_out_TDATA <= Loop_loop_height_proc1618_U0_video_out_TDATA;
    video_out_TDEST <= Loop_loop_height_proc1618_U0_video_out_TDEST;
    video_out_TID <= Loop_loop_height_proc1618_U0_video_out_TID;
    video_out_TKEEP <= Loop_loop_height_proc1618_U0_video_out_TKEEP;
    video_out_TLAST <= Loop_loop_height_proc1618_U0_video_out_TLAST;
    video_out_TSTRB <= Loop_loop_height_proc1618_U0_video_out_TSTRB;
    video_out_TUSER <= Loop_loop_height_proc1618_U0_video_out_TUSER;
    video_out_TVALID <= Loop_loop_height_proc1618_U0_video_out_TVALID;
    xfrgb2gray_1080_1920_U0_ap_continue <= ap_const_logic_1;
    xfrgb2gray_1080_1920_U0_ap_start <= start_for_xfrgb2gray_1080_1920_U0_empty_n;
    xfrgb2gray_1080_1920_U0_start_full_n <= ap_const_logic_1;
    xfrgb2gray_1080_1920_U0_start_write <= ap_const_logic_0;
end behav;
