// Seed: 1734294042
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_3;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output logic id_0,
    input tri1 id_1,
    output tri1 id_2,
    output uwire id_3,
    input tri0 id_4,
    input supply1 id_5
);
  initial @(posedge id_5) if (1) id_0 <= id_4;
  assign id_2 = -1;
  assign id_3 = id_1;
  logic id_7 = 1;
  wire  id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7
  );
  wire id_9, id_10;
endmodule
