# -*- Makefile -*-
## Define the compiler
CC := gcc

# Define the source files
SRC := $(wildcard *.c)

# Define the object files
OBJ := $(SRC:.c=.o)

# Define the name of the executable
NAME := school

# The all rule that builds the executable
all: $(NAME)

# Rule for building the executable
$(NAME): $(OBJ)
	$(CC) $(OBJ) -o $(NAME)

# Pattern rule for object files
%.o: %.c
	$(CC) -c $< -o $@
