
  clock_list: hclk


>> Report All Seq.(FF,Latch,MSFF)/Com.(AND,...) Cells Direct-Connected from Clock Source

Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: deskey_unit/ptr_reg_2
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: deskey_unit/ptr_reg_0
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: deskey_unit/ptr_reg_1
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: deskey_unit/wr_ptr_reg_0
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: deskey_unit/wr_ptr_reg_2
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: deskey_unit/wr_ptr_reg_1
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: hwrite_d1_reg
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: rw_reg
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_1
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_2
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_3
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_4
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_5
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_6
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_7
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_9
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_10
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_11
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_12
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_13
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_14
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_15
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_17
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_18
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_19
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_20
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_21
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_22
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_23
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_25
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_26
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_27
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_28
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_29
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_30
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_31
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_0
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_8
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_16
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: data_in_reg_24
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desctrl_sel_d1_reg
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desctrl_sel_reg
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: hready_resp_reg
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desiv_sel_d1_reg
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desiv_sel_reg
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: deskey_sel_d1_reg
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: deskey_sel_reg
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desdat_sel_d1_reg
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desdat_sel_reg
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: run_delay_reg
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: nextiv_ready_en_reg
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desiv_unit/ptr_reg_1
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desiv_unit/wr_ptr_reg
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desiv_unit/ptr_reg_0
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desdat_unit/ptr_reg_0
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desdat_unit/ptr_reg_1
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desdat_unit/full_reg
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desdat_unit/full_delay_reg
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desdat_unit/full_pulse_reg
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desdat_unit/rd_ptr_reg
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desdat_unit/wr_ptr_reg
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: des_cop_unit/din_valid_eins_reg
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: des_cop_unit/flag_reg_0
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: des_cop_unit/flag_reg_1
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: POWERGATING_hclk_N26_0/main_gate
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: POWERGATING_hclk_N26_0/latch
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: clk_gate_obs/main_gate
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: deskey_unit/POWERGATING_hclk_N243_0/main_gate
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: deskey_unit/POWERGATING_hclk_N243_0/latch
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: deskey_unit/POWERGATING_hclk_N211_0/main_gate
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: deskey_unit/POWERGATING_hclk_N211_0/latch
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: deskey_unit/POWERGATING_hclk_N179_0/main_gate
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: deskey_unit/POWERGATING_hclk_N179_0/latch
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: deskey_unit/POWERGATING_hclk_N147_0/main_gate
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: deskey_unit/POWERGATING_hclk_N147_0/latch
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: deskey_unit/POWERGATING_hclk_N115_0/main_gate
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: deskey_unit/POWERGATING_hclk_N115_0/latch
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: deskey_unit/POWERGATING_hclk_N83_0/main_gate
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: deskey_unit/POWERGATING_hclk_N83_0/latch
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: deskey_unit/clk_gate_obs/main_gate
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desiv_unit/POWERGATING_hclk_N130_0/main_gate
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desiv_unit/POWERGATING_hclk_N130_0/latch
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desiv_unit/POWERGATING_hclk_N66_0/main_gate
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desiv_unit/POWERGATING_hclk_N66_0/latch
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desiv_unit/clk_gate_obs/main_gate
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desdat_unit/POWERGATING_hclk_N134_0/main_gate
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desdat_unit/POWERGATING_hclk_N134_0/latch
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desdat_unit/POWERGATING_hclk_N70_0/main_gate
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desdat_unit/POWERGATING_hclk_N70_0/latch
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: desdat_unit/clk_gate_obs/main_gate
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: des_cop_unit/des_unit/dout_valid_reg
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: des_cop_unit/des_unit/round_reg_0
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: des_cop_unit/des_unit/round_reg_1
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: des_cop_unit/des_unit/round_reg_2
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: des_cop_unit/des_unit/round_reg_3
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: des_cop_unit/des_unit/state_reg
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/POWERGATING_hclk_N1778_0/main_gate
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/POWERGATING_hclk_N1778_0/latch
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: des_cop_unit/des_unit/u_tiny_des_round/clk_gate_obs/main_gate
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: u_des_spares_0/SPARE_UF01
Info: Clock Port/Pin: hclk Direct-Connected to Seq./Com. Cell: u_des_spares_0/SPARE_UF03
Info: Direct-Connected Seq./Com. Cells Count= 101 for hclk

