<!DOCTYPE HTML PUBLIC "-//IETF//DTD HTML 3.0//EN">
<HTML>
<HEAD>
<TITLE>Nova Input/Output Instructions</TITLE>
<LINK REV=MADE HREF="mailto:carl.friend@rcsri.org">
<BASE HREF="">
<META http-equiv="PICS-Label" content='(PICS-1.0 "http://www.rsac.org/ratingsv01.html" l gen true comment "RSACi North America Server" by "carl.friend@rcsri.org" for "http://www.ultranet.com/~engelbrt/carl/museum/" on "1996.04.04T08:15-0500" exp "1997.07.01T08:15-0500" r (n 0 s 0 v 0 l 2))'>
<LINK REL="stylesheet" HREF="http://users.rcn.com/crfriend/museum/crf.css" type="text/css">
<META NAME="ROBOTS" CONTENT="NOINDEX, NOFOLLOW">
</HEAD>

<BODY>
<IMG src="http://users.rcn.com/crfriend/museum/images/cbar3.gif" alt="" width=543 height=4><BR>
<H1>Data General NOVA &reg;<BR>Input/Output Instructions</H1>
<IMG src="http://users.rcn.com/crfriend/museum/images/cbar3.gif" alt="" width=543 height=4><BR>
<P>&nbsp;&nbsp;&nbsp
This page describes the instructions which implement the Input/Output
capabilities of the Nova. Other pages describe:
<UL>
<LI><A HREF="index.html">Architecture Overview</A>
<LI><A HREF="PL.html">NOVA Program Load Example</A><P>
<LI><A HREF="alc.html">Arithmetic/Logic Instructions</A>
<LI><A HREF="io.html">Memory Reference Instructions</A>
</UL>
<HR>
<P>&nbsp;&nbsp;&nbsp
As mentioned quickly in the introduction page, the I/O architecture of
the Nova is based around a model of 64 possible I/O devices (determined
by the six address lines) each of which may contain up to three discrete
registers which may be read from, or written to, by the CPU. In addition
to these registers, each device must maintain single-bit status registers
for "Busy" and "Done".
<P>&nbsp;&nbsp;&nbsp
Devices capable of interrupting the CPU have interrupt mask registers
and interrupt latches. Devices which make use of the Nova's Data Channel
facility are required to have memory address registers as well.
<P>&nbsp;&nbsp;&nbsp
Control over Nova I/O devices is excersized using the registers and three
control lines, "Start", "Clear", and "Pulse" which are activated by
bits set in the I/O instruction class.
<P>&nbsp;&nbsp;&nbsp
The I/O instructions all share a common format:
<PRE>
       0 1 1             Transfer           /----- Device Code --------\
   /           \       /          \        /                            \
   +---+---+---+---+---+---+---+---+---+---+----+----+----+----+----+----+
   | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
   +---+---+---+---+---+---+---+---+---+---+----+----+----+----+----+----+
               \      /            \       /
                  AC                Control

</PRE>
<P>&nbsp;&nbsp;&nbsp
The OPcode of each instruction is specified by its function and is
defined by the ``Transfer'' field above. Instructions will be shown
by their OPcode. The ``Control'' field specifies which control lines
will be used when the instruction executes. The ``AC'' field
states which, if any, AC will participate in a transfer.
<P>&nbsp;&nbsp;&nbsp
The I/O system operates in three modes. It is possible to perform a
data transfer either to or from a device, perform no I/O but invoke
commands, or to skip the following instruction based on the device's
status bits. It is possible to invoke commands at the same time as
a transfer is taking place.
<P>&nbsp;&nbsp;&nbsp
I/O device commands are appended to the base OPcode like the options on
the ALC instructions. The ``control'' field is encoded thusly:
<UL>
<LI>00 - do not activate any control line - ""
<LI>01 - start the addressed device - "S"
<LI>10 - Clear the addressed device - "C"
<LI>11 - Send a Pulse to the addressed device - "P"
</UL>
<P>&nbsp;&nbsp;&nbsp
The "S" command "starts" an idle device by setting the "Busy" flag and
clearing the "Done" flag. This action signals whatever peripheral is
attached to it that something needs to be done (e.g. type out a
character). When the device finishes, it clears the "Busy" flag and sets the
"Done" flag and, if enabled, interrupts the CPU.
<P>&nbsp;&nbsp;&nbsp
The "C", or <EM>Clear</EM>, command performs the opposite. It is used to
forcibly idle an active device by clearing both the "Busy" <EM>and</EM>
"Done" bits.
<P>&nbsp;&nbsp;&nbsp
The "P", for <EM>Pulse</EM> is a third line whose use is defined by the
device's interface designer. Typically it is only used in very complex
devices (e.g. disks) and can be used to initiate a seek or force a
recalibration and read in a bootstrap.
<P>&nbsp;&nbsp;&nbsp
The ``Control'' field also governs the operation of the machine when it
is sensing status from the addressed device. This will be discussed
below.
<P><HR ALIGN=LEFT>
<H2>The Instructions</H2>
<P><A NAME="DIA"><HR WIDTH="25%" ALIGN=LEFT></A>
<H3>Data Input from register A (DIA)</H3>
<DL>
Transfer code bits: 001<BR>
<DT>Function:
<DD>&nbsp;&nbsp;&nbsp;The <STRONG>DIA</STRONG> instruction reads the
contents of the "A" register in the device controller and places them
into the accumulator specified by the AC field. The previous contents
of the AC are lost.
<P>
<DT>Assembler Syntax:
<DD>DIA[S|C|P]&nbsp;&nbsp;&nbsp; AC, Device
<P>
<DT>Example:
<DD><PRE>
Start:    Device 25 Register A=172000, AC1=0, PC=50, Device active
Function: DIAC  1, 25
Finish:   Device 25 Register A=172000, AC1=172000, PC=51, Device idle
</PRE>
</DL>
<P><A NAME="DOA"><HR WIDTH="25%" ALIGN=LEFT></A>
<H3>Data Output to register A (DOA)</H3>
<DL>
Transfer code bits: 010<BR>
<DT>Function:
<DD>&nbsp;&nbsp;&nbsp;The <STRONG>DOA</STRONG> instruction places the
contents of the selected AC into the device controller register "A". The
previous contents of the "A" register are lost. Commands may be invoked
if coded.
<P>
<DT>Assembler Syntax:
<DD>DOA[S|C|P]&nbsp;&nbsp;&nbsp; AC, Device
<P>
<DT>Example:
<DD><PRE>
Start:    Device 10 Register A=72, AC1=7, PC=315, Device idle
Function: DOAS  1, 10
Finish:   Device 10 Register A=7, AC1=7, PC=316, Device active
</PRE>
</DL>
<P><A NAME="DIB"><HR WIDTH="25%" ALIGN=LEFT></A>
<H3>Data Input from register B (DIB)</H3>
<DL>
Transfer code bits: 011<BR>
<DT>Function:
<DD>&nbsp;&nbsp;&nbsp;The <STRONG>DIB</STRONG> instruction reads the
contents of the "B" register in the device controller and places them
into the accumulator specified by the AC field. The previous contents
of the AC are lost.
<P>
<DT>Assembler Syntax:
<DD>DIB[S|C|P]&nbsp;&nbsp;&nbsp; AC, Device
<P>
<DT>Example:
<DD><PRE>
Start:    Device 25 Register B=172000, AC1=0, PC=50
Function: DIB  1, 25
Finish:   Device 25 Register B=172000, AC1=172000, PC=51
</PRE>
</DL>
<P><A NAME="DOB"><HR WIDTH="25%" ALIGN=LEFT></A>
<H3>Data Output to register B (DOB)</H3>
<DL>
Transfer code bits: 100<BR>
<DT>Function:
<DD>&nbsp;&nbsp;&nbsp;The <STRONG>DOB</STRONG> instruction places the
contents of the selected AC into the device controller register "B". The
previous contents of the "B" register are lost. Commands may be invoked
if coded.
<P>
<DT>Assembler Syntax:
<DD>DOB[S|C|P]&nbsp;&nbsp;&nbsp; AC, Device
<P>
<DT>Example:
<DD><PRE>
Start:    Device 10 Register B=72, AC1=7, PC=315, Device idle
Function: DOBP  1, 10
Finish:   Device 10 Register B=7, AC1=7, PC=316, Device pulsed
</PRE>
</DL>
<P><A NAME="DIC"><HR WIDTH="25%" ALIGN=LEFT></A>
<H3>Data Input from register C (DIC)</H3>
<DL>
Transfer code bits: 101<BR>
<DT>Function:
<DD>&nbsp;&nbsp;&nbsp;The <STRONG>DIC</STRONG> instruction reads the
contents of the "C" register in the device controller and places them
into the accumulator specified by the AC field. The previous contents
of the AC are lost.
<P>
<DT>Assembler Syntax:
<DD>DIA[S|C|P]&nbsp;&nbsp;&nbsp; AC, Device
<P>
<DT>Example:
<DD><PRE>
Start:    Device 25 Register A=172000, AC1=0, PC=50, Device done
Function: DICS  1, 25
Finish:   Device 25 Register A=172000, AC1=172000, PC=51, Device active
</PRE>
</DL>
<P><A NAME="DOC"><HR WIDTH="25%" ALIGN=LEFT></A>
<H3>Data Output to register C (DOC)</H3>
<DL>
Transfer code bits: 110<BR>
<DT>Function:
<DD>&nbsp;&nbsp;&nbsp;The <STRONG>DOC</STRONG> instruction places the
contents of the selected AC into the device controller register "C". The
previous contents of the "C" register are lost. Commands may be invoked
if coded.
<P>
<DT>Assembler Syntax:
<DD>DOA[S|C|P]&nbsp;&nbsp;&nbsp; AC, Device
<P>
<DT>Example:
<DD><PRE>
Start:    Device 10 Register A=72, AC1=7, PC=315
Function: DOC  1, 10
Finish:   Device 10 Register A=7, AC1=7, PC=316
</PRE>
</DL>
<P><A NAME="NIO"><HR WIDTH="25%" ALIGN=LEFT></A>
<H3>No I/O (NIO)</H3>
<DL>
Transfer code bits: 000<BR>
<DT>Function:
<DD>&nbsp;&nbsp;&nbsp;The <STRONG>NIO</STRONG> instruction causes the
control lines to be activated in accordance with the contents of the
``control'' field. No data transfer takes place.
<P>
<DT>Assembler Syntax:
<DD>NIO[S|C|P]&nbsp;&nbsp;&nbsp; Device
<P>
<DT>Example:
<DD><PRE>
Start:    Device 27 idle
Function: NIOS  27
Finish:   Device 27 started
</PRE>
</DL>
<P><A NAME="SKPBN"><HR WIDTH="25%" ALIGN=LEFT></A>
<H3>Skip if device busy (SKPBN)</H3>
<DL>
Transfer code bits: 111, Control code bits: 00<BR>
<DT>Function:
<DD>&nbsp;&nbsp;&nbsp;The <STRONG>SKPBN</STRONG> instruction inspects
the status of the ``Busy'' bit in the device and causes the CPU to
skip the next sequential instruction if that bit is non-zero. There is no
AC involvement.
<P>
<DT>Assembler Syntax:
<DD>SKPBN&nbsp;&nbsp;&nbsp; Device
<P>
<DT>Example:
<DD><PRE>
Start:    Device 10 busy, PC=104
Function: SKPBN  10
Finish:   Device 10 busy, PC=106
</PRE>
</DL>
<P><A NAME="SKPBZ"><HR WIDTH="25%" ALIGN=LEFT></A>
<H3>Skip if device not busy (SKPBZ)</H3>
<DL>
Transfer code bits: 111, Control code bits: 01<BR>
<DT>Function:
<DD>&nbsp;&nbsp;&nbsp;The <STRONG>SKPBZ</STRONG> instruction inspects
the status of the ``Busy'' bit in the device and causes the CPU to
skip the next sequential instruction if that bit is zero. There is no
AC involvement.
<P>
<DT>Assembler Syntax:
<DD>SKPBZ&nbsp;&nbsp;&nbsp; Device
<P>
<DT>Example:
<DD><PRE>
Start:    Device 15 busy, PC=210
Function: SKPBZ  15
Finish:   Device 15 busy, PC=211
</PRE>
</DL>
<P><A NAME="SKPDN"><HR WIDTH="25%" ALIGN=LEFT></A>
<H3>Skip if device done (SKPDN)</H3>
<DL>
Transfer code bits: 111, Control code bits: 10<BR>
<DT>Function:
<DD>&nbsp;&nbsp;&nbsp;The <STRONG>SKPDN</STRONG> instruction inspects
the status of the ``Done'' bit in the device and causes the CPU to
skip the next sequential instruction if that bit is non-zero. There is no
AC involvement.
<P>
<DT>Assembler Syntax:
<DD>SKPDN&nbsp;&nbsp;&nbsp; Device
<P>
<DT>Example:
<DD><PRE>
Start:    Device 33 done, PC=520
Function: SKPDN  33
Finish:   Device 33 done, PC=522
</PRE>
</DL>
<P><A NAME="SKPDZ"><HR WIDTH="25%" ALIGN=LEFT></A>
<H3>Skip if device not done (SKPDZ)</H3>
<DL>
Transfer code bits: 111, Control code bits: 11<BR>
<DT>Function:
<DD>&nbsp;&nbsp;&nbsp;The <STRONG>SKPDZ</STRONG> instruction inspects
the status of the ``Done'' bit in the device and causes the CPU to
skip the next sequential instruction if that bit is zero. There is no
AC involvement.
<P>
<DT>Assembler Syntax:
<DD>SKPBZ&nbsp;&nbsp;&nbsp; Device
<P>
<DT>Example:
<DD><PRE>
Start:    Device 10 busy, PC=310
Function: SKPBZ  10
Finish:   Device 10 busy, PC=311
</PRE>
</DL>
<P><HR ALIGN=LEFT>
<P>&nbsp;&nbsp;&nbsp
This page described the Input/Output instructions of the Data General
Nova minicomputer. Other pages describe:
<UL>
<LI><A HREF="index.html">Architecture Overview</A>
<LI><A HREF="PL.html">NOVA Program Load Example</A><P>
<LI><A HREF="alc.html">Arithmetic/Logic Instructions</A>
<LI><A HREF="mri.html">Memory Reference Instructions</A>
</UL>
<BR><IMG src="http://users.rcn.com/crfriend/museum/images/cbar3.gif" alt="" width=100% height="4">
<HR>
<CENTER>
[ <A HREF="http://users.rcn.com/crfriend/museum/index.shtml">Museum Lobby</A> <IMG src="http://users.rcn.com/crfriend/museum/QB/text.gif" alt="" width=9 height=11> ]
[ <A HREF="http://users.rcn.com/crfriend/museum/inven.shtml">Museum Catalogue</A> <IMG src="http://users.rcn.com/crfriend/museum/QB/text.gif" alt="" width=9 height=11> ]
[ <A HREF="http://users.rcn.com/crfriend/">Carl's Homepage</A> <IMG src="http://users.rcn.com/crfriend/museum/QB/homepage.gif" alt="" width=14 height=12> ]
</CENTER>
<HR><BR>
<CITE>Copyright &#169; 1998 - 2003, Carl R. Friend. </CITE>All rights reserved.<BR>
<BR><ADDRESS>Comments to:
<A HREF="mailto:carl.friend@rcsri.org">carl.friend@rcsri.org</A>
<IMG src="http://users.rcn.com/crfriend/museum/QB/mailto.gif" alt="" width=14 height=10>
</ADDRESS>
Last Modified: Sun Sep 13 15:15:46 EDT 1998
</BODY>
</HTML>
