Response written to Zero-shot/responses/module_addsub.txt
Extracted Verilog code has been written to Zero-shot/modules/module_addsub.v
Zero-shot/modules/module_addsub.v:15: error: Unknown module type: add16
Zero-shot/modules/module_addsub.v:23: error: Unknown module type: add16
3 error(s) during elaboration.
*** These modules were missing:
        add16 referenced 2 times.
***
Module file path: Zero-shot/modules/module_addsub.v
Testbench file path: hdlbits_testbenches/Module_addsub_0_tb.v
Error during compilation: Command '['iverilog', '-o', 'Zero-shot/simulations/module_addsub_sim', 'Zero-shot/modules/module_addsub.v', 'hdlbits_testbenches/Module_addsub_0_tb.v']' returned non-zero exit status 3.
Response written to Zero-shot/responses/module_addsub.txt
Extracted Verilog code has been written to Zero-shot/modules/module_addsub.v
Zero-shot/modules/module_addsub.v:12: error: Unknown module type: add16
Zero-shot/modules/module_addsub.v:20: error: Unknown module type: add16
3 error(s) during elaboration.
*** These modules were missing:
        add16 referenced 2 times.
***
Module file path: Zero-shot/modules/module_addsub.v
Testbench file path: hdlbits_testbenches/Module_addsub_0_tb.v
Error during compilation: Command '['iverilog', '-o', 'Zero-shot/simulations/module_addsub_sim', 'Zero-shot/modules/module_addsub.v', 'hdlbits_testbenches/Module_addsub_0_tb.v']' returned non-zero exit status 3.
Response written to Zero-shot/responses/module_addsub.txt
Extracted Verilog code has been written to Zero-shot/modules/module_addsub.v
Zero-shot/modules/module_addsub.v:14: error: Unknown module type: add16
Zero-shot/modules/module_addsub.v:22: error: Unknown module type: add16
3 error(s) during elaboration.
*** These modules were missing:
        add16 referenced 2 times.
***
Module file path: Zero-shot/modules/module_addsub.v
Testbench file path: hdlbits_testbenches/Module_addsub_0_tb.v
Error during compilation: Command '['iverilog', '-o', 'Zero-shot/simulations/module_addsub_sim', 'Zero-shot/modules/module_addsub.v', 'hdlbits_testbenches/Module_addsub_0_tb.v']' returned non-zero exit status 3.
Response written to Zero-shot/responses/module_addsub.txt
Extracted Verilog code has been written to Zero-shot/modules/module_addsub.v
Zero-shot/modules/module_addsub.v:16: error: Unknown module type: add16
Zero-shot/modules/module_addsub.v:17: error: Unknown module type: add16
3 error(s) during elaboration.
*** These modules were missing:
        add16 referenced 2 times.
***
Module file path: Zero-shot/modules/module_addsub.v
Testbench file path: hdlbits_testbenches/Module_addsub_0_tb.v
Error during compilation: Command '['iverilog', '-o', 'Zero-shot/simulations/module_addsub_sim', 'Zero-shot/modules/module_addsub.v', 'hdlbits_testbenches/Module_addsub_0_tb.v']' returned non-zero exit status 3.
Response written to Zero-shot/responses/module_addsub.txt
Extracted Verilog code has been written to Zero-shot/modules/module_addsub.v
Zero-shot/modules/module_addsub.v:15: error: Unknown module type: add16
Zero-shot/modules/module_addsub.v:18: error: Unknown module type: add16
3 error(s) during elaboration.
*** These modules were missing:
        add16 referenced 2 times.
***
Module file path: Zero-shot/modules/module_addsub.v
Testbench file path: hdlbits_testbenches/Module_addsub_0_tb.v
Error during compilation: Command '['iverilog', '-o', 'Zero-shot/simulations/module_addsub_sim', 'Zero-shot/modules/module_addsub.v', 'hdlbits_testbenches/Module_addsub_0_tb.v']' returned non-zero exit status 3.
Response written to Zero-shot/responses/module_addsub.txt
Extracted Verilog code has been written to Zero-shot/modules/module_addsub.v
Zero-shot/modules/module_addsub.v:12: error: Unknown module type: add16
Zero-shot/modules/module_addsub.v:13: error: Unknown module type: add16
3 error(s) during elaboration.
*** These modules were missing:
        add16 referenced 2 times.
***
Module file path: Zero-shot/modules/module_addsub.v
Testbench file path: hdlbits_testbenches/Module_addsub_0_tb.v
Error during compilation: Command '['iverilog', '-o', 'Zero-shot/simulations/module_addsub_sim', 'Zero-shot/modules/module_addsub.v', 'hdlbits_testbenches/Module_addsub_0_tb.v']' returned non-zero exit status 3.
Response written to Zero-shot/responses/module_addsub.txt
Extracted Verilog code has been written to Zero-shot/modules/module_addsub.v
Zero-shot/modules/module_addsub.v:15: error: Unknown module type: add16
Zero-shot/modules/module_addsub.v:16: error: Unknown module type: add16
3 error(s) during elaboration.
*** These modules were missing:
        add16 referenced 2 times.
***
Module file path: Zero-shot/modules/module_addsub.v
Testbench file path: hdlbits_testbenches/Module_addsub_0_tb.v
Error during compilation: Command '['iverilog', '-o', 'Zero-shot/simulations/module_addsub_sim', 'Zero-shot/modules/module_addsub.v', 'hdlbits_testbenches/Module_addsub_0_tb.v']' returned non-zero exit status 3.
