{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734218487956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734218487957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 14 15:21:27 2024 " "Processing started: Sat Dec 14 15:21:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734218487957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1734218487957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC-V -c RISC-V " "Command: quartus_sta RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1734218487957 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1734218488093 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1734218490076 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734218490256 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734218490256 ""}
{ "Info" "ISTA_SDC_FOUND" "RISC-V.out.sdc " "Reading SDC File: 'RISC-V.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1734218494311 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1734218494478 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734218494479 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk " "Virtual clock virt_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1734218494483 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1734218494485 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 125C Model" 0 0 "Timing Analyzer" 0 0 1734218494512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.068 " "Worst-case setup slack is 0.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218494882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218494882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068               0.000 clk  " "    0.068               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218494882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734218494882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218494954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218494954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk  " "    0.312               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218494954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734218494954 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734218494957 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734218494960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.861 " "Worst-case minimum pulse width slack is 4.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218494969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218494969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.861               0.000 clk  " "    4.861               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218494969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734218494969 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734218495149 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 14 " "Number of Synchronizer Chains Found: 14" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734218495149 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734218495149 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734218495149 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 3.698 ns " "Worst Case Available Settling Time: 3.698 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734218495149 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734218495149 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734218495149 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.068 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.068" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495216 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734218495216 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.068  " "Path #1: Setup slack is 0.068 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instr_decode:decodeStage\|RSstation\[0\] " "From Node    : instr_decode:decodeStage\|RSstation\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reorderBuffer:rob\|controlBuffer~19 " "To Node      : reorderBuffer:rob\|controlBuffer~19" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk (INVERTED) " "Latch Clock  : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.555      4.555  R        clock network delay " "     4.555      4.555  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.555      0.000     uTco  instr_decode:decodeStage\|RSstation\[0\] " "     4.555      0.000     uTco  instr_decode:decodeStage\|RSstation\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.555      0.000 RR  CELL  decodeStage\|RSstation\[0\]\|q " "     4.555      0.000 RR  CELL  decodeStage\|RSstation\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.181      0.626 RR    IC  instrRenameStage\|arbiter\|ALUMatch~0\|datac " "     5.181      0.626 RR    IC  instrRenameStage\|arbiter\|ALUMatch~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.643      0.462 RF  CELL  instrRenameStage\|arbiter\|ALUMatch~0\|combout " "     5.643      0.462 RF  CELL  instrRenameStage\|arbiter\|ALUMatch~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.881      0.238 FF    IC  instrRenameStage\|arbiter\|ALURequests\[3\]~2\|dataf " "     5.881      0.238 FF    IC  instrRenameStage\|arbiter\|ALURequests\[3\]~2\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.978      0.097 FR  CELL  instrRenameStage\|arbiter\|ALURequests\[3\]~2\|combout " "     5.978      0.097 FR  CELL  instrRenameStage\|arbiter\|ALURequests\[3\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.212      0.234 RR    IC  instrRenameStage\|arbiter\|Add1~13\|datad " "     6.212      0.234 RR    IC  instrRenameStage\|arbiter\|Add1~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.116      0.904 RR  CELL  instrRenameStage\|arbiter\|Add1~13\|sumout " "     7.116      0.904 RR  CELL  instrRenameStage\|arbiter\|Add1~13\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.551      0.435 RR    IC  decodeStage\|freeze\|datad " "     7.551      0.435 RR    IC  decodeStage\|freeze\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.040      0.489 RF  CELL  decodeStage\|freeze\|combout " "     8.040      0.489 RF  CELL  decodeStage\|freeze\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.939      0.899 FF    IC  rob\|controlBuffer~42\|datad " "     8.939      0.899 FF    IC  rob\|controlBuffer~42\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.439      0.500 FF  CELL  rob\|controlBuffer~42\|combout " "     9.439      0.500 FF  CELL  rob\|controlBuffer~42\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.684      0.245 FF    IC  rob\|controlBuffer~19\|asdata " "     9.684      0.245 FF    IC  rob\|controlBuffer~19\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.294      0.610 FF  CELL  reorderBuffer:rob\|controlBuffer~19 " "    10.294      0.610 FF  CELL  reorderBuffer:rob\|controlBuffer~19" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "     6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.341      4.091  F        clock network delay " "    10.341      4.091  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.462      0.121           clock pessimism removed " "    10.462      0.121           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.362     -0.100           clock uncertainty " "    10.362     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.362      0.000     uTsu  reorderBuffer:rob\|controlBuffer~19 " "    10.362      0.000     uTsu  reorderBuffer:rob\|controlBuffer~19" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.294 " "Data Arrival Time  :    10.294" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.362 " "Data Required Time :    10.362" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.068  " "Slack              :     0.068 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495224 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734218495224 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495290 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734218495290 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.312  " "Path #1: Hold slack is 0.312 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reorderBuffer:rob\|updateBuffer~44 " "From Node    : reorderBuffer:rob\|updateBuffer~44" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reorderBuffer:rob\|pcControl\[2\] " "To Node      : reorderBuffer:rob\|pcControl\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk (INVERTED) " "Launch Clock : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk (INVERTED) " "Latch Clock  : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.222      3.972  F        clock network delay " "    10.222      3.972  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.222      0.000     uTco  reorderBuffer:rob\|updateBuffer~44 " "    10.222      0.000     uTco  reorderBuffer:rob\|updateBuffer~44" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.222      0.000 FF  CELL  rob\|updateBuffer~44\|q " "    10.222      0.000 FF  CELL  rob\|updateBuffer~44\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.497      0.275 FF    IC  rob\|updateBuffer~56\|dataa " "    10.497      0.275 FF    IC  rob\|updateBuffer~56\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.917      0.420 FF  CELL  rob\|updateBuffer~56\|combout " "    10.917      0.420 FF  CELL  rob\|updateBuffer~56\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.917      0.000 FF    IC  rob\|pcControl\[2\]\|d " "    10.917      0.000 FF    IC  rob\|pcControl\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.986      0.069 FF  CELL  reorderBuffer:rob\|pcControl\[2\] " "    10.986      0.069 FF  CELL  reorderBuffer:rob\|pcControl\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "     6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.815      4.565  F        clock network delay " "    10.815      4.565  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.674     -0.141           clock pessimism removed " "    10.674     -0.141           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.674      0.000           clock uncertainty " "    10.674      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.674      0.000      uTh  reorderBuffer:rob\|pcControl\[2\] " "    10.674      0.000      uTh  reorderBuffer:rob\|pcControl\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.986 " "Data Arrival Time  :    10.986" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.674 " "Data Required Time :    10.674" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.312  " "Slack              :     0.312 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218495291 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734218495291 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1734218495298 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1734218495455 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1734218504464 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734218505188 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk " "Virtual clock virt_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1734218505190 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1734218505388 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734218505388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.287 " "Worst-case setup slack is -0.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218505389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218505389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.287              -0.702 clk  " "   -0.287              -0.702 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218505389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734218505389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218505462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218505462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clk  " "    0.311               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218505462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734218505462 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734218505465 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734218505468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.805 " "Worst-case minimum pulse width slack is 4.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218505478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218505478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.805               0.000 clk  " "    4.805               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218505478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734218505478 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734218505649 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 14 " "Number of Synchronizer Chains Found: 14" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734218505649 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734218505649 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734218505649 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 3.847 ns " "Worst Case Available Settling Time: 3.847 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734218505649 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734218505649 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734218505649 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.287 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.287" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505728 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505728 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734218505728 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.287 (VIOLATED) " "Path #1: Setup slack is -0.287 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instr_decode:decodeStage\|RSstation\[0\] " "From Node    : instr_decode:decodeStage\|RSstation\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reorderBuffer:rob\|controlBuffer~19 " "To Node      : reorderBuffer:rob\|controlBuffer~19" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk (INVERTED) " "Latch Clock  : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.730      4.730  R        clock network delay " "     4.730      4.730  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.730      0.000     uTco  instr_decode:decodeStage\|RSstation\[0\] " "     4.730      0.000     uTco  instr_decode:decodeStage\|RSstation\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.730      0.000 RR  CELL  decodeStage\|RSstation\[0\]\|q " "     4.730      0.000 RR  CELL  decodeStage\|RSstation\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.298      0.568 RR    IC  instrRenameStage\|arbiter\|ALUMatch~0\|datac " "     5.298      0.568 RR    IC  instrRenameStage\|arbiter\|ALUMatch~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.847      0.549 RF  CELL  instrRenameStage\|arbiter\|ALUMatch~0\|combout " "     5.847      0.549 RF  CELL  instrRenameStage\|arbiter\|ALUMatch~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.039      0.192 FF    IC  instrRenameStage\|arbiter\|ALURequests\[3\]~2\|dataf " "     6.039      0.192 FF    IC  instrRenameStage\|arbiter\|ALURequests\[3\]~2\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.149      0.110 FR  CELL  instrRenameStage\|arbiter\|ALURequests\[3\]~2\|combout " "     6.149      0.110 FR  CELL  instrRenameStage\|arbiter\|ALURequests\[3\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.364      0.215 RR    IC  instrRenameStage\|arbiter\|Add1~13\|datad " "     6.364      0.215 RR    IC  instrRenameStage\|arbiter\|Add1~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.437      1.073 RR  CELL  instrRenameStage\|arbiter\|Add1~13\|sumout " "     7.437      1.073 RR  CELL  instrRenameStage\|arbiter\|Add1~13\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.849      0.412 RR    IC  decodeStage\|freeze\|datad " "     7.849      0.412 RR    IC  decodeStage\|freeze\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.437      0.588 RF  CELL  decodeStage\|freeze\|combout " "     8.437      0.588 RF  CELL  decodeStage\|freeze\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.268      0.831 FF    IC  rob\|controlBuffer~42\|datad " "     9.268      0.831 FF    IC  rob\|controlBuffer~42\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.873      0.605 FF  CELL  rob\|controlBuffer~42\|combout " "     9.873      0.605 FF  CELL  rob\|controlBuffer~42\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.069      0.196 FF    IC  rob\|controlBuffer~19\|asdata " "    10.069      0.196 FF    IC  rob\|controlBuffer~19\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.753      0.684 FF  CELL  reorderBuffer:rob\|controlBuffer~19 " "    10.753      0.684 FF  CELL  reorderBuffer:rob\|controlBuffer~19" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "     6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.488      4.238  F        clock network delay " "    10.488      4.238  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.566      0.078           clock pessimism removed " "    10.566      0.078           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.466     -0.100           clock uncertainty " "    10.466     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.466      0.000     uTsu  reorderBuffer:rob\|controlBuffer~19 " "    10.466      0.000     uTsu  reorderBuffer:rob\|controlBuffer~19" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.753 " "Data Arrival Time  :    10.753" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.466 " "Data Required Time :    10.466" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.287 (VIOLATED) " "Slack              :    -0.287 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505729 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734218505729 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.311 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.311" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505800 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734218505800 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.311  " "Path #1: Hold slack is 0.311 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : branchRS:branchReservationStation\|branchRSEntry:entry1\|branchResult\[23\] " "From Node    : branchRS:branchReservationStation\|branchRSEntry:entry1\|branchResult\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : branchRS:branchReservationStation\|nxtPC\[23\] " "To Node      : branchRS:branchReservationStation\|nxtPC\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.507      4.507  R        clock network delay " "     4.507      4.507  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.507      0.000     uTco  branchRS:branchReservationStation\|branchRSEntry:entry1\|branchResult\[23\] " "     4.507      0.000     uTco  branchRS:branchReservationStation\|branchRSEntry:entry1\|branchResult\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.507      0.000 FF  CELL  branchReservationStation\|entry1\|branchResult\[23\]\|q " "     4.507      0.000 FF  CELL  branchReservationStation\|entry1\|branchResult\[23\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.797      0.290 FF    IC  branchReservationStation\|fetchor\|operand\[23\]~24\|dataf " "     4.797      0.290 FF    IC  branchReservationStation\|fetchor\|operand\[23\]~24\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.849      0.052 FF  CELL  branchReservationStation\|fetchor\|operand\[23\]~24\|combout " "     4.849      0.052 FF  CELL  branchReservationStation\|fetchor\|operand\[23\]~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.849      0.000 FF    IC  branchReservationStation\|nxtPC\[23\]\|d " "     4.849      0.000 FF    IC  branchReservationStation\|nxtPC\[23\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.920      0.071 FF  CELL  branchRS:branchReservationStation\|nxtPC\[23\] " "     4.920      0.071 FF  CELL  branchRS:branchReservationStation\|nxtPC\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.716      4.716  R        clock network delay " "     4.716      4.716  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.609     -0.107           clock pessimism removed " "     4.609     -0.107           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.609      0.000           clock uncertainty " "     4.609      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.609      0.000      uTh  branchRS:branchReservationStation\|nxtPC\[23\] " "     4.609      0.000      uTh  branchRS:branchReservationStation\|nxtPC\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.920 " "Data Arrival Time  :     4.920" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.609 " "Data Required Time :     4.609" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.311  " "Slack              :     0.311 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218505801 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734218505801 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 125C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 125C Model" 0 0 "Timing Analyzer" 0 0 1734218505806 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1734218506323 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1734218514975 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734218516000 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk " "Virtual clock virt_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1734218516004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.158 " "Worst-case setup slack is 3.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218516081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218516081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.158               0.000 clk  " "    3.158               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218516081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734218516081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218516156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218516156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk  " "    0.181               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218516156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734218516156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734218516159 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734218516162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.075 " "Worst-case minimum pulse width slack is 5.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218516173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218516173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.075               0.000 clk  " "    5.075               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218516173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734218516173 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734218516365 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 14 " "Number of Synchronizer Chains Found: 14" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734218516365 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734218516365 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734218516365 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.946 ns " "Worst Case Available Settling Time: 4.946 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734218516365 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734218516365 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734218516365 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.158 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.158" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516448 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734218516448 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.158  " "Path #1: Setup slack is 3.158 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_auq1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG " "From Node    : instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_auq1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[21\] " "To Node      : instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk (INVERTED) " "Launch Clock : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.646      3.396  F        clock network delay " "     9.646      3.396  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.646      0.000     uTco  instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_auq1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG " "     9.646      0.000     uTco  instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_auq1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.707      0.061 RF  CELL  fetchStage\|branchTargetBuffer\|targetBuffer_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[32\] " "     9.707      0.061 RF  CELL  fetchStage\|branchTargetBuffer\|targetBuffer_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[32\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.264      0.557 FF    IC  fetchStage\|predictorHit~0\|datac " "    10.264      0.557 FF    IC  fetchStage\|predictorHit~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.445      0.181 FF  CELL  fetchStage\|predictorHit~0\|combout " "    10.445      0.181 FF  CELL  fetchStage\|predictorHit~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.984      0.539 FF    IC  fetchStage\|pcSelect\|intermediatePC~42\|datae " "    10.984      0.539 FF    IC  fetchStage\|pcSelect\|intermediatePC~42\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.117      0.133 FR  CELL  fetchStage\|pcSelect\|intermediatePC~42\|combout " "    11.117      0.133 FR  CELL  fetchStage\|pcSelect\|intermediatePC~42\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.233      0.116 RR    IC  fetchStage\|pcSelect\|intermediatePC~43\|dataf " "    11.233      0.116 RR    IC  fetchStage\|pcSelect\|intermediatePC~43\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.269      0.036 RR  CELL  fetchStage\|pcSelect\|intermediatePC~43\|combout " "    11.269      0.036 RR  CELL  fetchStage\|pcSelect\|intermediatePC~43\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.269      0.000 RR    IC  fetchStage\|pcSelect\|nextPC\[21\]\|d " "    11.269      0.000 RR    IC  fetchStage\|pcSelect\|nextPC\[21\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.400      0.131 RR  CELL  instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[21\] " "    11.400      0.131 RR  CELL  instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.631      2.131  R        clock network delay " "    14.631      2.131  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.658      0.027           clock pessimism removed " "    14.658      0.027           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.558     -0.100           clock uncertainty " "    14.558     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.558      0.000     uTsu  instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[21\] " "    14.558      0.000     uTsu  instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.400 " "Data Arrival Time  :    11.400" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.558 " "Data Required Time :    14.558" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.158  " "Slack              :     3.158 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516449 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734218516449 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.181 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.181" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516534 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734218516534 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.181  " "Path #1: Hold slack is 0.181 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reorderBuffer:rob\|read_ptr\[2\] " "From Node    : reorderBuffer:rob\|read_ptr\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reorderBuffer:rob\|read_ptr\[2\] " "To Node      : reorderBuffer:rob\|read_ptr\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.154      2.154  R        clock network delay " "     2.154      2.154  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.154      0.000     uTco  reorderBuffer:rob\|read_ptr\[2\] " "     2.154      0.000     uTco  reorderBuffer:rob\|read_ptr\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.154      0.000 FF  CELL  rob\|read_ptr\[2\]\|q " "     2.154      0.000 FF  CELL  rob\|read_ptr\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.154      0.000 FF    IC  rob\|Add1~0\|datae " "     2.154      0.000 FF    IC  rob\|Add1~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.348      0.194 FF  CELL  rob\|Add1~0\|combout " "     2.348      0.194 FF  CELL  rob\|Add1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.348      0.000 FF    IC  rob\|read_ptr\[2\]\|d " "     2.348      0.000 FF    IC  rob\|read_ptr\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.374      0.026 FF  CELL  reorderBuffer:rob\|read_ptr\[2\] " "     2.374      0.026 FF  CELL  reorderBuffer:rob\|read_ptr\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.229      2.229  R        clock network delay " "     2.229      2.229  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.193     -0.036           clock pessimism removed " "     2.193     -0.036           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.193      0.000           clock uncertainty " "     2.193      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.193      0.000      uTh  reorderBuffer:rob\|read_ptr\[2\] " "     2.193      0.000      uTh  reorderBuffer:rob\|read_ptr\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.374 " "Data Arrival Time  :     2.374" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.193 " "Data Required Time :     2.193" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.181  " "Slack              :     0.181 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218516535 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734218516535 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1734218516540 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734218517486 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk " "Virtual clock virt_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1734218517489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.362 " "Worst-case setup slack is 3.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218517561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218517561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.362               0.000 clk  " "    3.362               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218517561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734218517561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.154 " "Worst-case hold slack is 0.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218517632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218517632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 clk  " "    0.154               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218517632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734218517632 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734218517635 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734218517638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.047 " "Worst-case minimum pulse width slack is 5.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218517649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218517649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.047               0.000 clk  " "    5.047               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734218517649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734218517649 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734218517823 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 14 " "Number of Synchronizer Chains Found: 14" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734218517823 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734218517823 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734218517823 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.318 ns " "Worst Case Available Settling Time: 5.318 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734218517823 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734218517823 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734218517823 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.362 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.362" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517889 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734218517889 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.362  " "Path #1: Setup slack is 3.362 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_auq1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG " "From Node    : instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_auq1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[18\] " "To Node      : instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk (INVERTED) " "Launch Clock : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.548      3.298  F        clock network delay " "     9.548      3.298  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.548      0.000     uTco  instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_auq1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG " "     9.548      0.000     uTco  instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_auq1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.610      0.062 RF  CELL  fetchStage\|branchTargetBuffer\|targetBuffer_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[32\] " "     9.610      0.062 RF  CELL  fetchStage\|branchTargetBuffer\|targetBuffer_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[32\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.064      0.454 FF    IC  fetchStage\|predictorHit~0\|datac " "    10.064      0.454 FF    IC  fetchStage\|predictorHit~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.273      0.209 FF  CELL  fetchStage\|predictorHit~0\|combout " "    10.273      0.209 FF  CELL  fetchStage\|predictorHit~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.367      0.094 FF    IC  fetchStage\|pcSelect\|intermediatePC~36\|datac " "    10.367      0.094 FF    IC  fetchStage\|pcSelect\|intermediatePC~36\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.567      0.200 FF  CELL  fetchStage\|pcSelect\|intermediatePC~36\|combout " "    10.567      0.200 FF  CELL  fetchStage\|pcSelect\|intermediatePC~36\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.925      0.358 FF    IC  fetchStage\|pcSelect\|intermediatePC~37\|dataf " "    10.925      0.358 FF    IC  fetchStage\|pcSelect\|intermediatePC~37\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.963      0.038 FF  CELL  fetchStage\|pcSelect\|intermediatePC~37\|combout " "    10.963      0.038 FF  CELL  fetchStage\|pcSelect\|intermediatePC~37\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.963      0.000 FF    IC  fetchStage\|pcSelect\|nextPC\[18\]\|d " "    10.963      0.000 FF    IC  fetchStage\|pcSelect\|nextPC\[18\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.086      0.123 FF  CELL  instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[18\] " "    11.086      0.123 FF  CELL  instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.519      2.019  R        clock network delay " "    14.519      2.019  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.548      0.029           clock pessimism removed " "    14.548      0.029           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.448     -0.100           clock uncertainty " "    14.448     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.448      0.000     uTsu  instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[18\] " "    14.448      0.000     uTsu  instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\|nextPC\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.086 " "Data Arrival Time  :    11.086" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.448 " "Data Required Time :    14.448" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.362  " "Slack              :     3.362 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517890 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734218517890 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.154 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.154" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517954 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734218517954 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.154  " "Path #1: Hold slack is 0.154 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : branchRS:branchReservationStation\|branchRSEntry:entry1\|branchResult\[23\] " "From Node    : branchRS:branchReservationStation\|branchRSEntry:entry1\|branchResult\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : branchRS:branchReservationStation\|nxtPC\[23\] " "To Node      : branchRS:branchReservationStation\|nxtPC\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.018      2.018  R        clock network delay " "     2.018      2.018  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.018      0.000     uTco  branchRS:branchReservationStation\|branchRSEntry:entry1\|branchResult\[23\] " "     2.018      0.000     uTco  branchRS:branchReservationStation\|branchRSEntry:entry1\|branchResult\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.018      0.000 RR  CELL  branchReservationStation\|entry1\|branchResult\[23\]\|q " "     2.018      0.000 RR  CELL  branchReservationStation\|entry1\|branchResult\[23\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.155      0.137 RR    IC  branchReservationStation\|fetchor\|operand\[23\]~24\|dataf " "     2.155      0.137 RR    IC  branchReservationStation\|fetchor\|operand\[23\]~24\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.182      0.027 RR  CELL  branchReservationStation\|fetchor\|operand\[23\]~24\|combout " "     2.182      0.027 RR  CELL  branchReservationStation\|fetchor\|operand\[23\]~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.182      0.000 RR    IC  branchReservationStation\|nxtPC\[23\]\|d " "     2.182      0.000 RR    IC  branchReservationStation\|nxtPC\[23\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.205      0.023 RR  CELL  branchRS:branchReservationStation\|nxtPC\[23\] " "     2.205      0.023 RR  CELL  branchRS:branchReservationStation\|nxtPC\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.089      2.089  R        clock network delay " "     2.089      2.089  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.051     -0.038           clock pessimism removed " "     2.051     -0.038           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.051      0.000           clock uncertainty " "     2.051      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.051      0.000      uTh  branchRS:branchReservationStation\|nxtPC\[23\] " "     2.051      0.000      uTh  branchRS:branchReservationStation\|nxtPC\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.205 " "Data Arrival Time  :     2.205" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.051 " "Data Required Time :     2.051" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.154  " "Slack              :     0.154 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734218517955 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734218517955 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734218523971 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734218523981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1067 " "Peak virtual memory: 1067 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734218524231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 14 15:22:04 2024 " "Processing ended: Sat Dec 14 15:22:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734218524231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734218524231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734218524231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1734218524231 ""}
