-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-- Date        : Wed Aug 25 10:47:29 2021
-- Host        : DESKTOP-F1LS71S running 64-bit major release  (build 9200)
-- Command     : write_vhdl -mode funcsim -nolib -force -file
--               C:/Users/Jim/Desktop/Code/Brainfuck/VHDL/BFISA/BFISA.sim/sim_1/synth/func/xsim/sd_controller_top_tb_func_synth.vhd
-- Design      : sdc_controller
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_bd is
  port (
    \free_bd_reg[0]_0\ : out STD_LOGIC;
    free_bd : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \free_bd_reg[2]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ack_o_s : out STD_LOGIC;
    dat_out_s : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Dat_Int_Status_reg[0]\ : in STD_LOGIC;
    \s_rd_pnt_reg[4]_0\ : in STD_LOGIC;
    last_a_cmp_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ack_o_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dat_out_s_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bd_mem_reg[31][0]_0\ : in STD_LOGIC;
    we_m_rx_bd : in STD_LOGIC;
    a_cmp_rx_bd_w : in STD_LOGIC
  );
end sd_bd;

architecture STRUCTURE of sd_bd is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bd_mem[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[10][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[11][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[12][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[13][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[14][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[15][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[16][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[17][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[18][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[19][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[20][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[21][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[22][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[23][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[24][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[25][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[26][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[27][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[28][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[29][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[30][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[31][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[4][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[5][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[6][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[7][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[8][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem[9][15]_i_1_n_0\ : STD_LOGIC;
  signal \bd_mem_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[10]_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[11]_11\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[12]_12\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[13]_13\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[14]_14\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[15]_15\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[16]_16\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[17]_17\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[18]_18\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[19]_19\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[20]_20\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[21]_21\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[22]_22\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[23]_23\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[24]_24\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[25]_25\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[26]_26\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[27]_27\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[28]_28\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[29]_29\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[2]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[30]_30\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[31]_31\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[3]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[4]_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[5]_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[6]_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[7]_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[8]_8\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[9]_9\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dat_out_s[0]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_14_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_10_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_11_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_12_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_13_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_1_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_7_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_8_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_9_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \^free_bd\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \free_bd[0]_i_1_n_0\ : STD_LOGIC;
  signal \free_bd[1]_i_1_n_0\ : STD_LOGIC;
  signal \free_bd[2]_i_1_n_0\ : STD_LOGIC;
  signal \free_bd[3]_i_1_n_0\ : STD_LOGIC;
  signal \free_bd[4]_i_1_n_0\ : STD_LOGIC;
  signal \free_bd[4]_i_2_n_0\ : STD_LOGIC;
  signal last_a_cmp : STD_LOGIC;
  signal last_a_cmp_i_1_n_0 : STD_LOGIC;
  signal \m_wr_pnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_wr_pnt[2]_i_1_n_0\ : STD_LOGIC;
  signal m_wr_pnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal new_bw_i_1_n_0 : STD_LOGIC;
  signal new_bw_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal s_rd_pnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal write_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \free_bd[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \free_bd[1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \free_bd[2]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \m_wr_pnt[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \m_wr_pnt[2]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \m_wr_pnt[3]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \m_wr_pnt[4]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \s_rd_pnt[1]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \s_rd_pnt[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \s_rd_pnt[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \s_rd_pnt[4]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \state[2]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \write_cnt[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \write_cnt[1]_i_2\ : label is "soft_lutpair117";
begin
  E(0) <= \^e\(0);
  free_bd(4 downto 0) <= \^free_bd\(4 downto 0);
\Dat_Int_Status[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^free_bd\(2),
      I1 => \^free_bd\(3),
      I2 => \^free_bd\(0),
      I3 => \^free_bd\(1),
      I4 => \Dat_Int_Status_reg[0]\,
      I5 => \^free_bd\(4),
      O => \free_bd_reg[2]_0\
    );
ack_o_s_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => '1',
      CLR => last_a_cmp_reg_0(0),
      D => ack_o_s_reg_0(0),
      Q => ack_o_s
    );
\bd_mem[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[0][15]_i_1_n_0\
    );
\bd_mem[10][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(3),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[10][15]_i_1_n_0\
    );
\bd_mem[11][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(3),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[11][15]_i_1_n_0\
    );
\bd_mem[12][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(1),
      I2 => m_wr_pnt_reg(3),
      I3 => m_wr_pnt_reg(0),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[12][15]_i_1_n_0\
    );
\bd_mem[13][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(3),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[13][15]_i_1_n_0\
    );
\bd_mem[14][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(3),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(2),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[14][15]_i_1_n_0\
    );
\bd_mem[15][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(4),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[15][15]_i_1_n_0\
    );
\bd_mem[16][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(0),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(1),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(4),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[16][15]_i_1_n_0\
    );
\bd_mem[17][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(1),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(4),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[17][15]_i_1_n_0\
    );
\bd_mem[18][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(0),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(4),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[18][15]_i_1_n_0\
    );
\bd_mem[19][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(2),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[19][15]_i_1_n_0\
    );
\bd_mem[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(1),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[1][15]_i_1_n_0\
    );
\bd_mem[20][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(1),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(4),
      I3 => m_wr_pnt_reg(0),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[20][15]_i_1_n_0\
    );
\bd_mem[21][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(1),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[21][15]_i_1_n_0\
    );
\bd_mem[22][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(2),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[22][15]_i_1_n_0\
    );
\bd_mem[23][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[23][15]_i_1_n_0\
    );
\bd_mem[24][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(0),
      I1 => m_wr_pnt_reg(1),
      I2 => m_wr_pnt_reg(3),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(4),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[24][15]_i_1_n_0\
    );
\bd_mem[25][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(3),
      I1 => m_wr_pnt_reg(1),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(4),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[25][15]_i_1_n_0\
    );
\bd_mem[26][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(3),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(4),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[26][15]_i_1_n_0\
    );
\bd_mem[27][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[27][15]_i_1_n_0\
    );
\bd_mem[28][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(3),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(4),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[28][15]_i_1_n_0\
    );
\bd_mem[29][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(4),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[29][15]_i_1_n_0\
    );
\bd_mem[2][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[2][15]_i_1_n_0\
    );
\bd_mem[30][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(4),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[30][15]_i_1_n_0\
    );
\bd_mem[31][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[31][15]_i_1_n_0\
    );
\bd_mem[3][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(1),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[3][15]_i_1_n_0\
    );
\bd_mem[4][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(1),
      I3 => m_wr_pnt_reg(0),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[4][15]_i_1_n_0\
    );
\bd_mem[5][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(2),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[5][15]_i_1_n_0\
    );
\bd_mem[6][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(2),
      I3 => m_wr_pnt_reg(0),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[6][15]_i_1_n_0\
    );
\bd_mem[7][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[7][15]_i_1_n_0\
    );
\bd_mem[8][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(1),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[8][15]_i_1_n_0\
    );
\bd_mem[9][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(1),
      I2 => m_wr_pnt_reg(3),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[9][15]_i_1_n_0\
    );
\bd_mem_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[0]_0\(0),
      R => '0'
    );
\bd_mem_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[0]_0\(10),
      R => '0'
    );
\bd_mem_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[0]_0\(11),
      R => '0'
    );
\bd_mem_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[0]_0\(12),
      R => '0'
    );
\bd_mem_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[0]_0\(13),
      R => '0'
    );
\bd_mem_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[0]_0\(14),
      R => '0'
    );
\bd_mem_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[0]_0\(15),
      R => '0'
    );
\bd_mem_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[0]_0\(1),
      R => '0'
    );
\bd_mem_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[0]_0\(2),
      R => '0'
    );
\bd_mem_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[0]_0\(3),
      R => '0'
    );
\bd_mem_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[0]_0\(4),
      R => '0'
    );
\bd_mem_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[0]_0\(5),
      R => '0'
    );
\bd_mem_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[0]_0\(6),
      R => '0'
    );
\bd_mem_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[0]_0\(7),
      R => '0'
    );
\bd_mem_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[0]_0\(8),
      R => '0'
    );
\bd_mem_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[0][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[0]_0\(9),
      R => '0'
    );
\bd_mem_reg[10][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[10]_10\(0),
      R => '0'
    );
\bd_mem_reg[10][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[10]_10\(10),
      R => '0'
    );
\bd_mem_reg[10][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[10]_10\(11),
      R => '0'
    );
\bd_mem_reg[10][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[10]_10\(12),
      R => '0'
    );
\bd_mem_reg[10][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[10]_10\(13),
      R => '0'
    );
\bd_mem_reg[10][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[10]_10\(14),
      R => '0'
    );
\bd_mem_reg[10][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[10]_10\(15),
      R => '0'
    );
\bd_mem_reg[10][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[10]_10\(1),
      R => '0'
    );
\bd_mem_reg[10][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[10]_10\(2),
      R => '0'
    );
\bd_mem_reg[10][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[10]_10\(3),
      R => '0'
    );
\bd_mem_reg[10][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[10]_10\(4),
      R => '0'
    );
\bd_mem_reg[10][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[10]_10\(5),
      R => '0'
    );
\bd_mem_reg[10][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[10]_10\(6),
      R => '0'
    );
\bd_mem_reg[10][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[10]_10\(7),
      R => '0'
    );
\bd_mem_reg[10][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[10]_10\(8),
      R => '0'
    );
\bd_mem_reg[10][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[10][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[10]_10\(9),
      R => '0'
    );
\bd_mem_reg[11][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[11]_11\(0),
      R => '0'
    );
\bd_mem_reg[11][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[11]_11\(10),
      R => '0'
    );
\bd_mem_reg[11][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[11]_11\(11),
      R => '0'
    );
\bd_mem_reg[11][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[11]_11\(12),
      R => '0'
    );
\bd_mem_reg[11][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[11]_11\(13),
      R => '0'
    );
\bd_mem_reg[11][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[11]_11\(14),
      R => '0'
    );
\bd_mem_reg[11][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[11]_11\(15),
      R => '0'
    );
\bd_mem_reg[11][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[11]_11\(1),
      R => '0'
    );
\bd_mem_reg[11][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[11]_11\(2),
      R => '0'
    );
\bd_mem_reg[11][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[11]_11\(3),
      R => '0'
    );
\bd_mem_reg[11][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[11]_11\(4),
      R => '0'
    );
\bd_mem_reg[11][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[11]_11\(5),
      R => '0'
    );
\bd_mem_reg[11][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[11]_11\(6),
      R => '0'
    );
\bd_mem_reg[11][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[11]_11\(7),
      R => '0'
    );
\bd_mem_reg[11][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[11]_11\(8),
      R => '0'
    );
\bd_mem_reg[11][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[11][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[11]_11\(9),
      R => '0'
    );
\bd_mem_reg[12][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[12]_12\(0),
      R => '0'
    );
\bd_mem_reg[12][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[12]_12\(10),
      R => '0'
    );
\bd_mem_reg[12][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[12]_12\(11),
      R => '0'
    );
\bd_mem_reg[12][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[12]_12\(12),
      R => '0'
    );
\bd_mem_reg[12][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[12]_12\(13),
      R => '0'
    );
\bd_mem_reg[12][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[12]_12\(14),
      R => '0'
    );
\bd_mem_reg[12][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[12]_12\(15),
      R => '0'
    );
\bd_mem_reg[12][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[12]_12\(1),
      R => '0'
    );
\bd_mem_reg[12][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[12]_12\(2),
      R => '0'
    );
\bd_mem_reg[12][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[12]_12\(3),
      R => '0'
    );
\bd_mem_reg[12][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[12]_12\(4),
      R => '0'
    );
\bd_mem_reg[12][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[12]_12\(5),
      R => '0'
    );
\bd_mem_reg[12][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[12]_12\(6),
      R => '0'
    );
\bd_mem_reg[12][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[12]_12\(7),
      R => '0'
    );
\bd_mem_reg[12][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[12]_12\(8),
      R => '0'
    );
\bd_mem_reg[12][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[12][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[12]_12\(9),
      R => '0'
    );
\bd_mem_reg[13][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[13]_13\(0),
      R => '0'
    );
\bd_mem_reg[13][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[13]_13\(10),
      R => '0'
    );
\bd_mem_reg[13][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[13]_13\(11),
      R => '0'
    );
\bd_mem_reg[13][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[13]_13\(12),
      R => '0'
    );
\bd_mem_reg[13][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[13]_13\(13),
      R => '0'
    );
\bd_mem_reg[13][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[13]_13\(14),
      R => '0'
    );
\bd_mem_reg[13][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[13]_13\(15),
      R => '0'
    );
\bd_mem_reg[13][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[13]_13\(1),
      R => '0'
    );
\bd_mem_reg[13][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[13]_13\(2),
      R => '0'
    );
\bd_mem_reg[13][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[13]_13\(3),
      R => '0'
    );
\bd_mem_reg[13][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[13]_13\(4),
      R => '0'
    );
\bd_mem_reg[13][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[13]_13\(5),
      R => '0'
    );
\bd_mem_reg[13][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[13]_13\(6),
      R => '0'
    );
\bd_mem_reg[13][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[13]_13\(7),
      R => '0'
    );
\bd_mem_reg[13][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[13]_13\(8),
      R => '0'
    );
\bd_mem_reg[13][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[13][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[13]_13\(9),
      R => '0'
    );
\bd_mem_reg[14][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[14]_14\(0),
      R => '0'
    );
\bd_mem_reg[14][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[14]_14\(10),
      R => '0'
    );
\bd_mem_reg[14][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[14]_14\(11),
      R => '0'
    );
\bd_mem_reg[14][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[14]_14\(12),
      R => '0'
    );
\bd_mem_reg[14][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[14]_14\(13),
      R => '0'
    );
\bd_mem_reg[14][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[14]_14\(14),
      R => '0'
    );
\bd_mem_reg[14][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[14]_14\(15),
      R => '0'
    );
\bd_mem_reg[14][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[14]_14\(1),
      R => '0'
    );
\bd_mem_reg[14][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[14]_14\(2),
      R => '0'
    );
\bd_mem_reg[14][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[14]_14\(3),
      R => '0'
    );
\bd_mem_reg[14][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[14]_14\(4),
      R => '0'
    );
\bd_mem_reg[14][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[14]_14\(5),
      R => '0'
    );
\bd_mem_reg[14][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[14]_14\(6),
      R => '0'
    );
\bd_mem_reg[14][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[14]_14\(7),
      R => '0'
    );
\bd_mem_reg[14][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[14]_14\(8),
      R => '0'
    );
\bd_mem_reg[14][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[14][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[14]_14\(9),
      R => '0'
    );
\bd_mem_reg[15][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[15]_15\(0),
      R => '0'
    );
\bd_mem_reg[15][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[15]_15\(10),
      R => '0'
    );
\bd_mem_reg[15][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[15]_15\(11),
      R => '0'
    );
\bd_mem_reg[15][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[15]_15\(12),
      R => '0'
    );
\bd_mem_reg[15][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[15]_15\(13),
      R => '0'
    );
\bd_mem_reg[15][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[15]_15\(14),
      R => '0'
    );
\bd_mem_reg[15][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[15]_15\(15),
      R => '0'
    );
\bd_mem_reg[15][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[15]_15\(1),
      R => '0'
    );
\bd_mem_reg[15][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[15]_15\(2),
      R => '0'
    );
\bd_mem_reg[15][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[15]_15\(3),
      R => '0'
    );
\bd_mem_reg[15][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[15]_15\(4),
      R => '0'
    );
\bd_mem_reg[15][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[15]_15\(5),
      R => '0'
    );
\bd_mem_reg[15][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[15]_15\(6),
      R => '0'
    );
\bd_mem_reg[15][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[15]_15\(7),
      R => '0'
    );
\bd_mem_reg[15][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[15]_15\(8),
      R => '0'
    );
\bd_mem_reg[15][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[15][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[15]_15\(9),
      R => '0'
    );
\bd_mem_reg[16][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[16]_16\(0),
      R => '0'
    );
\bd_mem_reg[16][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[16]_16\(10),
      R => '0'
    );
\bd_mem_reg[16][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[16]_16\(11),
      R => '0'
    );
\bd_mem_reg[16][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[16]_16\(12),
      R => '0'
    );
\bd_mem_reg[16][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[16]_16\(13),
      R => '0'
    );
\bd_mem_reg[16][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[16]_16\(14),
      R => '0'
    );
\bd_mem_reg[16][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[16]_16\(15),
      R => '0'
    );
\bd_mem_reg[16][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[16]_16\(1),
      R => '0'
    );
\bd_mem_reg[16][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[16]_16\(2),
      R => '0'
    );
\bd_mem_reg[16][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[16]_16\(3),
      R => '0'
    );
\bd_mem_reg[16][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[16]_16\(4),
      R => '0'
    );
\bd_mem_reg[16][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[16]_16\(5),
      R => '0'
    );
\bd_mem_reg[16][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[16]_16\(6),
      R => '0'
    );
\bd_mem_reg[16][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[16]_16\(7),
      R => '0'
    );
\bd_mem_reg[16][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[16]_16\(8),
      R => '0'
    );
\bd_mem_reg[16][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[16][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[16]_16\(9),
      R => '0'
    );
\bd_mem_reg[17][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[17]_17\(0),
      R => '0'
    );
\bd_mem_reg[17][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[17]_17\(10),
      R => '0'
    );
\bd_mem_reg[17][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[17]_17\(11),
      R => '0'
    );
\bd_mem_reg[17][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[17]_17\(12),
      R => '0'
    );
\bd_mem_reg[17][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[17]_17\(13),
      R => '0'
    );
\bd_mem_reg[17][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[17]_17\(14),
      R => '0'
    );
\bd_mem_reg[17][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[17]_17\(15),
      R => '0'
    );
\bd_mem_reg[17][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[17]_17\(1),
      R => '0'
    );
\bd_mem_reg[17][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[17]_17\(2),
      R => '0'
    );
\bd_mem_reg[17][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[17]_17\(3),
      R => '0'
    );
\bd_mem_reg[17][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[17]_17\(4),
      R => '0'
    );
\bd_mem_reg[17][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[17]_17\(5),
      R => '0'
    );
\bd_mem_reg[17][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[17]_17\(6),
      R => '0'
    );
\bd_mem_reg[17][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[17]_17\(7),
      R => '0'
    );
\bd_mem_reg[17][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[17]_17\(8),
      R => '0'
    );
\bd_mem_reg[17][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[17][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[17]_17\(9),
      R => '0'
    );
\bd_mem_reg[18][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[18]_18\(0),
      R => '0'
    );
\bd_mem_reg[18][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[18]_18\(10),
      R => '0'
    );
\bd_mem_reg[18][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[18]_18\(11),
      R => '0'
    );
\bd_mem_reg[18][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[18]_18\(12),
      R => '0'
    );
\bd_mem_reg[18][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[18]_18\(13),
      R => '0'
    );
\bd_mem_reg[18][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[18]_18\(14),
      R => '0'
    );
\bd_mem_reg[18][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[18]_18\(15),
      R => '0'
    );
\bd_mem_reg[18][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[18]_18\(1),
      R => '0'
    );
\bd_mem_reg[18][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[18]_18\(2),
      R => '0'
    );
\bd_mem_reg[18][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[18]_18\(3),
      R => '0'
    );
\bd_mem_reg[18][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[18]_18\(4),
      R => '0'
    );
\bd_mem_reg[18][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[18]_18\(5),
      R => '0'
    );
\bd_mem_reg[18][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[18]_18\(6),
      R => '0'
    );
\bd_mem_reg[18][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[18]_18\(7),
      R => '0'
    );
\bd_mem_reg[18][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[18]_18\(8),
      R => '0'
    );
\bd_mem_reg[18][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[18][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[18]_18\(9),
      R => '0'
    );
\bd_mem_reg[19][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[19]_19\(0),
      R => '0'
    );
\bd_mem_reg[19][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[19]_19\(10),
      R => '0'
    );
\bd_mem_reg[19][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[19]_19\(11),
      R => '0'
    );
\bd_mem_reg[19][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[19]_19\(12),
      R => '0'
    );
\bd_mem_reg[19][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[19]_19\(13),
      R => '0'
    );
\bd_mem_reg[19][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[19]_19\(14),
      R => '0'
    );
\bd_mem_reg[19][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[19]_19\(15),
      R => '0'
    );
\bd_mem_reg[19][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[19]_19\(1),
      R => '0'
    );
\bd_mem_reg[19][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[19]_19\(2),
      R => '0'
    );
\bd_mem_reg[19][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[19]_19\(3),
      R => '0'
    );
\bd_mem_reg[19][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[19]_19\(4),
      R => '0'
    );
\bd_mem_reg[19][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[19]_19\(5),
      R => '0'
    );
\bd_mem_reg[19][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[19]_19\(6),
      R => '0'
    );
\bd_mem_reg[19][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[19]_19\(7),
      R => '0'
    );
\bd_mem_reg[19][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[19]_19\(8),
      R => '0'
    );
\bd_mem_reg[19][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[19][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[19]_19\(9),
      R => '0'
    );
\bd_mem_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[1]_1\(0),
      R => '0'
    );
\bd_mem_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[1]_1\(10),
      R => '0'
    );
\bd_mem_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[1]_1\(11),
      R => '0'
    );
\bd_mem_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[1]_1\(12),
      R => '0'
    );
\bd_mem_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[1]_1\(13),
      R => '0'
    );
\bd_mem_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[1]_1\(14),
      R => '0'
    );
\bd_mem_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[1]_1\(15),
      R => '0'
    );
\bd_mem_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[1]_1\(1),
      R => '0'
    );
\bd_mem_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[1]_1\(2),
      R => '0'
    );
\bd_mem_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[1]_1\(3),
      R => '0'
    );
\bd_mem_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[1]_1\(4),
      R => '0'
    );
\bd_mem_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[1]_1\(5),
      R => '0'
    );
\bd_mem_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[1]_1\(6),
      R => '0'
    );
\bd_mem_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[1]_1\(7),
      R => '0'
    );
\bd_mem_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[1]_1\(8),
      R => '0'
    );
\bd_mem_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[1][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[1]_1\(9),
      R => '0'
    );
\bd_mem_reg[20][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[20]_20\(0),
      R => '0'
    );
\bd_mem_reg[20][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[20]_20\(10),
      R => '0'
    );
\bd_mem_reg[20][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[20]_20\(11),
      R => '0'
    );
\bd_mem_reg[20][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[20]_20\(12),
      R => '0'
    );
\bd_mem_reg[20][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[20]_20\(13),
      R => '0'
    );
\bd_mem_reg[20][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[20]_20\(14),
      R => '0'
    );
\bd_mem_reg[20][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[20]_20\(15),
      R => '0'
    );
\bd_mem_reg[20][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[20]_20\(1),
      R => '0'
    );
\bd_mem_reg[20][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[20]_20\(2),
      R => '0'
    );
\bd_mem_reg[20][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[20]_20\(3),
      R => '0'
    );
\bd_mem_reg[20][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[20]_20\(4),
      R => '0'
    );
\bd_mem_reg[20][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[20]_20\(5),
      R => '0'
    );
\bd_mem_reg[20][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[20]_20\(6),
      R => '0'
    );
\bd_mem_reg[20][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[20]_20\(7),
      R => '0'
    );
\bd_mem_reg[20][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[20]_20\(8),
      R => '0'
    );
\bd_mem_reg[20][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[20][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[20]_20\(9),
      R => '0'
    );
\bd_mem_reg[21][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[21]_21\(0),
      R => '0'
    );
\bd_mem_reg[21][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[21]_21\(10),
      R => '0'
    );
\bd_mem_reg[21][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[21]_21\(11),
      R => '0'
    );
\bd_mem_reg[21][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[21]_21\(12),
      R => '0'
    );
\bd_mem_reg[21][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[21]_21\(13),
      R => '0'
    );
\bd_mem_reg[21][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[21]_21\(14),
      R => '0'
    );
\bd_mem_reg[21][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[21]_21\(15),
      R => '0'
    );
\bd_mem_reg[21][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[21]_21\(1),
      R => '0'
    );
\bd_mem_reg[21][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[21]_21\(2),
      R => '0'
    );
\bd_mem_reg[21][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[21]_21\(3),
      R => '0'
    );
\bd_mem_reg[21][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[21]_21\(4),
      R => '0'
    );
\bd_mem_reg[21][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[21]_21\(5),
      R => '0'
    );
\bd_mem_reg[21][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[21]_21\(6),
      R => '0'
    );
\bd_mem_reg[21][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[21]_21\(7),
      R => '0'
    );
\bd_mem_reg[21][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[21]_21\(8),
      R => '0'
    );
\bd_mem_reg[21][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[21][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[21]_21\(9),
      R => '0'
    );
\bd_mem_reg[22][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[22]_22\(0),
      R => '0'
    );
\bd_mem_reg[22][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[22]_22\(10),
      R => '0'
    );
\bd_mem_reg[22][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[22]_22\(11),
      R => '0'
    );
\bd_mem_reg[22][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[22]_22\(12),
      R => '0'
    );
\bd_mem_reg[22][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[22]_22\(13),
      R => '0'
    );
\bd_mem_reg[22][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[22]_22\(14),
      R => '0'
    );
\bd_mem_reg[22][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[22]_22\(15),
      R => '0'
    );
\bd_mem_reg[22][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[22]_22\(1),
      R => '0'
    );
\bd_mem_reg[22][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[22]_22\(2),
      R => '0'
    );
\bd_mem_reg[22][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[22]_22\(3),
      R => '0'
    );
\bd_mem_reg[22][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[22]_22\(4),
      R => '0'
    );
\bd_mem_reg[22][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[22]_22\(5),
      R => '0'
    );
\bd_mem_reg[22][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[22]_22\(6),
      R => '0'
    );
\bd_mem_reg[22][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[22]_22\(7),
      R => '0'
    );
\bd_mem_reg[22][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[22]_22\(8),
      R => '0'
    );
\bd_mem_reg[22][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[22][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[22]_22\(9),
      R => '0'
    );
\bd_mem_reg[23][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[23]_23\(0),
      R => '0'
    );
\bd_mem_reg[23][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[23]_23\(10),
      R => '0'
    );
\bd_mem_reg[23][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[23]_23\(11),
      R => '0'
    );
\bd_mem_reg[23][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[23]_23\(12),
      R => '0'
    );
\bd_mem_reg[23][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[23]_23\(13),
      R => '0'
    );
\bd_mem_reg[23][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[23]_23\(14),
      R => '0'
    );
\bd_mem_reg[23][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[23]_23\(15),
      R => '0'
    );
\bd_mem_reg[23][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[23]_23\(1),
      R => '0'
    );
\bd_mem_reg[23][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[23]_23\(2),
      R => '0'
    );
\bd_mem_reg[23][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[23]_23\(3),
      R => '0'
    );
\bd_mem_reg[23][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[23]_23\(4),
      R => '0'
    );
\bd_mem_reg[23][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[23]_23\(5),
      R => '0'
    );
\bd_mem_reg[23][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[23]_23\(6),
      R => '0'
    );
\bd_mem_reg[23][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[23]_23\(7),
      R => '0'
    );
\bd_mem_reg[23][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[23]_23\(8),
      R => '0'
    );
\bd_mem_reg[23][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[23][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[23]_23\(9),
      R => '0'
    );
\bd_mem_reg[24][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[24]_24\(0),
      R => '0'
    );
\bd_mem_reg[24][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[24]_24\(10),
      R => '0'
    );
\bd_mem_reg[24][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[24]_24\(11),
      R => '0'
    );
\bd_mem_reg[24][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[24]_24\(12),
      R => '0'
    );
\bd_mem_reg[24][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[24]_24\(13),
      R => '0'
    );
\bd_mem_reg[24][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[24]_24\(14),
      R => '0'
    );
\bd_mem_reg[24][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[24]_24\(15),
      R => '0'
    );
\bd_mem_reg[24][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[24]_24\(1),
      R => '0'
    );
\bd_mem_reg[24][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[24]_24\(2),
      R => '0'
    );
\bd_mem_reg[24][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[24]_24\(3),
      R => '0'
    );
\bd_mem_reg[24][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[24]_24\(4),
      R => '0'
    );
\bd_mem_reg[24][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[24]_24\(5),
      R => '0'
    );
\bd_mem_reg[24][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[24]_24\(6),
      R => '0'
    );
\bd_mem_reg[24][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[24]_24\(7),
      R => '0'
    );
\bd_mem_reg[24][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[24]_24\(8),
      R => '0'
    );
\bd_mem_reg[24][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[24][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[24]_24\(9),
      R => '0'
    );
\bd_mem_reg[25][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[25]_25\(0),
      R => '0'
    );
\bd_mem_reg[25][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[25]_25\(10),
      R => '0'
    );
\bd_mem_reg[25][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[25]_25\(11),
      R => '0'
    );
\bd_mem_reg[25][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[25]_25\(12),
      R => '0'
    );
\bd_mem_reg[25][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[25]_25\(13),
      R => '0'
    );
\bd_mem_reg[25][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[25]_25\(14),
      R => '0'
    );
\bd_mem_reg[25][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[25]_25\(15),
      R => '0'
    );
\bd_mem_reg[25][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[25]_25\(1),
      R => '0'
    );
\bd_mem_reg[25][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[25]_25\(2),
      R => '0'
    );
\bd_mem_reg[25][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[25]_25\(3),
      R => '0'
    );
\bd_mem_reg[25][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[25]_25\(4),
      R => '0'
    );
\bd_mem_reg[25][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[25]_25\(5),
      R => '0'
    );
\bd_mem_reg[25][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[25]_25\(6),
      R => '0'
    );
\bd_mem_reg[25][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[25]_25\(7),
      R => '0'
    );
\bd_mem_reg[25][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[25]_25\(8),
      R => '0'
    );
\bd_mem_reg[25][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[25][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[25]_25\(9),
      R => '0'
    );
\bd_mem_reg[26][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[26]_26\(0),
      R => '0'
    );
\bd_mem_reg[26][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[26]_26\(10),
      R => '0'
    );
\bd_mem_reg[26][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[26]_26\(11),
      R => '0'
    );
\bd_mem_reg[26][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[26]_26\(12),
      R => '0'
    );
\bd_mem_reg[26][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[26]_26\(13),
      R => '0'
    );
\bd_mem_reg[26][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[26]_26\(14),
      R => '0'
    );
\bd_mem_reg[26][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[26]_26\(15),
      R => '0'
    );
\bd_mem_reg[26][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[26]_26\(1),
      R => '0'
    );
\bd_mem_reg[26][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[26]_26\(2),
      R => '0'
    );
\bd_mem_reg[26][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[26]_26\(3),
      R => '0'
    );
\bd_mem_reg[26][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[26]_26\(4),
      R => '0'
    );
\bd_mem_reg[26][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[26]_26\(5),
      R => '0'
    );
\bd_mem_reg[26][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[26]_26\(6),
      R => '0'
    );
\bd_mem_reg[26][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[26]_26\(7),
      R => '0'
    );
\bd_mem_reg[26][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[26]_26\(8),
      R => '0'
    );
\bd_mem_reg[26][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[26][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[26]_26\(9),
      R => '0'
    );
\bd_mem_reg[27][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[27]_27\(0),
      R => '0'
    );
\bd_mem_reg[27][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[27]_27\(10),
      R => '0'
    );
\bd_mem_reg[27][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[27]_27\(11),
      R => '0'
    );
\bd_mem_reg[27][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[27]_27\(12),
      R => '0'
    );
\bd_mem_reg[27][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[27]_27\(13),
      R => '0'
    );
\bd_mem_reg[27][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[27]_27\(14),
      R => '0'
    );
\bd_mem_reg[27][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[27]_27\(15),
      R => '0'
    );
\bd_mem_reg[27][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[27]_27\(1),
      R => '0'
    );
\bd_mem_reg[27][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[27]_27\(2),
      R => '0'
    );
\bd_mem_reg[27][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[27]_27\(3),
      R => '0'
    );
\bd_mem_reg[27][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[27]_27\(4),
      R => '0'
    );
\bd_mem_reg[27][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[27]_27\(5),
      R => '0'
    );
\bd_mem_reg[27][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[27]_27\(6),
      R => '0'
    );
\bd_mem_reg[27][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[27]_27\(7),
      R => '0'
    );
\bd_mem_reg[27][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[27]_27\(8),
      R => '0'
    );
\bd_mem_reg[27][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[27][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[27]_27\(9),
      R => '0'
    );
\bd_mem_reg[28][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[28]_28\(0),
      R => '0'
    );
\bd_mem_reg[28][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[28]_28\(10),
      R => '0'
    );
\bd_mem_reg[28][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[28]_28\(11),
      R => '0'
    );
\bd_mem_reg[28][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[28]_28\(12),
      R => '0'
    );
\bd_mem_reg[28][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[28]_28\(13),
      R => '0'
    );
\bd_mem_reg[28][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[28]_28\(14),
      R => '0'
    );
\bd_mem_reg[28][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[28]_28\(15),
      R => '0'
    );
\bd_mem_reg[28][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[28]_28\(1),
      R => '0'
    );
\bd_mem_reg[28][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[28]_28\(2),
      R => '0'
    );
\bd_mem_reg[28][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[28]_28\(3),
      R => '0'
    );
\bd_mem_reg[28][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[28]_28\(4),
      R => '0'
    );
\bd_mem_reg[28][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[28]_28\(5),
      R => '0'
    );
\bd_mem_reg[28][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[28]_28\(6),
      R => '0'
    );
\bd_mem_reg[28][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[28]_28\(7),
      R => '0'
    );
\bd_mem_reg[28][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[28]_28\(8),
      R => '0'
    );
\bd_mem_reg[28][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[28][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[28]_28\(9),
      R => '0'
    );
\bd_mem_reg[29][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[29]_29\(0),
      R => '0'
    );
\bd_mem_reg[29][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[29]_29\(10),
      R => '0'
    );
\bd_mem_reg[29][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[29]_29\(11),
      R => '0'
    );
\bd_mem_reg[29][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[29]_29\(12),
      R => '0'
    );
\bd_mem_reg[29][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[29]_29\(13),
      R => '0'
    );
\bd_mem_reg[29][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[29]_29\(14),
      R => '0'
    );
\bd_mem_reg[29][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[29]_29\(15),
      R => '0'
    );
\bd_mem_reg[29][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[29]_29\(1),
      R => '0'
    );
\bd_mem_reg[29][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[29]_29\(2),
      R => '0'
    );
\bd_mem_reg[29][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[29]_29\(3),
      R => '0'
    );
\bd_mem_reg[29][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[29]_29\(4),
      R => '0'
    );
\bd_mem_reg[29][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[29]_29\(5),
      R => '0'
    );
\bd_mem_reg[29][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[29]_29\(6),
      R => '0'
    );
\bd_mem_reg[29][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[29]_29\(7),
      R => '0'
    );
\bd_mem_reg[29][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[29]_29\(8),
      R => '0'
    );
\bd_mem_reg[29][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[29][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[29]_29\(9),
      R => '0'
    );
\bd_mem_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[2]_2\(0),
      R => '0'
    );
\bd_mem_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[2]_2\(10),
      R => '0'
    );
\bd_mem_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[2]_2\(11),
      R => '0'
    );
\bd_mem_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[2]_2\(12),
      R => '0'
    );
\bd_mem_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[2]_2\(13),
      R => '0'
    );
\bd_mem_reg[2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[2]_2\(14),
      R => '0'
    );
\bd_mem_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[2]_2\(15),
      R => '0'
    );
\bd_mem_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[2]_2\(1),
      R => '0'
    );
\bd_mem_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[2]_2\(2),
      R => '0'
    );
\bd_mem_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[2]_2\(3),
      R => '0'
    );
\bd_mem_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[2]_2\(4),
      R => '0'
    );
\bd_mem_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[2]_2\(5),
      R => '0'
    );
\bd_mem_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[2]_2\(6),
      R => '0'
    );
\bd_mem_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[2]_2\(7),
      R => '0'
    );
\bd_mem_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[2]_2\(8),
      R => '0'
    );
\bd_mem_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[2][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[2]_2\(9),
      R => '0'
    );
\bd_mem_reg[30][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[30]_30\(0),
      R => '0'
    );
\bd_mem_reg[30][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[30]_30\(10),
      R => '0'
    );
\bd_mem_reg[30][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[30]_30\(11),
      R => '0'
    );
\bd_mem_reg[30][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[30]_30\(12),
      R => '0'
    );
\bd_mem_reg[30][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[30]_30\(13),
      R => '0'
    );
\bd_mem_reg[30][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[30]_30\(14),
      R => '0'
    );
\bd_mem_reg[30][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[30]_30\(15),
      R => '0'
    );
\bd_mem_reg[30][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[30]_30\(1),
      R => '0'
    );
\bd_mem_reg[30][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[30]_30\(2),
      R => '0'
    );
\bd_mem_reg[30][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[30]_30\(3),
      R => '0'
    );
\bd_mem_reg[30][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[30]_30\(4),
      R => '0'
    );
\bd_mem_reg[30][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[30]_30\(5),
      R => '0'
    );
\bd_mem_reg[30][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[30]_30\(6),
      R => '0'
    );
\bd_mem_reg[30][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[30]_30\(7),
      R => '0'
    );
\bd_mem_reg[30][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[30]_30\(8),
      R => '0'
    );
\bd_mem_reg[30][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[30][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[30]_30\(9),
      R => '0'
    );
\bd_mem_reg[31][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[31]_31\(0),
      R => '0'
    );
\bd_mem_reg[31][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[31]_31\(10),
      R => '0'
    );
\bd_mem_reg[31][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[31]_31\(11),
      R => '0'
    );
\bd_mem_reg[31][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[31]_31\(12),
      R => '0'
    );
\bd_mem_reg[31][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[31]_31\(13),
      R => '0'
    );
\bd_mem_reg[31][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[31]_31\(14),
      R => '0'
    );
\bd_mem_reg[31][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[31]_31\(15),
      R => '0'
    );
\bd_mem_reg[31][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[31]_31\(1),
      R => '0'
    );
\bd_mem_reg[31][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[31]_31\(2),
      R => '0'
    );
\bd_mem_reg[31][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[31]_31\(3),
      R => '0'
    );
\bd_mem_reg[31][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[31]_31\(4),
      R => '0'
    );
\bd_mem_reg[31][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[31]_31\(5),
      R => '0'
    );
\bd_mem_reg[31][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[31]_31\(6),
      R => '0'
    );
\bd_mem_reg[31][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[31]_31\(7),
      R => '0'
    );
\bd_mem_reg[31][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[31]_31\(8),
      R => '0'
    );
\bd_mem_reg[31][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[31][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[31]_31\(9),
      R => '0'
    );
\bd_mem_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[3]_3\(0),
      R => '0'
    );
\bd_mem_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[3]_3\(10),
      R => '0'
    );
\bd_mem_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[3]_3\(11),
      R => '0'
    );
\bd_mem_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[3]_3\(12),
      R => '0'
    );
\bd_mem_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[3]_3\(13),
      R => '0'
    );
\bd_mem_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[3]_3\(14),
      R => '0'
    );
\bd_mem_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[3]_3\(15),
      R => '0'
    );
\bd_mem_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[3]_3\(1),
      R => '0'
    );
\bd_mem_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[3]_3\(2),
      R => '0'
    );
\bd_mem_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[3]_3\(3),
      R => '0'
    );
\bd_mem_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[3]_3\(4),
      R => '0'
    );
\bd_mem_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[3]_3\(5),
      R => '0'
    );
\bd_mem_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[3]_3\(6),
      R => '0'
    );
\bd_mem_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[3]_3\(7),
      R => '0'
    );
\bd_mem_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[3]_3\(8),
      R => '0'
    );
\bd_mem_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[3][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[3]_3\(9),
      R => '0'
    );
\bd_mem_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[4]_4\(0),
      R => '0'
    );
\bd_mem_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[4]_4\(10),
      R => '0'
    );
\bd_mem_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[4]_4\(11),
      R => '0'
    );
\bd_mem_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[4]_4\(12),
      R => '0'
    );
\bd_mem_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[4]_4\(13),
      R => '0'
    );
\bd_mem_reg[4][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[4]_4\(14),
      R => '0'
    );
\bd_mem_reg[4][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[4]_4\(15),
      R => '0'
    );
\bd_mem_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[4]_4\(1),
      R => '0'
    );
\bd_mem_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[4]_4\(2),
      R => '0'
    );
\bd_mem_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[4]_4\(3),
      R => '0'
    );
\bd_mem_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[4]_4\(4),
      R => '0'
    );
\bd_mem_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[4]_4\(5),
      R => '0'
    );
\bd_mem_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[4]_4\(6),
      R => '0'
    );
\bd_mem_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[4]_4\(7),
      R => '0'
    );
\bd_mem_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[4]_4\(8),
      R => '0'
    );
\bd_mem_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[4][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[4]_4\(9),
      R => '0'
    );
\bd_mem_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[5]_5\(0),
      R => '0'
    );
\bd_mem_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[5]_5\(10),
      R => '0'
    );
\bd_mem_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[5]_5\(11),
      R => '0'
    );
\bd_mem_reg[5][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[5]_5\(12),
      R => '0'
    );
\bd_mem_reg[5][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[5]_5\(13),
      R => '0'
    );
\bd_mem_reg[5][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[5]_5\(14),
      R => '0'
    );
\bd_mem_reg[5][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[5]_5\(15),
      R => '0'
    );
\bd_mem_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[5]_5\(1),
      R => '0'
    );
\bd_mem_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[5]_5\(2),
      R => '0'
    );
\bd_mem_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[5]_5\(3),
      R => '0'
    );
\bd_mem_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[5]_5\(4),
      R => '0'
    );
\bd_mem_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[5]_5\(5),
      R => '0'
    );
\bd_mem_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[5]_5\(6),
      R => '0'
    );
\bd_mem_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[5]_5\(7),
      R => '0'
    );
\bd_mem_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[5]_5\(8),
      R => '0'
    );
\bd_mem_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[5][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[5]_5\(9),
      R => '0'
    );
\bd_mem_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[6]_6\(0),
      R => '0'
    );
\bd_mem_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[6]_6\(10),
      R => '0'
    );
\bd_mem_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[6]_6\(11),
      R => '0'
    );
\bd_mem_reg[6][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[6]_6\(12),
      R => '0'
    );
\bd_mem_reg[6][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[6]_6\(13),
      R => '0'
    );
\bd_mem_reg[6][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[6]_6\(14),
      R => '0'
    );
\bd_mem_reg[6][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[6]_6\(15),
      R => '0'
    );
\bd_mem_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[6]_6\(1),
      R => '0'
    );
\bd_mem_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[6]_6\(2),
      R => '0'
    );
\bd_mem_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[6]_6\(3),
      R => '0'
    );
\bd_mem_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[6]_6\(4),
      R => '0'
    );
\bd_mem_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[6]_6\(5),
      R => '0'
    );
\bd_mem_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[6]_6\(6),
      R => '0'
    );
\bd_mem_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[6]_6\(7),
      R => '0'
    );
\bd_mem_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[6]_6\(8),
      R => '0'
    );
\bd_mem_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[6][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[6]_6\(9),
      R => '0'
    );
\bd_mem_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[7]_7\(0),
      R => '0'
    );
\bd_mem_reg[7][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[7]_7\(10),
      R => '0'
    );
\bd_mem_reg[7][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[7]_7\(11),
      R => '0'
    );
\bd_mem_reg[7][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[7]_7\(12),
      R => '0'
    );
\bd_mem_reg[7][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[7]_7\(13),
      R => '0'
    );
\bd_mem_reg[7][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[7]_7\(14),
      R => '0'
    );
\bd_mem_reg[7][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[7]_7\(15),
      R => '0'
    );
\bd_mem_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[7]_7\(1),
      R => '0'
    );
\bd_mem_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[7]_7\(2),
      R => '0'
    );
\bd_mem_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[7]_7\(3),
      R => '0'
    );
\bd_mem_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[7]_7\(4),
      R => '0'
    );
\bd_mem_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[7]_7\(5),
      R => '0'
    );
\bd_mem_reg[7][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[7]_7\(6),
      R => '0'
    );
\bd_mem_reg[7][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[7]_7\(7),
      R => '0'
    );
\bd_mem_reg[7][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[7]_7\(8),
      R => '0'
    );
\bd_mem_reg[7][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[7][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[7]_7\(9),
      R => '0'
    );
\bd_mem_reg[8][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[8]_8\(0),
      R => '0'
    );
\bd_mem_reg[8][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[8]_8\(10),
      R => '0'
    );
\bd_mem_reg[8][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[8]_8\(11),
      R => '0'
    );
\bd_mem_reg[8][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[8]_8\(12),
      R => '0'
    );
\bd_mem_reg[8][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[8]_8\(13),
      R => '0'
    );
\bd_mem_reg[8][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[8]_8\(14),
      R => '0'
    );
\bd_mem_reg[8][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[8]_8\(15),
      R => '0'
    );
\bd_mem_reg[8][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[8]_8\(1),
      R => '0'
    );
\bd_mem_reg[8][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[8]_8\(2),
      R => '0'
    );
\bd_mem_reg[8][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[8]_8\(3),
      R => '0'
    );
\bd_mem_reg[8][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[8]_8\(4),
      R => '0'
    );
\bd_mem_reg[8][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[8]_8\(5),
      R => '0'
    );
\bd_mem_reg[8][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[8]_8\(6),
      R => '0'
    );
\bd_mem_reg[8][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[8]_8\(7),
      R => '0'
    );
\bd_mem_reg[8][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[8]_8\(8),
      R => '0'
    );
\bd_mem_reg[8][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[8][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[8]_8\(9),
      R => '0'
    );
\bd_mem_reg[9][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(0),
      Q => \bd_mem_reg[9]_9\(0),
      R => '0'
    );
\bd_mem_reg[9][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(10),
      Q => \bd_mem_reg[9]_9\(10),
      R => '0'
    );
\bd_mem_reg[9][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(11),
      Q => \bd_mem_reg[9]_9\(11),
      R => '0'
    );
\bd_mem_reg[9][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(12),
      Q => \bd_mem_reg[9]_9\(12),
      R => '0'
    );
\bd_mem_reg[9][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(13),
      Q => \bd_mem_reg[9]_9\(13),
      R => '0'
    );
\bd_mem_reg[9][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(14),
      Q => \bd_mem_reg[9]_9\(14),
      R => '0'
    );
\bd_mem_reg[9][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(15),
      Q => \bd_mem_reg[9]_9\(15),
      R => '0'
    );
\bd_mem_reg[9][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(1),
      Q => \bd_mem_reg[9]_9\(1),
      R => '0'
    );
\bd_mem_reg[9][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(2),
      Q => \bd_mem_reg[9]_9\(2),
      R => '0'
    );
\bd_mem_reg[9][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(3),
      Q => \bd_mem_reg[9]_9\(3),
      R => '0'
    );
\bd_mem_reg[9][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(4),
      Q => \bd_mem_reg[9]_9\(4),
      R => '0'
    );
\bd_mem_reg[9][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(5),
      Q => \bd_mem_reg[9]_9\(5),
      R => '0'
    );
\bd_mem_reg[9][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(6),
      Q => \bd_mem_reg[9]_9\(6),
      R => '0'
    );
\bd_mem_reg[9][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(7),
      Q => \bd_mem_reg[9]_9\(7),
      R => '0'
    );
\bd_mem_reg[9][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(8),
      Q => \bd_mem_reg[9]_9\(8),
      R => '0'
    );
\bd_mem_reg[9][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \bd_mem[9][15]_i_1_n_0\,
      D => Q(9),
      Q => \bd_mem_reg[9]_9\(9),
      R => '0'
    );
\dat_out_s[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[0]_i_2_n_0\,
      I1 => \dat_out_s_reg[0]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[0]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[0]_i_5_n_0\,
      O => \dat_out_s[0]_i_1_n_0\
    );
\dat_out_s[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(0),
      I1 => \bd_mem_reg[10]_10\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(0),
      O => \dat_out_s[0]_i_10_n_0\
    );
\dat_out_s[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(0),
      I1 => \bd_mem_reg[14]_14\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(0),
      O => \dat_out_s[0]_i_11_n_0\
    );
\dat_out_s[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(0),
      I1 => \bd_mem_reg[2]_2\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(0),
      O => \dat_out_s[0]_i_12_n_0\
    );
\dat_out_s[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(0),
      I1 => \bd_mem_reg[6]_6\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(0),
      O => \dat_out_s[0]_i_13_n_0\
    );
\dat_out_s[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(0),
      I1 => \bd_mem_reg[26]_26\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(0),
      O => \dat_out_s[0]_i_6_n_0\
    );
\dat_out_s[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(0),
      I1 => \bd_mem_reg[30]_30\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(0),
      O => \dat_out_s[0]_i_7_n_0\
    );
\dat_out_s[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(0),
      I1 => \bd_mem_reg[18]_18\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(0),
      O => \dat_out_s[0]_i_8_n_0\
    );
\dat_out_s[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(0),
      I1 => \bd_mem_reg[22]_22\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(0),
      O => \dat_out_s[0]_i_9_n_0\
    );
\dat_out_s[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[10]_i_2_n_0\,
      I1 => \dat_out_s_reg[10]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[10]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[10]_i_5_n_0\,
      O => \dat_out_s[10]_i_1_n_0\
    );
\dat_out_s[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(10),
      I1 => \bd_mem_reg[10]_10\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(10),
      O => \dat_out_s[10]_i_10_n_0\
    );
\dat_out_s[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(10),
      I1 => \bd_mem_reg[14]_14\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(10),
      O => \dat_out_s[10]_i_11_n_0\
    );
\dat_out_s[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(10),
      I1 => \bd_mem_reg[2]_2\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(10),
      O => \dat_out_s[10]_i_12_n_0\
    );
\dat_out_s[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(10),
      I1 => \bd_mem_reg[6]_6\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(10),
      O => \dat_out_s[10]_i_13_n_0\
    );
\dat_out_s[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(10),
      I1 => \bd_mem_reg[26]_26\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(10),
      O => \dat_out_s[10]_i_6_n_0\
    );
\dat_out_s[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(10),
      I1 => \bd_mem_reg[30]_30\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(10),
      O => \dat_out_s[10]_i_7_n_0\
    );
\dat_out_s[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(10),
      I1 => \bd_mem_reg[18]_18\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(10),
      O => \dat_out_s[10]_i_8_n_0\
    );
\dat_out_s[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(10),
      I1 => \bd_mem_reg[22]_22\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(10),
      O => \dat_out_s[10]_i_9_n_0\
    );
\dat_out_s[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[11]_i_2_n_0\,
      I1 => \dat_out_s_reg[11]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[11]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[11]_i_5_n_0\,
      O => \dat_out_s[11]_i_1_n_0\
    );
\dat_out_s[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(11),
      I1 => \bd_mem_reg[10]_10\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(11),
      O => \dat_out_s[11]_i_10_n_0\
    );
\dat_out_s[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(11),
      I1 => \bd_mem_reg[14]_14\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(11),
      O => \dat_out_s[11]_i_11_n_0\
    );
\dat_out_s[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(11),
      I1 => \bd_mem_reg[2]_2\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(11),
      O => \dat_out_s[11]_i_12_n_0\
    );
\dat_out_s[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(11),
      I1 => \bd_mem_reg[6]_6\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(11),
      O => \dat_out_s[11]_i_13_n_0\
    );
\dat_out_s[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(11),
      I1 => \bd_mem_reg[26]_26\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(11),
      O => \dat_out_s[11]_i_6_n_0\
    );
\dat_out_s[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(11),
      I1 => \bd_mem_reg[30]_30\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(11),
      O => \dat_out_s[11]_i_7_n_0\
    );
\dat_out_s[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(11),
      I1 => \bd_mem_reg[18]_18\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(11),
      O => \dat_out_s[11]_i_8_n_0\
    );
\dat_out_s[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(11),
      I1 => \bd_mem_reg[22]_22\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(11),
      O => \dat_out_s[11]_i_9_n_0\
    );
\dat_out_s[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[12]_i_2_n_0\,
      I1 => \dat_out_s_reg[12]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[12]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[12]_i_5_n_0\,
      O => \dat_out_s[12]_i_1_n_0\
    );
\dat_out_s[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(12),
      I1 => \bd_mem_reg[10]_10\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(12),
      O => \dat_out_s[12]_i_10_n_0\
    );
\dat_out_s[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(12),
      I1 => \bd_mem_reg[14]_14\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(12),
      O => \dat_out_s[12]_i_11_n_0\
    );
\dat_out_s[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(12),
      I1 => \bd_mem_reg[2]_2\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(12),
      O => \dat_out_s[12]_i_12_n_0\
    );
\dat_out_s[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(12),
      I1 => \bd_mem_reg[6]_6\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(12),
      O => \dat_out_s[12]_i_13_n_0\
    );
\dat_out_s[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(12),
      I1 => \bd_mem_reg[26]_26\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(12),
      O => \dat_out_s[12]_i_6_n_0\
    );
\dat_out_s[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(12),
      I1 => \bd_mem_reg[30]_30\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(12),
      O => \dat_out_s[12]_i_7_n_0\
    );
\dat_out_s[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(12),
      I1 => \bd_mem_reg[18]_18\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(12),
      O => \dat_out_s[12]_i_8_n_0\
    );
\dat_out_s[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(12),
      I1 => \bd_mem_reg[22]_22\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(12),
      O => \dat_out_s[12]_i_9_n_0\
    );
\dat_out_s[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[13]_i_2_n_0\,
      I1 => \dat_out_s_reg[13]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[13]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[13]_i_5_n_0\,
      O => \dat_out_s[13]_i_1_n_0\
    );
\dat_out_s[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(13),
      I1 => \bd_mem_reg[10]_10\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(13),
      O => \dat_out_s[13]_i_10_n_0\
    );
\dat_out_s[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(13),
      I1 => \bd_mem_reg[14]_14\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(13),
      O => \dat_out_s[13]_i_11_n_0\
    );
\dat_out_s[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(13),
      I1 => \bd_mem_reg[2]_2\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(13),
      O => \dat_out_s[13]_i_12_n_0\
    );
\dat_out_s[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(13),
      I1 => \bd_mem_reg[6]_6\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(13),
      O => \dat_out_s[13]_i_13_n_0\
    );
\dat_out_s[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(13),
      I1 => \bd_mem_reg[26]_26\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(13),
      O => \dat_out_s[13]_i_6_n_0\
    );
\dat_out_s[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(13),
      I1 => \bd_mem_reg[30]_30\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(13),
      O => \dat_out_s[13]_i_7_n_0\
    );
\dat_out_s[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(13),
      I1 => \bd_mem_reg[18]_18\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(13),
      O => \dat_out_s[13]_i_8_n_0\
    );
\dat_out_s[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(13),
      I1 => \bd_mem_reg[22]_22\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(13),
      O => \dat_out_s[13]_i_9_n_0\
    );
\dat_out_s[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[14]_i_2_n_0\,
      I1 => \dat_out_s_reg[14]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[14]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[14]_i_5_n_0\,
      O => \dat_out_s[14]_i_1_n_0\
    );
\dat_out_s[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(14),
      I1 => \bd_mem_reg[10]_10\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(14),
      O => \dat_out_s[14]_i_10_n_0\
    );
\dat_out_s[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(14),
      I1 => \bd_mem_reg[14]_14\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(14),
      O => \dat_out_s[14]_i_11_n_0\
    );
\dat_out_s[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(14),
      I1 => \bd_mem_reg[2]_2\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(14),
      O => \dat_out_s[14]_i_12_n_0\
    );
\dat_out_s[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(14),
      I1 => \bd_mem_reg[6]_6\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(14),
      O => \dat_out_s[14]_i_13_n_0\
    );
\dat_out_s[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(14),
      I1 => \bd_mem_reg[26]_26\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(14),
      O => \dat_out_s[14]_i_6_n_0\
    );
\dat_out_s[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(14),
      I1 => \bd_mem_reg[30]_30\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(14),
      O => \dat_out_s[14]_i_7_n_0\
    );
\dat_out_s[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(14),
      I1 => \bd_mem_reg[18]_18\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(14),
      O => \dat_out_s[14]_i_8_n_0\
    );
\dat_out_s[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(14),
      I1 => \bd_mem_reg[22]_22\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(14),
      O => \dat_out_s[14]_i_9_n_0\
    );
\dat_out_s[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(15),
      I1 => \bd_mem_reg[22]_22\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(15),
      O => \dat_out_s[15]_i_10_n_0\
    );
\dat_out_s[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(15),
      I1 => \bd_mem_reg[10]_10\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(15),
      O => \dat_out_s[15]_i_11_n_0\
    );
\dat_out_s[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(15),
      I1 => \bd_mem_reg[14]_14\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(15),
      O => \dat_out_s[15]_i_12_n_0\
    );
\dat_out_s[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(15),
      I1 => \bd_mem_reg[2]_2\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(15),
      O => \dat_out_s[15]_i_13_n_0\
    );
\dat_out_s[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(15),
      I1 => \bd_mem_reg[6]_6\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(15),
      O => \dat_out_s[15]_i_14_n_0\
    );
\dat_out_s[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[15]_i_3_n_0\,
      I1 => \dat_out_s_reg[15]_i_4_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[15]_i_5_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[15]_i_6_n_0\,
      O => \dat_out_s[15]_i_2_n_0\
    );
\dat_out_s[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(15),
      I1 => \bd_mem_reg[26]_26\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(15),
      O => \dat_out_s[15]_i_7_n_0\
    );
\dat_out_s[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(15),
      I1 => \bd_mem_reg[30]_30\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(15),
      O => \dat_out_s[15]_i_8_n_0\
    );
\dat_out_s[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(15),
      I1 => \bd_mem_reg[18]_18\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(15),
      O => \dat_out_s[15]_i_9_n_0\
    );
\dat_out_s[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[1]_i_2_n_0\,
      I1 => \dat_out_s_reg[1]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[1]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[1]_i_5_n_0\,
      O => \dat_out_s[1]_i_1_n_0\
    );
\dat_out_s[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(1),
      I1 => \bd_mem_reg[10]_10\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(1),
      O => \dat_out_s[1]_i_10_n_0\
    );
\dat_out_s[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(1),
      I1 => \bd_mem_reg[14]_14\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(1),
      O => \dat_out_s[1]_i_11_n_0\
    );
\dat_out_s[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(1),
      I1 => \bd_mem_reg[2]_2\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(1),
      O => \dat_out_s[1]_i_12_n_0\
    );
\dat_out_s[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(1),
      I1 => \bd_mem_reg[6]_6\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(1),
      O => \dat_out_s[1]_i_13_n_0\
    );
\dat_out_s[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(1),
      I1 => \bd_mem_reg[26]_26\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(1),
      O => \dat_out_s[1]_i_6_n_0\
    );
\dat_out_s[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(1),
      I1 => \bd_mem_reg[30]_30\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(1),
      O => \dat_out_s[1]_i_7_n_0\
    );
\dat_out_s[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(1),
      I1 => \bd_mem_reg[18]_18\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(1),
      O => \dat_out_s[1]_i_8_n_0\
    );
\dat_out_s[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(1),
      I1 => \bd_mem_reg[22]_22\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(1),
      O => \dat_out_s[1]_i_9_n_0\
    );
\dat_out_s[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[2]_i_2_n_0\,
      I1 => \dat_out_s_reg[2]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[2]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[2]_i_5_n_0\,
      O => \dat_out_s[2]_i_1_n_0\
    );
\dat_out_s[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(2),
      I1 => \bd_mem_reg[10]_10\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(2),
      O => \dat_out_s[2]_i_10_n_0\
    );
\dat_out_s[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(2),
      I1 => \bd_mem_reg[14]_14\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(2),
      O => \dat_out_s[2]_i_11_n_0\
    );
\dat_out_s[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(2),
      I1 => \bd_mem_reg[2]_2\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(2),
      O => \dat_out_s[2]_i_12_n_0\
    );
\dat_out_s[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(2),
      I1 => \bd_mem_reg[6]_6\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(2),
      O => \dat_out_s[2]_i_13_n_0\
    );
\dat_out_s[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(2),
      I1 => \bd_mem_reg[26]_26\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(2),
      O => \dat_out_s[2]_i_6_n_0\
    );
\dat_out_s[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(2),
      I1 => \bd_mem_reg[30]_30\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(2),
      O => \dat_out_s[2]_i_7_n_0\
    );
\dat_out_s[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(2),
      I1 => \bd_mem_reg[18]_18\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(2),
      O => \dat_out_s[2]_i_8_n_0\
    );
\dat_out_s[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(2),
      I1 => \bd_mem_reg[22]_22\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(2),
      O => \dat_out_s[2]_i_9_n_0\
    );
\dat_out_s[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[3]_i_2_n_0\,
      I1 => \dat_out_s_reg[3]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[3]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[3]_i_5_n_0\,
      O => \dat_out_s[3]_i_1_n_0\
    );
\dat_out_s[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(3),
      I1 => \bd_mem_reg[10]_10\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(3),
      O => \dat_out_s[3]_i_10_n_0\
    );
\dat_out_s[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(3),
      I1 => \bd_mem_reg[14]_14\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(3),
      O => \dat_out_s[3]_i_11_n_0\
    );
\dat_out_s[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(3),
      I1 => \bd_mem_reg[2]_2\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(3),
      O => \dat_out_s[3]_i_12_n_0\
    );
\dat_out_s[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(3),
      I1 => \bd_mem_reg[6]_6\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(3),
      O => \dat_out_s[3]_i_13_n_0\
    );
\dat_out_s[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(3),
      I1 => \bd_mem_reg[26]_26\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(3),
      O => \dat_out_s[3]_i_6_n_0\
    );
\dat_out_s[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(3),
      I1 => \bd_mem_reg[30]_30\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(3),
      O => \dat_out_s[3]_i_7_n_0\
    );
\dat_out_s[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(3),
      I1 => \bd_mem_reg[18]_18\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(3),
      O => \dat_out_s[3]_i_8_n_0\
    );
\dat_out_s[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(3),
      I1 => \bd_mem_reg[22]_22\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(3),
      O => \dat_out_s[3]_i_9_n_0\
    );
\dat_out_s[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[4]_i_2_n_0\,
      I1 => \dat_out_s_reg[4]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[4]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[4]_i_5_n_0\,
      O => \dat_out_s[4]_i_1_n_0\
    );
\dat_out_s[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(4),
      I1 => \bd_mem_reg[10]_10\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(4),
      O => \dat_out_s[4]_i_10_n_0\
    );
\dat_out_s[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(4),
      I1 => \bd_mem_reg[14]_14\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(4),
      O => \dat_out_s[4]_i_11_n_0\
    );
\dat_out_s[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(4),
      I1 => \bd_mem_reg[2]_2\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(4),
      O => \dat_out_s[4]_i_12_n_0\
    );
\dat_out_s[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(4),
      I1 => \bd_mem_reg[6]_6\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(4),
      O => \dat_out_s[4]_i_13_n_0\
    );
\dat_out_s[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(4),
      I1 => \bd_mem_reg[26]_26\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(4),
      O => \dat_out_s[4]_i_6_n_0\
    );
\dat_out_s[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(4),
      I1 => \bd_mem_reg[30]_30\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(4),
      O => \dat_out_s[4]_i_7_n_0\
    );
\dat_out_s[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(4),
      I1 => \bd_mem_reg[18]_18\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(4),
      O => \dat_out_s[4]_i_8_n_0\
    );
\dat_out_s[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(4),
      I1 => \bd_mem_reg[22]_22\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(4),
      O => \dat_out_s[4]_i_9_n_0\
    );
\dat_out_s[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[5]_i_2_n_0\,
      I1 => \dat_out_s_reg[5]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[5]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[5]_i_5_n_0\,
      O => \dat_out_s[5]_i_1_n_0\
    );
\dat_out_s[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(5),
      I1 => \bd_mem_reg[10]_10\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(5),
      O => \dat_out_s[5]_i_10_n_0\
    );
\dat_out_s[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(5),
      I1 => \bd_mem_reg[14]_14\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(5),
      O => \dat_out_s[5]_i_11_n_0\
    );
\dat_out_s[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(5),
      I1 => \bd_mem_reg[2]_2\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(5),
      O => \dat_out_s[5]_i_12_n_0\
    );
\dat_out_s[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(5),
      I1 => \bd_mem_reg[6]_6\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(5),
      O => \dat_out_s[5]_i_13_n_0\
    );
\dat_out_s[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(5),
      I1 => \bd_mem_reg[26]_26\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(5),
      O => \dat_out_s[5]_i_6_n_0\
    );
\dat_out_s[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(5),
      I1 => \bd_mem_reg[30]_30\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(5),
      O => \dat_out_s[5]_i_7_n_0\
    );
\dat_out_s[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(5),
      I1 => \bd_mem_reg[18]_18\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(5),
      O => \dat_out_s[5]_i_8_n_0\
    );
\dat_out_s[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(5),
      I1 => \bd_mem_reg[22]_22\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(5),
      O => \dat_out_s[5]_i_9_n_0\
    );
\dat_out_s[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[6]_i_2_n_0\,
      I1 => \dat_out_s_reg[6]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[6]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[6]_i_5_n_0\,
      O => \dat_out_s[6]_i_1_n_0\
    );
\dat_out_s[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(6),
      I1 => \bd_mem_reg[10]_10\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(6),
      O => \dat_out_s[6]_i_10_n_0\
    );
\dat_out_s[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(6),
      I1 => \bd_mem_reg[14]_14\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(6),
      O => \dat_out_s[6]_i_11_n_0\
    );
\dat_out_s[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(6),
      I1 => \bd_mem_reg[2]_2\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(6),
      O => \dat_out_s[6]_i_12_n_0\
    );
\dat_out_s[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(6),
      I1 => \bd_mem_reg[6]_6\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(6),
      O => \dat_out_s[6]_i_13_n_0\
    );
\dat_out_s[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(6),
      I1 => \bd_mem_reg[26]_26\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(6),
      O => \dat_out_s[6]_i_6_n_0\
    );
\dat_out_s[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(6),
      I1 => \bd_mem_reg[30]_30\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(6),
      O => \dat_out_s[6]_i_7_n_0\
    );
\dat_out_s[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(6),
      I1 => \bd_mem_reg[18]_18\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(6),
      O => \dat_out_s[6]_i_8_n_0\
    );
\dat_out_s[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(6),
      I1 => \bd_mem_reg[22]_22\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(6),
      O => \dat_out_s[6]_i_9_n_0\
    );
\dat_out_s[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[7]_i_2_n_0\,
      I1 => \dat_out_s_reg[7]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[7]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[7]_i_5_n_0\,
      O => \dat_out_s[7]_i_1_n_0\
    );
\dat_out_s[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(7),
      I1 => \bd_mem_reg[10]_10\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(7),
      O => \dat_out_s[7]_i_10_n_0\
    );
\dat_out_s[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(7),
      I1 => \bd_mem_reg[14]_14\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(7),
      O => \dat_out_s[7]_i_11_n_0\
    );
\dat_out_s[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(7),
      I1 => \bd_mem_reg[2]_2\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(7),
      O => \dat_out_s[7]_i_12_n_0\
    );
\dat_out_s[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(7),
      I1 => \bd_mem_reg[6]_6\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(7),
      O => \dat_out_s[7]_i_13_n_0\
    );
\dat_out_s[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(7),
      I1 => \bd_mem_reg[26]_26\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(7),
      O => \dat_out_s[7]_i_6_n_0\
    );
\dat_out_s[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(7),
      I1 => \bd_mem_reg[30]_30\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(7),
      O => \dat_out_s[7]_i_7_n_0\
    );
\dat_out_s[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(7),
      I1 => \bd_mem_reg[18]_18\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(7),
      O => \dat_out_s[7]_i_8_n_0\
    );
\dat_out_s[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(7),
      I1 => \bd_mem_reg[22]_22\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(7),
      O => \dat_out_s[7]_i_9_n_0\
    );
\dat_out_s[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[8]_i_2_n_0\,
      I1 => \dat_out_s_reg[8]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[8]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[8]_i_5_n_0\,
      O => \dat_out_s[8]_i_1_n_0\
    );
\dat_out_s[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(8),
      I1 => \bd_mem_reg[10]_10\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(8),
      O => \dat_out_s[8]_i_10_n_0\
    );
\dat_out_s[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(8),
      I1 => \bd_mem_reg[14]_14\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(8),
      O => \dat_out_s[8]_i_11_n_0\
    );
\dat_out_s[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(8),
      I1 => \bd_mem_reg[2]_2\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(8),
      O => \dat_out_s[8]_i_12_n_0\
    );
\dat_out_s[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(8),
      I1 => \bd_mem_reg[6]_6\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(8),
      O => \dat_out_s[8]_i_13_n_0\
    );
\dat_out_s[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(8),
      I1 => \bd_mem_reg[26]_26\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(8),
      O => \dat_out_s[8]_i_6_n_0\
    );
\dat_out_s[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(8),
      I1 => \bd_mem_reg[30]_30\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(8),
      O => \dat_out_s[8]_i_7_n_0\
    );
\dat_out_s[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(8),
      I1 => \bd_mem_reg[18]_18\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(8),
      O => \dat_out_s[8]_i_8_n_0\
    );
\dat_out_s[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(8),
      I1 => \bd_mem_reg[22]_22\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(8),
      O => \dat_out_s[8]_i_9_n_0\
    );
\dat_out_s[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[9]_i_2_n_0\,
      I1 => \dat_out_s_reg[9]_i_3_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[9]_i_4_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[9]_i_5_n_0\,
      O => \dat_out_s[9]_i_1_n_0\
    );
\dat_out_s[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(9),
      I1 => \bd_mem_reg[10]_10\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(9),
      O => \dat_out_s[9]_i_10_n_0\
    );
\dat_out_s[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(9),
      I1 => \bd_mem_reg[14]_14\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(9),
      O => \dat_out_s[9]_i_11_n_0\
    );
\dat_out_s[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(9),
      I1 => \bd_mem_reg[2]_2\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(9),
      O => \dat_out_s[9]_i_12_n_0\
    );
\dat_out_s[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(9),
      I1 => \bd_mem_reg[6]_6\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(9),
      O => \dat_out_s[9]_i_13_n_0\
    );
\dat_out_s[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(9),
      I1 => \bd_mem_reg[26]_26\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(9),
      O => \dat_out_s[9]_i_6_n_0\
    );
\dat_out_s[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(9),
      I1 => \bd_mem_reg[30]_30\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(9),
      O => \dat_out_s[9]_i_7_n_0\
    );
\dat_out_s[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(9),
      I1 => \bd_mem_reg[18]_18\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(9),
      O => \dat_out_s[9]_i_8_n_0\
    );
\dat_out_s[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(9),
      I1 => \bd_mem_reg[22]_22\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(9),
      O => \dat_out_s[9]_i_9_n_0\
    );
\dat_out_s_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[0]_i_1_n_0\,
      Q => dat_out_s(0),
      R => '0'
    );
\dat_out_s_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[0]_i_6_n_0\,
      I1 => \dat_out_s[0]_i_7_n_0\,
      O => \dat_out_s_reg[0]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[0]_i_8_n_0\,
      I1 => \dat_out_s[0]_i_9_n_0\,
      O => \dat_out_s_reg[0]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[0]_i_10_n_0\,
      I1 => \dat_out_s[0]_i_11_n_0\,
      O => \dat_out_s_reg[0]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[0]_i_12_n_0\,
      I1 => \dat_out_s[0]_i_13_n_0\,
      O => \dat_out_s_reg[0]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[10]_i_1_n_0\,
      Q => dat_out_s(10),
      R => '0'
    );
\dat_out_s_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[10]_i_6_n_0\,
      I1 => \dat_out_s[10]_i_7_n_0\,
      O => \dat_out_s_reg[10]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[10]_i_8_n_0\,
      I1 => \dat_out_s[10]_i_9_n_0\,
      O => \dat_out_s_reg[10]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[10]_i_10_n_0\,
      I1 => \dat_out_s[10]_i_11_n_0\,
      O => \dat_out_s_reg[10]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[10]_i_12_n_0\,
      I1 => \dat_out_s[10]_i_13_n_0\,
      O => \dat_out_s_reg[10]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[11]_i_1_n_0\,
      Q => dat_out_s(11),
      R => '0'
    );
\dat_out_s_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[11]_i_6_n_0\,
      I1 => \dat_out_s[11]_i_7_n_0\,
      O => \dat_out_s_reg[11]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[11]_i_8_n_0\,
      I1 => \dat_out_s[11]_i_9_n_0\,
      O => \dat_out_s_reg[11]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[11]_i_10_n_0\,
      I1 => \dat_out_s[11]_i_11_n_0\,
      O => \dat_out_s_reg[11]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[11]_i_12_n_0\,
      I1 => \dat_out_s[11]_i_13_n_0\,
      O => \dat_out_s_reg[11]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[12]_i_1_n_0\,
      Q => dat_out_s(12),
      R => '0'
    );
\dat_out_s_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[12]_i_6_n_0\,
      I1 => \dat_out_s[12]_i_7_n_0\,
      O => \dat_out_s_reg[12]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[12]_i_8_n_0\,
      I1 => \dat_out_s[12]_i_9_n_0\,
      O => \dat_out_s_reg[12]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[12]_i_10_n_0\,
      I1 => \dat_out_s[12]_i_11_n_0\,
      O => \dat_out_s_reg[12]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[12]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[12]_i_12_n_0\,
      I1 => \dat_out_s[12]_i_13_n_0\,
      O => \dat_out_s_reg[12]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[13]_i_1_n_0\,
      Q => dat_out_s(13),
      R => '0'
    );
\dat_out_s_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[13]_i_6_n_0\,
      I1 => \dat_out_s[13]_i_7_n_0\,
      O => \dat_out_s_reg[13]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[13]_i_8_n_0\,
      I1 => \dat_out_s[13]_i_9_n_0\,
      O => \dat_out_s_reg[13]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[13]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[13]_i_10_n_0\,
      I1 => \dat_out_s[13]_i_11_n_0\,
      O => \dat_out_s_reg[13]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[13]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[13]_i_12_n_0\,
      I1 => \dat_out_s[13]_i_13_n_0\,
      O => \dat_out_s_reg[13]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[14]_i_1_n_0\,
      Q => dat_out_s(14),
      R => '0'
    );
\dat_out_s_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[14]_i_6_n_0\,
      I1 => \dat_out_s[14]_i_7_n_0\,
      O => \dat_out_s_reg[14]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[14]_i_8_n_0\,
      I1 => \dat_out_s[14]_i_9_n_0\,
      O => \dat_out_s_reg[14]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[14]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[14]_i_10_n_0\,
      I1 => \dat_out_s[14]_i_11_n_0\,
      O => \dat_out_s_reg[14]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[14]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[14]_i_12_n_0\,
      I1 => \dat_out_s[14]_i_13_n_0\,
      O => \dat_out_s_reg[14]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[15]_i_2_n_0\,
      Q => dat_out_s(15),
      R => '0'
    );
\dat_out_s_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[15]_i_7_n_0\,
      I1 => \dat_out_s[15]_i_8_n_0\,
      O => \dat_out_s_reg[15]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[15]_i_9_n_0\,
      I1 => \dat_out_s[15]_i_10_n_0\,
      O => \dat_out_s_reg[15]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[15]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[15]_i_11_n_0\,
      I1 => \dat_out_s[15]_i_12_n_0\,
      O => \dat_out_s_reg[15]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[15]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[15]_i_13_n_0\,
      I1 => \dat_out_s[15]_i_14_n_0\,
      O => \dat_out_s_reg[15]_i_6_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[1]_i_1_n_0\,
      Q => dat_out_s(1),
      R => '0'
    );
\dat_out_s_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[1]_i_6_n_0\,
      I1 => \dat_out_s[1]_i_7_n_0\,
      O => \dat_out_s_reg[1]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[1]_i_8_n_0\,
      I1 => \dat_out_s[1]_i_9_n_0\,
      O => \dat_out_s_reg[1]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[1]_i_10_n_0\,
      I1 => \dat_out_s[1]_i_11_n_0\,
      O => \dat_out_s_reg[1]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[1]_i_12_n_0\,
      I1 => \dat_out_s[1]_i_13_n_0\,
      O => \dat_out_s_reg[1]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[2]_i_1_n_0\,
      Q => dat_out_s(2),
      R => '0'
    );
\dat_out_s_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[2]_i_6_n_0\,
      I1 => \dat_out_s[2]_i_7_n_0\,
      O => \dat_out_s_reg[2]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[2]_i_8_n_0\,
      I1 => \dat_out_s[2]_i_9_n_0\,
      O => \dat_out_s_reg[2]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[2]_i_10_n_0\,
      I1 => \dat_out_s[2]_i_11_n_0\,
      O => \dat_out_s_reg[2]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[2]_i_12_n_0\,
      I1 => \dat_out_s[2]_i_13_n_0\,
      O => \dat_out_s_reg[2]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[3]_i_1_n_0\,
      Q => dat_out_s(3),
      R => '0'
    );
\dat_out_s_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[3]_i_6_n_0\,
      I1 => \dat_out_s[3]_i_7_n_0\,
      O => \dat_out_s_reg[3]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[3]_i_8_n_0\,
      I1 => \dat_out_s[3]_i_9_n_0\,
      O => \dat_out_s_reg[3]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[3]_i_10_n_0\,
      I1 => \dat_out_s[3]_i_11_n_0\,
      O => \dat_out_s_reg[3]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[3]_i_12_n_0\,
      I1 => \dat_out_s[3]_i_13_n_0\,
      O => \dat_out_s_reg[3]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[4]_i_1_n_0\,
      Q => dat_out_s(4),
      R => '0'
    );
\dat_out_s_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[4]_i_6_n_0\,
      I1 => \dat_out_s[4]_i_7_n_0\,
      O => \dat_out_s_reg[4]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[4]_i_8_n_0\,
      I1 => \dat_out_s[4]_i_9_n_0\,
      O => \dat_out_s_reg[4]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[4]_i_10_n_0\,
      I1 => \dat_out_s[4]_i_11_n_0\,
      O => \dat_out_s_reg[4]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[4]_i_12_n_0\,
      I1 => \dat_out_s[4]_i_13_n_0\,
      O => \dat_out_s_reg[4]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[5]_i_1_n_0\,
      Q => dat_out_s(5),
      R => '0'
    );
\dat_out_s_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[5]_i_6_n_0\,
      I1 => \dat_out_s[5]_i_7_n_0\,
      O => \dat_out_s_reg[5]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[5]_i_8_n_0\,
      I1 => \dat_out_s[5]_i_9_n_0\,
      O => \dat_out_s_reg[5]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[5]_i_10_n_0\,
      I1 => \dat_out_s[5]_i_11_n_0\,
      O => \dat_out_s_reg[5]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[5]_i_12_n_0\,
      I1 => \dat_out_s[5]_i_13_n_0\,
      O => \dat_out_s_reg[5]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[6]_i_1_n_0\,
      Q => dat_out_s(6),
      R => '0'
    );
\dat_out_s_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[6]_i_6_n_0\,
      I1 => \dat_out_s[6]_i_7_n_0\,
      O => \dat_out_s_reg[6]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[6]_i_8_n_0\,
      I1 => \dat_out_s[6]_i_9_n_0\,
      O => \dat_out_s_reg[6]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[6]_i_10_n_0\,
      I1 => \dat_out_s[6]_i_11_n_0\,
      O => \dat_out_s_reg[6]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[6]_i_12_n_0\,
      I1 => \dat_out_s[6]_i_13_n_0\,
      O => \dat_out_s_reg[6]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[7]_i_1_n_0\,
      Q => dat_out_s(7),
      R => '0'
    );
\dat_out_s_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[7]_i_6_n_0\,
      I1 => \dat_out_s[7]_i_7_n_0\,
      O => \dat_out_s_reg[7]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[7]_i_8_n_0\,
      I1 => \dat_out_s[7]_i_9_n_0\,
      O => \dat_out_s_reg[7]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[7]_i_10_n_0\,
      I1 => \dat_out_s[7]_i_11_n_0\,
      O => \dat_out_s_reg[7]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[7]_i_12_n_0\,
      I1 => \dat_out_s[7]_i_13_n_0\,
      O => \dat_out_s_reg[7]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[8]_i_1_n_0\,
      Q => dat_out_s(8),
      R => '0'
    );
\dat_out_s_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[8]_i_6_n_0\,
      I1 => \dat_out_s[8]_i_7_n_0\,
      O => \dat_out_s_reg[8]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[8]_i_8_n_0\,
      I1 => \dat_out_s[8]_i_9_n_0\,
      O => \dat_out_s_reg[8]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[8]_i_10_n_0\,
      I1 => \dat_out_s[8]_i_11_n_0\,
      O => \dat_out_s_reg[8]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[8]_i_12_n_0\,
      I1 => \dat_out_s[8]_i_13_n_0\,
      O => \dat_out_s_reg[8]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[9]_i_1_n_0\,
      Q => dat_out_s(9),
      R => '0'
    );
\dat_out_s_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[9]_i_6_n_0\,
      I1 => \dat_out_s[9]_i_7_n_0\,
      O => \dat_out_s_reg[9]_i_2_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[9]_i_8_n_0\,
      I1 => \dat_out_s[9]_i_9_n_0\,
      O => \dat_out_s_reg[9]_i_3_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[9]_i_10_n_0\,
      I1 => \dat_out_s[9]_i_11_n_0\,
      O => \dat_out_s_reg[9]_i_4_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[9]_i_12_n_0\,
      I1 => \dat_out_s[9]_i_13_n_0\,
      O => \dat_out_s_reg[9]_i_5_n_0\,
      S => s_rd_pnt_reg(2)
    );
\free_bd[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^free_bd\(0),
      O => \free_bd[0]_i_1_n_0\
    );
\free_bd[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^free_bd\(0),
      I1 => new_bw_reg_n_0,
      I2 => \^free_bd\(1),
      O => \free_bd[1]_i_1_n_0\
    );
\free_bd[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => \^free_bd\(0),
      I1 => new_bw_reg_n_0,
      I2 => \^free_bd\(2),
      I3 => \^free_bd\(1),
      O => \free_bd[2]_i_1_n_0\
    );
\free_bd[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => new_bw_reg_n_0,
      I1 => \^free_bd\(0),
      I2 => \^free_bd\(1),
      I3 => \^free_bd\(3),
      I4 => \^free_bd\(2),
      O => \free_bd[3]_i_1_n_0\
    );
\free_bd[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => new_bw_reg_n_0,
      I1 => last_a_cmp,
      I2 => a_cmp_rx_bd_w,
      O => \free_bd[4]_i_1_n_0\
    );
\free_bd[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => \^free_bd\(1),
      I1 => \^free_bd\(0),
      I2 => new_bw_reg_n_0,
      I3 => \^free_bd\(2),
      I4 => \^free_bd\(4),
      I5 => \^free_bd\(3),
      O => \free_bd[4]_i_2_n_0\
    );
\free_bd_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \free_bd[4]_i_1_n_0\,
      CLR => last_a_cmp_reg_0(0),
      D => \free_bd[0]_i_1_n_0\,
      Q => \^free_bd\(0)
    );
\free_bd_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \free_bd[4]_i_1_n_0\,
      CLR => last_a_cmp_reg_0(0),
      D => \free_bd[1]_i_1_n_0\,
      Q => \^free_bd\(1)
    );
\free_bd_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \free_bd[4]_i_1_n_0\,
      CLR => last_a_cmp_reg_0(0),
      D => \free_bd[2]_i_1_n_0\,
      Q => \^free_bd\(2)
    );
\free_bd_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \free_bd[4]_i_1_n_0\,
      D => \free_bd[3]_i_1_n_0\,
      PRE => last_a_cmp_reg_0(0),
      Q => \^free_bd\(3)
    );
\free_bd_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \free_bd[4]_i_1_n_0\,
      CLR => last_a_cmp_reg_0(0),
      D => \free_bd[4]_i_2_n_0\,
      Q => \^free_bd\(4)
    );
last_a_cmp_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => last_a_cmp,
      I1 => new_bw_reg_n_0,
      I2 => a_cmp_rx_bd_w,
      O => last_a_cmp_i_1_n_0
    );
last_a_cmp_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => '1',
      CLR => last_a_cmp_reg_0(0),
      D => last_a_cmp_i_1_n_0,
      Q => last_a_cmp
    );
\m_wr_pnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_wr_pnt_reg(0),
      O => \m_wr_pnt[0]_i_1_n_0\
    );
\m_wr_pnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_wr_pnt_reg(0),
      I1 => m_wr_pnt_reg(1),
      O => \p_0_in__0\(1)
    );
\m_wr_pnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m_wr_pnt_reg(0),
      I1 => m_wr_pnt_reg(1),
      I2 => m_wr_pnt_reg(2),
      O => \m_wr_pnt[2]_i_1_n_0\
    );
\m_wr_pnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => m_wr_pnt_reg(1),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(2),
      I3 => m_wr_pnt_reg(3),
      O => \p_0_in__0\(3)
    );
\m_wr_pnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(1),
      I3 => m_wr_pnt_reg(3),
      I4 => m_wr_pnt_reg(4),
      O => \p_0_in__0\(4)
    );
\m_wr_pnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \^e\(0),
      CLR => last_a_cmp_reg_0(0),
      D => \m_wr_pnt[0]_i_1_n_0\,
      Q => m_wr_pnt_reg(0)
    );
\m_wr_pnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \^e\(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0\(1),
      Q => m_wr_pnt_reg(1)
    );
\m_wr_pnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \^e\(0),
      CLR => last_a_cmp_reg_0(0),
      D => \m_wr_pnt[2]_i_1_n_0\,
      Q => m_wr_pnt_reg(2)
    );
\m_wr_pnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \^e\(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0\(3),
      Q => m_wr_pnt_reg(3)
    );
\m_wr_pnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \^e\(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0\(4),
      Q => m_wr_pnt_reg(4)
    );
new_bw_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^e\(0),
      I1 => write_cnt(0),
      I2 => write_cnt(1),
      O => new_bw_i_1_n_0
    );
new_bw_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => '1',
      CLR => last_a_cmp_reg_0(0),
      D => new_bw_i_1_n_0,
      Q => new_bw_reg_n_0
    );
\s_rd_pnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_rd_pnt_reg(0),
      O => \p_0_in__0__0\(0)
    );
\s_rd_pnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_rd_pnt_reg(0),
      I1 => s_rd_pnt_reg(1),
      O => \p_0_in__0__0\(1)
    );
\s_rd_pnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_rd_pnt_reg(0),
      I1 => s_rd_pnt_reg(1),
      I2 => s_rd_pnt_reg(2),
      O => \p_0_in__0__0\(2)
    );
\s_rd_pnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => s_rd_pnt_reg(1),
      I1 => s_rd_pnt_reg(0),
      I2 => s_rd_pnt_reg(2),
      I3 => s_rd_pnt_reg(3),
      O => \p_0_in__0__0\(3)
    );
\s_rd_pnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => s_rd_pnt_reg(2),
      I1 => s_rd_pnt_reg(0),
      I2 => s_rd_pnt_reg(1),
      I3 => s_rd_pnt_reg(3),
      I4 => s_rd_pnt_reg(4),
      O => \p_0_in__0__0\(4)
    );
\s_rd_pnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => ack_o_s_reg_0(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0__0\(0),
      Q => s_rd_pnt_reg(0)
    );
\s_rd_pnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => ack_o_s_reg_0(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0__0\(1),
      Q => s_rd_pnt_reg(1)
    );
\s_rd_pnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => ack_o_s_reg_0(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0__0\(2),
      Q => s_rd_pnt_reg(2)
    );
\s_rd_pnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => ack_o_s_reg_0(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0__0\(3),
      Q => s_rd_pnt_reg(3)
    );
\s_rd_pnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => ack_o_s_reg_0(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0__0\(4),
      Q => s_rd_pnt_reg(4)
    );
\state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \^free_bd\(0),
      I1 => \^free_bd\(4),
      I2 => \^free_bd\(3),
      I3 => \^free_bd\(2),
      I4 => \^free_bd\(1),
      O => \free_bd_reg[0]_0\
    );
\write_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_cnt(0),
      O => p_0_in(0)
    );
\write_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => we_m_rx_bd,
      I1 => \^free_bd\(3),
      I2 => \^free_bd\(2),
      I3 => \^free_bd\(0),
      I4 => \^free_bd\(4),
      I5 => \^free_bd\(1),
      O => \^e\(0)
    );
\write_cnt[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_cnt(0),
      I1 => write_cnt(1),
      O => p_0_in(1)
    );
\write_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \^e\(0),
      CLR => last_a_cmp_reg_0(0),
      D => p_0_in(0),
      Q => write_cnt(0)
    );
\write_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \s_rd_pnt_reg[4]_0\,
      CE => \^e\(0),
      CLR => last_a_cmp_reg_0(0),
      D => p_0_in(1),
      Q => write_cnt(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_bd_0 is
  port (
    \free_bd_reg[0]_0\ : out STD_LOGIC;
    free_bd : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \free_bd_reg[2]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ack_o_s : out STD_LOGIC;
    dat_out_s : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \Dat_Int_Status_reg[0]\ : in STD_LOGIC;
    \bd_mem_reg[31][15]_0\ : in STD_LOGIC;
    last_a_cmp_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ack_o_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dat_out_s_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bd_mem_reg[31][0]_0\ : in STD_LOGIC;
    we_m_tx_bd : in STD_LOGIC;
    a_cmp_tx_bd_w : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sd_bd_0 : entity is "sd_bd";
end sd_bd_0;

architecture STRUCTURE of sd_bd_0 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bd_mem[0][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[10][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[11][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[12][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[13][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[14][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[15][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[16][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[17][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[18][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[19][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[1][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[20][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[21][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[22][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[23][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[24][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[25][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[26][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[27][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[28][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[29][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[2][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[30][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[31][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[3][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[4][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[5][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[6][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[7][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[8][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem[9][15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bd_mem_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[10]_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[11]_11\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[12]_12\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[13]_13\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[14]_14\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[15]_15\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[16]_16\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[17]_17\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[18]_18\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[19]_19\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[20]_20\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[21]_21\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[22]_22\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[23]_23\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[24]_24\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[25]_25\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[26]_26\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[27]_27\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[28]_28\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[29]_29\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[2]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[30]_30\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[31]_31\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[3]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[4]_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[5]_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[6]_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[7]_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[8]_8\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bd_mem_reg[9]_9\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dat_out_s[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[10]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[12]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[13]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[14]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_14__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[1]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[5]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[6]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[8]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_10__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_11__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_12__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_13__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_7__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_8__0_n_0\ : STD_LOGIC;
  signal \dat_out_s[9]_i_9__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[13]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[13]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[5]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \dat_out_s_reg[9]_i_5__0_n_0\ : STD_LOGIC;
  signal \^free_bd\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \free_bd[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \free_bd[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \free_bd[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \free_bd[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \free_bd[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \free_bd[4]_i_2__0_n_0\ : STD_LOGIC;
  signal last_a_cmp : STD_LOGIC;
  signal \last_a_cmp_i_1__0_n_0\ : STD_LOGIC;
  signal \m_wr_pnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_wr_pnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal m_wr_pnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \new_bw_i_1__0_n_0\ : STD_LOGIC;
  signal new_bw_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal s_rd_pnt_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal write_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \free_bd[0]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \free_bd[1]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \free_bd[2]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \m_wr_pnt[1]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \m_wr_pnt[2]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \m_wr_pnt[3]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \m_wr_pnt[4]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \s_rd_pnt[1]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \s_rd_pnt[2]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \s_rd_pnt[3]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \s_rd_pnt[4]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \state[2]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \write_cnt[0]_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \write_cnt[1]_i_2__0\ : label is "soft_lutpair196";
begin
  E(0) <= \^e\(0);
  free_bd(4 downto 0) <= \^free_bd\(4 downto 0);
\Dat_Int_Status[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \^free_bd\(2),
      I1 => \^free_bd\(3),
      I2 => \^free_bd\(0),
      I3 => \^free_bd\(1),
      I4 => \^free_bd\(4),
      I5 => \Dat_Int_Status_reg[0]\,
      O => \free_bd_reg[2]_0\
    );
ack_o_s_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => '1',
      CLR => last_a_cmp_reg_0(0),
      D => ack_o_s_reg_0(0),
      Q => ack_o_s
    );
\bd_mem[0][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[0][15]_i_1__0_n_0\
    );
\bd_mem[10][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(3),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[10][15]_i_1__0_n_0\
    );
\bd_mem[11][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(3),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[11][15]_i_1__0_n_0\
    );
\bd_mem[12][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(1),
      I2 => m_wr_pnt_reg(3),
      I3 => m_wr_pnt_reg(0),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[12][15]_i_1__0_n_0\
    );
\bd_mem[13][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(3),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[13][15]_i_1__0_n_0\
    );
\bd_mem[14][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(3),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(2),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[14][15]_i_1__0_n_0\
    );
\bd_mem[15][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(4),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[15][15]_i_1__0_n_0\
    );
\bd_mem[16][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(0),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(1),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(4),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[16][15]_i_1__0_n_0\
    );
\bd_mem[17][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(1),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(4),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[17][15]_i_1__0_n_0\
    );
\bd_mem[18][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(0),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(4),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[18][15]_i_1__0_n_0\
    );
\bd_mem[19][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(2),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[19][15]_i_1__0_n_0\
    );
\bd_mem[1][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(1),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[1][15]_i_1__0_n_0\
    );
\bd_mem[20][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(1),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(4),
      I3 => m_wr_pnt_reg(0),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[20][15]_i_1__0_n_0\
    );
\bd_mem[21][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(1),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[21][15]_i_1__0_n_0\
    );
\bd_mem[22][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(2),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[22][15]_i_1__0_n_0\
    );
\bd_mem[23][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[23][15]_i_1__0_n_0\
    );
\bd_mem[24][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(0),
      I1 => m_wr_pnt_reg(1),
      I2 => m_wr_pnt_reg(3),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(4),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[24][15]_i_1__0_n_0\
    );
\bd_mem[25][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(3),
      I1 => m_wr_pnt_reg(1),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(4),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[25][15]_i_1__0_n_0\
    );
\bd_mem[26][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(3),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(4),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[26][15]_i_1__0_n_0\
    );
\bd_mem[27][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[27][15]_i_1__0_n_0\
    );
\bd_mem[28][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(3),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(4),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[28][15]_i_1__0_n_0\
    );
\bd_mem[29][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(4),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[29][15]_i_1__0_n_0\
    );
\bd_mem[2][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[2][15]_i_1__0_n_0\
    );
\bd_mem[30][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(4),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[30][15]_i_1__0_n_0\
    );
\bd_mem[31][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[31][15]_i_1__0_n_0\
    );
\bd_mem[3][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(1),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[3][15]_i_1__0_n_0\
    );
\bd_mem[4][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(1),
      I3 => m_wr_pnt_reg(0),
      I4 => m_wr_pnt_reg(2),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[4][15]_i_1__0_n_0\
    );
\bd_mem[5][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(2),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[5][15]_i_1__0_n_0\
    );
\bd_mem[6][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(3),
      I2 => m_wr_pnt_reg(2),
      I3 => m_wr_pnt_reg(0),
      I4 => m_wr_pnt_reg(1),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[6][15]_i_1__0_n_0\
    );
\bd_mem[7][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(4),
      I2 => m_wr_pnt_reg(0),
      I3 => m_wr_pnt_reg(1),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[7][15]_i_1__0_n_0\
    );
\bd_mem[8][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(1),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(3),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[8][15]_i_1__0_n_0\
    );
\bd_mem[9][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => m_wr_pnt_reg(4),
      I1 => m_wr_pnt_reg(1),
      I2 => m_wr_pnt_reg(3),
      I3 => m_wr_pnt_reg(2),
      I4 => m_wr_pnt_reg(0),
      I5 => \bd_mem_reg[31][0]_0\,
      O => \bd_mem[9][15]_i_1__0_n_0\
    );
\bd_mem_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[0]_0\(0),
      R => '0'
    );
\bd_mem_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[0]_0\(10),
      R => '0'
    );
\bd_mem_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[0]_0\(11),
      R => '0'
    );
\bd_mem_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[0]_0\(12),
      R => '0'
    );
\bd_mem_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[0]_0\(13),
      R => '0'
    );
\bd_mem_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[0]_0\(14),
      R => '0'
    );
\bd_mem_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[0]_0\(15),
      R => '0'
    );
\bd_mem_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[0]_0\(1),
      R => '0'
    );
\bd_mem_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[0]_0\(2),
      R => '0'
    );
\bd_mem_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[0]_0\(3),
      R => '0'
    );
\bd_mem_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[0]_0\(4),
      R => '0'
    );
\bd_mem_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[0]_0\(5),
      R => '0'
    );
\bd_mem_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[0]_0\(6),
      R => '0'
    );
\bd_mem_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[0]_0\(7),
      R => '0'
    );
\bd_mem_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[0]_0\(8),
      R => '0'
    );
\bd_mem_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[0][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[0]_0\(9),
      R => '0'
    );
\bd_mem_reg[10][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[10]_10\(0),
      R => '0'
    );
\bd_mem_reg[10][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[10]_10\(10),
      R => '0'
    );
\bd_mem_reg[10][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[10]_10\(11),
      R => '0'
    );
\bd_mem_reg[10][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[10]_10\(12),
      R => '0'
    );
\bd_mem_reg[10][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[10]_10\(13),
      R => '0'
    );
\bd_mem_reg[10][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[10]_10\(14),
      R => '0'
    );
\bd_mem_reg[10][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[10]_10\(15),
      R => '0'
    );
\bd_mem_reg[10][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[10]_10\(1),
      R => '0'
    );
\bd_mem_reg[10][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[10]_10\(2),
      R => '0'
    );
\bd_mem_reg[10][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[10]_10\(3),
      R => '0'
    );
\bd_mem_reg[10][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[10]_10\(4),
      R => '0'
    );
\bd_mem_reg[10][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[10]_10\(5),
      R => '0'
    );
\bd_mem_reg[10][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[10]_10\(6),
      R => '0'
    );
\bd_mem_reg[10][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[10]_10\(7),
      R => '0'
    );
\bd_mem_reg[10][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[10]_10\(8),
      R => '0'
    );
\bd_mem_reg[10][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[10][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[10]_10\(9),
      R => '0'
    );
\bd_mem_reg[11][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[11]_11\(0),
      R => '0'
    );
\bd_mem_reg[11][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[11]_11\(10),
      R => '0'
    );
\bd_mem_reg[11][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[11]_11\(11),
      R => '0'
    );
\bd_mem_reg[11][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[11]_11\(12),
      R => '0'
    );
\bd_mem_reg[11][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[11]_11\(13),
      R => '0'
    );
\bd_mem_reg[11][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[11]_11\(14),
      R => '0'
    );
\bd_mem_reg[11][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[11]_11\(15),
      R => '0'
    );
\bd_mem_reg[11][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[11]_11\(1),
      R => '0'
    );
\bd_mem_reg[11][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[11]_11\(2),
      R => '0'
    );
\bd_mem_reg[11][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[11]_11\(3),
      R => '0'
    );
\bd_mem_reg[11][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[11]_11\(4),
      R => '0'
    );
\bd_mem_reg[11][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[11]_11\(5),
      R => '0'
    );
\bd_mem_reg[11][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[11]_11\(6),
      R => '0'
    );
\bd_mem_reg[11][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[11]_11\(7),
      R => '0'
    );
\bd_mem_reg[11][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[11]_11\(8),
      R => '0'
    );
\bd_mem_reg[11][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[11][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[11]_11\(9),
      R => '0'
    );
\bd_mem_reg[12][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[12]_12\(0),
      R => '0'
    );
\bd_mem_reg[12][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[12]_12\(10),
      R => '0'
    );
\bd_mem_reg[12][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[12]_12\(11),
      R => '0'
    );
\bd_mem_reg[12][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[12]_12\(12),
      R => '0'
    );
\bd_mem_reg[12][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[12]_12\(13),
      R => '0'
    );
\bd_mem_reg[12][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[12]_12\(14),
      R => '0'
    );
\bd_mem_reg[12][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[12]_12\(15),
      R => '0'
    );
\bd_mem_reg[12][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[12]_12\(1),
      R => '0'
    );
\bd_mem_reg[12][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[12]_12\(2),
      R => '0'
    );
\bd_mem_reg[12][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[12]_12\(3),
      R => '0'
    );
\bd_mem_reg[12][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[12]_12\(4),
      R => '0'
    );
\bd_mem_reg[12][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[12]_12\(5),
      R => '0'
    );
\bd_mem_reg[12][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[12]_12\(6),
      R => '0'
    );
\bd_mem_reg[12][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[12]_12\(7),
      R => '0'
    );
\bd_mem_reg[12][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[12]_12\(8),
      R => '0'
    );
\bd_mem_reg[12][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[12][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[12]_12\(9),
      R => '0'
    );
\bd_mem_reg[13][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[13]_13\(0),
      R => '0'
    );
\bd_mem_reg[13][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[13]_13\(10),
      R => '0'
    );
\bd_mem_reg[13][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[13]_13\(11),
      R => '0'
    );
\bd_mem_reg[13][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[13]_13\(12),
      R => '0'
    );
\bd_mem_reg[13][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[13]_13\(13),
      R => '0'
    );
\bd_mem_reg[13][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[13]_13\(14),
      R => '0'
    );
\bd_mem_reg[13][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[13]_13\(15),
      R => '0'
    );
\bd_mem_reg[13][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[13]_13\(1),
      R => '0'
    );
\bd_mem_reg[13][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[13]_13\(2),
      R => '0'
    );
\bd_mem_reg[13][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[13]_13\(3),
      R => '0'
    );
\bd_mem_reg[13][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[13]_13\(4),
      R => '0'
    );
\bd_mem_reg[13][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[13]_13\(5),
      R => '0'
    );
\bd_mem_reg[13][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[13]_13\(6),
      R => '0'
    );
\bd_mem_reg[13][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[13]_13\(7),
      R => '0'
    );
\bd_mem_reg[13][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[13]_13\(8),
      R => '0'
    );
\bd_mem_reg[13][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[13][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[13]_13\(9),
      R => '0'
    );
\bd_mem_reg[14][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[14]_14\(0),
      R => '0'
    );
\bd_mem_reg[14][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[14]_14\(10),
      R => '0'
    );
\bd_mem_reg[14][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[14]_14\(11),
      R => '0'
    );
\bd_mem_reg[14][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[14]_14\(12),
      R => '0'
    );
\bd_mem_reg[14][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[14]_14\(13),
      R => '0'
    );
\bd_mem_reg[14][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[14]_14\(14),
      R => '0'
    );
\bd_mem_reg[14][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[14]_14\(15),
      R => '0'
    );
\bd_mem_reg[14][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[14]_14\(1),
      R => '0'
    );
\bd_mem_reg[14][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[14]_14\(2),
      R => '0'
    );
\bd_mem_reg[14][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[14]_14\(3),
      R => '0'
    );
\bd_mem_reg[14][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[14]_14\(4),
      R => '0'
    );
\bd_mem_reg[14][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[14]_14\(5),
      R => '0'
    );
\bd_mem_reg[14][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[14]_14\(6),
      R => '0'
    );
\bd_mem_reg[14][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[14]_14\(7),
      R => '0'
    );
\bd_mem_reg[14][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[14]_14\(8),
      R => '0'
    );
\bd_mem_reg[14][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[14][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[14]_14\(9),
      R => '0'
    );
\bd_mem_reg[15][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[15]_15\(0),
      R => '0'
    );
\bd_mem_reg[15][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[15]_15\(10),
      R => '0'
    );
\bd_mem_reg[15][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[15]_15\(11),
      R => '0'
    );
\bd_mem_reg[15][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[15]_15\(12),
      R => '0'
    );
\bd_mem_reg[15][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[15]_15\(13),
      R => '0'
    );
\bd_mem_reg[15][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[15]_15\(14),
      R => '0'
    );
\bd_mem_reg[15][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[15]_15\(15),
      R => '0'
    );
\bd_mem_reg[15][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[15]_15\(1),
      R => '0'
    );
\bd_mem_reg[15][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[15]_15\(2),
      R => '0'
    );
\bd_mem_reg[15][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[15]_15\(3),
      R => '0'
    );
\bd_mem_reg[15][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[15]_15\(4),
      R => '0'
    );
\bd_mem_reg[15][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[15]_15\(5),
      R => '0'
    );
\bd_mem_reg[15][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[15]_15\(6),
      R => '0'
    );
\bd_mem_reg[15][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[15]_15\(7),
      R => '0'
    );
\bd_mem_reg[15][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[15]_15\(8),
      R => '0'
    );
\bd_mem_reg[15][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[15][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[15]_15\(9),
      R => '0'
    );
\bd_mem_reg[16][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[16]_16\(0),
      R => '0'
    );
\bd_mem_reg[16][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[16]_16\(10),
      R => '0'
    );
\bd_mem_reg[16][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[16]_16\(11),
      R => '0'
    );
\bd_mem_reg[16][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[16]_16\(12),
      R => '0'
    );
\bd_mem_reg[16][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[16]_16\(13),
      R => '0'
    );
\bd_mem_reg[16][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[16]_16\(14),
      R => '0'
    );
\bd_mem_reg[16][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[16]_16\(15),
      R => '0'
    );
\bd_mem_reg[16][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[16]_16\(1),
      R => '0'
    );
\bd_mem_reg[16][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[16]_16\(2),
      R => '0'
    );
\bd_mem_reg[16][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[16]_16\(3),
      R => '0'
    );
\bd_mem_reg[16][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[16]_16\(4),
      R => '0'
    );
\bd_mem_reg[16][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[16]_16\(5),
      R => '0'
    );
\bd_mem_reg[16][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[16]_16\(6),
      R => '0'
    );
\bd_mem_reg[16][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[16]_16\(7),
      R => '0'
    );
\bd_mem_reg[16][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[16]_16\(8),
      R => '0'
    );
\bd_mem_reg[16][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[16][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[16]_16\(9),
      R => '0'
    );
\bd_mem_reg[17][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[17]_17\(0),
      R => '0'
    );
\bd_mem_reg[17][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[17]_17\(10),
      R => '0'
    );
\bd_mem_reg[17][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[17]_17\(11),
      R => '0'
    );
\bd_mem_reg[17][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[17]_17\(12),
      R => '0'
    );
\bd_mem_reg[17][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[17]_17\(13),
      R => '0'
    );
\bd_mem_reg[17][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[17]_17\(14),
      R => '0'
    );
\bd_mem_reg[17][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[17]_17\(15),
      R => '0'
    );
\bd_mem_reg[17][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[17]_17\(1),
      R => '0'
    );
\bd_mem_reg[17][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[17]_17\(2),
      R => '0'
    );
\bd_mem_reg[17][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[17]_17\(3),
      R => '0'
    );
\bd_mem_reg[17][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[17]_17\(4),
      R => '0'
    );
\bd_mem_reg[17][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[17]_17\(5),
      R => '0'
    );
\bd_mem_reg[17][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[17]_17\(6),
      R => '0'
    );
\bd_mem_reg[17][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[17]_17\(7),
      R => '0'
    );
\bd_mem_reg[17][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[17]_17\(8),
      R => '0'
    );
\bd_mem_reg[17][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[17][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[17]_17\(9),
      R => '0'
    );
\bd_mem_reg[18][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[18]_18\(0),
      R => '0'
    );
\bd_mem_reg[18][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[18]_18\(10),
      R => '0'
    );
\bd_mem_reg[18][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[18]_18\(11),
      R => '0'
    );
\bd_mem_reg[18][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[18]_18\(12),
      R => '0'
    );
\bd_mem_reg[18][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[18]_18\(13),
      R => '0'
    );
\bd_mem_reg[18][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[18]_18\(14),
      R => '0'
    );
\bd_mem_reg[18][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[18]_18\(15),
      R => '0'
    );
\bd_mem_reg[18][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[18]_18\(1),
      R => '0'
    );
\bd_mem_reg[18][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[18]_18\(2),
      R => '0'
    );
\bd_mem_reg[18][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[18]_18\(3),
      R => '0'
    );
\bd_mem_reg[18][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[18]_18\(4),
      R => '0'
    );
\bd_mem_reg[18][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[18]_18\(5),
      R => '0'
    );
\bd_mem_reg[18][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[18]_18\(6),
      R => '0'
    );
\bd_mem_reg[18][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[18]_18\(7),
      R => '0'
    );
\bd_mem_reg[18][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[18]_18\(8),
      R => '0'
    );
\bd_mem_reg[18][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[18][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[18]_18\(9),
      R => '0'
    );
\bd_mem_reg[19][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[19]_19\(0),
      R => '0'
    );
\bd_mem_reg[19][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[19]_19\(10),
      R => '0'
    );
\bd_mem_reg[19][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[19]_19\(11),
      R => '0'
    );
\bd_mem_reg[19][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[19]_19\(12),
      R => '0'
    );
\bd_mem_reg[19][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[19]_19\(13),
      R => '0'
    );
\bd_mem_reg[19][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[19]_19\(14),
      R => '0'
    );
\bd_mem_reg[19][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[19]_19\(15),
      R => '0'
    );
\bd_mem_reg[19][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[19]_19\(1),
      R => '0'
    );
\bd_mem_reg[19][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[19]_19\(2),
      R => '0'
    );
\bd_mem_reg[19][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[19]_19\(3),
      R => '0'
    );
\bd_mem_reg[19][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[19]_19\(4),
      R => '0'
    );
\bd_mem_reg[19][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[19]_19\(5),
      R => '0'
    );
\bd_mem_reg[19][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[19]_19\(6),
      R => '0'
    );
\bd_mem_reg[19][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[19]_19\(7),
      R => '0'
    );
\bd_mem_reg[19][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[19]_19\(8),
      R => '0'
    );
\bd_mem_reg[19][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[19][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[19]_19\(9),
      R => '0'
    );
\bd_mem_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[1]_1\(0),
      R => '0'
    );
\bd_mem_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[1]_1\(10),
      R => '0'
    );
\bd_mem_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[1]_1\(11),
      R => '0'
    );
\bd_mem_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[1]_1\(12),
      R => '0'
    );
\bd_mem_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[1]_1\(13),
      R => '0'
    );
\bd_mem_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[1]_1\(14),
      R => '0'
    );
\bd_mem_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[1]_1\(15),
      R => '0'
    );
\bd_mem_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[1]_1\(1),
      R => '0'
    );
\bd_mem_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[1]_1\(2),
      R => '0'
    );
\bd_mem_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[1]_1\(3),
      R => '0'
    );
\bd_mem_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[1]_1\(4),
      R => '0'
    );
\bd_mem_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[1]_1\(5),
      R => '0'
    );
\bd_mem_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[1]_1\(6),
      R => '0'
    );
\bd_mem_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[1]_1\(7),
      R => '0'
    );
\bd_mem_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[1]_1\(8),
      R => '0'
    );
\bd_mem_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[1][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[1]_1\(9),
      R => '0'
    );
\bd_mem_reg[20][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[20]_20\(0),
      R => '0'
    );
\bd_mem_reg[20][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[20]_20\(10),
      R => '0'
    );
\bd_mem_reg[20][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[20]_20\(11),
      R => '0'
    );
\bd_mem_reg[20][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[20]_20\(12),
      R => '0'
    );
\bd_mem_reg[20][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[20]_20\(13),
      R => '0'
    );
\bd_mem_reg[20][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[20]_20\(14),
      R => '0'
    );
\bd_mem_reg[20][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[20]_20\(15),
      R => '0'
    );
\bd_mem_reg[20][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[20]_20\(1),
      R => '0'
    );
\bd_mem_reg[20][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[20]_20\(2),
      R => '0'
    );
\bd_mem_reg[20][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[20]_20\(3),
      R => '0'
    );
\bd_mem_reg[20][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[20]_20\(4),
      R => '0'
    );
\bd_mem_reg[20][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[20]_20\(5),
      R => '0'
    );
\bd_mem_reg[20][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[20]_20\(6),
      R => '0'
    );
\bd_mem_reg[20][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[20]_20\(7),
      R => '0'
    );
\bd_mem_reg[20][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[20]_20\(8),
      R => '0'
    );
\bd_mem_reg[20][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[20][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[20]_20\(9),
      R => '0'
    );
\bd_mem_reg[21][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[21]_21\(0),
      R => '0'
    );
\bd_mem_reg[21][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[21]_21\(10),
      R => '0'
    );
\bd_mem_reg[21][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[21]_21\(11),
      R => '0'
    );
\bd_mem_reg[21][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[21]_21\(12),
      R => '0'
    );
\bd_mem_reg[21][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[21]_21\(13),
      R => '0'
    );
\bd_mem_reg[21][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[21]_21\(14),
      R => '0'
    );
\bd_mem_reg[21][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[21]_21\(15),
      R => '0'
    );
\bd_mem_reg[21][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[21]_21\(1),
      R => '0'
    );
\bd_mem_reg[21][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[21]_21\(2),
      R => '0'
    );
\bd_mem_reg[21][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[21]_21\(3),
      R => '0'
    );
\bd_mem_reg[21][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[21]_21\(4),
      R => '0'
    );
\bd_mem_reg[21][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[21]_21\(5),
      R => '0'
    );
\bd_mem_reg[21][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[21]_21\(6),
      R => '0'
    );
\bd_mem_reg[21][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[21]_21\(7),
      R => '0'
    );
\bd_mem_reg[21][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[21]_21\(8),
      R => '0'
    );
\bd_mem_reg[21][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[21][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[21]_21\(9),
      R => '0'
    );
\bd_mem_reg[22][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[22]_22\(0),
      R => '0'
    );
\bd_mem_reg[22][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[22]_22\(10),
      R => '0'
    );
\bd_mem_reg[22][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[22]_22\(11),
      R => '0'
    );
\bd_mem_reg[22][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[22]_22\(12),
      R => '0'
    );
\bd_mem_reg[22][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[22]_22\(13),
      R => '0'
    );
\bd_mem_reg[22][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[22]_22\(14),
      R => '0'
    );
\bd_mem_reg[22][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[22]_22\(15),
      R => '0'
    );
\bd_mem_reg[22][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[22]_22\(1),
      R => '0'
    );
\bd_mem_reg[22][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[22]_22\(2),
      R => '0'
    );
\bd_mem_reg[22][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[22]_22\(3),
      R => '0'
    );
\bd_mem_reg[22][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[22]_22\(4),
      R => '0'
    );
\bd_mem_reg[22][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[22]_22\(5),
      R => '0'
    );
\bd_mem_reg[22][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[22]_22\(6),
      R => '0'
    );
\bd_mem_reg[22][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[22]_22\(7),
      R => '0'
    );
\bd_mem_reg[22][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[22]_22\(8),
      R => '0'
    );
\bd_mem_reg[22][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[22][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[22]_22\(9),
      R => '0'
    );
\bd_mem_reg[23][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[23]_23\(0),
      R => '0'
    );
\bd_mem_reg[23][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[23]_23\(10),
      R => '0'
    );
\bd_mem_reg[23][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[23]_23\(11),
      R => '0'
    );
\bd_mem_reg[23][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[23]_23\(12),
      R => '0'
    );
\bd_mem_reg[23][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[23]_23\(13),
      R => '0'
    );
\bd_mem_reg[23][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[23]_23\(14),
      R => '0'
    );
\bd_mem_reg[23][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[23]_23\(15),
      R => '0'
    );
\bd_mem_reg[23][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[23]_23\(1),
      R => '0'
    );
\bd_mem_reg[23][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[23]_23\(2),
      R => '0'
    );
\bd_mem_reg[23][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[23]_23\(3),
      R => '0'
    );
\bd_mem_reg[23][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[23]_23\(4),
      R => '0'
    );
\bd_mem_reg[23][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[23]_23\(5),
      R => '0'
    );
\bd_mem_reg[23][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[23]_23\(6),
      R => '0'
    );
\bd_mem_reg[23][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[23]_23\(7),
      R => '0'
    );
\bd_mem_reg[23][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[23]_23\(8),
      R => '0'
    );
\bd_mem_reg[23][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[23][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[23]_23\(9),
      R => '0'
    );
\bd_mem_reg[24][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[24]_24\(0),
      R => '0'
    );
\bd_mem_reg[24][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[24]_24\(10),
      R => '0'
    );
\bd_mem_reg[24][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[24]_24\(11),
      R => '0'
    );
\bd_mem_reg[24][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[24]_24\(12),
      R => '0'
    );
\bd_mem_reg[24][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[24]_24\(13),
      R => '0'
    );
\bd_mem_reg[24][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[24]_24\(14),
      R => '0'
    );
\bd_mem_reg[24][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[24]_24\(15),
      R => '0'
    );
\bd_mem_reg[24][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[24]_24\(1),
      R => '0'
    );
\bd_mem_reg[24][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[24]_24\(2),
      R => '0'
    );
\bd_mem_reg[24][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[24]_24\(3),
      R => '0'
    );
\bd_mem_reg[24][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[24]_24\(4),
      R => '0'
    );
\bd_mem_reg[24][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[24]_24\(5),
      R => '0'
    );
\bd_mem_reg[24][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[24]_24\(6),
      R => '0'
    );
\bd_mem_reg[24][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[24]_24\(7),
      R => '0'
    );
\bd_mem_reg[24][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[24]_24\(8),
      R => '0'
    );
\bd_mem_reg[24][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[24][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[24]_24\(9),
      R => '0'
    );
\bd_mem_reg[25][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[25]_25\(0),
      R => '0'
    );
\bd_mem_reg[25][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[25]_25\(10),
      R => '0'
    );
\bd_mem_reg[25][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[25]_25\(11),
      R => '0'
    );
\bd_mem_reg[25][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[25]_25\(12),
      R => '0'
    );
\bd_mem_reg[25][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[25]_25\(13),
      R => '0'
    );
\bd_mem_reg[25][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[25]_25\(14),
      R => '0'
    );
\bd_mem_reg[25][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[25]_25\(15),
      R => '0'
    );
\bd_mem_reg[25][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[25]_25\(1),
      R => '0'
    );
\bd_mem_reg[25][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[25]_25\(2),
      R => '0'
    );
\bd_mem_reg[25][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[25]_25\(3),
      R => '0'
    );
\bd_mem_reg[25][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[25]_25\(4),
      R => '0'
    );
\bd_mem_reg[25][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[25]_25\(5),
      R => '0'
    );
\bd_mem_reg[25][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[25]_25\(6),
      R => '0'
    );
\bd_mem_reg[25][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[25]_25\(7),
      R => '0'
    );
\bd_mem_reg[25][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[25]_25\(8),
      R => '0'
    );
\bd_mem_reg[25][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[25][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[25]_25\(9),
      R => '0'
    );
\bd_mem_reg[26][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[26]_26\(0),
      R => '0'
    );
\bd_mem_reg[26][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[26]_26\(10),
      R => '0'
    );
\bd_mem_reg[26][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[26]_26\(11),
      R => '0'
    );
\bd_mem_reg[26][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[26]_26\(12),
      R => '0'
    );
\bd_mem_reg[26][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[26]_26\(13),
      R => '0'
    );
\bd_mem_reg[26][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[26]_26\(14),
      R => '0'
    );
\bd_mem_reg[26][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[26]_26\(15),
      R => '0'
    );
\bd_mem_reg[26][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[26]_26\(1),
      R => '0'
    );
\bd_mem_reg[26][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[26]_26\(2),
      R => '0'
    );
\bd_mem_reg[26][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[26]_26\(3),
      R => '0'
    );
\bd_mem_reg[26][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[26]_26\(4),
      R => '0'
    );
\bd_mem_reg[26][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[26]_26\(5),
      R => '0'
    );
\bd_mem_reg[26][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[26]_26\(6),
      R => '0'
    );
\bd_mem_reg[26][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[26]_26\(7),
      R => '0'
    );
\bd_mem_reg[26][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[26]_26\(8),
      R => '0'
    );
\bd_mem_reg[26][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[26][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[26]_26\(9),
      R => '0'
    );
\bd_mem_reg[27][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[27]_27\(0),
      R => '0'
    );
\bd_mem_reg[27][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[27]_27\(10),
      R => '0'
    );
\bd_mem_reg[27][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[27]_27\(11),
      R => '0'
    );
\bd_mem_reg[27][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[27]_27\(12),
      R => '0'
    );
\bd_mem_reg[27][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[27]_27\(13),
      R => '0'
    );
\bd_mem_reg[27][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[27]_27\(14),
      R => '0'
    );
\bd_mem_reg[27][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[27]_27\(15),
      R => '0'
    );
\bd_mem_reg[27][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[27]_27\(1),
      R => '0'
    );
\bd_mem_reg[27][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[27]_27\(2),
      R => '0'
    );
\bd_mem_reg[27][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[27]_27\(3),
      R => '0'
    );
\bd_mem_reg[27][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[27]_27\(4),
      R => '0'
    );
\bd_mem_reg[27][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[27]_27\(5),
      R => '0'
    );
\bd_mem_reg[27][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[27]_27\(6),
      R => '0'
    );
\bd_mem_reg[27][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[27]_27\(7),
      R => '0'
    );
\bd_mem_reg[27][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[27]_27\(8),
      R => '0'
    );
\bd_mem_reg[27][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[27][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[27]_27\(9),
      R => '0'
    );
\bd_mem_reg[28][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[28]_28\(0),
      R => '0'
    );
\bd_mem_reg[28][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[28]_28\(10),
      R => '0'
    );
\bd_mem_reg[28][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[28]_28\(11),
      R => '0'
    );
\bd_mem_reg[28][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[28]_28\(12),
      R => '0'
    );
\bd_mem_reg[28][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[28]_28\(13),
      R => '0'
    );
\bd_mem_reg[28][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[28]_28\(14),
      R => '0'
    );
\bd_mem_reg[28][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[28]_28\(15),
      R => '0'
    );
\bd_mem_reg[28][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[28]_28\(1),
      R => '0'
    );
\bd_mem_reg[28][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[28]_28\(2),
      R => '0'
    );
\bd_mem_reg[28][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[28]_28\(3),
      R => '0'
    );
\bd_mem_reg[28][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[28]_28\(4),
      R => '0'
    );
\bd_mem_reg[28][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[28]_28\(5),
      R => '0'
    );
\bd_mem_reg[28][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[28]_28\(6),
      R => '0'
    );
\bd_mem_reg[28][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[28]_28\(7),
      R => '0'
    );
\bd_mem_reg[28][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[28]_28\(8),
      R => '0'
    );
\bd_mem_reg[28][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[28][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[28]_28\(9),
      R => '0'
    );
\bd_mem_reg[29][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[29]_29\(0),
      R => '0'
    );
\bd_mem_reg[29][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[29]_29\(10),
      R => '0'
    );
\bd_mem_reg[29][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[29]_29\(11),
      R => '0'
    );
\bd_mem_reg[29][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[29]_29\(12),
      R => '0'
    );
\bd_mem_reg[29][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[29]_29\(13),
      R => '0'
    );
\bd_mem_reg[29][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[29]_29\(14),
      R => '0'
    );
\bd_mem_reg[29][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[29]_29\(15),
      R => '0'
    );
\bd_mem_reg[29][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[29]_29\(1),
      R => '0'
    );
\bd_mem_reg[29][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[29]_29\(2),
      R => '0'
    );
\bd_mem_reg[29][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[29]_29\(3),
      R => '0'
    );
\bd_mem_reg[29][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[29]_29\(4),
      R => '0'
    );
\bd_mem_reg[29][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[29]_29\(5),
      R => '0'
    );
\bd_mem_reg[29][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[29]_29\(6),
      R => '0'
    );
\bd_mem_reg[29][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[29]_29\(7),
      R => '0'
    );
\bd_mem_reg[29][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[29]_29\(8),
      R => '0'
    );
\bd_mem_reg[29][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[29][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[29]_29\(9),
      R => '0'
    );
\bd_mem_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[2]_2\(0),
      R => '0'
    );
\bd_mem_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[2]_2\(10),
      R => '0'
    );
\bd_mem_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[2]_2\(11),
      R => '0'
    );
\bd_mem_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[2]_2\(12),
      R => '0'
    );
\bd_mem_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[2]_2\(13),
      R => '0'
    );
\bd_mem_reg[2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[2]_2\(14),
      R => '0'
    );
\bd_mem_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[2]_2\(15),
      R => '0'
    );
\bd_mem_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[2]_2\(1),
      R => '0'
    );
\bd_mem_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[2]_2\(2),
      R => '0'
    );
\bd_mem_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[2]_2\(3),
      R => '0'
    );
\bd_mem_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[2]_2\(4),
      R => '0'
    );
\bd_mem_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[2]_2\(5),
      R => '0'
    );
\bd_mem_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[2]_2\(6),
      R => '0'
    );
\bd_mem_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[2]_2\(7),
      R => '0'
    );
\bd_mem_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[2]_2\(8),
      R => '0'
    );
\bd_mem_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[2][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[2]_2\(9),
      R => '0'
    );
\bd_mem_reg[30][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[30]_30\(0),
      R => '0'
    );
\bd_mem_reg[30][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[30]_30\(10),
      R => '0'
    );
\bd_mem_reg[30][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[30]_30\(11),
      R => '0'
    );
\bd_mem_reg[30][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[30]_30\(12),
      R => '0'
    );
\bd_mem_reg[30][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[30]_30\(13),
      R => '0'
    );
\bd_mem_reg[30][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[30]_30\(14),
      R => '0'
    );
\bd_mem_reg[30][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[30]_30\(15),
      R => '0'
    );
\bd_mem_reg[30][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[30]_30\(1),
      R => '0'
    );
\bd_mem_reg[30][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[30]_30\(2),
      R => '0'
    );
\bd_mem_reg[30][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[30]_30\(3),
      R => '0'
    );
\bd_mem_reg[30][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[30]_30\(4),
      R => '0'
    );
\bd_mem_reg[30][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[30]_30\(5),
      R => '0'
    );
\bd_mem_reg[30][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[30]_30\(6),
      R => '0'
    );
\bd_mem_reg[30][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[30]_30\(7),
      R => '0'
    );
\bd_mem_reg[30][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[30]_30\(8),
      R => '0'
    );
\bd_mem_reg[30][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[30][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[30]_30\(9),
      R => '0'
    );
\bd_mem_reg[31][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[31]_31\(0),
      R => '0'
    );
\bd_mem_reg[31][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[31]_31\(10),
      R => '0'
    );
\bd_mem_reg[31][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[31]_31\(11),
      R => '0'
    );
\bd_mem_reg[31][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[31]_31\(12),
      R => '0'
    );
\bd_mem_reg[31][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[31]_31\(13),
      R => '0'
    );
\bd_mem_reg[31][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[31]_31\(14),
      R => '0'
    );
\bd_mem_reg[31][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[31]_31\(15),
      R => '0'
    );
\bd_mem_reg[31][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[31]_31\(1),
      R => '0'
    );
\bd_mem_reg[31][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[31]_31\(2),
      R => '0'
    );
\bd_mem_reg[31][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[31]_31\(3),
      R => '0'
    );
\bd_mem_reg[31][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[31]_31\(4),
      R => '0'
    );
\bd_mem_reg[31][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[31]_31\(5),
      R => '0'
    );
\bd_mem_reg[31][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[31]_31\(6),
      R => '0'
    );
\bd_mem_reg[31][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[31]_31\(7),
      R => '0'
    );
\bd_mem_reg[31][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[31]_31\(8),
      R => '0'
    );
\bd_mem_reg[31][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[31][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[31]_31\(9),
      R => '0'
    );
\bd_mem_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[3]_3\(0),
      R => '0'
    );
\bd_mem_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[3]_3\(10),
      R => '0'
    );
\bd_mem_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[3]_3\(11),
      R => '0'
    );
\bd_mem_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[3]_3\(12),
      R => '0'
    );
\bd_mem_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[3]_3\(13),
      R => '0'
    );
\bd_mem_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[3]_3\(14),
      R => '0'
    );
\bd_mem_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[3]_3\(15),
      R => '0'
    );
\bd_mem_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[3]_3\(1),
      R => '0'
    );
\bd_mem_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[3]_3\(2),
      R => '0'
    );
\bd_mem_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[3]_3\(3),
      R => '0'
    );
\bd_mem_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[3]_3\(4),
      R => '0'
    );
\bd_mem_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[3]_3\(5),
      R => '0'
    );
\bd_mem_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[3]_3\(6),
      R => '0'
    );
\bd_mem_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[3]_3\(7),
      R => '0'
    );
\bd_mem_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[3]_3\(8),
      R => '0'
    );
\bd_mem_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[3][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[3]_3\(9),
      R => '0'
    );
\bd_mem_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[4]_4\(0),
      R => '0'
    );
\bd_mem_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[4]_4\(10),
      R => '0'
    );
\bd_mem_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[4]_4\(11),
      R => '0'
    );
\bd_mem_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[4]_4\(12),
      R => '0'
    );
\bd_mem_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[4]_4\(13),
      R => '0'
    );
\bd_mem_reg[4][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[4]_4\(14),
      R => '0'
    );
\bd_mem_reg[4][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[4]_4\(15),
      R => '0'
    );
\bd_mem_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[4]_4\(1),
      R => '0'
    );
\bd_mem_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[4]_4\(2),
      R => '0'
    );
\bd_mem_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[4]_4\(3),
      R => '0'
    );
\bd_mem_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[4]_4\(4),
      R => '0'
    );
\bd_mem_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[4]_4\(5),
      R => '0'
    );
\bd_mem_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[4]_4\(6),
      R => '0'
    );
\bd_mem_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[4]_4\(7),
      R => '0'
    );
\bd_mem_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[4]_4\(8),
      R => '0'
    );
\bd_mem_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[4][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[4]_4\(9),
      R => '0'
    );
\bd_mem_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[5]_5\(0),
      R => '0'
    );
\bd_mem_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[5]_5\(10),
      R => '0'
    );
\bd_mem_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[5]_5\(11),
      R => '0'
    );
\bd_mem_reg[5][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[5]_5\(12),
      R => '0'
    );
\bd_mem_reg[5][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[5]_5\(13),
      R => '0'
    );
\bd_mem_reg[5][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[5]_5\(14),
      R => '0'
    );
\bd_mem_reg[5][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[5]_5\(15),
      R => '0'
    );
\bd_mem_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[5]_5\(1),
      R => '0'
    );
\bd_mem_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[5]_5\(2),
      R => '0'
    );
\bd_mem_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[5]_5\(3),
      R => '0'
    );
\bd_mem_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[5]_5\(4),
      R => '0'
    );
\bd_mem_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[5]_5\(5),
      R => '0'
    );
\bd_mem_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[5]_5\(6),
      R => '0'
    );
\bd_mem_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[5]_5\(7),
      R => '0'
    );
\bd_mem_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[5]_5\(8),
      R => '0'
    );
\bd_mem_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[5][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[5]_5\(9),
      R => '0'
    );
\bd_mem_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[6]_6\(0),
      R => '0'
    );
\bd_mem_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[6]_6\(10),
      R => '0'
    );
\bd_mem_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[6]_6\(11),
      R => '0'
    );
\bd_mem_reg[6][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[6]_6\(12),
      R => '0'
    );
\bd_mem_reg[6][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[6]_6\(13),
      R => '0'
    );
\bd_mem_reg[6][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[6]_6\(14),
      R => '0'
    );
\bd_mem_reg[6][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[6]_6\(15),
      R => '0'
    );
\bd_mem_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[6]_6\(1),
      R => '0'
    );
\bd_mem_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[6]_6\(2),
      R => '0'
    );
\bd_mem_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[6]_6\(3),
      R => '0'
    );
\bd_mem_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[6]_6\(4),
      R => '0'
    );
\bd_mem_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[6]_6\(5),
      R => '0'
    );
\bd_mem_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[6]_6\(6),
      R => '0'
    );
\bd_mem_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[6]_6\(7),
      R => '0'
    );
\bd_mem_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[6]_6\(8),
      R => '0'
    );
\bd_mem_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[6][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[6]_6\(9),
      R => '0'
    );
\bd_mem_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[7]_7\(0),
      R => '0'
    );
\bd_mem_reg[7][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[7]_7\(10),
      R => '0'
    );
\bd_mem_reg[7][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[7]_7\(11),
      R => '0'
    );
\bd_mem_reg[7][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[7]_7\(12),
      R => '0'
    );
\bd_mem_reg[7][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[7]_7\(13),
      R => '0'
    );
\bd_mem_reg[7][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[7]_7\(14),
      R => '0'
    );
\bd_mem_reg[7][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[7]_7\(15),
      R => '0'
    );
\bd_mem_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[7]_7\(1),
      R => '0'
    );
\bd_mem_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[7]_7\(2),
      R => '0'
    );
\bd_mem_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[7]_7\(3),
      R => '0'
    );
\bd_mem_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[7]_7\(4),
      R => '0'
    );
\bd_mem_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[7]_7\(5),
      R => '0'
    );
\bd_mem_reg[7][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[7]_7\(6),
      R => '0'
    );
\bd_mem_reg[7][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[7]_7\(7),
      R => '0'
    );
\bd_mem_reg[7][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[7]_7\(8),
      R => '0'
    );
\bd_mem_reg[7][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[7][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[7]_7\(9),
      R => '0'
    );
\bd_mem_reg[8][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[8]_8\(0),
      R => '0'
    );
\bd_mem_reg[8][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[8]_8\(10),
      R => '0'
    );
\bd_mem_reg[8][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[8]_8\(11),
      R => '0'
    );
\bd_mem_reg[8][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[8]_8\(12),
      R => '0'
    );
\bd_mem_reg[8][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[8]_8\(13),
      R => '0'
    );
\bd_mem_reg[8][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[8]_8\(14),
      R => '0'
    );
\bd_mem_reg[8][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[8]_8\(15),
      R => '0'
    );
\bd_mem_reg[8][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[8]_8\(1),
      R => '0'
    );
\bd_mem_reg[8][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[8]_8\(2),
      R => '0'
    );
\bd_mem_reg[8][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[8]_8\(3),
      R => '0'
    );
\bd_mem_reg[8][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[8]_8\(4),
      R => '0'
    );
\bd_mem_reg[8][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[8]_8\(5),
      R => '0'
    );
\bd_mem_reg[8][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[8]_8\(6),
      R => '0'
    );
\bd_mem_reg[8][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[8]_8\(7),
      R => '0'
    );
\bd_mem_reg[8][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[8]_8\(8),
      R => '0'
    );
\bd_mem_reg[8][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[8][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[8]_8\(9),
      R => '0'
    );
\bd_mem_reg[9][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(0),
      Q => \bd_mem_reg[9]_9\(0),
      R => '0'
    );
\bd_mem_reg[9][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(10),
      Q => \bd_mem_reg[9]_9\(10),
      R => '0'
    );
\bd_mem_reg[9][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(11),
      Q => \bd_mem_reg[9]_9\(11),
      R => '0'
    );
\bd_mem_reg[9][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(12),
      Q => \bd_mem_reg[9]_9\(12),
      R => '0'
    );
\bd_mem_reg[9][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(13),
      Q => \bd_mem_reg[9]_9\(13),
      R => '0'
    );
\bd_mem_reg[9][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(14),
      Q => \bd_mem_reg[9]_9\(14),
      R => '0'
    );
\bd_mem_reg[9][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(15),
      Q => \bd_mem_reg[9]_9\(15),
      R => '0'
    );
\bd_mem_reg[9][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(1),
      Q => \bd_mem_reg[9]_9\(1),
      R => '0'
    );
\bd_mem_reg[9][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(2),
      Q => \bd_mem_reg[9]_9\(2),
      R => '0'
    );
\bd_mem_reg[9][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(3),
      Q => \bd_mem_reg[9]_9\(3),
      R => '0'
    );
\bd_mem_reg[9][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(4),
      Q => \bd_mem_reg[9]_9\(4),
      R => '0'
    );
\bd_mem_reg[9][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(5),
      Q => \bd_mem_reg[9]_9\(5),
      R => '0'
    );
\bd_mem_reg[9][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(6),
      Q => \bd_mem_reg[9]_9\(6),
      R => '0'
    );
\bd_mem_reg[9][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(7),
      Q => \bd_mem_reg[9]_9\(7),
      R => '0'
    );
\bd_mem_reg[9][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(8),
      Q => \bd_mem_reg[9]_9\(8),
      R => '0'
    );
\bd_mem_reg[9][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \bd_mem[9][15]_i_1__0_n_0\,
      D => D(9),
      Q => \bd_mem_reg[9]_9\(9),
      R => '0'
    );
\dat_out_s[0]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(0),
      I1 => \bd_mem_reg[10]_10\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(0),
      O => \dat_out_s[0]_i_10__0_n_0\
    );
\dat_out_s[0]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(0),
      I1 => \bd_mem_reg[14]_14\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(0),
      O => \dat_out_s[0]_i_11__0_n_0\
    );
\dat_out_s[0]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(0),
      I1 => \bd_mem_reg[2]_2\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(0),
      O => \dat_out_s[0]_i_12__0_n_0\
    );
\dat_out_s[0]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(0),
      I1 => \bd_mem_reg[6]_6\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(0),
      O => \dat_out_s[0]_i_13__0_n_0\
    );
\dat_out_s[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[0]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[0]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[0]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[0]_i_5__0_n_0\,
      O => \dat_out_s[0]_i_1__0_n_0\
    );
\dat_out_s[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(0),
      I1 => \bd_mem_reg[26]_26\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(0),
      O => \dat_out_s[0]_i_6__0_n_0\
    );
\dat_out_s[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(0),
      I1 => \bd_mem_reg[30]_30\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(0),
      O => \dat_out_s[0]_i_7__0_n_0\
    );
\dat_out_s[0]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(0),
      I1 => \bd_mem_reg[18]_18\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(0),
      O => \dat_out_s[0]_i_8__0_n_0\
    );
\dat_out_s[0]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(0),
      I1 => \bd_mem_reg[22]_22\(0),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(0),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(0),
      O => \dat_out_s[0]_i_9__0_n_0\
    );
\dat_out_s[10]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(10),
      I1 => \bd_mem_reg[10]_10\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(10),
      O => \dat_out_s[10]_i_10__0_n_0\
    );
\dat_out_s[10]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(10),
      I1 => \bd_mem_reg[14]_14\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(10),
      O => \dat_out_s[10]_i_11__0_n_0\
    );
\dat_out_s[10]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(10),
      I1 => \bd_mem_reg[2]_2\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(10),
      O => \dat_out_s[10]_i_12__0_n_0\
    );
\dat_out_s[10]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(10),
      I1 => \bd_mem_reg[6]_6\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(10),
      O => \dat_out_s[10]_i_13__0_n_0\
    );
\dat_out_s[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[10]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[10]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[10]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[10]_i_5__0_n_0\,
      O => \dat_out_s[10]_i_1__0_n_0\
    );
\dat_out_s[10]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(10),
      I1 => \bd_mem_reg[26]_26\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(10),
      O => \dat_out_s[10]_i_6__0_n_0\
    );
\dat_out_s[10]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(10),
      I1 => \bd_mem_reg[30]_30\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(10),
      O => \dat_out_s[10]_i_7__0_n_0\
    );
\dat_out_s[10]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(10),
      I1 => \bd_mem_reg[18]_18\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(10),
      O => \dat_out_s[10]_i_8__0_n_0\
    );
\dat_out_s[10]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(10),
      I1 => \bd_mem_reg[22]_22\(10),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(10),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(10),
      O => \dat_out_s[10]_i_9__0_n_0\
    );
\dat_out_s[11]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(11),
      I1 => \bd_mem_reg[10]_10\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(11),
      O => \dat_out_s[11]_i_10__0_n_0\
    );
\dat_out_s[11]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(11),
      I1 => \bd_mem_reg[14]_14\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(11),
      O => \dat_out_s[11]_i_11__0_n_0\
    );
\dat_out_s[11]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(11),
      I1 => \bd_mem_reg[2]_2\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(11),
      O => \dat_out_s[11]_i_12__0_n_0\
    );
\dat_out_s[11]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(11),
      I1 => \bd_mem_reg[6]_6\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(11),
      O => \dat_out_s[11]_i_13__0_n_0\
    );
\dat_out_s[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[11]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[11]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[11]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[11]_i_5__0_n_0\,
      O => \dat_out_s[11]_i_1__0_n_0\
    );
\dat_out_s[11]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(11),
      I1 => \bd_mem_reg[26]_26\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(11),
      O => \dat_out_s[11]_i_6__0_n_0\
    );
\dat_out_s[11]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(11),
      I1 => \bd_mem_reg[30]_30\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(11),
      O => \dat_out_s[11]_i_7__0_n_0\
    );
\dat_out_s[11]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(11),
      I1 => \bd_mem_reg[18]_18\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(11),
      O => \dat_out_s[11]_i_8__0_n_0\
    );
\dat_out_s[11]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(11),
      I1 => \bd_mem_reg[22]_22\(11),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(11),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(11),
      O => \dat_out_s[11]_i_9__0_n_0\
    );
\dat_out_s[12]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(12),
      I1 => \bd_mem_reg[10]_10\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(12),
      O => \dat_out_s[12]_i_10__0_n_0\
    );
\dat_out_s[12]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(12),
      I1 => \bd_mem_reg[14]_14\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(12),
      O => \dat_out_s[12]_i_11__0_n_0\
    );
\dat_out_s[12]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(12),
      I1 => \bd_mem_reg[2]_2\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(12),
      O => \dat_out_s[12]_i_12__0_n_0\
    );
\dat_out_s[12]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(12),
      I1 => \bd_mem_reg[6]_6\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(12),
      O => \dat_out_s[12]_i_13__0_n_0\
    );
\dat_out_s[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[12]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[12]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[12]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[12]_i_5__0_n_0\,
      O => \dat_out_s[12]_i_1__0_n_0\
    );
\dat_out_s[12]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(12),
      I1 => \bd_mem_reg[26]_26\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(12),
      O => \dat_out_s[12]_i_6__0_n_0\
    );
\dat_out_s[12]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(12),
      I1 => \bd_mem_reg[30]_30\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(12),
      O => \dat_out_s[12]_i_7__0_n_0\
    );
\dat_out_s[12]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(12),
      I1 => \bd_mem_reg[18]_18\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(12),
      O => \dat_out_s[12]_i_8__0_n_0\
    );
\dat_out_s[12]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(12),
      I1 => \bd_mem_reg[22]_22\(12),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(12),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(12),
      O => \dat_out_s[12]_i_9__0_n_0\
    );
\dat_out_s[13]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(13),
      I1 => \bd_mem_reg[10]_10\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(13),
      O => \dat_out_s[13]_i_10__0_n_0\
    );
\dat_out_s[13]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(13),
      I1 => \bd_mem_reg[14]_14\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(13),
      O => \dat_out_s[13]_i_11__0_n_0\
    );
\dat_out_s[13]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(13),
      I1 => \bd_mem_reg[2]_2\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(13),
      O => \dat_out_s[13]_i_12__0_n_0\
    );
\dat_out_s[13]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(13),
      I1 => \bd_mem_reg[6]_6\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(13),
      O => \dat_out_s[13]_i_13__0_n_0\
    );
\dat_out_s[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[13]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[13]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[13]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[13]_i_5__0_n_0\,
      O => \dat_out_s[13]_i_1__0_n_0\
    );
\dat_out_s[13]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(13),
      I1 => \bd_mem_reg[26]_26\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(13),
      O => \dat_out_s[13]_i_6__0_n_0\
    );
\dat_out_s[13]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(13),
      I1 => \bd_mem_reg[30]_30\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(13),
      O => \dat_out_s[13]_i_7__0_n_0\
    );
\dat_out_s[13]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(13),
      I1 => \bd_mem_reg[18]_18\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(13),
      O => \dat_out_s[13]_i_8__0_n_0\
    );
\dat_out_s[13]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(13),
      I1 => \bd_mem_reg[22]_22\(13),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(13),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(13),
      O => \dat_out_s[13]_i_9__0_n_0\
    );
\dat_out_s[14]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(14),
      I1 => \bd_mem_reg[10]_10\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(14),
      O => \dat_out_s[14]_i_10__0_n_0\
    );
\dat_out_s[14]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(14),
      I1 => \bd_mem_reg[14]_14\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(14),
      O => \dat_out_s[14]_i_11__0_n_0\
    );
\dat_out_s[14]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(14),
      I1 => \bd_mem_reg[2]_2\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(14),
      O => \dat_out_s[14]_i_12__0_n_0\
    );
\dat_out_s[14]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(14),
      I1 => \bd_mem_reg[6]_6\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(14),
      O => \dat_out_s[14]_i_13__0_n_0\
    );
\dat_out_s[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[14]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[14]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[14]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[14]_i_5__0_n_0\,
      O => \dat_out_s[14]_i_1__0_n_0\
    );
\dat_out_s[14]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(14),
      I1 => \bd_mem_reg[26]_26\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(14),
      O => \dat_out_s[14]_i_6__0_n_0\
    );
\dat_out_s[14]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(14),
      I1 => \bd_mem_reg[30]_30\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(14),
      O => \dat_out_s[14]_i_7__0_n_0\
    );
\dat_out_s[14]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(14),
      I1 => \bd_mem_reg[18]_18\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(14),
      O => \dat_out_s[14]_i_8__0_n_0\
    );
\dat_out_s[14]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(14),
      I1 => \bd_mem_reg[22]_22\(14),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(14),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(14),
      O => \dat_out_s[14]_i_9__0_n_0\
    );
\dat_out_s[15]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(15),
      I1 => \bd_mem_reg[22]_22\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(15),
      O => \dat_out_s[15]_i_10__0_n_0\
    );
\dat_out_s[15]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(15),
      I1 => \bd_mem_reg[10]_10\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(15),
      O => \dat_out_s[15]_i_11__0_n_0\
    );
\dat_out_s[15]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(15),
      I1 => \bd_mem_reg[14]_14\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(15),
      O => \dat_out_s[15]_i_12__0_n_0\
    );
\dat_out_s[15]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(15),
      I1 => \bd_mem_reg[2]_2\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(15),
      O => \dat_out_s[15]_i_13__0_n_0\
    );
\dat_out_s[15]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(15),
      I1 => \bd_mem_reg[6]_6\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(15),
      O => \dat_out_s[15]_i_14__0_n_0\
    );
\dat_out_s[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[15]_i_3__0_n_0\,
      I1 => \dat_out_s_reg[15]_i_4__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[15]_i_5__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[15]_i_6__0_n_0\,
      O => \dat_out_s[15]_i_2__0_n_0\
    );
\dat_out_s[15]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(15),
      I1 => \bd_mem_reg[26]_26\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(15),
      O => \dat_out_s[15]_i_7__0_n_0\
    );
\dat_out_s[15]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(15),
      I1 => \bd_mem_reg[30]_30\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(15),
      O => \dat_out_s[15]_i_8__0_n_0\
    );
\dat_out_s[15]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(15),
      I1 => \bd_mem_reg[18]_18\(15),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(15),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(15),
      O => \dat_out_s[15]_i_9__0_n_0\
    );
\dat_out_s[1]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(1),
      I1 => \bd_mem_reg[10]_10\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(1),
      O => \dat_out_s[1]_i_10__0_n_0\
    );
\dat_out_s[1]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(1),
      I1 => \bd_mem_reg[14]_14\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(1),
      O => \dat_out_s[1]_i_11__0_n_0\
    );
\dat_out_s[1]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(1),
      I1 => \bd_mem_reg[2]_2\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(1),
      O => \dat_out_s[1]_i_12__0_n_0\
    );
\dat_out_s[1]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(1),
      I1 => \bd_mem_reg[6]_6\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(1),
      O => \dat_out_s[1]_i_13__0_n_0\
    );
\dat_out_s[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[1]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[1]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[1]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[1]_i_5__0_n_0\,
      O => \dat_out_s[1]_i_1__0_n_0\
    );
\dat_out_s[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(1),
      I1 => \bd_mem_reg[26]_26\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(1),
      O => \dat_out_s[1]_i_6__0_n_0\
    );
\dat_out_s[1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(1),
      I1 => \bd_mem_reg[30]_30\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(1),
      O => \dat_out_s[1]_i_7__0_n_0\
    );
\dat_out_s[1]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(1),
      I1 => \bd_mem_reg[18]_18\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(1),
      O => \dat_out_s[1]_i_8__0_n_0\
    );
\dat_out_s[1]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(1),
      I1 => \bd_mem_reg[22]_22\(1),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(1),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(1),
      O => \dat_out_s[1]_i_9__0_n_0\
    );
\dat_out_s[2]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(2),
      I1 => \bd_mem_reg[10]_10\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(2),
      O => \dat_out_s[2]_i_10__0_n_0\
    );
\dat_out_s[2]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(2),
      I1 => \bd_mem_reg[14]_14\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(2),
      O => \dat_out_s[2]_i_11__0_n_0\
    );
\dat_out_s[2]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(2),
      I1 => \bd_mem_reg[2]_2\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(2),
      O => \dat_out_s[2]_i_12__0_n_0\
    );
\dat_out_s[2]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(2),
      I1 => \bd_mem_reg[6]_6\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(2),
      O => \dat_out_s[2]_i_13__0_n_0\
    );
\dat_out_s[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[2]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[2]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[2]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[2]_i_5__0_n_0\,
      O => \dat_out_s[2]_i_1__0_n_0\
    );
\dat_out_s[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(2),
      I1 => \bd_mem_reg[26]_26\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(2),
      O => \dat_out_s[2]_i_6__0_n_0\
    );
\dat_out_s[2]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(2),
      I1 => \bd_mem_reg[30]_30\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(2),
      O => \dat_out_s[2]_i_7__0_n_0\
    );
\dat_out_s[2]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(2),
      I1 => \bd_mem_reg[18]_18\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(2),
      O => \dat_out_s[2]_i_8__0_n_0\
    );
\dat_out_s[2]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(2),
      I1 => \bd_mem_reg[22]_22\(2),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(2),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(2),
      O => \dat_out_s[2]_i_9__0_n_0\
    );
\dat_out_s[3]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(3),
      I1 => \bd_mem_reg[10]_10\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(3),
      O => \dat_out_s[3]_i_10__0_n_0\
    );
\dat_out_s[3]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(3),
      I1 => \bd_mem_reg[14]_14\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(3),
      O => \dat_out_s[3]_i_11__0_n_0\
    );
\dat_out_s[3]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(3),
      I1 => \bd_mem_reg[2]_2\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(3),
      O => \dat_out_s[3]_i_12__0_n_0\
    );
\dat_out_s[3]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(3),
      I1 => \bd_mem_reg[6]_6\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(3),
      O => \dat_out_s[3]_i_13__0_n_0\
    );
\dat_out_s[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[3]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[3]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[3]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[3]_i_5__0_n_0\,
      O => \dat_out_s[3]_i_1__0_n_0\
    );
\dat_out_s[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(3),
      I1 => \bd_mem_reg[26]_26\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(3),
      O => \dat_out_s[3]_i_6__0_n_0\
    );
\dat_out_s[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(3),
      I1 => \bd_mem_reg[30]_30\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(3),
      O => \dat_out_s[3]_i_7__0_n_0\
    );
\dat_out_s[3]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(3),
      I1 => \bd_mem_reg[18]_18\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(3),
      O => \dat_out_s[3]_i_8__0_n_0\
    );
\dat_out_s[3]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(3),
      I1 => \bd_mem_reg[22]_22\(3),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(3),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(3),
      O => \dat_out_s[3]_i_9__0_n_0\
    );
\dat_out_s[4]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(4),
      I1 => \bd_mem_reg[10]_10\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(4),
      O => \dat_out_s[4]_i_10__0_n_0\
    );
\dat_out_s[4]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(4),
      I1 => \bd_mem_reg[14]_14\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(4),
      O => \dat_out_s[4]_i_11__0_n_0\
    );
\dat_out_s[4]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(4),
      I1 => \bd_mem_reg[2]_2\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(4),
      O => \dat_out_s[4]_i_12__0_n_0\
    );
\dat_out_s[4]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(4),
      I1 => \bd_mem_reg[6]_6\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(4),
      O => \dat_out_s[4]_i_13__0_n_0\
    );
\dat_out_s[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[4]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[4]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[4]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[4]_i_5__0_n_0\,
      O => \dat_out_s[4]_i_1__0_n_0\
    );
\dat_out_s[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(4),
      I1 => \bd_mem_reg[26]_26\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(4),
      O => \dat_out_s[4]_i_6__0_n_0\
    );
\dat_out_s[4]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(4),
      I1 => \bd_mem_reg[30]_30\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(4),
      O => \dat_out_s[4]_i_7__0_n_0\
    );
\dat_out_s[4]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(4),
      I1 => \bd_mem_reg[18]_18\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(4),
      O => \dat_out_s[4]_i_8__0_n_0\
    );
\dat_out_s[4]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(4),
      I1 => \bd_mem_reg[22]_22\(4),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(4),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(4),
      O => \dat_out_s[4]_i_9__0_n_0\
    );
\dat_out_s[5]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(5),
      I1 => \bd_mem_reg[10]_10\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(5),
      O => \dat_out_s[5]_i_10__0_n_0\
    );
\dat_out_s[5]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(5),
      I1 => \bd_mem_reg[14]_14\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(5),
      O => \dat_out_s[5]_i_11__0_n_0\
    );
\dat_out_s[5]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(5),
      I1 => \bd_mem_reg[2]_2\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(5),
      O => \dat_out_s[5]_i_12__0_n_0\
    );
\dat_out_s[5]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(5),
      I1 => \bd_mem_reg[6]_6\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(5),
      O => \dat_out_s[5]_i_13__0_n_0\
    );
\dat_out_s[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[5]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[5]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[5]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[5]_i_5__0_n_0\,
      O => \dat_out_s[5]_i_1__0_n_0\
    );
\dat_out_s[5]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(5),
      I1 => \bd_mem_reg[26]_26\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(5),
      O => \dat_out_s[5]_i_6__0_n_0\
    );
\dat_out_s[5]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(5),
      I1 => \bd_mem_reg[30]_30\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(5),
      O => \dat_out_s[5]_i_7__0_n_0\
    );
\dat_out_s[5]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(5),
      I1 => \bd_mem_reg[18]_18\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(5),
      O => \dat_out_s[5]_i_8__0_n_0\
    );
\dat_out_s[5]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(5),
      I1 => \bd_mem_reg[22]_22\(5),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(5),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(5),
      O => \dat_out_s[5]_i_9__0_n_0\
    );
\dat_out_s[6]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(6),
      I1 => \bd_mem_reg[10]_10\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(6),
      O => \dat_out_s[6]_i_10__0_n_0\
    );
\dat_out_s[6]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(6),
      I1 => \bd_mem_reg[14]_14\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(6),
      O => \dat_out_s[6]_i_11__0_n_0\
    );
\dat_out_s[6]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(6),
      I1 => \bd_mem_reg[2]_2\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(6),
      O => \dat_out_s[6]_i_12__0_n_0\
    );
\dat_out_s[6]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(6),
      I1 => \bd_mem_reg[6]_6\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(6),
      O => \dat_out_s[6]_i_13__0_n_0\
    );
\dat_out_s[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[6]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[6]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[6]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[6]_i_5__0_n_0\,
      O => \dat_out_s[6]_i_1__0_n_0\
    );
\dat_out_s[6]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(6),
      I1 => \bd_mem_reg[26]_26\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(6),
      O => \dat_out_s[6]_i_6__0_n_0\
    );
\dat_out_s[6]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(6),
      I1 => \bd_mem_reg[30]_30\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(6),
      O => \dat_out_s[6]_i_7__0_n_0\
    );
\dat_out_s[6]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(6),
      I1 => \bd_mem_reg[18]_18\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(6),
      O => \dat_out_s[6]_i_8__0_n_0\
    );
\dat_out_s[6]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(6),
      I1 => \bd_mem_reg[22]_22\(6),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(6),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(6),
      O => \dat_out_s[6]_i_9__0_n_0\
    );
\dat_out_s[7]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(7),
      I1 => \bd_mem_reg[10]_10\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(7),
      O => \dat_out_s[7]_i_10__0_n_0\
    );
\dat_out_s[7]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(7),
      I1 => \bd_mem_reg[14]_14\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(7),
      O => \dat_out_s[7]_i_11__0_n_0\
    );
\dat_out_s[7]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(7),
      I1 => \bd_mem_reg[2]_2\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(7),
      O => \dat_out_s[7]_i_12__0_n_0\
    );
\dat_out_s[7]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(7),
      I1 => \bd_mem_reg[6]_6\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(7),
      O => \dat_out_s[7]_i_13__0_n_0\
    );
\dat_out_s[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[7]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[7]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[7]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[7]_i_5__0_n_0\,
      O => \dat_out_s[7]_i_1__0_n_0\
    );
\dat_out_s[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(7),
      I1 => \bd_mem_reg[26]_26\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(7),
      O => \dat_out_s[7]_i_6__0_n_0\
    );
\dat_out_s[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(7),
      I1 => \bd_mem_reg[30]_30\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(7),
      O => \dat_out_s[7]_i_7__0_n_0\
    );
\dat_out_s[7]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(7),
      I1 => \bd_mem_reg[18]_18\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(7),
      O => \dat_out_s[7]_i_8__0_n_0\
    );
\dat_out_s[7]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(7),
      I1 => \bd_mem_reg[22]_22\(7),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(7),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(7),
      O => \dat_out_s[7]_i_9__0_n_0\
    );
\dat_out_s[8]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(8),
      I1 => \bd_mem_reg[10]_10\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(8),
      O => \dat_out_s[8]_i_10__0_n_0\
    );
\dat_out_s[8]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(8),
      I1 => \bd_mem_reg[14]_14\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(8),
      O => \dat_out_s[8]_i_11__0_n_0\
    );
\dat_out_s[8]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(8),
      I1 => \bd_mem_reg[2]_2\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(8),
      O => \dat_out_s[8]_i_12__0_n_0\
    );
\dat_out_s[8]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(8),
      I1 => \bd_mem_reg[6]_6\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(8),
      O => \dat_out_s[8]_i_13__0_n_0\
    );
\dat_out_s[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[8]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[8]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[8]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[8]_i_5__0_n_0\,
      O => \dat_out_s[8]_i_1__0_n_0\
    );
\dat_out_s[8]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(8),
      I1 => \bd_mem_reg[26]_26\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(8),
      O => \dat_out_s[8]_i_6__0_n_0\
    );
\dat_out_s[8]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(8),
      I1 => \bd_mem_reg[30]_30\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(8),
      O => \dat_out_s[8]_i_7__0_n_0\
    );
\dat_out_s[8]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(8),
      I1 => \bd_mem_reg[18]_18\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(8),
      O => \dat_out_s[8]_i_8__0_n_0\
    );
\dat_out_s[8]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(8),
      I1 => \bd_mem_reg[22]_22\(8),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(8),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(8),
      O => \dat_out_s[8]_i_9__0_n_0\
    );
\dat_out_s[9]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[11]_11\(9),
      I1 => \bd_mem_reg[10]_10\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[9]_9\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[8]_8\(9),
      O => \dat_out_s[9]_i_10__0_n_0\
    );
\dat_out_s[9]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[15]_15\(9),
      I1 => \bd_mem_reg[14]_14\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[13]_13\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[12]_12\(9),
      O => \dat_out_s[9]_i_11__0_n_0\
    );
\dat_out_s[9]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[3]_3\(9),
      I1 => \bd_mem_reg[2]_2\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[1]_1\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[0]_0\(9),
      O => \dat_out_s[9]_i_12__0_n_0\
    );
\dat_out_s[9]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[7]_7\(9),
      I1 => \bd_mem_reg[6]_6\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[5]_5\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[4]_4\(9),
      O => \dat_out_s[9]_i_13__0_n_0\
    );
\dat_out_s[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dat_out_s_reg[9]_i_2__0_n_0\,
      I1 => \dat_out_s_reg[9]_i_3__0_n_0\,
      I2 => s_rd_pnt_reg(4),
      I3 => \dat_out_s_reg[9]_i_4__0_n_0\,
      I4 => s_rd_pnt_reg(3),
      I5 => \dat_out_s_reg[9]_i_5__0_n_0\,
      O => \dat_out_s[9]_i_1__0_n_0\
    );
\dat_out_s[9]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[27]_27\(9),
      I1 => \bd_mem_reg[26]_26\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[25]_25\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[24]_24\(9),
      O => \dat_out_s[9]_i_6__0_n_0\
    );
\dat_out_s[9]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[31]_31\(9),
      I1 => \bd_mem_reg[30]_30\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[29]_29\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[28]_28\(9),
      O => \dat_out_s[9]_i_7__0_n_0\
    );
\dat_out_s[9]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[19]_19\(9),
      I1 => \bd_mem_reg[18]_18\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[17]_17\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[16]_16\(9),
      O => \dat_out_s[9]_i_8__0_n_0\
    );
\dat_out_s[9]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bd_mem_reg[23]_23\(9),
      I1 => \bd_mem_reg[22]_22\(9),
      I2 => s_rd_pnt_reg(1),
      I3 => \bd_mem_reg[21]_21\(9),
      I4 => s_rd_pnt_reg(0),
      I5 => \bd_mem_reg[20]_20\(9),
      O => \dat_out_s[9]_i_9__0_n_0\
    );
\dat_out_s_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[0]_i_1__0_n_0\,
      Q => dat_out_s(0),
      R => '0'
    );
\dat_out_s_reg[0]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[0]_i_6__0_n_0\,
      I1 => \dat_out_s[0]_i_7__0_n_0\,
      O => \dat_out_s_reg[0]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[0]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[0]_i_8__0_n_0\,
      I1 => \dat_out_s[0]_i_9__0_n_0\,
      O => \dat_out_s_reg[0]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[0]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[0]_i_10__0_n_0\,
      I1 => \dat_out_s[0]_i_11__0_n_0\,
      O => \dat_out_s_reg[0]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[0]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[0]_i_12__0_n_0\,
      I1 => \dat_out_s[0]_i_13__0_n_0\,
      O => \dat_out_s_reg[0]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[10]_i_1__0_n_0\,
      Q => dat_out_s(10),
      R => '0'
    );
\dat_out_s_reg[10]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[10]_i_6__0_n_0\,
      I1 => \dat_out_s[10]_i_7__0_n_0\,
      O => \dat_out_s_reg[10]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[10]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[10]_i_8__0_n_0\,
      I1 => \dat_out_s[10]_i_9__0_n_0\,
      O => \dat_out_s_reg[10]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[10]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[10]_i_10__0_n_0\,
      I1 => \dat_out_s[10]_i_11__0_n_0\,
      O => \dat_out_s_reg[10]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[10]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[10]_i_12__0_n_0\,
      I1 => \dat_out_s[10]_i_13__0_n_0\,
      O => \dat_out_s_reg[10]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[11]_i_1__0_n_0\,
      Q => dat_out_s(11),
      R => '0'
    );
\dat_out_s_reg[11]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[11]_i_6__0_n_0\,
      I1 => \dat_out_s[11]_i_7__0_n_0\,
      O => \dat_out_s_reg[11]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[11]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[11]_i_8__0_n_0\,
      I1 => \dat_out_s[11]_i_9__0_n_0\,
      O => \dat_out_s_reg[11]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[11]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[11]_i_10__0_n_0\,
      I1 => \dat_out_s[11]_i_11__0_n_0\,
      O => \dat_out_s_reg[11]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[11]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[11]_i_12__0_n_0\,
      I1 => \dat_out_s[11]_i_13__0_n_0\,
      O => \dat_out_s_reg[11]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[12]_i_1__0_n_0\,
      Q => dat_out_s(12),
      R => '0'
    );
\dat_out_s_reg[12]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[12]_i_6__0_n_0\,
      I1 => \dat_out_s[12]_i_7__0_n_0\,
      O => \dat_out_s_reg[12]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[12]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[12]_i_8__0_n_0\,
      I1 => \dat_out_s[12]_i_9__0_n_0\,
      O => \dat_out_s_reg[12]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[12]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[12]_i_10__0_n_0\,
      I1 => \dat_out_s[12]_i_11__0_n_0\,
      O => \dat_out_s_reg[12]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[12]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[12]_i_12__0_n_0\,
      I1 => \dat_out_s[12]_i_13__0_n_0\,
      O => \dat_out_s_reg[12]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[13]_i_1__0_n_0\,
      Q => dat_out_s(13),
      R => '0'
    );
\dat_out_s_reg[13]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[13]_i_6__0_n_0\,
      I1 => \dat_out_s[13]_i_7__0_n_0\,
      O => \dat_out_s_reg[13]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[13]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[13]_i_8__0_n_0\,
      I1 => \dat_out_s[13]_i_9__0_n_0\,
      O => \dat_out_s_reg[13]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[13]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[13]_i_10__0_n_0\,
      I1 => \dat_out_s[13]_i_11__0_n_0\,
      O => \dat_out_s_reg[13]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[13]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[13]_i_12__0_n_0\,
      I1 => \dat_out_s[13]_i_13__0_n_0\,
      O => \dat_out_s_reg[13]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[14]_i_1__0_n_0\,
      Q => dat_out_s(14),
      R => '0'
    );
\dat_out_s_reg[14]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[14]_i_6__0_n_0\,
      I1 => \dat_out_s[14]_i_7__0_n_0\,
      O => \dat_out_s_reg[14]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[14]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[14]_i_8__0_n_0\,
      I1 => \dat_out_s[14]_i_9__0_n_0\,
      O => \dat_out_s_reg[14]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[14]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[14]_i_10__0_n_0\,
      I1 => \dat_out_s[14]_i_11__0_n_0\,
      O => \dat_out_s_reg[14]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[14]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[14]_i_12__0_n_0\,
      I1 => \dat_out_s[14]_i_13__0_n_0\,
      O => \dat_out_s_reg[14]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[15]_i_2__0_n_0\,
      Q => dat_out_s(15),
      R => '0'
    );
\dat_out_s_reg[15]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[15]_i_7__0_n_0\,
      I1 => \dat_out_s[15]_i_8__0_n_0\,
      O => \dat_out_s_reg[15]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[15]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[15]_i_9__0_n_0\,
      I1 => \dat_out_s[15]_i_10__0_n_0\,
      O => \dat_out_s_reg[15]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[15]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[15]_i_11__0_n_0\,
      I1 => \dat_out_s[15]_i_12__0_n_0\,
      O => \dat_out_s_reg[15]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[15]_i_6__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[15]_i_13__0_n_0\,
      I1 => \dat_out_s[15]_i_14__0_n_0\,
      O => \dat_out_s_reg[15]_i_6__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[1]_i_1__0_n_0\,
      Q => dat_out_s(1),
      R => '0'
    );
\dat_out_s_reg[1]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[1]_i_6__0_n_0\,
      I1 => \dat_out_s[1]_i_7__0_n_0\,
      O => \dat_out_s_reg[1]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[1]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[1]_i_8__0_n_0\,
      I1 => \dat_out_s[1]_i_9__0_n_0\,
      O => \dat_out_s_reg[1]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[1]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[1]_i_10__0_n_0\,
      I1 => \dat_out_s[1]_i_11__0_n_0\,
      O => \dat_out_s_reg[1]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[1]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[1]_i_12__0_n_0\,
      I1 => \dat_out_s[1]_i_13__0_n_0\,
      O => \dat_out_s_reg[1]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[2]_i_1__0_n_0\,
      Q => dat_out_s(2),
      R => '0'
    );
\dat_out_s_reg[2]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[2]_i_6__0_n_0\,
      I1 => \dat_out_s[2]_i_7__0_n_0\,
      O => \dat_out_s_reg[2]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[2]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[2]_i_8__0_n_0\,
      I1 => \dat_out_s[2]_i_9__0_n_0\,
      O => \dat_out_s_reg[2]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[2]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[2]_i_10__0_n_0\,
      I1 => \dat_out_s[2]_i_11__0_n_0\,
      O => \dat_out_s_reg[2]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[2]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[2]_i_12__0_n_0\,
      I1 => \dat_out_s[2]_i_13__0_n_0\,
      O => \dat_out_s_reg[2]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[3]_i_1__0_n_0\,
      Q => dat_out_s(3),
      R => '0'
    );
\dat_out_s_reg[3]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[3]_i_6__0_n_0\,
      I1 => \dat_out_s[3]_i_7__0_n_0\,
      O => \dat_out_s_reg[3]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[3]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[3]_i_8__0_n_0\,
      I1 => \dat_out_s[3]_i_9__0_n_0\,
      O => \dat_out_s_reg[3]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[3]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[3]_i_10__0_n_0\,
      I1 => \dat_out_s[3]_i_11__0_n_0\,
      O => \dat_out_s_reg[3]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[3]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[3]_i_12__0_n_0\,
      I1 => \dat_out_s[3]_i_13__0_n_0\,
      O => \dat_out_s_reg[3]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[4]_i_1__0_n_0\,
      Q => dat_out_s(4),
      R => '0'
    );
\dat_out_s_reg[4]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[4]_i_6__0_n_0\,
      I1 => \dat_out_s[4]_i_7__0_n_0\,
      O => \dat_out_s_reg[4]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[4]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[4]_i_8__0_n_0\,
      I1 => \dat_out_s[4]_i_9__0_n_0\,
      O => \dat_out_s_reg[4]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[4]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[4]_i_10__0_n_0\,
      I1 => \dat_out_s[4]_i_11__0_n_0\,
      O => \dat_out_s_reg[4]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[4]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[4]_i_12__0_n_0\,
      I1 => \dat_out_s[4]_i_13__0_n_0\,
      O => \dat_out_s_reg[4]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[5]_i_1__0_n_0\,
      Q => dat_out_s(5),
      R => '0'
    );
\dat_out_s_reg[5]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[5]_i_6__0_n_0\,
      I1 => \dat_out_s[5]_i_7__0_n_0\,
      O => \dat_out_s_reg[5]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[5]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[5]_i_8__0_n_0\,
      I1 => \dat_out_s[5]_i_9__0_n_0\,
      O => \dat_out_s_reg[5]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[5]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[5]_i_10__0_n_0\,
      I1 => \dat_out_s[5]_i_11__0_n_0\,
      O => \dat_out_s_reg[5]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[5]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[5]_i_12__0_n_0\,
      I1 => \dat_out_s[5]_i_13__0_n_0\,
      O => \dat_out_s_reg[5]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[6]_i_1__0_n_0\,
      Q => dat_out_s(6),
      R => '0'
    );
\dat_out_s_reg[6]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[6]_i_6__0_n_0\,
      I1 => \dat_out_s[6]_i_7__0_n_0\,
      O => \dat_out_s_reg[6]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[6]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[6]_i_8__0_n_0\,
      I1 => \dat_out_s[6]_i_9__0_n_0\,
      O => \dat_out_s_reg[6]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[6]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[6]_i_10__0_n_0\,
      I1 => \dat_out_s[6]_i_11__0_n_0\,
      O => \dat_out_s_reg[6]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[6]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[6]_i_12__0_n_0\,
      I1 => \dat_out_s[6]_i_13__0_n_0\,
      O => \dat_out_s_reg[6]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[7]_i_1__0_n_0\,
      Q => dat_out_s(7),
      R => '0'
    );
\dat_out_s_reg[7]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[7]_i_6__0_n_0\,
      I1 => \dat_out_s[7]_i_7__0_n_0\,
      O => \dat_out_s_reg[7]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[7]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[7]_i_8__0_n_0\,
      I1 => \dat_out_s[7]_i_9__0_n_0\,
      O => \dat_out_s_reg[7]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[7]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[7]_i_10__0_n_0\,
      I1 => \dat_out_s[7]_i_11__0_n_0\,
      O => \dat_out_s_reg[7]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[7]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[7]_i_12__0_n_0\,
      I1 => \dat_out_s[7]_i_13__0_n_0\,
      O => \dat_out_s_reg[7]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[8]_i_1__0_n_0\,
      Q => dat_out_s(8),
      R => '0'
    );
\dat_out_s_reg[8]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[8]_i_6__0_n_0\,
      I1 => \dat_out_s[8]_i_7__0_n_0\,
      O => \dat_out_s_reg[8]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[8]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[8]_i_8__0_n_0\,
      I1 => \dat_out_s[8]_i_9__0_n_0\,
      O => \dat_out_s_reg[8]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[8]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[8]_i_10__0_n_0\,
      I1 => \dat_out_s[8]_i_11__0_n_0\,
      O => \dat_out_s_reg[8]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[8]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[8]_i_12__0_n_0\,
      I1 => \dat_out_s[8]_i_13__0_n_0\,
      O => \dat_out_s_reg[8]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \dat_out_s_reg[0]_0\(0),
      D => \dat_out_s[9]_i_1__0_n_0\,
      Q => dat_out_s(9),
      R => '0'
    );
\dat_out_s_reg[9]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[9]_i_6__0_n_0\,
      I1 => \dat_out_s[9]_i_7__0_n_0\,
      O => \dat_out_s_reg[9]_i_2__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[9]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[9]_i_8__0_n_0\,
      I1 => \dat_out_s[9]_i_9__0_n_0\,
      O => \dat_out_s_reg[9]_i_3__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[9]_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[9]_i_10__0_n_0\,
      I1 => \dat_out_s[9]_i_11__0_n_0\,
      O => \dat_out_s_reg[9]_i_4__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\dat_out_s_reg[9]_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_out_s[9]_i_12__0_n_0\,
      I1 => \dat_out_s[9]_i_13__0_n_0\,
      O => \dat_out_s_reg[9]_i_5__0_n_0\,
      S => s_rd_pnt_reg(2)
    );
\free_bd[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^free_bd\(0),
      O => \free_bd[0]_i_1__0_n_0\
    );
\free_bd[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^free_bd\(0),
      I1 => new_bw_reg_n_0,
      I2 => \^free_bd\(1),
      O => \free_bd[1]_i_1__0_n_0\
    );
\free_bd[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => \^free_bd\(0),
      I1 => new_bw_reg_n_0,
      I2 => \^free_bd\(2),
      I3 => \^free_bd\(1),
      O => \free_bd[2]_i_1__0_n_0\
    );
\free_bd[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => new_bw_reg_n_0,
      I1 => \^free_bd\(0),
      I2 => \^free_bd\(1),
      I3 => \^free_bd\(3),
      I4 => \^free_bd\(2),
      O => \free_bd[3]_i_1__0_n_0\
    );
\free_bd[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => new_bw_reg_n_0,
      I1 => last_a_cmp,
      I2 => a_cmp_tx_bd_w,
      O => \free_bd[4]_i_1__0_n_0\
    );
\free_bd[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => \^free_bd\(1),
      I1 => \^free_bd\(0),
      I2 => new_bw_reg_n_0,
      I3 => \^free_bd\(2),
      I4 => \^free_bd\(4),
      I5 => \^free_bd\(3),
      O => \free_bd[4]_i_2__0_n_0\
    );
\free_bd_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \free_bd[4]_i_1__0_n_0\,
      CLR => last_a_cmp_reg_0(0),
      D => \free_bd[0]_i_1__0_n_0\,
      Q => \^free_bd\(0)
    );
\free_bd_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \free_bd[4]_i_1__0_n_0\,
      CLR => last_a_cmp_reg_0(0),
      D => \free_bd[1]_i_1__0_n_0\,
      Q => \^free_bd\(1)
    );
\free_bd_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \free_bd[4]_i_1__0_n_0\,
      CLR => last_a_cmp_reg_0(0),
      D => \free_bd[2]_i_1__0_n_0\,
      Q => \^free_bd\(2)
    );
\free_bd_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \free_bd[4]_i_1__0_n_0\,
      D => \free_bd[3]_i_1__0_n_0\,
      PRE => last_a_cmp_reg_0(0),
      Q => \^free_bd\(3)
    );
\free_bd_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \free_bd[4]_i_1__0_n_0\,
      CLR => last_a_cmp_reg_0(0),
      D => \free_bd[4]_i_2__0_n_0\,
      Q => \^free_bd\(4)
    );
\last_a_cmp_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => last_a_cmp,
      I1 => new_bw_reg_n_0,
      I2 => a_cmp_tx_bd_w,
      O => \last_a_cmp_i_1__0_n_0\
    );
last_a_cmp_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => '1',
      CLR => last_a_cmp_reg_0(0),
      D => \last_a_cmp_i_1__0_n_0\,
      Q => last_a_cmp
    );
\m_wr_pnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_wr_pnt_reg(0),
      O => \m_wr_pnt[0]_i_1__0_n_0\
    );
\m_wr_pnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_wr_pnt_reg(0),
      I1 => m_wr_pnt_reg(1),
      O => \p_0_in__0\(1)
    );
\m_wr_pnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m_wr_pnt_reg(0),
      I1 => m_wr_pnt_reg(1),
      I2 => m_wr_pnt_reg(2),
      O => \m_wr_pnt[2]_i_1__0_n_0\
    );
\m_wr_pnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => m_wr_pnt_reg(1),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(2),
      I3 => m_wr_pnt_reg(3),
      O => \p_0_in__0\(3)
    );
\m_wr_pnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => m_wr_pnt_reg(2),
      I1 => m_wr_pnt_reg(0),
      I2 => m_wr_pnt_reg(1),
      I3 => m_wr_pnt_reg(3),
      I4 => m_wr_pnt_reg(4),
      O => \p_0_in__0\(4)
    );
\m_wr_pnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \^e\(0),
      CLR => last_a_cmp_reg_0(0),
      D => \m_wr_pnt[0]_i_1__0_n_0\,
      Q => m_wr_pnt_reg(0)
    );
\m_wr_pnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \^e\(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0\(1),
      Q => m_wr_pnt_reg(1)
    );
\m_wr_pnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \^e\(0),
      CLR => last_a_cmp_reg_0(0),
      D => \m_wr_pnt[2]_i_1__0_n_0\,
      Q => m_wr_pnt_reg(2)
    );
\m_wr_pnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \^e\(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0\(3),
      Q => m_wr_pnt_reg(3)
    );
\m_wr_pnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \^e\(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0\(4),
      Q => m_wr_pnt_reg(4)
    );
\new_bw_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^e\(0),
      I1 => write_cnt(0),
      I2 => write_cnt(1),
      O => \new_bw_i_1__0_n_0\
    );
new_bw_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => '1',
      CLR => last_a_cmp_reg_0(0),
      D => \new_bw_i_1__0_n_0\,
      Q => new_bw_reg_n_0
    );
\s_rd_pnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_rd_pnt_reg(0),
      O => \p_0_in__0__0\(0)
    );
\s_rd_pnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_rd_pnt_reg(0),
      I1 => s_rd_pnt_reg(1),
      O => \p_0_in__0__0\(1)
    );
\s_rd_pnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_rd_pnt_reg(0),
      I1 => s_rd_pnt_reg(1),
      I2 => s_rd_pnt_reg(2),
      O => \p_0_in__0__0\(2)
    );
\s_rd_pnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => s_rd_pnt_reg(1),
      I1 => s_rd_pnt_reg(0),
      I2 => s_rd_pnt_reg(2),
      I3 => s_rd_pnt_reg(3),
      O => \p_0_in__0__0\(3)
    );
\s_rd_pnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => s_rd_pnt_reg(2),
      I1 => s_rd_pnt_reg(0),
      I2 => s_rd_pnt_reg(1),
      I3 => s_rd_pnt_reg(3),
      I4 => s_rd_pnt_reg(4),
      O => \p_0_in__0__0\(4)
    );
\s_rd_pnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => ack_o_s_reg_0(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0__0\(0),
      Q => s_rd_pnt_reg(0)
    );
\s_rd_pnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => ack_o_s_reg_0(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0__0\(1),
      Q => s_rd_pnt_reg(1)
    );
\s_rd_pnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => ack_o_s_reg_0(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0__0\(2),
      Q => s_rd_pnt_reg(2)
    );
\s_rd_pnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => ack_o_s_reg_0(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0__0\(3),
      Q => s_rd_pnt_reg(3)
    );
\s_rd_pnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => ack_o_s_reg_0(0),
      CLR => last_a_cmp_reg_0(0),
      D => \p_0_in__0__0\(4),
      Q => s_rd_pnt_reg(4)
    );
\state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \^free_bd\(0),
      I1 => \^free_bd\(4),
      I2 => \^free_bd\(3),
      I3 => \^free_bd\(2),
      I4 => \^free_bd\(1),
      O => \free_bd_reg[0]_0\
    );
\write_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_cnt(0),
      O => p_0_in(0)
    );
\write_cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => we_m_tx_bd,
      I1 => \^free_bd\(3),
      I2 => \^free_bd\(2),
      I3 => \^free_bd\(0),
      I4 => \^free_bd\(4),
      I5 => \^free_bd\(1),
      O => \^e\(0)
    );
\write_cnt[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => write_cnt(0),
      I1 => write_cnt(1),
      O => p_0_in(1)
    );
\write_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \^e\(0),
      CLR => last_a_cmp_reg_0(0),
      D => p_0_in(0),
      Q => write_cnt(0)
    );
\write_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \bd_mem_reg[31][15]_0\,
      CE => \^e\(0),
      CLR => last_a_cmp_reg_0(0),
      D => p_0_in(1),
      Q => write_cnt(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_clock_divider is
  port (
    sd_clk_o_pad_OBUF : out STD_LOGIC;
    CLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end sd_clock_divider;

architecture STRUCTURE of sd_clock_divider is
  signal \ClockDiv[0]_i_1_n_0\ : STD_LOGIC;
  signal \ClockDiv[1]_i_1_n_0\ : STD_LOGIC;
  signal \ClockDiv[2]_i_1_n_0\ : STD_LOGIC;
  signal \ClockDiv[3]_i_1_n_0\ : STD_LOGIC;
  signal \ClockDiv[4]_i_1_n_0\ : STD_LOGIC;
  signal \ClockDiv[5]_i_1_n_0\ : STD_LOGIC;
  signal \ClockDiv[5]_i_2_n_0\ : STD_LOGIC;
  signal \ClockDiv[6]_i_1_n_0\ : STD_LOGIC;
  signal \ClockDiv[7]_i_1_n_0\ : STD_LOGIC;
  signal \ClockDiv[7]_i_2_n_0\ : STD_LOGIC;
  signal \ClockDiv[7]_i_4_n_0\ : STD_LOGIC;
  signal \ClockDiv[7]_i_5_n_0\ : STD_LOGIC;
  signal ClockDiv_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal SD_CLK_O_i_1_n_0 : STD_LOGIC;
  signal load : STD_LOGIC;
  signal \^sd_clk_o_pad_obuf\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ClockDiv[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ClockDiv[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ClockDiv[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ClockDiv[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ClockDiv[5]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ClockDiv[6]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ClockDiv[7]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of SD_CLK_O_i_1 : label is "soft_lutpair3";
begin
  sd_clk_o_pad_OBUF <= \^sd_clk_o_pad_obuf\;
\ClockDiv[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockDiv_reg(0),
      I1 => load,
      O => \ClockDiv[0]_i_1_n_0\
    );
\ClockDiv[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => ClockDiv_reg(1),
      I1 => ClockDiv_reg(0),
      I2 => load,
      O => \ClockDiv[1]_i_1_n_0\
    );
\ClockDiv[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => ClockDiv_reg(2),
      I1 => ClockDiv_reg(1),
      I2 => ClockDiv_reg(0),
      I3 => load,
      O => \ClockDiv[2]_i_1_n_0\
    );
\ClockDiv[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => ClockDiv_reg(3),
      I1 => ClockDiv_reg(2),
      I2 => ClockDiv_reg(0),
      I3 => ClockDiv_reg(1),
      I4 => load,
      O => \ClockDiv[3]_i_1_n_0\
    );
\ClockDiv[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => ClockDiv_reg(4),
      I1 => ClockDiv_reg(3),
      I2 => ClockDiv_reg(1),
      I3 => ClockDiv_reg(0),
      I4 => ClockDiv_reg(2),
      I5 => load,
      O => \ClockDiv[4]_i_1_n_0\
    );
\ClockDiv[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => ClockDiv_reg(5),
      I1 => \ClockDiv[5]_i_2_n_0\,
      I2 => load,
      O => \ClockDiv[5]_i_1_n_0\
    );
\ClockDiv[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => ClockDiv_reg(4),
      I1 => ClockDiv_reg(2),
      I2 => ClockDiv_reg(0),
      I3 => ClockDiv_reg(1),
      I4 => ClockDiv_reg(3),
      O => \ClockDiv[5]_i_2_n_0\
    );
\ClockDiv[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => ClockDiv_reg(6),
      I1 => \ClockDiv[7]_i_2_n_0\,
      I2 => load,
      O => \ClockDiv[6]_i_1_n_0\
    );
\ClockDiv[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => ClockDiv_reg(7),
      I1 => ClockDiv_reg(6),
      I2 => \ClockDiv[7]_i_2_n_0\,
      I3 => load,
      O => \ClockDiv[7]_i_1_n_0\
    );
\ClockDiv[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => ClockDiv_reg(5),
      I1 => ClockDiv_reg(3),
      I2 => ClockDiv_reg(1),
      I3 => ClockDiv_reg(0),
      I4 => ClockDiv_reg(2),
      I5 => ClockDiv_reg(4),
      O => \ClockDiv[7]_i_2_n_0\
    );
\ClockDiv[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => Q(7),
      I1 => ClockDiv_reg(7),
      I2 => Q(6),
      I3 => ClockDiv_reg(6),
      I4 => \ClockDiv[7]_i_4_n_0\,
      I5 => \ClockDiv[7]_i_5_n_0\,
      O => load
    );
\ClockDiv[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockDiv_reg(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => ClockDiv_reg(5),
      I4 => Q(4),
      I5 => ClockDiv_reg(4),
      O => \ClockDiv[7]_i_4_n_0\
    );
\ClockDiv[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ClockDiv_reg(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => ClockDiv_reg(2),
      I4 => Q(1),
      I5 => ClockDiv_reg(1),
      O => \ClockDiv[7]_i_5_n_0\
    );
\ClockDiv_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \ClockDiv[0]_i_1_n_0\,
      Q => ClockDiv_reg(0)
    );
\ClockDiv_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \ClockDiv[1]_i_1_n_0\,
      Q => ClockDiv_reg(1)
    );
\ClockDiv_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \ClockDiv[2]_i_1_n_0\,
      Q => ClockDiv_reg(2)
    );
\ClockDiv_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \ClockDiv[3]_i_1_n_0\,
      Q => ClockDiv_reg(3)
    );
\ClockDiv_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \ClockDiv[4]_i_1_n_0\,
      Q => ClockDiv_reg(4)
    );
\ClockDiv_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \ClockDiv[5]_i_1_n_0\,
      Q => ClockDiv_reg(5)
    );
\ClockDiv_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \ClockDiv[6]_i_1_n_0\,
      Q => ClockDiv_reg(6)
    );
\ClockDiv_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \ClockDiv[7]_i_1_n_0\,
      Q => ClockDiv_reg(7)
    );
SD_CLK_O_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => load,
      I1 => \^sd_clk_o_pad_obuf\,
      O => SD_CLK_O_i_1_n_0
    );
SD_CLK_O_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => SD_CLK_O_i_1_n_0,
      Q => \^sd_clk_o_pad_obuf\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_cmd_master is
  port (
    settings : out STD_LOGIC_VECTOR ( 6 downto 0 );
    cmd_out_master : out STD_LOGIC_VECTOR ( 38 downto 0 );
    go_idle : out STD_LOGIC;
    req_out_master : out STD_LOGIC;
    ack_out_master : out STD_LOGIC;
    in14 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \Watchdog_Cnt_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Write_Only2_out : out STD_LOGIC;
    Write_Read : out STD_LOGIC;
    status_reg_w : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RESP_1_REG_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \NORMAL_INT_REG_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    req_in_host : in STD_LOGIC;
    CLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ack_in_host : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    response_size : in STD_LOGIC_VECTOR ( 1 downto 0 );
    complete_reg_i_3_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    complete_reg_0 : in STD_LOGIC;
    DECODER_ACK : in STD_LOGIC;
    normal_isr_reset : in STD_LOGIC;
    new_cmd : in STD_LOGIC;
    serial_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ERR_INT_REG_reg[3]_0\ : in STD_LOGIC;
    \ERR_INT_REG[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 34 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    complete_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Req_internal_in : in STD_LOGIC;
    card_detect_IBUF : in STD_LOGIC;
    \cmd_out_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    error_isr_reset : in STD_LOGIC;
    \settings_reg[12]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end sd_cmd_master;

architecture STRUCTURE of sd_cmd_master is
  signal CRC_check_enable : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ERR_INT_REG[0]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_INT_REG[1]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_INT_REG[1]_i_2_n_0\ : STD_LOGIC;
  signal \ERR_INT_REG[3]_i_1_n_0\ : STD_LOGIC;
  signal \ERR_INT_REG[3]_i_2_n_0\ : STD_LOGIC;
  signal \ERR_INT_REG[3]_i_4_n_0\ : STD_LOGIC;
  signal NORMAL_INT_REG0_out : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NORMAL_INT_REG[0]_i_1_n_0\ : STD_LOGIC;
  signal \NORMAL_INT_REG[0]_i_2_n_0\ : STD_LOGIC;
  signal \NORMAL_INT_REG[15]_i_1_n_0\ : STD_LOGIC;
  signal \^normal_int_reg_reg[15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \RESP_1_REG[31]_i_1_n_0\ : STD_LOGIC;
  signal \STATUS_REG[0]_i_1_n_0\ : STD_LOGIC;
  signal Watchdog_Cnt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Watchdog_Cnt[15]_i_1_n_0\ : STD_LOGIC;
  signal \^watchdog_cnt_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Watchdog_Cnt_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \Watchdog_Cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal ack_in_int : STD_LOGIC;
  signal ack_out_i_1_n_0 : STD_LOGIC;
  signal \^ack_out_master\ : STD_LOGIC;
  signal ack_q : STD_LOGIC;
  signal card_present_i_1_n_0 : STD_LOGIC;
  signal \^cmd_out_master\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal complete : STD_LOGIC;
  signal complete1 : STD_LOGIC;
  signal complete_i_14_n_0 : STD_LOGIC;
  signal complete_i_15_n_0 : STD_LOGIC;
  signal complete_i_16_n_0 : STD_LOGIC;
  signal complete_i_17_n_0 : STD_LOGIC;
  signal complete_i_2_n_0 : STD_LOGIC;
  signal complete_i_4_n_0 : STD_LOGIC;
  signal complete_i_6_n_0 : STD_LOGIC;
  signal complete_i_7_n_0 : STD_LOGIC;
  signal complete_i_8_n_0 : STD_LOGIC;
  signal complete_i_9_n_0 : STD_LOGIC;
  signal complete_reg_i_3_n_1 : STD_LOGIC;
  signal complete_reg_i_3_n_2 : STD_LOGIC;
  signal complete_reg_i_3_n_3 : STD_LOGIC;
  signal complete_reg_i_5_n_0 : STD_LOGIC;
  signal complete_reg_i_5_n_1 : STD_LOGIC;
  signal complete_reg_i_5_n_2 : STD_LOGIC;
  signal complete_reg_i_5_n_3 : STD_LOGIC;
  signal complete_reg_n_0 : STD_LOGIC;
  signal \debounce[0]_i_1_n_0\ : STD_LOGIC;
  signal \debounce[1]_i_1_n_0\ : STD_LOGIC;
  signal \debounce[2]_i_1_n_0\ : STD_LOGIC;
  signal \debounce[3]_i_1_n_0\ : STD_LOGIC;
  signal \debounce[3]_i_2_n_0\ : STD_LOGIC;
  signal debounce_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^go_idle\ : STD_LOGIC;
  signal go_idle_o_i_1_n_0 : STD_LOGIC;
  signal \^in14\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal in9 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal index_check_enable : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal req_in_int : STD_LOGIC;
  signal req_out_i_1_n_0 : STD_LOGIC;
  signal \^req_out_master\ : STD_LOGIC;
  signal req_q : STD_LOGIC;
  signal \^settings\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \^status_reg_w\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_Watchdog_Cnt_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Watchdog_Cnt_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_complete_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_complete_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \NORMAL_INT_REG[15]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \NORMAL_INT_REG[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \NORMAL_INT_REG[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[10]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[11]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[12]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[13]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[14]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[15]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[7]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[8]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Watchdog_Cnt[9]_i_1\ : label is "soft_lutpair12";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Watchdog_Cnt_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Watchdog_Cnt_reg[15]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \Watchdog_Cnt_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Watchdog_Cnt_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of Write_Only_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of Write_Read_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of complete_i_4 : label is "soft_lutpair4";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of complete_reg_i_3 : label is 11;
  attribute COMPARATOR_THRESHOLD of complete_reg_i_5 : label is 11;
  attribute SOFT_HLUTNM of \debounce[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \debounce[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \debounce[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \debounce[3]_i_2\ : label is "soft_lutpair6";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "SETUP:010,EXECUTE:100,IDLE:001";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "SETUP:010,EXECUTE:100,IDLE:001";
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "SETUP:010,EXECUTE:100,IDLE:001";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  \NORMAL_INT_REG_reg[15]_0\(3 downto 0) <= \^normal_int_reg_reg[15]_0\(3 downto 0);
  \Watchdog_Cnt_reg[0]_0\(0) <= \^watchdog_cnt_reg[0]_0\(0);
  ack_out_master <= \^ack_out_master\;
  cmd_out_master(38 downto 0) <= \^cmd_out_master\(38 downto 0);
  go_idle <= \^go_idle\;
  in14(14 downto 0) <= \^in14\(14 downto 0);
  req_out_master <= \^req_out_master\;
  settings(6 downto 0) <= \^settings\(6 downto 0);
  status_reg_w(0) <= \^status_reg_w\(0);
CRC_check_enable_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => state(0),
      I2 => state(2),
      O => CRC_check_enable
    );
CRC_check_enable_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => Q(0),
      Q => \^settings\(2)
    );
\ERR_INT_REG[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF300000200"
    )
        port map (
      I0 => complete1,
      I1 => \state_reg_n_0_[1]\,
      I2 => state(0),
      I3 => state(2),
      I4 => error_isr_reset,
      I5 => \^d\(0),
      O => \ERR_INT_REG[0]_i_1_n_0\
    );
\ERR_INT_REG[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A030B030A000800"
    )
        port map (
      I0 => state(2),
      I1 => CRC_check_enable,
      I2 => error_isr_reset,
      I3 => \ERR_INT_REG[1]_i_2_n_0\,
      I4 => complete_i_2_n_0,
      I5 => \^d\(1),
      O => \ERR_INT_REG[1]_i_1_n_0\
    );
\ERR_INT_REG[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^settings\(2),
      I1 => serial_status(0),
      O => \ERR_INT_REG[1]_i_2_n_0\
    );
\ERR_INT_REG[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088BF00008880"
    )
        port map (
      I0 => state(2),
      I1 => \ERR_INT_REG[3]_i_2_n_0\,
      I2 => complete_i_2_n_0,
      I3 => CRC_check_enable,
      I4 => error_isr_reset,
      I5 => \^d\(2),
      O => \ERR_INT_REG[3]_i_1_n_0\
    );
\ERR_INT_REG[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => index_check_enable,
      I1 => \ERR_INT_REG_reg[3]_0\,
      I2 => \ERR_INT_REG[3]_i_4_n_0\,
      O => \ERR_INT_REG[3]_i_2_n_0\
    );
\ERR_INT_REG[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cmd_out_master\(36),
      I1 => \ERR_INT_REG[3]_i_2_0\(33),
      I2 => \^cmd_out_master\(37),
      I3 => \ERR_INT_REG[3]_i_2_0\(34),
      I4 => \ERR_INT_REG[3]_i_2_0\(32),
      I5 => \^cmd_out_master\(35),
      O => \ERR_INT_REG[3]_i_4_n_0\
    );
\ERR_INT_REG_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \ERR_INT_REG[0]_i_1_n_0\,
      Q => \^d\(0)
    );
\ERR_INT_REG_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \ERR_INT_REG[1]_i_1_n_0\,
      Q => \^d\(1)
    );
\ERR_INT_REG_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_1_n_0\,
      Q => \^d\(2)
    );
\NORMAL_INT_REG[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555551100000100"
    )
        port map (
      I0 => normal_isr_reset,
      I1 => \state_reg_n_0_[1]\,
      I2 => \NORMAL_INT_REG[0]_i_2_n_0\,
      I3 => state(2),
      I4 => state(0),
      I5 => \^normal_int_reg_reg[15]_0\(0),
      O => \NORMAL_INT_REG[0]_i_1_n_0\
    );
\NORMAL_INT_REG[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => req_in_int,
      I1 => ack_in_int,
      I2 => serial_status(1),
      O => \NORMAL_INT_REG[0]_i_2_n_0\
    );
\NORMAL_INT_REG[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFFFAAAA2000"
    )
        port map (
      I0 => NORMAL_INT_REG0_out(15),
      I1 => complete_i_4_n_0,
      I2 => complete1,
      I3 => state(2),
      I4 => p_0_in(0),
      I5 => \^normal_int_reg_reg[15]_0\(3),
      O => \NORMAL_INT_REG[15]_i_1_n_0\
    );
\NORMAL_INT_REG[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000E0000000E00"
    )
        port map (
      I0 => \ERR_INT_REG[1]_i_2_n_0\,
      I1 => \ERR_INT_REG[3]_i_2_n_0\,
      I2 => normal_isr_reset,
      I3 => state(2),
      I4 => \NORMAL_INT_REG[0]_i_2_n_0\,
      I5 => complete1,
      O => NORMAL_INT_REG0_out(15)
    );
\NORMAL_INT_REG[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABEE"
    )
        port map (
      I0 => normal_isr_reset,
      I1 => \state_reg_n_0_[1]\,
      I2 => \NORMAL_INT_REG[0]_i_2_n_0\,
      I3 => state(2),
      I4 => state(0),
      O => p_0_in(0)
    );
\NORMAL_INT_REG[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404444"
    )
        port map (
      I0 => normal_isr_reset,
      I1 => in9(1),
      I2 => state(2),
      I3 => state(0),
      I4 => \state_reg_n_0_[1]\,
      O => NORMAL_INT_REG0_out(1)
    );
\NORMAL_INT_REG[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11101111"
    )
        port map (
      I0 => normal_isr_reset,
      I1 => in9(1),
      I2 => state(2),
      I3 => state(0),
      I4 => \state_reg_n_0_[1]\,
      O => NORMAL_INT_REG0_out(2)
    );
\NORMAL_INT_REG_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \NORMAL_INT_REG[0]_i_1_n_0\,
      Q => \^normal_int_reg_reg[15]_0\(0)
    );
\NORMAL_INT_REG_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \NORMAL_INT_REG[15]_i_1_n_0\,
      Q => \^normal_int_reg_reg[15]_0\(3)
    );
\NORMAL_INT_REG_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => NORMAL_INT_REG0_out(1),
      Q => \^normal_int_reg_reg[15]_0\(1)
    );
\NORMAL_INT_REG_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => NORMAL_INT_REG0_out(2),
      Q => \^normal_int_reg_reg[15]_0\(2)
    );
\RESP_1_REG[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => complete_i_2_n_0,
      I1 => \^settings\(1),
      I2 => \^settings\(0),
      O => \RESP_1_REG[31]_i_1_n_0\
    );
\RESP_1_REG_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(0),
      Q => \RESP_1_REG_reg[31]_0\(0)
    );
\RESP_1_REG_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(10),
      Q => \RESP_1_REG_reg[31]_0\(10)
    );
\RESP_1_REG_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(11),
      Q => \RESP_1_REG_reg[31]_0\(11)
    );
\RESP_1_REG_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(12),
      Q => \RESP_1_REG_reg[31]_0\(12)
    );
\RESP_1_REG_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(13),
      Q => \RESP_1_REG_reg[31]_0\(13)
    );
\RESP_1_REG_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(14),
      Q => \RESP_1_REG_reg[31]_0\(14)
    );
\RESP_1_REG_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(15),
      Q => \RESP_1_REG_reg[31]_0\(15)
    );
\RESP_1_REG_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(16),
      Q => \RESP_1_REG_reg[31]_0\(16)
    );
\RESP_1_REG_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(17),
      Q => \RESP_1_REG_reg[31]_0\(17)
    );
\RESP_1_REG_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(18),
      Q => \RESP_1_REG_reg[31]_0\(18)
    );
\RESP_1_REG_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(19),
      Q => \RESP_1_REG_reg[31]_0\(19)
    );
\RESP_1_REG_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(1),
      Q => \RESP_1_REG_reg[31]_0\(1)
    );
\RESP_1_REG_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(20),
      Q => \RESP_1_REG_reg[31]_0\(20)
    );
\RESP_1_REG_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(21),
      Q => \RESP_1_REG_reg[31]_0\(21)
    );
\RESP_1_REG_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(22),
      Q => \RESP_1_REG_reg[31]_0\(22)
    );
\RESP_1_REG_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(23),
      Q => \RESP_1_REG_reg[31]_0\(23)
    );
\RESP_1_REG_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(24),
      Q => \RESP_1_REG_reg[31]_0\(24)
    );
\RESP_1_REG_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(25),
      Q => \RESP_1_REG_reg[31]_0\(25)
    );
\RESP_1_REG_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(26),
      Q => \RESP_1_REG_reg[31]_0\(26)
    );
\RESP_1_REG_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(27),
      Q => \RESP_1_REG_reg[31]_0\(27)
    );
\RESP_1_REG_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(28),
      Q => \RESP_1_REG_reg[31]_0\(28)
    );
\RESP_1_REG_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(29),
      Q => \RESP_1_REG_reg[31]_0\(29)
    );
\RESP_1_REG_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(2),
      Q => \RESP_1_REG_reg[31]_0\(2)
    );
\RESP_1_REG_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(30),
      Q => \RESP_1_REG_reg[31]_0\(30)
    );
\RESP_1_REG_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(31),
      Q => \RESP_1_REG_reg[31]_0\(31)
    );
\RESP_1_REG_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(3),
      Q => \RESP_1_REG_reg[31]_0\(3)
    );
\RESP_1_REG_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(4),
      Q => \RESP_1_REG_reg[31]_0\(4)
    );
\RESP_1_REG_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(5),
      Q => \RESP_1_REG_reg[31]_0\(5)
    );
\RESP_1_REG_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(6),
      Q => \RESP_1_REG_reg[31]_0\(6)
    );
\RESP_1_REG_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(7),
      Q => \RESP_1_REG_reg[31]_0\(7)
    );
\RESP_1_REG_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(8),
      Q => \RESP_1_REG_reg[31]_0\(8)
    );
\RESP_1_REG_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \RESP_1_REG[31]_i_1_n_0\,
      CLR => AR(0),
      D => \ERR_INT_REG[3]_i_2_0\(9),
      Q => \RESP_1_REG_reg[31]_0\(9)
    );
\STATUS_REG[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF04"
    )
        port map (
      I0 => state(2),
      I1 => \state_reg_n_0_[1]\,
      I2 => state(0),
      I3 => \^status_reg_w\(0),
      O => \STATUS_REG[0]_i_1_n_0\
    );
\STATUS_REG_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \STATUS_REG[0]_i_1_n_0\,
      Q => \^status_reg_w\(0)
    );
\Watchdog_Cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(2),
      I1 => \^watchdog_cnt_reg[0]_0\(0),
      O => Watchdog_Cnt(0)
    );
\Watchdog_Cnt[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^in14\(9),
      O => Watchdog_Cnt(10)
    );
\Watchdog_Cnt[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^in14\(10),
      O => Watchdog_Cnt(11)
    );
\Watchdog_Cnt[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^in14\(11),
      O => Watchdog_Cnt(12)
    );
\Watchdog_Cnt[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^in14\(12),
      O => Watchdog_Cnt(13)
    );
\Watchdog_Cnt[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^in14\(13),
      O => Watchdog_Cnt(14)
    );
\Watchdog_Cnt[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => state(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => state(2),
      O => \Watchdog_Cnt[15]_i_1_n_0\
    );
\Watchdog_Cnt[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^in14\(14),
      O => Watchdog_Cnt(15)
    );
\Watchdog_Cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^in14\(0),
      O => Watchdog_Cnt(1)
    );
\Watchdog_Cnt[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^in14\(1),
      O => Watchdog_Cnt(2)
    );
\Watchdog_Cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^in14\(2),
      O => Watchdog_Cnt(3)
    );
\Watchdog_Cnt[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^in14\(3),
      O => Watchdog_Cnt(4)
    );
\Watchdog_Cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^in14\(4),
      O => Watchdog_Cnt(5)
    );
\Watchdog_Cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^in14\(5),
      O => Watchdog_Cnt(6)
    );
\Watchdog_Cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^in14\(6),
      O => Watchdog_Cnt(7)
    );
\Watchdog_Cnt[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^in14\(7),
      O => Watchdog_Cnt(8)
    );
\Watchdog_Cnt[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(2),
      I1 => \^in14\(8),
      O => Watchdog_Cnt(9)
    );
\Watchdog_Cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(0),
      Q => \^watchdog_cnt_reg[0]_0\(0)
    );
\Watchdog_Cnt_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(10),
      Q => \Watchdog_Cnt_reg_n_0_[10]\
    );
\Watchdog_Cnt_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(11),
      Q => \Watchdog_Cnt_reg_n_0_[11]\
    );
\Watchdog_Cnt_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(12),
      Q => \Watchdog_Cnt_reg_n_0_[12]\
    );
\Watchdog_Cnt_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Watchdog_Cnt_reg[8]_i_2_n_0\,
      CO(3) => \Watchdog_Cnt_reg[12]_i_2_n_0\,
      CO(2) => \Watchdog_Cnt_reg[12]_i_2_n_1\,
      CO(1) => \Watchdog_Cnt_reg[12]_i_2_n_2\,
      CO(0) => \Watchdog_Cnt_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^in14\(11 downto 8),
      S(3) => \Watchdog_Cnt_reg_n_0_[12]\,
      S(2) => \Watchdog_Cnt_reg_n_0_[11]\,
      S(1) => \Watchdog_Cnt_reg_n_0_[10]\,
      S(0) => \Watchdog_Cnt_reg_n_0_[9]\
    );
\Watchdog_Cnt_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(13),
      Q => \Watchdog_Cnt_reg_n_0_[13]\
    );
\Watchdog_Cnt_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(14),
      Q => \Watchdog_Cnt_reg_n_0_[14]\
    );
\Watchdog_Cnt_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(15),
      Q => \Watchdog_Cnt_reg_n_0_[15]\
    );
\Watchdog_Cnt_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Watchdog_Cnt_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_Watchdog_Cnt_reg[15]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Watchdog_Cnt_reg[15]_i_3_n_2\,
      CO(0) => \Watchdog_Cnt_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_Watchdog_Cnt_reg[15]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => \^in14\(14 downto 12),
      S(3) => '0',
      S(2) => \Watchdog_Cnt_reg_n_0_[15]\,
      S(1) => \Watchdog_Cnt_reg_n_0_[14]\,
      S(0) => \Watchdog_Cnt_reg_n_0_[13]\
    );
\Watchdog_Cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(1),
      Q => \Watchdog_Cnt_reg_n_0_[1]\
    );
\Watchdog_Cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(2),
      Q => \Watchdog_Cnt_reg_n_0_[2]\
    );
\Watchdog_Cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(3),
      Q => \Watchdog_Cnt_reg_n_0_[3]\
    );
\Watchdog_Cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(4),
      Q => \Watchdog_Cnt_reg_n_0_[4]\
    );
\Watchdog_Cnt_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Watchdog_Cnt_reg[4]_i_2_n_0\,
      CO(2) => \Watchdog_Cnt_reg[4]_i_2_n_1\,
      CO(1) => \Watchdog_Cnt_reg[4]_i_2_n_2\,
      CO(0) => \Watchdog_Cnt_reg[4]_i_2_n_3\,
      CYINIT => \^watchdog_cnt_reg[0]_0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^in14\(3 downto 0),
      S(3) => \Watchdog_Cnt_reg_n_0_[4]\,
      S(2) => \Watchdog_Cnt_reg_n_0_[3]\,
      S(1) => \Watchdog_Cnt_reg_n_0_[2]\,
      S(0) => \Watchdog_Cnt_reg_n_0_[1]\
    );
\Watchdog_Cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(5),
      Q => \Watchdog_Cnt_reg_n_0_[5]\
    );
\Watchdog_Cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(6),
      Q => \Watchdog_Cnt_reg_n_0_[6]\
    );
\Watchdog_Cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(7),
      Q => \Watchdog_Cnt_reg_n_0_[7]\
    );
\Watchdog_Cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(8),
      Q => \Watchdog_Cnt_reg_n_0_[8]\
    );
\Watchdog_Cnt_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Watchdog_Cnt_reg[4]_i_2_n_0\,
      CO(3) => \Watchdog_Cnt_reg[8]_i_2_n_0\,
      CO(2) => \Watchdog_Cnt_reg[8]_i_2_n_1\,
      CO(1) => \Watchdog_Cnt_reg[8]_i_2_n_2\,
      CO(0) => \Watchdog_Cnt_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^in14\(7 downto 4),
      S(3) => \Watchdog_Cnt_reg_n_0_[8]\,
      S(2) => \Watchdog_Cnt_reg_n_0_[7]\,
      S(1) => \Watchdog_Cnt_reg_n_0_[6]\,
      S(0) => \Watchdog_Cnt_reg_n_0_[5]\
    );
\Watchdog_Cnt_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Watchdog_Cnt[15]_i_1_n_0\,
      CLR => AR(0),
      D => Watchdog_Cnt(9),
      Q => \Watchdog_Cnt_reg_n_0_[9]\
    );
Write_Only_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => Req_internal_in,
      I1 => \^settings\(1),
      I2 => \^settings\(0),
      O => Write_Only2_out
    );
Write_Read_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Req_internal_in,
      I1 => \^settings\(1),
      I2 => \^settings\(0),
      O => Write_Read
    );
ack_in_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => ack_q,
      Q => ack_in_int
    );
ack_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2FFAF000200A0"
    )
        port map (
      I0 => req_in_int,
      I1 => ack_in_int,
      I2 => state(0),
      I3 => \state_reg_n_0_[1]\,
      I4 => state(2),
      I5 => \^ack_out_master\,
      O => ack_out_i_1_n_0
    );
ack_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => ack_out_i_1_n_0,
      Q => \^ack_out_master\
    );
ack_q_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => ack_in_host,
      Q => ack_q
    );
card_present_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => debounce_reg(3),
      I1 => debounce_reg(2),
      I2 => debounce_reg(0),
      I3 => debounce_reg(1),
      O => card_present_i_1_n_0
    );
card_present_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => card_present_i_1_n_0,
      Q => in9(1)
    );
\cmd_out_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(0),
      Q => \^cmd_out_master\(0)
    );
\cmd_out_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(10),
      Q => \^cmd_out_master\(10)
    );
\cmd_out_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(11),
      Q => \^cmd_out_master\(11)
    );
\cmd_out_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(12),
      Q => \^cmd_out_master\(12)
    );
\cmd_out_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(13),
      Q => \^cmd_out_master\(13)
    );
\cmd_out_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(14),
      Q => \^cmd_out_master\(14)
    );
\cmd_out_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(15),
      Q => \^cmd_out_master\(15)
    );
\cmd_out_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(16),
      Q => \^cmd_out_master\(16)
    );
\cmd_out_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(17),
      Q => \^cmd_out_master\(17)
    );
\cmd_out_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(18),
      Q => \^cmd_out_master\(18)
    );
\cmd_out_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(19),
      Q => \^cmd_out_master\(19)
    );
\cmd_out_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(1),
      Q => \^cmd_out_master\(1)
    );
\cmd_out_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(20),
      Q => \^cmd_out_master\(20)
    );
\cmd_out_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(21),
      Q => \^cmd_out_master\(21)
    );
\cmd_out_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(22),
      Q => \^cmd_out_master\(22)
    );
\cmd_out_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(23),
      Q => \^cmd_out_master\(23)
    );
\cmd_out_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(24),
      Q => \^cmd_out_master\(24)
    );
\cmd_out_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(25),
      Q => \^cmd_out_master\(25)
    );
\cmd_out_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(26),
      Q => \^cmd_out_master\(26)
    );
\cmd_out_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(27),
      Q => \^cmd_out_master\(27)
    );
\cmd_out_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(28),
      Q => \^cmd_out_master\(28)
    );
\cmd_out_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(29),
      Q => \^cmd_out_master\(29)
    );
\cmd_out_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(2),
      Q => \^cmd_out_master\(2)
    );
\cmd_out_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(30),
      Q => \^cmd_out_master\(30)
    );
\cmd_out_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(31),
      Q => \^cmd_out_master\(31)
    );
\cmd_out_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => Q(4),
      Q => \^cmd_out_master\(32)
    );
\cmd_out_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => Q(5),
      Q => \^cmd_out_master\(33)
    );
\cmd_out_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => Q(6),
      Q => \^cmd_out_master\(34)
    );
\cmd_out_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => Q(7),
      Q => \^cmd_out_master\(35)
    );
\cmd_out_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => Q(8),
      Q => \^cmd_out_master\(36)
    );
\cmd_out_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => Q(9),
      Q => \^cmd_out_master\(37)
    );
\cmd_out_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => '1',
      Q => \^cmd_out_master\(38)
    );
\cmd_out_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(3),
      Q => \^cmd_out_master\(3)
    );
\cmd_out_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(4),
      Q => \^cmd_out_master\(4)
    );
\cmd_out_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(5),
      Q => \^cmd_out_master\(5)
    );
\cmd_out_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(6),
      Q => \^cmd_out_master\(6)
    );
\cmd_out_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(7),
      Q => \^cmd_out_master\(7)
    );
\cmd_out_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(8),
      Q => \^cmd_out_master\(8)
    );
\cmd_out_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \cmd_out_reg[31]_0\(9),
      Q => \^cmd_out_master\(9)
    );
complete_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => complete_i_2_n_0,
      I1 => state(2),
      I2 => complete1,
      I3 => complete_i_4_n_0,
      I4 => complete_reg_0,
      I5 => DECODER_ACK,
      O => complete
    );
complete_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^in14\(6),
      I1 => complete_reg_i_3_0(7),
      I2 => \^in14\(5),
      I3 => complete_reg_i_3_0(6),
      O => complete_i_14_n_0
    );
complete_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^in14\(4),
      I1 => complete_reg_i_3_0(5),
      I2 => \^in14\(3),
      I3 => complete_reg_i_3_0(4),
      O => complete_i_15_n_0
    );
complete_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^in14\(2),
      I1 => complete_reg_i_3_0(3),
      I2 => \^in14\(1),
      I3 => complete_reg_i_3_0(2),
      O => complete_i_16_n_0
    );
complete_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222B"
    )
        port map (
      I0 => \^in14\(0),
      I1 => complete_reg_i_3_0(1),
      I2 => \^watchdog_cnt_reg[0]_0\(0),
      I3 => complete_reg_i_3_0(0),
      O => complete_i_17_n_0
    );
complete_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => req_in_int,
      I1 => ack_in_int,
      I2 => serial_status(1),
      I3 => state(2),
      I4 => \state_reg_n_0_[1]\,
      I5 => state(0),
      O => complete_i_2_n_0
    );
complete_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(0),
      I1 => \state_reg_n_0_[1]\,
      O => complete_i_4_n_0
    );
complete_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^in14\(14),
      I1 => complete_reg_i_3_0(15),
      I2 => \^in14\(13),
      I3 => complete_reg_i_3_0(14),
      O => complete_i_6_n_0
    );
complete_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^in14\(12),
      I1 => complete_reg_i_3_0(13),
      I2 => \^in14\(11),
      I3 => complete_reg_i_3_0(12),
      O => complete_i_7_n_0
    );
complete_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^in14\(10),
      I1 => complete_reg_i_3_0(11),
      I2 => \^in14\(9),
      I3 => complete_reg_i_3_0(10),
      O => complete_i_8_n_0
    );
complete_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^in14\(8),
      I1 => complete_reg_i_3_0(9),
      I2 => \^in14\(7),
      I3 => complete_reg_i_3_0(8),
      O => complete_i_9_n_0
    );
complete_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => complete,
      Q => complete_reg_n_0
    );
complete_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => complete_reg_i_5_n_0,
      CO(3) => complete1,
      CO(2) => complete_reg_i_3_n_1,
      CO(1) => complete_reg_i_3_n_2,
      CO(0) => complete_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => complete_i_6_n_0,
      DI(2) => complete_i_7_n_0,
      DI(1) => complete_i_8_n_0,
      DI(0) => complete_i_9_n_0,
      O(3 downto 0) => NLW_complete_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => complete_reg_1(3 downto 0)
    );
complete_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => complete_reg_i_5_n_0,
      CO(2) => complete_reg_i_5_n_1,
      CO(1) => complete_reg_i_5_n_2,
      CO(0) => complete_reg_i_5_n_3,
      CYINIT => '0',
      DI(3) => complete_i_14_n_0,
      DI(2) => complete_i_15_n_0,
      DI(1) => complete_i_16_n_0,
      DI(0) => complete_i_17_n_0,
      O(3 downto 0) => NLW_complete_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\debounce[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => debounce_reg(0),
      I1 => card_detect_IBUF,
      O => \debounce[0]_i_1_n_0\
    );
\debounce[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => debounce_reg(1),
      I1 => debounce_reg(0),
      I2 => card_detect_IBUF,
      O => \debounce[1]_i_1_n_0\
    );
\debounce[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => debounce_reg(2),
      I1 => debounce_reg(1),
      I2 => debounce_reg(0),
      I3 => card_detect_IBUF,
      O => \debounce[2]_i_1_n_0\
    );
\debounce[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => card_detect_IBUF,
      I1 => debounce_reg(3),
      I2 => debounce_reg(2),
      I3 => debounce_reg(0),
      I4 => debounce_reg(1),
      O => \debounce[3]_i_1_n_0\
    );
\debounce[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => debounce_reg(3),
      I1 => debounce_reg(2),
      I2 => debounce_reg(0),
      I3 => debounce_reg(1),
      I4 => card_detect_IBUF,
      O => \debounce[3]_i_2_n_0\
    );
\debounce_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \debounce[3]_i_1_n_0\,
      CLR => AR(0),
      D => \debounce[0]_i_1_n_0\,
      Q => debounce_reg(0)
    );
\debounce_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \debounce[3]_i_1_n_0\,
      CLR => AR(0),
      D => \debounce[1]_i_1_n_0\,
      Q => debounce_reg(1)
    );
\debounce_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \debounce[3]_i_1_n_0\,
      CLR => AR(0),
      D => \debounce[2]_i_1_n_0\,
      Q => debounce_reg(2)
    );
\debounce_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \debounce[3]_i_1_n_0\,
      CLR => AR(0),
      D => \debounce[3]_i_2_n_0\,
      Q => debounce_reg(3)
    );
go_idle_o_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFF0040"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => complete1,
      I2 => state(2),
      I3 => state(0),
      I4 => \^go_idle\,
      O => go_idle_o_i_1_n_0
    );
go_idle_o_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => go_idle_o_i_1_n_0,
      Q => \^go_idle\
    );
index_check_enable_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => Q(1),
      Q => index_check_enable
    );
req_in_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => req_q,
      Q => req_in_int
    );
req_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF30200"
    )
        port map (
      I0 => ack_in_int,
      I1 => state(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => state(2),
      I4 => \^req_out_master\,
      O => req_out_i_1_n_0
    );
req_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => req_out_i_1_n_0,
      Q => \^req_out_master\
    );
req_q_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => req_in_host,
      Q => req_q
    );
\response_size_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => response_size(0),
      Q => \^settings\(0)
    );
\response_size_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => response_size(1),
      Q => \^settings\(1)
    );
\settings_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \settings_reg[12]_0\(0),
      Q => \^settings\(3)
    );
\settings_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => \settings_reg[12]_0\(1),
      Q => \^settings\(4)
    );
\settings_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => Q(2),
      Q => \^settings\(5)
    );
\settings_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_check_enable,
      CLR => AR(0),
      D => Q(3),
      Q => \^settings\(6)
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3F0AF"
    )
        port map (
      I0 => complete_reg_n_0,
      I1 => new_cmd,
      I2 => state(2),
      I3 => \state_reg_n_0_[1]\,
      I4 => state(0),
      O => next_state(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001C0010"
    )
        port map (
      I0 => ack_in_int,
      I1 => state(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => state(2),
      I4 => new_cmd,
      O => next_state(1)
    );
\state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000A30"
    )
        port map (
      I0 => ack_in_int,
      I1 => complete_reg_n_0,
      I2 => state(2),
      I3 => \state_reg_n_0_[1]\,
      I4 => state(0),
      O => next_state(2)
    );
\state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => next_state(0),
      PRE => AR(0),
      Q => state(0)
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => next_state(1),
      Q => \state_reg_n_0_[1]\
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => next_state(2),
      Q => state(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_controller_wb is
  port (
    int_busy : out STD_LOGIC;
    wb_ack_o_OBUF : out STD_LOGIC;
    we_m_tx_bd : out STD_LOGIC;
    new_cmd : out STD_LOGIC;
    we_m_rx_bd : out STD_LOGIC;
    Bd_isr_reset : out STD_LOGIC;
    normal_isr_reset : out STD_LOGIC;
    error_isr_reset : out STD_LOGIC;
    cmd_int_busy : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \time_out_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmd_setting_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \cmd_setting_reg_reg[15]_1\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \argument_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \clock_divider_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    int_b_OBUF : out STD_LOGIC;
    \software_reset_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_busy : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    RST_IN0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \software_reset_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \software_reset_reg_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \software_reset_reg_reg[0]_3\ : out STD_LOGIC;
    \software_reset_reg_reg[0]_4\ : out STD_LOGIC;
    \software_reset_reg_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wb_dat_o_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dat_in_m_tx_bd_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \dat_in_m_rx_bd_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    response_size : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_a_OBUF : out STD_LOGIC;
    int_c_OBUF : out STD_LOGIC;
    wb_we_i_IBUF : in STD_LOGIC;
    \dat_in_m_rx_bd_reg[15]_1\ : in STD_LOGIC;
    we_ack_reg_0 : in STD_LOGIC;
    complete_reg_i_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    in14 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \cmd_set_reg[10]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wb_stb_i_IBUF : in STD_LOGIC;
    wb_cyc_i_IBUF : in STD_LOGIC;
    wb_adr_i_IBUF : in STD_LOGIC_VECTOR ( 7 downto 0 );
    write_req_s : in STD_LOGIC;
    wb_rst_i_IBUF : in STD_LOGIC;
    wb_dat_i_IBUF : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \wb_dat_o_reg[5]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \wb_dat_o_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \wb_dat_o[1]_i_4_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wb_dat_o_reg[12]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \wb_dat_o_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wb_dat_o_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    status_reg_w : in STD_LOGIC_VECTOR ( 0 to 0 );
    go_idle : in STD_LOGIC;
    \dat_out_s_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dat_out_s_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_rx_fifo : in STD_LOGIC;
    reset_tx_fifo : in STD_LOGIC;
    \bd_mem_reg[31][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bd_mem_reg[31][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sd_data_out_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \argument_reg_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \cmd_setting_reg_reg[13]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end sd_controller_wb;

architecture STRUCTURE of sd_controller_wb is
  signal Bd_isr_enable_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \Bd_isr_enable_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Bd_isr_enable_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \Bd_isr_enable_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \Bd_isr_enable_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \^bd_isr_reset\ : STD_LOGIC;
  signal Bd_isr_reset_i_1_n_0 : STD_LOGIC;
  signal Bd_isr_reset_i_2_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \argument_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \argument_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \argument_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \argument_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \^argument_reg_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \clock_divider[7]_i_1_n_0\ : STD_LOGIC;
  signal \^clock_divider_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^cmd_int_busy\ : STD_LOGIC;
  signal cmd_setting_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \cmd_setting_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_setting_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_setting_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_setting_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_setting_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_setting_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_setting_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_setting_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_setting_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \^cmd_setting_reg_reg[15]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \cmd_setting_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \cmd_setting_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal dat_in_m_rx_bd0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dat_in_m_rx_bd[15]_i_1_n_0\ : STD_LOGIC;
  signal \dat_in_m_rx_bd[15]_i_2_n_0\ : STD_LOGIC;
  signal \dat_in_m_tx_bd[15]_i_1_n_0\ : STD_LOGIC;
  signal \dat_in_m_tx_bd[15]_i_3_n_0\ : STD_LOGIC;
  signal \dat_in_m_tx_bd[15]_i_4_n_0\ : STD_LOGIC;
  signal error_int_signal_enable_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \error_int_signal_enable_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \error_int_signal_enable_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \error_int_signal_enable_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \error_int_signal_enable_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \error_int_signal_enable_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \error_int_signal_enable_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \error_int_signal_enable_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \error_int_signal_enable_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \error_int_signal_enable_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \error_int_signal_enable_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \error_int_signal_enable_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \error_int_signal_enable_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \error_int_signal_enable_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \error_int_signal_enable_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \^error_isr_reset\ : STD_LOGIC;
  signal error_isr_reset_i_1_n_0 : STD_LOGIC;
  signal error_isr_reset_i_2_n_0 : STD_LOGIC;
  signal int_a_OBUF_inst_i_2_n_0 : STD_LOGIC;
  signal \^int_busy\ : STD_LOGIC;
  signal int_busy0_out : STD_LOGIC;
  signal int_busy_i_1_n_0 : STD_LOGIC;
  signal int_c_OBUF_inst_i_2_n_0 : STD_LOGIC;
  signal new_cmd_i_1_n_0 : STD_LOGIC;
  signal new_cmd_i_2_n_0 : STD_LOGIC;
  signal new_cmd_i_3_n_0 : STD_LOGIC;
  signal normal_int_signal_enable_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \normal_int_signal_enable_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \normal_int_signal_enable_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \normal_int_signal_enable_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \normal_int_signal_enable_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \normal_int_signal_enable_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \normal_int_signal_enable_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \normal_int_signal_enable_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \normal_int_signal_enable_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \normal_int_signal_enable_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \normal_int_signal_enable_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \normal_int_signal_enable_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \normal_int_signal_enable_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \normal_int_signal_enable_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \^normal_isr_reset\ : STD_LOGIC;
  signal normal_isr_reset_i_1_n_0 : STD_LOGIC;
  signal normal_isr_reset_i_2_n_0 : STD_LOGIC;
  signal software_reset_reg : STD_LOGIC;
  signal \software_reset_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \software_reset_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \software_reset_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \software_reset_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \software_reset_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \software_reset_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \software_reset_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \software_reset_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \time_out_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \^wb_ack_o_obuf\ : STD_LOGIC;
  signal wb_ack_o_i_1_n_0 : STD_LOGIC;
  signal wb_ack_o_i_2_n_0 : STD_LOGIC;
  signal wb_ack_o_i_3_n_0 : STD_LOGIC;
  signal wb_ack_o_i_4_n_0 : STD_LOGIC;
  signal wb_ack_o_i_5_n_0 : STD_LOGIC;
  signal \wb_dat_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[0]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o[0]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o[0]_i_4_n_0\ : STD_LOGIC;
  signal \wb_dat_o[0]_i_5_n_0\ : STD_LOGIC;
  signal \wb_dat_o[0]_i_6_n_0\ : STD_LOGIC;
  signal \wb_dat_o[0]_i_7_n_0\ : STD_LOGIC;
  signal \wb_dat_o[0]_i_8_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o[10]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o[11]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o[12]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[12]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o[12]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o[12]_i_4_n_0\ : STD_LOGIC;
  signal \wb_dat_o[13]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[13]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o[13]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o[14]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[14]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o[14]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o[15]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[15]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o[15]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o[15]_i_4_n_0\ : STD_LOGIC;
  signal \wb_dat_o[15]_i_5_n_0\ : STD_LOGIC;
  signal \wb_dat_o[16]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[17]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[18]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[19]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[1]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o[1]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o[1]_i_4_n_0\ : STD_LOGIC;
  signal \wb_dat_o[1]_i_5_n_0\ : STD_LOGIC;
  signal \wb_dat_o[1]_i_6_n_0\ : STD_LOGIC;
  signal \wb_dat_o[1]_i_7_n_0\ : STD_LOGIC;
  signal \wb_dat_o[20]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[21]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[22]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[23]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[24]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[25]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[26]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[27]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[28]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[29]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[2]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o[2]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o[2]_i_4_n_0\ : STD_LOGIC;
  signal \wb_dat_o[2]_i_5_n_0\ : STD_LOGIC;
  signal \wb_dat_o[2]_i_6_n_0\ : STD_LOGIC;
  signal \wb_dat_o[2]_i_7_n_0\ : STD_LOGIC;
  signal \wb_dat_o[30]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o[31]_i_4_n_0\ : STD_LOGIC;
  signal \wb_dat_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[3]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o[3]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o[3]_i_4_n_0\ : STD_LOGIC;
  signal \wb_dat_o[3]_i_5_n_0\ : STD_LOGIC;
  signal \wb_dat_o[3]_i_6_n_0\ : STD_LOGIC;
  signal \wb_dat_o[3]_i_7_n_0\ : STD_LOGIC;
  signal \wb_dat_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[4]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o[4]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o[4]_i_4_n_0\ : STD_LOGIC;
  signal \wb_dat_o[4]_i_5_n_0\ : STD_LOGIC;
  signal \wb_dat_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[5]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o[5]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o[5]_i_4_n_0\ : STD_LOGIC;
  signal \wb_dat_o[5]_i_5_n_0\ : STD_LOGIC;
  signal \wb_dat_o[5]_i_6_n_0\ : STD_LOGIC;
  signal \wb_dat_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[6]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o[6]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o[6]_i_4_n_0\ : STD_LOGIC;
  signal \wb_dat_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[7]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o[7]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o[7]_i_4_n_0\ : STD_LOGIC;
  signal \wb_dat_o[7]_i_5_n_0\ : STD_LOGIC;
  signal \wb_dat_o[7]_i_6_n_0\ : STD_LOGIC;
  signal \wb_dat_o[7]_i_7_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o[8]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_1_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_2_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_3_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_4_n_0\ : STD_LOGIC;
  signal \wb_dat_o[9]_i_5_n_0\ : STD_LOGIC;
  signal \we[0]_i_1_n_0\ : STD_LOGIC;
  signal \we[1]_i_1_n_0\ : STD_LOGIC;
  signal \we[1]_i_2_n_0\ : STD_LOGIC;
  signal \we[1]_i_3_n_0\ : STD_LOGIC;
  signal \we[1]_i_4_n_0\ : STD_LOGIC;
  signal we_m_rx_bd_i_1_n_0 : STD_LOGIC;
  signal we_m_tx_bd_i_1_n_0 : STD_LOGIC;
  signal we_m_tx_bd_i_2_n_0 : STD_LOGIC;
  signal \we_reg_n_0_[0]\ : STD_LOGIC;
  signal \we_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Bd_isr_reset_i_2 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \adr_o[3]_i_3__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \argument_reg[31]_i_3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \argument_reg[31]_i_5\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \bd_mem[0][15]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \bd_mem[0][15]_i_2__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \cmd_set[10]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \cmd_set[11]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \cmd_setting_reg[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \cmd_setting_reg[14]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \cmd_setting_reg[15]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \cmd_setting_reg[15]_i_3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \cmd_setting_reg[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \cmd_setting_reg[5]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \cmd_setting_reg[6]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \cmd_setting_reg[7]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \dat_in_m_rx_bd[15]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \dat_in_m_tx_bd[0]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \dat_in_m_tx_bd[15]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \dat_in_m_tx_bd[15]_i_4\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \dat_out_s[15]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \dat_out_s[15]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of new_cmd_i_2 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of new_cmd_i_3 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of normal_isr_reset_i_2 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \response_size[0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \response_size[3]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \state[2]_i_2__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \state[9]_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \time_out_reg[15]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \tmp[31]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of wb_ack_o_i_4 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \wb_dat_o[0]_i_7\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \wb_dat_o[0]_i_8\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \wb_dat_o[12]_i_4\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \wb_dat_o[13]_i_3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \wb_dat_o[14]_i_3\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \wb_dat_o[15]_i_4\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \wb_dat_o[15]_i_5\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \wb_dat_o[2]_i_5\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \wb_dat_o[2]_i_7\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \wb_dat_o[31]_i_3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \wb_dat_o[3]_i_6\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \wb_dat_o[3]_i_7\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \wb_dat_o[5]_i_5\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \wb_dat_o[5]_i_6\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \wb_dat_o[7]_i_4\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \wb_dat_o[7]_i_6\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \wb_dat_o[7]_i_7\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \wb_dat_o[9]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \wb_dat_o[9]_i_5\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \we[0]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \we[1]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \we[1]_i_3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \we[1]_i_4\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of we_m_tx_bd_i_2 : label is "soft_lutpair119";
begin
  Bd_isr_reset <= \^bd_isr_reset\;
  Q(15 downto 0) <= \^q\(15 downto 0);
  \argument_reg_reg[31]_0\(31 downto 0) <= \^argument_reg_reg[31]_0\(31 downto 0);
  \clock_divider_reg[7]_0\(7 downto 0) <= \^clock_divider_reg[7]_0\(7 downto 0);
  cmd_int_busy <= \^cmd_int_busy\;
  \cmd_setting_reg_reg[15]_1\(11 downto 0) <= \^cmd_setting_reg_reg[15]_1\(11 downto 0);
  error_isr_reset <= \^error_isr_reset\;
  int_busy <= \^int_busy\;
  normal_isr_reset <= \^normal_isr_reset\;
  wb_ack_o_OBUF <= \^wb_ack_o_obuf\;
\Bd_isr_enable_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => wb_adr_i_IBUF(6),
      I1 => wb_adr_i_IBUF(5),
      I2 => wb_adr_i_IBUF(4),
      I3 => wb_adr_i_IBUF(3),
      I4 => wb_adr_i_IBUF(2),
      I5 => \argument_reg[31]_i_3_n_0\,
      O => \Bd_isr_enable_reg[7]_i_1_n_0\
    );
\Bd_isr_enable_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \Bd_isr_enable_reg[7]_i_1_n_0\,
      D => wb_dat_i_IBUF(0),
      Q => Bd_isr_enable_reg(0),
      R => wb_rst_i_IBUF
    );
\Bd_isr_enable_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \Bd_isr_enable_reg[7]_i_1_n_0\,
      D => wb_dat_i_IBUF(1),
      Q => Bd_isr_enable_reg(1),
      R => wb_rst_i_IBUF
    );
\Bd_isr_enable_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \Bd_isr_enable_reg[7]_i_1_n_0\,
      D => wb_dat_i_IBUF(2),
      Q => Bd_isr_enable_reg(2),
      R => wb_rst_i_IBUF
    );
\Bd_isr_enable_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \Bd_isr_enable_reg[7]_i_1_n_0\,
      D => wb_dat_i_IBUF(3),
      Q => \Bd_isr_enable_reg_reg_n_0_[3]\,
      R => wb_rst_i_IBUF
    );
\Bd_isr_enable_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \Bd_isr_enable_reg[7]_i_1_n_0\,
      D => wb_dat_i_IBUF(4),
      Q => Bd_isr_enable_reg(4),
      R => wb_rst_i_IBUF
    );
\Bd_isr_enable_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \Bd_isr_enable_reg[7]_i_1_n_0\,
      D => wb_dat_i_IBUF(5),
      Q => Bd_isr_enable_reg(5),
      R => wb_rst_i_IBUF
    );
\Bd_isr_enable_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \Bd_isr_enable_reg[7]_i_1_n_0\,
      D => wb_dat_i_IBUF(6),
      Q => \Bd_isr_enable_reg_reg_n_0_[6]\,
      R => wb_rst_i_IBUF
    );
\Bd_isr_enable_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \Bd_isr_enable_reg[7]_i_1_n_0\,
      D => wb_dat_i_IBUF(7),
      Q => \Bd_isr_enable_reg_reg_n_0_[7]\,
      R => wb_rst_i_IBUF
    );
Bd_isr_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C000AA000000AA"
    )
        port map (
      I0 => \^bd_isr_reset\,
      I1 => new_cmd_i_2_n_0,
      I2 => Bd_isr_reset_i_2_n_0,
      I3 => wb_rst_i_IBUF,
      I4 => \argument_reg[31]_i_5_n_0\,
      I5 => wb_we_i_IBUF,
      O => Bd_isr_reset_i_1_n_0
    );
Bd_isr_reset_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => wb_adr_i_IBUF(4),
      I1 => wb_adr_i_IBUF(6),
      I2 => wb_adr_i_IBUF(5),
      I3 => wb_adr_i_IBUF(3),
      I4 => wb_adr_i_IBUF(2),
      O => Bd_isr_reset_i_2_n_0
    );
Bd_isr_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => '1',
      D => Bd_isr_reset_i_1_n_0,
      Q => \^bd_isr_reset\,
      R => '0'
    );
\adr_o[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => wb_rst_i_IBUF,
      I1 => software_reset_reg,
      I2 => reset_tx_fifo,
      O => \software_reset_reg_reg[0]_2\(0)
    );
\argument_reg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FF08"
    )
        port map (
      I0 => \argument_reg[31]_i_3_n_0\,
      I1 => \argument_reg[31]_i_4_n_0\,
      I2 => wb_adr_i_IBUF(4),
      I3 => write_req_s,
      I4 => \argument_reg[31]_i_5_n_0\,
      O => \argument_reg[31]_i_1_n_0\
    );
\argument_reg[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => wb_we_i_IBUF,
      I1 => \argument_reg[31]_i_5_n_0\,
      I2 => wb_adr_i_IBUF(7),
      I3 => wb_adr_i_IBUF(0),
      I4 => wb_adr_i_IBUF(1),
      O => \argument_reg[31]_i_3_n_0\
    );
\argument_reg[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => wb_adr_i_IBUF(6),
      I1 => wb_adr_i_IBUF(5),
      I2 => wb_adr_i_IBUF(3),
      I3 => wb_adr_i_IBUF(2),
      O => \argument_reg[31]_i_4_n_0\
    );
\argument_reg[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^wb_ack_o_obuf\,
      I1 => wb_cyc_i_IBUF,
      I2 => wb_stb_i_IBUF,
      O => \argument_reg[31]_i_5_n_0\
    );
\argument_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(0),
      Q => \^argument_reg_reg[31]_0\(0),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(10),
      Q => \^argument_reg_reg[31]_0\(10),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(11),
      Q => \^argument_reg_reg[31]_0\(11),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(12),
      Q => \^argument_reg_reg[31]_0\(12),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(13),
      Q => \^argument_reg_reg[31]_0\(13),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(14),
      Q => \^argument_reg_reg[31]_0\(14),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(15),
      Q => \^argument_reg_reg[31]_0\(15),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(16),
      Q => \^argument_reg_reg[31]_0\(16),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(17),
      Q => \^argument_reg_reg[31]_0\(17),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(18),
      Q => \^argument_reg_reg[31]_0\(18),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(19),
      Q => \^argument_reg_reg[31]_0\(19),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(1),
      Q => \^argument_reg_reg[31]_0\(1),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(20),
      Q => \^argument_reg_reg[31]_0\(20),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(21),
      Q => \^argument_reg_reg[31]_0\(21),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(22),
      Q => \^argument_reg_reg[31]_0\(22),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(23),
      Q => \^argument_reg_reg[31]_0\(23),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(24),
      Q => \^argument_reg_reg[31]_0\(24),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(25),
      Q => \^argument_reg_reg[31]_0\(25),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(26),
      Q => \^argument_reg_reg[31]_0\(26),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(27),
      Q => \^argument_reg_reg[31]_0\(27),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(28),
      Q => \^argument_reg_reg[31]_0\(28),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(29),
      Q => \^argument_reg_reg[31]_0\(29),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(2),
      Q => \^argument_reg_reg[31]_0\(2),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(30),
      Q => \^argument_reg_reg[31]_0\(30),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(31),
      Q => \^argument_reg_reg[31]_0\(31),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(3),
      Q => \^argument_reg_reg[31]_0\(3),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(4),
      Q => \^argument_reg_reg[31]_0\(4),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(5),
      Q => \^argument_reg_reg[31]_0\(5),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(6),
      Q => \^argument_reg_reg[31]_0\(6),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(7),
      Q => \^argument_reg_reg[31]_0\(7),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(8),
      Q => \^argument_reg_reg[31]_0\(8),
      R => wb_rst_i_IBUF
    );
\argument_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \argument_reg_reg[31]_1\(9),
      Q => \^argument_reg_reg[31]_0\(9),
      R => wb_rst_i_IBUF
    );
\bd_mem[0][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => wb_rst_i_IBUF,
      I1 => software_reset_reg,
      I2 => \bd_mem_reg[31][0]\(0),
      O => \software_reset_reg_reg[0]_3\
    );
\bd_mem[0][15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => wb_rst_i_IBUF,
      I1 => software_reset_reg,
      I2 => \bd_mem_reg[31][0]_0\(0),
      O => \software_reset_reg_reg[0]_4\
    );
\clock_divider[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => wb_adr_i_IBUF(6),
      I1 => wb_adr_i_IBUF(5),
      I2 => wb_adr_i_IBUF(4),
      I3 => wb_adr_i_IBUF(2),
      I4 => wb_adr_i_IBUF(3),
      I5 => \argument_reg[31]_i_3_n_0\,
      O => \clock_divider[7]_i_1_n_0\
    );
\clock_divider_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \clock_divider[7]_i_1_n_0\,
      D => wb_dat_i_IBUF(0),
      Q => \^clock_divider_reg[7]_0\(0),
      R => wb_rst_i_IBUF
    );
\clock_divider_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \clock_divider[7]_i_1_n_0\,
      D => wb_dat_i_IBUF(1),
      Q => \^clock_divider_reg[7]_0\(1),
      R => wb_rst_i_IBUF
    );
\clock_divider_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \clock_divider[7]_i_1_n_0\,
      D => wb_dat_i_IBUF(2),
      Q => \^clock_divider_reg[7]_0\(2),
      R => wb_rst_i_IBUF
    );
\clock_divider_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \clock_divider[7]_i_1_n_0\,
      D => wb_dat_i_IBUF(3),
      Q => \^clock_divider_reg[7]_0\(3),
      R => wb_rst_i_IBUF
    );
\clock_divider_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \clock_divider[7]_i_1_n_0\,
      D => wb_dat_i_IBUF(4),
      Q => \^clock_divider_reg[7]_0\(4),
      R => wb_rst_i_IBUF
    );
\clock_divider_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \clock_divider[7]_i_1_n_0\,
      D => wb_dat_i_IBUF(5),
      Q => \^clock_divider_reg[7]_0\(5),
      R => wb_rst_i_IBUF
    );
\clock_divider_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \clock_divider[7]_i_1_n_0\,
      D => wb_dat_i_IBUF(6),
      Q => \^clock_divider_reg[7]_0\(6),
      R => wb_rst_i_IBUF
    );
\clock_divider_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \clock_divider[7]_i_1_n_0\,
      D => wb_dat_i_IBUF(7),
      Q => \^clock_divider_reg[7]_0\(7),
      R => wb_rst_i_IBUF
    );
\cmd_set[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^cmd_setting_reg_reg[15]_1\(10),
      I1 => \^cmd_setting_reg_reg[15]_1\(11),
      I2 => \cmd_set_reg[10]\(0),
      I3 => \cmd_set_reg[10]\(1),
      O => \cmd_setting_reg_reg[15]_0\(0)
    );
\cmd_set[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^cmd_setting_reg_reg[15]_1\(10),
      I1 => \^cmd_setting_reg_reg[15]_1\(11),
      I2 => \cmd_set_reg[10]\(0),
      O => \cmd_setting_reg_reg[15]_0\(1)
    );
\cmd_set[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cmd_setting_reg_reg[15]_1\(11),
      I1 => \cmd_set_reg[10]\(0),
      O => \cmd_setting_reg_reg[15]_0\(2)
    );
\cmd_setting_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => wb_stb_i_IBUF,
      I1 => wb_cyc_i_IBUF,
      I2 => \^wb_ack_o_obuf\,
      I3 => wb_dat_i_IBUF(0),
      O => \cmd_setting_reg[0]_i_1_n_0\
    );
\cmd_setting_reg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => wb_stb_i_IBUF,
      I1 => wb_cyc_i_IBUF,
      I2 => \^wb_ack_o_obuf\,
      I3 => wb_dat_i_IBUF(14),
      O => \cmd_setting_reg[14]_i_1_n_0\
    );
\cmd_setting_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080008FFFF0008"
    )
        port map (
      I0 => \argument_reg[31]_i_3_n_0\,
      I1 => \cmd_setting_reg[15]_i_3_n_0\,
      I2 => wb_adr_i_IBUF(6),
      I3 => wb_adr_i_IBUF(5),
      I4 => write_req_s,
      I5 => \argument_reg[31]_i_5_n_0\,
      O => \cmd_setting_reg[15]_i_1_n_0\
    );
\cmd_setting_reg[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => wb_stb_i_IBUF,
      I1 => wb_cyc_i_IBUF,
      I2 => \^wb_ack_o_obuf\,
      I3 => wb_dat_i_IBUF(15),
      O => \cmd_setting_reg[15]_i_2_n_0\
    );
\cmd_setting_reg[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => wb_adr_i_IBUF(4),
      I1 => wb_adr_i_IBUF(2),
      I2 => wb_adr_i_IBUF(3),
      O => \cmd_setting_reg[15]_i_3_n_0\
    );
\cmd_setting_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => wb_stb_i_IBUF,
      I1 => wb_cyc_i_IBUF,
      I2 => \^wb_ack_o_obuf\,
      I3 => wb_dat_i_IBUF(2),
      O => \cmd_setting_reg[2]_i_1_n_0\
    );
\cmd_setting_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => wb_stb_i_IBUF,
      I1 => wb_cyc_i_IBUF,
      I2 => \^wb_ack_o_obuf\,
      I3 => wb_dat_i_IBUF(5),
      O => \cmd_setting_reg[5]_i_1_n_0\
    );
\cmd_setting_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => wb_stb_i_IBUF,
      I1 => wb_cyc_i_IBUF,
      I2 => \^wb_ack_o_obuf\,
      I3 => wb_dat_i_IBUF(6),
      O => \cmd_setting_reg[6]_i_1_n_0\
    );
\cmd_setting_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => wb_stb_i_IBUF,
      I1 => wb_cyc_i_IBUF,
      I2 => \^wb_ack_o_obuf\,
      I3 => wb_dat_i_IBUF(7),
      O => \cmd_setting_reg[7]_i_1_n_0\
    );
\cmd_setting_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \cmd_setting_reg[15]_i_1_n_0\,
      D => \cmd_setting_reg[0]_i_1_n_0\,
      Q => cmd_setting_reg(0),
      R => wb_rst_i_IBUF
    );
\cmd_setting_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \cmd_setting_reg[15]_i_1_n_0\,
      D => \cmd_setting_reg_reg[13]_0\(5),
      Q => \^cmd_setting_reg_reg[15]_1\(6),
      R => wb_rst_i_IBUF
    );
\cmd_setting_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \cmd_setting_reg[15]_i_1_n_0\,
      D => \cmd_setting_reg_reg[13]_0\(6),
      Q => \^cmd_setting_reg_reg[15]_1\(7),
      R => wb_rst_i_IBUF
    );
\cmd_setting_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \cmd_setting_reg[15]_i_1_n_0\,
      D => \cmd_setting_reg_reg[13]_0\(7),
      Q => \^cmd_setting_reg_reg[15]_1\(8),
      R => wb_rst_i_IBUF
    );
\cmd_setting_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \cmd_setting_reg[15]_i_1_n_0\,
      D => \cmd_setting_reg_reg[13]_0\(8),
      Q => \^cmd_setting_reg_reg[15]_1\(9),
      R => wb_rst_i_IBUF
    );
\cmd_setting_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \cmd_setting_reg[15]_i_1_n_0\,
      D => \cmd_setting_reg[14]_i_1_n_0\,
      Q => \^cmd_setting_reg_reg[15]_1\(10),
      R => wb_rst_i_IBUF
    );
\cmd_setting_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \cmd_setting_reg[15]_i_1_n_0\,
      D => \cmd_setting_reg[15]_i_2_n_0\,
      Q => \^cmd_setting_reg_reg[15]_1\(11),
      R => wb_rst_i_IBUF
    );
\cmd_setting_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \cmd_setting_reg[15]_i_1_n_0\,
      D => \cmd_setting_reg_reg[13]_0\(0),
      Q => cmd_setting_reg(1),
      R => wb_rst_i_IBUF
    );
\cmd_setting_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \cmd_setting_reg[15]_i_1_n_0\,
      D => \cmd_setting_reg[2]_i_1_n_0\,
      Q => \cmd_setting_reg_reg_n_0_[2]\,
      R => wb_rst_i_IBUF
    );
\cmd_setting_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \cmd_setting_reg[15]_i_1_n_0\,
      D => \cmd_setting_reg_reg[13]_0\(1),
      Q => \^cmd_setting_reg_reg[15]_1\(0),
      R => wb_rst_i_IBUF
    );
\cmd_setting_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \cmd_setting_reg[15]_i_1_n_0\,
      D => \cmd_setting_reg_reg[13]_0\(2),
      Q => \^cmd_setting_reg_reg[15]_1\(1),
      R => wb_rst_i_IBUF
    );
\cmd_setting_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \cmd_setting_reg[15]_i_1_n_0\,
      D => \cmd_setting_reg[5]_i_1_n_0\,
      Q => \cmd_setting_reg_reg_n_0_[5]\,
      R => wb_rst_i_IBUF
    );
\cmd_setting_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \cmd_setting_reg[15]_i_1_n_0\,
      D => \cmd_setting_reg[6]_i_1_n_0\,
      Q => \^cmd_setting_reg_reg[15]_1\(2),
      R => wb_rst_i_IBUF
    );
\cmd_setting_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \cmd_setting_reg[15]_i_1_n_0\,
      D => \cmd_setting_reg[7]_i_1_n_0\,
      Q => \^cmd_setting_reg_reg[15]_1\(3),
      R => wb_rst_i_IBUF
    );
\cmd_setting_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \cmd_setting_reg[15]_i_1_n_0\,
      D => \cmd_setting_reg_reg[13]_0\(3),
      Q => \^cmd_setting_reg_reg[15]_1\(4),
      R => wb_rst_i_IBUF
    );
\cmd_setting_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \cmd_setting_reg[15]_i_1_n_0\,
      D => \cmd_setting_reg_reg[13]_0\(4),
      Q => \^cmd_setting_reg_reg[15]_1\(5),
      R => wb_rst_i_IBUF
    );
complete_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(15),
      I1 => in14(14),
      I2 => \^q\(14),
      I3 => in14(13),
      O => \time_out_reg_reg[15]_0\(3)
    );
complete_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(13),
      I1 => in14(12),
      I2 => \^q\(12),
      I3 => in14(11),
      O => \time_out_reg_reg[15]_0\(2)
    );
complete_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(11),
      I1 => in14(10),
      I2 => \^q\(10),
      I3 => in14(9),
      O => \time_out_reg_reg[15]_0\(1)
    );
complete_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => in14(8),
      I2 => \^q\(8),
      I3 => in14(7),
      O => \time_out_reg_reg[15]_0\(0)
    );
complete_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(7),
      I1 => in14(6),
      I2 => \^q\(6),
      I3 => in14(5),
      O => S(3)
    );
complete_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => in14(4),
      I2 => \^q\(4),
      I3 => in14(3),
      O => S(2)
    );
complete_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => in14(2),
      I2 => \^q\(2),
      I3 => in14(1),
      O => S(1)
    );
complete_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \^q\(0),
      I1 => complete_reg_i_5(0),
      I2 => \^q\(1),
      I3 => in14(0),
      O => S(0)
    );
d_write_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^int_busy\,
      I1 => \wb_dat_o[1]_i_4_0\(0),
      O => cmd_busy
    );
\dat_in_m_rx_bd[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28000000"
    )
        port map (
      I0 => \argument_reg[31]_i_3_n_0\,
      I1 => \we_reg_n_0_[1]\,
      I2 => \we_reg_n_0_[0]\,
      I3 => wb_adr_i_IBUF(6),
      I4 => \dat_in_m_rx_bd[15]_i_2_n_0\,
      O => \dat_in_m_rx_bd[15]_i_1_n_0\
    );
\dat_in_m_rx_bd[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => wb_adr_i_IBUF(2),
      I1 => wb_adr_i_IBUF(3),
      I2 => wb_adr_i_IBUF(5),
      I3 => wb_adr_i_IBUF(4),
      O => \dat_in_m_rx_bd[15]_i_2_n_0\
    );
\dat_in_m_rx_bd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_rx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(0),
      Q => \dat_in_m_rx_bd_reg[15]_0\(0),
      R => wb_rst_i_IBUF
    );
\dat_in_m_rx_bd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_rx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(10),
      Q => \dat_in_m_rx_bd_reg[15]_0\(10),
      R => wb_rst_i_IBUF
    );
\dat_in_m_rx_bd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_rx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(11),
      Q => \dat_in_m_rx_bd_reg[15]_0\(11),
      R => wb_rst_i_IBUF
    );
\dat_in_m_rx_bd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_rx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(12),
      Q => \dat_in_m_rx_bd_reg[15]_0\(12),
      R => wb_rst_i_IBUF
    );
\dat_in_m_rx_bd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_rx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(13),
      Q => \dat_in_m_rx_bd_reg[15]_0\(13),
      R => wb_rst_i_IBUF
    );
\dat_in_m_rx_bd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_rx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(14),
      Q => \dat_in_m_rx_bd_reg[15]_0\(14),
      R => wb_rst_i_IBUF
    );
\dat_in_m_rx_bd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_rx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(15),
      Q => \dat_in_m_rx_bd_reg[15]_0\(15),
      R => wb_rst_i_IBUF
    );
\dat_in_m_rx_bd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_rx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(1),
      Q => \dat_in_m_rx_bd_reg[15]_0\(1),
      R => wb_rst_i_IBUF
    );
\dat_in_m_rx_bd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_rx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(2),
      Q => \dat_in_m_rx_bd_reg[15]_0\(2),
      R => wb_rst_i_IBUF
    );
\dat_in_m_rx_bd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_rx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(3),
      Q => \dat_in_m_rx_bd_reg[15]_0\(3),
      R => wb_rst_i_IBUF
    );
\dat_in_m_rx_bd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_rx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(4),
      Q => \dat_in_m_rx_bd_reg[15]_0\(4),
      R => wb_rst_i_IBUF
    );
\dat_in_m_rx_bd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_rx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(5),
      Q => \dat_in_m_rx_bd_reg[15]_0\(5),
      R => wb_rst_i_IBUF
    );
\dat_in_m_rx_bd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_rx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(6),
      Q => \dat_in_m_rx_bd_reg[15]_0\(6),
      R => wb_rst_i_IBUF
    );
\dat_in_m_rx_bd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_rx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(7),
      Q => \dat_in_m_rx_bd_reg[15]_0\(7),
      R => wb_rst_i_IBUF
    );
\dat_in_m_rx_bd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_rx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(8),
      Q => \dat_in_m_rx_bd_reg[15]_0\(8),
      R => wb_rst_i_IBUF
    );
\dat_in_m_rx_bd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_rx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(9),
      Q => \dat_in_m_rx_bd_reg[15]_0\(9),
      R => wb_rst_i_IBUF
    );
\dat_in_m_tx_bd[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => wb_dat_i_IBUF(16),
      I1 => \we_reg_n_0_[1]\,
      I2 => \we_reg_n_0_[0]\,
      I3 => wb_dat_i_IBUF(0),
      O => dat_in_m_rx_bd0_in(0)
    );
\dat_in_m_tx_bd[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => wb_dat_i_IBUF(26),
      I1 => \we_reg_n_0_[1]\,
      I2 => \we_reg_n_0_[0]\,
      I3 => wb_dat_i_IBUF(10),
      O => dat_in_m_rx_bd0_in(10)
    );
\dat_in_m_tx_bd[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => wb_dat_i_IBUF(27),
      I1 => \we_reg_n_0_[1]\,
      I2 => \we_reg_n_0_[0]\,
      I3 => wb_dat_i_IBUF(11),
      O => dat_in_m_rx_bd0_in(11)
    );
\dat_in_m_tx_bd[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => wb_dat_i_IBUF(28),
      I1 => \we_reg_n_0_[1]\,
      I2 => \we_reg_n_0_[0]\,
      I3 => wb_dat_i_IBUF(12),
      O => dat_in_m_rx_bd0_in(12)
    );
\dat_in_m_tx_bd[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => wb_dat_i_IBUF(29),
      I1 => \we_reg_n_0_[1]\,
      I2 => \we_reg_n_0_[0]\,
      I3 => wb_dat_i_IBUF(13),
      O => dat_in_m_rx_bd0_in(13)
    );
\dat_in_m_tx_bd[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => wb_dat_i_IBUF(30),
      I1 => \we_reg_n_0_[1]\,
      I2 => \we_reg_n_0_[0]\,
      I3 => wb_dat_i_IBUF(14),
      O => dat_in_m_rx_bd0_in(14)
    );
\dat_in_m_tx_bd[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \dat_in_m_tx_bd[15]_i_3_n_0\,
      I1 => \dat_in_m_tx_bd[15]_i_4_n_0\,
      I2 => wb_we_i_IBUF,
      I3 => \argument_reg[31]_i_5_n_0\,
      I4 => wb_adr_i_IBUF(7),
      I5 => \argument_reg[31]_i_4_n_0\,
      O => \dat_in_m_tx_bd[15]_i_1_n_0\
    );
\dat_in_m_tx_bd[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => wb_dat_i_IBUF(31),
      I1 => \we_reg_n_0_[1]\,
      I2 => \we_reg_n_0_[0]\,
      I3 => wb_dat_i_IBUF(15),
      O => dat_in_m_rx_bd0_in(15)
    );
\dat_in_m_tx_bd[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => wb_adr_i_IBUF(1),
      I1 => wb_adr_i_IBUF(0),
      I2 => wb_adr_i_IBUF(4),
      O => \dat_in_m_tx_bd[15]_i_3_n_0\
    );
\dat_in_m_tx_bd[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \we_reg_n_0_[0]\,
      I1 => \we_reg_n_0_[1]\,
      O => \dat_in_m_tx_bd[15]_i_4_n_0\
    );
\dat_in_m_tx_bd[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => wb_dat_i_IBUF(17),
      I1 => \we_reg_n_0_[1]\,
      I2 => \we_reg_n_0_[0]\,
      I3 => wb_dat_i_IBUF(1),
      O => dat_in_m_rx_bd0_in(1)
    );
\dat_in_m_tx_bd[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => wb_dat_i_IBUF(18),
      I1 => \we_reg_n_0_[1]\,
      I2 => \we_reg_n_0_[0]\,
      I3 => wb_dat_i_IBUF(2),
      O => dat_in_m_rx_bd0_in(2)
    );
\dat_in_m_tx_bd[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => wb_dat_i_IBUF(19),
      I1 => \we_reg_n_0_[1]\,
      I2 => \we_reg_n_0_[0]\,
      I3 => wb_dat_i_IBUF(3),
      O => dat_in_m_rx_bd0_in(3)
    );
\dat_in_m_tx_bd[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => wb_dat_i_IBUF(20),
      I1 => \we_reg_n_0_[1]\,
      I2 => \we_reg_n_0_[0]\,
      I3 => wb_dat_i_IBUF(4),
      O => dat_in_m_rx_bd0_in(4)
    );
\dat_in_m_tx_bd[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => wb_dat_i_IBUF(21),
      I1 => \we_reg_n_0_[1]\,
      I2 => \we_reg_n_0_[0]\,
      I3 => wb_dat_i_IBUF(5),
      O => dat_in_m_rx_bd0_in(5)
    );
\dat_in_m_tx_bd[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => wb_dat_i_IBUF(22),
      I1 => \we_reg_n_0_[1]\,
      I2 => \we_reg_n_0_[0]\,
      I3 => wb_dat_i_IBUF(6),
      O => dat_in_m_rx_bd0_in(6)
    );
\dat_in_m_tx_bd[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => wb_dat_i_IBUF(23),
      I1 => \we_reg_n_0_[1]\,
      I2 => \we_reg_n_0_[0]\,
      I3 => wb_dat_i_IBUF(7),
      O => dat_in_m_rx_bd0_in(7)
    );
\dat_in_m_tx_bd[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => wb_dat_i_IBUF(24),
      I1 => \we_reg_n_0_[1]\,
      I2 => \we_reg_n_0_[0]\,
      I3 => wb_dat_i_IBUF(8),
      O => dat_in_m_rx_bd0_in(8)
    );
\dat_in_m_tx_bd[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => wb_dat_i_IBUF(25),
      I1 => \we_reg_n_0_[1]\,
      I2 => \we_reg_n_0_[0]\,
      I3 => wb_dat_i_IBUF(9),
      O => dat_in_m_rx_bd0_in(9)
    );
\dat_in_m_tx_bd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_tx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(0),
      Q => \dat_in_m_tx_bd_reg[15]_0\(0),
      R => wb_rst_i_IBUF
    );
\dat_in_m_tx_bd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_tx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(10),
      Q => \dat_in_m_tx_bd_reg[15]_0\(10),
      R => wb_rst_i_IBUF
    );
\dat_in_m_tx_bd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_tx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(11),
      Q => \dat_in_m_tx_bd_reg[15]_0\(11),
      R => wb_rst_i_IBUF
    );
\dat_in_m_tx_bd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_tx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(12),
      Q => \dat_in_m_tx_bd_reg[15]_0\(12),
      R => wb_rst_i_IBUF
    );
\dat_in_m_tx_bd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_tx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(13),
      Q => \dat_in_m_tx_bd_reg[15]_0\(13),
      R => wb_rst_i_IBUF
    );
\dat_in_m_tx_bd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_tx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(14),
      Q => \dat_in_m_tx_bd_reg[15]_0\(14),
      R => wb_rst_i_IBUF
    );
\dat_in_m_tx_bd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_tx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(15),
      Q => \dat_in_m_tx_bd_reg[15]_0\(15),
      R => wb_rst_i_IBUF
    );
\dat_in_m_tx_bd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_tx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(1),
      Q => \dat_in_m_tx_bd_reg[15]_0\(1),
      R => wb_rst_i_IBUF
    );
\dat_in_m_tx_bd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_tx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(2),
      Q => \dat_in_m_tx_bd_reg[15]_0\(2),
      R => wb_rst_i_IBUF
    );
\dat_in_m_tx_bd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_tx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(3),
      Q => \dat_in_m_tx_bd_reg[15]_0\(3),
      R => wb_rst_i_IBUF
    );
\dat_in_m_tx_bd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_tx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(4),
      Q => \dat_in_m_tx_bd_reg[15]_0\(4),
      R => wb_rst_i_IBUF
    );
\dat_in_m_tx_bd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_tx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(5),
      Q => \dat_in_m_tx_bd_reg[15]_0\(5),
      R => wb_rst_i_IBUF
    );
\dat_in_m_tx_bd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_tx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(6),
      Q => \dat_in_m_tx_bd_reg[15]_0\(6),
      R => wb_rst_i_IBUF
    );
\dat_in_m_tx_bd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_tx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(7),
      Q => \dat_in_m_tx_bd_reg[15]_0\(7),
      R => wb_rst_i_IBUF
    );
\dat_in_m_tx_bd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_tx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(8),
      Q => \dat_in_m_tx_bd_reg[15]_0\(8),
      R => wb_rst_i_IBUF
    );
\dat_in_m_tx_bd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \dat_in_m_tx_bd[15]_i_1_n_0\,
      D => dat_in_m_rx_bd0_in(9),
      Q => \dat_in_m_tx_bd_reg[15]_0\(9),
      R => wb_rst_i_IBUF
    );
\dat_out_s[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => wb_rst_i_IBUF,
      I1 => software_reset_reg,
      I2 => \dat_out_s_reg[0]\(0),
      O => E(0)
    );
\dat_out_s[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => wb_rst_i_IBUF,
      I1 => software_reset_reg,
      I2 => \dat_out_s_reg[0]_0\(0),
      O => \software_reset_reg_reg[0]_1\(0)
    );
\error_int_signal_enable_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => wb_adr_i_IBUF(6),
      I1 => \argument_reg[31]_i_3_n_0\,
      I2 => wb_adr_i_IBUF(2),
      I3 => wb_adr_i_IBUF(5),
      I4 => wb_adr_i_IBUF(3),
      I5 => wb_adr_i_IBUF(4),
      O => \error_int_signal_enable_reg[15]_i_1_n_0\
    );
\error_int_signal_enable_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \error_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(0),
      Q => error_int_signal_enable_reg(0),
      R => wb_rst_i_IBUF
    );
\error_int_signal_enable_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \error_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(10),
      Q => \error_int_signal_enable_reg_reg_n_0_[10]\,
      R => wb_rst_i_IBUF
    );
\error_int_signal_enable_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \error_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(11),
      Q => \error_int_signal_enable_reg_reg_n_0_[11]\,
      R => wb_rst_i_IBUF
    );
\error_int_signal_enable_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \error_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(12),
      Q => \error_int_signal_enable_reg_reg_n_0_[12]\,
      R => wb_rst_i_IBUF
    );
\error_int_signal_enable_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \error_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(13),
      Q => \error_int_signal_enable_reg_reg_n_0_[13]\,
      R => wb_rst_i_IBUF
    );
\error_int_signal_enable_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \error_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(14),
      Q => \error_int_signal_enable_reg_reg_n_0_[14]\,
      R => wb_rst_i_IBUF
    );
\error_int_signal_enable_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \error_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(15),
      Q => \error_int_signal_enable_reg_reg_n_0_[15]\,
      R => wb_rst_i_IBUF
    );
\error_int_signal_enable_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \error_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(1),
      Q => error_int_signal_enable_reg(1),
      R => wb_rst_i_IBUF
    );
\error_int_signal_enable_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \error_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(2),
      Q => \error_int_signal_enable_reg_reg_n_0_[2]\,
      R => wb_rst_i_IBUF
    );
\error_int_signal_enable_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \error_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(3),
      Q => error_int_signal_enable_reg(3),
      R => wb_rst_i_IBUF
    );
\error_int_signal_enable_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \error_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(4),
      Q => \error_int_signal_enable_reg_reg_n_0_[4]\,
      R => wb_rst_i_IBUF
    );
\error_int_signal_enable_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \error_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(5),
      Q => \error_int_signal_enable_reg_reg_n_0_[5]\,
      R => wb_rst_i_IBUF
    );
\error_int_signal_enable_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \error_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(6),
      Q => \error_int_signal_enable_reg_reg_n_0_[6]\,
      R => wb_rst_i_IBUF
    );
\error_int_signal_enable_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \error_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(7),
      Q => \error_int_signal_enable_reg_reg_n_0_[7]\,
      R => wb_rst_i_IBUF
    );
\error_int_signal_enable_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \error_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(8),
      Q => \error_int_signal_enable_reg_reg_n_0_[8]\,
      R => wb_rst_i_IBUF
    );
\error_int_signal_enable_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \error_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(9),
      Q => \error_int_signal_enable_reg_reg_n_0_[9]\,
      R => wb_rst_i_IBUF
    );
error_isr_reset_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C0A000A"
    )
        port map (
      I0 => \^error_isr_reset\,
      I1 => error_isr_reset_i_2_n_0,
      I2 => wb_rst_i_IBUF,
      I3 => \argument_reg[31]_i_5_n_0\,
      I4 => wb_we_i_IBUF,
      O => error_isr_reset_i_1_n_0
    );
error_isr_reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => new_cmd_i_2_n_0,
      I1 => wb_adr_i_IBUF(4),
      I2 => wb_adr_i_IBUF(6),
      I3 => wb_adr_i_IBUF(5),
      I4 => wb_adr_i_IBUF(2),
      I5 => wb_adr_i_IBUF(3),
      O => error_isr_reset_i_2_n_0
    );
error_isr_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => '1',
      D => error_isr_reset_i_1_n_0,
      Q => \^error_isr_reset\,
      R => '0'
    );
int_a_OBUF_inst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => int_a_OBUF_inst_i_2_n_0,
      I1 => normal_int_signal_enable_reg(15),
      I2 => \wb_dat_o_reg[15]_0\(3),
      O => int_a_OBUF
    );
int_a_OBUF_inst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_dat_o_reg[15]_0\(1),
      I1 => normal_int_signal_enable_reg(1),
      I2 => \wb_dat_o_reg[15]_0\(0),
      I3 => normal_int_signal_enable_reg(0),
      I4 => normal_int_signal_enable_reg(2),
      I5 => \wb_dat_o_reg[15]_0\(2),
      O => int_a_OBUF_inst_i_2_n_0
    );
int_b_OBUF_inst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => error_int_signal_enable_reg(0),
      I1 => \wb_dat_o_reg[3]_0\(0),
      I2 => \wb_dat_o_reg[3]_0\(2),
      I3 => error_int_signal_enable_reg(3),
      I4 => \wb_dat_o_reg[3]_0\(1),
      I5 => error_int_signal_enable_reg(1),
      O => int_b_OBUF
    );
int_busy_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \wb_dat_o[1]_i_4_0\(0),
      I1 => wb_rst_i_IBUF,
      O => int_busy_i_1_n_0
    );
int_busy_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => wb_adr_i_IBUF(5),
      I1 => wb_adr_i_IBUF(6),
      I2 => wb_adr_i_IBUF(4),
      I3 => wb_adr_i_IBUF(2),
      I4 => wb_adr_i_IBUF(3),
      I5 => \argument_reg[31]_i_3_n_0\,
      O => int_busy0_out
    );
int_busy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => int_busy0_out,
      D => wb_we_i_IBUF,
      Q => \^int_busy\,
      R => int_busy_i_1_n_0
    );
int_c_OBUF_inst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => int_c_OBUF_inst_i_2_n_0,
      I1 => \wb_dat_o_reg[5]_0\(4),
      I2 => Bd_isr_enable_reg(5),
      I3 => \wb_dat_o_reg[5]_0\(3),
      I4 => Bd_isr_enable_reg(4),
      O => int_c_OBUF
    );
int_c_OBUF_inst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_dat_o_reg[5]_0\(1),
      I1 => Bd_isr_enable_reg(1),
      I2 => \wb_dat_o_reg[5]_0\(0),
      I3 => Bd_isr_enable_reg(0),
      I4 => Bd_isr_enable_reg(2),
      I5 => \wb_dat_o_reg[5]_0\(2),
      O => int_c_OBUF_inst_i_2_n_0
    );
new_cmd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044E44444"
    )
        port map (
      I0 => \argument_reg[31]_i_5_n_0\,
      I1 => write_req_s,
      I2 => \argument_reg[31]_i_4_n_0\,
      I3 => wb_adr_i_IBUF(4),
      I4 => new_cmd_i_2_n_0,
      I5 => new_cmd_i_3_n_0,
      O => new_cmd_i_1_n_0
    );
new_cmd_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => wb_adr_i_IBUF(1),
      I1 => wb_adr_i_IBUF(0),
      I2 => wb_adr_i_IBUF(7),
      O => new_cmd_i_2_n_0
    );
new_cmd_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5444"
    )
        port map (
      I0 => wb_we_i_IBUF,
      I1 => \^wb_ack_o_obuf\,
      I2 => wb_cyc_i_IBUF,
      I3 => wb_stb_i_IBUF,
      I4 => wb_rst_i_IBUF,
      O => new_cmd_i_3_n_0
    );
new_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => '1',
      D => new_cmd_i_1_n_0,
      Q => new_cmd,
      R => '0'
    );
\normal_int_signal_enable_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => wb_adr_i_IBUF(6),
      I1 => \argument_reg[31]_i_3_n_0\,
      I2 => wb_adr_i_IBUF(2),
      I3 => wb_adr_i_IBUF(5),
      I4 => wb_adr_i_IBUF(3),
      I5 => wb_adr_i_IBUF(4),
      O => \normal_int_signal_enable_reg[15]_i_1_n_0\
    );
\normal_int_signal_enable_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \normal_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(0),
      Q => normal_int_signal_enable_reg(0),
      R => wb_rst_i_IBUF
    );
\normal_int_signal_enable_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \normal_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(10),
      Q => \normal_int_signal_enable_reg_reg_n_0_[10]\,
      R => wb_rst_i_IBUF
    );
\normal_int_signal_enable_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \normal_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(11),
      Q => \normal_int_signal_enable_reg_reg_n_0_[11]\,
      R => wb_rst_i_IBUF
    );
\normal_int_signal_enable_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \normal_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(12),
      Q => \normal_int_signal_enable_reg_reg_n_0_[12]\,
      R => wb_rst_i_IBUF
    );
\normal_int_signal_enable_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \normal_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(13),
      Q => \normal_int_signal_enable_reg_reg_n_0_[13]\,
      R => wb_rst_i_IBUF
    );
\normal_int_signal_enable_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \normal_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(14),
      Q => \normal_int_signal_enable_reg_reg_n_0_[14]\,
      R => wb_rst_i_IBUF
    );
\normal_int_signal_enable_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \normal_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(15),
      Q => normal_int_signal_enable_reg(15),
      R => wb_rst_i_IBUF
    );
\normal_int_signal_enable_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \normal_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(1),
      Q => normal_int_signal_enable_reg(1),
      R => wb_rst_i_IBUF
    );
\normal_int_signal_enable_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \normal_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(2),
      Q => normal_int_signal_enable_reg(2),
      R => wb_rst_i_IBUF
    );
\normal_int_signal_enable_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \normal_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(3),
      Q => \normal_int_signal_enable_reg_reg_n_0_[3]\,
      R => wb_rst_i_IBUF
    );
\normal_int_signal_enable_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \normal_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(4),
      Q => \normal_int_signal_enable_reg_reg_n_0_[4]\,
      R => wb_rst_i_IBUF
    );
\normal_int_signal_enable_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \normal_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(5),
      Q => \normal_int_signal_enable_reg_reg_n_0_[5]\,
      R => wb_rst_i_IBUF
    );
\normal_int_signal_enable_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \normal_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(6),
      Q => \normal_int_signal_enable_reg_reg_n_0_[6]\,
      R => wb_rst_i_IBUF
    );
\normal_int_signal_enable_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \normal_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(7),
      Q => \normal_int_signal_enable_reg_reg_n_0_[7]\,
      R => wb_rst_i_IBUF
    );
\normal_int_signal_enable_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \normal_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(8),
      Q => \normal_int_signal_enable_reg_reg_n_0_[8]\,
      R => wb_rst_i_IBUF
    );
\normal_int_signal_enable_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \normal_int_signal_enable_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(9),
      Q => \normal_int_signal_enable_reg_reg_n_0_[9]\,
      R => wb_rst_i_IBUF
    );
normal_isr_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222E222"
    )
        port map (
      I0 => \^normal_isr_reset\,
      I1 => \argument_reg[31]_i_5_n_0\,
      I2 => normal_isr_reset_i_2_n_0,
      I3 => new_cmd_i_2_n_0,
      I4 => wb_adr_i_IBUF(6),
      I5 => new_cmd_i_3_n_0,
      O => normal_isr_reset_i_1_n_0
    );
normal_isr_reset_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => wb_adr_i_IBUF(2),
      I1 => wb_adr_i_IBUF(3),
      I2 => wb_adr_i_IBUF(5),
      I3 => wb_adr_i_IBUF(4),
      O => normal_isr_reset_i_2_n_0
    );
normal_isr_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => '1',
      D => normal_isr_reset_i_1_n_0,
      Q => \^normal_isr_reset\,
      R => '0'
    );
\response_size[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => cmd_setting_reg(1),
      I1 => cmd_setting_reg(0),
      O => response_size(0)
    );
\response_size[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cmd_setting_reg(1),
      I1 => cmd_setting_reg(0),
      O => response_size(1)
    );
\sd_data_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => wb_rst_i_IBUF,
      I1 => software_reset_reg,
      I2 => \sd_data_out_reg[31]\(0),
      O => \software_reset_reg_reg[0]_5\(0)
    );
\software_reset_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => wb_adr_i_IBUF(2),
      I1 => wb_adr_i_IBUF(4),
      I2 => wb_adr_i_IBUF(5),
      I3 => wb_adr_i_IBUF(3),
      I4 => wb_adr_i_IBUF(6),
      I5 => \argument_reg[31]_i_3_n_0\,
      O => \software_reset_reg[7]_i_1_n_0\
    );
\software_reset_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \software_reset_reg[7]_i_1_n_0\,
      D => wb_dat_i_IBUF(0),
      Q => software_reset_reg,
      R => wb_rst_i_IBUF
    );
\software_reset_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \software_reset_reg[7]_i_1_n_0\,
      D => wb_dat_i_IBUF(1),
      Q => \software_reset_reg_reg_n_0_[1]\,
      R => wb_rst_i_IBUF
    );
\software_reset_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \software_reset_reg[7]_i_1_n_0\,
      D => wb_dat_i_IBUF(2),
      Q => \software_reset_reg_reg_n_0_[2]\,
      R => wb_rst_i_IBUF
    );
\software_reset_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \software_reset_reg[7]_i_1_n_0\,
      D => wb_dat_i_IBUF(3),
      Q => \software_reset_reg_reg_n_0_[3]\,
      R => wb_rst_i_IBUF
    );
\software_reset_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \software_reset_reg[7]_i_1_n_0\,
      D => wb_dat_i_IBUF(4),
      Q => \software_reset_reg_reg_n_0_[4]\,
      R => wb_rst_i_IBUF
    );
\software_reset_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \software_reset_reg[7]_i_1_n_0\,
      D => wb_dat_i_IBUF(5),
      Q => \software_reset_reg_reg_n_0_[5]\,
      R => wb_rst_i_IBUF
    );
\software_reset_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \software_reset_reg[7]_i_1_n_0\,
      D => wb_dat_i_IBUF(6),
      Q => \software_reset_reg_reg_n_0_[6]\,
      R => wb_rst_i_IBUF
    );
\software_reset_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \software_reset_reg[7]_i_1_n_0\,
      D => wb_dat_i_IBUF(7),
      Q => \software_reset_reg_reg_n_0_[7]\,
      R => wb_rst_i_IBUF
    );
\state[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wb_rst_i_IBUF,
      I1 => software_reset_reg,
      O => \software_reset_reg_reg[0]_0\(0)
    );
\state[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => wb_rst_i_IBUF,
      I1 => software_reset_reg,
      I2 => go_idle,
      O => RST_IN0
    );
\status_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^cmd_int_busy\,
      I1 => status_reg_w(0),
      O => D(0)
    );
\time_out_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => wb_adr_i_IBUF(1),
      I1 => wb_adr_i_IBUF(0),
      I2 => wb_adr_i_IBUF(7),
      I3 => \argument_reg[31]_i_5_n_0\,
      I4 => wb_we_i_IBUF,
      I5 => \time_out_reg[15]_i_2_n_0\,
      O => \time_out_reg[15]_i_1_n_0\
    );
\time_out_reg[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => wb_adr_i_IBUF(6),
      I1 => wb_adr_i_IBUF(3),
      I2 => wb_adr_i_IBUF(5),
      I3 => wb_adr_i_IBUF(4),
      I4 => wb_adr_i_IBUF(2),
      O => \time_out_reg[15]_i_2_n_0\
    );
\time_out_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \time_out_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(0),
      Q => \^q\(0),
      R => wb_rst_i_IBUF
    );
\time_out_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \time_out_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(10),
      Q => \^q\(10),
      R => wb_rst_i_IBUF
    );
\time_out_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \time_out_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(11),
      Q => \^q\(11),
      R => wb_rst_i_IBUF
    );
\time_out_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \time_out_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(12),
      Q => \^q\(12),
      R => wb_rst_i_IBUF
    );
\time_out_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \time_out_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(13),
      Q => \^q\(13),
      R => wb_rst_i_IBUF
    );
\time_out_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \time_out_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(14),
      Q => \^q\(14),
      R => wb_rst_i_IBUF
    );
\time_out_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \time_out_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(15),
      Q => \^q\(15),
      R => wb_rst_i_IBUF
    );
\time_out_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \time_out_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(1),
      Q => \^q\(1),
      R => wb_rst_i_IBUF
    );
\time_out_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \time_out_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(2),
      Q => \^q\(2),
      R => wb_rst_i_IBUF
    );
\time_out_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \time_out_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(3),
      Q => \^q\(3),
      R => wb_rst_i_IBUF
    );
\time_out_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \time_out_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(4),
      Q => \^q\(4),
      R => wb_rst_i_IBUF
    );
\time_out_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \time_out_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(5),
      Q => \^q\(5),
      R => wb_rst_i_IBUF
    );
\time_out_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \time_out_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(6),
      Q => \^q\(6),
      R => wb_rst_i_IBUF
    );
\time_out_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \time_out_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(7),
      Q => \^q\(7),
      R => wb_rst_i_IBUF
    );
\time_out_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \time_out_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(8),
      Q => \^q\(8),
      R => wb_rst_i_IBUF
    );
\time_out_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \time_out_reg[15]_i_1_n_0\,
      D => wb_dat_i_IBUF(9),
      Q => \^q\(9),
      R => wb_rst_i_IBUF
    );
\tmp[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => wb_rst_i_IBUF,
      I1 => software_reset_reg,
      I2 => reset_rx_fifo,
      O => AR(0)
    );
wb_ack_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D0D1D1D0"
    )
        port map (
      I0 => wb_ack_o_i_2_n_0,
      I1 => \^wb_ack_o_obuf\,
      I2 => wb_ack_o_i_3_n_0,
      I3 => wb_adr_i_IBUF(6),
      I4 => wb_adr_i_IBUF(5),
      I5 => wb_rst_i_IBUF,
      O => wb_ack_o_i_1_n_0
    );
wb_ack_o_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => wb_stb_i_IBUF,
      I1 => wb_cyc_i_IBUF,
      O => wb_ack_o_i_2_n_0
    );
wb_ack_o_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA82AAAA"
    )
        port map (
      I0 => wb_ack_o_i_4_n_0,
      I1 => wb_adr_i_IBUF(7),
      I2 => wb_adr_i_IBUF(6),
      I3 => \wb_dat_o[9]_i_5_n_0\,
      I4 => wb_we_i_IBUF,
      I5 => wb_ack_o_i_5_n_0,
      O => wb_ack_o_i_3_n_0
    );
wb_ack_o_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wb_cyc_i_IBUF,
      I1 => wb_stb_i_IBUF,
      I2 => \^wb_ack_o_obuf\,
      O => wb_ack_o_i_4_n_0
    );
wb_ack_o_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F080"
    )
        port map (
      I0 => \we_reg_n_0_[0]\,
      I1 => \we_reg_n_0_[1]\,
      I2 => wb_ack_o_i_4_n_0,
      I3 => wb_adr_i_IBUF(1),
      I4 => wb_adr_i_IBUF(0),
      I5 => wb_adr_i_IBUF(4),
      O => wb_ack_o_i_5_n_0
    );
wb_ack_o_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => '1',
      D => wb_ack_o_i_1_n_0,
      Q => \^wb_ack_o_obuf\,
      R => '0'
    );
\wb_dat_o[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \wb_dat_o[0]_i_2_n_0\,
      I1 => \wb_dat_o[0]_i_3_n_0\,
      I2 => \cmd_setting_reg[15]_i_3_n_0\,
      I3 => cmd_setting_reg(0),
      I4 => \wb_dat_o[0]_i_4_n_0\,
      I5 => \wb_dat_o[0]_i_5_n_0\,
      O => \wb_dat_o[0]_i_1_n_0\
    );
\wb_dat_o[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \wb_dat_o[2]_i_5_n_0\,
      I1 => Bd_isr_enable_reg(0),
      I2 => \wb_dat_o[7]_i_4_n_0\,
      I3 => \^clock_divider_reg[7]_0\(0),
      I4 => \wb_dat_o[3]_i_7_n_0\,
      I5 => \wb_dat_o[0]_i_6_n_0\,
      O => \wb_dat_o[0]_i_2_n_0\
    );
\wb_dat_o[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080FF000000"
    )
        port map (
      I0 => wb_adr_i_IBUF(4),
      I1 => \wb_dat_o[2]_i_7_n_0\,
      I2 => \wb_dat_o_reg[5]_0\(0),
      I3 => \wb_dat_o[0]_i_7_n_0\,
      I4 => \wb_dat_o[1]_i_4_0\(0),
      I5 => wb_adr_i_IBUF(2),
      O => \wb_dat_o[0]_i_3_n_0\
    );
\wb_dat_o[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_dat_o[7]_i_7_n_0\,
      I1 => software_reset_reg,
      I2 => \wb_dat_o[0]_i_8_n_0\,
      I3 => \^q\(0),
      I4 => \wb_dat_o_reg[15]_0\(0),
      I5 => normal_isr_reset_i_2_n_0,
      O => \wb_dat_o[0]_i_4_n_0\
    );
\wb_dat_o[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_dat_o[9]_i_2_n_0\,
      I1 => normal_int_signal_enable_reg(0),
      I2 => \wb_dat_o[15]_i_4_n_0\,
      I3 => error_int_signal_enable_reg(0),
      I4 => \wb_dat_o_reg[3]_0\(0),
      I5 => \wb_dat_o[3]_i_6_n_0\,
      O => \wb_dat_o[0]_i_5_n_0\
    );
\wb_dat_o[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_dat_o[31]_i_4_n_0\,
      I1 => \wb_dat_o_reg[31]_1\(0),
      I2 => \argument_reg[31]_i_4_n_0\,
      I3 => \^argument_reg_reg[31]_0\(0),
      I4 => \wb_dat_o_reg[12]_0\(0),
      I5 => \wb_dat_o[12]_i_4_n_0\,
      O => \wb_dat_o[0]_i_6_n_0\
    );
\wb_dat_o[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => wb_adr_i_IBUF(6),
      I1 => wb_adr_i_IBUF(5),
      I2 => wb_adr_i_IBUF(3),
      O => \wb_dat_o[0]_i_7_n_0\
    );
\wb_dat_o[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => wb_adr_i_IBUF(4),
      I1 => wb_adr_i_IBUF(2),
      I2 => wb_adr_i_IBUF(5),
      O => \wb_dat_o[0]_i_8_n_0\
    );
\wb_dat_o[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_dat_o[10]_i_2_n_0\,
      I1 => \wb_dat_o[10]_i_3_n_0\,
      I2 => \error_int_signal_enable_reg_reg_n_0_[10]\,
      I3 => \wb_dat_o[15]_i_4_n_0\,
      O => \wb_dat_o[10]_i_1_n_0\
    );
\wb_dat_o[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_dat_o[31]_i_4_n_0\,
      I1 => \wb_dat_o_reg[31]_1\(10),
      I2 => \argument_reg[31]_i_4_n_0\,
      I3 => \^argument_reg_reg[31]_0\(10),
      I4 => \^cmd_setting_reg_reg[15]_1\(6),
      I5 => \wb_dat_o[15]_i_5_n_0\,
      O => \wb_dat_o[10]_i_2_n_0\
    );
\wb_dat_o[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \time_out_reg[15]_i_2_n_0\,
      I1 => \^q\(10),
      I2 => \wb_dat_o[12]_i_4_n_0\,
      I3 => \wb_dat_o_reg[12]_0\(7),
      I4 => \normal_int_signal_enable_reg_reg_n_0_[10]\,
      I5 => \wb_dat_o[9]_i_2_n_0\,
      O => \wb_dat_o[10]_i_3_n_0\
    );
\wb_dat_o[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_dat_o[11]_i_2_n_0\,
      I1 => \wb_dat_o[11]_i_3_n_0\,
      I2 => \error_int_signal_enable_reg_reg_n_0_[11]\,
      I3 => \wb_dat_o[15]_i_4_n_0\,
      O => \wb_dat_o[11]_i_1_n_0\
    );
\wb_dat_o[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_dat_o[31]_i_4_n_0\,
      I1 => \wb_dat_o_reg[31]_1\(11),
      I2 => \argument_reg[31]_i_4_n_0\,
      I3 => \^argument_reg_reg[31]_0\(11),
      I4 => \^cmd_setting_reg_reg[15]_1\(7),
      I5 => \wb_dat_o[15]_i_5_n_0\,
      O => \wb_dat_o[11]_i_2_n_0\
    );
\wb_dat_o[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \time_out_reg[15]_i_2_n_0\,
      I1 => \^q\(11),
      I2 => \wb_dat_o[12]_i_4_n_0\,
      I3 => \wb_dat_o_reg[12]_0\(8),
      I4 => \normal_int_signal_enable_reg_reg_n_0_[11]\,
      I5 => \wb_dat_o[9]_i_2_n_0\,
      O => \wb_dat_o[11]_i_3_n_0\
    );
\wb_dat_o[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_dat_o[12]_i_2_n_0\,
      I1 => \wb_dat_o[12]_i_3_n_0\,
      I2 => \error_int_signal_enable_reg_reg_n_0_[12]\,
      I3 => \wb_dat_o[15]_i_4_n_0\,
      O => \wb_dat_o[12]_i_1_n_0\
    );
\wb_dat_o[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_dat_o[31]_i_4_n_0\,
      I1 => \wb_dat_o_reg[31]_1\(12),
      I2 => \argument_reg[31]_i_4_n_0\,
      I3 => \^argument_reg_reg[31]_0\(12),
      I4 => \^cmd_setting_reg_reg[15]_1\(8),
      I5 => \wb_dat_o[15]_i_5_n_0\,
      O => \wb_dat_o[12]_i_2_n_0\
    );
\wb_dat_o[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \time_out_reg[15]_i_2_n_0\,
      I1 => \^q\(12),
      I2 => \wb_dat_o[12]_i_4_n_0\,
      I3 => \wb_dat_o_reg[12]_0\(9),
      I4 => \normal_int_signal_enable_reg_reg_n_0_[12]\,
      I5 => \wb_dat_o[9]_i_2_n_0\,
      O => \wb_dat_o[12]_i_3_n_0\
    );
\wb_dat_o[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => wb_adr_i_IBUF(5),
      I1 => wb_adr_i_IBUF(6),
      I2 => wb_adr_i_IBUF(3),
      I3 => wb_adr_i_IBUF(2),
      O => \wb_dat_o[12]_i_4_n_0\
    );
\wb_dat_o[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \wb_dat_o[13]_i_2_n_0\,
      I1 => \wb_dat_o[13]_i_3_n_0\,
      I2 => \^argument_reg_reg[31]_0\(13),
      I3 => \argument_reg[31]_i_4_n_0\,
      I4 => \wb_dat_o_reg[31]_1\(13),
      I5 => \wb_dat_o[31]_i_4_n_0\,
      O => \wb_dat_o[13]_i_1_n_0\
    );
\wb_dat_o[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \time_out_reg[15]_i_2_n_0\,
      I1 => \^q\(13),
      I2 => \wb_dat_o[9]_i_2_n_0\,
      I3 => \normal_int_signal_enable_reg_reg_n_0_[13]\,
      I4 => \error_int_signal_enable_reg_reg_n_0_[13]\,
      I5 => \wb_dat_o[15]_i_4_n_0\,
      O => \wb_dat_o[13]_i_2_n_0\
    );
\wb_dat_o[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => wb_adr_i_IBUF(5),
      I1 => wb_adr_i_IBUF(6),
      I2 => wb_adr_i_IBUF(2),
      I3 => wb_adr_i_IBUF(3),
      I4 => \^cmd_setting_reg_reg[15]_1\(9),
      O => \wb_dat_o[13]_i_3_n_0\
    );
\wb_dat_o[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \wb_dat_o[14]_i_2_n_0\,
      I1 => \wb_dat_o[14]_i_3_n_0\,
      I2 => \^argument_reg_reg[31]_0\(14),
      I3 => \argument_reg[31]_i_4_n_0\,
      I4 => \wb_dat_o_reg[31]_1\(14),
      I5 => \wb_dat_o[31]_i_4_n_0\,
      O => \wb_dat_o[14]_i_1_n_0\
    );
\wb_dat_o[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \time_out_reg[15]_i_2_n_0\,
      I1 => \^q\(14),
      I2 => \wb_dat_o[9]_i_2_n_0\,
      I3 => \normal_int_signal_enable_reg_reg_n_0_[14]\,
      I4 => \error_int_signal_enable_reg_reg_n_0_[14]\,
      I5 => \wb_dat_o[15]_i_4_n_0\,
      O => \wb_dat_o[14]_i_2_n_0\
    );
\wb_dat_o[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => wb_adr_i_IBUF(5),
      I1 => wb_adr_i_IBUF(6),
      I2 => wb_adr_i_IBUF(2),
      I3 => wb_adr_i_IBUF(3),
      I4 => \^cmd_setting_reg_reg[15]_1\(10),
      O => \wb_dat_o[14]_i_3_n_0\
    );
\wb_dat_o[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_dat_o[15]_i_2_n_0\,
      I1 => \wb_dat_o[15]_i_3_n_0\,
      I2 => \error_int_signal_enable_reg_reg_n_0_[15]\,
      I3 => \wb_dat_o[15]_i_4_n_0\,
      O => \wb_dat_o[15]_i_1_n_0\
    );
\wb_dat_o[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_dat_o[31]_i_4_n_0\,
      I1 => \wb_dat_o_reg[31]_1\(15),
      I2 => \argument_reg[31]_i_4_n_0\,
      I3 => \^argument_reg_reg[31]_0\(15),
      I4 => \^cmd_setting_reg_reg[15]_1\(11),
      I5 => \wb_dat_o[15]_i_5_n_0\,
      O => \wb_dat_o[15]_i_2_n_0\
    );
\wb_dat_o[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \time_out_reg[15]_i_2_n_0\,
      I1 => \^q\(15),
      I2 => normal_isr_reset_i_2_n_0,
      I3 => \wb_dat_o_reg[15]_0\(3),
      I4 => normal_int_signal_enable_reg(15),
      I5 => \wb_dat_o[9]_i_2_n_0\,
      O => \wb_dat_o[15]_i_3_n_0\
    );
\wb_dat_o[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => wb_adr_i_IBUF(4),
      I1 => wb_adr_i_IBUF(3),
      I2 => wb_adr_i_IBUF(5),
      I3 => wb_adr_i_IBUF(2),
      O => \wb_dat_o[15]_i_4_n_0\
    );
\wb_dat_o[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => wb_adr_i_IBUF(3),
      I1 => wb_adr_i_IBUF(2),
      I2 => wb_adr_i_IBUF(6),
      I3 => wb_adr_i_IBUF(5),
      O => \wb_dat_o[15]_i_5_n_0\
    );
\wb_dat_o[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^argument_reg_reg[31]_0\(16),
      I1 => \argument_reg[31]_i_4_n_0\,
      I2 => \wb_dat_o_reg[31]_1\(16),
      I3 => \wb_dat_o[31]_i_4_n_0\,
      O => \wb_dat_o[16]_i_1_n_0\
    );
\wb_dat_o[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^argument_reg_reg[31]_0\(17),
      I1 => \argument_reg[31]_i_4_n_0\,
      I2 => \wb_dat_o_reg[31]_1\(17),
      I3 => \wb_dat_o[31]_i_4_n_0\,
      O => \wb_dat_o[17]_i_1_n_0\
    );
\wb_dat_o[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^argument_reg_reg[31]_0\(18),
      I1 => \argument_reg[31]_i_4_n_0\,
      I2 => \wb_dat_o_reg[31]_1\(18),
      I3 => \wb_dat_o[31]_i_4_n_0\,
      O => \wb_dat_o[18]_i_1_n_0\
    );
\wb_dat_o[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^argument_reg_reg[31]_0\(19),
      I1 => \argument_reg[31]_i_4_n_0\,
      I2 => \wb_dat_o_reg[31]_1\(19),
      I3 => \wb_dat_o[31]_i_4_n_0\,
      O => \wb_dat_o[19]_i_1_n_0\
    );
\wb_dat_o[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \wb_dat_o[1]_i_2_n_0\,
      I1 => \wb_dat_o[1]_i_3_n_0\,
      I2 => \wb_dat_o[1]_i_4_n_0\,
      I3 => cmd_setting_reg(1),
      I4 => \cmd_setting_reg[15]_i_3_n_0\,
      I5 => \wb_dat_o[1]_i_5_n_0\,
      O => \wb_dat_o[1]_i_1_n_0\
    );
\wb_dat_o[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F5008800000000"
    )
        port map (
      I0 => wb_adr_i_IBUF(3),
      I1 => \software_reset_reg_reg_n_0_[1]\,
      I2 => \^q\(1),
      I3 => wb_adr_i_IBUF(4),
      I4 => wb_adr_i_IBUF(2),
      I5 => wb_adr_i_IBUF(5),
      O => \wb_dat_o[1]_i_2_n_0\
    );
\wb_dat_o[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_dat_o[12]_i_4_n_0\,
      I1 => \wb_dat_o_reg[12]_0\(1),
      I2 => \wb_dat_o[3]_i_7_n_0\,
      I3 => \^clock_divider_reg[7]_0\(1),
      I4 => Bd_isr_enable_reg(1),
      I5 => \wb_dat_o[7]_i_4_n_0\,
      O => \wb_dat_o[1]_i_3_n_0\
    );
\wb_dat_o[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => \wb_dat_o[1]_i_6_n_0\,
      I1 => error_int_signal_enable_reg(1),
      I2 => wb_adr_i_IBUF(2),
      I3 => wb_adr_i_IBUF(4),
      I4 => wb_adr_i_IBUF(3),
      I5 => \wb_dat_o[1]_i_7_n_0\,
      O => \wb_dat_o[1]_i_4_n_0\
    );
\wb_dat_o[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => normal_isr_reset_i_2_n_0,
      I1 => \wb_dat_o_reg[15]_0\(1),
      I2 => \wb_dat_o[9]_i_2_n_0\,
      I3 => normal_int_signal_enable_reg(1),
      I4 => \wb_dat_o_reg[3]_0\(1),
      I5 => \wb_dat_o[3]_i_6_n_0\,
      O => \wb_dat_o[1]_i_5_n_0\
    );
\wb_dat_o[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF405040504050"
    )
        port map (
      I0 => wb_adr_i_IBUF(5),
      I1 => \wb_dat_o_reg[5]_0\(1),
      I2 => \wb_dat_o[5]_i_5_n_0\,
      I3 => wb_adr_i_IBUF(6),
      I4 => \^argument_reg_reg[31]_0\(1),
      I5 => \argument_reg[31]_i_4_n_0\,
      O => \wb_dat_o[1]_i_6_n_0\
    );
\wb_dat_o[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020003000000"
    )
        port map (
      I0 => \wb_dat_o_reg[31]_1\(1),
      I1 => wb_adr_i_IBUF(6),
      I2 => wb_adr_i_IBUF(5),
      I3 => wb_adr_i_IBUF(3),
      I4 => \wb_dat_o[1]_i_4_0\(1),
      I5 => wb_adr_i_IBUF(2),
      O => \wb_dat_o[1]_i_7_n_0\
    );
\wb_dat_o[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^argument_reg_reg[31]_0\(20),
      I1 => \argument_reg[31]_i_4_n_0\,
      I2 => \wb_dat_o_reg[31]_1\(20),
      I3 => \wb_dat_o[31]_i_4_n_0\,
      O => \wb_dat_o[20]_i_1_n_0\
    );
\wb_dat_o[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^argument_reg_reg[31]_0\(21),
      I1 => \argument_reg[31]_i_4_n_0\,
      I2 => \wb_dat_o_reg[31]_1\(21),
      I3 => \wb_dat_o[31]_i_4_n_0\,
      O => \wb_dat_o[21]_i_1_n_0\
    );
\wb_dat_o[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^argument_reg_reg[31]_0\(22),
      I1 => \argument_reg[31]_i_4_n_0\,
      I2 => \wb_dat_o_reg[31]_1\(22),
      I3 => \wb_dat_o[31]_i_4_n_0\,
      O => \wb_dat_o[22]_i_1_n_0\
    );
\wb_dat_o[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^argument_reg_reg[31]_0\(23),
      I1 => \argument_reg[31]_i_4_n_0\,
      I2 => \wb_dat_o_reg[31]_1\(23),
      I3 => \wb_dat_o[31]_i_4_n_0\,
      O => \wb_dat_o[23]_i_1_n_0\
    );
\wb_dat_o[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^argument_reg_reg[31]_0\(24),
      I1 => \argument_reg[31]_i_4_n_0\,
      I2 => \wb_dat_o_reg[31]_1\(24),
      I3 => \wb_dat_o[31]_i_4_n_0\,
      O => \wb_dat_o[24]_i_1_n_0\
    );
\wb_dat_o[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^argument_reg_reg[31]_0\(25),
      I1 => \argument_reg[31]_i_4_n_0\,
      I2 => \wb_dat_o_reg[31]_1\(25),
      I3 => \wb_dat_o[31]_i_4_n_0\,
      O => \wb_dat_o[25]_i_1_n_0\
    );
\wb_dat_o[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^argument_reg_reg[31]_0\(26),
      I1 => \argument_reg[31]_i_4_n_0\,
      I2 => \wb_dat_o_reg[31]_1\(26),
      I3 => \wb_dat_o[31]_i_4_n_0\,
      O => \wb_dat_o[26]_i_1_n_0\
    );
\wb_dat_o[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^argument_reg_reg[31]_0\(27),
      I1 => \argument_reg[31]_i_4_n_0\,
      I2 => \wb_dat_o_reg[31]_1\(27),
      I3 => \wb_dat_o[31]_i_4_n_0\,
      O => \wb_dat_o[27]_i_1_n_0\
    );
\wb_dat_o[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^argument_reg_reg[31]_0\(28),
      I1 => \argument_reg[31]_i_4_n_0\,
      I2 => \wb_dat_o_reg[31]_1\(28),
      I3 => \wb_dat_o[31]_i_4_n_0\,
      O => \wb_dat_o[28]_i_1_n_0\
    );
\wb_dat_o[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^argument_reg_reg[31]_0\(29),
      I1 => \argument_reg[31]_i_4_n_0\,
      I2 => \wb_dat_o_reg[31]_1\(29),
      I3 => \wb_dat_o[31]_i_4_n_0\,
      O => \wb_dat_o[29]_i_1_n_0\
    );
\wb_dat_o[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \wb_dat_o[2]_i_2_n_0\,
      I1 => \wb_dat_o[2]_i_3_n_0\,
      I2 => \cmd_setting_reg_reg_n_0_[2]\,
      I3 => \cmd_setting_reg[15]_i_3_n_0\,
      I4 => \error_int_signal_enable_reg_reg_n_0_[2]\,
      I5 => \wb_dat_o[15]_i_4_n_0\,
      O => \wb_dat_o[2]_i_1_n_0\
    );
\wb_dat_o[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \wb_dat_o[2]_i_4_n_0\,
      I1 => \wb_dat_o[7]_i_7_n_0\,
      I2 => \software_reset_reg_reg_n_0_[2]\,
      I3 => \wb_dat_o[2]_i_5_n_0\,
      I4 => Bd_isr_enable_reg(2),
      I5 => \wb_dat_o[7]_i_4_n_0\,
      O => \wb_dat_o[2]_i_2_n_0\
    );
\wb_dat_o[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \wb_dat_o[2]_i_6_n_0\,
      I1 => \wb_dat_o_reg[5]_0\(2),
      I2 => \wb_dat_o[2]_i_7_n_0\,
      I3 => \wb_dat_o[5]_i_5_n_0\,
      I4 => \wb_dat_o[31]_i_4_n_0\,
      I5 => \wb_dat_o_reg[31]_1\(2),
      O => \wb_dat_o[2]_i_3_n_0\
    );
\wb_dat_o[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_dat_o[0]_i_8_n_0\,
      I1 => \^q\(2),
      I2 => normal_isr_reset_i_2_n_0,
      I3 => \wb_dat_o_reg[15]_0\(2),
      I4 => normal_int_signal_enable_reg(2),
      I5 => \wb_dat_o[9]_i_2_n_0\,
      O => \wb_dat_o[2]_i_4_n_0\
    );
\wb_dat_o[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44040000"
    )
        port map (
      I0 => wb_adr_i_IBUF(4),
      I1 => wb_adr_i_IBUF(2),
      I2 => wb_adr_i_IBUF(3),
      I3 => wb_adr_i_IBUF(6),
      I4 => wb_adr_i_IBUF(5),
      O => \wb_dat_o[2]_i_5_n_0\
    );
\wb_dat_o[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \argument_reg[31]_i_4_n_0\,
      I1 => \^argument_reg_reg[31]_0\(2),
      I2 => \wb_dat_o[12]_i_4_n_0\,
      I3 => \wb_dat_o_reg[12]_0\(2),
      I4 => \^clock_divider_reg[7]_0\(2),
      I5 => \wb_dat_o[3]_i_7_n_0\,
      O => \wb_dat_o[2]_i_6_n_0\
    );
\wb_dat_o[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wb_adr_i_IBUF(6),
      I1 => wb_adr_i_IBUF(5),
      O => \wb_dat_o[2]_i_7_n_0\
    );
\wb_dat_o[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^argument_reg_reg[31]_0\(30),
      I1 => \argument_reg[31]_i_4_n_0\,
      I2 => \wb_dat_o_reg[31]_1\(30),
      I3 => \wb_dat_o[31]_i_4_n_0\,
      O => \wb_dat_o[30]_i_1_n_0\
    );
\wb_dat_o[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => wb_stb_i_IBUF,
      I1 => wb_cyc_i_IBUF,
      I2 => wb_adr_i_IBUF(1),
      I3 => wb_adr_i_IBUF(0),
      I4 => wb_adr_i_IBUF(7),
      I5 => \wb_dat_o[31]_i_3_n_0\,
      O => \wb_dat_o[31]_i_1_n_0\
    );
\wb_dat_o[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^argument_reg_reg[31]_0\(31),
      I1 => \argument_reg[31]_i_4_n_0\,
      I2 => \wb_dat_o_reg[31]_1\(31),
      I3 => \wb_dat_o[31]_i_4_n_0\,
      O => \wb_dat_o[31]_i_2_n_0\
    );
\wb_dat_o[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1550EAFF"
    )
        port map (
      I0 => wb_adr_i_IBUF(5),
      I1 => wb_adr_i_IBUF(2),
      I2 => wb_adr_i_IBUF(3),
      I3 => wb_adr_i_IBUF(4),
      I4 => wb_adr_i_IBUF(6),
      O => \wb_dat_o[31]_i_3_n_0\
    );
\wb_dat_o[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => wb_adr_i_IBUF(3),
      I1 => wb_adr_i_IBUF(5),
      I2 => wb_adr_i_IBUF(6),
      I3 => wb_adr_i_IBUF(4),
      I4 => wb_adr_i_IBUF(2),
      O => \wb_dat_o[31]_i_4_n_0\
    );
\wb_dat_o[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \wb_dat_o[3]_i_2_n_0\,
      I1 => \normal_int_signal_enable_reg_reg_n_0_[3]\,
      I2 => \wb_dat_o[9]_i_2_n_0\,
      I3 => \wb_dat_o[3]_i_3_n_0\,
      I4 => \wb_dat_o[3]_i_4_n_0\,
      I5 => \wb_dat_o[3]_i_5_n_0\,
      O => \wb_dat_o[3]_i_1_n_0\
    );
\wb_dat_o[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0C00000A000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \software_reset_reg_reg_n_0_[3]\,
      I2 => wb_adr_i_IBUF(4),
      I3 => wb_adr_i_IBUF(2),
      I4 => wb_adr_i_IBUF(5),
      I5 => wb_adr_i_IBUF(3),
      O => \wb_dat_o[3]_i_2_n_0\
    );
\wb_dat_o[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_dat_o[15]_i_4_n_0\,
      I1 => error_int_signal_enable_reg(3),
      I2 => \wb_dat_o[3]_i_6_n_0\,
      I3 => \wb_dat_o_reg[3]_0\(2),
      I4 => \^cmd_setting_reg_reg[15]_1\(0),
      I5 => \cmd_setting_reg[15]_i_3_n_0\,
      O => \wb_dat_o[3]_i_3_n_0\
    );
\wb_dat_o[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_dat_o[31]_i_4_n_0\,
      I1 => \wb_dat_o_reg[31]_1\(3),
      I2 => \argument_reg[31]_i_4_n_0\,
      I3 => \^argument_reg_reg[31]_0\(3),
      I4 => \wb_dat_o_reg[12]_0\(3),
      I5 => \wb_dat_o[12]_i_4_n_0\,
      O => \wb_dat_o[3]_i_4_n_0\
    );
\wb_dat_o[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFC0FFEAC0C0"
    )
        port map (
      I0 => \^clock_divider_reg[7]_0\(3),
      I1 => \wb_dat_o[7]_i_4_n_0\,
      I2 => \Bd_isr_enable_reg_reg_n_0_[3]\,
      I3 => wb_adr_i_IBUF(5),
      I4 => \wb_dat_o[3]_i_7_n_0\,
      I5 => \cmd_setting_reg[15]_i_3_n_0\,
      O => \wb_dat_o[3]_i_5_n_0\
    );
\wb_dat_o[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => wb_adr_i_IBUF(3),
      I1 => wb_adr_i_IBUF(2),
      I2 => wb_adr_i_IBUF(5),
      O => \wb_dat_o[3]_i_6_n_0\
    );
\wb_dat_o[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => wb_adr_i_IBUF(4),
      I1 => wb_adr_i_IBUF(2),
      I2 => wb_adr_i_IBUF(6),
      O => \wb_dat_o[3]_i_7_n_0\
    );
\wb_dat_o[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \wb_dat_o[4]_i_2_n_0\,
      I1 => Bd_isr_enable_reg(4),
      I2 => \wb_dat_o[7]_i_4_n_0\,
      I3 => \wb_dat_o[4]_i_3_n_0\,
      I4 => \wb_dat_o[4]_i_4_n_0\,
      I5 => \wb_dat_o[4]_i_5_n_0\,
      O => \wb_dat_o[4]_i_1_n_0\
    );
\wb_dat_o[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF02000002020000"
    )
        port map (
      I0 => \^cmd_setting_reg_reg[15]_1\(1),
      I1 => wb_adr_i_IBUF(3),
      I2 => wb_adr_i_IBUF(5),
      I3 => \^clock_divider_reg[7]_0\(4),
      I4 => \wb_dat_o[7]_i_6_n_0\,
      I5 => wb_adr_i_IBUF(6),
      O => \wb_dat_o[4]_i_2_n_0\
    );
\wb_dat_o[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_dat_o[7]_i_7_n_0\,
      I1 => \software_reset_reg_reg_n_0_[4]\,
      I2 => \wb_dat_o[9]_i_2_n_0\,
      I3 => \normal_int_signal_enable_reg_reg_n_0_[4]\,
      I4 => \error_int_signal_enable_reg_reg_n_0_[4]\,
      I5 => \wb_dat_o[15]_i_4_n_0\,
      O => \wb_dat_o[4]_i_3_n_0\
    );
\wb_dat_o[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \wb_dat_o_reg[31]_1\(4),
      I1 => \wb_dat_o[31]_i_4_n_0\,
      I2 => wb_adr_i_IBUF(2),
      I3 => wb_adr_i_IBUF(4),
      I4 => \wb_dat_o_reg[5]_0\(3),
      I5 => wb_adr_i_IBUF(6),
      O => \wb_dat_o[4]_i_4_n_0\
    );
\wb_dat_o[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \argument_reg[31]_i_4_n_0\,
      I1 => \^argument_reg_reg[31]_0\(4),
      I2 => \wb_dat_o[12]_i_4_n_0\,
      I3 => \wb_dat_o_reg[12]_0\(4),
      I4 => \^q\(4),
      I5 => \time_out_reg[15]_i_2_n_0\,
      O => \wb_dat_o[4]_i_5_n_0\
    );
\wb_dat_o[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \wb_dat_o[5]_i_2_n_0\,
      I1 => \error_int_signal_enable_reg_reg_n_0_[5]\,
      I2 => \wb_dat_o[15]_i_4_n_0\,
      I3 => \normal_int_signal_enable_reg_reg_n_0_[5]\,
      I4 => \wb_dat_o[9]_i_2_n_0\,
      I5 => \wb_dat_o[5]_i_3_n_0\,
      O => \wb_dat_o[5]_i_1_n_0\
    );
\wb_dat_o[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \wb_dat_o[5]_i_4_n_0\,
      I1 => wb_adr_i_IBUF(6),
      I2 => \wb_dat_o_reg[5]_0\(4),
      I3 => \wb_dat_o[5]_i_5_n_0\,
      I4 => \wb_dat_o[31]_i_4_n_0\,
      I5 => \wb_dat_o_reg[31]_1\(5),
      O => \wb_dat_o[5]_i_2_n_0\
    );
\wb_dat_o[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_dat_o[5]_i_6_n_0\,
      I1 => \cmd_setting_reg_reg_n_0_[5]\,
      I2 => \wb_dat_o[7]_i_4_n_0\,
      I3 => Bd_isr_enable_reg(5),
      I4 => \software_reset_reg_reg_n_0_[5]\,
      I5 => \wb_dat_o[7]_i_7_n_0\,
      O => \wb_dat_o[5]_i_3_n_0\
    );
\wb_dat_o[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \argument_reg[31]_i_4_n_0\,
      I1 => \^argument_reg_reg[31]_0\(5),
      I2 => \wb_dat_o[3]_i_7_n_0\,
      I3 => \^clock_divider_reg[7]_0\(5),
      I4 => \^q\(5),
      I5 => \time_out_reg[15]_i_2_n_0\,
      O => \wb_dat_o[5]_i_4_n_0\
    );
\wb_dat_o[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wb_adr_i_IBUF(2),
      I1 => wb_adr_i_IBUF(4),
      O => \wb_dat_o[5]_i_5_n_0\
    );
\wb_dat_o[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => wb_adr_i_IBUF(3),
      I1 => wb_adr_i_IBUF(2),
      I2 => wb_adr_i_IBUF(4),
      I3 => wb_adr_i_IBUF(5),
      O => \wb_dat_o[5]_i_6_n_0\
    );
\wb_dat_o[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \wb_dat_o[6]_i_2_n_0\,
      I1 => \wb_dat_o[6]_i_3_n_0\,
      I2 => \Bd_isr_enable_reg_reg_n_0_[6]\,
      I3 => \wb_dat_o[7]_i_4_n_0\,
      I4 => \wb_dat_o[6]_i_4_n_0\,
      O => \wb_dat_o[6]_i_1_n_0\
    );
\wb_dat_o[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_dat_o[31]_i_4_n_0\,
      I1 => \wb_dat_o_reg[31]_1\(6),
      I2 => \argument_reg[31]_i_4_n_0\,
      I3 => \^argument_reg_reg[31]_0\(6),
      I4 => \^q\(6),
      I5 => \time_out_reg[15]_i_2_n_0\,
      O => \wb_dat_o[6]_i_2_n_0\
    );
\wb_dat_o[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF02000002020000"
    )
        port map (
      I0 => \^cmd_setting_reg_reg[15]_1\(2),
      I1 => wb_adr_i_IBUF(3),
      I2 => wb_adr_i_IBUF(5),
      I3 => \^clock_divider_reg[7]_0\(6),
      I4 => \wb_dat_o[7]_i_6_n_0\,
      I5 => wb_adr_i_IBUF(6),
      O => \wb_dat_o[6]_i_3_n_0\
    );
\wb_dat_o[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_dat_o[7]_i_7_n_0\,
      I1 => \software_reset_reg_reg_n_0_[6]\,
      I2 => \wb_dat_o[9]_i_2_n_0\,
      I3 => \normal_int_signal_enable_reg_reg_n_0_[6]\,
      I4 => \error_int_signal_enable_reg_reg_n_0_[6]\,
      I5 => \wb_dat_o[15]_i_4_n_0\,
      O => \wb_dat_o[6]_i_4_n_0\
    );
\wb_dat_o[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \wb_dat_o[7]_i_2_n_0\,
      I1 => \wb_dat_o[7]_i_3_n_0\,
      I2 => \Bd_isr_enable_reg_reg_n_0_[7]\,
      I3 => \wb_dat_o[7]_i_4_n_0\,
      I4 => \wb_dat_o[7]_i_5_n_0\,
      O => \wb_dat_o[7]_i_1_n_0\
    );
\wb_dat_o[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_dat_o[31]_i_4_n_0\,
      I1 => \wb_dat_o_reg[31]_1\(7),
      I2 => \argument_reg[31]_i_4_n_0\,
      I3 => \^argument_reg_reg[31]_0\(7),
      I4 => \^q\(7),
      I5 => \time_out_reg[15]_i_2_n_0\,
      O => \wb_dat_o[7]_i_2_n_0\
    );
\wb_dat_o[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF02000002020000"
    )
        port map (
      I0 => \^cmd_setting_reg_reg[15]_1\(3),
      I1 => wb_adr_i_IBUF(3),
      I2 => wb_adr_i_IBUF(5),
      I3 => \^clock_divider_reg[7]_0\(7),
      I4 => \wb_dat_o[7]_i_6_n_0\,
      I5 => wb_adr_i_IBUF(6),
      O => \wb_dat_o[7]_i_3_n_0\
    );
\wb_dat_o[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => wb_adr_i_IBUF(2),
      I1 => wb_adr_i_IBUF(3),
      I2 => wb_adr_i_IBUF(4),
      I3 => wb_adr_i_IBUF(5),
      O => \wb_dat_o[7]_i_4_n_0\
    );
\wb_dat_o[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_dat_o[7]_i_7_n_0\,
      I1 => \software_reset_reg_reg_n_0_[7]\,
      I2 => \wb_dat_o[9]_i_2_n_0\,
      I3 => \normal_int_signal_enable_reg_reg_n_0_[7]\,
      I4 => \error_int_signal_enable_reg_reg_n_0_[7]\,
      I5 => \wb_dat_o[15]_i_4_n_0\,
      O => \wb_dat_o[7]_i_5_n_0\
    );
\wb_dat_o[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wb_adr_i_IBUF(2),
      I1 => wb_adr_i_IBUF(4),
      O => \wb_dat_o[7]_i_6_n_0\
    );
\wb_dat_o[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => wb_adr_i_IBUF(4),
      I1 => wb_adr_i_IBUF(2),
      I2 => wb_adr_i_IBUF(5),
      I3 => wb_adr_i_IBUF(3),
      O => \wb_dat_o[7]_i_7_n_0\
    );
\wb_dat_o[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \wb_dat_o[8]_i_2_n_0\,
      I1 => \wb_dat_o[8]_i_3_n_0\,
      I2 => \error_int_signal_enable_reg_reg_n_0_[8]\,
      I3 => \wb_dat_o[15]_i_4_n_0\,
      O => \wb_dat_o[8]_i_1_n_0\
    );
\wb_dat_o[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \wb_dat_o[31]_i_4_n_0\,
      I1 => \wb_dat_o_reg[31]_1\(8),
      I2 => \argument_reg[31]_i_4_n_0\,
      I3 => \^argument_reg_reg[31]_0\(8),
      I4 => \^cmd_setting_reg_reg[15]_1\(4),
      I5 => \wb_dat_o[15]_i_5_n_0\,
      O => \wb_dat_o[8]_i_2_n_0\
    );
\wb_dat_o[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \time_out_reg[15]_i_2_n_0\,
      I1 => \^q\(8),
      I2 => \wb_dat_o[12]_i_4_n_0\,
      I3 => \wb_dat_o_reg[12]_0\(5),
      I4 => \normal_int_signal_enable_reg_reg_n_0_[8]\,
      I5 => \wb_dat_o[9]_i_2_n_0\,
      O => \wb_dat_o[8]_i_3_n_0\
    );
\wb_dat_o[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \wb_dat_o[9]_i_2_n_0\,
      I1 => \normal_int_signal_enable_reg_reg_n_0_[9]\,
      I2 => \wb_dat_o[15]_i_4_n_0\,
      I3 => \error_int_signal_enable_reg_reg_n_0_[9]\,
      I4 => \wb_dat_o[9]_i_3_n_0\,
      I5 => \wb_dat_o[9]_i_4_n_0\,
      O => \wb_dat_o[9]_i_1_n_0\
    );
\wb_dat_o[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => wb_adr_i_IBUF(4),
      I1 => wb_adr_i_IBUF(3),
      I2 => wb_adr_i_IBUF(5),
      I3 => wb_adr_i_IBUF(2),
      O => \wb_dat_o[9]_i_2_n_0\
    );
\wb_dat_o[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEAAAEAAAEA"
    )
        port map (
      I0 => \dat_in_m_rx_bd[15]_i_2_n_0\,
      I1 => wb_adr_i_IBUF(6),
      I2 => \wb_dat_o_reg[12]_0\(6),
      I3 => \wb_dat_o[9]_i_5_n_0\,
      I4 => \wb_dat_o_reg[31]_1\(9),
      I5 => \wb_dat_o[31]_i_4_n_0\,
      O => \wb_dat_o[9]_i_3_n_0\
    );
\wb_dat_o[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \argument_reg[31]_i_4_n_0\,
      I1 => \^argument_reg_reg[31]_0\(9),
      I2 => \wb_dat_o[15]_i_5_n_0\,
      I3 => \^cmd_setting_reg_reg[15]_1\(5),
      I4 => \^q\(9),
      I5 => \time_out_reg[15]_i_2_n_0\,
      O => \wb_dat_o[9]_i_4_n_0\
    );
\wb_dat_o[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wb_adr_i_IBUF(2),
      I1 => wb_adr_i_IBUF(3),
      O => \wb_dat_o[9]_i_5_n_0\
    );
\wb_dat_o_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[0]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(0),
      R => '0'
    );
\wb_dat_o_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[10]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(10),
      R => '0'
    );
\wb_dat_o_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[11]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(11),
      R => '0'
    );
\wb_dat_o_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[12]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(12),
      R => '0'
    );
\wb_dat_o_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[13]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(13),
      R => '0'
    );
\wb_dat_o_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[14]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(14),
      R => '0'
    );
\wb_dat_o_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[15]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(15),
      R => '0'
    );
\wb_dat_o_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[16]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(16),
      R => '0'
    );
\wb_dat_o_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[17]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(17),
      R => '0'
    );
\wb_dat_o_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[18]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(18),
      R => '0'
    );
\wb_dat_o_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[19]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(19),
      R => '0'
    );
\wb_dat_o_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[1]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(1),
      R => '0'
    );
\wb_dat_o_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[20]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(20),
      R => '0'
    );
\wb_dat_o_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[21]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(21),
      R => '0'
    );
\wb_dat_o_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[22]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(22),
      R => '0'
    );
\wb_dat_o_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[23]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(23),
      R => '0'
    );
\wb_dat_o_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[24]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(24),
      R => '0'
    );
\wb_dat_o_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[25]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(25),
      R => '0'
    );
\wb_dat_o_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[26]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(26),
      R => '0'
    );
\wb_dat_o_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[27]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(27),
      R => '0'
    );
\wb_dat_o_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[28]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(28),
      R => '0'
    );
\wb_dat_o_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[29]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(29),
      R => '0'
    );
\wb_dat_o_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[2]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(2),
      R => '0'
    );
\wb_dat_o_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[30]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(30),
      R => '0'
    );
\wb_dat_o_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[31]_i_2_n_0\,
      Q => \wb_dat_o_reg[31]_0\(31),
      R => '0'
    );
\wb_dat_o_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[3]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(3),
      R => '0'
    );
\wb_dat_o_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[4]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(4),
      R => '0'
    );
\wb_dat_o_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[5]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(5),
      R => '0'
    );
\wb_dat_o_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[6]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(6),
      R => '0'
    );
\wb_dat_o_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[7]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(7),
      R => '0'
    );
\wb_dat_o_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[8]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(8),
      R => '0'
    );
\wb_dat_o_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => \wb_dat_o[31]_i_1_n_0\,
      D => \wb_dat_o[9]_i_1_n_0\,
      Q => \wb_dat_o_reg[31]_0\(9),
      R => '0'
    );
\we[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \we_reg_n_0_[0]\,
      I1 => \we[1]_i_2_n_0\,
      I2 => wb_rst_i_IBUF,
      O => \we[0]_i_1_n_0\
    );
\we[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \we_reg_n_0_[1]\,
      I1 => \we[1]_i_2_n_0\,
      I2 => \we_reg_n_0_[0]\,
      I3 => wb_rst_i_IBUF,
      O => \we[1]_i_1_n_0\
    );
\we[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080FF808080"
    )
        port map (
      I0 => \dat_in_m_rx_bd[15]_i_2_n_0\,
      I1 => \argument_reg[31]_i_3_n_0\,
      I2 => wb_adr_i_IBUF(6),
      I3 => \we[1]_i_3_n_0\,
      I4 => \we[1]_i_4_n_0\,
      I5 => \dat_in_m_tx_bd[15]_i_3_n_0\,
      O => \we[1]_i_2_n_0\
    );
\we[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => wb_adr_i_IBUF(2),
      I1 => wb_adr_i_IBUF(3),
      I2 => wb_adr_i_IBUF(5),
      I3 => wb_adr_i_IBUF(6),
      I4 => wb_adr_i_IBUF(7),
      O => \we[1]_i_3_n_0\
    );
\we[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => wb_stb_i_IBUF,
      I1 => wb_cyc_i_IBUF,
      I2 => \^wb_ack_o_obuf\,
      I3 => wb_we_i_IBUF,
      O => \we[1]_i_4_n_0\
    );
we_ack_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => '1',
      D => we_ack_reg_0,
      Q => \^cmd_int_busy\,
      R => '0'
    );
we_m_rx_bd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000808000"
    )
        port map (
      I0 => \dat_in_m_rx_bd[15]_i_2_n_0\,
      I1 => wb_adr_i_IBUF(6),
      I2 => new_cmd_i_2_n_0,
      I3 => \we_reg_n_0_[1]\,
      I4 => \we_reg_n_0_[0]\,
      I5 => we_m_tx_bd_i_2_n_0,
      O => we_m_rx_bd_i_1_n_0
    );
we_m_rx_bd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => '1',
      D => we_m_rx_bd_i_1_n_0,
      Q => we_m_rx_bd,
      R => '0'
    );
we_m_tx_bd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000880"
    )
        port map (
      I0 => \argument_reg[31]_i_4_n_0\,
      I1 => wb_adr_i_IBUF(7),
      I2 => \we_reg_n_0_[1]\,
      I3 => \we_reg_n_0_[0]\,
      I4 => \dat_in_m_tx_bd[15]_i_3_n_0\,
      I5 => we_m_tx_bd_i_2_n_0,
      O => we_m_tx_bd_i_1_n_0
    );
we_m_tx_bd_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF557F"
    )
        port map (
      I0 => wb_we_i_IBUF,
      I1 => wb_stb_i_IBUF,
      I2 => wb_cyc_i_IBUF,
      I3 => \^wb_ack_o_obuf\,
      I4 => wb_rst_i_IBUF,
      O => we_m_tx_bd_i_2_n_0
    );
we_m_tx_bd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => '1',
      D => we_m_tx_bd_i_1_n_0,
      Q => we_m_tx_bd,
      R => '0'
    );
\we_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => '1',
      D => \we[0]_i_1_n_0\,
      Q => \we_reg_n_0_[0]\,
      R => '0'
    );
\we_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \dat_in_m_rx_bd_reg[15]_1\,
      CE => '1',
      D => \we[1]_i_1_n_0\,
      Q => \we_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_crc_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \crc_c_reg[3]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[0]_0\ : in STD_LOGIC;
    \DAT_dat_o_reg[0]_1\ : in STD_LOGIC;
    \DAT_dat_o_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[0]_3\ : in STD_LOGIC;
    \DAT_dat_o_reg[0]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end sd_crc_16;

architecture STRUCTURE of sd_crc_16 is
  signal \CRC[12]_i_1_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[0]_i_5_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[0]_i_6_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[0]_i_7_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[0]_i_8_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal crc_ok_i_29_n_0 : STD_LOGIC;
  signal crc_ok_i_30_n_0 : STD_LOGIC;
  signal crc_ok_i_31_n_0 : STD_LOGIC;
  signal crc_ok_i_32_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_19_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_20_n_0 : STD_LOGIC;
  signal \crc_out[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal p_3_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC[12]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \CRC[5]_i_1\ : label is "soft_lutpair146";
begin
\CRC[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_out[0]_0\(15),
      O => p_3_in
    );
\CRC[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[0]_0\(11),
      I1 => \crc_out[0]_0\(15),
      I2 => Q(0),
      O => \CRC[12]_i_1_n_0\
    );
\CRC[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[0]_0\(4),
      I1 => \crc_out[0]_0\(15),
      I2 => Q(0),
      O => p_1_out(5)
    );
\CRC_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => p_3_in,
      Q => \crc_out[0]_0\(0)
    );
\CRC_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(9),
      Q => \crc_out[0]_0\(10)
    );
\CRC_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(10),
      Q => \crc_out[0]_0\(11)
    );
\CRC_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \CRC[12]_i_1_n_0\,
      Q => \crc_out[0]_0\(12)
    );
\CRC_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(12),
      Q => \crc_out[0]_0\(13)
    );
\CRC_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(13),
      Q => \crc_out[0]_0\(14)
    );
\CRC_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(14),
      Q => \crc_out[0]_0\(15)
    );
\CRC_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(0),
      Q => \crc_out[0]_0\(1)
    );
\CRC_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(1),
      Q => \crc_out[0]_0\(2)
    );
\CRC_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(2),
      Q => \crc_out[0]_0\(3)
    );
\CRC_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(3),
      Q => \crc_out[0]_0\(4)
    );
\CRC_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => p_1_out(5),
      Q => \crc_out[0]_0\(5)
    );
\CRC_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(5),
      Q => \crc_out[0]_0\(6)
    );
\CRC_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(6),
      Q => \crc_out[0]_0\(7)
    );
\CRC_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(7),
      Q => \crc_out[0]_0\(8)
    );
\CRC_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[0]_0\(8),
      Q => \crc_out[0]_0\(9)
    );
\DAT_dat_o[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBABBBAAAAA"
    )
        port map (
      I0 => \DAT_dat_o_reg[0]\(0),
      I1 => \DAT_dat_o_reg[0]_0\,
      I2 => \DAT_dat_o_reg[0]_1\,
      I3 => \DAT_dat_o_reg[0]_2\(0),
      I4 => \DAT_dat_o_reg[0]_3\,
      I5 => \DAT_dat_o_reg[0]_i_2_n_0\,
      O => D(0)
    );
\DAT_dat_o[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[0]_0\(2),
      I1 => \crc_out[0]_0\(1),
      I2 => \DAT_dat_o_reg[0]_4\(1),
      I3 => \crc_out[0]_0\(0),
      I4 => \DAT_dat_o_reg[0]_4\(0),
      I5 => \crc_out[0]_0\(15),
      O => \DAT_dat_o[0]_i_5_n_0\
    );
\DAT_dat_o[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[0]_0\(6),
      I1 => \crc_out[0]_0\(5),
      I2 => \DAT_dat_o_reg[0]_4\(1),
      I3 => \crc_out[0]_0\(4),
      I4 => \DAT_dat_o_reg[0]_4\(0),
      I5 => \crc_out[0]_0\(3),
      O => \DAT_dat_o[0]_i_6_n_0\
    );
\DAT_dat_o[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[0]_0\(10),
      I1 => \crc_out[0]_0\(9),
      I2 => \DAT_dat_o_reg[0]_4\(1),
      I3 => \crc_out[0]_0\(8),
      I4 => \DAT_dat_o_reg[0]_4\(0),
      I5 => \crc_out[0]_0\(7),
      O => \DAT_dat_o[0]_i_7_n_0\
    );
\DAT_dat_o[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[0]_0\(14),
      I1 => \crc_out[0]_0\(13),
      I2 => \DAT_dat_o_reg[0]_4\(1),
      I3 => \crc_out[0]_0\(12),
      I4 => \DAT_dat_o_reg[0]_4\(0),
      I5 => \crc_out[0]_0\(11),
      O => \DAT_dat_o[0]_i_8_n_0\
    );
\DAT_dat_o_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \DAT_dat_o_reg[0]_i_3_n_0\,
      I1 => \DAT_dat_o_reg[0]_i_4_n_0\,
      O => \DAT_dat_o_reg[0]_i_2_n_0\,
      S => \DAT_dat_o_reg[0]_4\(3)
    );
\DAT_dat_o_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DAT_dat_o[0]_i_5_n_0\,
      I1 => \DAT_dat_o[0]_i_6_n_0\,
      O => \DAT_dat_o_reg[0]_i_3_n_0\,
      S => \DAT_dat_o_reg[0]_4\(2)
    );
\DAT_dat_o_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DAT_dat_o[0]_i_7_n_0\,
      I1 => \DAT_dat_o[0]_i_8_n_0\,
      O => \DAT_dat_o_reg[0]_i_4_n_0\,
      S => \DAT_dat_o_reg[0]_4\(2)
    );
crc_ok_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[0]_0\(3),
      I1 => \crc_out[0]_0\(2),
      I2 => \DAT_dat_o_reg[0]_4\(1),
      I3 => \crc_out[0]_0\(1),
      I4 => \DAT_dat_o_reg[0]_4\(0),
      I5 => \crc_out[0]_0\(0),
      O => crc_ok_i_29_n_0
    );
crc_ok_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[0]_0\(7),
      I1 => \crc_out[0]_0\(6),
      I2 => \DAT_dat_o_reg[0]_4\(1),
      I3 => \crc_out[0]_0\(5),
      I4 => \DAT_dat_o_reg[0]_4\(0),
      I5 => \crc_out[0]_0\(4),
      O => crc_ok_i_30_n_0
    );
crc_ok_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[0]_0\(11),
      I1 => \crc_out[0]_0\(10),
      I2 => \DAT_dat_o_reg[0]_4\(1),
      I3 => \crc_out[0]_0\(9),
      I4 => \DAT_dat_o_reg[0]_4\(0),
      I5 => \crc_out[0]_0\(8),
      O => crc_ok_i_31_n_0
    );
crc_ok_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[0]_0\(15),
      I1 => \crc_out[0]_0\(14),
      I2 => \DAT_dat_o_reg[0]_4\(1),
      I3 => \crc_out[0]_0\(13),
      I4 => \DAT_dat_o_reg[0]_4\(0),
      I5 => \crc_out[0]_0\(12),
      O => crc_ok_i_32_n_0
    );
crc_ok_reg_i_10: unisim.vcomponents.MUXF8
     port map (
      I0 => crc_ok_reg_i_19_n_0,
      I1 => crc_ok_reg_i_20_n_0,
      O => \crc_c_reg[3]\,
      S => \DAT_dat_o_reg[0]_4\(3)
    );
crc_ok_reg_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => crc_ok_i_29_n_0,
      I1 => crc_ok_i_30_n_0,
      O => crc_ok_reg_i_19_n_0,
      S => \DAT_dat_o_reg[0]_4\(2)
    );
crc_ok_reg_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => crc_ok_i_31_n_0,
      I1 => crc_ok_i_32_n_0,
      O => crc_ok_reg_i_20_n_0,
      S => \DAT_dat_o_reg[0]_4\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_crc_16_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \crc_c_reg[3]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[1]_0\ : in STD_LOGIC;
    \DAT_dat_o_reg[1]_1\ : in STD_LOGIC;
    \DAT_dat_o_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[1]_3\ : in STD_LOGIC;
    \DAT_dat_o_reg[1]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sd_crc_16_1 : entity is "sd_crc_16";
end sd_crc_16_1;

architecture STRUCTURE of sd_crc_16_1 is
  signal \CRC[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[1]_i_5_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[1]_i_6_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[1]_i_7_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[1]_i_8_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal crc_ok_i_21_n_0 : STD_LOGIC;
  signal crc_ok_i_22_n_0 : STD_LOGIC;
  signal crc_ok_i_23_n_0 : STD_LOGIC;
  signal crc_ok_i_24_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_11_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_12_n_0 : STD_LOGIC;
  signal \crc_out[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal p_3_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC[12]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \CRC[5]_i_1__0\ : label is "soft_lutpair147";
begin
\CRC[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_out[1]_1\(15),
      O => p_3_in
    );
\CRC[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[1]_1\(11),
      I1 => \crc_out[1]_1\(15),
      I2 => Q(0),
      O => \CRC[12]_i_1__0_n_0\
    );
\CRC[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[1]_1\(4),
      I1 => \crc_out[1]_1\(15),
      I2 => Q(0),
      O => p_1_out(5)
    );
\CRC_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => p_3_in,
      Q => \crc_out[1]_1\(0)
    );
\CRC_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(9),
      Q => \crc_out[1]_1\(10)
    );
\CRC_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(10),
      Q => \crc_out[1]_1\(11)
    );
\CRC_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \CRC[12]_i_1__0_n_0\,
      Q => \crc_out[1]_1\(12)
    );
\CRC_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(12),
      Q => \crc_out[1]_1\(13)
    );
\CRC_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(13),
      Q => \crc_out[1]_1\(14)
    );
\CRC_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(14),
      Q => \crc_out[1]_1\(15)
    );
\CRC_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(0),
      Q => \crc_out[1]_1\(1)
    );
\CRC_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(1),
      Q => \crc_out[1]_1\(2)
    );
\CRC_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(2),
      Q => \crc_out[1]_1\(3)
    );
\CRC_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(3),
      Q => \crc_out[1]_1\(4)
    );
\CRC_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => p_1_out(5),
      Q => \crc_out[1]_1\(5)
    );
\CRC_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(5),
      Q => \crc_out[1]_1\(6)
    );
\CRC_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(6),
      Q => \crc_out[1]_1\(7)
    );
\CRC_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(7),
      Q => \crc_out[1]_1\(8)
    );
\CRC_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[1]_1\(8),
      Q => \crc_out[1]_1\(9)
    );
\DAT_dat_o[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBABBBAAAAA"
    )
        port map (
      I0 => \DAT_dat_o_reg[1]\(0),
      I1 => \DAT_dat_o_reg[1]_0\,
      I2 => \DAT_dat_o_reg[1]_1\,
      I3 => \DAT_dat_o_reg[1]_2\(0),
      I4 => \DAT_dat_o_reg[1]_3\,
      I5 => \DAT_dat_o_reg[1]_i_2_n_0\,
      O => D(0)
    );
\DAT_dat_o[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[1]_1\(2),
      I1 => \crc_out[1]_1\(1),
      I2 => \DAT_dat_o_reg[1]_4\(1),
      I3 => \crc_out[1]_1\(0),
      I4 => \DAT_dat_o_reg[1]_4\(0),
      I5 => \crc_out[1]_1\(15),
      O => \DAT_dat_o[1]_i_5_n_0\
    );
\DAT_dat_o[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[1]_1\(6),
      I1 => \crc_out[1]_1\(5),
      I2 => \DAT_dat_o_reg[1]_4\(1),
      I3 => \crc_out[1]_1\(4),
      I4 => \DAT_dat_o_reg[1]_4\(0),
      I5 => \crc_out[1]_1\(3),
      O => \DAT_dat_o[1]_i_6_n_0\
    );
\DAT_dat_o[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[1]_1\(10),
      I1 => \crc_out[1]_1\(9),
      I2 => \DAT_dat_o_reg[1]_4\(1),
      I3 => \crc_out[1]_1\(8),
      I4 => \DAT_dat_o_reg[1]_4\(0),
      I5 => \crc_out[1]_1\(7),
      O => \DAT_dat_o[1]_i_7_n_0\
    );
\DAT_dat_o[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[1]_1\(14),
      I1 => \crc_out[1]_1\(13),
      I2 => \DAT_dat_o_reg[1]_4\(1),
      I3 => \crc_out[1]_1\(12),
      I4 => \DAT_dat_o_reg[1]_4\(0),
      I5 => \crc_out[1]_1\(11),
      O => \DAT_dat_o[1]_i_8_n_0\
    );
\DAT_dat_o_reg[1]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \DAT_dat_o_reg[1]_i_3_n_0\,
      I1 => \DAT_dat_o_reg[1]_i_4_n_0\,
      O => \DAT_dat_o_reg[1]_i_2_n_0\,
      S => \DAT_dat_o_reg[1]_4\(3)
    );
\DAT_dat_o_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DAT_dat_o[1]_i_5_n_0\,
      I1 => \DAT_dat_o[1]_i_6_n_0\,
      O => \DAT_dat_o_reg[1]_i_3_n_0\,
      S => \DAT_dat_o_reg[1]_4\(2)
    );
\DAT_dat_o_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DAT_dat_o[1]_i_7_n_0\,
      I1 => \DAT_dat_o[1]_i_8_n_0\,
      O => \DAT_dat_o_reg[1]_i_4_n_0\,
      S => \DAT_dat_o_reg[1]_4\(2)
    );
crc_ok_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[1]_1\(3),
      I1 => \crc_out[1]_1\(2),
      I2 => \DAT_dat_o_reg[1]_4\(1),
      I3 => \crc_out[1]_1\(1),
      I4 => \DAT_dat_o_reg[1]_4\(0),
      I5 => \crc_out[1]_1\(0),
      O => crc_ok_i_21_n_0
    );
crc_ok_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[1]_1\(7),
      I1 => \crc_out[1]_1\(6),
      I2 => \DAT_dat_o_reg[1]_4\(1),
      I3 => \crc_out[1]_1\(5),
      I4 => \DAT_dat_o_reg[1]_4\(0),
      I5 => \crc_out[1]_1\(4),
      O => crc_ok_i_22_n_0
    );
crc_ok_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[1]_1\(11),
      I1 => \crc_out[1]_1\(10),
      I2 => \DAT_dat_o_reg[1]_4\(1),
      I3 => \crc_out[1]_1\(9),
      I4 => \DAT_dat_o_reg[1]_4\(0),
      I5 => \crc_out[1]_1\(8),
      O => crc_ok_i_23_n_0
    );
crc_ok_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[1]_1\(15),
      I1 => \crc_out[1]_1\(14),
      I2 => \DAT_dat_o_reg[1]_4\(1),
      I3 => \crc_out[1]_1\(13),
      I4 => \DAT_dat_o_reg[1]_4\(0),
      I5 => \crc_out[1]_1\(12),
      O => crc_ok_i_24_n_0
    );
crc_ok_reg_i_11: unisim.vcomponents.MUXF7
     port map (
      I0 => crc_ok_i_21_n_0,
      I1 => crc_ok_i_22_n_0,
      O => crc_ok_reg_i_11_n_0,
      S => \DAT_dat_o_reg[1]_4\(2)
    );
crc_ok_reg_i_12: unisim.vcomponents.MUXF7
     port map (
      I0 => crc_ok_i_23_n_0,
      I1 => crc_ok_i_24_n_0,
      O => crc_ok_reg_i_12_n_0,
      S => \DAT_dat_o_reg[1]_4\(2)
    );
crc_ok_reg_i_6: unisim.vcomponents.MUXF8
     port map (
      I0 => crc_ok_reg_i_11_n_0,
      I1 => crc_ok_reg_i_12_n_0,
      O => \crc_c_reg[3]\,
      S => \DAT_dat_o_reg[1]_4\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_crc_16_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[4]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    crc_ok_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \DAT_dat_o_reg[2]\ : in STD_LOGIC;
    \DAT_dat_o_reg[2]_0\ : in STD_LOGIC;
    crc_ok_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DAT_dat_o_reg[2]_1\ : in STD_LOGIC;
    crc_ok_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    crc_ok_reg_2 : in STD_LOGIC;
    crc_ok_reg_3 : in STD_LOGIC;
    \DAT_dat_o_reg[2]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    crc_ok_i_3_0 : in STD_LOGIC;
    crc_ok_reg_4 : in STD_LOGIC;
    crc_ok_reg_5 : in STD_LOGIC;
    crc_ok_reg_6 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sd_crc_16_2 : entity is "sd_crc_16";
end sd_crc_16_2;

architecture STRUCTURE of sd_crc_16_2 is
  signal \CRC[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[2]_i_5_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[2]_i_6_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[2]_i_7_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[2]_i_8_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal crc_ok_i_15_n_0 : STD_LOGIC;
  signal crc_ok_i_16_n_0 : STD_LOGIC;
  signal crc_ok_i_17_n_0 : STD_LOGIC;
  signal crc_ok_i_18_n_0 : STD_LOGIC;
  signal crc_ok_i_3_n_0 : STD_LOGIC;
  signal crc_ok_i_5_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_8_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_9_n_0 : STD_LOGIC;
  signal \crc_out[2]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal p_3_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC[12]_i_1__1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \CRC[5]_i_1__1\ : label is "soft_lutpair148";
begin
\CRC[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_out[2]_2\(15),
      O => p_3_in
    );
\CRC[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[2]_2\(11),
      I1 => \crc_out[2]_2\(15),
      I2 => Q(0),
      O => \CRC[12]_i_1__1_n_0\
    );
\CRC[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[2]_2\(4),
      I1 => \crc_out[2]_2\(15),
      I2 => Q(0),
      O => p_1_out(5)
    );
\CRC_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => p_3_in,
      Q => \crc_out[2]_2\(0)
    );
\CRC_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(9),
      Q => \crc_out[2]_2\(10)
    );
\CRC_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(10),
      Q => \crc_out[2]_2\(11)
    );
\CRC_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \CRC[12]_i_1__1_n_0\,
      Q => \crc_out[2]_2\(12)
    );
\CRC_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(12),
      Q => \crc_out[2]_2\(13)
    );
\CRC_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(13),
      Q => \crc_out[2]_2\(14)
    );
\CRC_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(14),
      Q => \crc_out[2]_2\(15)
    );
\CRC_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(0),
      Q => \crc_out[2]_2\(1)
    );
\CRC_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(1),
      Q => \crc_out[2]_2\(2)
    );
\CRC_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(2),
      Q => \crc_out[2]_2\(3)
    );
\CRC_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(3),
      Q => \crc_out[2]_2\(4)
    );
\CRC_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => p_1_out(5),
      Q => \crc_out[2]_2\(5)
    );
\CRC_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(5),
      Q => \crc_out[2]_2\(6)
    );
\CRC_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(6),
      Q => \crc_out[2]_2\(7)
    );
\CRC_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(7),
      Q => \crc_out[2]_2\(8)
    );
\CRC_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[2]_2\(8),
      Q => \crc_out[2]_2\(9)
    );
\DAT_dat_o[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBABBBAAAAA"
    )
        port map (
      I0 => crc_ok_reg(0),
      I1 => \DAT_dat_o_reg[2]\,
      I2 => \DAT_dat_o_reg[2]_0\,
      I3 => crc_ok_reg_0(2),
      I4 => \DAT_dat_o_reg[2]_1\,
      I5 => \DAT_dat_o_reg[2]_i_2_n_0\,
      O => D(0)
    );
\DAT_dat_o[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[2]_2\(2),
      I1 => \crc_out[2]_2\(1),
      I2 => \DAT_dat_o_reg[2]_2\(1),
      I3 => \crc_out[2]_2\(0),
      I4 => \DAT_dat_o_reg[2]_2\(0),
      I5 => \crc_out[2]_2\(15),
      O => \DAT_dat_o[2]_i_5_n_0\
    );
\DAT_dat_o[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[2]_2\(6),
      I1 => \crc_out[2]_2\(5),
      I2 => \DAT_dat_o_reg[2]_2\(1),
      I3 => \crc_out[2]_2\(4),
      I4 => \DAT_dat_o_reg[2]_2\(0),
      I5 => \crc_out[2]_2\(3),
      O => \DAT_dat_o[2]_i_6_n_0\
    );
\DAT_dat_o[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[2]_2\(10),
      I1 => \crc_out[2]_2\(9),
      I2 => \DAT_dat_o_reg[2]_2\(1),
      I3 => \crc_out[2]_2\(8),
      I4 => \DAT_dat_o_reg[2]_2\(0),
      I5 => \crc_out[2]_2\(7),
      O => \DAT_dat_o[2]_i_7_n_0\
    );
\DAT_dat_o[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[2]_2\(14),
      I1 => \crc_out[2]_2\(13),
      I2 => \DAT_dat_o_reg[2]_2\(1),
      I3 => \crc_out[2]_2\(12),
      I4 => \DAT_dat_o_reg[2]_2\(0),
      I5 => \crc_out[2]_2\(11),
      O => \DAT_dat_o[2]_i_8_n_0\
    );
\DAT_dat_o_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \DAT_dat_o_reg[2]_i_3_n_0\,
      I1 => \DAT_dat_o_reg[2]_i_4_n_0\,
      O => \DAT_dat_o_reg[2]_i_2_n_0\,
      S => \DAT_dat_o_reg[2]_2\(3)
    );
\DAT_dat_o_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DAT_dat_o[2]_i_5_n_0\,
      I1 => \DAT_dat_o[2]_i_6_n_0\,
      O => \DAT_dat_o_reg[2]_i_3_n_0\,
      S => \DAT_dat_o_reg[2]_2\(2)
    );
\DAT_dat_o_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DAT_dat_o[2]_i_7_n_0\,
      I1 => \DAT_dat_o[2]_i_8_n_0\,
      O => \DAT_dat_o_reg[2]_i_4_n_0\,
      S => \DAT_dat_o_reg[2]_2\(2)
    );
crc_ok_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAAAAA20"
    )
        port map (
      I0 => crc_ok_reg_4,
      I1 => crc_ok_i_3_n_0,
      I2 => crc_ok_reg_5,
      I3 => crc_ok_reg(2),
      I4 => crc_ok_reg(1),
      I5 => crc_ok_reg_6,
      O => \FSM_onehot_state_reg[4]\
    );
crc_ok_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[2]_2\(11),
      I1 => \crc_out[2]_2\(10),
      I2 => \DAT_dat_o_reg[2]_2\(1),
      I3 => \crc_out[2]_2\(9),
      I4 => \DAT_dat_o_reg[2]_2\(0),
      I5 => \crc_out[2]_2\(8),
      O => crc_ok_i_15_n_0
    );
crc_ok_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[2]_2\(15),
      I1 => \crc_out[2]_2\(14),
      I2 => \DAT_dat_o_reg[2]_2\(1),
      I3 => \crc_out[2]_2\(13),
      I4 => \DAT_dat_o_reg[2]_2\(0),
      I5 => \crc_out[2]_2\(12),
      O => crc_ok_i_16_n_0
    );
crc_ok_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[2]_2\(3),
      I1 => \crc_out[2]_2\(2),
      I2 => \DAT_dat_o_reg[2]_2\(1),
      I3 => \crc_out[2]_2\(1),
      I4 => \DAT_dat_o_reg[2]_2\(0),
      I5 => \crc_out[2]_2\(0),
      O => crc_ok_i_17_n_0
    );
crc_ok_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[2]_2\(7),
      I1 => \crc_out[2]_2\(6),
      I2 => \DAT_dat_o_reg[2]_2\(1),
      I3 => \crc_out[2]_2\(5),
      I4 => \DAT_dat_o_reg[2]_2\(0),
      I5 => \crc_out[2]_2\(4),
      O => crc_ok_i_18_n_0
    );
crc_ok_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => crc_ok_reg_1(0),
      I1 => crc_ok_i_5_n_0,
      I2 => crc_ok_reg_2,
      I3 => crc_ok_reg_0(1),
      I4 => crc_ok_reg_3,
      I5 => crc_ok_reg_0(3),
      O => crc_ok_i_3_n_0
    );
crc_ok_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => crc_ok_reg_i_8_n_0,
      I1 => \DAT_dat_o_reg[2]_2\(3),
      I2 => crc_ok_reg_i_9_n_0,
      I3 => crc_ok_reg_0(2),
      I4 => crc_ok_i_3_0,
      I5 => crc_ok_reg_0(0),
      O => crc_ok_i_5_n_0
    );
crc_ok_reg_i_8: unisim.vcomponents.MUXF7
     port map (
      I0 => crc_ok_i_15_n_0,
      I1 => crc_ok_i_16_n_0,
      O => crc_ok_reg_i_8_n_0,
      S => \DAT_dat_o_reg[2]_2\(2)
    );
crc_ok_reg_i_9: unisim.vcomponents.MUXF7
     port map (
      I0 => crc_ok_i_17_n_0,
      I1 => crc_ok_i_18_n_0,
      O => crc_ok_reg_i_9_n_0,
      S => \DAT_dat_o_reg[2]_2\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_crc_16_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \crc_c_reg[3]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[3]_0\ : in STD_LOGIC;
    \DAT_dat_o_reg[3]_1\ : in STD_LOGIC;
    \DAT_dat_o_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_o_reg[3]_3\ : in STD_LOGIC;
    \DAT_dat_o_reg[3]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sd_crc_16_3 : entity is "sd_crc_16";
end sd_crc_16_3;

architecture STRUCTURE of sd_crc_16_3 is
  signal \CRC[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_6_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_7_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_8_n_0\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_9_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \DAT_dat_o_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal crc_ok_i_25_n_0 : STD_LOGIC;
  signal crc_ok_i_26_n_0 : STD_LOGIC;
  signal crc_ok_i_27_n_0 : STD_LOGIC;
  signal crc_ok_i_28_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_13_n_0 : STD_LOGIC;
  signal crc_ok_reg_i_14_n_0 : STD_LOGIC;
  signal \crc_out[3]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal p_3_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC[12]_i_1__2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \CRC[5]_i_1__2\ : label is "soft_lutpair149";
begin
\CRC[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_out[3]_3\(15),
      O => p_3_in
    );
\CRC[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[3]_3\(11),
      I1 => \crc_out[3]_3\(15),
      I2 => Q(0),
      O => \CRC[12]_i_1__2_n_0\
    );
\CRC[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[3]_3\(4),
      I1 => \crc_out[3]_3\(15),
      I2 => Q(0),
      O => p_1_out(5)
    );
\CRC_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => p_3_in,
      Q => \crc_out[3]_3\(0)
    );
\CRC_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(9),
      Q => \crc_out[3]_3\(10)
    );
\CRC_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(10),
      Q => \crc_out[3]_3\(11)
    );
\CRC_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \CRC[12]_i_1__2_n_0\,
      Q => \crc_out[3]_3\(12)
    );
\CRC_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(12),
      Q => \crc_out[3]_3\(13)
    );
\CRC_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(13),
      Q => \crc_out[3]_3\(14)
    );
\CRC_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(14),
      Q => \crc_out[3]_3\(15)
    );
\CRC_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(0),
      Q => \crc_out[3]_3\(1)
    );
\CRC_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(1),
      Q => \crc_out[3]_3\(2)
    );
\CRC_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(2),
      Q => \crc_out[3]_3\(3)
    );
\CRC_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(3),
      Q => \crc_out[3]_3\(4)
    );
\CRC_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => p_1_out(5),
      Q => \crc_out[3]_3\(5)
    );
\CRC_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(5),
      Q => \crc_out[3]_3\(6)
    );
\CRC_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(6),
      Q => \crc_out[3]_3\(7)
    );
\CRC_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(7),
      Q => \crc_out[3]_3\(8)
    );
\CRC_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \crc_out[3]_3\(8),
      Q => \crc_out[3]_3\(9)
    );
\DAT_dat_o[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBABBBAAAAA"
    )
        port map (
      I0 => \DAT_dat_o_reg[3]\(0),
      I1 => \DAT_dat_o_reg[3]_0\,
      I2 => \DAT_dat_o_reg[3]_1\,
      I3 => \DAT_dat_o_reg[3]_2\(0),
      I4 => \DAT_dat_o_reg[3]_3\,
      I5 => \DAT_dat_o_reg[3]_i_3_n_0\,
      O => D(0)
    );
\DAT_dat_o[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[3]_3\(2),
      I1 => \crc_out[3]_3\(1),
      I2 => \DAT_dat_o_reg[3]_4\(1),
      I3 => \crc_out[3]_3\(0),
      I4 => \DAT_dat_o_reg[3]_4\(0),
      I5 => \crc_out[3]_3\(15),
      O => \DAT_dat_o[3]_i_6_n_0\
    );
\DAT_dat_o[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[3]_3\(6),
      I1 => \crc_out[3]_3\(5),
      I2 => \DAT_dat_o_reg[3]_4\(1),
      I3 => \crc_out[3]_3\(4),
      I4 => \DAT_dat_o_reg[3]_4\(0),
      I5 => \crc_out[3]_3\(3),
      O => \DAT_dat_o[3]_i_7_n_0\
    );
\DAT_dat_o[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[3]_3\(10),
      I1 => \crc_out[3]_3\(9),
      I2 => \DAT_dat_o_reg[3]_4\(1),
      I3 => \crc_out[3]_3\(8),
      I4 => \DAT_dat_o_reg[3]_4\(0),
      I5 => \crc_out[3]_3\(7),
      O => \DAT_dat_o[3]_i_8_n_0\
    );
\DAT_dat_o[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[3]_3\(14),
      I1 => \crc_out[3]_3\(13),
      I2 => \DAT_dat_o_reg[3]_4\(1),
      I3 => \crc_out[3]_3\(12),
      I4 => \DAT_dat_o_reg[3]_4\(0),
      I5 => \crc_out[3]_3\(11),
      O => \DAT_dat_o[3]_i_9_n_0\
    );
\DAT_dat_o_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \DAT_dat_o_reg[3]_i_4_n_0\,
      I1 => \DAT_dat_o_reg[3]_i_5_n_0\,
      O => \DAT_dat_o_reg[3]_i_3_n_0\,
      S => \DAT_dat_o_reg[3]_4\(3)
    );
\DAT_dat_o_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DAT_dat_o[3]_i_6_n_0\,
      I1 => \DAT_dat_o[3]_i_7_n_0\,
      O => \DAT_dat_o_reg[3]_i_4_n_0\,
      S => \DAT_dat_o_reg[3]_4\(2)
    );
\DAT_dat_o_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DAT_dat_o[3]_i_8_n_0\,
      I1 => \DAT_dat_o[3]_i_9_n_0\,
      O => \DAT_dat_o_reg[3]_i_5_n_0\,
      S => \DAT_dat_o_reg[3]_4\(2)
    );
crc_ok_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[3]_3\(3),
      I1 => \crc_out[3]_3\(2),
      I2 => \DAT_dat_o_reg[3]_4\(1),
      I3 => \crc_out[3]_3\(1),
      I4 => \DAT_dat_o_reg[3]_4\(0),
      I5 => \crc_out[3]_3\(0),
      O => crc_ok_i_25_n_0
    );
crc_ok_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[3]_3\(7),
      I1 => \crc_out[3]_3\(6),
      I2 => \DAT_dat_o_reg[3]_4\(1),
      I3 => \crc_out[3]_3\(5),
      I4 => \DAT_dat_o_reg[3]_4\(0),
      I5 => \crc_out[3]_3\(4),
      O => crc_ok_i_26_n_0
    );
crc_ok_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[3]_3\(11),
      I1 => \crc_out[3]_3\(10),
      I2 => \DAT_dat_o_reg[3]_4\(1),
      I3 => \crc_out[3]_3\(9),
      I4 => \DAT_dat_o_reg[3]_4\(0),
      I5 => \crc_out[3]_3\(8),
      O => crc_ok_i_27_n_0
    );
crc_ok_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[3]_3\(15),
      I1 => \crc_out[3]_3\(14),
      I2 => \DAT_dat_o_reg[3]_4\(1),
      I3 => \crc_out[3]_3\(13),
      I4 => \DAT_dat_o_reg[3]_4\(0),
      I5 => \crc_out[3]_3\(12),
      O => crc_ok_i_28_n_0
    );
crc_ok_reg_i_13: unisim.vcomponents.MUXF7
     port map (
      I0 => crc_ok_i_25_n_0,
      I1 => crc_ok_i_26_n_0,
      O => crc_ok_reg_i_13_n_0,
      S => \DAT_dat_o_reg[3]_4\(2)
    );
crc_ok_reg_i_14: unisim.vcomponents.MUXF7
     port map (
      I0 => crc_ok_i_27_n_0,
      I1 => crc_ok_i_28_n_0,
      O => crc_ok_reg_i_14_n_0,
      S => \DAT_dat_o_reg[3]_4\(2)
    );
crc_ok_reg_i_7: unisim.vcomponents.MUXF8
     port map (
      I0 => crc_ok_reg_i_13_n_0,
      I1 => crc_ok_reg_i_14_n_0,
      O => \crc_c_reg[3]\,
      S => \DAT_dat_o_reg[3]_4\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_crc_7 is
  port (
    CRC_Valid_reg : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    CRC_Valid_reg_0 : in STD_LOGIC;
    CRC_Valid_reg_1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    CRC_Valid_reg_2 : in STD_LOGIC;
    \CRC_reg[3]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    CRC_Check_On : in STD_LOGIC;
    cmd_out_o_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_out_o_reg_0 : in STD_LOGIC;
    cmd_out_o_reg_1 : in STD_LOGIC;
    cmd_out_o_reg_2 : in STD_LOGIC;
    cmd_out_o_reg_3 : in STD_LOGIC;
    cmd_out_o_reg_i_6_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end sd_crc_7;

architecture STRUCTURE of sd_crc_7 is
  signal CRC_VAL : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal CRC_Valid_i_2_n_0 : STD_LOGIC;
  signal CRC_Valid_i_3_n_0 : STD_LOGIC;
  signal CRC_Valid_i_4_n_0 : STD_LOGIC;
  signal cmd_out_o_i_11_n_0 : STD_LOGIC;
  signal cmd_out_o_i_12_n_0 : STD_LOGIC;
  signal cmd_out_o_reg_i_6_n_0 : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \CRC[3]_i_1\ : label is "soft_lutpair17";
begin
\CRC[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \CRC_reg[3]_0\,
      I1 => CRC_VAL(6),
      O => p_0_in1_in
    );
\CRC[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CRC_VAL(2),
      I1 => CRC_VAL(6),
      I2 => \CRC_reg[3]_0\,
      O => p_1_out(3)
    );
CRC_Valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => CRC_Valid_i_2_n_0,
      I1 => CRC_Valid_reg_0,
      I2 => CRC_Valid_reg_1,
      I3 => CO(0),
      I4 => CRC_Valid_reg_2,
      O => CRC_Valid_reg
    );
CRC_Valid_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0009FFFF"
    )
        port map (
      I0 => CRC_VAL(6),
      I1 => Q(6),
      I2 => CRC_Valid_i_3_n_0,
      I3 => CRC_Valid_i_4_n_0,
      I4 => CRC_Check_On,
      O => CRC_Valid_i_2_n_0
    );
CRC_Valid_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => CRC_VAL(4),
      I1 => Q(4),
      I2 => CRC_VAL(5),
      I3 => Q(5),
      I4 => Q(3),
      I5 => CRC_VAL(3),
      O => CRC_Valid_i_3_n_0
    );
CRC_Valid_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(0),
      I1 => CRC_VAL(0),
      I2 => CRC_VAL(1),
      I3 => Q(1),
      I4 => CRC_VAL(2),
      I5 => Q(2),
      O => CRC_Valid_i_4_n_0
    );
\CRC_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => p_0_in1_in,
      Q => CRC_VAL(0)
    );
\CRC_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => CRC_VAL(0),
      Q => CRC_VAL(1)
    );
\CRC_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => CRC_VAL(1),
      Q => CRC_VAL(2)
    );
\CRC_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => p_1_out(3),
      Q => CRC_VAL(3)
    );
\CRC_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => CRC_VAL(3),
      Q => CRC_VAL(4)
    );
\CRC_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => CRC_VAL(4),
      Q => CRC_VAL(5)
    );
\CRC_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => CRC_VAL(5),
      Q => CRC_VAL(6)
    );
cmd_out_o_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => CRC_VAL(1),
      I1 => CRC_VAL(0),
      I2 => cmd_out_o_reg_i_6_0(0),
      I3 => cmd_out_o_reg_i_6_0(1),
      I4 => CRC_VAL(3),
      I5 => CRC_VAL(2),
      O => cmd_out_o_i_11_n_0
    );
cmd_out_o_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAF0CA0"
    )
        port map (
      I0 => CRC_VAL(5),
      I1 => CRC_VAL(4),
      I2 => cmd_out_o_reg_i_6_0(0),
      I3 => cmd_out_o_reg_i_6_0(1),
      I4 => CRC_VAL(6),
      O => cmd_out_o_i_12_n_0
    );
cmd_out_o_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAFE"
    )
        port map (
      I0 => cmd_out_o_reg(0),
      I1 => cmd_out_o_reg_0,
      I2 => cmd_out_o_reg_i_6_n_0,
      I3 => cmd_out_o_reg_1,
      I4 => cmd_out_o_reg_2,
      O => \state_reg[0]\
    );
cmd_out_o_reg_i_6: unisim.vcomponents.MUXF7
     port map (
      I0 => cmd_out_o_i_11_n_0,
      I1 => cmd_out_o_i_12_n_0,
      O => cmd_out_o_reg_i_6_n_0,
      S => cmd_out_o_reg_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_data_master is
  port (
    tx_cycle_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    a_cmp_tx_bd_w : out STD_LOGIC;
    re_s_rx_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    a_cmp_rx_bd_w : out STD_LOGIC;
    write_req_s : out STD_LOGIC;
    d_read_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    start_tx_fifo : out STD_LOGIC;
    start_rx_fifo : out STD_LOGIC;
    ack_transfer : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bd_cnt_reg[2]_0\ : out STD_LOGIC;
    start_tx_fifo_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    start_tx_fifo_reg_1 : out STD_LOGIC;
    p_0_in_0 : out STD_LOGIC;
    \cmd_arg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \cmd_set_reg[13]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    we_req_reg_0 : out STD_LOGIC;
    start_tx_fifo_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_rx_fifo_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Dat_Int_Status_reg[5]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_wb_adr_o_OBUF : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_wb_stb_o_OBUF : out STD_LOGIC;
    m_wb_we_o_OBUF : out STD_LOGIC;
    trans_complete : in STD_LOGIC;
    CLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Dat_Int_Status_reg[2]_0\ : in STD_LOGIC;
    crc_ok : in STD_LOGIC;
    busy_n : in STD_LOGIC;
    rec_done_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \Dat_Int_Status_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[3]_0\ : in STD_LOGIC;
    tx_f : in STD_LOGIC;
    \state_reg[1]_0\ : in STD_LOGIC;
    \state_reg[2]_0\ : in STD_LOGIC;
    ack_o_s : in STD_LOGIC;
    int_busy : in STD_LOGIC;
    d_write_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_busy : in STD_LOGIC;
    \sys_adr_reg[31]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \sys_adr_reg[31]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    re_s_rx_reg_1 : in STD_LOGIC;
    \cmd_set_reg[13]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cmd_set_reg[12]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cmd_int_busy : in STD_LOGIC;
    a_cmp_rx_reg_0 : in STD_LOGIC;
    m_wb_ack_i_IBUF : in STD_LOGIC;
    delay_reg : in STD_LOGIC;
    wb_dat_i_IBUF : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_stb_i_IBUF : in STD_LOGIC;
    wb_cyc_i_IBUF : in STD_LOGIC;
    wb_ack_o_OBUF : in STD_LOGIC;
    wb_rst_i_IBUF : in STD_LOGIC;
    \m_wb_adr_o_OBUF[9]_inst_i_2_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \m_wb_adr_o_OBUF[9]_inst_i_3_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Bd_isr_reset : in STD_LOGIC;
    \Dat_Int_Status_reg[0]_0\ : in STD_LOGIC;
    \Dat_Int_Status_reg[0]_1\ : in STD_LOGIC;
    \Dat_Int_Status_reg[0]_2\ : in STD_LOGIC;
    m_wb_cyc_o_tx : in STD_LOGIC;
    m_wb_we_o_rx : in STD_LOGIC
  );
end sd_data_master;

architecture STRUCTURE of sd_data_master is
  signal CIDAT_i_1_n_0 : STD_LOGIC;
  signal CIDAT_i_2_n_0 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Dat_Int_Status[0]_i_1_n_0\ : STD_LOGIC;
  signal \Dat_Int_Status[0]_i_4_n_0\ : STD_LOGIC;
  signal \Dat_Int_Status[1]_i_1_n_0\ : STD_LOGIC;
  signal \Dat_Int_Status[1]_i_2_n_0\ : STD_LOGIC;
  signal \Dat_Int_Status[1]_i_3_n_0\ : STD_LOGIC;
  signal \Dat_Int_Status[2]_i_1_n_0\ : STD_LOGIC;
  signal \Dat_Int_Status[4]_i_1_n_0\ : STD_LOGIC;
  signal \Dat_Int_Status[4]_i_2_n_0\ : STD_LOGIC;
  signal \Dat_Int_Status[4]_i_3_n_0\ : STD_LOGIC;
  signal \Dat_Int_Status[5]_i_1_n_0\ : STD_LOGIC;
  signal \Dat_Int_Status[5]_i_2_n_0\ : STD_LOGIC;
  signal \^dat_int_status_reg[5]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^a_cmp_rx_bd_w\ : STD_LOGIC;
  signal a_cmp_rx_i_1_n_0 : STD_LOGIC;
  signal \^a_cmp_tx_bd_w\ : STD_LOGIC;
  signal a_cmp_tx_i_1_n_0 : STD_LOGIC;
  signal \^ack_transfer\ : STD_LOGIC;
  signal ack_transfer_i_1_n_0 : STD_LOGIC;
  signal bd_cnt : STD_LOGIC;
  signal \bd_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \bd_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \bd_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \bd_cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \^bd_cnt_reg[2]_0\ : STD_LOGIC;
  signal \bd_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \bd_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \cmd_arg[15]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[16]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[17]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[18]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[19]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[20]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[21]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[22]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[23]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[24]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[25]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[26]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[27]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[28]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[29]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[30]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[31]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_arg[31]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_arg[31]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_arg[31]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_arg[31]_i_5_n_0\ : STD_LOGIC;
  signal \cmd_arg[31]_i_6_n_0\ : STD_LOGIC;
  signal cmd_arg_s : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cmd_set0_in : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \cmd_set[13]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_set[13]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_set[13]_i_4_n_0\ : STD_LOGIC;
  signal \cmd_set[13]_i_5_n_0\ : STD_LOGIC;
  signal cmd_set_s : STD_LOGIC_VECTOR ( 13 downto 4 );
  signal d_read_i_1_n_0 : STD_LOGIC;
  signal d_read_i_2_n_0 : STD_LOGIC;
  signal \^d_read_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal d_write_i_1_n_0 : STD_LOGIC;
  signal d_write_i_3_n_0 : STD_LOGIC;
  signal d_write_i_4_n_0 : STD_LOGIC;
  signal internal_transm_complete : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[13]_inst_i_2_n_0\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[13]_inst_i_2_n_1\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[13]_inst_i_2_n_2\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[13]_inst_i_2_n_3\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[13]_inst_i_3_n_0\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[13]_inst_i_3_n_1\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[13]_inst_i_3_n_2\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[13]_inst_i_3_n_3\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[17]_inst_i_2_n_0\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[17]_inst_i_2_n_1\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[17]_inst_i_2_n_2\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[17]_inst_i_2_n_3\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[17]_inst_i_3_n_0\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[17]_inst_i_3_n_1\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[17]_inst_i_3_n_2\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[17]_inst_i_3_n_3\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[21]_inst_i_2_n_0\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[21]_inst_i_2_n_1\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[21]_inst_i_2_n_2\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[21]_inst_i_2_n_3\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[21]_inst_i_3_n_0\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[21]_inst_i_3_n_1\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[21]_inst_i_3_n_2\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[21]_inst_i_3_n_3\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[25]_inst_i_2_n_0\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[25]_inst_i_2_n_1\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[25]_inst_i_2_n_2\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[25]_inst_i_2_n_3\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[25]_inst_i_3_n_0\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[25]_inst_i_3_n_1\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[25]_inst_i_3_n_2\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[25]_inst_i_3_n_3\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[29]_inst_i_2_n_0\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[29]_inst_i_2_n_1\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[29]_inst_i_2_n_2\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[29]_inst_i_2_n_3\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[29]_inst_i_3_n_0\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[29]_inst_i_3_n_1\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[29]_inst_i_3_n_2\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[29]_inst_i_3_n_3\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[31]_inst_i_2_n_3\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[31]_inst_i_3_n_3\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[5]_inst_i_10_n_0\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[5]_inst_i_2_n_0\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[5]_inst_i_2_n_1\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[5]_inst_i_2_n_2\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[5]_inst_i_2_n_3\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[5]_inst_i_3_n_0\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[5]_inst_i_3_n_1\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[5]_inst_i_3_n_2\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[5]_inst_i_3_n_3\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[5]_inst_i_4_n_0\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[5]_inst_i_5_n_0\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[5]_inst_i_6_n_0\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[5]_inst_i_8_n_0\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[5]_inst_i_9_n_0\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[9]_inst_i_2_n_0\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[9]_inst_i_2_n_1\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[9]_inst_i_2_n_2\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[9]_inst_i_2_n_3\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[9]_inst_i_3_n_0\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[9]_inst_i_3_n_1\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[9]_inst_i_3_n_2\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[9]_inst_i_3_n_3\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[9]_inst_i_4_n_0\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[9]_inst_i_5_n_0\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[9]_inst_i_6_n_0\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[9]_inst_i_7_n_0\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[9]_inst_i_8_n_0\ : STD_LOGIC;
  signal \m_wb_adr_o_OBUF[9]_inst_i_9_n_0\ : STD_LOGIC;
  signal m_wb_adr_o_rx : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal m_wb_adr_o_tx : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal next_state : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal re_s_rx_i_1_n_0 : STD_LOGIC;
  signal re_s_rx_i_2_n_0 : STD_LOGIC;
  signal \^re_s_rx_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal re_s_tx_i_1_n_0 : STD_LOGIC;
  signal re_s_tx_i_2_n_0 : STD_LOGIC;
  signal re_s_tx_i_3_n_0 : STD_LOGIC;
  signal rec_done_i_1_n_0 : STD_LOGIC;
  signal rec_done_i_2_n_0 : STD_LOGIC;
  signal rec_done_i_3_n_0 : STD_LOGIC;
  signal rec_done_i_4_n_0 : STD_LOGIC;
  signal rec_done_reg_n_0 : STD_LOGIC;
  signal rec_failed : STD_LOGIC;
  signal rec_failed_i_1_n_0 : STD_LOGIC;
  signal rec_failed_reg_n_0 : STD_LOGIC;
  signal resend_try_cnt : STD_LOGIC;
  signal \resend_try_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \resend_try_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \resend_try_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \resend_try_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \resend_try_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \resend_try_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal rx_cycle_i_1_n_0 : STD_LOGIC;
  signal rx_cycle_reg_n_0 : STD_LOGIC;
  signal send_done_i_1_n_0 : STD_LOGIC;
  signal send_done_i_2_n_0 : STD_LOGIC;
  signal send_done_i_3_n_0 : STD_LOGIC;
  signal send_done_i_4_n_0 : STD_LOGIC;
  signal send_done_i_5_n_0 : STD_LOGIC;
  signal send_done_reg_n_0 : STD_LOGIC;
  signal \^start_rx_fifo\ : STD_LOGIC;
  signal start_rx_fifo_i_1_n_0 : STD_LOGIC;
  signal \^start_tx_fifo\ : STD_LOGIC;
  signal start_tx_fifo_i_1_n_0 : STD_LOGIC;
  signal start_tx_fifo_i_2_n_0 : STD_LOGIC;
  signal start_tx_fifo_i_3_n_0 : STD_LOGIC;
  signal start_tx_fifo_i_4_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state[3]_i_3_n_0\ : STD_LOGIC;
  signal \state[7]_i_2_n_0\ : STD_LOGIC;
  signal \state[7]_i_3_n_0\ : STD_LOGIC;
  signal \state[7]_i_4_n_0\ : STD_LOGIC;
  signal \state[7]_i_5_n_0\ : STD_LOGIC;
  signal \state[7]_i_6_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal sys_adr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sys_adr[15]_i_1_n_0\ : STD_LOGIC;
  signal \sys_adr[31]_i_1_n_0\ : STD_LOGIC;
  signal trans_done_i_1_n_0 : STD_LOGIC;
  signal trans_done_reg_n_0 : STD_LOGIC;
  signal trans_failed : STD_LOGIC;
  signal trans_failed_i_1_n_0 : STD_LOGIC;
  signal trans_failed_i_2_n_0 : STD_LOGIC;
  signal trans_failed_reg_n_0 : STD_LOGIC;
  signal transm_complete_q : STD_LOGIC;
  signal tx_cycle_i_1_n_0 : STD_LOGIC;
  signal tx_cycle_i_2_n_0 : STD_LOGIC;
  signal \^tx_cycle_reg_0\ : STD_LOGIC;
  signal we_req_i_1_n_0 : STD_LOGIC;
  signal we_req_i_2_n_0 : STD_LOGIC;
  signal \^write_req_s\ : STD_LOGIC;
  signal \NLW_m_wb_adr_o_OBUF[31]_inst_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_wb_adr_o_OBUF[31]_inst_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_m_wb_adr_o_OBUF[31]_inst_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_wb_adr_o_OBUF[31]_inst_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_m_wb_adr_o_OBUF[5]_inst_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_m_wb_adr_o_OBUF[5]_inst_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CIDAT_i_1 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of CIDAT_i_2 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \Dat_Int_Status[0]_i_4\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \Dat_Int_Status[1]_i_3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \Dat_Int_Status[4]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \Dat_Int_Status[4]_i_3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \Dat_Int_Status[5]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \bd_cnt[2]_i_3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \cmd_arg[31]_i_5\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \cmd_arg[31]_i_6\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \cmd_set[13]_i_4\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of d_write_i_3 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \din[31]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \m_wb_adr_o_OBUF[0]_inst_i_1\ : label is "soft_lutpair89";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \m_wb_adr_o_OBUF[13]_inst_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \m_wb_adr_o_OBUF[13]_inst_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \m_wb_adr_o_OBUF[17]_inst_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \m_wb_adr_o_OBUF[17]_inst_i_3\ : label is 35;
  attribute SOFT_HLUTNM of \m_wb_adr_o_OBUF[1]_inst_i_1\ : label is "soft_lutpair90";
  attribute ADDER_THRESHOLD of \m_wb_adr_o_OBUF[21]_inst_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \m_wb_adr_o_OBUF[21]_inst_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \m_wb_adr_o_OBUF[25]_inst_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \m_wb_adr_o_OBUF[25]_inst_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \m_wb_adr_o_OBUF[29]_inst_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \m_wb_adr_o_OBUF[29]_inst_i_3\ : label is 35;
  attribute SOFT_HLUTNM of \m_wb_adr_o_OBUF[2]_inst_i_1\ : label is "soft_lutpair80";
  attribute ADDER_THRESHOLD of \m_wb_adr_o_OBUF[31]_inst_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \m_wb_adr_o_OBUF[31]_inst_i_3\ : label is 35;
  attribute SOFT_HLUTNM of \m_wb_adr_o_OBUF[3]_inst_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \m_wb_adr_o_OBUF[4]_inst_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \m_wb_adr_o_OBUF[5]_inst_i_1\ : label is "soft_lutpair91";
  attribute ADDER_THRESHOLD of \m_wb_adr_o_OBUF[5]_inst_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \m_wb_adr_o_OBUF[5]_inst_i_3\ : label is 35;
  attribute SOFT_HLUTNM of \m_wb_adr_o_OBUF[6]_inst_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \m_wb_adr_o_OBUF[7]_inst_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \m_wb_adr_o_OBUF[8]_inst_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \m_wb_adr_o_OBUF[9]_inst_i_1\ : label is "soft_lutpair95";
  attribute ADDER_THRESHOLD of \m_wb_adr_o_OBUF[9]_inst_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \m_wb_adr_o_OBUF[9]_inst_i_3\ : label is 35;
  attribute SOFT_HLUTNM of m_wb_we_o_OBUF_inst_i_1 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \offset[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \offset[2]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of re_s_tx_i_2 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of rec_done_i_2 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \resend_try_cnt[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \resend_try_cnt[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of reset_rx_fifo_i_1 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of reset_tx_fifo_i_1 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of send_done_i_2 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of send_done_i_5 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \state[0]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \state[3]_i_3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \state[6]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \state[7]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \state[7]_i_3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \state[7]_i_4\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \state[7]_i_5\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \state[7]_i_6\ : label is "soft_lutpair82";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "GET_RX_BD:000000100,STOP_SEND:010000000,GET_TX_BD:000000010,STOP:001000000,RECIVE_CMD:000010000,IDLE:000000001,DATA_TRANSFER:000100000,SEND_CMD:000001000,STOP_RECIVE_CMD:100000000";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "GET_RX_BD:000000100,STOP_SEND:010000000,GET_TX_BD:000000010,STOP:001000000,RECIVE_CMD:000010000,IDLE:000000001,DATA_TRANSFER:000100000,SEND_CMD:000001000,STOP_RECIVE_CMD:100000000";
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "GET_RX_BD:000000100,STOP_SEND:010000000,GET_TX_BD:000000010,STOP:001000000,RECIVE_CMD:000010000,IDLE:000000001,DATA_TRANSFER:000100000,SEND_CMD:000001000,STOP_RECIVE_CMD:100000000";
  attribute FSM_ENCODED_STATES of \state_reg[3]\ : label is "GET_RX_BD:000000100,STOP_SEND:010000000,GET_TX_BD:000000010,STOP:001000000,RECIVE_CMD:000010000,IDLE:000000001,DATA_TRANSFER:000100000,SEND_CMD:000001000,STOP_RECIVE_CMD:100000000";
  attribute FSM_ENCODED_STATES of \state_reg[4]\ : label is "GET_RX_BD:000000100,STOP_SEND:010000000,GET_TX_BD:000000010,STOP:001000000,RECIVE_CMD:000010000,IDLE:000000001,DATA_TRANSFER:000100000,SEND_CMD:000001000,STOP_RECIVE_CMD:100000000";
  attribute FSM_ENCODED_STATES of \state_reg[5]\ : label is "GET_RX_BD:000000100,STOP_SEND:010000000,GET_TX_BD:000000010,STOP:001000000,RECIVE_CMD:000010000,IDLE:000000001,DATA_TRANSFER:000100000,SEND_CMD:000001000,STOP_RECIVE_CMD:100000000";
  attribute FSM_ENCODED_STATES of \state_reg[6]\ : label is "GET_RX_BD:000000100,STOP_SEND:010000000,GET_TX_BD:000000010,STOP:001000000,RECIVE_CMD:000010000,IDLE:000000001,DATA_TRANSFER:000100000,SEND_CMD:000001000,STOP_RECIVE_CMD:100000000";
  attribute FSM_ENCODED_STATES of \state_reg[7]\ : label is "GET_RX_BD:000000100,STOP_SEND:010000000,GET_TX_BD:000000010,STOP:001000000,RECIVE_CMD:000010000,IDLE:000000001,DATA_TRANSFER:000100000,SEND_CMD:000001000,STOP_RECIVE_CMD:100000000";
  attribute SOFT_HLUTNM of trans_failed_i_2 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of tx_cycle_i_2 : label is "soft_lutpair75";
begin
  D(0) <= \^d\(0);
  \Dat_Int_Status_reg[5]_0\(4 downto 0) <= \^dat_int_status_reg[5]_0\(4 downto 0);
  E(0) <= \^e\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  a_cmp_rx_bd_w <= \^a_cmp_rx_bd_w\;
  a_cmp_tx_bd_w <= \^a_cmp_tx_bd_w\;
  ack_transfer <= \^ack_transfer\;
  \bd_cnt_reg[2]_0\ <= \^bd_cnt_reg[2]_0\;
  d_read_reg_0(1 downto 0) <= \^d_read_reg_0\(1 downto 0);
  re_s_rx_reg_0(0) <= \^re_s_rx_reg_0\(0);
  start_rx_fifo <= \^start_rx_fifo\;
  start_tx_fifo <= \^start_tx_fifo\;
  tx_cycle_reg_0 <= \^tx_cycle_reg_0\;
  write_req_s <= \^write_req_s\;
CIDAT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
        port map (
      I0 => CIDAT_i_2_n_0,
      I1 => state(7),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^d\(0),
      O => CIDAT_i_1_n_0
    );
CIDAT_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => state(4),
      I1 => \state_reg_n_0_[1]\,
      I2 => state(3),
      I3 => \^q\(2),
      I4 => state(0),
      O => CIDAT_i_2_n_0
    );
CIDAT_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => CIDAT_i_1_n_0,
      Q => \^d\(0)
    );
\Dat_Int_Status[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2233233322002000"
    )
        port map (
      I0 => \Dat_Int_Status_reg[0]_0\,
      I1 => Bd_isr_reset,
      I2 => \Dat_Int_Status_reg[0]_1\,
      I3 => \Dat_Int_Status[0]_i_4_n_0\,
      I4 => \Dat_Int_Status_reg[0]_2\,
      I5 => \^dat_int_status_reg[5]_0\(0),
      O => \Dat_Int_Status[0]_i_1_n_0\
    );
\Dat_Int_Status[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \Dat_Int_Status[5]_i_2_n_0\,
      I1 => internal_transm_complete,
      I2 => busy_n,
      I3 => crc_ok,
      O => \Dat_Int_Status[0]_i_4_n_0\
    );
\Dat_Int_Status[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002FF00000200"
    )
        port map (
      I0 => \resend_try_cnt_reg_n_0_[1]\,
      I1 => \resend_try_cnt_reg_n_0_[0]\,
      I2 => \resend_try_cnt_reg_n_0_[2]\,
      I3 => \Dat_Int_Status[1]_i_2_n_0\,
      I4 => Bd_isr_reset,
      I5 => \^dat_int_status_reg[5]_0\(1),
      O => \Dat_Int_Status[1]_i_1_n_0\
    );
\Dat_Int_Status[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \Dat_Int_Status[1]_i_3_n_0\,
      I1 => \resend_try_cnt_reg_n_0_[2]\,
      I2 => \^q\(0),
      I3 => \resend_try_cnt_reg_n_0_[0]\,
      I4 => \resend_try_cnt_reg_n_0_[1]\,
      I5 => CIDAT_i_2_n_0,
      O => \Dat_Int_Status[1]_i_2_n_0\
    );
\Dat_Int_Status[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(7),
      I1 => \^q\(1),
      O => \Dat_Int_Status[1]_i_3_n_0\
    );
\Dat_Int_Status[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F08"
    )
        port map (
      I0 => \Dat_Int_Status_reg[2]_0\,
      I1 => \Dat_Int_Status[5]_i_2_n_0\,
      I2 => Bd_isr_reset,
      I3 => \^dat_int_status_reg[5]_0\(2),
      O => \Dat_Int_Status[2]_i_1_n_0\
    );
\Dat_Int_Status[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00002000"
    )
        port map (
      I0 => \Dat_Int_Status[4]_i_2_n_0\,
      I1 => \Dat_Int_Status_reg[4]_0\(0),
      I2 => rec_done_reg_0(0),
      I3 => \Dat_Int_Status[4]_i_3_n_0\,
      I4 => Bd_isr_reset,
      I5 => \^dat_int_status_reg[5]_0\(3),
      O => \Dat_Int_Status[4]_i_1_n_0\
    );
\Dat_Int_Status[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => send_done_i_4_n_0,
      I1 => d_write_reg_0(0),
      I2 => int_busy,
      O => \Dat_Int_Status[4]_i_2_n_0\
    );
\Dat_Int_Status[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8F"
    )
        port map (
      I0 => rec_done_reg_0(2),
      I1 => rec_done_reg_0(1),
      I2 => rec_done_reg_0(3),
      I3 => rec_done_reg_0(4),
      O => \Dat_Int_Status[4]_i_3_n_0\
    );
\Dat_Int_Status[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00004000"
    )
        port map (
      I0 => crc_ok,
      I1 => busy_n,
      I2 => internal_transm_complete,
      I3 => \Dat_Int_Status[5]_i_2_n_0\,
      I4 => Bd_isr_reset,
      I5 => \^dat_int_status_reg[5]_0\(4),
      O => \Dat_Int_Status[5]_i_1_n_0\
    );
\Dat_Int_Status[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => state(7),
      I3 => CIDAT_i_2_n_0,
      O => \Dat_Int_Status[5]_i_2_n_0\
    );
\Dat_Int_Status_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \Dat_Int_Status[0]_i_1_n_0\,
      Q => \^dat_int_status_reg[5]_0\(0)
    );
\Dat_Int_Status_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \Dat_Int_Status[1]_i_1_n_0\,
      Q => \^dat_int_status_reg[5]_0\(1)
    );
\Dat_Int_Status_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \Dat_Int_Status[2]_i_1_n_0\,
      Q => \^dat_int_status_reg[5]_0\(2)
    );
\Dat_Int_Status_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \Dat_Int_Status[4]_i_1_n_0\,
      Q => \^dat_int_status_reg[5]_0\(3)
    );
\Dat_Int_Status_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \Dat_Int_Status[5]_i_1_n_0\,
      Q => \^dat_int_status_reg[5]_0\(4)
    );
a_cmp_rx_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => a_cmp_rx_reg_0,
      I1 => \^tx_cycle_reg_0\,
      I2 => \Dat_Int_Status[0]_i_4_n_0\,
      I3 => \cmd_arg[31]_i_4_n_0\,
      I4 => \^a_cmp_rx_bd_w\,
      O => a_cmp_rx_i_1_n_0
    );
a_cmp_rx_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => a_cmp_rx_i_1_n_0,
      Q => \^a_cmp_rx_bd_w\
    );
a_cmp_tx_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88BF8880"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^tx_cycle_reg_0\,
      I2 => \Dat_Int_Status[0]_i_4_n_0\,
      I3 => \cmd_arg[31]_i_4_n_0\,
      I4 => \^a_cmp_tx_bd_w\,
      O => a_cmp_tx_i_1_n_0
    );
a_cmp_tx_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => a_cmp_tx_i_1_n_0,
      Q => \^a_cmp_tx_bd_w\
    );
ack_transfer_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88BF8880"
    )
        port map (
      I0 => \^q\(1),
      I1 => internal_transm_complete,
      I2 => \Dat_Int_Status[5]_i_2_n_0\,
      I3 => \cmd_arg[31]_i_4_n_0\,
      I4 => \^ack_transfer\,
      O => ack_transfer_i_1_n_0
    );
ack_transfer_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => ack_transfer_i_1_n_0,
      Q => \^ack_transfer\
    );
\argument_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(0),
      I1 => cmd_arg_s(0),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(0)
    );
\argument_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(10),
      I1 => cmd_arg_s(10),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(10)
    );
\argument_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(11),
      I1 => cmd_arg_s(11),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(11)
    );
\argument_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(12),
      I1 => cmd_arg_s(12),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(12)
    );
\argument_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(13),
      I1 => cmd_arg_s(13),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(13)
    );
\argument_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(14),
      I1 => cmd_arg_s(14),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(14)
    );
\argument_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(15),
      I1 => cmd_arg_s(15),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(15)
    );
\argument_reg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(16),
      I1 => cmd_arg_s(16),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(16)
    );
\argument_reg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(17),
      I1 => cmd_arg_s(17),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(17)
    );
\argument_reg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(18),
      I1 => cmd_arg_s(18),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(18)
    );
\argument_reg[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(19),
      I1 => cmd_arg_s(19),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(19)
    );
\argument_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(1),
      I1 => cmd_arg_s(1),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(1)
    );
\argument_reg[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(20),
      I1 => cmd_arg_s(20),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(20)
    );
\argument_reg[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(21),
      I1 => cmd_arg_s(21),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(21)
    );
\argument_reg[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(22),
      I1 => cmd_arg_s(22),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(22)
    );
\argument_reg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(23),
      I1 => cmd_arg_s(23),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(23)
    );
\argument_reg[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(24),
      I1 => cmd_arg_s(24),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(24)
    );
\argument_reg[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(25),
      I1 => cmd_arg_s(25),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(25)
    );
\argument_reg[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(26),
      I1 => cmd_arg_s(26),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(26)
    );
\argument_reg[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(27),
      I1 => cmd_arg_s(27),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(27)
    );
\argument_reg[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(28),
      I1 => cmd_arg_s(28),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(28)
    );
\argument_reg[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(29),
      I1 => cmd_arg_s(29),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(29)
    );
\argument_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(2),
      I1 => cmd_arg_s(2),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(2)
    );
\argument_reg[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(30),
      I1 => cmd_arg_s(30),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(30)
    );
\argument_reg[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(31),
      I1 => cmd_arg_s(31),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(31)
    );
\argument_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(3),
      I1 => cmd_arg_s(3),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(3)
    );
\argument_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(4),
      I1 => cmd_arg_s(4),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(4)
    );
\argument_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(5),
      I1 => cmd_arg_s(5),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(5)
    );
\argument_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(6),
      I1 => cmd_arg_s(6),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(6)
    );
\argument_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(7),
      I1 => cmd_arg_s(7),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(7)
    );
\argument_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(8),
      I1 => cmd_arg_s(8),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(8)
    );
\argument_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(9),
      I1 => cmd_arg_s(9),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_arg_reg[31]_0\(9)
    );
\bd_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF2E00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => \^bd_cnt_reg[2]_0\,
      I3 => bd_cnt,
      I4 => \bd_cnt_reg_n_0_[0]\,
      O => \bd_cnt[0]_i_1_n_0\
    );
\bd_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002EFFFF2E000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => \^bd_cnt_reg[2]_0\,
      I3 => \bd_cnt_reg_n_0_[0]\,
      I4 => bd_cnt,
      I5 => \bd_cnt_reg_n_0_[1]\,
      O => \bd_cnt[1]_i_1_n_0\
    );
\bd_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEEEFFFFE0000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => \bd_cnt_reg_n_0_[1]\,
      I3 => \bd_cnt_reg_n_0_[0]\,
      I4 => bd_cnt,
      I5 => \^bd_cnt_reg[2]_0\,
      O => \bd_cnt[2]_i_1_n_0\
    );
\bd_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8888F888"
    )
        port map (
      I0 => \bd_cnt[2]_i_3_n_0\,
      I1 => CIDAT_i_2_n_0,
      I2 => \cmd_set[13]_i_5_n_0\,
      I3 => ack_o_s,
      I4 => \^bd_cnt_reg[2]_0\,
      I5 => \cmd_arg[31]_i_4_n_0\,
      O => bd_cnt
    );
\bd_cnt[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^q\(0),
      I1 => re_s_rx_reg_1,
      I2 => state(7),
      I3 => \^q\(1),
      O => \bd_cnt[2]_i_3_n_0\
    );
\bd_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \bd_cnt[0]_i_1_n_0\,
      Q => \bd_cnt_reg_n_0_[0]\
    );
\bd_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \bd_cnt[1]_i_1_n_0\,
      Q => \bd_cnt_reg_n_0_[1]\
    );
\bd_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \bd_cnt[2]_i_1_n_0\,
      Q => \^bd_cnt_reg[2]_0\
    );
\cmd_arg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => \cmd_arg[31]_i_3_n_0\,
      I1 => \bd_cnt_reg_n_0_[1]\,
      I2 => \bd_cnt_reg_n_0_[0]\,
      I3 => \cmd_arg[31]_i_4_n_0\,
      O => \cmd_arg[15]_i_1_n_0\
    );
\cmd_arg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sys_adr_reg[31]_0\(0),
      I1 => \sys_adr_reg[31]_1\(0),
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[16]_i_1_n_0\
    );
\cmd_arg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sys_adr_reg[31]_0\(1),
      I1 => \sys_adr_reg[31]_1\(1),
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[17]_i_1_n_0\
    );
\cmd_arg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sys_adr_reg[31]_0\(2),
      I1 => \sys_adr_reg[31]_1\(2),
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[18]_i_1_n_0\
    );
\cmd_arg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sys_adr_reg[31]_0\(3),
      I1 => \sys_adr_reg[31]_1\(3),
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[19]_i_1_n_0\
    );
\cmd_arg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sys_adr_reg[31]_0\(4),
      I1 => \sys_adr_reg[31]_1\(4),
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[20]_i_1_n_0\
    );
\cmd_arg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sys_adr_reg[31]_0\(5),
      I1 => \sys_adr_reg[31]_1\(5),
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[21]_i_1_n_0\
    );
\cmd_arg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sys_adr_reg[31]_0\(6),
      I1 => \sys_adr_reg[31]_1\(6),
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[22]_i_1_n_0\
    );
\cmd_arg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sys_adr_reg[31]_0\(7),
      I1 => \sys_adr_reg[31]_1\(7),
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[23]_i_1_n_0\
    );
\cmd_arg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sys_adr_reg[31]_0\(8),
      I1 => \sys_adr_reg[31]_1\(8),
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[24]_i_1_n_0\
    );
\cmd_arg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sys_adr_reg[31]_0\(9),
      I1 => \sys_adr_reg[31]_1\(9),
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[25]_i_1_n_0\
    );
\cmd_arg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sys_adr_reg[31]_0\(10),
      I1 => \sys_adr_reg[31]_1\(10),
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[26]_i_1_n_0\
    );
\cmd_arg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sys_adr_reg[31]_0\(11),
      I1 => \sys_adr_reg[31]_1\(11),
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[27]_i_1_n_0\
    );
\cmd_arg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sys_adr_reg[31]_0\(12),
      I1 => \sys_adr_reg[31]_1\(12),
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[28]_i_1_n_0\
    );
\cmd_arg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sys_adr_reg[31]_0\(13),
      I1 => \sys_adr_reg[31]_1\(13),
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[29]_i_1_n_0\
    );
\cmd_arg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sys_adr_reg[31]_0\(14),
      I1 => \sys_adr_reg[31]_1\(14),
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[30]_i_1_n_0\
    );
\cmd_arg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \bd_cnt_reg_n_0_[0]\,
      I1 => \bd_cnt_reg_n_0_[1]\,
      I2 => \cmd_arg[31]_i_3_n_0\,
      I3 => \cmd_arg[31]_i_4_n_0\,
      O => \cmd_arg[31]_i_1_n_0\
    );
\cmd_arg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sys_adr_reg[31]_0\(15),
      I1 => \sys_adr_reg[31]_1\(15),
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[1]\,
      O => \cmd_arg[31]_i_2_n_0\
    );
\cmd_arg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A2002200800000"
    )
        port map (
      I0 => \cmd_arg[31]_i_5_n_0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => ack_o_s,
      I3 => state(3),
      I4 => \cmd_arg[31]_i_6_n_0\,
      I5 => \bd_cnt[2]_i_3_n_0\,
      O => \cmd_arg[31]_i_3_n_0\
    );
\cmd_arg[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => state(0),
      I2 => state(7),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \cmd_set[13]_i_3_n_0\,
      O => \cmd_arg[31]_i_4_n_0\
    );
\cmd_arg[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => state(4),
      I1 => state(0),
      I2 => \^q\(2),
      I3 => \^bd_cnt_reg[2]_0\,
      O => \cmd_arg[31]_i_5_n_0\
    );
\cmd_arg[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => state(7),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \cmd_arg[31]_i_6_n_0\
    );
\cmd_arg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[16]_i_1_n_0\,
      Q => cmd_arg_s(0)
    );
\cmd_arg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[26]_i_1_n_0\,
      Q => cmd_arg_s(10)
    );
\cmd_arg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[27]_i_1_n_0\,
      Q => cmd_arg_s(11)
    );
\cmd_arg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[28]_i_1_n_0\,
      Q => cmd_arg_s(12)
    );
\cmd_arg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[29]_i_1_n_0\,
      Q => cmd_arg_s(13)
    );
\cmd_arg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[30]_i_1_n_0\,
      Q => cmd_arg_s(14)
    );
\cmd_arg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[31]_i_2_n_0\,
      Q => cmd_arg_s(15)
    );
\cmd_arg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[16]_i_1_n_0\,
      Q => cmd_arg_s(16)
    );
\cmd_arg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[17]_i_1_n_0\,
      Q => cmd_arg_s(17)
    );
\cmd_arg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[18]_i_1_n_0\,
      Q => cmd_arg_s(18)
    );
\cmd_arg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[19]_i_1_n_0\,
      Q => cmd_arg_s(19)
    );
\cmd_arg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[17]_i_1_n_0\,
      Q => cmd_arg_s(1)
    );
\cmd_arg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[20]_i_1_n_0\,
      Q => cmd_arg_s(20)
    );
\cmd_arg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[21]_i_1_n_0\,
      Q => cmd_arg_s(21)
    );
\cmd_arg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[22]_i_1_n_0\,
      Q => cmd_arg_s(22)
    );
\cmd_arg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[23]_i_1_n_0\,
      Q => cmd_arg_s(23)
    );
\cmd_arg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[24]_i_1_n_0\,
      Q => cmd_arg_s(24)
    );
\cmd_arg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[25]_i_1_n_0\,
      Q => cmd_arg_s(25)
    );
\cmd_arg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[26]_i_1_n_0\,
      Q => cmd_arg_s(26)
    );
\cmd_arg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[27]_i_1_n_0\,
      Q => cmd_arg_s(27)
    );
\cmd_arg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[28]_i_1_n_0\,
      Q => cmd_arg_s(28)
    );
\cmd_arg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[29]_i_1_n_0\,
      Q => cmd_arg_s(29)
    );
\cmd_arg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[18]_i_1_n_0\,
      Q => cmd_arg_s(2)
    );
\cmd_arg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[30]_i_1_n_0\,
      Q => cmd_arg_s(30)
    );
\cmd_arg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[31]_i_2_n_0\,
      Q => cmd_arg_s(31)
    );
\cmd_arg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[19]_i_1_n_0\,
      Q => cmd_arg_s(3)
    );
\cmd_arg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[20]_i_1_n_0\,
      Q => cmd_arg_s(4)
    );
\cmd_arg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[21]_i_1_n_0\,
      Q => cmd_arg_s(5)
    );
\cmd_arg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[22]_i_1_n_0\,
      Q => cmd_arg_s(6)
    );
\cmd_arg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[23]_i_1_n_0\,
      Q => cmd_arg_s(7)
    );
\cmd_arg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[24]_i_1_n_0\,
      Q => cmd_arg_s(8)
    );
\cmd_arg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_arg[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[25]_i_1_n_0\,
      Q => cmd_arg_s(9)
    );
\cmd_set[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF45"
    )
        port map (
      I0 => \^q\(2),
      I1 => \cmd_set_reg[12]_0\(1),
      I2 => \cmd_set_reg[12]_0\(0),
      I3 => \state_reg_n_0_[1]\,
      O => cmd_set0_in(12)
    );
\cmd_set[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02200000"
    )
        port map (
      I0 => \cmd_set[13]_i_3_n_0\,
      I1 => state(0),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \cmd_set[13]_i_4_n_0\,
      I5 => \cmd_set[13]_i_5_n_0\,
      O => \cmd_set[13]_i_1_n_0\
    );
\cmd_set[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => state(3),
      I1 => \state_reg_n_0_[1]\,
      I2 => state(4),
      O => \cmd_set[13]_i_3_n_0\
    );
\cmd_set[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => state(7),
      O => \cmd_set[13]_i_4_n_0\
    );
\cmd_set[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => state(3),
      I1 => \state_reg_n_0_[1]\,
      I2 => state(4),
      I3 => \cmd_arg[31]_i_6_n_0\,
      I4 => \^q\(2),
      I5 => state(0),
      O => \cmd_set[13]_i_5_n_0\
    );
\cmd_set_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_set[13]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_set_reg[13]_1\(0),
      Q => cmd_set_s(10)
    );
\cmd_set_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_set[13]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_set_reg[13]_1\(1),
      Q => cmd_set_s(11)
    );
\cmd_set_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_set[13]_i_1_n_0\,
      CLR => AR(0),
      D => cmd_set0_in(12),
      Q => cmd_set_s(12)
    );
\cmd_set_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_set[13]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_set_reg[13]_1\(2),
      Q => cmd_set_s(13)
    );
\cmd_set_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_set[13]_i_1_n_0\,
      CLR => AR(0),
      D => '1',
      Q => cmd_set_s(4)
    );
\cmd_set_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cmd_set[13]_i_1_n_0\,
      CLR => AR(0),
      D => \^q\(0),
      Q => cmd_set_s(8)
    );
\cmd_setting_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(10),
      I1 => cmd_set_s(10),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_set_reg[13]_0\(5)
    );
\cmd_setting_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(11),
      I1 => cmd_set_s(11),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_set_reg[13]_0\(6)
    );
\cmd_setting_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(12),
      I1 => cmd_set_s(12),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_set_reg[13]_0\(7)
    );
\cmd_setting_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(13),
      I1 => cmd_set_s(13),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_set_reg[13]_0\(8)
    );
\cmd_setting_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(1),
      I1 => cmd_set_s(4),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_set_reg[13]_0\(0)
    );
\cmd_setting_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(3),
      I1 => cmd_set_s(4),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_set_reg[13]_0\(1)
    );
\cmd_setting_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(4),
      I1 => cmd_set_s(4),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_set_reg[13]_0\(2)
    );
\cmd_setting_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(8),
      I1 => cmd_set_s(8),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_set_reg[13]_0\(3)
    );
\cmd_setting_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAACCC"
    )
        port map (
      I0 => wb_dat_i_IBUF(9),
      I1 => cmd_set_s(13),
      I2 => wb_stb_i_IBUF,
      I3 => wb_cyc_i_IBUF,
      I4 => wb_ack_o_OBUF,
      O => \cmd_set_reg[13]_0\(4)
    );
d_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABABAAA8A8A8"
    )
        port map (
      I0 => d_read_i_2_n_0,
      I1 => send_done_i_3_n_0,
      I2 => \Dat_Int_Status[4]_i_2_n_0\,
      I3 => rx_cycle_reg_n_0,
      I4 => rec_done_i_4_n_0,
      I5 => \^d_read_reg_0\(1),
      O => d_read_i_1_n_0
    );
d_read_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEE40000EEE4"
    )
        port map (
      I0 => state(4),
      I1 => \^q\(2),
      I2 => int_busy,
      I3 => d_write_reg_0(0),
      I4 => state(3),
      I5 => rx_cycle_reg_n_0,
      O => d_read_i_2_n_0
    );
d_read_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => d_read_i_1_n_0,
      Q => \^d_read_reg_0\(1)
    );
d_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0B0BFF0B0B0B00"
    )
        port map (
      I0 => cmd_busy,
      I1 => state(4),
      I2 => state(0),
      I3 => d_write_i_3_n_0,
      I4 => d_write_i_4_n_0,
      I5 => \^d_read_reg_0\(0),
      O => d_write_i_1_n_0
    );
d_write_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => int_busy,
      I1 => d_write_reg_0(0),
      I2 => send_done_i_4_n_0,
      I3 => send_done_i_3_n_0,
      O => d_write_i_3_n_0
    );
d_write_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rec_done_i_4_n_0,
      I1 => rx_cycle_reg_n_0,
      O => d_write_i_4_n_0
    );
d_write_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => d_write_i_1_n_0,
      Q => \^d_read_reg_0\(0)
    );
delay_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => m_wb_ack_i_IBUF,
      I1 => \^start_tx_fifo\,
      I2 => delay_reg,
      O => start_tx_fifo_reg_1
    );
\din[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^start_tx_fifo\,
      I1 => m_wb_ack_i_IBUF,
      O => start_tx_fifo_reg_0(0)
    );
internal_transm_complete_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => transm_complete_q,
      Q => internal_transm_complete
    );
\m_wb_adr_o_OBUF[0]_inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^start_tx_fifo\,
      I1 => \^start_rx_fifo\,
      I2 => sys_adr(0),
      O => m_wb_adr_o_OBUF(0)
    );
\m_wb_adr_o_OBUF[10]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(10),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(10),
      O => m_wb_adr_o_OBUF(10)
    );
\m_wb_adr_o_OBUF[11]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(11),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(11),
      O => m_wb_adr_o_OBUF(11)
    );
\m_wb_adr_o_OBUF[12]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(12),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(12),
      O => m_wb_adr_o_OBUF(12)
    );
\m_wb_adr_o_OBUF[13]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(13),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(13),
      O => m_wb_adr_o_OBUF(13)
    );
\m_wb_adr_o_OBUF[13]_inst_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_wb_adr_o_OBUF[9]_inst_i_2_n_0\,
      CO(3) => \m_wb_adr_o_OBUF[13]_inst_i_2_n_0\,
      CO(2) => \m_wb_adr_o_OBUF[13]_inst_i_2_n_1\,
      CO(1) => \m_wb_adr_o_OBUF[13]_inst_i_2_n_2\,
      CO(0) => \m_wb_adr_o_OBUF[13]_inst_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => m_wb_adr_o_tx(13 downto 10),
      S(3 downto 0) => sys_adr(13 downto 10)
    );
\m_wb_adr_o_OBUF[13]_inst_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_wb_adr_o_OBUF[9]_inst_i_3_n_0\,
      CO(3) => \m_wb_adr_o_OBUF[13]_inst_i_3_n_0\,
      CO(2) => \m_wb_adr_o_OBUF[13]_inst_i_3_n_1\,
      CO(1) => \m_wb_adr_o_OBUF[13]_inst_i_3_n_2\,
      CO(0) => \m_wb_adr_o_OBUF[13]_inst_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => m_wb_adr_o_rx(13 downto 10),
      S(3 downto 0) => sys_adr(13 downto 10)
    );
\m_wb_adr_o_OBUF[14]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(14),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(14),
      O => m_wb_adr_o_OBUF(14)
    );
\m_wb_adr_o_OBUF[15]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(15),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(15),
      O => m_wb_adr_o_OBUF(15)
    );
\m_wb_adr_o_OBUF[16]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(16),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(16),
      O => m_wb_adr_o_OBUF(16)
    );
\m_wb_adr_o_OBUF[17]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(17),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(17),
      O => m_wb_adr_o_OBUF(17)
    );
\m_wb_adr_o_OBUF[17]_inst_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_wb_adr_o_OBUF[13]_inst_i_2_n_0\,
      CO(3) => \m_wb_adr_o_OBUF[17]_inst_i_2_n_0\,
      CO(2) => \m_wb_adr_o_OBUF[17]_inst_i_2_n_1\,
      CO(1) => \m_wb_adr_o_OBUF[17]_inst_i_2_n_2\,
      CO(0) => \m_wb_adr_o_OBUF[17]_inst_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => m_wb_adr_o_tx(17 downto 14),
      S(3 downto 0) => sys_adr(17 downto 14)
    );
\m_wb_adr_o_OBUF[17]_inst_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_wb_adr_o_OBUF[13]_inst_i_3_n_0\,
      CO(3) => \m_wb_adr_o_OBUF[17]_inst_i_3_n_0\,
      CO(2) => \m_wb_adr_o_OBUF[17]_inst_i_3_n_1\,
      CO(1) => \m_wb_adr_o_OBUF[17]_inst_i_3_n_2\,
      CO(0) => \m_wb_adr_o_OBUF[17]_inst_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => m_wb_adr_o_rx(17 downto 14),
      S(3 downto 0) => sys_adr(17 downto 14)
    );
\m_wb_adr_o_OBUF[18]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(18),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(18),
      O => m_wb_adr_o_OBUF(18)
    );
\m_wb_adr_o_OBUF[19]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(19),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(19),
      O => m_wb_adr_o_OBUF(19)
    );
\m_wb_adr_o_OBUF[1]_inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^start_tx_fifo\,
      I1 => \^start_rx_fifo\,
      I2 => sys_adr(1),
      O => m_wb_adr_o_OBUF(1)
    );
\m_wb_adr_o_OBUF[20]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(20),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(20),
      O => m_wb_adr_o_OBUF(20)
    );
\m_wb_adr_o_OBUF[21]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(21),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(21),
      O => m_wb_adr_o_OBUF(21)
    );
\m_wb_adr_o_OBUF[21]_inst_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_wb_adr_o_OBUF[17]_inst_i_2_n_0\,
      CO(3) => \m_wb_adr_o_OBUF[21]_inst_i_2_n_0\,
      CO(2) => \m_wb_adr_o_OBUF[21]_inst_i_2_n_1\,
      CO(1) => \m_wb_adr_o_OBUF[21]_inst_i_2_n_2\,
      CO(0) => \m_wb_adr_o_OBUF[21]_inst_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => m_wb_adr_o_tx(21 downto 18),
      S(3 downto 0) => sys_adr(21 downto 18)
    );
\m_wb_adr_o_OBUF[21]_inst_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_wb_adr_o_OBUF[17]_inst_i_3_n_0\,
      CO(3) => \m_wb_adr_o_OBUF[21]_inst_i_3_n_0\,
      CO(2) => \m_wb_adr_o_OBUF[21]_inst_i_3_n_1\,
      CO(1) => \m_wb_adr_o_OBUF[21]_inst_i_3_n_2\,
      CO(0) => \m_wb_adr_o_OBUF[21]_inst_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => m_wb_adr_o_rx(21 downto 18),
      S(3 downto 0) => sys_adr(21 downto 18)
    );
\m_wb_adr_o_OBUF[22]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(22),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(22),
      O => m_wb_adr_o_OBUF(22)
    );
\m_wb_adr_o_OBUF[23]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(23),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(23),
      O => m_wb_adr_o_OBUF(23)
    );
\m_wb_adr_o_OBUF[24]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(24),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(24),
      O => m_wb_adr_o_OBUF(24)
    );
\m_wb_adr_o_OBUF[25]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(25),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(25),
      O => m_wb_adr_o_OBUF(25)
    );
\m_wb_adr_o_OBUF[25]_inst_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_wb_adr_o_OBUF[21]_inst_i_2_n_0\,
      CO(3) => \m_wb_adr_o_OBUF[25]_inst_i_2_n_0\,
      CO(2) => \m_wb_adr_o_OBUF[25]_inst_i_2_n_1\,
      CO(1) => \m_wb_adr_o_OBUF[25]_inst_i_2_n_2\,
      CO(0) => \m_wb_adr_o_OBUF[25]_inst_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => m_wb_adr_o_tx(25 downto 22),
      S(3 downto 0) => sys_adr(25 downto 22)
    );
\m_wb_adr_o_OBUF[25]_inst_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_wb_adr_o_OBUF[21]_inst_i_3_n_0\,
      CO(3) => \m_wb_adr_o_OBUF[25]_inst_i_3_n_0\,
      CO(2) => \m_wb_adr_o_OBUF[25]_inst_i_3_n_1\,
      CO(1) => \m_wb_adr_o_OBUF[25]_inst_i_3_n_2\,
      CO(0) => \m_wb_adr_o_OBUF[25]_inst_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => m_wb_adr_o_rx(25 downto 22),
      S(3 downto 0) => sys_adr(25 downto 22)
    );
\m_wb_adr_o_OBUF[26]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(26),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(26),
      O => m_wb_adr_o_OBUF(26)
    );
\m_wb_adr_o_OBUF[27]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(27),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(27),
      O => m_wb_adr_o_OBUF(27)
    );
\m_wb_adr_o_OBUF[28]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(28),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(28),
      O => m_wb_adr_o_OBUF(28)
    );
\m_wb_adr_o_OBUF[29]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(29),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(29),
      O => m_wb_adr_o_OBUF(29)
    );
\m_wb_adr_o_OBUF[29]_inst_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_wb_adr_o_OBUF[25]_inst_i_2_n_0\,
      CO(3) => \m_wb_adr_o_OBUF[29]_inst_i_2_n_0\,
      CO(2) => \m_wb_adr_o_OBUF[29]_inst_i_2_n_1\,
      CO(1) => \m_wb_adr_o_OBUF[29]_inst_i_2_n_2\,
      CO(0) => \m_wb_adr_o_OBUF[29]_inst_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => m_wb_adr_o_tx(29 downto 26),
      S(3 downto 0) => sys_adr(29 downto 26)
    );
\m_wb_adr_o_OBUF[29]_inst_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_wb_adr_o_OBUF[25]_inst_i_3_n_0\,
      CO(3) => \m_wb_adr_o_OBUF[29]_inst_i_3_n_0\,
      CO(2) => \m_wb_adr_o_OBUF[29]_inst_i_3_n_1\,
      CO(1) => \m_wb_adr_o_OBUF[29]_inst_i_3_n_2\,
      CO(0) => \m_wb_adr_o_OBUF[29]_inst_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => m_wb_adr_o_rx(29 downto 26),
      S(3 downto 0) => sys_adr(29 downto 26)
    );
\m_wb_adr_o_OBUF[2]_inst_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4474B888"
    )
        port map (
      I0 => \m_wb_adr_o_OBUF[9]_inst_i_2_0\(0),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => \m_wb_adr_o_OBUF[9]_inst_i_3_0\(0),
      I4 => sys_adr(2),
      O => m_wb_adr_o_OBUF(2)
    );
\m_wb_adr_o_OBUF[30]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(30),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(30),
      O => m_wb_adr_o_OBUF(30)
    );
\m_wb_adr_o_OBUF[31]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(31),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(31),
      O => m_wb_adr_o_OBUF(31)
    );
\m_wb_adr_o_OBUF[31]_inst_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_wb_adr_o_OBUF[29]_inst_i_2_n_0\,
      CO(3 downto 1) => \NLW_m_wb_adr_o_OBUF[31]_inst_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \m_wb_adr_o_OBUF[31]_inst_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_m_wb_adr_o_OBUF[31]_inst_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => m_wb_adr_o_tx(31 downto 30),
      S(3 downto 2) => B"00",
      S(1 downto 0) => sys_adr(31 downto 30)
    );
\m_wb_adr_o_OBUF[31]_inst_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_wb_adr_o_OBUF[29]_inst_i_3_n_0\,
      CO(3 downto 1) => \NLW_m_wb_adr_o_OBUF[31]_inst_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \m_wb_adr_o_OBUF[31]_inst_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_m_wb_adr_o_OBUF[31]_inst_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => m_wb_adr_o_rx(31 downto 30),
      S(3 downto 2) => B"00",
      S(1 downto 0) => sys_adr(31 downto 30)
    );
\m_wb_adr_o_OBUF[3]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(3),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(3),
      O => m_wb_adr_o_OBUF(3)
    );
\m_wb_adr_o_OBUF[4]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(4),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(4),
      O => m_wb_adr_o_OBUF(4)
    );
\m_wb_adr_o_OBUF[5]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(5),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(5),
      O => m_wb_adr_o_OBUF(5)
    );
\m_wb_adr_o_OBUF[5]_inst_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(3),
      I1 => \m_wb_adr_o_OBUF[9]_inst_i_3_0\(1),
      O => \m_wb_adr_o_OBUF[5]_inst_i_10_n_0\
    );
\m_wb_adr_o_OBUF[5]_inst_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(2),
      I1 => \m_wb_adr_o_OBUF[9]_inst_i_3_0\(0),
      O => m_wb_adr_o_rx(2)
    );
\m_wb_adr_o_OBUF[5]_inst_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_wb_adr_o_OBUF[5]_inst_i_2_n_0\,
      CO(2) => \m_wb_adr_o_OBUF[5]_inst_i_2_n_1\,
      CO(1) => \m_wb_adr_o_OBUF[5]_inst_i_2_n_2\,
      CO(0) => \m_wb_adr_o_OBUF[5]_inst_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sys_adr(5 downto 2),
      O(3 downto 1) => m_wb_adr_o_tx(5 downto 3),
      O(0) => \NLW_m_wb_adr_o_OBUF[5]_inst_i_2_O_UNCONNECTED\(0),
      S(3) => \m_wb_adr_o_OBUF[5]_inst_i_4_n_0\,
      S(2) => \m_wb_adr_o_OBUF[5]_inst_i_5_n_0\,
      S(1) => \m_wb_adr_o_OBUF[5]_inst_i_6_n_0\,
      S(0) => m_wb_adr_o_tx(2)
    );
\m_wb_adr_o_OBUF[5]_inst_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_wb_adr_o_OBUF[5]_inst_i_3_n_0\,
      CO(2) => \m_wb_adr_o_OBUF[5]_inst_i_3_n_1\,
      CO(1) => \m_wb_adr_o_OBUF[5]_inst_i_3_n_2\,
      CO(0) => \m_wb_adr_o_OBUF[5]_inst_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sys_adr(5 downto 2),
      O(3 downto 1) => m_wb_adr_o_rx(5 downto 3),
      O(0) => \NLW_m_wb_adr_o_OBUF[5]_inst_i_3_O_UNCONNECTED\(0),
      S(3) => \m_wb_adr_o_OBUF[5]_inst_i_8_n_0\,
      S(2) => \m_wb_adr_o_OBUF[5]_inst_i_9_n_0\,
      S(1) => \m_wb_adr_o_OBUF[5]_inst_i_10_n_0\,
      S(0) => m_wb_adr_o_rx(2)
    );
\m_wb_adr_o_OBUF[5]_inst_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(5),
      I1 => \m_wb_adr_o_OBUF[9]_inst_i_2_0\(3),
      O => \m_wb_adr_o_OBUF[5]_inst_i_4_n_0\
    );
\m_wb_adr_o_OBUF[5]_inst_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(4),
      I1 => \m_wb_adr_o_OBUF[9]_inst_i_2_0\(2),
      O => \m_wb_adr_o_OBUF[5]_inst_i_5_n_0\
    );
\m_wb_adr_o_OBUF[5]_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(3),
      I1 => \m_wb_adr_o_OBUF[9]_inst_i_2_0\(1),
      O => \m_wb_adr_o_OBUF[5]_inst_i_6_n_0\
    );
\m_wb_adr_o_OBUF[5]_inst_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(2),
      I1 => \m_wb_adr_o_OBUF[9]_inst_i_2_0\(0),
      O => m_wb_adr_o_tx(2)
    );
\m_wb_adr_o_OBUF[5]_inst_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(5),
      I1 => \m_wb_adr_o_OBUF[9]_inst_i_3_0\(3),
      O => \m_wb_adr_o_OBUF[5]_inst_i_8_n_0\
    );
\m_wb_adr_o_OBUF[5]_inst_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(4),
      I1 => \m_wb_adr_o_OBUF[9]_inst_i_3_0\(2),
      O => \m_wb_adr_o_OBUF[5]_inst_i_9_n_0\
    );
\m_wb_adr_o_OBUF[6]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(6),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(6),
      O => m_wb_adr_o_OBUF(6)
    );
\m_wb_adr_o_OBUF[7]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(7),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(7),
      O => m_wb_adr_o_OBUF(7)
    );
\m_wb_adr_o_OBUF[8]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(8),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(8),
      O => m_wb_adr_o_OBUF(8)
    );
\m_wb_adr_o_OBUF[9]_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_wb_adr_o_tx(9),
      I1 => \^start_tx_fifo\,
      I2 => \^start_rx_fifo\,
      I3 => m_wb_adr_o_rx(9),
      O => m_wb_adr_o_OBUF(9)
    );
\m_wb_adr_o_OBUF[9]_inst_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_wb_adr_o_OBUF[5]_inst_i_2_n_0\,
      CO(3) => \m_wb_adr_o_OBUF[9]_inst_i_2_n_0\,
      CO(2) => \m_wb_adr_o_OBUF[9]_inst_i_2_n_1\,
      CO(1) => \m_wb_adr_o_OBUF[9]_inst_i_2_n_2\,
      CO(0) => \m_wb_adr_o_OBUF[9]_inst_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sys_adr(8 downto 6),
      O(3 downto 0) => m_wb_adr_o_tx(9 downto 6),
      S(3) => sys_adr(9),
      S(2) => \m_wb_adr_o_OBUF[9]_inst_i_4_n_0\,
      S(1) => \m_wb_adr_o_OBUF[9]_inst_i_5_n_0\,
      S(0) => \m_wb_adr_o_OBUF[9]_inst_i_6_n_0\
    );
\m_wb_adr_o_OBUF[9]_inst_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_wb_adr_o_OBUF[5]_inst_i_3_n_0\,
      CO(3) => \m_wb_adr_o_OBUF[9]_inst_i_3_n_0\,
      CO(2) => \m_wb_adr_o_OBUF[9]_inst_i_3_n_1\,
      CO(1) => \m_wb_adr_o_OBUF[9]_inst_i_3_n_2\,
      CO(0) => \m_wb_adr_o_OBUF[9]_inst_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sys_adr(8 downto 6),
      O(3 downto 0) => m_wb_adr_o_rx(9 downto 6),
      S(3) => sys_adr(9),
      S(2) => \m_wb_adr_o_OBUF[9]_inst_i_7_n_0\,
      S(1) => \m_wb_adr_o_OBUF[9]_inst_i_8_n_0\,
      S(0) => \m_wb_adr_o_OBUF[9]_inst_i_9_n_0\
    );
\m_wb_adr_o_OBUF[9]_inst_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(8),
      I1 => \m_wb_adr_o_OBUF[9]_inst_i_2_0\(6),
      O => \m_wb_adr_o_OBUF[9]_inst_i_4_n_0\
    );
\m_wb_adr_o_OBUF[9]_inst_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(7),
      I1 => \m_wb_adr_o_OBUF[9]_inst_i_2_0\(5),
      O => \m_wb_adr_o_OBUF[9]_inst_i_5_n_0\
    );
\m_wb_adr_o_OBUF[9]_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(6),
      I1 => \m_wb_adr_o_OBUF[9]_inst_i_2_0\(4),
      O => \m_wb_adr_o_OBUF[9]_inst_i_6_n_0\
    );
\m_wb_adr_o_OBUF[9]_inst_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(8),
      I1 => \m_wb_adr_o_OBUF[9]_inst_i_3_0\(6),
      O => \m_wb_adr_o_OBUF[9]_inst_i_7_n_0\
    );
\m_wb_adr_o_OBUF[9]_inst_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(7),
      I1 => \m_wb_adr_o_OBUF[9]_inst_i_3_0\(5),
      O => \m_wb_adr_o_OBUF[9]_inst_i_8_n_0\
    );
\m_wb_adr_o_OBUF[9]_inst_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sys_adr(6),
      I1 => \m_wb_adr_o_OBUF[9]_inst_i_3_0\(4),
      O => \m_wb_adr_o_OBUF[9]_inst_i_9_n_0\
    );
m_wb_cyc_o_OBUF_inst_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => m_wb_cyc_o_tx,
      I1 => \^start_rx_fifo\,
      I2 => m_wb_we_o_rx,
      I3 => \^start_tx_fifo\,
      O => m_wb_stb_o_OBUF
    );
m_wb_we_o_OBUF_inst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^start_rx_fifo\,
      I1 => m_wb_we_o_rx,
      I2 => \^start_tx_fifo\,
      O => m_wb_we_o_OBUF
    );
\offset[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^start_tx_fifo\,
      I1 => \m_wb_adr_o_OBUF[9]_inst_i_2_0\(0),
      O => start_tx_fifo_reg_2(0)
    );
\offset[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^start_rx_fifo\,
      I1 => \m_wb_adr_o_OBUF[9]_inst_i_3_0\(0),
      O => start_rx_fifo_reg_0(0)
    );
re_s_rx_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0FFFFF0B0F0000"
    )
        port map (
      I0 => \^bd_cnt_reg[2]_0\,
      I1 => \bd_cnt_reg_n_0_[1]\,
      I2 => state(3),
      I3 => re_s_rx_reg_1,
      I4 => re_s_rx_i_2_n_0,
      I5 => \^re_s_rx_reg_0\(0),
      O => re_s_rx_i_1_n_0
    );
re_s_rx_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888F888888888"
    )
        port map (
      I0 => rx_cycle_reg_n_0,
      I1 => rec_done_i_4_n_0,
      I2 => CIDAT_i_2_n_0,
      I3 => state(7),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => re_s_rx_i_2_n_0
    );
re_s_rx_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => re_s_rx_i_1_n_0,
      Q => \^re_s_rx_reg_0\(0)
    );
re_s_tx_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFAFFF0020A000"
    )
        port map (
      I0 => re_s_tx_i_2_n_0,
      I1 => rx_cycle_reg_n_0,
      I2 => re_s_tx_i_3_n_0,
      I3 => \state_reg_n_0_[1]\,
      I4 => state(3),
      I5 => \^e\(0),
      O => re_s_tx_i_1_n_0
    );
re_s_tx_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CFBB"
    )
        port map (
      I0 => \bd_cnt_reg_n_0_[0]\,
      I1 => \^bd_cnt_reg[2]_0\,
      I2 => ack_o_s,
      I3 => \bd_cnt_reg_n_0_[1]\,
      I4 => state(3),
      O => re_s_tx_i_2_n_0
    );
re_s_tx_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => state(0),
      I1 => \^q\(2),
      I2 => state(7),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => state(4),
      O => re_s_tx_i_3_n_0
    );
re_s_tx_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => re_s_tx_i_1_n_0,
      Q => \^e\(0)
    );
rec_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABBBAAAAA888"
    )
        port map (
      I0 => rec_done_i_2_n_0,
      I1 => send_done_i_3_n_0,
      I2 => rec_done_i_3_n_0,
      I3 => \Dat_Int_Status[4]_i_2_n_0\,
      I4 => rec_done_i_4_n_0,
      I5 => rec_done_reg_n_0,
      O => rec_done_i_1_n_0
    );
rec_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404040"
    )
        port map (
      I0 => rec_done_reg_0(4),
      I1 => rec_done_reg_0(3),
      I2 => state(4),
      I3 => rec_done_reg_0(2),
      I4 => rec_done_reg_0(1),
      O => rec_done_i_2_n_0
    );
rec_done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000400040"
    )
        port map (
      I0 => rec_done_reg_0(4),
      I1 => rec_done_reg_0(3),
      I2 => rec_done_reg_0(0),
      I3 => \Dat_Int_Status_reg[4]_0\(0),
      I4 => rec_done_reg_0(2),
      I5 => rec_done_reg_0(1),
      O => rec_done_i_3_n_0
    );
rec_done_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => state(3),
      I2 => state(4),
      I3 => \cmd_arg[31]_i_6_n_0\,
      I4 => \^q\(2),
      I5 => state(0),
      O => rec_done_i_4_n_0
    );
rec_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => rec_done_i_1_n_0,
      Q => rec_done_reg_n_0
    );
rec_failed_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => \Dat_Int_Status_reg[4]_0\(0),
      I1 => state(4),
      I2 => rec_done_reg_0(0),
      I3 => rec_failed,
      I4 => rec_failed_reg_n_0,
      O => rec_failed_i_1_n_0
    );
rec_failed_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAA80"
    )
        port map (
      I0 => \Dat_Int_Status[4]_i_2_n_0\,
      I1 => rec_done_reg_0(0),
      I2 => \Dat_Int_Status[4]_i_3_n_0\,
      I3 => \Dat_Int_Status_reg[4]_0\(0),
      I4 => send_done_i_3_n_0,
      O => rec_failed
    );
rec_failed_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => rec_failed_i_1_n_0,
      Q => rec_failed_reg_n_0
    );
\resend_try_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => state(7),
      I1 => resend_try_cnt,
      I2 => \resend_try_cnt_reg_n_0_[0]\,
      O => \resend_try_cnt[0]_i_1_n_0\
    );
\resend_try_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F80"
    )
        port map (
      I0 => \resend_try_cnt_reg_n_0_[0]\,
      I1 => state(7),
      I2 => resend_try_cnt,
      I3 => \resend_try_cnt_reg_n_0_[1]\,
      O => \resend_try_cnt[1]_i_1_n_0\
    );
\resend_try_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF8000"
    )
        port map (
      I0 => \resend_try_cnt_reg_n_0_[0]\,
      I1 => \resend_try_cnt_reg_n_0_[1]\,
      I2 => state(7),
      I3 => resend_try_cnt,
      I4 => \resend_try_cnt_reg_n_0_[2]\,
      O => \resend_try_cnt[2]_i_1_n_0\
    );
\resend_try_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => state(7),
      I3 => state(0),
      I4 => \^q\(0),
      I5 => \cmd_set[13]_i_3_n_0\,
      O => resend_try_cnt
    );
\resend_try_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \resend_try_cnt[0]_i_1_n_0\,
      Q => \resend_try_cnt_reg_n_0_[0]\
    );
\resend_try_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \resend_try_cnt[1]_i_1_n_0\,
      Q => \resend_try_cnt_reg_n_0_[1]\
    );
\resend_try_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \resend_try_cnt[2]_i_1_n_0\,
      Q => \resend_try_cnt_reg_n_0_[2]\
    );
reset_rx_fifo_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_rx_fifo\,
      O => p_0_in_0
    );
reset_tx_fifo_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_tx_fifo\,
      O => p_0_in
    );
rx_cycle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00080000"
    )
        port map (
      I0 => \cmd_set[13]_i_4_n_0\,
      I1 => \^q\(0),
      I2 => state(0),
      I3 => \^q\(2),
      I4 => \cmd_set[13]_i_3_n_0\,
      I5 => rx_cycle_reg_n_0,
      O => rx_cycle_i_1_n_0
    );
rx_cycle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => rx_cycle_i_1_n_0,
      Q => rx_cycle_reg_n_0
    );
send_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA03AB03AA00A800"
    )
        port map (
      I0 => send_done_i_2_n_0,
      I1 => send_done_i_3_n_0,
      I2 => send_done_i_4_n_0,
      I3 => cmd_int_busy,
      I4 => send_done_i_5_n_0,
      I5 => send_done_reg_n_0,
      O => send_done_i_1_n_0
    );
send_done_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(2),
      I1 => state(0),
      I2 => state(4),
      O => send_done_i_2_n_0
    );
send_done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010001000000"
    )
        port map (
      I0 => state(7),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \cmd_set[13]_i_3_n_0\,
      I4 => \^q\(2),
      I5 => state(0),
      O => send_done_i_3_n_0
    );
send_done_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => state(4),
      I1 => \state_reg_n_0_[1]\,
      I2 => state(3),
      I3 => state(0),
      I4 => \^q\(2),
      I5 => \cmd_arg[31]_i_6_n_0\,
      O => send_done_i_4_n_0
    );
send_done_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => CIDAT_i_2_n_0,
      I1 => \^q\(1),
      I2 => state(7),
      I3 => \^q\(0),
      I4 => rec_done_i_4_n_0,
      O => send_done_i_5_n_0
    );
send_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => send_done_i_1_n_0,
      Q => send_done_reg_n_0
    );
start_rx_fifo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA03AB03AA00A800"
    )
        port map (
      I0 => state(4),
      I1 => send_done_i_3_n_0,
      I2 => rec_done_i_4_n_0,
      I3 => rx_cycle_reg_n_0,
      I4 => send_done_i_4_n_0,
      I5 => \^start_rx_fifo\,
      O => start_rx_fifo_i_1_n_0
    );
start_rx_fifo_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => start_rx_fifo_i_1_n_0,
      Q => \^start_rx_fifo\
    );
start_tx_fifo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFBAAAA0008"
    )
        port map (
      I0 => start_tx_fifo_i_2_n_0,
      I1 => \cmd_set[13]_i_5_n_0\,
      I2 => start_tx_fifo_i_3_n_0,
      I3 => start_tx_fifo_i_4_n_0,
      I4 => rec_failed,
      I5 => \^start_tx_fifo\,
      O => start_tx_fifo_i_1_n_0
    );
start_tx_fifo_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E0E0"
    )
        port map (
      I0 => d_write_reg_0(0),
      I1 => int_busy,
      I2 => state(4),
      I3 => ack_o_s,
      I4 => \state_reg_n_0_[1]\,
      O => start_tx_fifo_i_2_n_0
    );
start_tx_fifo_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^bd_cnt_reg[2]_0\,
      I1 => ack_o_s,
      O => start_tx_fifo_i_3_n_0
    );
start_tx_fifo_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \bd_cnt_reg_n_0_[0]\,
      I1 => \bd_cnt_reg_n_0_[1]\,
      O => start_tx_fifo_i_4_n_0
    );
start_tx_fifo_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => start_tx_fifo_i_1_n_0,
      Q => \^start_tx_fifo\
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88888F88"
    )
        port map (
      I0 => \^q\(1),
      I1 => trans_done_reg_n_0,
      I2 => \state_reg[1]_0\,
      I3 => state(0),
      I4 => \state_reg[2]_0\,
      I5 => \state[0]_i_2_n_0\,
      O => next_state(0)
    );
\state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => state(7),
      I1 => send_done_reg_n_0,
      I2 => \state[7]_i_2_n_0\,
      O => \state[0]_i_2_n_0\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00700070007000"
    )
        port map (
      I0 => \^bd_cnt_reg[2]_0\,
      I1 => tx_f,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state[7]_i_2_n_0\,
      I4 => state(0),
      I5 => \state_reg[1]_0\,
      O => next_state(1)
    );
\state[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400F40044004400"
    )
        port map (
      I0 => \state[3]_i_3_n_0\,
      I1 => \^q\(0),
      I2 => state(0),
      I3 => \state[7]_i_2_n_0\,
      I4 => \state_reg[1]_0\,
      I5 => \state_reg[2]_0\,
      O => next_state(2)
    );
\state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAFFAAEAAA"
    )
        port map (
      I0 => \state[3]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => \state[3]_i_3_n_0\,
      I3 => \state[7]_i_2_n_0\,
      I4 => state(3),
      I5 => send_done_reg_n_0,
      O => next_state(3)
    );
\state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4000044440000"
    )
        port map (
      I0 => \state_reg[3]_0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => state(4),
      I3 => rec_done_reg_n_0,
      I4 => \state[7]_i_2_n_0\,
      I5 => rec_failed_reg_n_0,
      O => \state[3]_i_2_n_0\
    );
\state[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^bd_cnt_reg[2]_0\,
      I1 => \bd_cnt_reg_n_0_[1]\,
      I2 => \bd_cnt_reg_n_0_[0]\,
      O => \state[3]_i_3_n_0\
    );
\state[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000088F80000"
    )
        port map (
      I0 => send_done_reg_n_0,
      I1 => state(3),
      I2 => state(4),
      I3 => rec_done_reg_n_0,
      I4 => \state[7]_i_2_n_0\,
      I5 => rec_failed_reg_n_0,
      O => next_state(4)
    );
\state[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000088F80000"
    )
        port map (
      I0 => rec_done_reg_n_0,
      I1 => state(4),
      I2 => \^q\(1),
      I3 => trans_done_reg_n_0,
      I4 => \state[7]_i_2_n_0\,
      I5 => trans_failed_reg_n_0,
      O => next_state(5)
    );
\state[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \state[7]_i_2_n_0\,
      I1 => trans_failed_reg_n_0,
      I2 => trans_done_reg_n_0,
      I3 => \^q\(1),
      O => next_state(6)
    );
\state[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \state[7]_i_2_n_0\,
      I2 => state(7),
      I3 => send_done_reg_n_0,
      O => next_state(7)
    );
\state[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => \state[7]_i_3_n_0\,
      I1 => \state[7]_i_4_n_0\,
      I2 => \state[7]_i_5_n_0\,
      I3 => \state[7]_i_6_n_0\,
      O => \state[7]_i_2_n_0\
    );
\state[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => state(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => \^q\(0),
      I3 => state(3),
      O => \state[7]_i_3_n_0\
    );
\state[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => state(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => \^q\(0),
      I3 => state(3),
      O => \state[7]_i_4_n_0\
    );
\state[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => state(4),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => state(7),
      O => \state[7]_i_5_n_0\
    );
\state[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => state(4),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => state(7),
      O => \state[7]_i_6_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => next_state(0),
      PRE => AR(0),
      Q => state(0)
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => next_state(1),
      Q => \state_reg_n_0_[1]\
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => next_state(2),
      Q => \^q\(0)
    );
\state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => next_state(3),
      Q => state(3)
    );
\state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => next_state(4),
      Q => state(4)
    );
\state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => next_state(5),
      Q => \^q\(1)
    );
\state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => next_state(6),
      Q => \^q\(2)
    );
\state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => next_state(7),
      Q => state(7)
    );
\sys_adr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF02"
    )
        port map (
      I0 => \cmd_arg[31]_i_3_n_0\,
      I1 => \bd_cnt_reg_n_0_[0]\,
      I2 => \bd_cnt_reg_n_0_[1]\,
      I3 => \cmd_arg[31]_i_4_n_0\,
      O => \sys_adr[15]_i_1_n_0\
    );
\sys_adr[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => \cmd_arg[31]_i_3_n_0\,
      I1 => \bd_cnt_reg_n_0_[0]\,
      I2 => \bd_cnt_reg_n_0_[1]\,
      I3 => \cmd_arg[31]_i_4_n_0\,
      O => \sys_adr[31]_i_1_n_0\
    );
\sys_adr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[16]_i_1_n_0\,
      Q => sys_adr(0)
    );
\sys_adr_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[26]_i_1_n_0\,
      Q => sys_adr(10)
    );
\sys_adr_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[27]_i_1_n_0\,
      Q => sys_adr(11)
    );
\sys_adr_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[28]_i_1_n_0\,
      Q => sys_adr(12)
    );
\sys_adr_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[29]_i_1_n_0\,
      Q => sys_adr(13)
    );
\sys_adr_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[30]_i_1_n_0\,
      Q => sys_adr(14)
    );
\sys_adr_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[31]_i_2_n_0\,
      Q => sys_adr(15)
    );
\sys_adr_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[16]_i_1_n_0\,
      Q => sys_adr(16)
    );
\sys_adr_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[17]_i_1_n_0\,
      Q => sys_adr(17)
    );
\sys_adr_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[18]_i_1_n_0\,
      Q => sys_adr(18)
    );
\sys_adr_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[19]_i_1_n_0\,
      Q => sys_adr(19)
    );
\sys_adr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[17]_i_1_n_0\,
      Q => sys_adr(1)
    );
\sys_adr_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[20]_i_1_n_0\,
      Q => sys_adr(20)
    );
\sys_adr_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[21]_i_1_n_0\,
      Q => sys_adr(21)
    );
\sys_adr_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[22]_i_1_n_0\,
      Q => sys_adr(22)
    );
\sys_adr_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[23]_i_1_n_0\,
      Q => sys_adr(23)
    );
\sys_adr_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[24]_i_1_n_0\,
      Q => sys_adr(24)
    );
\sys_adr_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[25]_i_1_n_0\,
      Q => sys_adr(25)
    );
\sys_adr_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[26]_i_1_n_0\,
      Q => sys_adr(26)
    );
\sys_adr_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[27]_i_1_n_0\,
      Q => sys_adr(27)
    );
\sys_adr_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[28]_i_1_n_0\,
      Q => sys_adr(28)
    );
\sys_adr_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[29]_i_1_n_0\,
      Q => sys_adr(29)
    );
\sys_adr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[18]_i_1_n_0\,
      Q => sys_adr(2)
    );
\sys_adr_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[30]_i_1_n_0\,
      Q => sys_adr(30)
    );
\sys_adr_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[31]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[31]_i_2_n_0\,
      Q => sys_adr(31)
    );
\sys_adr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[19]_i_1_n_0\,
      Q => sys_adr(3)
    );
\sys_adr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[20]_i_1_n_0\,
      Q => sys_adr(4)
    );
\sys_adr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[21]_i_1_n_0\,
      Q => sys_adr(5)
    );
\sys_adr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[22]_i_1_n_0\,
      Q => sys_adr(6)
    );
\sys_adr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[23]_i_1_n_0\,
      Q => sys_adr(7)
    );
\sys_adr_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[24]_i_1_n_0\,
      Q => sys_adr(8)
    );
\sys_adr_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sys_adr[15]_i_1_n_0\,
      CLR => AR(0),
      D => \cmd_arg[25]_i_1_n_0\,
      Q => sys_adr(9)
    );
trans_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080FF80808000"
    )
        port map (
      I0 => crc_ok,
      I1 => busy_n,
      I2 => \^q\(1),
      I3 => \Dat_Int_Status[0]_i_4_n_0\,
      I4 => send_done_i_3_n_0,
      I5 => trans_done_reg_n_0,
      O => trans_done_i_1_n_0
    );
trans_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => trans_done_i_1_n_0,
      Q => trans_done_reg_n_0
    );
trans_failed_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F020FFFFF0200000"
    )
        port map (
      I0 => trans_failed_i_2_n_0,
      I1 => crc_ok,
      I2 => \^q\(1),
      I3 => \Dat_Int_Status_reg[2]_0\,
      I4 => trans_failed,
      I5 => trans_failed_reg_n_0,
      O => trans_failed_i_1_n_0
    );
trans_failed_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_transm_complete,
      I1 => busy_n,
      O => trans_failed_i_2_n_0
    );
trans_failed_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEEEAAAAAAAA"
    )
        port map (
      I0 => send_done_i_3_n_0,
      I1 => \Dat_Int_Status_reg[2]_0\,
      I2 => crc_ok,
      I3 => busy_n,
      I4 => internal_transm_complete,
      I5 => \Dat_Int_Status[5]_i_2_n_0\,
      O => trans_failed
    );
trans_failed_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => trans_failed_i_1_n_0,
      Q => trans_failed_reg_n_0
    );
transm_complete_q_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => trans_complete,
      Q => transm_complete_q
    );
tx_cycle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => tx_cycle_i_2_n_0,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => state(7),
      I5 => \^tx_cycle_reg_0\,
      O => tx_cycle_i_1_n_0
    );
tx_cycle_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000014"
    )
        port map (
      I0 => state(3),
      I1 => state(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => \^q\(2),
      I4 => state(4),
      O => tx_cycle_i_2_n_0
    );
tx_cycle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => tx_cycle_i_1_n_0,
      Q => \^tx_cycle_reg_0\
    );
we_ack_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002A"
    )
        port map (
      I0 => \^write_req_s\,
      I1 => wb_stb_i_IBUF,
      I2 => wb_cyc_i_IBUF,
      I3 => wb_ack_o_OBUF,
      I4 => wb_rst_i_IBUF,
      O => we_req_reg_0
    );
we_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555577755555444"
    )
        port map (
      I0 => state(4),
      I1 => send_done_i_4_n_0,
      I2 => rec_done_i_4_n_0,
      I3 => cmd_int_busy,
      I4 => we_req_i_2_n_0,
      I5 => \^write_req_s\,
      O => we_req_i_1_n_0
    );
we_req_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AABAAAAA"
    )
        port map (
      I0 => rec_done_i_4_n_0,
      I1 => \^q\(0),
      I2 => state(7),
      I3 => \^q\(1),
      I4 => CIDAT_i_2_n_0,
      I5 => cmd_busy,
      O => we_req_i_2_n_0
    );
we_req_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => we_req_i_1_n_0,
      Q => \^write_req_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_rx_fifo is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tx_cycle_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    start_rx_fifo_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    wb_free_reg : out STD_LOGIC;
    wb_free_reg_0 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Dat_Int_Status_reg[2]\ : in STD_LOGIC;
    \Dat_Int_Status_reg[2]_0\ : in STD_LOGIC;
    we_rx : in STD_LOGIC;
    \adr_o_reg[3]_0\ : in STD_LOGIC;
    start_rx_fifo : in STD_LOGIC;
    \m_wb_dat_o_reg[0]\ : in STD_LOGIC;
    m_wb_ack_i_IBUF : in STD_LOGIC;
    m_wb_we_o_rx : in STD_LOGIC;
    \tmp_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adr_o_reg[3]_1\ : in STD_LOGIC
  );
end sd_rx_fifo;

architecture STRUCTURE of sd_rx_fifo is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal adr_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \adr_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \adr_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \adr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \adr_i[3]_i_2__0_n_0\ : STD_LOGIC;
  signal adr_o : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adr_o0 : STD_LOGIC;
  signal \adr_o[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \adr_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \adr_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \adr_o[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \adr_o[3]_i_3_n_0\ : STD_LOGIC;
  signal ft : STD_LOGIC;
  signal m_wb_we_o0 : STD_LOGIC;
  signal ram_we : STD_LOGIC;
  signal tmp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \adr_i[0]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \adr_i[1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \adr_i[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \adr_i[3]_i_2__0\ : label is "soft_lutpair97";
  attribute syn_ramstyle : string;
  attribute syn_ramstyle of \adr_i_reg[0]\ : label is "1";
  attribute syn_ramstyle of \adr_i_reg[1]\ : label is "1";
  attribute syn_ramstyle of \adr_i_reg[2]\ : label is "1";
  attribute syn_ramstyle of \adr_i_reg[3]\ : label is "1";
  attribute SOFT_HLUTNM of \adr_o[0]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \adr_o[1]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \adr_o[2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \adr_o[3]_i_2__0\ : label is "soft_lutpair98";
  attribute syn_ramstyle of \adr_o_reg[0]\ : label is "1";
  attribute syn_ramstyle of \adr_o_reg[1]\ : label is "1";
  attribute syn_ramstyle of \adr_o_reg[2]\ : label is "1";
  attribute syn_ramstyle of \adr_o_reg[3]\ : label is "1";
  attribute SOFT_HLUTNM of \m_wb_dat_o[31]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of m_wb_we_o_i_2 : label is "soft_lutpair96";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_5 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_5 : label is "Rx_Fifo/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_5 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_12_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_7_12_17 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_17 : label is "Rx_Fifo/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_7_12_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_17 : label is 7;
  attribute ram_offset of ram_reg_0_7_12_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_17 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_18_23 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_7_18_23 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_7_18_23 : label is "Rx_Fifo/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_7_18_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_18_23 : label is 7;
  attribute ram_offset of ram_reg_0_7_18_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_18_23 : label is 18;
  attribute ram_slice_end of ram_reg_0_7_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_24_29 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_7_24_29 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_7_24_29 : label is "Rx_Fifo/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_24_29 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_7_24_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_24_29 : label is 7;
  attribute ram_offset of ram_reg_0_7_24_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_24_29 : label is 24;
  attribute ram_slice_end of ram_reg_0_7_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_30_31 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_7_30_31 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_7_30_31 : label is "Rx_Fifo/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_7_30_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_30_31 : label is 7;
  attribute ram_offset of ram_reg_0_7_30_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_30_31 : label is 30;
  attribute ram_slice_end of ram_reg_0_7_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_6_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_7_6_11 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_11 : label is "Rx_Fifo/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_7_6_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_11 : label is 7;
  attribute ram_offset of ram_reg_0_7_6_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_11 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_11 : label is 11;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\Dat_Int_Status[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B8B888"
    )
        port map (
      I0 => \Dat_Int_Status_reg[2]\,
      I1 => \Dat_Int_Status_reg[2]_0\,
      I2 => \adr_o[3]_i_3_n_0\,
      I3 => adr_i(3),
      I4 => adr_o(3),
      O => tx_cycle_reg
    );
\adr_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adr_i(0),
      O => \adr_i[0]_i_1__0_n_0\
    );
\adr_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adr_i(0),
      I1 => adr_i(1),
      O => \adr_i[1]_i_1_n_0\
    );
\adr_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => adr_i(0),
      I1 => adr_i(1),
      I2 => adr_i(2),
      O => \adr_i[2]_i_1_n_0\
    );
\adr_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => we_rx,
      I2 => ft,
      O => ram_we
    );
\adr_i[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => adr_i(0),
      I1 => adr_i(1),
      I2 => adr_i(2),
      I3 => adr_i(3),
      O => \adr_i[3]_i_2__0_n_0\
    );
\adr_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => ram_we,
      CLR => AR(0),
      D => \adr_i[0]_i_1__0_n_0\,
      Q => adr_i(0)
    );
\adr_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => ram_we,
      CLR => AR(0),
      D => \adr_i[1]_i_1_n_0\,
      Q => adr_i(1)
    );
\adr_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => ram_we,
      CLR => AR(0),
      D => \adr_i[2]_i_1_n_0\,
      Q => adr_i(2)
    );
\adr_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => ram_we,
      CLR => AR(0),
      D => \adr_i[3]_i_2__0_n_0\,
      Q => adr_i(3)
    );
\adr_o[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adr_o(0),
      O => \adr_o[0]_i_1__0_n_0\
    );
\adr_o[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adr_o(0),
      I1 => adr_o(1),
      O => \adr_o[1]_i_1_n_0\
    );
\adr_o[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => adr_o(0),
      I1 => adr_o(1),
      I2 => adr_o(2),
      O => \adr_o[2]_i_1_n_0\
    );
\adr_o[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AA2"
    )
        port map (
      I0 => \adr_o_reg[3]_0\,
      I1 => \adr_o[3]_i_3_n_0\,
      I2 => adr_o(3),
      I3 => adr_i(3),
      O => adr_o0
    );
\adr_o[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => adr_o(0),
      I1 => adr_o(1),
      I2 => adr_o(2),
      I3 => adr_o(3),
      O => \adr_o[3]_i_2__0_n_0\
    );
\adr_o[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adr_i(0),
      I1 => adr_o(0),
      I2 => adr_o(2),
      I3 => adr_i(2),
      I4 => adr_o(1),
      I5 => adr_i(1),
      O => \adr_o[3]_i_3_n_0\
    );
\adr_o_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]_1\,
      CE => adr_o0,
      CLR => AR(0),
      D => \adr_o[0]_i_1__0_n_0\,
      Q => adr_o(0)
    );
\adr_o_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]_1\,
      CE => adr_o0,
      CLR => AR(0),
      D => \adr_o[1]_i_1_n_0\,
      Q => adr_o(1)
    );
\adr_o_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]_1\,
      CE => adr_o0,
      CLR => AR(0),
      D => \adr_o[2]_i_1_n_0\,
      Q => adr_o(2)
    );
\adr_o_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]_1\,
      CE => adr_o0,
      CLR => AR(0),
      D => \adr_o[3]_i_2__0_n_0\,
      Q => adr_o(3)
    );
ft_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => '1',
      Q => ft
    );
\m_wb_dat_o[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28AA0000"
    )
        port map (
      I0 => start_rx_fifo,
      I1 => adr_i(3),
      I2 => adr_o(3),
      I3 => \adr_o[3]_i_3_n_0\,
      I4 => \m_wb_dat_o_reg[0]\,
      O => start_rx_fifo_reg(0)
    );
m_wb_we_o_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F300A200"
    )
        port map (
      I0 => m_wb_we_o0,
      I1 => m_wb_ack_i_IBUF,
      I2 => \m_wb_dat_o_reg[0]\,
      I3 => start_rx_fifo,
      I4 => m_wb_we_o_rx,
      O => wb_free_reg
    );
m_wb_we_o_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AA2"
    )
        port map (
      I0 => \m_wb_dat_o_reg[0]\,
      I1 => \adr_o[3]_i_3_n_0\,
      I2 => adr_o(3),
      I3 => adr_i(3),
      O => m_wb_we_o0
    );
ram_reg_0_7_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => adr_o(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => adr_o(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => adr_o(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => adr_i(2 downto 0),
      DIA(1 downto 0) => tmp(1 downto 0),
      DIB(1 downto 0) => tmp(3 downto 2),
      DIC(1 downto 0) => tmp(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => D(1 downto 0),
      DOB(1 downto 0) => D(3 downto 2),
      DOC(1 downto 0) => D(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => ram_we
    );
ram_reg_0_7_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => adr_o(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => adr_o(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => adr_o(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => adr_i(2 downto 0),
      DIA(1 downto 0) => tmp(13 downto 12),
      DIB(1 downto 0) => tmp(15 downto 14),
      DIC(1 downto 0) => tmp(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => D(13 downto 12),
      DOB(1 downto 0) => D(15 downto 14),
      DOC(1 downto 0) => D(17 downto 16),
      DOD(1 downto 0) => NLW_ram_reg_0_7_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => ram_we
    );
ram_reg_0_7_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => adr_o(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => adr_o(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => adr_o(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => adr_i(2 downto 0),
      DIA(1 downto 0) => tmp(19 downto 18),
      DIB(1 downto 0) => tmp(21 downto 20),
      DIC(1 downto 0) => tmp(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => D(19 downto 18),
      DOB(1 downto 0) => D(21 downto 20),
      DOC(1 downto 0) => D(23 downto 22),
      DOD(1 downto 0) => NLW_ram_reg_0_7_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => ram_we
    );
ram_reg_0_7_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => adr_o(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => adr_o(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => adr_o(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => adr_i(2 downto 0),
      DIA(1 downto 0) => tmp(25 downto 24),
      DIB(1 downto 0) => tmp(27 downto 26),
      DIC(1 downto 0) => tmp(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => D(25 downto 24),
      DOB(1 downto 0) => D(27 downto 26),
      DOC(1 downto 0) => D(29 downto 28),
      DOD(1 downto 0) => NLW_ram_reg_0_7_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => ram_we
    );
ram_reg_0_7_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => adr_o(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => adr_o(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => adr_o(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => adr_i(2 downto 0),
      DIA(1 downto 0) => tmp(31 downto 30),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => D(31 downto 30),
      DOB(1 downto 0) => NLW_ram_reg_0_7_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_reg_0_7_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_7_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => ram_we
    );
ram_reg_0_7_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => adr_o(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => adr_o(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => adr_o(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => adr_i(2 downto 0),
      DIA(1 downto 0) => tmp(7 downto 6),
      DIB(1 downto 0) => tmp(9 downto 8),
      DIC(1 downto 0) => tmp(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => D(7 downto 6),
      DOB(1 downto 0) => D(9 downto 8),
      DOC(1 downto 0) => D(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => CLK,
      WE => ram_we
    );
\tmp_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(0),
      Q => tmp(0)
    );
\tmp_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(2),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(2),
      Q => tmp(10)
    );
\tmp_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(2),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(3),
      Q => tmp(11)
    );
\tmp_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(3),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(0),
      Q => tmp(12)
    );
\tmp_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(3),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(1),
      Q => tmp(13)
    );
\tmp_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(3),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(2),
      Q => tmp(14)
    );
\tmp_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(3),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(3),
      Q => tmp(15)
    );
\tmp_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(4),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(0),
      Q => tmp(16)
    );
\tmp_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(4),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(1),
      Q => tmp(17)
    );
\tmp_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(4),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(2),
      Q => tmp(18)
    );
\tmp_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(4),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(3),
      Q => tmp(19)
    );
\tmp_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(1),
      Q => tmp(1)
    );
\tmp_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(5),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(0),
      Q => tmp(20)
    );
\tmp_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(5),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(1),
      Q => tmp(21)
    );
\tmp_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(5),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(2),
      Q => tmp(22)
    );
\tmp_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(5),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(3),
      Q => tmp(23)
    );
\tmp_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(6),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(0),
      Q => tmp(24)
    );
\tmp_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(6),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(1),
      Q => tmp(25)
    );
\tmp_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(6),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(2),
      Q => tmp(26)
    );
\tmp_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(6),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(3),
      Q => tmp(27)
    );
\tmp_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(7),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(0),
      Q => tmp(28)
    );
\tmp_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(7),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(1),
      Q => tmp(29)
    );
\tmp_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(2),
      Q => tmp(2)
    );
\tmp_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(7),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(2),
      Q => tmp(30)
    );
\tmp_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(7),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(3),
      Q => tmp(31)
    );
\tmp_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(3),
      Q => tmp(3)
    );
\tmp_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(1),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(0),
      Q => tmp(4)
    );
\tmp_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(1),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(1),
      Q => tmp(5)
    );
\tmp_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(1),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(2),
      Q => tmp(6)
    );
\tmp_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(1),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(3),
      Q => tmp(7)
    );
\tmp_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(2),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(0),
      Q => tmp(8)
    );
\tmp_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(2),
      CLR => AR(0),
      D => \tmp_reg[3]_0\(1),
      Q => tmp(9)
    );
wb_free_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D55D8008FFFFFFFF"
    )
        port map (
      I0 => \m_wb_dat_o_reg[0]\,
      I1 => \adr_o[3]_i_3_n_0\,
      I2 => adr_o(3),
      I3 => adr_i(3),
      I4 => m_wb_ack_i_IBUF,
      I5 => start_rx_fifo,
      O => wb_free_reg_0
    );
\we_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => we_rx,
      D => \^q\(7),
      PRE => AR(0),
      Q => \^q\(0)
    );
\we_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => we_rx,
      CLR => AR(0),
      D => \^q\(0),
      Q => \^q\(1)
    );
\we_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => we_rx,
      CLR => AR(0),
      D => \^q\(1),
      Q => \^q\(2)
    );
\we_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => we_rx,
      CLR => AR(0),
      D => \^q\(2),
      Q => \^q\(3)
    );
\we_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => we_rx,
      CLR => AR(0),
      D => \^q\(3),
      Q => \^q\(4)
    );
\we_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => we_rx,
      CLR => AR(0),
      D => \^q\(4),
      Q => \^q\(5)
    );
\we_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => we_rx,
      CLR => AR(0),
      D => \^q\(5),
      Q => \^q\(6)
    );
\we_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => we_rx,
      CLR => AR(0),
      D => \^q\(6),
      Q => \^q\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_tx_fifo is
  port (
    \bd_cnt_reg[2]\ : out STD_LOGIC;
    tx_f : out STD_LOGIC;
    start_tx_fifo_reg : out STD_LOGIC;
    start_tx_fifo_reg_0 : out STD_LOGIC;
    \adr_i_reg[3]_0\ : out STD_LOGIC;
    \^q\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \state[3]_i_2\ : in STD_LOGIC;
    rd : in STD_LOGIC;
    ackd_reg : in STD_LOGIC;
    m_wb_ack_i_IBUF : in STD_LOGIC;
    start_tx_fifo : in STD_LOGIC;
    ackd_reg_0 : in STD_LOGIC;
    m_wb_cyc_o_tx : in STD_LOGIC;
    \adr_i_reg[0]_0\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adr_i_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end sd_tx_fifo;

architecture STRUCTURE of sd_tx_fifo is
  signal adr_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \adr_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \adr_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \adr_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \adr_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \adr_i[3]_i_2_n_0\ : STD_LOGIC;
  signal adr_o : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adr_o0 : STD_LOGIC;
  signal \adr_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \adr_o[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \adr_o[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \adr_o[3]_i_2_n_0\ : STD_LOGIC;
  signal full00_in : STD_LOGIC;
  signal m_wb_we_o0 : STD_LOGIC;
  signal NLW_ram_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Dat_Int_Status[2]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of ackd_i_2 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \adr_i[0]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \adr_i[1]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \adr_i[2]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \adr_i[3]_i_2\ : label is "soft_lutpair106";
  attribute syn_ramstyle : string;
  attribute syn_ramstyle of \adr_i_reg[0]\ : label is "no_rw_check";
  attribute syn_ramstyle of \adr_i_reg[1]\ : label is "no_rw_check";
  attribute syn_ramstyle of \adr_i_reg[2]\ : label is "no_rw_check";
  attribute syn_ramstyle of \adr_i_reg[3]\ : label is "no_rw_check";
  attribute SOFT_HLUTNM of \adr_o[0]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \adr_o[1]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \adr_o[2]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \adr_o[3]_i_2\ : label is "soft_lutpair105";
  attribute syn_ramstyle of \adr_o_reg[0]\ : label is "no_rw_check";
  attribute syn_ramstyle of \adr_o_reg[1]\ : label is "no_rw_check";
  attribute syn_ramstyle of \adr_o_reg[2]\ : label is "no_rw_check";
  attribute syn_ramstyle of \adr_o_reg[3]\ : label is "no_rw_check";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_5 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_5 : label is "Tx_Fifo/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_5 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_12_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_7_12_17 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_17 : label is "Tx_Fifo/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_7_12_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_17 : label is 7;
  attribute ram_offset of ram_reg_0_7_12_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_17 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_18_23 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_7_18_23 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_7_18_23 : label is "Tx_Fifo/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_7_18_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_18_23 : label is 7;
  attribute ram_offset of ram_reg_0_7_18_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_18_23 : label is 18;
  attribute ram_slice_end of ram_reg_0_7_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_24_29 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_7_24_29 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_7_24_29 : label is "Tx_Fifo/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_24_29 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_7_24_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_24_29 : label is 7;
  attribute ram_offset of ram_reg_0_7_24_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_24_29 : label is 24;
  attribute ram_slice_end of ram_reg_0_7_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_30_31 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_7_30_31 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_7_30_31 : label is "Tx_Fifo/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_7_30_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_30_31 : label is 7;
  attribute ram_offset of ram_reg_0_7_30_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_30_31 : label is 30;
  attribute ram_slice_end of ram_reg_0_7_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7_6_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_7_6_11 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_11 : label is "Tx_Fifo/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_7_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_7_6_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_11 : label is 7;
  attribute ram_offset of ram_reg_0_7_6_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_11 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_11 : label is 11;
  attribute SOFT_HLUTNM of \state[1]_i_2__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \state[3]_i_4\ : label is "soft_lutpair104";
begin
\Dat_Int_Status[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => full00_in,
      I1 => adr_i(3),
      I2 => adr_o(3),
      O => \adr_i_reg[3]_0\
    );
ackd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5708"
    )
        port map (
      I0 => start_tx_fifo,
      I1 => ackd_reg_0,
      I2 => m_wb_we_o0,
      I3 => ackd_reg,
      O => start_tx_fifo_reg
    );
ackd_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D700"
    )
        port map (
      I0 => full00_in,
      I1 => adr_i(3),
      I2 => adr_o(3),
      I3 => ackd_reg,
      I4 => m_wb_ack_i_IBUF,
      O => m_wb_we_o0
    );
\adr_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adr_i(0),
      O => \adr_i[0]_i_1_n_0\
    );
\adr_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adr_i(0),
      I1 => adr_i(1),
      O => \adr_i[1]_i_1__0_n_0\
    );
\adr_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => adr_i(2),
      I1 => adr_i(0),
      I2 => adr_i(1),
      O => \adr_i[2]_i_1__0_n_0\
    );
\adr_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"82AA"
    )
        port map (
      I0 => \adr_i_reg[0]_0\,
      I1 => adr_o(3),
      I2 => adr_i(3),
      I3 => full00_in,
      O => \adr_i[3]_i_1__0_n_0\
    );
\adr_i[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CCC"
    )
        port map (
      I0 => adr_i(2),
      I1 => adr_i(3),
      I2 => adr_i(0),
      I3 => adr_i(1),
      O => \adr_i[3]_i_2_n_0\
    );
\adr_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]_1\,
      CE => \adr_i[3]_i_1__0_n_0\,
      CLR => AR(0),
      D => \adr_i[0]_i_1_n_0\,
      Q => adr_i(0)
    );
\adr_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]_1\,
      CE => \adr_i[3]_i_1__0_n_0\,
      CLR => AR(0),
      D => \adr_i[1]_i_1__0_n_0\,
      Q => adr_i(1)
    );
\adr_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]_1\,
      CE => \adr_i[3]_i_1__0_n_0\,
      CLR => AR(0),
      D => \adr_i[2]_i_1__0_n_0\,
      Q => adr_i(2)
    );
\adr_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]_1\,
      CE => \adr_i[3]_i_1__0_n_0\,
      CLR => AR(0),
      D => \adr_i[3]_i_2_n_0\,
      Q => adr_i(3)
    );
\adr_o[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adr_o(0),
      O => \adr_o[0]_i_1_n_0\
    );
\adr_o[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => adr_o(0),
      I1 => adr_o(1),
      O => \adr_o[1]_i_1__0_n_0\
    );
\adr_o[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => adr_o(2),
      I1 => adr_o(0),
      I2 => adr_o(1),
      O => \adr_o[2]_i_1__0_n_0\
    );
\adr_o[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"28AA"
    )
        port map (
      I0 => rd,
      I1 => adr_o(3),
      I2 => adr_i(3),
      I3 => full00_in,
      O => adr_o0
    );
\adr_o[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CCC"
    )
        port map (
      I0 => adr_o(2),
      I1 => adr_o(3),
      I2 => adr_o(0),
      I3 => adr_o(1),
      O => \adr_o[3]_i_2_n_0\
    );
\adr_o[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adr_i(0),
      I1 => adr_o(0),
      I2 => adr_o(2),
      I3 => adr_i(2),
      I4 => adr_o(1),
      I5 => adr_i(1),
      O => full00_in
    );
\adr_o_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => adr_o0,
      CLR => AR(0),
      D => \adr_o[0]_i_1_n_0\,
      Q => adr_o(0)
    );
\adr_o_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => adr_o0,
      CLR => AR(0),
      D => \adr_o[1]_i_1__0_n_0\,
      Q => adr_o(1)
    );
\adr_o_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => adr_o0,
      CLR => AR(0),
      D => \adr_o[2]_i_1__0_n_0\,
      Q => adr_o(2)
    );
\adr_o_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => adr_o0,
      CLR => AR(0),
      D => \adr_o[3]_i_2_n_0\,
      Q => adr_o(3)
    );
m_wb_cyc_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0C0"
    )
        port map (
      I0 => m_wb_ack_i_IBUF,
      I1 => m_wb_we_o0,
      I2 => start_tx_fifo,
      I3 => m_wb_cyc_o_tx,
      O => start_tx_fifo_reg_0
    );
ram_reg_0_7_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => adr_o(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => adr_o(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => adr_o(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => adr_i(2 downto 0),
      DIA(1 downto 0) => Q(1 downto 0),
      DIB(1 downto 0) => Q(3 downto 2),
      DIC(1 downto 0) => Q(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^q\(1 downto 0),
      DOB(1 downto 0) => \^q\(3 downto 2),
      DOC(1 downto 0) => \^q\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => \adr_i_reg[0]_1\,
      WE => \adr_i[3]_i_1__0_n_0\
    );
ram_reg_0_7_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => adr_o(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => adr_o(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => adr_o(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => adr_i(2 downto 0),
      DIA(1 downto 0) => Q(13 downto 12),
      DIB(1 downto 0) => Q(15 downto 14),
      DIC(1 downto 0) => Q(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^q\(13 downto 12),
      DOB(1 downto 0) => \^q\(15 downto 14),
      DOC(1 downto 0) => \^q\(17 downto 16),
      DOD(1 downto 0) => NLW_ram_reg_0_7_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => \adr_i_reg[0]_1\,
      WE => \adr_i[3]_i_1__0_n_0\
    );
ram_reg_0_7_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => adr_o(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => adr_o(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => adr_o(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => adr_i(2 downto 0),
      DIA(1 downto 0) => Q(19 downto 18),
      DIB(1 downto 0) => Q(21 downto 20),
      DIC(1 downto 0) => Q(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^q\(19 downto 18),
      DOB(1 downto 0) => \^q\(21 downto 20),
      DOC(1 downto 0) => \^q\(23 downto 22),
      DOD(1 downto 0) => NLW_ram_reg_0_7_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => \adr_i_reg[0]_1\,
      WE => \adr_i[3]_i_1__0_n_0\
    );
ram_reg_0_7_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => adr_o(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => adr_o(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => adr_o(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => adr_i(2 downto 0),
      DIA(1 downto 0) => Q(25 downto 24),
      DIB(1 downto 0) => Q(27 downto 26),
      DIC(1 downto 0) => Q(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^q\(25 downto 24),
      DOB(1 downto 0) => \^q\(27 downto 26),
      DOC(1 downto 0) => \^q\(29 downto 28),
      DOD(1 downto 0) => NLW_ram_reg_0_7_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => \adr_i_reg[0]_1\,
      WE => \adr_i[3]_i_1__0_n_0\
    );
ram_reg_0_7_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => adr_o(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => adr_o(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => adr_o(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => adr_i(2 downto 0),
      DIA(1 downto 0) => Q(31 downto 30),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^q\(31 downto 30),
      DOB(1 downto 0) => NLW_ram_reg_0_7_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_reg_0_7_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_7_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => \adr_i_reg[0]_1\,
      WE => \adr_i[3]_i_1__0_n_0\
    );
ram_reg_0_7_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => adr_o(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => adr_o(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => adr_o(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => adr_i(2 downto 0),
      DIA(1 downto 0) => Q(7 downto 6),
      DIB(1 downto 0) => Q(9 downto 8),
      DIC(1 downto 0) => Q(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^q\(7 downto 6),
      DOB(1 downto 0) => \^q\(9 downto 8),
      DOC(1 downto 0) => \^q\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => \adr_i_reg[0]_1\,
      WE => \adr_i[3]_i_1__0_n_0\
    );
\state[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => full00_in,
      I1 => adr_i(3),
      I2 => adr_o(3),
      O => tx_f
    );
\state[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D7FF"
    )
        port map (
      I0 => \state[3]_i_2\,
      I1 => adr_o(3),
      I2 => adr_i(3),
      I3 => full00_in,
      O => \bd_cnt_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_cmd_serial_host is
  port (
    Req_internal_in : out STD_LOGIC;
    DECODER_ACK : out STD_LOGIC;
    sd_cmd_out_o_OBUF : out STD_LOGIC;
    sd_cmd_oe_o_OBUF : out STD_LOGIC;
    FSM_ACK_reg_0 : out STD_LOGIC;
    req_in_host : out STD_LOGIC;
    \CMD_OUT_reg[32]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 34 downto 0 );
    ack_in_host : out STD_LOGIC;
    \st_dat_t_reg[1]_0\ : out STD_LOGIC;
    start_dat_t : out STD_LOGIC_VECTOR ( 1 downto 0 );
    serial_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    req_out_master : in STD_LOGIC;
    CLK : in STD_LOGIC;
    RST_IN0 : in STD_LOGIC;
    ack_out_master : in STD_LOGIC;
    settings : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Write_Only2_out : in STD_LOGIC;
    Write_Read : in STD_LOGIC;
    cmd_out_master : in STD_LOGIC_VECTOR ( 38 downto 0 );
    sd_cmd_dat_i_IBUF : in STD_LOGIC
  );
end sd_cmd_serial_host;

architecture STRUCTURE of sd_cmd_serial_host is
  signal Ack_internal_in : STD_LOGIC;
  signal \CMD_OUT[0]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[10]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[11]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[12]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[13]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[14]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[15]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[16]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[17]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[18]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[19]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[1]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[20]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[21]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[22]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[23]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[24]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[25]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[26]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[27]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[28]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[29]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[2]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[30]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[31]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[32]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[33]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[34]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[35]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[36]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[37]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[37]_i_2_n_0\ : STD_LOGIC;
  signal \CMD_OUT[3]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[4]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[5]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[6]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[7]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[8]_i_1_n_0\ : STD_LOGIC;
  signal \CMD_OUT[9]_i_1_n_0\ : STD_LOGIC;
  signal CRC_7_n_0 : STD_LOGIC;
  signal CRC_7_n_1 : STD_LOGIC;
  signal CRC_Check_On : STD_LOGIC;
  signal CRC_Enable : STD_LOGIC;
  signal CRC_Enable_i_1_n_0 : STD_LOGIC;
  signal CRC_Enable_i_3_n_0 : STD_LOGIC;
  signal CRC_Enable_i_4_n_0 : STD_LOGIC;
  signal CRC_Enable_i_5_n_0 : STD_LOGIC;
  signal CRC_Enable_reg_n_0 : STD_LOGIC;
  signal CRC_IN : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal CRC_IN1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal CRC_IN2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \CRC_IN[3]_i_2_n_0\ : STD_LOGIC;
  signal \CRC_IN[5]_i_2_n_0\ : STD_LOGIC;
  signal \CRC_IN[5]_i_3_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_11_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_12_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_13_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_14_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_15_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_16_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_17_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_18_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_19_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_20_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_21_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_22_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_23_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_24_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_25_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_26_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_27_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_2_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_30_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_31_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_32_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_33_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_34_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_35_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_36_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_37_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_39_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_3_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_40_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_41_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_42_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_43_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_44_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_45_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_6_n_0\ : STD_LOGIC;
  signal \CRC_IN[6]_i_7_n_0\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_10_n_1\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_10_n_2\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_10_n_3\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_28_n_0\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_28_n_1\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_28_n_2\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_28_n_3\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_29_n_3\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_4_n_1\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_4_n_2\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_4_n_3\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_5_n_1\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_5_n_2\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_5_n_3\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_8_n_1\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_8_n_2\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_8_n_3\ : STD_LOGIC;
  signal \CRC_IN_reg[6]_i_9_n_3\ : STD_LOGIC;
  signal \CRC_IN_reg_n_0_[0]\ : STD_LOGIC;
  signal \CRC_IN_reg_n_0_[1]\ : STD_LOGIC;
  signal \CRC_IN_reg_n_0_[2]\ : STD_LOGIC;
  signal \CRC_IN_reg_n_0_[3]\ : STD_LOGIC;
  signal \CRC_IN_reg_n_0_[4]\ : STD_LOGIC;
  signal \CRC_IN_reg_n_0_[5]\ : STD_LOGIC;
  signal \CRC_IN_reg_n_0_[6]\ : STD_LOGIC;
  signal CRC_OUT_i_10_n_0 : STD_LOGIC;
  signal CRC_OUT_i_11_n_0 : STD_LOGIC;
  signal CRC_OUT_i_12_n_0 : STD_LOGIC;
  signal CRC_OUT_i_13_n_0 : STD_LOGIC;
  signal CRC_OUT_i_14_n_0 : STD_LOGIC;
  signal CRC_OUT_i_15_n_0 : STD_LOGIC;
  signal CRC_OUT_i_16_n_0 : STD_LOGIC;
  signal CRC_OUT_i_17_n_0 : STD_LOGIC;
  signal CRC_OUT_i_18_n_0 : STD_LOGIC;
  signal CRC_OUT_i_19_n_0 : STD_LOGIC;
  signal CRC_OUT_i_1_n_0 : STD_LOGIC;
  signal CRC_OUT_i_20_n_0 : STD_LOGIC;
  signal CRC_OUT_i_21_n_0 : STD_LOGIC;
  signal CRC_OUT_i_22_n_0 : STD_LOGIC;
  signal CRC_OUT_i_2_n_0 : STD_LOGIC;
  signal CRC_OUT_i_3_n_0 : STD_LOGIC;
  signal CRC_OUT_i_5_n_0 : STD_LOGIC;
  signal CRC_OUT_i_7_n_0 : STD_LOGIC;
  signal CRC_OUT_i_8_n_0 : STD_LOGIC;
  signal CRC_OUT_i_9_n_0 : STD_LOGIC;
  signal CRC_OUT_reg_i_4_n_0 : STD_LOGIC;
  signal CRC_OUT_reg_i_6_n_0 : STD_LOGIC;
  signal CRC_OUT_reg_n_0 : STD_LOGIC;
  signal CRC_RST : STD_LOGIC;
  signal CRC_RST_i_1_n_0 : STD_LOGIC;
  signal CRC_RST_i_2_n_0 : STD_LOGIC;
  signal CRC_RST_i_4_n_0 : STD_LOGIC;
  signal CRC_RST_reg_n_0 : STD_LOGIC;
  signal CRC_Valid_reg_n_0 : STD_LOGIC;
  signal Cmd_Cnt : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \Cmd_Cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \Cmd_Cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \Cmd_Cnt[7]_i_10_n_0\ : STD_LOGIC;
  signal \Cmd_Cnt[7]_i_11_n_0\ : STD_LOGIC;
  signal \Cmd_Cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \Cmd_Cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \Cmd_Cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal \Cmd_Cnt[7]_i_5_n_0\ : STD_LOGIC;
  signal \Cmd_Cnt[7]_i_6_n_0\ : STD_LOGIC;
  signal \Cmd_Cnt[7]_i_7_n_0\ : STD_LOGIC;
  signal \Cmd_Cnt[7]_i_8_n_0\ : STD_LOGIC;
  signal \Cmd_Cnt[7]_i_9_n_0\ : STD_LOGIC;
  signal \Cmd_Cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \Cmd_Cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \Cmd_Cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \Cmd_Cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \Cmd_Cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \Cmd_Cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \Cmd_Cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \Cmd_Cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal Crc_Buffering_i_1_n_0 : STD_LOGIC;
  signal Crc_Buffering_i_2_n_0 : STD_LOGIC;
  signal Crc_Buffering_reg_n_0 : STD_LOGIC;
  signal \^decoder_ack\ : STD_LOGIC;
  signal DECODER_ACK_i_1_n_0 : STD_LOGIC;
  signal \Delay_Cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \Delay_Cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \Delay_Cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \Delay_Cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \Delay_Cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \Delay_Cnt[2]_i_4_n_0\ : STD_LOGIC;
  signal \Delay_Cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \Delay_Cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \Delay_Cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal FSM_ACK_i_1_n_0 : STD_LOGIC;
  signal FSM_ACK_i_2_n_0 : STD_LOGIC;
  signal FSM_ACK_i_3_n_0 : STD_LOGIC;
  signal \^fsm_ack_reg_0\ : STD_LOGIC;
  signal In_Buff : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \Out_Buff[0]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[0]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[10]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[10]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[11]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[11]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[12]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[12]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[13]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[13]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[14]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[14]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[15]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[15]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[15]_i_3_n_0\ : STD_LOGIC;
  signal \Out_Buff[16]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[17]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[18]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[19]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[1]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[1]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[20]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[21]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[22]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[22]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[23]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[23]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[24]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[24]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[25]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[25]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[26]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[26]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[27]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[27]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[28]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[28]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[29]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[29]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[2]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[2]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[30]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[30]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[30]_i_3_n_0\ : STD_LOGIC;
  signal \Out_Buff[31]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[31]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[31]_i_3_n_0\ : STD_LOGIC;
  signal \Out_Buff[31]_i_4_n_0\ : STD_LOGIC;
  signal \Out_Buff[32]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[33]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[34]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[35]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[35]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[36]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[36]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[36]_i_3_n_0\ : STD_LOGIC;
  signal \Out_Buff[37]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[37]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[37]_i_3_n_0\ : STD_LOGIC;
  signal \Out_Buff[3]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[3]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[4]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[4]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[5]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[5]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[6]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[6]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[7]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[7]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[8]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[8]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff[9]_i_1_n_0\ : STD_LOGIC;
  signal \Out_Buff[9]_i_2_n_0\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[0]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[10]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[11]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[12]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[13]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[14]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[15]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[16]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[17]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[18]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[19]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[1]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[20]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[21]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[22]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[23]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[24]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[25]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[26]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[27]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[28]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[29]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[2]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[30]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[31]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[32]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[33]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[34]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[35]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[36]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[37]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[3]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[4]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[5]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[6]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[7]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[8]\ : STD_LOGIC;
  signal \Out_Buff_reg_n_0_[9]\ : STD_LOGIC;
  signal REQ_OUT_i_10_n_0 : STD_LOGIC;
  signal REQ_OUT_i_11_n_0 : STD_LOGIC;
  signal REQ_OUT_i_12_n_0 : STD_LOGIC;
  signal REQ_OUT_i_13_n_0 : STD_LOGIC;
  signal REQ_OUT_i_14_n_0 : STD_LOGIC;
  signal REQ_OUT_i_15_n_0 : STD_LOGIC;
  signal REQ_OUT_i_16_n_0 : STD_LOGIC;
  signal REQ_OUT_i_17_n_0 : STD_LOGIC;
  signal REQ_OUT_i_1_n_0 : STD_LOGIC;
  signal REQ_OUT_i_2_n_0 : STD_LOGIC;
  signal REQ_OUT_i_3_n_0 : STD_LOGIC;
  signal REQ_OUT_i_4_n_0 : STD_LOGIC;
  signal REQ_OUT_i_5_n_0 : STD_LOGIC;
  signal REQ_OUT_i_6_n_0 : STD_LOGIC;
  signal REQ_OUT_i_7_n_0 : STD_LOGIC;
  signal REQ_OUT_i_8_n_0 : STD_LOGIC;
  signal REQ_OUT_i_9_n_0 : STD_LOGIC;
  signal \^req_internal_in\ : STD_LOGIC;
  signal Response_Size : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \STATUS[5]_i_1_n_0\ : STD_LOGIC;
  signal \STATUS[6]_i_1_n_0\ : STD_LOGIC;
  signal \STATUS[6]_i_2_n_0\ : STD_LOGIC;
  signal \STATUS[6]_i_3_n_0\ : STD_LOGIC;
  signal \STATUS[6]_i_4_n_0\ : STD_LOGIC;
  signal Write_Only : STD_LOGIC;
  signal Write_Read_reg_n_0 : STD_LOGIC;
  signal block_read : STD_LOGIC;
  signal block_write : STD_LOGIC;
  signal cmd_in_host : STD_LOGIC_VECTOR ( 34 downto 32 );
  signal cmd_oe_o_i_1_n_0 : STD_LOGIC;
  signal cmd_out_o_i_10_n_0 : STD_LOGIC;
  signal cmd_out_o_i_13_n_0 : STD_LOGIC;
  signal cmd_out_o_i_1_n_0 : STD_LOGIC;
  signal cmd_out_o_i_21_n_0 : STD_LOGIC;
  signal cmd_out_o_i_22_n_0 : STD_LOGIC;
  signal cmd_out_o_i_23_n_0 : STD_LOGIC;
  signal cmd_out_o_i_24_n_0 : STD_LOGIC;
  signal cmd_out_o_i_25_n_0 : STD_LOGIC;
  signal cmd_out_o_i_26_n_0 : STD_LOGIC;
  signal cmd_out_o_i_27_n_0 : STD_LOGIC;
  signal cmd_out_o_i_28_n_0 : STD_LOGIC;
  signal cmd_out_o_i_29_n_0 : STD_LOGIC;
  signal cmd_out_o_i_30_n_0 : STD_LOGIC;
  signal cmd_out_o_i_3_n_0 : STD_LOGIC;
  signal cmd_out_o_i_4_n_0 : STD_LOGIC;
  signal cmd_out_o_i_5_n_0 : STD_LOGIC;
  signal cmd_out_o_i_7_n_0 : STD_LOGIC;
  signal cmd_out_o_i_8_n_0 : STD_LOGIC;
  signal cmd_out_o_i_9_n_0 : STD_LOGIC;
  signal cmd_out_o_reg_i_14_n_0 : STD_LOGIC;
  signal cmd_out_o_reg_i_15_n_0 : STD_LOGIC;
  signal cmd_out_o_reg_i_16_n_0 : STD_LOGIC;
  signal cmd_out_o_reg_i_17_n_0 : STD_LOGIC;
  signal cmd_out_o_reg_i_18_n_0 : STD_LOGIC;
  signal cmd_out_o_reg_i_19_n_0 : STD_LOGIC;
  signal cmd_out_o_reg_i_20_n_0 : STD_LOGIC;
  signal in8 : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^q\ : STD_LOGIC;
  signal q1 : STD_LOGIC;
  signal \^req_in_host\ : STD_LOGIC;
  signal \^serial_status\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \st_dat_t[0]_i_1_n_0\ : STD_LOGIC;
  signal \st_dat_t[0]_i_2_n_0\ : STD_LOGIC;
  signal \st_dat_t[1]_i_1_n_0\ : STD_LOGIC;
  signal \st_dat_t[1]_i_2_n_0\ : STD_LOGIC;
  signal \st_dat_t[1]_i_3_n_0\ : STD_LOGIC;
  signal \st_dat_t[1]_i_4_n_0\ : STD_LOGIC;
  signal \st_dat_t[1]_i_5_n_0\ : STD_LOGIC;
  signal \st_dat_t[1]_i_6_n_0\ : STD_LOGIC;
  signal \st_dat_t[1]_i_7_n_0\ : STD_LOGIC;
  signal \st_dat_t[1]_i_8_n_0\ : STD_LOGIC;
  signal \st_dat_t[1]_i_9_n_0\ : STD_LOGIC;
  signal \^start_dat_t\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_3_n_0\ : STD_LOGIC;
  signal \state[1]_i_4_n_0\ : STD_LOGIC;
  signal \state[4]_i_2_n_0\ : STD_LOGIC;
  signal \state[5]_i_10_n_0\ : STD_LOGIC;
  signal \state[5]_i_3_n_0\ : STD_LOGIC;
  signal \state[5]_i_4_n_0\ : STD_LOGIC;
  signal \state[5]_i_5_n_0\ : STD_LOGIC;
  signal \state[5]_i_6_n_0\ : STD_LOGIC;
  signal \state[5]_i_7_n_0\ : STD_LOGIC;
  signal \state[5]_i_8_n_0\ : STD_LOGIC;
  signal \state[5]_i_9_n_0\ : STD_LOGIC;
  signal \state[8]_i_2_n_0\ : STD_LOGIC;
  signal \state[8]_i_3_n_0\ : STD_LOGIC;
  signal \state[9]_i_3_n_0\ : STD_LOGIC;
  signal \state[9]_i_4_n_0\ : STD_LOGIC;
  signal \state[9]_i_5_n_0\ : STD_LOGIC;
  signal \state[9]_i_6_n_0\ : STD_LOGIC;
  signal \state[9]_i_7_n_0\ : STD_LOGIC;
  signal \state_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \state_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \state_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal word_select : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal word_select_counter : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \word_select_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \word_select_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \word_select_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \word_select_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \word_select_counter[4]_i_4_n_0\ : STD_LOGIC;
  signal \word_select_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \word_select_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \word_select_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \word_select_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \word_select_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \NLW_CRC_IN_reg[6]_i_29_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_CRC_IN_reg[6]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CRC_IN_reg[6]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CRC_IN_reg[6]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_CRC_IN_reg[6]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CMD_OUT[0]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \CMD_OUT[10]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \CMD_OUT[11]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \CMD_OUT[12]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \CMD_OUT[13]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \CMD_OUT[14]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \CMD_OUT[15]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \CMD_OUT[16]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \CMD_OUT[17]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \CMD_OUT[18]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \CMD_OUT[19]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \CMD_OUT[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \CMD_OUT[20]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \CMD_OUT[21]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \CMD_OUT[22]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \CMD_OUT[23]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \CMD_OUT[24]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \CMD_OUT[25]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \CMD_OUT[26]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \CMD_OUT[27]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \CMD_OUT[28]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \CMD_OUT[29]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \CMD_OUT[2]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \CMD_OUT[30]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \CMD_OUT[31]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \CMD_OUT[32]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \CMD_OUT[33]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \CMD_OUT[34]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \CMD_OUT[35]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \CMD_OUT[36]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \CMD_OUT[37]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \CMD_OUT[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \CMD_OUT[4]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \CMD_OUT[5]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \CMD_OUT[6]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \CMD_OUT[7]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \CMD_OUT[8]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \CMD_OUT[9]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of CRC_Enable_i_5 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \CRC_IN[3]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \CRC_IN[5]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \CRC_IN[6]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \CRC_IN[6]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \CRC_IN[6]_i_6\ : label is "soft_lutpair37";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \CRC_IN_reg[6]_i_4\ : label is 11;
  attribute SOFT_HLUTNM of CRC_OUT_i_16 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of CRC_RST_i_3 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of CRC_RST_i_4 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Cmd_Cnt[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Cmd_Cnt[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \Cmd_Cnt[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Cmd_Cnt[5]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Cmd_Cnt[6]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \Cmd_Cnt[7]_i_10\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Cmd_Cnt[7]_i_11\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Cmd_Cnt[7]_i_7\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Cmd_Cnt[7]_i_8\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \Delay_Cnt[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Delay_Cnt[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Delay_Cnt[2]_i_4\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of FSM_ACK_i_2 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Out_Buff[15]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Out_Buff[15]_i_3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Out_Buff[22]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Out_Buff[24]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Out_Buff[25]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Out_Buff[26]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \Out_Buff[27]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Out_Buff[28]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Out_Buff[29]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Out_Buff[30]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Out_Buff[30]_i_3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Out_Buff[31]_i_4\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Out_Buff[36]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Out_Buff[37]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Out_Buff[7]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of REQ_OUT_i_11 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of REQ_OUT_i_13 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of REQ_OUT_i_14 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of REQ_OUT_i_15 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of REQ_OUT_i_16 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of REQ_OUT_i_17 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of REQ_OUT_i_3 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \STATUS[6]_i_3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \STATUS[6]_i_4\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of cmd_out_o_i_13 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of cmd_out_o_i_3 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of cmd_out_o_i_4 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of cmd_out_o_i_9 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \st_dat_t[0]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \st_dat_t[1]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \st_dat_t[1]_i_4\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \st_dat_t[1]_i_5\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \st_dat_t[1]_i_7\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \st_dat_t[1]_i_8\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \st_dat_t[1]_i_9\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \state[1]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \state[1]_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \state[1]_i_4\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \state[2]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \state[5]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \state[6]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \state[8]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \state[8]_i_3\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \state[9]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \state[9]_i_5\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \state[9]_i_6\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \state[9]_i_7\ : label is "soft_lutpair24";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "DLY_WR:0000001000,DLY_WO:0100000000,WRITE_WO:0010000000,WRITE_WR:0000000100,IDLE:0000000010,ACK_WR:0001000000,READ_WR:0000010000,ACK_WO:1000000000,INIT:0000000001,DLY_READ:0000100000";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "DLY_WR:0000001000,DLY_WO:0100000000,WRITE_WO:0010000000,WRITE_WR:0000000100,IDLE:0000000010,ACK_WR:0001000000,READ_WR:0000010000,ACK_WO:1000000000,INIT:0000000001,DLY_READ:0000100000";
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "DLY_WR:0000001000,DLY_WO:0100000000,WRITE_WO:0010000000,WRITE_WR:0000000100,IDLE:0000000010,ACK_WR:0001000000,READ_WR:0000010000,ACK_WO:1000000000,INIT:0000000001,DLY_READ:0000100000";
  attribute FSM_ENCODED_STATES of \state_reg[3]\ : label is "DLY_WR:0000001000,DLY_WO:0100000000,WRITE_WO:0010000000,WRITE_WR:0000000100,IDLE:0000000010,ACK_WR:0001000000,READ_WR:0000010000,ACK_WO:1000000000,INIT:0000000001,DLY_READ:0000100000";
  attribute FSM_ENCODED_STATES of \state_reg[4]\ : label is "DLY_WR:0000001000,DLY_WO:0100000000,WRITE_WO:0010000000,WRITE_WR:0000000100,IDLE:0000000010,ACK_WR:0001000000,READ_WR:0000010000,ACK_WO:1000000000,INIT:0000000001,DLY_READ:0000100000";
  attribute FSM_ENCODED_STATES of \state_reg[5]\ : label is "DLY_WR:0000001000,DLY_WO:0100000000,WRITE_WO:0010000000,WRITE_WR:0000000100,IDLE:0000000010,ACK_WR:0001000000,READ_WR:0000010000,ACK_WO:1000000000,INIT:0000000001,DLY_READ:0000100000";
  attribute COMPARATOR_THRESHOLD of \state_reg[5]_i_2\ : label is 11;
  attribute FSM_ENCODED_STATES of \state_reg[6]\ : label is "DLY_WR:0000001000,DLY_WO:0100000000,WRITE_WO:0010000000,WRITE_WR:0000000100,IDLE:0000000010,ACK_WR:0001000000,READ_WR:0000010000,ACK_WO:1000000000,INIT:0000000001,DLY_READ:0000100000";
  attribute FSM_ENCODED_STATES of \state_reg[7]\ : label is "DLY_WR:0000001000,DLY_WO:0100000000,WRITE_WO:0010000000,WRITE_WR:0000000100,IDLE:0000000010,ACK_WR:0001000000,READ_WR:0000010000,ACK_WO:1000000000,INIT:0000000001,DLY_READ:0000100000";
  attribute FSM_ENCODED_STATES of \state_reg[8]\ : label is "DLY_WR:0000001000,DLY_WO:0100000000,WRITE_WO:0010000000,WRITE_WR:0000000100,IDLE:0000000010,ACK_WR:0001000000,READ_WR:0000010000,ACK_WO:1000000000,INIT:0000000001,DLY_READ:0000100000";
  attribute FSM_ENCODED_STATES of \state_reg[9]\ : label is "DLY_WR:0000001000,DLY_WO:0100000000,WRITE_WO:0010000000,WRITE_WR:0000000100,IDLE:0000000010,ACK_WR:0001000000,READ_WR:0000010000,ACK_WO:1000000000,INIT:0000000001,DLY_READ:0000100000";
  attribute SOFT_HLUTNM of \word_select_counter[0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \word_select_counter[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \word_select_counter[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \word_select_counter[3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \word_select_counter[4]_i_3\ : label is "soft_lutpair25";
begin
  DECODER_ACK <= \^decoder_ack\;
  FSM_ACK_reg_0 <= \^fsm_ack_reg_0\;
  Req_internal_in <= \^req_internal_in\;
  req_in_host <= \^req_in_host\;
  serial_status(1 downto 0) <= \^serial_status\(1 downto 0);
  start_dat_t(1 downto 0) <= \^start_dat_t\(1 downto 0);
Ack_internal_in_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => q1,
      Q => Ack_internal_in
    );
\CMD_OUT[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[0]\,
      O => \CMD_OUT[0]_i_1_n_0\
    );
\CMD_OUT[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[10]\,
      O => \CMD_OUT[10]_i_1_n_0\
    );
\CMD_OUT[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[11]\,
      O => \CMD_OUT[11]_i_1_n_0\
    );
\CMD_OUT[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[12]\,
      O => \CMD_OUT[12]_i_1_n_0\
    );
\CMD_OUT[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[13]\,
      O => \CMD_OUT[13]_i_1_n_0\
    );
\CMD_OUT[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[14]\,
      O => \CMD_OUT[14]_i_1_n_0\
    );
\CMD_OUT[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[15]\,
      O => \CMD_OUT[15]_i_1_n_0\
    );
\CMD_OUT[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[16]\,
      O => \CMD_OUT[16]_i_1_n_0\
    );
\CMD_OUT[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[17]\,
      O => \CMD_OUT[17]_i_1_n_0\
    );
\CMD_OUT[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[18]\,
      O => \CMD_OUT[18]_i_1_n_0\
    );
\CMD_OUT[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[19]\,
      O => \CMD_OUT[19]_i_1_n_0\
    );
\CMD_OUT[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[1]\,
      O => \CMD_OUT[1]_i_1_n_0\
    );
\CMD_OUT[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[20]\,
      O => \CMD_OUT[20]_i_1_n_0\
    );
\CMD_OUT[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[21]\,
      O => \CMD_OUT[21]_i_1_n_0\
    );
\CMD_OUT[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[22]\,
      O => \CMD_OUT[22]_i_1_n_0\
    );
\CMD_OUT[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[23]\,
      O => \CMD_OUT[23]_i_1_n_0\
    );
\CMD_OUT[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[24]\,
      O => \CMD_OUT[24]_i_1_n_0\
    );
\CMD_OUT[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[25]\,
      O => \CMD_OUT[25]_i_1_n_0\
    );
\CMD_OUT[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[26]\,
      O => \CMD_OUT[26]_i_1_n_0\
    );
\CMD_OUT[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[27]\,
      O => \CMD_OUT[27]_i_1_n_0\
    );
\CMD_OUT[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[28]\,
      O => \CMD_OUT[28]_i_1_n_0\
    );
\CMD_OUT[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[29]\,
      O => \CMD_OUT[29]_i_1_n_0\
    );
\CMD_OUT[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[2]\,
      O => \CMD_OUT[2]_i_1_n_0\
    );
\CMD_OUT[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[30]\,
      O => \CMD_OUT[30]_i_1_n_0\
    );
\CMD_OUT[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[31]\,
      O => \CMD_OUT[31]_i_1_n_0\
    );
\CMD_OUT[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[32]\,
      O => \CMD_OUT[32]_i_1_n_0\
    );
\CMD_OUT[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[33]\,
      O => \CMD_OUT[33]_i_1_n_0\
    );
\CMD_OUT[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[34]\,
      O => \CMD_OUT[34]_i_1_n_0\
    );
\CMD_OUT[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[35]\,
      O => \CMD_OUT[35]_i_1_n_0\
    );
\CMD_OUT[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[36]\,
      O => \CMD_OUT[36]_i_1_n_0\
    );
\CMD_OUT[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \word_select_counter[4]_i_4_n_0\,
      I1 => state(4),
      I2 => state(5),
      I3 => state(1),
      O => \CMD_OUT[37]_i_1_n_0\
    );
\CMD_OUT[37]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[37]\,
      O => \CMD_OUT[37]_i_2_n_0\
    );
\CMD_OUT[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[3]\,
      O => \CMD_OUT[3]_i_1_n_0\
    );
\CMD_OUT[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[4]\,
      O => \CMD_OUT[4]_i_1_n_0\
    );
\CMD_OUT[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[5]\,
      O => \CMD_OUT[5]_i_1_n_0\
    );
\CMD_OUT[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[6]\,
      O => \CMD_OUT[6]_i_1_n_0\
    );
\CMD_OUT[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[7]\,
      O => \CMD_OUT[7]_i_1_n_0\
    );
\CMD_OUT[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[8]\,
      O => \CMD_OUT[8]_i_1_n_0\
    );
\CMD_OUT[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(5),
      I1 => \Out_Buff_reg_n_0_[9]\,
      O => \CMD_OUT[9]_i_1_n_0\
    );
\CMD_OUT_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[0]_i_1_n_0\,
      Q => Q(0)
    );
\CMD_OUT_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[10]_i_1_n_0\,
      Q => Q(10)
    );
\CMD_OUT_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[11]_i_1_n_0\,
      Q => Q(11)
    );
\CMD_OUT_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[12]_i_1_n_0\,
      Q => Q(12)
    );
\CMD_OUT_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[13]_i_1_n_0\,
      Q => Q(13)
    );
\CMD_OUT_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[14]_i_1_n_0\,
      Q => Q(14)
    );
\CMD_OUT_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[15]_i_1_n_0\,
      Q => Q(15)
    );
\CMD_OUT_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[16]_i_1_n_0\,
      Q => Q(16)
    );
\CMD_OUT_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[17]_i_1_n_0\,
      Q => Q(17)
    );
\CMD_OUT_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[18]_i_1_n_0\,
      Q => Q(18)
    );
\CMD_OUT_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[19]_i_1_n_0\,
      Q => Q(19)
    );
\CMD_OUT_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[1]_i_1_n_0\,
      Q => Q(1)
    );
\CMD_OUT_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[20]_i_1_n_0\,
      Q => Q(20)
    );
\CMD_OUT_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[21]_i_1_n_0\,
      Q => Q(21)
    );
\CMD_OUT_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[22]_i_1_n_0\,
      Q => Q(22)
    );
\CMD_OUT_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[23]_i_1_n_0\,
      Q => Q(23)
    );
\CMD_OUT_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[24]_i_1_n_0\,
      Q => Q(24)
    );
\CMD_OUT_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[25]_i_1_n_0\,
      Q => Q(25)
    );
\CMD_OUT_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[26]_i_1_n_0\,
      Q => Q(26)
    );
\CMD_OUT_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[27]_i_1_n_0\,
      Q => Q(27)
    );
\CMD_OUT_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[28]_i_1_n_0\,
      Q => Q(28)
    );
\CMD_OUT_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[29]_i_1_n_0\,
      Q => Q(29)
    );
\CMD_OUT_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[2]_i_1_n_0\,
      Q => Q(2)
    );
\CMD_OUT_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[30]_i_1_n_0\,
      Q => Q(30)
    );
\CMD_OUT_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[31]_i_1_n_0\,
      Q => Q(31)
    );
\CMD_OUT_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[32]_i_1_n_0\,
      Q => cmd_in_host(32)
    );
\CMD_OUT_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[33]_i_1_n_0\,
      Q => cmd_in_host(33)
    );
\CMD_OUT_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[34]_i_1_n_0\,
      Q => cmd_in_host(34)
    );
\CMD_OUT_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[35]_i_1_n_0\,
      Q => Q(32)
    );
\CMD_OUT_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[36]_i_1_n_0\,
      Q => Q(33)
    );
\CMD_OUT_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[37]_i_2_n_0\,
      Q => Q(34)
    );
\CMD_OUT_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[3]_i_1_n_0\,
      Q => Q(3)
    );
\CMD_OUT_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[4]_i_1_n_0\,
      Q => Q(4)
    );
\CMD_OUT_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[5]_i_1_n_0\,
      Q => Q(5)
    );
\CMD_OUT_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[6]_i_1_n_0\,
      Q => Q(6)
    );
\CMD_OUT_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[7]_i_1_n_0\,
      Q => Q(7)
    );
\CMD_OUT_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[8]_i_1_n_0\,
      Q => Q(8)
    );
\CMD_OUT_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \CMD_OUT[37]_i_1_n_0\,
      CLR => RST_IN0,
      D => \CMD_OUT[9]_i_1_n_0\,
      Q => Q(9)
    );
CRC_7: entity work.sd_crc_7
     port map (
      AR(0) => CRC_RST_reg_n_0,
      CLK => CLK,
      CO(0) => \CRC_IN_reg[6]_i_4_n_0\,
      CRC_Check_On => CRC_Check_On,
      CRC_Valid_reg => CRC_7_n_0,
      CRC_Valid_reg_0 => \CRC_IN[6]_i_6_n_0\,
      CRC_Valid_reg_1 => \CRC_IN[6]_i_3_n_0\,
      CRC_Valid_reg_2 => CRC_Valid_reg_n_0,
      \CRC_reg[3]_0\ => CRC_OUT_reg_n_0,
      E(0) => CRC_Enable_reg_n_0,
      Q(6) => \CRC_IN_reg_n_0_[6]\,
      Q(5) => \CRC_IN_reg_n_0_[5]\,
      Q(4) => \CRC_IN_reg_n_0_[4]\,
      Q(3) => \CRC_IN_reg_n_0_[3]\,
      Q(2) => \CRC_IN_reg_n_0_[2]\,
      Q(1) => \CRC_IN_reg_n_0_[1]\,
      Q(0) => \CRC_IN_reg_n_0_[0]\,
      cmd_out_o_reg(0) => state(0),
      cmd_out_o_reg_0 => cmd_out_o_i_5_n_0,
      cmd_out_o_reg_1 => cmd_out_o_i_7_n_0,
      cmd_out_o_reg_2 => cmd_out_o_i_8_n_0,
      cmd_out_o_reg_3 => cmd_out_o_i_10_n_0,
      cmd_out_o_reg_i_6_0(1) => \Cmd_Cnt_reg_n_0_[1]\,
      cmd_out_o_reg_i_6_0(0) => \Cmd_Cnt_reg_n_0_[0]\,
      \state_reg[0]\ => CRC_7_n_1
    );
CRC_Check_On_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => settings(2),
      Q => CRC_Check_On
    );
CRC_Enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00010000"
    )
        port map (
      I0 => state(6),
      I1 => state(9),
      I2 => state(0),
      I3 => CRC_RST_i_2_n_0,
      I4 => CRC_Enable,
      I5 => CRC_Enable_reg_n_0,
      O => CRC_Enable_i_1_n_0
    );
CRC_Enable_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAE00AE"
    )
        port map (
      I0 => CRC_Enable_i_3_n_0,
      I1 => cmd_out_o_i_5_n_0,
      I2 => cmd_out_o_i_7_n_0,
      I3 => state(4),
      I4 => \CRC_IN_reg[6]_i_4_n_0\,
      I5 => \Cmd_Cnt[7]_i_7_n_0\,
      O => CRC_Enable
    );
CRC_Enable_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBFBFFFBFBF"
    )
        port map (
      I0 => CRC_Enable_i_4_n_0,
      I1 => Crc_Buffering_reg_n_0,
      I2 => \state[1]_i_4_n_0\,
      I3 => CRC_Enable_i_5_n_0,
      I4 => \Cmd_Cnt[6]_i_2_n_0\,
      I5 => \Cmd_Cnt_reg_n_0_[3]\,
      O => CRC_Enable_i_3_n_0
    );
CRC_Enable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD55555557"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[5]\,
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      I4 => \Cmd_Cnt_reg_n_0_[2]\,
      I5 => \Cmd_Cnt_reg_n_0_[4]\,
      O => CRC_Enable_i_4_n_0
    );
CRC_Enable_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[2]\,
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      O => CRC_Enable_i_5_n_0
    );
CRC_Enable_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => CRC_Enable_i_1_n_0,
      Q => CRC_Enable_reg_n_0
    );
\CRC_IN[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => CRC_IN1(0),
      I1 => \CRC_IN[5]_i_2_n_0\,
      I2 => \CRC_IN[6]_i_3_n_0\,
      I3 => \CRC_IN[5]_i_3_n_0\,
      I4 => CRC_IN1(1),
      I5 => \CRC_IN[3]_i_2_n_0\,
      O => CRC_IN(0)
    );
\CRC_IN[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \CRC_IN[5]_i_2_n_0\,
      I1 => CRC_IN1(0),
      I2 => \CRC_IN[6]_i_3_n_0\,
      I3 => \CRC_IN[5]_i_3_n_0\,
      I4 => CRC_IN1(1),
      I5 => \CRC_IN[3]_i_2_n_0\,
      O => CRC_IN(1)
    );
\CRC_IN[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \CRC_IN[6]_i_3_n_0\,
      I1 => \CRC_IN_reg[6]_i_4_n_0\,
      I2 => CRC_IN1(1),
      I3 => CRC_IN1(0),
      I4 => \CRC_IN[6]_i_6_n_0\,
      I5 => \CRC_IN[3]_i_2_n_0\,
      O => CRC_IN(2)
    );
\CRC_IN[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => CRC_IN1(1),
      I1 => \CRC_IN_reg[6]_i_4_n_0\,
      I2 => CRC_IN1(0),
      I3 => \CRC_IN[6]_i_6_n_0\,
      I4 => \CRC_IN[6]_i_3_n_0\,
      I5 => \CRC_IN[3]_i_2_n_0\,
      O => CRC_IN(3)
    );
\CRC_IN[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CRC_IN1(2),
      I1 => \CRC_IN[6]_i_7_n_0\,
      O => \CRC_IN[3]_i_2_n_0\
    );
\CRC_IN[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \CRC_IN[6]_i_2_n_0\,
      I1 => CRC_IN1(0),
      I2 => \CRC_IN[5]_i_2_n_0\,
      I3 => \CRC_IN[6]_i_3_n_0\,
      I4 => \CRC_IN[5]_i_3_n_0\,
      I5 => CRC_IN1(1),
      O => CRC_IN(4)
    );
\CRC_IN[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \CRC_IN[6]_i_2_n_0\,
      I1 => \CRC_IN[5]_i_2_n_0\,
      I2 => CRC_IN1(0),
      I3 => \CRC_IN[6]_i_3_n_0\,
      I4 => \CRC_IN[5]_i_3_n_0\,
      I5 => CRC_IN1(1),
      O => CRC_IN(5)
    );
\CRC_IN[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \CRC_IN_reg[6]_i_4_n_0\,
      I1 => state(0),
      I2 => state(3),
      I3 => state(2),
      O => \CRC_IN[5]_i_2_n_0\
    );
\CRC_IN[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => state(8),
      I1 => state(7),
      I2 => state(5),
      I3 => state(4),
      I4 => state(1),
      I5 => \state[1]_i_3_n_0\,
      O => \CRC_IN[5]_i_3_n_0\
    );
\CRC_IN[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \CRC_IN[6]_i_2_n_0\,
      I1 => \CRC_IN[6]_i_3_n_0\,
      I2 => \CRC_IN_reg[6]_i_4_n_0\,
      I3 => CRC_IN1(1),
      I4 => CRC_IN1(0),
      I5 => \CRC_IN[6]_i_6_n_0\,
      O => CRC_IN(6)
    );
\CRC_IN[6]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => CRC_IN2(1),
      I1 => CRC_IN2(0),
      I2 => CRC_IN2(2),
      I3 => CRC_IN2(5),
      I4 => CRC_IN2(6),
      O => \CRC_IN[6]_i_11_n_0\
    );
\CRC_IN[6]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[7]\,
      I1 => \Cmd_Cnt_reg_n_0_[6]\,
      I2 => Response_Size(4),
      O => \CRC_IN[6]_i_12_n_0\
    );
\CRC_IN[6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Response_Size(3),
      I1 => \Cmd_Cnt_reg_n_0_[5]\,
      I2 => Response_Size(4),
      I3 => \Cmd_Cnt_reg_n_0_[4]\,
      O => \CRC_IN[6]_i_13_n_0\
    );
\CRC_IN[6]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Response_Size(3),
      I1 => \Cmd_Cnt_reg_n_0_[3]\,
      I2 => Response_Size(4),
      I3 => \Cmd_Cnt_reg_n_0_[2]\,
      O => \CRC_IN[6]_i_14_n_0\
    );
\CRC_IN[6]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Response_Size(4),
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      O => \CRC_IN[6]_i_15_n_0\
    );
\CRC_IN[6]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[6]\,
      I1 => Response_Size(4),
      I2 => \Cmd_Cnt_reg_n_0_[7]\,
      O => \CRC_IN[6]_i_16_n_0\
    );
\CRC_IN[6]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[4]\,
      I1 => Response_Size(4),
      I2 => \Cmd_Cnt_reg_n_0_[5]\,
      I3 => Response_Size(3),
      O => \CRC_IN[6]_i_17_n_0\
    );
\CRC_IN[6]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[3]\,
      I1 => Response_Size(3),
      I2 => \Cmd_Cnt_reg_n_0_[2]\,
      I3 => Response_Size(4),
      O => \CRC_IN[6]_i_18_n_0\
    );
\CRC_IN[6]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[0]\,
      I1 => Response_Size(4),
      I2 => \Cmd_Cnt_reg_n_0_[1]\,
      O => \CRC_IN[6]_i_19_n_0\
    );
\CRC_IN[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CRC_IN1(2),
      I1 => \CRC_IN[6]_i_7_n_0\,
      O => \CRC_IN[6]_i_2_n_0\
    );
\CRC_IN[6]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Response_Size(4),
      I1 => \Cmd_Cnt_reg_n_0_[2]\,
      O => \CRC_IN[6]_i_20_n_0\
    );
\CRC_IN[6]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Response_Size(4),
      I1 => \Cmd_Cnt_reg_n_0_[2]\,
      O => \CRC_IN[6]_i_21_n_0\
    );
\CRC_IN[6]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Response_Size(4),
      I1 => \Cmd_Cnt_reg_n_0_[0]\,
      O => \CRC_IN[6]_i_22_n_0\
    );
\CRC_IN[6]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[0]\,
      I1 => Response_Size(4),
      O => \CRC_IN[6]_i_23_n_0\
    );
\CRC_IN[6]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[2]\,
      I1 => Response_Size(4),
      I2 => \Cmd_Cnt_reg_n_0_[3]\,
      I3 => Response_Size(3),
      O => \CRC_IN[6]_i_24_n_0\
    );
\CRC_IN[6]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[2]\,
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      I2 => Response_Size(4),
      O => \CRC_IN[6]_i_25_n_0\
    );
\CRC_IN[6]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"36"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[0]\,
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      I2 => Response_Size(4),
      O => \CRC_IN[6]_i_26_n_0\
    );
\CRC_IN[6]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Response_Size(4),
      I1 => \Cmd_Cnt_reg_n_0_[0]\,
      O => \CRC_IN[6]_i_27_n_0\
    );
\CRC_IN[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => CRC_IN2(7),
      I1 => CRC_IN2(4),
      I2 => \CRC_IN_reg[6]_i_9_n_3\,
      I3 => CRC_IN2(3),
      I4 => \CRC_IN[6]_i_11_n_0\,
      O => \CRC_IN[6]_i_3_n_0\
    );
\CRC_IN[6]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[7]\,
      O => \CRC_IN[6]_i_30_n_0\
    );
\CRC_IN[6]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[6]\,
      I1 => Response_Size(4),
      O => \CRC_IN[6]_i_31_n_0\
    );
\CRC_IN[6]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[5]\,
      I1 => Response_Size(3),
      O => \CRC_IN[6]_i_32_n_0\
    );
\CRC_IN[6]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[4]\,
      I1 => Response_Size(4),
      O => \CRC_IN[6]_i_33_n_0\
    );
\CRC_IN[6]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[3]\,
      I1 => Response_Size(3),
      O => \CRC_IN[6]_i_34_n_0\
    );
\CRC_IN[6]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[2]\,
      I1 => Response_Size(4),
      O => \CRC_IN[6]_i_35_n_0\
    );
\CRC_IN[6]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[1]\,
      I1 => Response_Size(4),
      O => \CRC_IN[6]_i_36_n_0\
    );
\CRC_IN[6]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[0]\,
      I1 => Response_Size(4),
      O => \CRC_IN[6]_i_37_n_0\
    );
\CRC_IN[6]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[7]\,
      O => p_1_out(7)
    );
\CRC_IN[6]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Response_Size(3),
      I1 => \Cmd_Cnt_reg_n_0_[5]\,
      O => \CRC_IN[6]_i_39_n_0\
    );
\CRC_IN[6]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Response_Size(4),
      I1 => \Cmd_Cnt_reg_n_0_[4]\,
      O => \CRC_IN[6]_i_40_n_0\
    );
\CRC_IN[6]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Response_Size(3),
      I1 => \Cmd_Cnt_reg_n_0_[3]\,
      O => \CRC_IN[6]_i_41_n_0\
    );
\CRC_IN[6]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[6]\,
      I1 => Response_Size(4),
      I2 => \Cmd_Cnt_reg_n_0_[7]\,
      O => \CRC_IN[6]_i_42_n_0\
    );
\CRC_IN[6]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[5]\,
      I1 => Response_Size(3),
      I2 => \Cmd_Cnt_reg_n_0_[6]\,
      I3 => Response_Size(4),
      O => \CRC_IN[6]_i_43_n_0\
    );
\CRC_IN[6]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[4]\,
      I1 => Response_Size(4),
      I2 => \Cmd_Cnt_reg_n_0_[5]\,
      I3 => Response_Size(3),
      O => \CRC_IN[6]_i_44_n_0\
    );
\CRC_IN[6]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[3]\,
      I1 => Response_Size(3),
      I2 => \Cmd_Cnt_reg_n_0_[4]\,
      I3 => Response_Size(4),
      O => \CRC_IN[6]_i_45_n_0\
    );
\CRC_IN[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => state(0),
      I1 => state(3),
      I2 => state(2),
      I3 => \CRC_IN[5]_i_3_n_0\,
      O => \CRC_IN[6]_i_6_n_0\
    );
\CRC_IN[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => CRC_IN1(4),
      I1 => CRC_IN1(5),
      I2 => CRC_IN1(3),
      I3 => \CRC_IN_reg[6]_i_29_n_3\,
      I4 => CRC_IN1(7),
      I5 => CRC_IN1(6),
      O => \CRC_IN[6]_i_7_n_0\
    );
\CRC_IN_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_IN(0),
      CLR => RST_IN0,
      D => sd_cmd_dat_i_IBUF,
      Q => \CRC_IN_reg_n_0_[0]\
    );
\CRC_IN_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_IN(1),
      CLR => RST_IN0,
      D => sd_cmd_dat_i_IBUF,
      Q => \CRC_IN_reg_n_0_[1]\
    );
\CRC_IN_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_IN(2),
      CLR => RST_IN0,
      D => sd_cmd_dat_i_IBUF,
      Q => \CRC_IN_reg_n_0_[2]\
    );
\CRC_IN_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_IN(3),
      CLR => RST_IN0,
      D => sd_cmd_dat_i_IBUF,
      Q => \CRC_IN_reg_n_0_[3]\
    );
\CRC_IN_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_IN(4),
      CLR => RST_IN0,
      D => sd_cmd_dat_i_IBUF,
      Q => \CRC_IN_reg_n_0_[4]\
    );
\CRC_IN_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_IN(5),
      CLR => RST_IN0,
      D => sd_cmd_dat_i_IBUF,
      Q => \CRC_IN_reg_n_0_[5]\
    );
\CRC_IN_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => CRC_IN(6),
      CLR => RST_IN0,
      D => sd_cmd_dat_i_IBUF,
      Q => \CRC_IN_reg_n_0_[6]\
    );
\CRC_IN_reg[6]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \CRC_IN_reg[6]_i_10_n_0\,
      CO(2) => \CRC_IN_reg[6]_i_10_n_1\,
      CO(1) => \CRC_IN_reg[6]_i_10_n_2\,
      CO(0) => \CRC_IN_reg[6]_i_10_n_3\,
      CYINIT => '1',
      DI(3) => \Cmd_Cnt_reg_n_0_[3]\,
      DI(2) => \Cmd_Cnt_reg_n_0_[2]\,
      DI(1) => \Cmd_Cnt_reg_n_0_[1]\,
      DI(0) => \Cmd_Cnt_reg_n_0_[0]\,
      O(3 downto 0) => CRC_IN2(3 downto 0),
      S(3) => \CRC_IN[6]_i_34_n_0\,
      S(2) => \CRC_IN[6]_i_35_n_0\,
      S(1) => \CRC_IN[6]_i_36_n_0\,
      S(0) => \CRC_IN[6]_i_37_n_0\
    );
\CRC_IN_reg[6]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \CRC_IN_reg[6]_i_5_n_0\,
      CO(3) => \CRC_IN_reg[6]_i_28_n_0\,
      CO(2) => \CRC_IN_reg[6]_i_28_n_1\,
      CO(1) => \CRC_IN_reg[6]_i_28_n_2\,
      CO(0) => \CRC_IN_reg[6]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => p_1_out(7),
      DI(2) => \CRC_IN[6]_i_39_n_0\,
      DI(1) => \CRC_IN[6]_i_40_n_0\,
      DI(0) => \CRC_IN[6]_i_41_n_0\,
      O(3 downto 0) => CRC_IN1(7 downto 4),
      S(3) => \CRC_IN[6]_i_42_n_0\,
      S(2) => \CRC_IN[6]_i_43_n_0\,
      S(1) => \CRC_IN[6]_i_44_n_0\,
      S(0) => \CRC_IN[6]_i_45_n_0\
    );
\CRC_IN_reg[6]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \CRC_IN_reg[6]_i_28_n_0\,
      CO(3 downto 1) => \NLW_CRC_IN_reg[6]_i_29_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \CRC_IN_reg[6]_i_29_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CRC_IN_reg[6]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\CRC_IN_reg[6]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \CRC_IN_reg[6]_i_4_n_0\,
      CO(2) => \CRC_IN_reg[6]_i_4_n_1\,
      CO(1) => \CRC_IN_reg[6]_i_4_n_2\,
      CO(0) => \CRC_IN_reg[6]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \CRC_IN[6]_i_12_n_0\,
      DI(2) => \CRC_IN[6]_i_13_n_0\,
      DI(1) => \CRC_IN[6]_i_14_n_0\,
      DI(0) => \CRC_IN[6]_i_15_n_0\,
      O(3 downto 0) => \NLW_CRC_IN_reg[6]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \CRC_IN[6]_i_16_n_0\,
      S(2) => \CRC_IN[6]_i_17_n_0\,
      S(1) => \CRC_IN[6]_i_18_n_0\,
      S(0) => \CRC_IN[6]_i_19_n_0\
    );
\CRC_IN_reg[6]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \CRC_IN_reg[6]_i_5_n_0\,
      CO(2) => \CRC_IN_reg[6]_i_5_n_1\,
      CO(1) => \CRC_IN_reg[6]_i_5_n_2\,
      CO(0) => \CRC_IN_reg[6]_i_5_n_3\,
      CYINIT => '1',
      DI(3) => \CRC_IN[6]_i_20_n_0\,
      DI(2) => \CRC_IN[6]_i_21_n_0\,
      DI(1) => \CRC_IN[6]_i_22_n_0\,
      DI(0) => \CRC_IN[6]_i_23_n_0\,
      O(3 downto 0) => CRC_IN1(3 downto 0),
      S(3) => \CRC_IN[6]_i_24_n_0\,
      S(2) => \CRC_IN[6]_i_25_n_0\,
      S(1) => \CRC_IN[6]_i_26_n_0\,
      S(0) => \CRC_IN[6]_i_27_n_0\
    );
\CRC_IN_reg[6]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \CRC_IN_reg[6]_i_10_n_0\,
      CO(3) => \CRC_IN_reg[6]_i_8_n_0\,
      CO(2) => \CRC_IN_reg[6]_i_8_n_1\,
      CO(1) => \CRC_IN_reg[6]_i_8_n_2\,
      CO(0) => \CRC_IN_reg[6]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \Cmd_Cnt_reg_n_0_[7]\,
      DI(2) => \Cmd_Cnt_reg_n_0_[6]\,
      DI(1) => \Cmd_Cnt_reg_n_0_[5]\,
      DI(0) => \Cmd_Cnt_reg_n_0_[4]\,
      O(3 downto 0) => CRC_IN2(7 downto 4),
      S(3) => \CRC_IN[6]_i_30_n_0\,
      S(2) => \CRC_IN[6]_i_31_n_0\,
      S(1) => \CRC_IN[6]_i_32_n_0\,
      S(0) => \CRC_IN[6]_i_33_n_0\
    );
\CRC_IN_reg[6]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \CRC_IN_reg[6]_i_8_n_0\,
      CO(3 downto 1) => \NLW_CRC_IN_reg[6]_i_9_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \CRC_IN_reg[6]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_CRC_IN_reg[6]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
CRC_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => state(4),
      I2 => CRC_OUT_i_2_n_0,
      I3 => CRC_OUT_i_3_n_0,
      I4 => CRC_OUT_reg_n_0,
      O => CRC_OUT_i_1_n_0
    );
CRC_OUT_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F5050303F5F5F"
    )
        port map (
      I0 => CRC_OUT_i_19_n_0,
      I1 => CRC_OUT_i_20_n_0,
      I2 => CRC_OUT_i_16_n_0,
      I3 => CRC_OUT_i_21_n_0,
      I4 => cmd_out_o_i_10_n_0,
      I5 => CRC_OUT_i_22_n_0,
      O => CRC_OUT_i_10_n_0
    );
CRC_OUT_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[0]\,
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      I2 => \Cmd_Cnt_reg_n_0_[2]\,
      O => CRC_OUT_i_11_n_0
    );
CRC_OUT_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CAF0CA0"
    )
        port map (
      I0 => In_Buff(37),
      I1 => In_Buff(36),
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      I3 => \Cmd_Cnt_reg_n_0_[1]\,
      I4 => In_Buff(38),
      O => CRC_OUT_i_12_n_0
    );
CRC_OUT_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => In_Buff(33),
      I1 => In_Buff(32),
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      I3 => \Cmd_Cnt_reg_n_0_[1]\,
      I4 => In_Buff(35),
      I5 => In_Buff(34),
      O => CRC_OUT_i_13_n_0
    );
CRC_OUT_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => In_Buff(25),
      I1 => In_Buff(24),
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      I3 => \Cmd_Cnt_reg_n_0_[1]\,
      I4 => In_Buff(27),
      I5 => In_Buff(26),
      O => CRC_OUT_i_14_n_0
    );
CRC_OUT_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => In_Buff(29),
      I1 => In_Buff(28),
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      I3 => \Cmd_Cnt_reg_n_0_[1]\,
      I4 => In_Buff(31),
      I5 => In_Buff(30),
      O => CRC_OUT_i_15_n_0
    );
CRC_OUT_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[3]\,
      I1 => \Cmd_Cnt_reg_n_0_[2]\,
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      I3 => \Cmd_Cnt_reg_n_0_[1]\,
      O => CRC_OUT_i_16_n_0
    );
CRC_OUT_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => In_Buff(17),
      I1 => In_Buff(16),
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      I3 => \Cmd_Cnt_reg_n_0_[1]\,
      I4 => In_Buff(19),
      I5 => In_Buff(18),
      O => CRC_OUT_i_17_n_0
    );
CRC_OUT_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => In_Buff(21),
      I1 => In_Buff(20),
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      I3 => \Cmd_Cnt_reg_n_0_[1]\,
      I4 => In_Buff(23),
      I5 => In_Buff(22),
      O => CRC_OUT_i_18_n_0
    );
CRC_OUT_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => In_Buff(9),
      I1 => In_Buff(8),
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      I3 => \Cmd_Cnt_reg_n_0_[1]\,
      I4 => In_Buff(11),
      I5 => In_Buff(10),
      O => CRC_OUT_i_19_n_0
    );
CRC_OUT_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => CRC_OUT_reg_i_4_n_0,
      I1 => CRC_OUT_i_5_n_0,
      I2 => CRC_OUT_reg_i_6_n_0,
      I3 => Crc_Buffering_reg_n_0,
      I4 => cmd_out_o_i_8_n_0,
      O => CRC_OUT_i_2_n_0
    );
CRC_OUT_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => In_Buff(13),
      I1 => In_Buff(12),
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      I3 => \Cmd_Cnt_reg_n_0_[1]\,
      I4 => In_Buff(15),
      I5 => In_Buff(14),
      O => CRC_OUT_i_20_n_0
    );
CRC_OUT_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => In_Buff(5),
      I1 => In_Buff(4),
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      I3 => \Cmd_Cnt_reg_n_0_[1]\,
      I4 => In_Buff(7),
      I5 => In_Buff(6),
      O => CRC_OUT_i_21_n_0
    );
CRC_OUT_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => In_Buff(1),
      I1 => In_Buff(0),
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      I3 => \Cmd_Cnt_reg_n_0_[1]\,
      I4 => In_Buff(3),
      I5 => In_Buff(2),
      O => CRC_OUT_i_22_n_0
    );
CRC_OUT_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003280028"
    )
        port map (
      I0 => CRC_Enable_i_3_n_0,
      I1 => state(7),
      I2 => state(2),
      I3 => state(4),
      I4 => \CRC_IN_reg[6]_i_4_n_0\,
      I5 => CRC_OUT_i_7_n_0,
      O => CRC_OUT_i_3_n_0
    );
CRC_OUT_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555556AAA"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[5]\,
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      I3 => \Cmd_Cnt_reg_n_0_[2]\,
      I4 => \Cmd_Cnt_reg_n_0_[3]\,
      I5 => \Cmd_Cnt_reg_n_0_[4]\,
      O => CRC_OUT_i_5_n_0
    );
CRC_OUT_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \state[1]_i_3_n_0\,
      I1 => state(3),
      I2 => state(5),
      I3 => state(8),
      I4 => state(1),
      I5 => state(0),
      O => CRC_OUT_i_7_n_0
    );
CRC_OUT_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA9555"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[4]\,
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      I3 => \Cmd_Cnt_reg_n_0_[2]\,
      I4 => \Cmd_Cnt_reg_n_0_[3]\,
      O => CRC_OUT_i_8_n_0
    );
CRC_OUT_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => CRC_OUT_i_14_n_0,
      I1 => CRC_OUT_i_15_n_0,
      I2 => CRC_OUT_i_16_n_0,
      I3 => CRC_OUT_i_17_n_0,
      I4 => CRC_OUT_i_11_n_0,
      I5 => CRC_OUT_i_18_n_0,
      O => CRC_OUT_i_9_n_0
    );
CRC_OUT_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => CRC_OUT_i_1_n_0,
      Q => CRC_OUT_reg_n_0
    );
CRC_OUT_reg_i_4: unisim.vcomponents.MUXF7
     port map (
      I0 => CRC_OUT_i_9_n_0,
      I1 => CRC_OUT_i_10_n_0,
      O => CRC_OUT_reg_i_4_n_0,
      S => CRC_OUT_i_8_n_0
    );
CRC_OUT_reg_i_6: unisim.vcomponents.MUXF7
     port map (
      I0 => CRC_OUT_i_12_n_0,
      I1 => CRC_OUT_i_13_n_0,
      O => CRC_OUT_reg_i_6_n_0,
      S => CRC_OUT_i_11_n_0
    );
CRC_RST_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00010000"
    )
        port map (
      I0 => state(6),
      I1 => state(9),
      I2 => state(0),
      I3 => CRC_RST_i_2_n_0,
      I4 => CRC_RST,
      I5 => CRC_RST_reg_n_0,
      O => CRC_RST_i_1_n_0
    );
CRC_RST_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCC0CCCCC044"
    )
        port map (
      I0 => CRC_RST_i_4_n_0,
      I1 => \Cmd_Cnt[7]_i_9_n_0\,
      I2 => \Cmd_Cnt[7]_i_10_n_0\,
      I3 => state(1),
      I4 => state(7),
      I5 => state(2),
      O => CRC_RST_i_2_n_0
    );
CRC_RST_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0A0B0B"
    )
        port map (
      I0 => state(3),
      I1 => state(4),
      I2 => state(2),
      I3 => state(5),
      I4 => state(7),
      O => CRC_RST
    );
CRC_RST_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => state(5),
      I1 => state(4),
      I2 => state(3),
      I3 => state(8),
      O => CRC_RST_i_4_n_0
    );
CRC_RST_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => CRC_RST_i_1_n_0,
      PRE => RST_IN0,
      Q => CRC_RST_reg_n_0
    );
CRC_Valid_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => CRC_7_n_0,
      Q => CRC_Valid_reg_n_0
    );
\Cmd_Cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550001"
    )
        port map (
      I0 => state(1),
      I1 => \Cmd_Cnt_reg_n_0_[0]\,
      I2 => state(5),
      I3 => state(8),
      I4 => state(3),
      O => \Cmd_Cnt[0]_i_1_n_0\
    );
\Cmd_Cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000006"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[1]\,
      I1 => \Cmd_Cnt_reg_n_0_[0]\,
      I2 => state(3),
      I3 => state(5),
      I4 => state(8),
      I5 => state(1),
      O => Cmd_Cnt(1)
    );
\Cmd_Cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[2]\,
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      I3 => \Cmd_Cnt[7]_i_7_n_0\,
      O => Cmd_Cnt(2)
    );
\Cmd_Cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[1]\,
      I1 => \Cmd_Cnt_reg_n_0_[0]\,
      I2 => \Cmd_Cnt_reg_n_0_[2]\,
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      I4 => \Cmd_Cnt[7]_i_7_n_0\,
      O => Cmd_Cnt(3)
    );
\Cmd_Cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => \Cmd_Cnt[7]_i_7_n_0\,
      I1 => \Cmd_Cnt_reg_n_0_[3]\,
      I2 => \Cmd_Cnt_reg_n_0_[2]\,
      I3 => \Cmd_Cnt_reg_n_0_[0]\,
      I4 => \Cmd_Cnt_reg_n_0_[1]\,
      I5 => \Cmd_Cnt_reg_n_0_[4]\,
      O => Cmd_Cnt(4)
    );
\Cmd_Cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550400"
    )
        port map (
      I0 => \Cmd_Cnt[7]_i_7_n_0\,
      I1 => \Cmd_Cnt_reg_n_0_[4]\,
      I2 => \Cmd_Cnt[6]_i_2_n_0\,
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      I4 => \Cmd_Cnt_reg_n_0_[5]\,
      O => Cmd_Cnt(5)
    );
\Cmd_Cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515555500400000"
    )
        port map (
      I0 => \Cmd_Cnt[7]_i_7_n_0\,
      I1 => \Cmd_Cnt_reg_n_0_[5]\,
      I2 => \Cmd_Cnt_reg_n_0_[3]\,
      I3 => \Cmd_Cnt[6]_i_2_n_0\,
      I4 => \Cmd_Cnt_reg_n_0_[4]\,
      I5 => \Cmd_Cnt_reg_n_0_[6]\,
      O => Cmd_Cnt(6)
    );
\Cmd_Cnt[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[1]\,
      I1 => \Cmd_Cnt_reg_n_0_[0]\,
      I2 => \Cmd_Cnt_reg_n_0_[2]\,
      O => \Cmd_Cnt[6]_i_2_n_0\
    );
\Cmd_Cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF000000FE00"
    )
        port map (
      I0 => \Cmd_Cnt[7]_i_3_n_0\,
      I1 => \Cmd_Cnt[7]_i_4_n_0\,
      I2 => \Cmd_Cnt[7]_i_5_n_0\,
      I3 => \state[1]_i_3_n_0\,
      I4 => state(0),
      I5 => \Cmd_Cnt[7]_i_6_n_0\,
      O => \Cmd_Cnt[7]_i_1_n_0\
    );
\Cmd_Cnt[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => state(4),
      I1 => state(8),
      I2 => state(5),
      I3 => state(3),
      O => \Cmd_Cnt[7]_i_10_n_0\
    );
\Cmd_Cnt[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      O => \Cmd_Cnt[7]_i_11_n_0\
    );
\Cmd_Cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => \Cmd_Cnt[7]_i_7_n_0\,
      I1 => \Cmd_Cnt_reg_n_0_[4]\,
      I2 => \Cmd_Cnt[7]_i_8_n_0\,
      I3 => \Cmd_Cnt_reg_n_0_[5]\,
      I4 => \Cmd_Cnt_reg_n_0_[6]\,
      I5 => \Cmd_Cnt_reg_n_0_[7]\,
      O => Cmd_Cnt(7)
    );
\Cmd_Cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444555544445F55"
    )
        port map (
      I0 => \Cmd_Cnt[7]_i_9_n_0\,
      I1 => Crc_Buffering_reg_n_0,
      I2 => \Cmd_Cnt[7]_i_10_n_0\,
      I3 => state(1),
      I4 => state(7),
      I5 => state(2),
      O => \Cmd_Cnt[7]_i_3_n_0\
    );
\Cmd_Cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => state(7),
      I3 => Crc_Buffering_reg_n_0,
      I4 => state(4),
      I5 => FSM_ACK_i_2_n_0,
      O => \Cmd_Cnt[7]_i_4_n_0\
    );
\Cmd_Cnt[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => state(8),
      I1 => state(3),
      I2 => state(4),
      I3 => state(5),
      I4 => \Cmd_Cnt[7]_i_11_n_0\,
      I5 => state(7),
      O => \Cmd_Cnt[7]_i_5_n_0\
    );
\Cmd_Cnt[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => state(0),
      I1 => state(7),
      I2 => state(2),
      I3 => state(4),
      I4 => state(1),
      I5 => FSM_ACK_i_2_n_0,
      O => \Cmd_Cnt[7]_i_6_n_0\
    );
\Cmd_Cnt[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => state(1),
      I1 => state(8),
      I2 => state(5),
      I3 => state(3),
      O => \Cmd_Cnt[7]_i_7_n_0\
    );
\Cmd_Cnt[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[3]\,
      I1 => \Cmd_Cnt_reg_n_0_[2]\,
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      I3 => \Cmd_Cnt_reg_n_0_[1]\,
      O => \Cmd_Cnt[7]_i_8_n_0\
    );
\Cmd_Cnt[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFDFDDF"
    )
        port map (
      I0 => \Cmd_Cnt[7]_i_11_n_0\,
      I1 => state(3),
      I2 => state(5),
      I3 => state(8),
      I4 => state(7),
      I5 => state(4),
      O => \Cmd_Cnt[7]_i_9_n_0\
    );
\Cmd_Cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Cmd_Cnt[7]_i_1_n_0\,
      CLR => RST_IN0,
      D => \Cmd_Cnt[0]_i_1_n_0\,
      Q => \Cmd_Cnt_reg_n_0_[0]\
    );
\Cmd_Cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Cmd_Cnt[7]_i_1_n_0\,
      CLR => RST_IN0,
      D => Cmd_Cnt(1),
      Q => \Cmd_Cnt_reg_n_0_[1]\
    );
\Cmd_Cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Cmd_Cnt[7]_i_1_n_0\,
      CLR => RST_IN0,
      D => Cmd_Cnt(2),
      Q => \Cmd_Cnt_reg_n_0_[2]\
    );
\Cmd_Cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Cmd_Cnt[7]_i_1_n_0\,
      CLR => RST_IN0,
      D => Cmd_Cnt(3),
      Q => \Cmd_Cnt_reg_n_0_[3]\
    );
\Cmd_Cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Cmd_Cnt[7]_i_1_n_0\,
      CLR => RST_IN0,
      D => Cmd_Cnt(4),
      Q => \Cmd_Cnt_reg_n_0_[4]\
    );
\Cmd_Cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Cmd_Cnt[7]_i_1_n_0\,
      CLR => RST_IN0,
      D => Cmd_Cnt(5),
      Q => \Cmd_Cnt_reg_n_0_[5]\
    );
\Cmd_Cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Cmd_Cnt[7]_i_1_n_0\,
      CLR => RST_IN0,
      D => Cmd_Cnt(6),
      Q => \Cmd_Cnt_reg_n_0_[6]\
    );
\Cmd_Cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Cmd_Cnt[7]_i_1_n_0\,
      CLR => RST_IN0,
      D => Cmd_Cnt(7),
      Q => \Cmd_Cnt_reg_n_0_[7]\
    );
Crc_Buffering_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FEFB0012"
    )
        port map (
      I0 => state(7),
      I1 => state(8),
      I2 => state(2),
      I3 => state(3),
      I4 => Crc_Buffering_reg_n_0,
      I5 => Crc_Buffering_i_2_n_0,
      O => Crc_Buffering_i_1_n_0
    );
Crc_Buffering_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => state(4),
      I1 => state(5),
      I2 => state(6),
      I3 => state(0),
      I4 => state(1),
      I5 => state(9),
      O => Crc_Buffering_i_2_n_0
    );
Crc_Buffering_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => Crc_Buffering_i_1_n_0,
      Q => Crc_Buffering_reg_n_0
    );
DECODER_ACK_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^req_internal_in\,
      O => DECODER_ACK_i_1_n_0
    );
DECODER_ACK_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => DECODER_ACK_i_1_n_0,
      PRE => RST_IN0,
      Q => \^decoder_ack\
    );
\Delay_Cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F10"
    )
        port map (
      I0 => state(1),
      I1 => state(4),
      I2 => \Delay_Cnt[2]_i_2_n_0\,
      I3 => \Delay_Cnt_reg_n_0_[0]\,
      O => \Delay_Cnt[0]_i_1_n_0\
    );
\Delay_Cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF1000"
    )
        port map (
      I0 => state(1),
      I1 => state(4),
      I2 => \Delay_Cnt_reg_n_0_[0]\,
      I3 => \Delay_Cnt[2]_i_2_n_0\,
      I4 => \Delay_Cnt_reg_n_0_[1]\,
      O => \Delay_Cnt[1]_i_1_n_0\
    );
\Delay_Cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111FFFF10000000"
    )
        port map (
      I0 => state(1),
      I1 => state(4),
      I2 => \Delay_Cnt_reg_n_0_[0]\,
      I3 => \Delay_Cnt_reg_n_0_[1]\,
      I4 => \Delay_Cnt[2]_i_2_n_0\,
      I5 => \Delay_Cnt_reg_n_0_[2]\,
      O => \Delay_Cnt[2]_i_1_n_0\
    );
\Delay_Cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \Delay_Cnt[2]_i_3_n_0\,
      I1 => state(7),
      I2 => state(2),
      I3 => state(0),
      I4 => state(9),
      I5 => state(6),
      O => \Delay_Cnt[2]_i_2_n_0\
    );
\Delay_Cnt[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000050005051A"
    )
        port map (
      I0 => state(1),
      I1 => \Delay_Cnt[2]_i_4_n_0\,
      I2 => state(3),
      I3 => state(8),
      I4 => state(5),
      I5 => state(4),
      O => \Delay_Cnt[2]_i_3_n_0\
    );
\Delay_Cnt[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \Delay_Cnt_reg_n_0_[1]\,
      I1 => \Delay_Cnt_reg_n_0_[0]\,
      I2 => \Delay_Cnt_reg_n_0_[2]\,
      O => \Delay_Cnt[2]_i_4_n_0\
    );
\Delay_Cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Delay_Cnt[0]_i_1_n_0\,
      Q => \Delay_Cnt_reg_n_0_[0]\
    );
\Delay_Cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Delay_Cnt[1]_i_1_n_0\,
      Q => \Delay_Cnt_reg_n_0_[1]\
    );
\Delay_Cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Delay_Cnt[2]_i_1_n_0\,
      Q => \Delay_Cnt_reg_n_0_[2]\
    );
\ERR_INT_REG[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => cmd_in_host(32),
      I1 => cmd_out_master(32),
      I2 => cmd_out_master(34),
      I3 => cmd_in_host(34),
      I4 => cmd_out_master(33),
      I5 => cmd_in_host(33),
      O => \CMD_OUT_reg[32]_0\
    );
FSM_ACK_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE0000000E"
    )
        port map (
      I0 => state(9),
      I1 => state(6),
      I2 => FSM_ACK_i_2_n_0,
      I3 => state(4),
      I4 => FSM_ACK_i_3_n_0,
      I5 => \^fsm_ack_reg_0\,
      O => FSM_ACK_i_1_n_0
    );
FSM_ACK_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => state(3),
      I1 => state(5),
      I2 => state(8),
      O => FSM_ACK_i_2_n_0
    );
FSM_ACK_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEE9"
    )
        port map (
      I0 => state(2),
      I1 => state(7),
      I2 => state(9),
      I3 => state(6),
      I4 => state(0),
      I5 => state(1),
      O => FSM_ACK_i_3_n_0
    );
FSM_ACK_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => FSM_ACK_i_1_n_0,
      PRE => RST_IN0,
      Q => \^fsm_ack_reg_0\
    );
\FSM_onehot_state[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^start_dat_t\(1),
      I1 => \^start_dat_t\(0),
      O => \st_dat_t_reg[1]_0\
    );
\In_Buff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(0),
      Q => In_Buff(0)
    );
\In_Buff_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(10),
      Q => In_Buff(10)
    );
\In_Buff_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(11),
      Q => In_Buff(11)
    );
\In_Buff_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(12),
      Q => In_Buff(12)
    );
\In_Buff_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(13),
      Q => In_Buff(13)
    );
\In_Buff_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(14),
      Q => In_Buff(14)
    );
\In_Buff_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(15),
      Q => In_Buff(15)
    );
\In_Buff_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(16),
      Q => In_Buff(16)
    );
\In_Buff_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(17),
      Q => In_Buff(17)
    );
\In_Buff_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(18),
      Q => In_Buff(18)
    );
\In_Buff_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(19),
      Q => In_Buff(19)
    );
\In_Buff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(1),
      Q => In_Buff(1)
    );
\In_Buff_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(20),
      Q => In_Buff(20)
    );
\In_Buff_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(21),
      Q => In_Buff(21)
    );
\In_Buff_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(22),
      Q => In_Buff(22)
    );
\In_Buff_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(23),
      Q => In_Buff(23)
    );
\In_Buff_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(24),
      Q => In_Buff(24)
    );
\In_Buff_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(25),
      Q => In_Buff(25)
    );
\In_Buff_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(26),
      Q => In_Buff(26)
    );
\In_Buff_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(27),
      Q => In_Buff(27)
    );
\In_Buff_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(28),
      Q => In_Buff(28)
    );
\In_Buff_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(29),
      Q => In_Buff(29)
    );
\In_Buff_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(2),
      Q => In_Buff(2)
    );
\In_Buff_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(30),
      Q => In_Buff(30)
    );
\In_Buff_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(31),
      Q => In_Buff(31)
    );
\In_Buff_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(32),
      Q => In_Buff(32)
    );
\In_Buff_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(33),
      Q => In_Buff(33)
    );
\In_Buff_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(34),
      Q => In_Buff(34)
    );
\In_Buff_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(35),
      Q => In_Buff(35)
    );
\In_Buff_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(36),
      Q => In_Buff(36)
    );
\In_Buff_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(37),
      Q => In_Buff(37)
    );
\In_Buff_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(38),
      Q => In_Buff(38)
    );
\In_Buff_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(3),
      Q => In_Buff(3)
    );
\In_Buff_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(4),
      Q => In_Buff(4)
    );
\In_Buff_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(5),
      Q => In_Buff(5)
    );
\In_Buff_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(6),
      Q => In_Buff(6)
    );
\In_Buff_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(7),
      Q => In_Buff(7)
    );
\In_Buff_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(8),
      Q => In_Buff(8)
    );
\In_Buff_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => cmd_out_master(9),
      Q => In_Buff(9)
    );
\Out_Buff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[37]_i_3_n_0\,
      I2 => \Out_Buff[31]_i_3_n_0\,
      I3 => \Out_Buff[0]_i_2_n_0\,
      I4 => \Out_Buff_reg_n_0_[0]\,
      O => \Out_Buff[0]_i_1_n_0\
    );
\Out_Buff[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[4]\,
      I1 => \word_select_counter_reg_n_0_[3]\,
      I2 => \word_select_counter_reg_n_0_[0]\,
      I3 => \word_select_counter_reg_n_0_[1]\,
      I4 => \word_select_counter_reg_n_0_[2]\,
      I5 => \Out_Buff[36]_i_2_n_0\,
      O => \Out_Buff[0]_i_2_n_0\
    );
\Out_Buff[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[31]_i_3_n_0\,
      I2 => \Out_Buff[37]_i_3_n_0\,
      I3 => \Out_Buff[10]_i_2_n_0\,
      I4 => \Out_Buff_reg_n_0_[10]\,
      O => \Out_Buff[10]_i_1_n_0\
    );
\Out_Buff[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFFFF"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[0]\,
      I1 => \word_select_counter_reg_n_0_[1]\,
      I2 => \word_select_counter_reg_n_0_[2]\,
      I3 => \Out_Buff[36]_i_2_n_0\,
      I4 => \word_select_counter_reg_n_0_[4]\,
      I5 => \word_select_counter_reg_n_0_[3]\,
      O => \Out_Buff[10]_i_2_n_0\
    );
\Out_Buff[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[31]_i_3_n_0\,
      I2 => \Out_Buff[37]_i_3_n_0\,
      I3 => \Out_Buff[11]_i_2_n_0\,
      I4 => \Out_Buff_reg_n_0_[11]\,
      O => \Out_Buff[11]_i_1_n_0\
    );
\Out_Buff[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[0]\,
      I1 => \word_select_counter_reg_n_0_[1]\,
      I2 => \word_select_counter_reg_n_0_[2]\,
      I3 => \Out_Buff[36]_i_2_n_0\,
      I4 => \word_select_counter_reg_n_0_[4]\,
      I5 => \word_select_counter_reg_n_0_[3]\,
      O => \Out_Buff[11]_i_2_n_0\
    );
\Out_Buff[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[37]_i_3_n_0\,
      I2 => \Out_Buff[31]_i_3_n_0\,
      I3 => \Out_Buff[12]_i_2_n_0\,
      I4 => \Out_Buff_reg_n_0_[12]\,
      O => \Out_Buff[12]_i_1_n_0\
    );
\Out_Buff[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
        port map (
      I0 => \Out_Buff[36]_i_2_n_0\,
      I1 => \word_select_counter_reg_n_0_[2]\,
      I2 => \word_select_counter_reg_n_0_[0]\,
      I3 => \word_select_counter_reg_n_0_[1]\,
      I4 => \word_select_counter_reg_n_0_[4]\,
      I5 => \word_select_counter_reg_n_0_[3]\,
      O => \Out_Buff[12]_i_2_n_0\
    );
\Out_Buff[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[37]_i_3_n_0\,
      I2 => \Out_Buff[31]_i_3_n_0\,
      I3 => \Out_Buff[13]_i_2_n_0\,
      I4 => \Out_Buff_reg_n_0_[13]\,
      O => \Out_Buff[13]_i_1_n_0\
    );
\Out_Buff[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[2]\,
      I1 => \word_select_counter_reg_n_0_[1]\,
      I2 => \word_select_counter_reg_n_0_[0]\,
      I3 => \Out_Buff[36]_i_2_n_0\,
      I4 => \word_select_counter_reg_n_0_[4]\,
      I5 => \word_select_counter_reg_n_0_[3]\,
      O => \Out_Buff[13]_i_2_n_0\
    );
\Out_Buff[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[31]_i_3_n_0\,
      I2 => \Out_Buff[37]_i_3_n_0\,
      I3 => \Out_Buff[14]_i_2_n_0\,
      I4 => \Out_Buff_reg_n_0_[14]\,
      O => \Out_Buff[14]_i_1_n_0\
    );
\Out_Buff[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[2]\,
      I1 => \word_select_counter_reg_n_0_[0]\,
      I2 => \word_select_counter_reg_n_0_[1]\,
      I3 => \Out_Buff[36]_i_2_n_0\,
      I4 => \word_select_counter_reg_n_0_[4]\,
      I5 => \word_select_counter_reg_n_0_[3]\,
      O => \Out_Buff[14]_i_2_n_0\
    );
\Out_Buff[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[37]_i_3_n_0\,
      I2 => \Out_Buff[31]_i_3_n_0\,
      I3 => \Out_Buff[15]_i_2_n_0\,
      I4 => \Out_Buff[15]_i_3_n_0\,
      I5 => \Out_Buff_reg_n_0_[15]\,
      O => \Out_Buff[15]_i_1_n_0\
    );
\Out_Buff[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[3]\,
      I1 => \word_select_counter_reg_n_0_[4]\,
      O => \Out_Buff[15]_i_2_n_0\
    );
\Out_Buff[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Out_Buff[36]_i_2_n_0\,
      I1 => \word_select_counter_reg_n_0_[1]\,
      I2 => \word_select_counter_reg_n_0_[0]\,
      I3 => \word_select_counter_reg_n_0_[2]\,
      O => \Out_Buff[15]_i_3_n_0\
    );
\Out_Buff[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[31]_i_3_n_0\,
      I2 => \Out_Buff[37]_i_3_n_0\,
      I3 => \Out_Buff[22]_i_2_n_0\,
      I4 => \Out_Buff[24]_i_2_n_0\,
      I5 => \Out_Buff_reg_n_0_[16]\,
      O => \Out_Buff[16]_i_1_n_0\
    );
\Out_Buff[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[31]_i_3_n_0\,
      I2 => \Out_Buff[37]_i_3_n_0\,
      I3 => \Out_Buff[25]_i_2_n_0\,
      I4 => \Out_Buff[22]_i_2_n_0\,
      I5 => \Out_Buff_reg_n_0_[17]\,
      O => \Out_Buff[17]_i_1_n_0\
    );
\Out_Buff[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[31]_i_3_n_0\,
      I2 => \Out_Buff[37]_i_3_n_0\,
      I3 => \Out_Buff[26]_i_2_n_0\,
      I4 => \Out_Buff[22]_i_2_n_0\,
      I5 => \Out_Buff_reg_n_0_[18]\,
      O => \Out_Buff[18]_i_1_n_0\
    );
\Out_Buff[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[31]_i_3_n_0\,
      I2 => \Out_Buff[37]_i_3_n_0\,
      I3 => \Out_Buff[27]_i_2_n_0\,
      I4 => \Out_Buff[22]_i_2_n_0\,
      I5 => \Out_Buff_reg_n_0_[19]\,
      O => \Out_Buff[19]_i_1_n_0\
    );
\Out_Buff[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[31]_i_3_n_0\,
      I2 => \Out_Buff[37]_i_3_n_0\,
      I3 => \Out_Buff[1]_i_2_n_0\,
      I4 => \Out_Buff_reg_n_0_[1]\,
      O => \Out_Buff[1]_i_1_n_0\
    );
\Out_Buff[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF7FFFFF"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[4]\,
      I1 => \word_select_counter_reg_n_0_[3]\,
      I2 => \word_select_counter_reg_n_0_[1]\,
      I3 => \word_select_counter_reg_n_0_[0]\,
      I4 => \word_select_counter_reg_n_0_[2]\,
      I5 => \Out_Buff[36]_i_2_n_0\,
      O => \Out_Buff[1]_i_2_n_0\
    );
\Out_Buff[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[37]_i_3_n_0\,
      I2 => \Out_Buff[31]_i_3_n_0\,
      I3 => \Out_Buff[22]_i_2_n_0\,
      I4 => \Out_Buff[28]_i_2_n_0\,
      I5 => \Out_Buff_reg_n_0_[20]\,
      O => \Out_Buff[20]_i_1_n_0\
    );
\Out_Buff[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[37]_i_3_n_0\,
      I2 => \Out_Buff[31]_i_3_n_0\,
      I3 => \Out_Buff[22]_i_2_n_0\,
      I4 => \Out_Buff[29]_i_2_n_0\,
      I5 => \Out_Buff_reg_n_0_[21]\,
      O => \Out_Buff[21]_i_1_n_0\
    );
\Out_Buff[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[37]_i_3_n_0\,
      I2 => \Out_Buff[31]_i_3_n_0\,
      I3 => \Out_Buff[22]_i_2_n_0\,
      I4 => \Out_Buff[30]_i_3_n_0\,
      I5 => \Out_Buff_reg_n_0_[22]\,
      O => \Out_Buff[22]_i_1_n_0\
    );
\Out_Buff[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[3]\,
      I1 => \word_select_counter_reg_n_0_[4]\,
      I2 => \Out_Buff[36]_i_2_n_0\,
      O => \Out_Buff[22]_i_2_n_0\
    );
\Out_Buff[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[37]_i_3_n_0\,
      I2 => \Out_Buff[31]_i_3_n_0\,
      I3 => \Out_Buff[23]_i_2_n_0\,
      I4 => \Out_Buff_reg_n_0_[23]\,
      O => \Out_Buff[23]_i_1_n_0\
    );
\Out_Buff[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[3]\,
      I1 => \word_select_counter_reg_n_0_[4]\,
      I2 => \word_select_counter_reg_n_0_[2]\,
      I3 => \word_select_counter_reg_n_0_[0]\,
      I4 => \word_select_counter_reg_n_0_[1]\,
      I5 => \Out_Buff[36]_i_2_n_0\,
      O => \Out_Buff[23]_i_2_n_0\
    );
\Out_Buff[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[31]_i_3_n_0\,
      I2 => \Out_Buff[37]_i_3_n_0\,
      I3 => \Out_Buff[30]_i_2_n_0\,
      I4 => \Out_Buff[24]_i_2_n_0\,
      I5 => \Out_Buff_reg_n_0_[24]\,
      O => \Out_Buff[24]_i_1_n_0\
    );
\Out_Buff[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[0]\,
      I1 => \word_select_counter_reg_n_0_[1]\,
      I2 => \word_select_counter_reg_n_0_[2]\,
      O => \Out_Buff[24]_i_2_n_0\
    );
\Out_Buff[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[31]_i_3_n_0\,
      I2 => \Out_Buff[37]_i_3_n_0\,
      I3 => \Out_Buff[30]_i_2_n_0\,
      I4 => \Out_Buff[25]_i_2_n_0\,
      I5 => \Out_Buff_reg_n_0_[25]\,
      O => \Out_Buff[25]_i_1_n_0\
    );
\Out_Buff[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[1]\,
      I1 => \word_select_counter_reg_n_0_[0]\,
      I2 => \word_select_counter_reg_n_0_[2]\,
      O => \Out_Buff[25]_i_2_n_0\
    );
\Out_Buff[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[31]_i_3_n_0\,
      I2 => \Out_Buff[37]_i_3_n_0\,
      I3 => \Out_Buff[30]_i_2_n_0\,
      I4 => \Out_Buff[26]_i_2_n_0\,
      I5 => \Out_Buff_reg_n_0_[26]\,
      O => \Out_Buff[26]_i_1_n_0\
    );
\Out_Buff[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[0]\,
      I1 => \word_select_counter_reg_n_0_[1]\,
      I2 => \word_select_counter_reg_n_0_[2]\,
      O => \Out_Buff[26]_i_2_n_0\
    );
\Out_Buff[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[31]_i_3_n_0\,
      I2 => \Out_Buff[37]_i_3_n_0\,
      I3 => \Out_Buff[30]_i_2_n_0\,
      I4 => \Out_Buff[27]_i_2_n_0\,
      I5 => \Out_Buff_reg_n_0_[27]\,
      O => \Out_Buff[27]_i_1_n_0\
    );
\Out_Buff[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[0]\,
      I1 => \word_select_counter_reg_n_0_[1]\,
      I2 => \word_select_counter_reg_n_0_[2]\,
      O => \Out_Buff[27]_i_2_n_0\
    );
\Out_Buff[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[37]_i_3_n_0\,
      I2 => \Out_Buff[31]_i_3_n_0\,
      I3 => \Out_Buff[30]_i_2_n_0\,
      I4 => \Out_Buff[28]_i_2_n_0\,
      I5 => \Out_Buff_reg_n_0_[28]\,
      O => \Out_Buff[28]_i_1_n_0\
    );
\Out_Buff[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[2]\,
      I1 => \word_select_counter_reg_n_0_[0]\,
      I2 => \word_select_counter_reg_n_0_[1]\,
      O => \Out_Buff[28]_i_2_n_0\
    );
\Out_Buff[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[37]_i_3_n_0\,
      I2 => \Out_Buff[31]_i_3_n_0\,
      I3 => \Out_Buff[29]_i_2_n_0\,
      I4 => \Out_Buff[30]_i_2_n_0\,
      I5 => \Out_Buff_reg_n_0_[29]\,
      O => \Out_Buff[29]_i_1_n_0\
    );
\Out_Buff[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[2]\,
      I1 => \word_select_counter_reg_n_0_[1]\,
      I2 => \word_select_counter_reg_n_0_[0]\,
      O => \Out_Buff[29]_i_2_n_0\
    );
\Out_Buff[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[31]_i_3_n_0\,
      I2 => \Out_Buff[37]_i_3_n_0\,
      I3 => \Out_Buff[2]_i_2_n_0\,
      I4 => \Out_Buff_reg_n_0_[2]\,
      O => \Out_Buff[2]_i_1_n_0\
    );
\Out_Buff[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF7FFFFF"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[4]\,
      I1 => \word_select_counter_reg_n_0_[3]\,
      I2 => \word_select_counter_reg_n_0_[0]\,
      I3 => \word_select_counter_reg_n_0_[1]\,
      I4 => \word_select_counter_reg_n_0_[2]\,
      I5 => \Out_Buff[36]_i_2_n_0\,
      O => \Out_Buff[2]_i_2_n_0\
    );
\Out_Buff[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[37]_i_3_n_0\,
      I2 => \Out_Buff[31]_i_3_n_0\,
      I3 => \Out_Buff[30]_i_2_n_0\,
      I4 => \Out_Buff[30]_i_3_n_0\,
      I5 => \Out_Buff_reg_n_0_[30]\,
      O => \Out_Buff[30]_i_1_n_0\
    );
\Out_Buff[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \Out_Buff[36]_i_2_n_0\,
      I1 => \word_select_counter_reg_n_0_[4]\,
      I2 => \word_select_counter_reg_n_0_[3]\,
      O => \Out_Buff[30]_i_2_n_0\
    );
\Out_Buff[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[2]\,
      I1 => \word_select_counter_reg_n_0_[0]\,
      I2 => \word_select_counter_reg_n_0_[1]\,
      O => \Out_Buff[30]_i_3_n_0\
    );
\Out_Buff[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[31]_i_2_n_0\,
      I2 => \Out_Buff[37]_i_3_n_0\,
      I3 => \Out_Buff[31]_i_3_n_0\,
      I4 => \Out_Buff_reg_n_0_[31]\,
      O => \Out_Buff[31]_i_1_n_0\
    );
\Out_Buff[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[4]\,
      I1 => \word_select_counter_reg_n_0_[3]\,
      I2 => \word_select_counter_reg_n_0_[2]\,
      I3 => \word_select_counter_reg_n_0_[0]\,
      I4 => \word_select_counter_reg_n_0_[1]\,
      I5 => \Out_Buff[36]_i_2_n_0\,
      O => \Out_Buff[31]_i_2_n_0\
    );
\Out_Buff[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0021100021000121"
    )
        port map (
      I0 => word_select(1),
      I1 => \Cmd_Cnt_reg_n_0_[7]\,
      I2 => \Cmd_Cnt_reg_n_0_[6]\,
      I3 => \Out_Buff[31]_i_4_n_0\,
      I4 => \Cmd_Cnt_reg_n_0_[5]\,
      I5 => word_select(0),
      O => \Out_Buff[31]_i_3_n_0\
    );
\Out_Buff[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[3]\,
      I1 => \Cmd_Cnt_reg_n_0_[4]\,
      O => \Out_Buff[31]_i_4_n_0\
    );
\Out_Buff[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[37]_i_3_n_0\,
      I2 => \Out_Buff[36]_i_2_n_0\,
      I3 => \Cmd_Cnt[6]_i_2_n_0\,
      I4 => \Out_Buff_reg_n_0_[32]\,
      O => \Out_Buff[32]_i_1_n_0\
    );
\Out_Buff[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[37]_i_3_n_0\,
      I2 => \Out_Buff[35]_i_2_n_0\,
      I3 => \Cmd_Cnt_reg_n_0_[0]\,
      I4 => \Cmd_Cnt_reg_n_0_[1]\,
      I5 => \Out_Buff_reg_n_0_[33]\,
      O => \Out_Buff[33]_i_1_n_0\
    );
\Out_Buff[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[37]_i_3_n_0\,
      I2 => \Out_Buff[35]_i_2_n_0\,
      I3 => \Cmd_Cnt_reg_n_0_[1]\,
      I4 => \Cmd_Cnt_reg_n_0_[0]\,
      I5 => \Out_Buff_reg_n_0_[34]\,
      O => \Out_Buff[34]_i_1_n_0\
    );
\Out_Buff[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[37]_i_3_n_0\,
      I2 => \Out_Buff[35]_i_2_n_0\,
      I3 => \Cmd_Cnt_reg_n_0_[0]\,
      I4 => \Cmd_Cnt_reg_n_0_[1]\,
      I5 => \Out_Buff_reg_n_0_[35]\,
      O => \Out_Buff[35]_i_1_n_0\
    );
\Out_Buff[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[2]\,
      I1 => \Cmd_Cnt_reg_n_0_[5]\,
      I2 => \Cmd_Cnt_reg_n_0_[7]\,
      I3 => \Cmd_Cnt_reg_n_0_[6]\,
      I4 => \Cmd_Cnt_reg_n_0_[3]\,
      I5 => \Cmd_Cnt_reg_n_0_[4]\,
      O => \Out_Buff[35]_i_2_n_0\
    );
\Out_Buff[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[37]_i_3_n_0\,
      I2 => \Out_Buff[36]_i_2_n_0\,
      I3 => \Cmd_Cnt_reg_n_0_[2]\,
      I4 => \Out_Buff[36]_i_3_n_0\,
      I5 => \Out_Buff_reg_n_0_[36]\,
      O => \Out_Buff[36]_i_1_n_0\
    );
\Out_Buff[36]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[4]\,
      I1 => \Cmd_Cnt_reg_n_0_[3]\,
      I2 => \Cmd_Cnt_reg_n_0_[6]\,
      I3 => \Cmd_Cnt_reg_n_0_[7]\,
      I4 => \Cmd_Cnt_reg_n_0_[5]\,
      O => \Out_Buff[36]_i_2_n_0\
    );
\Out_Buff[36]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[0]\,
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      O => \Out_Buff[36]_i_3_n_0\
    );
\Out_Buff[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[37]_i_2_n_0\,
      I2 => \Out_Buff[37]_i_3_n_0\,
      I3 => \Out_Buff_reg_n_0_[37]\,
      O => \Out_Buff[37]_i_1_n_0\
    );
\Out_Buff[37]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[0]\,
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      I2 => \Cmd_Cnt_reg_n_0_[2]\,
      I3 => \Out_Buff[36]_i_2_n_0\,
      O => \Out_Buff[37]_i_2_n_0\
    );
\Out_Buff[37]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \CRC_IN[6]_i_6_n_0\,
      I1 => \CRC_IN_reg[6]_i_4_n_0\,
      O => \Out_Buff[37]_i_3_n_0\
    );
\Out_Buff[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[31]_i_3_n_0\,
      I2 => \Out_Buff[37]_i_3_n_0\,
      I3 => \Out_Buff[3]_i_2_n_0\,
      I4 => \Out_Buff_reg_n_0_[3]\,
      O => \Out_Buff[3]_i_1_n_0\
    );
\Out_Buff[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7FFFF"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[4]\,
      I1 => \word_select_counter_reg_n_0_[3]\,
      I2 => \word_select_counter_reg_n_0_[0]\,
      I3 => \word_select_counter_reg_n_0_[1]\,
      I4 => \word_select_counter_reg_n_0_[2]\,
      I5 => \Out_Buff[36]_i_2_n_0\,
      O => \Out_Buff[3]_i_2_n_0\
    );
\Out_Buff[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[37]_i_3_n_0\,
      I2 => \Out_Buff[31]_i_3_n_0\,
      I3 => \Out_Buff[4]_i_2_n_0\,
      I4 => \Out_Buff_reg_n_0_[4]\,
      O => \Out_Buff[4]_i_1_n_0\
    );
\Out_Buff[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[4]\,
      I1 => \word_select_counter_reg_n_0_[3]\,
      I2 => \Out_Buff[36]_i_2_n_0\,
      I3 => \word_select_counter_reg_n_0_[2]\,
      I4 => \word_select_counter_reg_n_0_[0]\,
      I5 => \word_select_counter_reg_n_0_[1]\,
      O => \Out_Buff[4]_i_2_n_0\
    );
\Out_Buff[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[37]_i_3_n_0\,
      I2 => \Out_Buff[31]_i_3_n_0\,
      I3 => \Out_Buff[5]_i_2_n_0\,
      I4 => \Out_Buff_reg_n_0_[5]\,
      O => \Out_Buff[5]_i_1_n_0\
    );
\Out_Buff[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[4]\,
      I1 => \word_select_counter_reg_n_0_[3]\,
      I2 => \word_select_counter_reg_n_0_[2]\,
      I3 => \word_select_counter_reg_n_0_[1]\,
      I4 => \word_select_counter_reg_n_0_[0]\,
      I5 => \Out_Buff[36]_i_2_n_0\,
      O => \Out_Buff[5]_i_2_n_0\
    );
\Out_Buff[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[37]_i_3_n_0\,
      I2 => \Out_Buff[31]_i_3_n_0\,
      I3 => \Out_Buff[6]_i_2_n_0\,
      I4 => \Out_Buff_reg_n_0_[6]\,
      O => \Out_Buff[6]_i_1_n_0\
    );
\Out_Buff[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[4]\,
      I1 => \word_select_counter_reg_n_0_[3]\,
      I2 => \word_select_counter_reg_n_0_[2]\,
      I3 => \word_select_counter_reg_n_0_[0]\,
      I4 => \word_select_counter_reg_n_0_[1]\,
      I5 => \Out_Buff[36]_i_2_n_0\,
      O => \Out_Buff[6]_i_2_n_0\
    );
\Out_Buff[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[37]_i_3_n_0\,
      I2 => \Out_Buff[31]_i_3_n_0\,
      I3 => \Out_Buff[15]_i_3_n_0\,
      I4 => \Out_Buff[7]_i_2_n_0\,
      I5 => \Out_Buff_reg_n_0_[7]\,
      O => \Out_Buff[7]_i_1_n_0\
    );
\Out_Buff[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[3]\,
      I1 => \word_select_counter_reg_n_0_[4]\,
      O => \Out_Buff[7]_i_2_n_0\
    );
\Out_Buff[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[31]_i_3_n_0\,
      I2 => \Out_Buff[37]_i_3_n_0\,
      I3 => \Out_Buff[8]_i_2_n_0\,
      I4 => \Out_Buff_reg_n_0_[8]\,
      O => \Out_Buff[8]_i_1_n_0\
    );
\Out_Buff[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF7FFFFF"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[0]\,
      I1 => \word_select_counter_reg_n_0_[1]\,
      I2 => \word_select_counter_reg_n_0_[2]\,
      I3 => \Out_Buff[36]_i_2_n_0\,
      I4 => \word_select_counter_reg_n_0_[4]\,
      I5 => \word_select_counter_reg_n_0_[3]\,
      O => \Out_Buff[8]_i_2_n_0\
    );
\Out_Buff[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Out_Buff[31]_i_3_n_0\,
      I2 => \Out_Buff[37]_i_3_n_0\,
      I3 => \Out_Buff[9]_i_2_n_0\,
      I4 => \Out_Buff_reg_n_0_[9]\,
      O => \Out_Buff[9]_i_1_n_0\
    );
\Out_Buff[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFFFF"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[1]\,
      I1 => \word_select_counter_reg_n_0_[0]\,
      I2 => \word_select_counter_reg_n_0_[2]\,
      I3 => \Out_Buff[36]_i_2_n_0\,
      I4 => \word_select_counter_reg_n_0_[4]\,
      I5 => \word_select_counter_reg_n_0_[3]\,
      O => \Out_Buff[9]_i_2_n_0\
    );
\Out_Buff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[0]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[0]\
    );
\Out_Buff_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[10]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[10]\
    );
\Out_Buff_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[11]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[11]\
    );
\Out_Buff_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[12]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[12]\
    );
\Out_Buff_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[13]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[13]\
    );
\Out_Buff_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[14]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[14]\
    );
\Out_Buff_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[15]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[15]\
    );
\Out_Buff_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[16]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[16]\
    );
\Out_Buff_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[17]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[17]\
    );
\Out_Buff_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[18]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[18]\
    );
\Out_Buff_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[19]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[19]\
    );
\Out_Buff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[1]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[1]\
    );
\Out_Buff_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[20]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[20]\
    );
\Out_Buff_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[21]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[21]\
    );
\Out_Buff_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[22]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[22]\
    );
\Out_Buff_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[23]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[23]\
    );
\Out_Buff_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[24]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[24]\
    );
\Out_Buff_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[25]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[25]\
    );
\Out_Buff_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[26]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[26]\
    );
\Out_Buff_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[27]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[27]\
    );
\Out_Buff_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[28]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[28]\
    );
\Out_Buff_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[29]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[29]\
    );
\Out_Buff_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[2]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[2]\
    );
\Out_Buff_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[30]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[30]\
    );
\Out_Buff_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[31]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[31]\
    );
\Out_Buff_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[32]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[32]\
    );
\Out_Buff_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[33]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[33]\
    );
\Out_Buff_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[34]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[34]\
    );
\Out_Buff_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[35]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[35]\
    );
\Out_Buff_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[36]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[36]\
    );
\Out_Buff_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[37]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[37]\
    );
\Out_Buff_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[3]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[3]\
    );
\Out_Buff_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[4]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[4]\
    );
\Out_Buff_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[5]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[5]\
    );
\Out_Buff_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[6]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[6]\
    );
\Out_Buff_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[7]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[7]\
    );
\Out_Buff_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[8]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[8]\
    );
\Out_Buff_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \Out_Buff[9]_i_1_n_0\,
      Q => \Out_Buff_reg_n_0_[9]\
    );
REQ_OUT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBB80808088"
    )
        port map (
      I0 => REQ_OUT_i_2_n_0,
      I1 => REQ_OUT_i_3_n_0,
      I2 => REQ_OUT_i_4_n_0,
      I3 => REQ_OUT_i_5_n_0,
      I4 => REQ_OUT_i_6_n_0,
      I5 => \^req_in_host\,
      O => REQ_OUT_i_1_n_0
    );
REQ_OUT_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF01"
    )
        port map (
      I0 => \Delay_Cnt_reg_n_0_[2]\,
      I1 => \Delay_Cnt_reg_n_0_[1]\,
      I2 => \Delay_Cnt_reg_n_0_[0]\,
      I3 => Ack_internal_in,
      I4 => REQ_OUT_i_14_n_0,
      I5 => state(6),
      O => REQ_OUT_i_10_n_0
    );
REQ_OUT_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(4),
      I1 => state(5),
      O => REQ_OUT_i_11_n_0
    );
REQ_OUT_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0100"
    )
        port map (
      I0 => cmd_out_o_i_9_n_0,
      I1 => \Cmd_Cnt_reg_n_0_[4]\,
      I2 => \Cmd_Cnt_reg_n_0_[5]\,
      I3 => \state[1]_i_4_n_0\,
      I4 => Ack_internal_in,
      I5 => state(8),
      O => REQ_OUT_i_12_n_0
    );
REQ_OUT_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => Ack_internal_in,
      I1 => \Delay_Cnt_reg_n_0_[0]\,
      I2 => \Delay_Cnt_reg_n_0_[1]\,
      I3 => \Delay_Cnt_reg_n_0_[2]\,
      O => REQ_OUT_i_13_n_0
    );
REQ_OUT_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(8),
      I1 => state(7),
      O => REQ_OUT_i_14_n_0
    );
REQ_OUT_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[7]\,
      I1 => \Cmd_Cnt_reg_n_0_[6]\,
      I2 => \Cmd_Cnt_reg_n_0_[5]\,
      I3 => \Cmd_Cnt_reg_n_0_[4]\,
      O => REQ_OUT_i_15_n_0
    );
REQ_OUT_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => REQ_OUT_i_15_n_0,
      I1 => \Cmd_Cnt_reg_n_0_[2]\,
      I2 => \Cmd_Cnt_reg_n_0_[3]\,
      I3 => \Cmd_Cnt_reg_n_0_[1]\,
      I4 => \Cmd_Cnt_reg_n_0_[0]\,
      O => REQ_OUT_i_16_n_0
    );
REQ_OUT_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => state(7),
      I1 => state(8),
      I2 => state(6),
      I3 => state(5),
      O => REQ_OUT_i_17_n_0
    );
REQ_OUT_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF333200000002"
    )
        port map (
      I0 => REQ_OUT_i_7_n_0,
      I1 => state(6),
      I2 => state(8),
      I3 => state(5),
      I4 => state(3),
      I5 => \STATUS[6]_i_3_n_0\,
      O => REQ_OUT_i_2_n_0
    );
REQ_OUT_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => state(9),
      I1 => state(1),
      I2 => state(0),
      O => REQ_OUT_i_3_n_0
    );
REQ_OUT_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFEEEEEEEEEEE"
    )
        port map (
      I0 => REQ_OUT_i_8_n_0,
      I1 => REQ_OUT_i_9_n_0,
      I2 => REQ_OUT_i_10_n_0,
      I3 => state(3),
      I4 => state(2),
      I5 => REQ_OUT_i_11_n_0,
      O => REQ_OUT_i_4_n_0
    );
REQ_OUT_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF3FFF05510"
    )
        port map (
      I0 => REQ_OUT_i_12_n_0,
      I1 => REQ_OUT_i_13_n_0,
      I2 => state(8),
      I3 => state(7),
      I4 => state(6),
      I5 => state(5),
      O => REQ_OUT_i_5_n_0
    );
REQ_OUT_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEFF"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(4),
      I3 => state(5),
      I4 => state(6),
      I5 => REQ_OUT_i_14_n_0,
      O => REQ_OUT_i_6_n_0
    );
REQ_OUT_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000201"
    )
        port map (
      I0 => state(4),
      I1 => \Cmd_Cnt_reg_n_0_[2]\,
      I2 => \Cmd_Cnt_reg_n_0_[3]\,
      I3 => \Cmd_Cnt_reg_n_0_[0]\,
      I4 => \Cmd_Cnt_reg_n_0_[1]\,
      I5 => REQ_OUT_i_15_n_0,
      O => REQ_OUT_i_7_n_0
    );
REQ_OUT_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => REQ_OUT_i_12_n_0,
      I1 => state(3),
      I2 => state(2),
      I3 => state(7),
      I4 => state(6),
      I5 => REQ_OUT_i_11_n_0,
      O => REQ_OUT_i_8_n_0
    );
REQ_OUT_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000000000000"
    )
        port map (
      I0 => REQ_OUT_i_16_n_0,
      I1 => Ack_internal_in,
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      I5 => REQ_OUT_i_17_n_0,
      O => REQ_OUT_i_9_n_0
    );
REQ_OUT_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => REQ_OUT_i_1_n_0,
      Q => \^req_in_host\
    );
Req_internal_in_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \^q\,
      Q => \^req_internal_in\
    );
\Response_Size_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => settings(1),
      Q => Response_Size(3)
    );
\Response_Size_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => settings(0),
      Q => Response_Size(4)
    );
\STATUS[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => state(5),
      I1 => CRC_Valid_reg_n_0,
      I2 => \STATUS[6]_i_2_n_0\,
      I3 => \^serial_status\(0),
      O => \STATUS[5]_i_1_n_0\
    );
\STATUS[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => state(8),
      I1 => state(5),
      I2 => \STATUS[6]_i_2_n_0\,
      I3 => \^serial_status\(1),
      O => \STATUS[6]_i_1_n_0\
    );
\STATUS[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA800A800A800"
    )
        port map (
      I0 => \state[9]_i_3_n_0\,
      I1 => state(5),
      I2 => state(8),
      I3 => \STATUS[6]_i_3_n_0\,
      I4 => state(2),
      I5 => \STATUS[6]_i_4_n_0\,
      O => \STATUS[6]_i_2_n_0\
    );
\STATUS[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \Delay_Cnt_reg_n_0_[2]\,
      I1 => \Delay_Cnt_reg_n_0_[1]\,
      I2 => \Delay_Cnt_reg_n_0_[0]\,
      O => \STATUS[6]_i_3_n_0\
    );
\STATUS[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => cmd_out_o_i_9_n_0,
      I1 => \Cmd_Cnt_reg_n_0_[4]\,
      I2 => \Cmd_Cnt_reg_n_0_[5]\,
      I3 => \Cmd_Cnt_reg_n_0_[6]\,
      I4 => \Cmd_Cnt_reg_n_0_[7]\,
      O => \STATUS[6]_i_4_n_0\
    );
\STATUS_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \STATUS[5]_i_1_n_0\,
      Q => \^serial_status\(0)
    );
\STATUS_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \STATUS[6]_i_1_n_0\,
      Q => \^serial_status\(1)
    );
Write_Only_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => Write_Only2_out,
      Q => Write_Only
    );
Write_Read_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => Write_Read,
      Q => Write_Read_reg_n_0
    );
ack_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_ack_reg_0\,
      I1 => \^decoder_ack\,
      O => ack_in_host
    );
block_read_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => settings(4),
      Q => block_read
    );
block_write_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => settings(3),
      Q => block_write
    );
cmd_oe_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => state(0),
      I1 => \Cmd_Cnt[7]_i_7_n_0\,
      I2 => Crc_Buffering_reg_n_0,
      I3 => state(4),
      O => cmd_oe_o_i_1_n_0
    );
cmd_oe_o_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \Cmd_Cnt[7]_i_1_n_0\,
      D => cmd_oe_o_i_1_n_0,
      PRE => RST_IN0,
      Q => sd_cmd_oe_o_OBUF
    );
cmd_out_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011600000"
    )
        port map (
      I0 => state(2),
      I1 => state(7),
      I2 => Crc_Buffering_reg_n_0,
      I3 => state(0),
      I4 => cmd_out_o_i_3_n_0,
      I5 => cmd_out_o_i_4_n_0,
      O => cmd_out_o_i_1_n_0
    );
cmd_out_o_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[2]\,
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      O => cmd_out_o_i_10_n_0
    );
cmd_out_o_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[0]\,
      I1 => \Cmd_Cnt_reg_n_0_[1]\,
      O => cmd_out_o_i_13_n_0
    );
cmd_out_o_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => In_Buff(36),
      I1 => In_Buff(37),
      I2 => \Cmd_Cnt_reg_n_0_[1]\,
      I3 => \Cmd_Cnt_reg_n_0_[0]\,
      I4 => In_Buff(38),
      O => cmd_out_o_i_21_n_0
    );
cmd_out_o_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => In_Buff(32),
      I1 => In_Buff(33),
      I2 => \Cmd_Cnt_reg_n_0_[1]\,
      I3 => In_Buff(34),
      I4 => \Cmd_Cnt_reg_n_0_[0]\,
      I5 => In_Buff(35),
      O => cmd_out_o_i_22_n_0
    );
cmd_out_o_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => In_Buff(4),
      I1 => In_Buff(5),
      I2 => \Cmd_Cnt_reg_n_0_[1]\,
      I3 => In_Buff(6),
      I4 => \Cmd_Cnt_reg_n_0_[0]\,
      I5 => In_Buff(7),
      O => cmd_out_o_i_23_n_0
    );
cmd_out_o_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => In_Buff(0),
      I1 => In_Buff(1),
      I2 => \Cmd_Cnt_reg_n_0_[1]\,
      I3 => In_Buff(2),
      I4 => \Cmd_Cnt_reg_n_0_[0]\,
      I5 => In_Buff(3),
      O => cmd_out_o_i_24_n_0
    );
cmd_out_o_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => In_Buff(12),
      I1 => In_Buff(13),
      I2 => \Cmd_Cnt_reg_n_0_[1]\,
      I3 => In_Buff(14),
      I4 => \Cmd_Cnt_reg_n_0_[0]\,
      I5 => In_Buff(15),
      O => cmd_out_o_i_25_n_0
    );
cmd_out_o_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => In_Buff(8),
      I1 => In_Buff(9),
      I2 => \Cmd_Cnt_reg_n_0_[1]\,
      I3 => In_Buff(10),
      I4 => \Cmd_Cnt_reg_n_0_[0]\,
      I5 => In_Buff(11),
      O => cmd_out_o_i_26_n_0
    );
cmd_out_o_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => In_Buff(20),
      I1 => In_Buff(21),
      I2 => \Cmd_Cnt_reg_n_0_[1]\,
      I3 => In_Buff(22),
      I4 => \Cmd_Cnt_reg_n_0_[0]\,
      I5 => In_Buff(23),
      O => cmd_out_o_i_27_n_0
    );
cmd_out_o_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => In_Buff(16),
      I1 => In_Buff(17),
      I2 => \Cmd_Cnt_reg_n_0_[1]\,
      I3 => In_Buff(18),
      I4 => \Cmd_Cnt_reg_n_0_[0]\,
      I5 => In_Buff(19),
      O => cmd_out_o_i_28_n_0
    );
cmd_out_o_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => In_Buff(28),
      I1 => In_Buff(29),
      I2 => \Cmd_Cnt_reg_n_0_[1]\,
      I3 => In_Buff(30),
      I4 => \Cmd_Cnt_reg_n_0_[0]\,
      I5 => In_Buff(31),
      O => cmd_out_o_i_29_n_0
    );
cmd_out_o_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(4),
      I1 => state(1),
      O => cmd_out_o_i_3_n_0
    );
cmd_out_o_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => In_Buff(24),
      I1 => In_Buff(25),
      I2 => \Cmd_Cnt_reg_n_0_[1]\,
      I3 => In_Buff(26),
      I4 => \Cmd_Cnt_reg_n_0_[0]\,
      I5 => In_Buff(27),
      O => cmd_out_o_i_30_n_0
    );
cmd_out_o_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => state(8),
      I1 => state(5),
      I2 => state(3),
      I3 => state(9),
      I4 => state(6),
      O => cmd_out_o_i_4_n_0
    );
cmd_out_o_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007000F0000000F"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[5]\,
      I1 => \Cmd_Cnt_reg_n_0_[4]\,
      I2 => \Cmd_Cnt_reg_n_0_[6]\,
      I3 => \Cmd_Cnt_reg_n_0_[7]\,
      I4 => cmd_out_o_i_9_n_0,
      I5 => \Cmd_Cnt[7]_i_8_n_0\,
      O => cmd_out_o_i_5_n_0
    );
cmd_out_o_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFFBF7F"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[4]\,
      I1 => \Cmd_Cnt_reg_n_0_[5]\,
      I2 => \state[1]_i_4_n_0\,
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      I4 => cmd_out_o_i_13_n_0,
      I5 => \Cmd_Cnt_reg_n_0_[2]\,
      O => cmd_out_o_i_7_n_0
    );
cmd_out_o_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFCFCAF0A0C0CA0"
    )
        port map (
      I0 => cmd_out_o_reg_i_14_n_0,
      I1 => cmd_out_o_reg_i_15_n_0,
      I2 => \Cmd_Cnt_reg_n_0_[5]\,
      I3 => \Cmd_Cnt_reg_n_0_[4]\,
      I4 => \Cmd_Cnt_reg_n_0_[3]\,
      I5 => cmd_out_o_reg_i_16_n_0,
      O => cmd_out_o_i_8_n_0
    );
cmd_out_o_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[1]\,
      I1 => \Cmd_Cnt_reg_n_0_[0]\,
      I2 => \Cmd_Cnt_reg_n_0_[3]\,
      I3 => \Cmd_Cnt_reg_n_0_[2]\,
      O => cmd_out_o_i_9_n_0
    );
cmd_out_o_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => cmd_out_o_i_1_n_0,
      D => CRC_7_n_1,
      PRE => RST_IN0,
      Q => sd_cmd_out_o_OBUF
    );
cmd_out_o_reg_i_14: unisim.vcomponents.MUXF8
     port map (
      I0 => cmd_out_o_reg_i_17_n_0,
      I1 => cmd_out_o_reg_i_18_n_0,
      O => cmd_out_o_reg_i_14_n_0,
      S => \Cmd_Cnt_reg_n_0_[3]\
    );
cmd_out_o_reg_i_15: unisim.vcomponents.MUXF8
     port map (
      I0 => cmd_out_o_reg_i_19_n_0,
      I1 => cmd_out_o_reg_i_20_n_0,
      O => cmd_out_o_reg_i_15_n_0,
      S => \Cmd_Cnt_reg_n_0_[3]\
    );
cmd_out_o_reg_i_16: unisim.vcomponents.MUXF7
     port map (
      I0 => cmd_out_o_i_21_n_0,
      I1 => cmd_out_o_i_22_n_0,
      O => cmd_out_o_reg_i_16_n_0,
      S => \Cmd_Cnt_reg_n_0_[2]\
    );
cmd_out_o_reg_i_17: unisim.vcomponents.MUXF7
     port map (
      I0 => cmd_out_o_i_23_n_0,
      I1 => cmd_out_o_i_24_n_0,
      O => cmd_out_o_reg_i_17_n_0,
      S => \Cmd_Cnt_reg_n_0_[2]\
    );
cmd_out_o_reg_i_18: unisim.vcomponents.MUXF7
     port map (
      I0 => cmd_out_o_i_25_n_0,
      I1 => cmd_out_o_i_26_n_0,
      O => cmd_out_o_reg_i_18_n_0,
      S => \Cmd_Cnt_reg_n_0_[2]\
    );
cmd_out_o_reg_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => cmd_out_o_i_27_n_0,
      I1 => cmd_out_o_i_28_n_0,
      O => cmd_out_o_reg_i_19_n_0,
      S => \Cmd_Cnt_reg_n_0_[2]\
    );
cmd_out_o_reg_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => cmd_out_o_i_29_n_0,
      I1 => cmd_out_o_i_30_n_0,
      O => cmd_out_o_reg_i_20_n_0,
      S => \Cmd_Cnt_reg_n_0_[2]\
    );
q1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => ack_out_master,
      Q => q1
    );
q_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => req_out_master,
      Q => \^q\
    );
\st_dat_t[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFB0000AA08"
    )
        port map (
      I0 => \st_dat_t[0]_i_2_n_0\,
      I1 => \st_dat_t[1]_i_3_n_0\,
      I2 => \st_dat_t[1]_i_4_n_0\,
      I3 => \st_dat_t[1]_i_5_n_0\,
      I4 => \st_dat_t[1]_i_6_n_0\,
      I5 => \^start_dat_t\(0),
      O => \st_dat_t[0]_i_1_n_0\
    );
\st_dat_t[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => block_write,
      I1 => block_read,
      I2 => state(2),
      I3 => state(4),
      O => \st_dat_t[0]_i_2_n_0\
    );
\st_dat_t[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFB0000AA08"
    )
        port map (
      I0 => \st_dat_t[1]_i_2_n_0\,
      I1 => \st_dat_t[1]_i_3_n_0\,
      I2 => \st_dat_t[1]_i_4_n_0\,
      I3 => \st_dat_t[1]_i_5_n_0\,
      I4 => \st_dat_t[1]_i_6_n_0\,
      I5 => \^start_dat_t\(1),
      O => \st_dat_t[1]_i_1_n_0\
    );
\st_dat_t[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4055"
    )
        port map (
      I0 => state(1),
      I1 => block_write,
      I2 => block_read,
      I3 => state(4),
      O => \st_dat_t[1]_i_2_n_0\
    );
\st_dat_t[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000404"
    )
        port map (
      I0 => state(7),
      I1 => block_write,
      I2 => \CRC_IN_reg[6]_i_4_n_0\,
      I3 => \CRC_IN[6]_i_11_n_0\,
      I4 => \st_dat_t[1]_i_7_n_0\,
      I5 => \st_dat_t[1]_i_8_n_0\,
      O => \st_dat_t[1]_i_3_n_0\
    );
\st_dat_t[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => state(7),
      I1 => state(4),
      I2 => state(2),
      I3 => state(1),
      O => \st_dat_t[1]_i_4_n_0\
    );
\st_dat_t[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010300"
    )
        port map (
      I0 => \st_dat_t[1]_i_9_n_0\,
      I1 => state(4),
      I2 => state(7),
      I3 => state(1),
      I4 => state(2),
      O => \st_dat_t[1]_i_5_n_0\
    );
\st_dat_t[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => state(8),
      I1 => state(5),
      I2 => state(3),
      I3 => state(6),
      I4 => state(9),
      I5 => state(0),
      O => \st_dat_t[1]_i_6_n_0\
    );
\st_dat_t[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => CRC_IN2(3),
      I1 => \CRC_IN_reg[6]_i_9_n_3\,
      I2 => CRC_IN2(4),
      I3 => CRC_IN2(7),
      O => \st_dat_t[1]_i_7_n_0\
    );
\st_dat_t[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => state(4),
      I1 => Crc_Buffering_reg_n_0,
      I2 => block_read,
      I3 => cmd_out_o_i_7_n_0,
      I4 => cmd_out_o_i_5_n_0,
      O => \st_dat_t[1]_i_8_n_0\
    );
\st_dat_t[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => cmd_out_o_i_5_n_0,
      I1 => cmd_out_o_i_7_n_0,
      I2 => block_read,
      I3 => Crc_Buffering_reg_n_0,
      O => \st_dat_t[1]_i_9_n_0\
    );
\st_dat_t_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \st_dat_t[0]_i_1_n_0\,
      Q => \^start_dat_t\(0)
    );
\st_dat_t_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => \st_dat_t[1]_i_1_n_0\,
      Q => \^start_dat_t\(1)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5755"
    )
        port map (
      I0 => \state[9]_i_3_n_0\,
      I1 => \Cmd_Cnt_reg_n_0_[6]\,
      I2 => \Cmd_Cnt_reg_n_0_[7]\,
      I3 => state(0),
      O => next_state(0)
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAAAA02AA02AA"
    )
        port map (
      I0 => \state[9]_i_3_n_0\,
      I1 => \state[1]_i_2_n_0\,
      I2 => Write_Only,
      I3 => \state[1]_i_3_n_0\,
      I4 => \state[1]_i_4_n_0\,
      I5 => state(0),
      O => next_state(1)
    );
\state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Write_Read_reg_n_0,
      I1 => state(1),
      O => \state[1]_i_2_n_0\
    );
\state[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(6),
      I1 => state(9),
      O => \state[1]_i_3_n_0\
    );
\state[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[6]\,
      I1 => \Cmd_Cnt_reg_n_0_[7]\,
      O => \state[1]_i_4_n_0\
    );
\state[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA8080"
    )
        port map (
      I0 => \state[9]_i_3_n_0\,
      I1 => state(1),
      I2 => Write_Read_reg_n_0,
      I3 => \state[8]_i_2_n_0\,
      I4 => state(2),
      O => next_state(2)
    );
\state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA8080"
    )
        port map (
      I0 => \state[9]_i_3_n_0\,
      I1 => \state[8]_i_2_n_0\,
      I2 => state(2),
      I3 => \state[4]_i_2_n_0\,
      I4 => state(3),
      O => next_state(3)
    );
\state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA8080"
    )
        port map (
      I0 => \state[9]_i_3_n_0\,
      I1 => \state[4]_i_2_n_0\,
      I2 => state(3),
      I3 => in8,
      I4 => state(4),
      O => next_state(4)
    );
\state[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => sd_cmd_dat_i_IBUF,
      I1 => \Delay_Cnt_reg_n_0_[1]\,
      I2 => \Delay_Cnt_reg_n_0_[2]\,
      O => \state[4]_i_2_n_0\
    );
\state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA8080"
    )
        port map (
      I0 => \state[9]_i_3_n_0\,
      I1 => state(4),
      I2 => in8,
      I3 => Ack_internal_in,
      I4 => state(5),
      O => next_state(5)
    );
\state[5]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[0]\,
      I1 => Response_Size(4),
      I2 => \Cmd_Cnt_reg_n_0_[1]\,
      O => \state[5]_i_10_n_0\
    );
\state[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AF2A"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[7]\,
      I1 => Response_Size(3),
      I2 => Response_Size(4),
      I3 => \Cmd_Cnt_reg_n_0_[6]\,
      O => \state[5]_i_3_n_0\
    );
\state[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0CE"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[4]\,
      I1 => \Cmd_Cnt_reg_n_0_[5]\,
      I2 => Response_Size(4),
      I3 => Response_Size(3),
      O => \state[5]_i_4_n_0\
    );
\state[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => Response_Size(4),
      I1 => \Cmd_Cnt_reg_n_0_[2]\,
      I2 => Response_Size(3),
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      O => \state[5]_i_5_n_0\
    );
\state[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[1]\,
      I1 => Response_Size(4),
      I2 => \Cmd_Cnt_reg_n_0_[0]\,
      O => \state[5]_i_6_n_0\
    );
\state[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0491"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[7]\,
      I1 => Response_Size(4),
      I2 => Response_Size(3),
      I3 => \Cmd_Cnt_reg_n_0_[6]\,
      O => \state[5]_i_7_n_0\
    );
\state[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2441"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[5]\,
      I1 => Response_Size(4),
      I2 => Response_Size(3),
      I3 => \Cmd_Cnt_reg_n_0_[4]\,
      O => \state[5]_i_8_n_0\
    );
\state[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[3]\,
      I1 => Response_Size(3),
      I2 => \Cmd_Cnt_reg_n_0_[2]\,
      I3 => Response_Size(4),
      O => \state[5]_i_9_n_0\
    );
\state[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \state[9]_i_3_n_0\,
      I1 => state(5),
      I2 => Ack_internal_in,
      O => next_state(6)
    );
\state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AAAA00800080"
    )
        port map (
      I0 => \state[9]_i_3_n_0\,
      I1 => Write_Only,
      I2 => state(1),
      I3 => Write_Read_reg_n_0,
      I4 => \state[8]_i_2_n_0\,
      I5 => state(7),
      O => next_state(7)
    );
\state[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => state(7),
      I1 => \state[8]_i_2_n_0\,
      I2 => state(8),
      I3 => \state[9]_i_3_n_0\,
      I4 => \state[8]_i_3_n_0\,
      O => next_state(8)
    );
\state[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A88"
    )
        port map (
      I0 => \Cmd_Cnt_reg_n_0_[5]\,
      I1 => \Cmd_Cnt_reg_n_0_[4]\,
      I2 => \Cmd_Cnt[6]_i_2_n_0\,
      I3 => \Cmd_Cnt_reg_n_0_[3]\,
      I4 => \Cmd_Cnt_reg_n_0_[6]\,
      I5 => \Cmd_Cnt_reg_n_0_[7]\,
      O => \state[8]_i_2_n_0\
    );
\state[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => In_Buff(38),
      I1 => \Delay_Cnt_reg_n_0_[2]\,
      I2 => \Delay_Cnt_reg_n_0_[0]\,
      I3 => \Delay_Cnt_reg_n_0_[1]\,
      O => \state[8]_i_3_n_0\
    );
\state[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF000000000000"
    )
        port map (
      I0 => \Delay_Cnt_reg_n_0_[1]\,
      I1 => \Delay_Cnt_reg_n_0_[0]\,
      I2 => \Delay_Cnt_reg_n_0_[2]\,
      I3 => In_Buff(38),
      I4 => \state[9]_i_3_n_0\,
      I5 => state(8),
      O => next_state(9)
    );
\state[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => \state[9]_i_4_n_0\,
      I1 => \state[9]_i_5_n_0\,
      I2 => \state[9]_i_6_n_0\,
      I3 => \state[9]_i_7_n_0\,
      O => \state[9]_i_3_n_0\
    );
\state[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      O => \state[9]_i_4_n_0\
    );
\state[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      O => \state[9]_i_5_n_0\
    );
\state[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => state(5),
      I1 => state(6),
      I2 => state(7),
      I3 => state(8),
      I4 => state(9),
      O => \state[9]_i_6_n_0\
    );
\state[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => state(5),
      I1 => state(6),
      I2 => state(7),
      I3 => state(8),
      I4 => state(9),
      O => \state[9]_i_7_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => next_state(0),
      PRE => RST_IN0,
      Q => state(0)
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => next_state(1),
      Q => state(1)
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => next_state(2),
      Q => state(2)
    );
\state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => next_state(3),
      Q => state(3)
    );
\state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => next_state(4),
      Q => state(4)
    );
\state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => next_state(5),
      Q => state(5)
    );
\state_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => in8,
      CO(2) => \state_reg[5]_i_2_n_1\,
      CO(1) => \state_reg[5]_i_2_n_2\,
      CO(0) => \state_reg[5]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \state[5]_i_3_n_0\,
      DI(2) => \state[5]_i_4_n_0\,
      DI(1) => \state[5]_i_5_n_0\,
      DI(0) => \state[5]_i_6_n_0\,
      O(3 downto 0) => \NLW_state_reg[5]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[5]_i_7_n_0\,
      S(2) => \state[5]_i_8_n_0\,
      S(1) => \state[5]_i_9_n_0\,
      S(0) => \state[5]_i_10_n_0\
    );
\state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => next_state(6),
      Q => state(6)
    );
\state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => next_state(7),
      Q => state(7)
    );
\state_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => next_state(8),
      Q => state(8)
    );
\state_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => RST_IN0,
      D => next_state(9),
      Q => state(9)
    );
\word_select_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(4),
      I1 => \word_select_counter_reg_n_0_[0]\,
      O => word_select_counter(0)
    );
\word_select_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[0]\,
      I1 => \word_select_counter_reg_n_0_[1]\,
      I2 => state(4),
      O => \word_select_counter[1]_i_1_n_0\
    );
\word_select_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => state(4),
      I1 => \word_select_counter_reg_n_0_[1]\,
      I2 => \word_select_counter_reg_n_0_[0]\,
      I3 => \word_select_counter_reg_n_0_[2]\,
      O => word_select_counter(2)
    );
\word_select_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F800000"
    )
        port map (
      I0 => \word_select_counter_reg_n_0_[0]\,
      I1 => \word_select_counter_reg_n_0_[1]\,
      I2 => \word_select_counter_reg_n_0_[2]\,
      I3 => \word_select_counter_reg_n_0_[3]\,
      I4 => state(4),
      O => \word_select_counter[3]_i_1_n_0\
    );
\word_select_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080088"
    )
        port map (
      I0 => \word_select_counter[4]_i_3_n_0\,
      I1 => \word_select_counter[4]_i_4_n_0\,
      I2 => state(4),
      I3 => state(5),
      I4 => state(1),
      O => \word_select_counter[4]_i_1_n_0\
    );
\word_select_counter[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => state(4),
      I1 => \word_select_counter_reg_n_0_[3]\,
      I2 => \word_select_counter_reg_n_0_[2]\,
      I3 => \word_select_counter_reg_n_0_[1]\,
      I4 => \word_select_counter_reg_n_0_[0]\,
      I5 => \word_select_counter_reg_n_0_[4]\,
      O => word_select_counter(4)
    );
\word_select_counter[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAAAA"
    )
        port map (
      I0 => state(1),
      I1 => \CRC_IN_reg[6]_i_4_n_0\,
      I2 => state(4),
      I3 => \Out_Buff[36]_i_2_n_0\,
      I4 => \Out_Buff[31]_i_3_n_0\,
      O => \word_select_counter[4]_i_3_n_0\
    );
\word_select_counter[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => state(0),
      I1 => state(3),
      I2 => state(2),
      I3 => \state[1]_i_3_n_0\,
      I4 => state(8),
      I5 => state(7),
      O => \word_select_counter[4]_i_4_n_0\
    );
\word_select_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \word_select_counter[4]_i_1_n_0\,
      CLR => RST_IN0,
      D => word_select_counter(0),
      Q => \word_select_counter_reg_n_0_[0]\
    );
\word_select_counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \word_select_counter[4]_i_1_n_0\,
      CLR => RST_IN0,
      D => \word_select_counter[1]_i_1_n_0\,
      Q => \word_select_counter_reg_n_0_[1]\
    );
\word_select_counter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \word_select_counter[4]_i_1_n_0\,
      CLR => RST_IN0,
      D => word_select_counter(2),
      Q => \word_select_counter_reg_n_0_[2]\
    );
\word_select_counter_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \word_select_counter[4]_i_1_n_0\,
      CLR => RST_IN0,
      D => \word_select_counter[3]_i_1_n_0\,
      Q => \word_select_counter_reg_n_0_[3]\
    );
\word_select_counter_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \word_select_counter[4]_i_1_n_0\,
      CLR => RST_IN0,
      D => word_select_counter(4),
      Q => \word_select_counter_reg_n_0_[4]\
    );
\word_select_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => settings(5),
      Q => word_select(0)
    );
\word_select_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^req_internal_in\,
      CLR => RST_IN0,
      D => settings(6),
      Q => word_select(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_data_serial_host is
  port (
    sd_dat_oe_o_OBUF : out STD_LOGIC;
    rd : out STD_LOGIC;
    we_rx : out STD_LOGIC;
    busy_n : out STD_LOGIC;
    trans_complete : out STD_LOGIC;
    crc_ok : out STD_LOGIC;
    crc_ok_reg_0 : out STD_LOGIC;
    busy_n_reg_0 : out STD_LOGIC;
    \FSM_onehot_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_out_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DAT_dat_o_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sd_dat_dat_i_IBUF : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK : in STD_LOGIC;
    crc_ok_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ack_transfer : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_dat_t : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC;
    \tmp_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \sd_data_out_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end sd_data_serial_host;

architecture STRUCTURE of sd_data_serial_host is
  signal \CRC_16_gen[0].CRC_16_i_n_0\ : STD_LOGIC;
  signal \CRC_16_gen[0].CRC_16_i_n_1\ : STD_LOGIC;
  signal \CRC_16_gen[1].CRC_16_i_n_0\ : STD_LOGIC;
  signal \CRC_16_gen[1].CRC_16_i_n_1\ : STD_LOGIC;
  signal \CRC_16_gen[2].CRC_16_i_n_0\ : STD_LOGIC;
  signal \CRC_16_gen[2].CRC_16_i_n_1\ : STD_LOGIC;
  signal \CRC_16_gen[3].CRC_16_i_n_0\ : STD_LOGIC;
  signal \CRC_16_gen[3].CRC_16_i_n_1\ : STD_LOGIC;
  signal \DAT_dat_o[3]_i_1_n_0\ : STD_LOGIC;
  signal DAT_oe_o_i_1_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_2_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_3_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_4_n_0 : STD_LOGIC;
  signal DAT_oe_o_i_5_n_0 : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[6]\ : STD_LOGIC;
  signal ack_q : STD_LOGIC;
  signal ack_transfer_int : STD_LOGIC;
  signal busy_int : STD_LOGIC;
  signal busy_int_reg_n_0 : STD_LOGIC;
  signal \^busy_n\ : STD_LOGIC;
  signal busy_n_i_1_n_0 : STD_LOGIC;
  signal busy_n_i_2_n_0 : STD_LOGIC;
  signal crc_c : STD_LOGIC;
  signal \crc_c[0]_i_1_n_0\ : STD_LOGIC;
  signal \crc_c[1]_i_1_n_0\ : STD_LOGIC;
  signal \crc_c[2]_i_1_n_0\ : STD_LOGIC;
  signal \crc_c[3]_i_1_n_0\ : STD_LOGIC;
  signal \crc_c[4]_i_2_n_0\ : STD_LOGIC;
  signal \crc_c[4]_i_3_n_0\ : STD_LOGIC;
  signal \crc_c[4]_i_4_n_0\ : STD_LOGIC;
  signal \crc_c[4]_i_5_n_0\ : STD_LOGIC;
  signal \crc_c_reg_n_0_[0]\ : STD_LOGIC;
  signal \crc_c_reg_n_0_[1]\ : STD_LOGIC;
  signal \crc_c_reg_n_0_[2]\ : STD_LOGIC;
  signal \crc_c_reg_n_0_[3]\ : STD_LOGIC;
  signal \crc_c_reg_n_0_[4]\ : STD_LOGIC;
  signal crc_en_i_1_n_0 : STD_LOGIC;
  signal crc_en_i_2_n_0 : STD_LOGIC;
  signal crc_en_i_3_n_0 : STD_LOGIC;
  signal crc_en_i_4_n_0 : STD_LOGIC;
  signal crc_en_i_5_n_0 : STD_LOGIC;
  signal crc_en_reg_n_0 : STD_LOGIC;
  signal crc_in : STD_LOGIC;
  signal \crc_in_reg_n_0_[0]\ : STD_LOGIC;
  signal \crc_in_reg_n_0_[1]\ : STD_LOGIC;
  signal \crc_in_reg_n_0_[2]\ : STD_LOGIC;
  signal \crc_in_reg_n_0_[3]\ : STD_LOGIC;
  signal \^crc_ok\ : STD_LOGIC;
  signal crc_ok_i_2_n_0 : STD_LOGIC;
  signal crc_ok_i_4_n_0 : STD_LOGIC;
  signal crc_rst_i_1_n_0 : STD_LOGIC;
  signal crc_rst_reg_n_0 : STD_LOGIC;
  signal \crc_s[0]_i_1_n_0\ : STD_LOGIC;
  signal \crc_s[0]_i_2_n_0\ : STD_LOGIC;
  signal \crc_s[0]_i_3_n_0\ : STD_LOGIC;
  signal \crc_s[1]_i_1_n_0\ : STD_LOGIC;
  signal \crc_s[1]_i_2_n_0\ : STD_LOGIC;
  signal \crc_s[2]_i_1_n_0\ : STD_LOGIC;
  signal \crc_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \crc_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \crc_s_reg_n_0_[2]\ : STD_LOGIC;
  signal \crc_status[0]_i_1_n_0\ : STD_LOGIC;
  signal \crc_status[1]_i_1_n_0\ : STD_LOGIC;
  signal \crc_status[2]_i_1_n_0\ : STD_LOGIC;
  signal \crc_status_reg_n_0_[0]\ : STD_LOGIC;
  signal \crc_status_reg_n_0_[1]\ : STD_LOGIC;
  signal \crc_status_reg_n_0_[2]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data6 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_send_index[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_send_index[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_send_index[1]_i_2_n_0\ : STD_LOGIC;
  signal \data_send_index[1]_i_3_n_0\ : STD_LOGIC;
  signal \data_send_index[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_send_index[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_send_index[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_send_index_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_send_index_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_send_index_reg_n_0_[2]\ : STD_LOGIC;
  signal in_buff_ptr_i_1_n_0 : STD_LOGIC;
  signal in_buff_ptr_reg_n_0 : STD_LOGIC;
  signal last_din : STD_LOGIC;
  signal \last_din[0]_i_1_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_3_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_4_n_0\ : STD_LOGIC;
  signal \last_din[1]_i_1_n_0\ : STD_LOGIC;
  signal \last_din[1]_i_3_n_0\ : STD_LOGIC;
  signal \last_din[1]_i_4_n_0\ : STD_LOGIC;
  signal \last_din[2]_i_1_n_0\ : STD_LOGIC;
  signal \last_din[2]_i_3_n_0\ : STD_LOGIC;
  signal \last_din[2]_i_4_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_2_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_3_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_5_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_6_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_7_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_8_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_9_n_0\ : STD_LOGIC;
  signal \last_din_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \last_din_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \last_din_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \last_din_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \last_din_reg_n_0_[0]\ : STD_LOGIC;
  signal out_buff_ptr_i_1_n_0 : STD_LOGIC;
  signal out_buff_ptr_i_2_n_0 : STD_LOGIC;
  signal out_buff_ptr_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal q_start_bit : STD_LOGIC;
  signal q_start_bit_i_1_n_0 : STD_LOGIC;
  signal \^rd\ : STD_LOGIC;
  signal rd_i_1_n_0 : STD_LOGIC;
  signal rd_i_2_n_0 : STD_LOGIC;
  signal \sd_data_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[13]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[16]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[17]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[18]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[19]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[20]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[21]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[22]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[23]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[24]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[25]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[26]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[27]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[28]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[29]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[30]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[31]_i_2_n_0\ : STD_LOGIC;
  signal \sd_data_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out[9]_i_1_n_0\ : STD_LOGIC;
  signal \sd_data_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \sd_data_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \sd_data_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \sd_data_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \^trans_complete\ : STD_LOGIC;
  signal transf_cnt : STD_LOGIC;
  signal \transf_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \transf_cnt[10]_i_2_n_0\ : STD_LOGIC;
  signal \transf_cnt[10]_i_3_n_0\ : STD_LOGIC;
  signal \transf_cnt[10]_i_4_n_0\ : STD_LOGIC;
  signal \transf_cnt[10]_i_5_n_0\ : STD_LOGIC;
  signal \transf_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \transf_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \transf_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \transf_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \transf_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \transf_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \transf_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \transf_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \transf_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \transf_cnt[9]_i_1_n_0\ : STD_LOGIC;
  signal \transf_cnt[9]_i_2_n_0\ : STD_LOGIC;
  signal \transf_cnt[9]_i_3_n_0\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \transf_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal transm_complete_i_1_n_0 : STD_LOGIC;
  signal transm_complete_i_2_n_0 : STD_LOGIC;
  signal transm_complete_i_3_n_0 : STD_LOGIC;
  signal we_i_1_n_0 : STD_LOGIC;
  signal \^we_rx\ : STD_LOGIC;
  signal \write_buf_0[31]_i_1_n_0\ : STD_LOGIC;
  signal \write_buf_0[31]_i_2_n_0\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[0]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[10]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[11]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[12]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[13]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[14]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[15]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[16]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[17]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[18]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[19]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[1]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[20]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[21]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[22]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[23]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[24]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[25]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[26]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[27]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[28]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[29]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[2]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[30]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[31]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[3]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[4]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[5]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[6]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[7]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[8]\ : STD_LOGIC;
  signal \write_buf_0_reg_n_0_[9]\ : STD_LOGIC;
  signal write_buf_1 : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[13]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[16]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[17]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[18]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[19]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[20]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[21]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[22]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[23]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[24]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[25]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[26]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[27]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[28]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[29]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[30]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[31]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \write_buf_1_reg_n_0_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Dat_Int_Status[0]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_2\ : label is "soft_lutpair167";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "iSTATE:0000001,WRITE_DAT:0000100,WRITE_CRC:0001000,WRITE_BUSY:0010000,READ_WAIT:0100000,READ_DAT:1000000,IDLE:0000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "iSTATE:0000001,WRITE_DAT:0000100,WRITE_CRC:0001000,WRITE_BUSY:0010000,READ_WAIT:0100000,READ_DAT:1000000,IDLE:0000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "iSTATE:0000001,WRITE_DAT:0000100,WRITE_CRC:0001000,WRITE_BUSY:0010000,READ_WAIT:0100000,READ_DAT:1000000,IDLE:0000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "iSTATE:0000001,WRITE_DAT:0000100,WRITE_CRC:0001000,WRITE_BUSY:0010000,READ_WAIT:0100000,READ_DAT:1000000,IDLE:0000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[5]\ : label is "iSTATE:0000001,WRITE_DAT:0000100,WRITE_CRC:0001000,WRITE_BUSY:0010000,READ_WAIT:0100000,READ_DAT:1000000,IDLE:0000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[6]\ : label is "iSTATE:0000001,WRITE_DAT:0000100,WRITE_CRC:0001000,WRITE_BUSY:0010000,READ_WAIT:0100000,READ_DAT:1000000,IDLE:0000010";
  attribute SOFT_HLUTNM of \Rx_Fifo/tmp[11]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \Rx_Fifo/tmp[15]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \Rx_Fifo/tmp[19]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \Rx_Fifo/tmp[23]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \Rx_Fifo/tmp[27]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \Rx_Fifo/tmp[7]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of a_cmp_rx_i_2 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of busy_n_i_2 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \crc_c[0]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \crc_c[1]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \crc_c[4]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \crc_c[4]_i_4\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \crc_c[4]_i_5\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of crc_en_i_4 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of crc_en_i_5 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of crc_ok_i_4 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of crc_rst_i_1 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \crc_s[0]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \crc_s[0]_i_3\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \crc_s[1]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \crc_status[0]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \crc_status[1]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \crc_status[2]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \data_send_index[0]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \data_send_index[1]_i_3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \data_send_index[2]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \data_send_index[2]_i_3\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of in_buff_ptr_i_1 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \last_din[3]_i_5\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \last_din[3]_i_6\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \last_din[3]_i_7\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of q_start_bit_i_1 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sd_data_out[0]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sd_data_out[10]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sd_data_out[11]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sd_data_out[12]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sd_data_out[13]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sd_data_out[14]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sd_data_out[15]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sd_data_out[16]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sd_data_out[17]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sd_data_out[18]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sd_data_out[19]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sd_data_out[1]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sd_data_out[20]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sd_data_out[21]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sd_data_out[22]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sd_data_out[23]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sd_data_out[24]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sd_data_out[25]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sd_data_out[26]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sd_data_out[27]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sd_data_out[28]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sd_data_out[29]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sd_data_out[2]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sd_data_out[30]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sd_data_out[31]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sd_data_out[3]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sd_data_out[4]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sd_data_out[5]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \sd_data_out[6]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sd_data_out[7]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sd_data_out[8]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sd_data_out[9]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \tmp[31]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \tmp[3]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \transf_cnt[0]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \transf_cnt[10]_i_5\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \transf_cnt[1]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \transf_cnt[2]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \transf_cnt[5]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \transf_cnt[5]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \transf_cnt[6]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \transf_cnt[7]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \transf_cnt[9]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of transm_complete_i_3 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \write_buf_0[31]_i_2\ : label is "soft_lutpair158";
begin
  \FSM_onehot_state_reg[2]_0\(0) <= \^fsm_onehot_state_reg[2]_0\(0);
  busy_n <= \^busy_n\;
  crc_ok <= \^crc_ok\;
  rd <= \^rd\;
  trans_complete <= \^trans_complete\;
  we_rx <= \^we_rx\;
\CRC_16_gen[0].CRC_16_i\: entity work.sd_crc_16
     port map (
      AR(0) => crc_rst_reg_n_0,
      CLK => CLK,
      D(0) => \CRC_16_gen[0].CRC_16_i_n_0\,
      \DAT_dat_o_reg[0]\(0) => \FSM_onehot_state_reg_n_0_[1]\,
      \DAT_dat_o_reg[0]_0\ => \data_send_index[1]_i_3_n_0\,
      \DAT_dat_o_reg[0]_1\ => \data_send_index[1]_i_2_n_0\,
      \DAT_dat_o_reg[0]_2\(0) => \last_din_reg_n_0_[0]\,
      \DAT_dat_o_reg[0]_3\ => \crc_c[4]_i_3_n_0\,
      \DAT_dat_o_reg[0]_4\(3) => \crc_c_reg_n_0_[3]\,
      \DAT_dat_o_reg[0]_4\(2) => \crc_c_reg_n_0_[2]\,
      \DAT_dat_o_reg[0]_4\(1) => \crc_c_reg_n_0_[1]\,
      \DAT_dat_o_reg[0]_4\(0) => \crc_c_reg_n_0_[0]\,
      E(0) => crc_en_reg_n_0,
      Q(0) => \crc_in_reg_n_0_[0]\,
      \crc_c_reg[3]\ => \CRC_16_gen[0].CRC_16_i_n_1\
    );
\CRC_16_gen[1].CRC_16_i\: entity work.sd_crc_16_1
     port map (
      AR(0) => crc_rst_reg_n_0,
      CLK => CLK,
      D(0) => \CRC_16_gen[1].CRC_16_i_n_0\,
      \DAT_dat_o_reg[1]\(0) => \FSM_onehot_state_reg_n_0_[1]\,
      \DAT_dat_o_reg[1]_0\ => \data_send_index[1]_i_3_n_0\,
      \DAT_dat_o_reg[1]_1\ => \data_send_index[1]_i_2_n_0\,
      \DAT_dat_o_reg[1]_2\(0) => p_0_in,
      \DAT_dat_o_reg[1]_3\ => \crc_c[4]_i_3_n_0\,
      \DAT_dat_o_reg[1]_4\(3) => \crc_c_reg_n_0_[3]\,
      \DAT_dat_o_reg[1]_4\(2) => \crc_c_reg_n_0_[2]\,
      \DAT_dat_o_reg[1]_4\(1) => \crc_c_reg_n_0_[1]\,
      \DAT_dat_o_reg[1]_4\(0) => \crc_c_reg_n_0_[0]\,
      E(0) => crc_en_reg_n_0,
      Q(0) => \crc_in_reg_n_0_[1]\,
      \crc_c_reg[3]\ => \CRC_16_gen[1].CRC_16_i_n_1\
    );
\CRC_16_gen[2].CRC_16_i\: entity work.sd_crc_16_2
     port map (
      AR(0) => crc_rst_reg_n_0,
      CLK => CLK,
      D(0) => \CRC_16_gen[2].CRC_16_i_n_0\,
      \DAT_dat_o_reg[2]\ => \data_send_index[1]_i_3_n_0\,
      \DAT_dat_o_reg[2]_0\ => \data_send_index[1]_i_2_n_0\,
      \DAT_dat_o_reg[2]_1\ => \crc_c[4]_i_3_n_0\,
      \DAT_dat_o_reg[2]_2\(3) => \crc_c_reg_n_0_[3]\,
      \DAT_dat_o_reg[2]_2\(2) => \crc_c_reg_n_0_[2]\,
      \DAT_dat_o_reg[2]_2\(1) => \crc_c_reg_n_0_[1]\,
      \DAT_dat_o_reg[2]_2\(0) => \crc_c_reg_n_0_[0]\,
      E(0) => crc_en_reg_n_0,
      \FSM_onehot_state_reg[4]\ => \CRC_16_gen[2].CRC_16_i_n_1\,
      Q(0) => \crc_in_reg_n_0_[2]\,
      crc_ok_i_3_0 => \CRC_16_gen[0].CRC_16_i_n_1\,
      crc_ok_reg(2) => busy_int,
      crc_ok_reg(1) => \^fsm_onehot_state_reg[2]_0\(0),
      crc_ok_reg(0) => \FSM_onehot_state_reg_n_0_[1]\,
      crc_ok_reg_0(3) => p_0_in4_in,
      crc_ok_reg_0(2) => p_0_in1_in,
      crc_ok_reg_0(1) => p_0_in,
      crc_ok_reg_0(0) => \last_din_reg_n_0_[0]\,
      crc_ok_reg_1(0) => \transf_cnt_reg_n_0_[10]\,
      crc_ok_reg_2 => \CRC_16_gen[1].CRC_16_i_n_1\,
      crc_ok_reg_3 => \CRC_16_gen[3].CRC_16_i_n_1\,
      crc_ok_reg_4 => crc_ok_i_2_n_0,
      crc_ok_reg_5 => crc_ok_i_4_n_0,
      crc_ok_reg_6 => \^crc_ok\
    );
\CRC_16_gen[3].CRC_16_i\: entity work.sd_crc_16_3
     port map (
      AR(0) => crc_rst_reg_n_0,
      CLK => CLK,
      D(0) => \CRC_16_gen[3].CRC_16_i_n_0\,
      \DAT_dat_o_reg[3]\(0) => \FSM_onehot_state_reg_n_0_[1]\,
      \DAT_dat_o_reg[3]_0\ => \data_send_index[1]_i_3_n_0\,
      \DAT_dat_o_reg[3]_1\ => \data_send_index[1]_i_2_n_0\,
      \DAT_dat_o_reg[3]_2\(0) => p_0_in4_in,
      \DAT_dat_o_reg[3]_3\ => \crc_c[4]_i_3_n_0\,
      \DAT_dat_o_reg[3]_4\(3) => \crc_c_reg_n_0_[3]\,
      \DAT_dat_o_reg[3]_4\(2) => \crc_c_reg_n_0_[2]\,
      \DAT_dat_o_reg[3]_4\(1) => \crc_c_reg_n_0_[1]\,
      \DAT_dat_o_reg[3]_4\(0) => \crc_c_reg_n_0_[0]\,
      E(0) => crc_en_reg_n_0,
      Q(0) => \crc_in_reg_n_0_[3]\,
      \crc_c_reg[3]\ => \CRC_16_gen[3].CRC_16_i_n_1\
    );
\DAT_dat_o[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF08AA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[2]_0\(0),
      I1 => DAT_oe_o_i_4_n_0,
      I2 => DAT_oe_o_i_5_n_0,
      I3 => \crc_c[4]_i_3_n_0\,
      I4 => \data_send_index[2]_i_3_n_0\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \DAT_dat_o[3]_i_1_n_0\
    );
\DAT_dat_o_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \DAT_dat_o[3]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => \CRC_16_gen[0].CRC_16_i_n_0\,
      Q => \DAT_dat_o_reg[3]_0\(0)
    );
\DAT_dat_o_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \DAT_dat_o[3]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => \CRC_16_gen[1].CRC_16_i_n_0\,
      Q => \DAT_dat_o_reg[3]_0\(1)
    );
\DAT_dat_o_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \DAT_dat_o[3]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => \CRC_16_gen[2].CRC_16_i_n_0\,
      Q => \DAT_dat_o_reg[3]_0\(2)
    );
\DAT_dat_o_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \DAT_dat_o[3]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => \CRC_16_gen[3].CRC_16_i_n_0\,
      Q => \DAT_dat_o_reg[3]_0\(3)
    );
DAT_oe_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \^fsm_onehot_state_reg[2]_0\(0),
      I3 => DAT_oe_o_i_3_n_0,
      I4 => \transf_cnt_reg_n_0_[0]\,
      I5 => \FSM_onehot_state_reg_n_0_[5]\,
      O => DAT_oe_o_i_1_n_0
    );
DAT_oe_o_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF08AA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[2]_0\(0),
      I1 => DAT_oe_o_i_4_n_0,
      I2 => DAT_oe_o_i_5_n_0,
      I3 => \crc_c[4]_i_3_n_0\,
      I4 => \data_send_index[2]_i_3_n_0\,
      O => DAT_oe_o_i_2_n_0
    );
DAT_oe_o_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[10]\,
      I1 => \transf_cnt_reg_n_0_[4]\,
      I2 => \transf_cnt_reg_n_0_[3]\,
      I3 => \transf_cnt_reg_n_0_[1]\,
      I4 => \transf_cnt_reg_n_0_[2]\,
      I5 => DAT_oe_o_i_4_n_0,
      O => DAT_oe_o_i_3_n_0
    );
DAT_oe_o_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[8]\,
      I1 => \transf_cnt_reg_n_0_[7]\,
      I2 => \transf_cnt_reg_n_0_[6]\,
      I3 => \transf_cnt_reg_n_0_[9]\,
      I4 => \transf_cnt_reg_n_0_[5]\,
      O => DAT_oe_o_i_4_n_0
    );
DAT_oe_o_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[3]\,
      I1 => \transf_cnt_reg_n_0_[2]\,
      I2 => \transf_cnt_reg_n_0_[0]\,
      I3 => \transf_cnt_reg_n_0_[4]\,
      I4 => \transf_cnt_reg_n_0_[10]\,
      I5 => \transf_cnt_reg_n_0_[1]\,
      O => DAT_oe_o_i_5_n_0
    );
DAT_oe_o_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => DAT_oe_o_i_1_n_0,
      CLR => crc_ok_reg_1(0),
      D => DAT_oe_o_i_2_n_0,
      Q => sd_dat_oe_o_OBUF
    );
\Dat_Int_Status[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^busy_n\,
      I1 => \^crc_ok\,
      O => busy_n_reg_0
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFF0FFF8F0F0"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[2]_0\(0),
      I1 => \FSM_onehot_state[3]_i_2_n_0\,
      I2 => \FSM_onehot_state[1]_i_2_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[6]\,
      I4 => \FSM_onehot_state_reg[1]_0\,
      I5 => ack_transfer_int,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => start_dat_t(1),
      I1 => start_dat_t(0),
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => busy_int_reg_n_0,
      I4 => ack_transfer_int,
      I5 => busy_int,
      O => \FSM_onehot_state[1]_i_2_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F080808"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => start_dat_t(0),
      I2 => start_dat_t(1),
      I3 => \^fsm_onehot_state_reg[2]_0\(0),
      I4 => \FSM_onehot_state[3]_i_2_n_0\,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => \crc_status_reg_n_0_[1]\,
      I1 => \crc_status_reg_n_0_[0]\,
      I2 => \crc_status_reg_n_0_[2]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_state[3]_i_2_n_0\,
      I5 => \^fsm_onehot_state_reg[2]_0\(0),
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5700FFFF"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[4]\,
      I1 => \transf_cnt_reg_n_0_[3]\,
      I2 => \transf_cnt_reg_n_0_[2]\,
      I3 => DAT_oe_o_i_4_n_0,
      I4 => \transf_cnt_reg_n_0_[10]\,
      O => \FSM_onehot_state[3]_i_2_n_0\
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070FF7070707070"
    )
        port map (
      I0 => busy_int_reg_n_0,
      I1 => ack_transfer_int,
      I2 => busy_int,
      I3 => \FSM_onehot_state[4]_i_2_n_0\,
      I4 => \crc_status_reg_n_0_[2]\,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[4]_i_1_n_0\
    );
\FSM_onehot_state[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \crc_status_reg_n_0_[0]\,
      I1 => \crc_status_reg_n_0_[1]\,
      O => \FSM_onehot_state[4]_i_2_n_0\
    );
\FSM_onehot_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => q_start_bit,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => start_dat_t(0),
      I3 => start_dat_t(1),
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[5]_i_1_n_0\
    );
\FSM_onehot_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1500FFFF15001500"
    )
        port map (
      I0 => ack_transfer_int,
      I1 => start_dat_t(0),
      I2 => start_dat_t(1),
      I3 => \FSM_onehot_state_reg_n_0_[6]\,
      I4 => q_start_bit,
      I5 => \FSM_onehot_state_reg_n_0_[5]\,
      O => \FSM_onehot_state[6]_i_1_n_0\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      PRE => crc_ok_reg_1(0),
      Q => \FSM_onehot_state_reg_n_0_[1]\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \^fsm_onehot_state_reg[2]_0\(0)
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => \FSM_onehot_state[4]_i_1_n_0\,
      Q => busy_int
    );
\FSM_onehot_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => \FSM_onehot_state[5]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[5]\
    );
\FSM_onehot_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => \FSM_onehot_state[6]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[6]\
    );
\Rx_Fifo/tmp[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^we_rx\,
      I1 => \tmp_reg[0]\(5),
      O => E(2)
    );
\Rx_Fifo/tmp[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^we_rx\,
      I1 => \tmp_reg[0]\(4),
      O => E(3)
    );
\Rx_Fifo/tmp[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^we_rx\,
      I1 => \tmp_reg[0]\(3),
      O => E(4)
    );
\Rx_Fifo/tmp[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^we_rx\,
      I1 => \tmp_reg[0]\(2),
      O => E(5)
    );
\Rx_Fifo/tmp[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^we_rx\,
      I1 => \tmp_reg[0]\(1),
      O => E(6)
    );
\Rx_Fifo/tmp[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^we_rx\,
      I1 => \tmp_reg[0]\(6),
      O => E(1)
    );
a_cmp_rx_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^crc_ok\,
      I1 => \^busy_n\,
      I2 => Q(0),
      O => crc_ok_reg_0
    );
ack_q_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => ack_transfer,
      Q => ack_q
    );
ack_transfer_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => ack_q,
      Q => ack_transfer_int
    );
busy_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => busy_int,
      CLR => crc_ok_reg_1(0),
      D => sd_dat_dat_i_IBUF(0),
      Q => busy_int_reg_n_0
    );
busy_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF07FF00FF00"
    )
        port map (
      I0 => \crc_c[4]_i_4_n_0\,
      I1 => busy_n_i_2_n_0,
      I2 => \FSM_onehot_state_reg_n_0_[5]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \^fsm_onehot_state_reg[2]_0\(0),
      I5 => \^busy_n\,
      O => busy_n_i_1_n_0
    );
busy_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \crc_c_reg_n_0_[4]\,
      I1 => \crc_c_reg_n_0_[2]\,
      I2 => \crc_c_reg_n_0_[1]\,
      I3 => \crc_c_reg_n_0_[0]\,
      I4 => \crc_c_reg_n_0_[3]\,
      O => busy_n_i_2_n_0
    );
busy_n_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => busy_n_i_1_n_0,
      PRE => crc_ok_reg_1(0),
      Q => \^busy_n\
    );
\crc_c[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => \^fsm_onehot_state_reg[2]_0\(0),
      I2 => \FSM_onehot_state_reg_n_0_[6]\,
      I3 => \crc_c_reg_n_0_[0]\,
      O => \crc_c[0]_i_1_n_0\
    );
\crc_c[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBEBAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => \crc_c_reg_n_0_[0]\,
      I2 => \crc_c_reg_n_0_[1]\,
      I3 => \^fsm_onehot_state_reg[2]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[6]\,
      O => \crc_c[1]_i_1_n_0\
    );
\crc_c[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEBEEEBEEEBAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => \crc_c_reg_n_0_[2]\,
      I2 => \crc_c_reg_n_0_[1]\,
      I3 => \crc_c_reg_n_0_[0]\,
      I4 => \^fsm_onehot_state_reg[2]_0\(0),
      I5 => \FSM_onehot_state_reg_n_0_[6]\,
      O => \crc_c[2]_i_1_n_0\
    );
\crc_c[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEEEEEEEB"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => \crc_c_reg_n_0_[3]\,
      I2 => \crc_c_reg_n_0_[0]\,
      I3 => \crc_c_reg_n_0_[1]\,
      I4 => \crc_c_reg_n_0_[2]\,
      I5 => \transf_cnt[9]_i_2_n_0\,
      O => \crc_c[3]_i_1_n_0\
    );
\crc_c[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
        port map (
      I0 => \crc_c[4]_i_3_n_0\,
      I1 => \^fsm_onehot_state_reg[2]_0\(0),
      I2 => \FSM_onehot_state_reg_n_0_[5]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \crc_c[4]_i_4_n_0\,
      O => crc_c
    );
\crc_c[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBEBAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \crc_c_reg_n_0_[4]\,
      I2 => \crc_c[4]_i_5_n_0\,
      I3 => \^fsm_onehot_state_reg[2]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[6]\,
      O => \crc_c[4]_i_2_n_0\
    );
\crc_c[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => rd_i_2_n_0,
      I1 => \crc_c_reg_n_0_[3]\,
      I2 => \crc_c_reg_n_0_[0]\,
      I3 => \crc_c_reg_n_0_[1]\,
      I4 => \crc_c_reg_n_0_[2]\,
      I5 => \crc_c_reg_n_0_[4]\,
      O => \crc_c[4]_i_3_n_0\
    );
\crc_c[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008F"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[10]\,
      I1 => \transf_cnt_reg_n_0_[0]\,
      I2 => rd_i_2_n_0,
      I3 => \transf_cnt[10]_i_3_n_0\,
      O => \crc_c[4]_i_4_n_0\
    );
\crc_c[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \crc_c_reg_n_0_[3]\,
      I1 => \crc_c_reg_n_0_[0]\,
      I2 => \crc_c_reg_n_0_[1]\,
      I3 => \crc_c_reg_n_0_[2]\,
      O => \crc_c[4]_i_5_n_0\
    );
\crc_c_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => crc_c,
      CLR => crc_ok_reg_1(0),
      D => \crc_c[0]_i_1_n_0\,
      Q => \crc_c_reg_n_0_[0]\
    );
\crc_c_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => crc_c,
      CLR => crc_ok_reg_1(0),
      D => \crc_c[1]_i_1_n_0\,
      Q => \crc_c_reg_n_0_[1]\
    );
\crc_c_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => crc_c,
      CLR => crc_ok_reg_1(0),
      D => \crc_c[2]_i_1_n_0\,
      Q => \crc_c_reg_n_0_[2]\
    );
\crc_c_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => crc_c,
      CLR => crc_ok_reg_1(0),
      D => \crc_c[3]_i_1_n_0\,
      Q => \crc_c_reg_n_0_[3]\
    );
\crc_c_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => crc_c,
      CLR => crc_ok_reg_1(0),
      D => \crc_c[4]_i_2_n_0\,
      Q => \crc_c_reg_n_0_[4]\
    );
crc_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFABFFAAFFA8"
    )
        port map (
      I0 => crc_en_i_2_n_0,
      I1 => crc_en_i_3_n_0,
      I2 => crc_en_i_4_n_0,
      I3 => \FSM_onehot_state_reg_n_0_[5]\,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => crc_en_reg_n_0,
      O => crc_en_i_1_n_0
    );
crc_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_send_index[1]_i_3_n_0\,
      I1 => \^fsm_onehot_state_reg[2]_0\(0),
      O => crc_en_i_2_n_0
    );
crc_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8888888AAAAAAAA"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[2]_0\(0),
      I1 => \data_send_index[1]_i_3_n_0\,
      I2 => \transf_cnt_reg_n_0_[10]\,
      I3 => \transf_cnt_reg_n_0_[0]\,
      I4 => crc_en_i_5_n_0,
      I5 => \crc_c[4]_i_3_n_0\,
      O => crc_en_i_3_n_0
    );
crc_en_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[10]\,
      I1 => \transf_cnt[10]_i_3_n_0\,
      O => crc_en_i_4_n_0
    );
crc_en_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => DAT_oe_o_i_4_n_0,
      I1 => \transf_cnt_reg_n_0_[3]\,
      I2 => \transf_cnt_reg_n_0_[4]\,
      I3 => \transf_cnt_reg_n_0_[1]\,
      I4 => \transf_cnt_reg_n_0_[2]\,
      O => crc_en_i_5_n_0
    );
crc_en_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => crc_en_i_1_n_0,
      Q => crc_en_reg_n_0
    );
\crc_in[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \data_send_index[2]_i_3_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[6]\,
      I2 => \transf_cnt_reg_n_0_[10]\,
      I3 => \FSM_onehot_state_reg_n_0_[5]\,
      O => crc_in
    );
\crc_in_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => crc_in,
      CLR => crc_ok_reg_1(0),
      D => \last_din[0]_i_1_n_0\,
      Q => \crc_in_reg_n_0_[0]\
    );
\crc_in_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => crc_in,
      CLR => crc_ok_reg_1(0),
      D => \last_din[1]_i_1_n_0\,
      Q => \crc_in_reg_n_0_[1]\
    );
\crc_in_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => crc_in,
      CLR => crc_ok_reg_1(0),
      D => \last_din[2]_i_1_n_0\,
      Q => \crc_in_reg_n_0_[2]\
    );
\crc_in_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => crc_in,
      CLR => crc_ok_reg_1(0),
      D => \last_din[3]_i_2_n_0\,
      Q => \crc_in_reg_n_0_[3]\
    );
crc_ok_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[10]\,
      I1 => \FSM_onehot_state_reg_n_0_[6]\,
      I2 => \crc_s_reg_n_0_[0]\,
      I3 => \crc_s_reg_n_0_[1]\,
      I4 => busy_int,
      I5 => \crc_s_reg_n_0_[2]\,
      O => crc_ok_i_2_n_0
    );
crc_ok_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3303ABAB"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => \transf_cnt[10]_i_3_n_0\,
      I2 => rd_i_2_n_0,
      I3 => \transf_cnt_reg_n_0_[0]\,
      I4 => \transf_cnt_reg_n_0_[10]\,
      O => crc_ok_i_4_n_0
    );
crc_ok_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => \CRC_16_gen[2].CRC_16_i_n_1\,
      Q => \^crc_ok\
    );
crc_rst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F0F0"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[2]_0\(0),
      I1 => \data_send_index[1]_i_3_n_0\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_state_reg_n_0_[5]\,
      I4 => crc_rst_reg_n_0,
      O => crc_rst_i_1_n_0
    );
crc_rst_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => crc_rst_i_1_n_0,
      PRE => crc_ok_reg_1(0),
      Q => crc_rst_reg_n_0
    );
\crc_s[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFB0000AA08"
    )
        port map (
      I0 => \crc_s[0]_i_2_n_0\,
      I1 => \crc_status_reg_n_0_[1]\,
      I2 => \crc_status_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \crc_s[0]_i_3_n_0\,
      I5 => \crc_s_reg_n_0_[0]\,
      O => \crc_s[0]_i_1_n_0\
    );
\crc_s[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sd_dat_dat_i_IBUF(0),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \crc_s[0]_i_2_n_0\
    );
\crc_s[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \crc_status_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \crc_s[0]_i_3_n_0\
    );
\crc_s[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3B3FFBF80800080"
    )
        port map (
      I0 => sd_dat_dat_i_IBUF(0),
      I1 => \crc_s[1]_i_2_n_0\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \crc_status_reg_n_0_[2]\,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => \crc_s_reg_n_0_[1]\,
      O => \crc_s[1]_i_1_n_0\
    );
\crc_s[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \crc_status_reg_n_0_[1]\,
      I2 => \crc_status_reg_n_0_[0]\,
      O => \crc_s[1]_i_2_n_0\
    );
\crc_s[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3B3B3B3A0808080"
    )
        port map (
      I0 => sd_dat_dat_i_IBUF(0),
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \crc_status_reg_n_0_[2]\,
      I4 => \FSM_onehot_state[4]_i_2_n_0\,
      I5 => \crc_s_reg_n_0_[2]\,
      O => \crc_s[2]_i_1_n_0\
    );
\crc_s_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => \crc_s[0]_i_1_n_0\,
      Q => \crc_s_reg_n_0_[0]\
    );
\crc_s_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => \crc_s[1]_i_1_n_0\,
      Q => \crc_s_reg_n_0_[1]\
    );
\crc_s_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => \crc_s[2]_i_1_n_0\,
      Q => \crc_s_reg_n_0_[2]\
    );
\crc_status[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => \crc_status_reg_n_0_[0]\,
      O => \crc_status[0]_i_1_n_0\
    );
\crc_status[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF4"
    )
        port map (
      I0 => \crc_status_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \crc_status_reg_n_0_[1]\,
      O => \crc_status[1]_i_1_n_0\
    );
\crc_status[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFF10"
    )
        port map (
      I0 => \crc_status_reg_n_0_[0]\,
      I1 => \crc_status_reg_n_0_[1]\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \crc_status_reg_n_0_[2]\,
      O => \crc_status[2]_i_1_n_0\
    );
\crc_status_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \crc_status[0]_i_1_n_0\,
      PRE => crc_ok_reg_1(0),
      Q => \crc_status_reg_n_0_[0]\
    );
\crc_status_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \crc_status[1]_i_1_n_0\,
      PRE => crc_ok_reg_1(0),
      Q => \crc_status_reg_n_0_[1]\
    );
\crc_status_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \crc_status[2]_i_1_n_0\,
      PRE => crc_ok_reg_1(0),
      Q => \crc_status_reg_n_0_[2]\
    );
\data_out[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => \transf_cnt_reg_n_0_[10]\,
      O => \data_out[3]_i_1_n_0\
    );
\data_out_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \data_out[3]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => sd_dat_dat_i_IBUF(0),
      Q => \data_out_reg[3]_0\(0)
    );
\data_out_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \data_out[3]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => sd_dat_dat_i_IBUF(1),
      Q => \data_out_reg[3]_0\(1)
    );
\data_out_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \data_out[3]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => sd_dat_dat_i_IBUF(2),
      Q => \data_out_reg[3]_0\(2)
    );
\data_out_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \data_out[3]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => sd_dat_dat_i_IBUF(3),
      Q => \data_out_reg[3]_0\(3)
    );
\data_send_index[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F455FB00"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \data_send_index[1]_i_2_n_0\,
      I2 => \data_send_index[1]_i_3_n_0\,
      I3 => \^fsm_onehot_state_reg[2]_0\(0),
      I4 => \data_send_index_reg_n_0_[0]\,
      O => \data_send_index[0]_i_1_n_0\
    );
\data_send_index[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00753333008A0000"
    )
        port map (
      I0 => \data_send_index_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => \data_send_index[1]_i_2_n_0\,
      I3 => \data_send_index[1]_i_3_n_0\,
      I4 => \^fsm_onehot_state_reg[2]_0\(0),
      I5 => \data_send_index_reg_n_0_[1]\,
      O => \data_send_index[1]_i_1_n_0\
    );
\data_send_index[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000002"
    )
        port map (
      I0 => DAT_oe_o_i_4_n_0,
      I1 => \transf_cnt_reg_n_0_[2]\,
      I2 => \transf_cnt_reg_n_0_[1]\,
      I3 => \transf_cnt_reg_n_0_[3]\,
      I4 => \transf_cnt_reg_n_0_[4]\,
      I5 => \transf_cnt_reg_n_0_[10]\,
      O => \data_send_index[1]_i_2_n_0\
    );
\data_send_index[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[0]\,
      I1 => DAT_oe_o_i_3_n_0,
      O => \data_send_index[1]_i_3_n_0\
    );
\data_send_index[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFF80808000"
    )
        port map (
      I0 => \data_send_index[2]_i_2_n_0\,
      I1 => \data_send_index_reg_n_0_[1]\,
      I2 => \data_send_index_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \data_send_index[2]_i_3_n_0\,
      I5 => \data_send_index_reg_n_0_[2]\,
      O => \data_send_index[2]_i_1_n_0\
    );
\data_send_index[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[2]_0\(0),
      I1 => \data_send_index[1]_i_3_n_0\,
      O => \data_send_index[2]_i_2_n_0\
    );
\data_send_index[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[2]_0\(0),
      I1 => \data_send_index[1]_i_3_n_0\,
      I2 => \data_send_index[1]_i_2_n_0\,
      O => \data_send_index[2]_i_3_n_0\
    );
\data_send_index_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => \data_send_index[0]_i_1_n_0\,
      Q => \data_send_index_reg_n_0_[0]\
    );
\data_send_index_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => \data_send_index[1]_i_1_n_0\,
      Q => \data_send_index_reg_n_0_[1]\
    );
\data_send_index_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => \data_send_index[2]_i_1_n_0\,
      Q => \data_send_index_reg_n_0_[2]\
    );
in_buff_ptr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"308A"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[2]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => \write_buf_0[31]_i_2_n_0\,
      I3 => in_buff_ptr_reg_n_0,
      O => in_buff_ptr_i_1_n_0
    );
in_buff_ptr_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => in_buff_ptr_i_1_n_0,
      Q => in_buff_ptr_reg_n_0
    );
\last_din[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => sd_dat_dat_i_IBUF(0),
      I2 => \^fsm_onehot_state_reg[2]_0\(0),
      I3 => \write_buf_0_reg_n_0_[28]\,
      I4 => \last_din[3]_i_3_n_0\,
      I5 => \last_din_reg[0]_i_2_n_0\,
      O => \last_din[0]_i_1_n_0\
    );
\last_din[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(0),
      I1 => data2(0),
      I2 => \data_send_index_reg_n_0_[1]\,
      I3 => data1(0),
      I4 => \data_send_index_reg_n_0_[0]\,
      I5 => data0(0),
      O => \last_din[0]_i_3_n_0\
    );
\last_din[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sd_data_out_reg_n_0_[0]\,
      I1 => data6(0),
      I2 => \data_send_index_reg_n_0_[1]\,
      I3 => data5(0),
      I4 => \data_send_index_reg_n_0_[0]\,
      I5 => data4(0),
      O => \last_din[0]_i_4_n_0\
    );
\last_din[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => sd_dat_dat_i_IBUF(1),
      I1 => \FSM_onehot_state_reg_n_0_[6]\,
      I2 => \^fsm_onehot_state_reg[2]_0\(0),
      I3 => \write_buf_0_reg_n_0_[29]\,
      I4 => \last_din[3]_i_3_n_0\,
      I5 => \last_din_reg[1]_i_2_n_0\,
      O => \last_din[1]_i_1_n_0\
    );
\last_din[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(1),
      I1 => data2(1),
      I2 => \data_send_index_reg_n_0_[1]\,
      I3 => data1(1),
      I4 => \data_send_index_reg_n_0_[0]\,
      I5 => data0(1),
      O => \last_din[1]_i_3_n_0\
    );
\last_din[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sd_data_out_reg_n_0_[1]\,
      I1 => data6(1),
      I2 => \data_send_index_reg_n_0_[1]\,
      I3 => data5(1),
      I4 => \data_send_index_reg_n_0_[0]\,
      I5 => data4(1),
      O => \last_din[1]_i_4_n_0\
    );
\last_din[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => sd_dat_dat_i_IBUF(2),
      I1 => \FSM_onehot_state_reg_n_0_[6]\,
      I2 => \^fsm_onehot_state_reg[2]_0\(0),
      I3 => \write_buf_0_reg_n_0_[30]\,
      I4 => \last_din[3]_i_3_n_0\,
      I5 => \last_din_reg[2]_i_2_n_0\,
      O => \last_din[2]_i_1_n_0\
    );
\last_din[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(2),
      I1 => data2(2),
      I2 => \data_send_index_reg_n_0_[1]\,
      I3 => data1(2),
      I4 => \data_send_index_reg_n_0_[0]\,
      I5 => data0(2),
      O => \last_din[2]_i_3_n_0\
    );
\last_din[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sd_data_out_reg_n_0_[2]\,
      I1 => data6(2),
      I2 => \data_send_index_reg_n_0_[1]\,
      I3 => data5(2),
      I4 => \data_send_index_reg_n_0_[0]\,
      I5 => data4(2),
      O => \last_din[2]_i_4_n_0\
    );
\last_din[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \data_send_index[2]_i_3_n_0\,
      I1 => \transf_cnt[10]_i_3_n_0\,
      I2 => \transf_cnt_reg_n_0_[10]\,
      O => last_din
    );
\last_din[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => sd_dat_dat_i_IBUF(3),
      I1 => \FSM_onehot_state_reg_n_0_[6]\,
      I2 => \^fsm_onehot_state_reg[2]_0\(0),
      I3 => \write_buf_0_reg_n_0_[31]\,
      I4 => \last_din[3]_i_3_n_0\,
      I5 => \last_din_reg[3]_i_4_n_0\,
      O => \last_din[3]_i_2_n_0\
    );
\last_din[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \last_din[3]_i_5_n_0\,
      I1 => \transf_cnt_reg_n_0_[6]\,
      I2 => \transf_cnt_reg_n_0_[5]\,
      I3 => \last_din[3]_i_6_n_0\,
      I4 => \transf_cnt_reg_n_0_[0]\,
      I5 => \last_din[3]_i_7_n_0\,
      O => \last_din[3]_i_3_n_0\
    );
\last_din[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[3]\,
      I1 => \transf_cnt_reg_n_0_[4]\,
      O => \last_din[3]_i_5_n_0\
    );
\last_din[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[8]\,
      I1 => \transf_cnt_reg_n_0_[7]\,
      I2 => \transf_cnt_reg_n_0_[9]\,
      I3 => \transf_cnt_reg_n_0_[10]\,
      O => \last_din[3]_i_6_n_0\
    );
\last_din[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[1]\,
      I1 => \transf_cnt_reg_n_0_[2]\,
      O => \last_din[3]_i_7_n_0\
    );
\last_din[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(3),
      I1 => data2(3),
      I2 => \data_send_index_reg_n_0_[1]\,
      I3 => data1(3),
      I4 => \data_send_index_reg_n_0_[0]\,
      I5 => data0(3),
      O => \last_din[3]_i_8_n_0\
    );
\last_din[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sd_data_out_reg_n_0_[3]\,
      I1 => data6(3),
      I2 => \data_send_index_reg_n_0_[1]\,
      I3 => data5(3),
      I4 => \data_send_index_reg_n_0_[0]\,
      I5 => data4(3),
      O => \last_din[3]_i_9_n_0\
    );
\last_din_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => last_din,
      CLR => crc_ok_reg_1(0),
      D => \last_din[0]_i_1_n_0\,
      Q => \last_din_reg_n_0_[0]\
    );
\last_din_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_din[0]_i_3_n_0\,
      I1 => \last_din[0]_i_4_n_0\,
      O => \last_din_reg[0]_i_2_n_0\,
      S => \data_send_index_reg_n_0_[2]\
    );
\last_din_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => last_din,
      CLR => crc_ok_reg_1(0),
      D => \last_din[1]_i_1_n_0\,
      Q => p_0_in
    );
\last_din_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_din[1]_i_3_n_0\,
      I1 => \last_din[1]_i_4_n_0\,
      O => \last_din_reg[1]_i_2_n_0\,
      S => \data_send_index_reg_n_0_[2]\
    );
\last_din_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => last_din,
      CLR => crc_ok_reg_1(0),
      D => \last_din[2]_i_1_n_0\,
      Q => p_0_in1_in
    );
\last_din_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_din[2]_i_3_n_0\,
      I1 => \last_din[2]_i_4_n_0\,
      O => \last_din_reg[2]_i_2_n_0\,
      S => \data_send_index_reg_n_0_[2]\
    );
\last_din_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => last_din,
      CLR => crc_ok_reg_1(0),
      D => \last_din[3]_i_2_n_0\,
      Q => p_0_in4_in
    );
\last_din_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_din[3]_i_8_n_0\,
      I1 => \last_din[3]_i_9_n_0\,
      O => \last_din_reg[3]_i_4_n_0\,
      S => \data_send_index_reg_n_0_[2]\
    );
out_buff_ptr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5455AB00"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \data_send_index[1]_i_2_n_0\,
      I2 => out_buff_ptr_i_2_n_0,
      I3 => \^fsm_onehot_state_reg[2]_0\(0),
      I4 => out_buff_ptr_reg_n_0,
      O => out_buff_ptr_i_1_n_0
    );
out_buff_ptr_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \data_send_index_reg_n_0_[1]\,
      I1 => \data_send_index_reg_n_0_[0]\,
      I2 => \data_send_index_reg_n_0_[2]\,
      O => out_buff_ptr_i_2_n_0
    );
out_buff_ptr_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => out_buff_ptr_i_1_n_0,
      Q => out_buff_ptr_reg_n_0
    );
q_start_bit_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sd_dat_dat_i_IBUF(0),
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      O => q_start_bit_i_1_n_0
    );
q_start_bit_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => q_start_bit_i_1_n_0,
      PRE => crc_ok_reg_1(0),
      Q => q_start_bit
    );
rd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222F22222220"
    )
        port map (
      I0 => rd_i_2_n_0,
      I1 => \write_buf_0[31]_i_2_n_0\,
      I2 => \^fsm_onehot_state_reg[2]_0\(0),
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => \^rd\,
      O => rd_i_1_n_0
    );
rd_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[2]\,
      I1 => \transf_cnt_reg_n_0_[1]\,
      I2 => \transf_cnt_reg_n_0_[4]\,
      I3 => \transf_cnt_reg_n_0_[3]\,
      I4 => DAT_oe_o_i_4_n_0,
      I5 => \transf_cnt_reg_n_0_[10]\,
      O => rd_i_2_n_0
    );
rd_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => rd_i_1_n_0,
      Q => \^rd\
    );
\sd_data_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[0]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[0]\,
      O => \sd_data_out[0]_i_1_n_0\
    );
\sd_data_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[10]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[10]\,
      O => \sd_data_out[10]_i_1_n_0\
    );
\sd_data_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[11]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[11]\,
      O => \sd_data_out[11]_i_1_n_0\
    );
\sd_data_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[12]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[12]\,
      O => \sd_data_out[12]_i_1_n_0\
    );
\sd_data_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[13]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[13]\,
      O => \sd_data_out[13]_i_1_n_0\
    );
\sd_data_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[14]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[14]\,
      O => \sd_data_out[14]_i_1_n_0\
    );
\sd_data_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[15]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[15]\,
      O => \sd_data_out[15]_i_1_n_0\
    );
\sd_data_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[16]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[16]\,
      O => \sd_data_out[16]_i_1_n_0\
    );
\sd_data_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[17]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[17]\,
      O => \sd_data_out[17]_i_1_n_0\
    );
\sd_data_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[18]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[18]\,
      O => \sd_data_out[18]_i_1_n_0\
    );
\sd_data_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[19]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[19]\,
      O => \sd_data_out[19]_i_1_n_0\
    );
\sd_data_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[1]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[1]\,
      O => \sd_data_out[1]_i_1_n_0\
    );
\sd_data_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[20]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[20]\,
      O => \sd_data_out[20]_i_1_n_0\
    );
\sd_data_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[21]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[21]\,
      O => \sd_data_out[21]_i_1_n_0\
    );
\sd_data_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[22]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[22]\,
      O => \sd_data_out[22]_i_1_n_0\
    );
\sd_data_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[23]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[23]\,
      O => \sd_data_out[23]_i_1_n_0\
    );
\sd_data_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[24]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[24]\,
      O => \sd_data_out[24]_i_1_n_0\
    );
\sd_data_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[25]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[25]\,
      O => \sd_data_out[25]_i_1_n_0\
    );
\sd_data_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[26]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[26]\,
      O => \sd_data_out[26]_i_1_n_0\
    );
\sd_data_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[27]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[27]\,
      O => \sd_data_out[27]_i_1_n_0\
    );
\sd_data_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[28]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[28]\,
      O => \sd_data_out[28]_i_1_n_0\
    );
\sd_data_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[29]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[29]\,
      O => \sd_data_out[29]_i_1_n_0\
    );
\sd_data_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[2]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[2]\,
      O => \sd_data_out[2]_i_1_n_0\
    );
\sd_data_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[30]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[30]\,
      O => \sd_data_out[30]_i_1_n_0\
    );
\sd_data_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[31]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[31]\,
      O => \sd_data_out[31]_i_2_n_0\
    );
\sd_data_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[3]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[3]\,
      O => \sd_data_out[3]_i_1_n_0\
    );
\sd_data_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[4]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[4]\,
      O => \sd_data_out[4]_i_1_n_0\
    );
\sd_data_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[5]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[5]\,
      O => \sd_data_out[5]_i_1_n_0\
    );
\sd_data_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[6]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[6]\,
      O => \sd_data_out[6]_i_1_n_0\
    );
\sd_data_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[7]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[7]\,
      O => \sd_data_out[7]_i_1_n_0\
    );
\sd_data_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[8]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[8]\,
      O => \sd_data_out[8]_i_1_n_0\
    );
\sd_data_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_buf_1_reg_n_0_[9]\,
      I1 => out_buff_ptr_reg_n_0,
      I2 => \write_buf_0_reg_n_0_[9]\,
      O => \sd_data_out[9]_i_1_n_0\
    );
\sd_data_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[0]_i_1_n_0\,
      Q => \sd_data_out_reg_n_0_[0]\,
      R => '0'
    );
\sd_data_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[10]_i_1_n_0\,
      Q => data5(2),
      R => '0'
    );
\sd_data_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[11]_i_1_n_0\,
      Q => data5(3),
      R => '0'
    );
\sd_data_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[12]_i_1_n_0\,
      Q => data4(0),
      R => '0'
    );
\sd_data_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[13]_i_1_n_0\,
      Q => data4(1),
      R => '0'
    );
\sd_data_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[14]_i_1_n_0\,
      Q => data4(2),
      R => '0'
    );
\sd_data_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[15]_i_1_n_0\,
      Q => data4(3),
      R => '0'
    );
\sd_data_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[16]_i_1_n_0\,
      Q => data3(0),
      R => '0'
    );
\sd_data_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[17]_i_1_n_0\,
      Q => data3(1),
      R => '0'
    );
\sd_data_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[18]_i_1_n_0\,
      Q => data3(2),
      R => '0'
    );
\sd_data_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[19]_i_1_n_0\,
      Q => data3(3),
      R => '0'
    );
\sd_data_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[1]_i_1_n_0\,
      Q => \sd_data_out_reg_n_0_[1]\,
      R => '0'
    );
\sd_data_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[20]_i_1_n_0\,
      Q => data2(0),
      R => '0'
    );
\sd_data_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[21]_i_1_n_0\,
      Q => data2(1),
      R => '0'
    );
\sd_data_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[22]_i_1_n_0\,
      Q => data2(2),
      R => '0'
    );
\sd_data_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[23]_i_1_n_0\,
      Q => data2(3),
      R => '0'
    );
\sd_data_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[24]_i_1_n_0\,
      Q => data1(0),
      R => '0'
    );
\sd_data_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[25]_i_1_n_0\,
      Q => data1(1),
      R => '0'
    );
\sd_data_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[26]_i_1_n_0\,
      Q => data1(2),
      R => '0'
    );
\sd_data_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[27]_i_1_n_0\,
      Q => data1(3),
      R => '0'
    );
\sd_data_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[28]_i_1_n_0\,
      Q => data0(0),
      R => '0'
    );
\sd_data_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[29]_i_1_n_0\,
      Q => data0(1),
      R => '0'
    );
\sd_data_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[2]_i_1_n_0\,
      Q => \sd_data_out_reg_n_0_[2]\,
      R => '0'
    );
\sd_data_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[30]_i_1_n_0\,
      Q => data0(2),
      R => '0'
    );
\sd_data_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[31]_i_2_n_0\,
      Q => data0(3),
      R => '0'
    );
\sd_data_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[3]_i_1_n_0\,
      Q => \sd_data_out_reg_n_0_[3]\,
      R => '0'
    );
\sd_data_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[4]_i_1_n_0\,
      Q => data6(0),
      R => '0'
    );
\sd_data_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[5]_i_1_n_0\,
      Q => data6(1),
      R => '0'
    );
\sd_data_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[6]_i_1_n_0\,
      Q => data6(2),
      R => '0'
    );
\sd_data_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[7]_i_1_n_0\,
      Q => data6(3),
      R => '0'
    );
\sd_data_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[8]_i_1_n_0\,
      Q => data5(0),
      R => '0'
    );
\sd_data_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \sd_data_out_reg[31]_0\(0),
      D => \sd_data_out[9]_i_1_n_0\,
      Q => data5(1),
      R => '0'
    );
\tmp[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^we_rx\,
      I1 => \tmp_reg[0]\(0),
      O => E(7)
    );
\tmp[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^we_rx\,
      I1 => \tmp_reg[0]\(7),
      O => E(0)
    );
\transf_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[6]\,
      I2 => \^fsm_onehot_state_reg[2]_0\(0),
      O => \transf_cnt[0]_i_1_n_0\
    );
\transf_cnt[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFEFFFF"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[2]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_state_reg_n_0_[6]\,
      I3 => \transf_cnt_reg_n_0_[10]\,
      I4 => \transf_cnt[10]_i_3_n_0\,
      O => transf_cnt
    );
\transf_cnt[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EEEE000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => \^fsm_onehot_state_reg[2]_0\(0),
      I2 => \transf_cnt[10]_i_4_n_0\,
      I3 => \transf_cnt_reg_n_0_[9]\,
      I4 => \transf_cnt_reg_n_0_[10]\,
      O => \transf_cnt[10]_i_2_n_0\
    );
\transf_cnt[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD5FFFF"
    )
        port map (
      I0 => \transf_cnt[10]_i_5_n_0\,
      I1 => \transf_cnt_reg_n_0_[4]\,
      I2 => \transf_cnt_reg_n_0_[0]\,
      I3 => \transf_cnt_reg_n_0_[1]\,
      I4 => \FSM_onehot_state_reg_n_0_[6]\,
      O => \transf_cnt[10]_i_3_n_0\
    );
\transf_cnt[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[8]\,
      I1 => \transf_cnt_reg_n_0_[7]\,
      I2 => \transf_cnt[9]_i_3_n_0\,
      I3 => \transf_cnt_reg_n_0_[6]\,
      O => \transf_cnt[10]_i_4_n_0\
    );
\transf_cnt[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => DAT_oe_o_i_4_n_0,
      I1 => \transf_cnt_reg_n_0_[2]\,
      I2 => \transf_cnt_reg_n_0_[3]\,
      I3 => \transf_cnt_reg_n_0_[4]\,
      O => \transf_cnt[10]_i_5_n_0\
    );
\transf_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6660"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[0]\,
      I1 => \transf_cnt_reg_n_0_[1]\,
      I2 => \FSM_onehot_state_reg_n_0_[6]\,
      I3 => \^fsm_onehot_state_reg[2]_0\(0),
      O => \transf_cnt[1]_i_1_n_0\
    );
\transf_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EEEE000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => \^fsm_onehot_state_reg[2]_0\(0),
      I2 => \transf_cnt_reg_n_0_[1]\,
      I3 => \transf_cnt_reg_n_0_[0]\,
      I4 => \transf_cnt_reg_n_0_[2]\,
      O => \transf_cnt[2]_i_1_n_0\
    );
\transf_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEEEEEEE0000000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => \^fsm_onehot_state_reg[2]_0\(0),
      I2 => \transf_cnt_reg_n_0_[0]\,
      I3 => \transf_cnt_reg_n_0_[1]\,
      I4 => \transf_cnt_reg_n_0_[2]\,
      I5 => \transf_cnt_reg_n_0_[3]\,
      O => \transf_cnt[3]_i_1_n_0\
    );
\transf_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => \transf_cnt[9]_i_2_n_0\,
      I1 => \transf_cnt_reg_n_0_[2]\,
      I2 => \transf_cnt_reg_n_0_[1]\,
      I3 => \transf_cnt_reg_n_0_[0]\,
      I4 => \transf_cnt_reg_n_0_[3]\,
      I5 => \transf_cnt_reg_n_0_[4]\,
      O => \transf_cnt[4]_i_1_n_0\
    );
\transf_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => \^fsm_onehot_state_reg[2]_0\(0),
      I2 => \transf_cnt[5]_i_2_n_0\,
      I3 => \transf_cnt_reg_n_0_[5]\,
      O => \transf_cnt[5]_i_1_n_0\
    );
\transf_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[3]\,
      I1 => \transf_cnt_reg_n_0_[0]\,
      I2 => \transf_cnt_reg_n_0_[1]\,
      I3 => \transf_cnt_reg_n_0_[2]\,
      I4 => \transf_cnt_reg_n_0_[4]\,
      O => \transf_cnt[5]_i_2_n_0\
    );
\transf_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => \^fsm_onehot_state_reg[2]_0\(0),
      I2 => \transf_cnt[9]_i_3_n_0\,
      I3 => \transf_cnt_reg_n_0_[6]\,
      O => \transf_cnt[6]_i_1_n_0\
    );
\transf_cnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EE0E00"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => \^fsm_onehot_state_reg[2]_0\(0),
      I2 => \transf_cnt[9]_i_3_n_0\,
      I3 => \transf_cnt_reg_n_0_[6]\,
      I4 => \transf_cnt_reg_n_0_[7]\,
      O => \transf_cnt[7]_i_1_n_0\
    );
\transf_cnt[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0EEEEE00E00000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[6]\,
      I1 => \^fsm_onehot_state_reg[2]_0\(0),
      I2 => \transf_cnt_reg_n_0_[6]\,
      I3 => \transf_cnt[9]_i_3_n_0\,
      I4 => \transf_cnt_reg_n_0_[7]\,
      I5 => \transf_cnt_reg_n_0_[8]\,
      O => \transf_cnt[8]_i_1_n_0\
    );
\transf_cnt[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515555500400000"
    )
        port map (
      I0 => \transf_cnt[9]_i_2_n_0\,
      I1 => \transf_cnt_reg_n_0_[8]\,
      I2 => \transf_cnt_reg_n_0_[7]\,
      I3 => \transf_cnt[9]_i_3_n_0\,
      I4 => \transf_cnt_reg_n_0_[6]\,
      I5 => \transf_cnt_reg_n_0_[9]\,
      O => \transf_cnt[9]_i_1_n_0\
    );
\transf_cnt[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[2]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[6]\,
      O => \transf_cnt[9]_i_2_n_0\
    );
\transf_cnt[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[4]\,
      I1 => \transf_cnt_reg_n_0_[2]\,
      I2 => \transf_cnt_reg_n_0_[1]\,
      I3 => \transf_cnt_reg_n_0_[0]\,
      I4 => \transf_cnt_reg_n_0_[3]\,
      I5 => \transf_cnt_reg_n_0_[5]\,
      O => \transf_cnt[9]_i_3_n_0\
    );
\transf_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => transf_cnt,
      CLR => crc_ok_reg_1(0),
      D => \transf_cnt[0]_i_1_n_0\,
      Q => \transf_cnt_reg_n_0_[0]\
    );
\transf_cnt_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => transf_cnt,
      CLR => crc_ok_reg_1(0),
      D => \transf_cnt[10]_i_2_n_0\,
      Q => \transf_cnt_reg_n_0_[10]\
    );
\transf_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => transf_cnt,
      CLR => crc_ok_reg_1(0),
      D => \transf_cnt[1]_i_1_n_0\,
      Q => \transf_cnt_reg_n_0_[1]\
    );
\transf_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => transf_cnt,
      CLR => crc_ok_reg_1(0),
      D => \transf_cnt[2]_i_1_n_0\,
      Q => \transf_cnt_reg_n_0_[2]\
    );
\transf_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => transf_cnt,
      CLR => crc_ok_reg_1(0),
      D => \transf_cnt[3]_i_1_n_0\,
      Q => \transf_cnt_reg_n_0_[3]\
    );
\transf_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => transf_cnt,
      CLR => crc_ok_reg_1(0),
      D => \transf_cnt[4]_i_1_n_0\,
      Q => \transf_cnt_reg_n_0_[4]\
    );
\transf_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => transf_cnt,
      CLR => crc_ok_reg_1(0),
      D => \transf_cnt[5]_i_1_n_0\,
      Q => \transf_cnt_reg_n_0_[5]\
    );
\transf_cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => transf_cnt,
      CLR => crc_ok_reg_1(0),
      D => \transf_cnt[6]_i_1_n_0\,
      Q => \transf_cnt_reg_n_0_[6]\
    );
\transf_cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => transf_cnt,
      CLR => crc_ok_reg_1(0),
      D => \transf_cnt[7]_i_1_n_0\,
      Q => \transf_cnt_reg_n_0_[7]\
    );
\transf_cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => transf_cnt,
      CLR => crc_ok_reg_1(0),
      D => \transf_cnt[8]_i_1_n_0\,
      Q => \transf_cnt_reg_n_0_[8]\
    );
\transf_cnt_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => transf_cnt,
      CLR => crc_ok_reg_1(0),
      D => \transf_cnt[9]_i_1_n_0\,
      Q => \transf_cnt_reg_n_0_[9]\
    );
transm_complete_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABFAAAAAA80"
    )
        port map (
      I0 => transm_complete_i_2_n_0,
      I1 => \crc_c[4]_i_4_n_0\,
      I2 => busy_n_i_2_n_0,
      I3 => transm_complete_i_3_n_0,
      I4 => \FSM_onehot_state_reg_n_0_[5]\,
      I5 => \^trans_complete\,
      O => transm_complete_i_1_n_0
    );
transm_complete_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBAAAA"
    )
        port map (
      I0 => busy_int,
      I1 => rd_i_2_n_0,
      I2 => \transf_cnt_reg_n_0_[0]\,
      I3 => \transf_cnt_reg_n_0_[10]\,
      I4 => \FSM_onehot_state_reg_n_0_[6]\,
      O => transm_complete_i_2_n_0
    );
transm_complete_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[2]_0\(0),
      I1 => busy_int,
      O => transm_complete_i_3_n_0
    );
transm_complete_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => transm_complete_i_1_n_0,
      Q => \^trans_complete\
    );
we_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11F100F0"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \crc_c[4]_i_4_n_0\,
      I2 => \FSM_onehot_state_reg_n_0_[6]\,
      I3 => \transf_cnt_reg_n_0_[10]\,
      I4 => \^we_rx\,
      O => we_i_1_n_0
    );
we_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => crc_ok_reg_1(0),
      D => we_i_1_n_0,
      Q => \^we_rx\
    );
\write_buf_0[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_buff_ptr_reg_n_0,
      I1 => \write_buf_0[31]_i_2_n_0\,
      O => \write_buf_0[31]_i_1_n_0\
    );
\write_buf_0[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E00EFFFF"
    )
        port map (
      I0 => \transf_cnt_reg_n_0_[0]\,
      I1 => DAT_oe_o_i_3_n_0,
      I2 => in_buff_ptr_reg_n_0,
      I3 => out_buff_ptr_reg_n_0,
      I4 => \^fsm_onehot_state_reg[2]_0\(0),
      O => \write_buf_0[31]_i_2_n_0\
    );
\write_buf_0_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(0),
      Q => \write_buf_0_reg_n_0_[0]\
    );
\write_buf_0_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(10),
      Q => \write_buf_0_reg_n_0_[10]\
    );
\write_buf_0_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(11),
      Q => \write_buf_0_reg_n_0_[11]\
    );
\write_buf_0_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(12),
      Q => \write_buf_0_reg_n_0_[12]\
    );
\write_buf_0_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(13),
      Q => \write_buf_0_reg_n_0_[13]\
    );
\write_buf_0_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(14),
      Q => \write_buf_0_reg_n_0_[14]\
    );
\write_buf_0_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(15),
      Q => \write_buf_0_reg_n_0_[15]\
    );
\write_buf_0_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(16),
      Q => \write_buf_0_reg_n_0_[16]\
    );
\write_buf_0_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(17),
      Q => \write_buf_0_reg_n_0_[17]\
    );
\write_buf_0_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(18),
      Q => \write_buf_0_reg_n_0_[18]\
    );
\write_buf_0_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(19),
      Q => \write_buf_0_reg_n_0_[19]\
    );
\write_buf_0_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(1),
      Q => \write_buf_0_reg_n_0_[1]\
    );
\write_buf_0_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(20),
      Q => \write_buf_0_reg_n_0_[20]\
    );
\write_buf_0_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(21),
      Q => \write_buf_0_reg_n_0_[21]\
    );
\write_buf_0_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(22),
      Q => \write_buf_0_reg_n_0_[22]\
    );
\write_buf_0_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(23),
      Q => \write_buf_0_reg_n_0_[23]\
    );
\write_buf_0_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(24),
      Q => \write_buf_0_reg_n_0_[24]\
    );
\write_buf_0_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(25),
      Q => \write_buf_0_reg_n_0_[25]\
    );
\write_buf_0_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(26),
      Q => \write_buf_0_reg_n_0_[26]\
    );
\write_buf_0_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(27),
      Q => \write_buf_0_reg_n_0_[27]\
    );
\write_buf_0_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(28),
      Q => \write_buf_0_reg_n_0_[28]\
    );
\write_buf_0_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(29),
      Q => \write_buf_0_reg_n_0_[29]\
    );
\write_buf_0_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(2),
      Q => \write_buf_0_reg_n_0_[2]\
    );
\write_buf_0_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(30),
      Q => \write_buf_0_reg_n_0_[30]\
    );
\write_buf_0_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(31),
      Q => \write_buf_0_reg_n_0_[31]\
    );
\write_buf_0_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(3),
      Q => \write_buf_0_reg_n_0_[3]\
    );
\write_buf_0_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(4),
      Q => \write_buf_0_reg_n_0_[4]\
    );
\write_buf_0_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(5),
      Q => \write_buf_0_reg_n_0_[5]\
    );
\write_buf_0_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(6),
      Q => \write_buf_0_reg_n_0_[6]\
    );
\write_buf_0_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(7),
      Q => \write_buf_0_reg_n_0_[7]\
    );
\write_buf_0_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(8),
      Q => \write_buf_0_reg_n_0_[8]\
    );
\write_buf_0_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \write_buf_0[31]_i_1_n_0\,
      CLR => crc_ok_reg_1(0),
      D => D(9),
      Q => \write_buf_0_reg_n_0_[9]\
    );
\write_buf_1[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in_buff_ptr_reg_n_0,
      I1 => \write_buf_0[31]_i_2_n_0\,
      O => write_buf_1
    );
\write_buf_1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(0),
      Q => \write_buf_1_reg_n_0_[0]\
    );
\write_buf_1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(10),
      Q => \write_buf_1_reg_n_0_[10]\
    );
\write_buf_1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(11),
      Q => \write_buf_1_reg_n_0_[11]\
    );
\write_buf_1_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(12),
      Q => \write_buf_1_reg_n_0_[12]\
    );
\write_buf_1_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(13),
      Q => \write_buf_1_reg_n_0_[13]\
    );
\write_buf_1_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(14),
      Q => \write_buf_1_reg_n_0_[14]\
    );
\write_buf_1_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(15),
      Q => \write_buf_1_reg_n_0_[15]\
    );
\write_buf_1_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(16),
      Q => \write_buf_1_reg_n_0_[16]\
    );
\write_buf_1_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(17),
      Q => \write_buf_1_reg_n_0_[17]\
    );
\write_buf_1_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(18),
      Q => \write_buf_1_reg_n_0_[18]\
    );
\write_buf_1_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(19),
      Q => \write_buf_1_reg_n_0_[19]\
    );
\write_buf_1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(1),
      Q => \write_buf_1_reg_n_0_[1]\
    );
\write_buf_1_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(20),
      Q => \write_buf_1_reg_n_0_[20]\
    );
\write_buf_1_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(21),
      Q => \write_buf_1_reg_n_0_[21]\
    );
\write_buf_1_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(22),
      Q => \write_buf_1_reg_n_0_[22]\
    );
\write_buf_1_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(23),
      Q => \write_buf_1_reg_n_0_[23]\
    );
\write_buf_1_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(24),
      Q => \write_buf_1_reg_n_0_[24]\
    );
\write_buf_1_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(25),
      Q => \write_buf_1_reg_n_0_[25]\
    );
\write_buf_1_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(26),
      Q => \write_buf_1_reg_n_0_[26]\
    );
\write_buf_1_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(27),
      Q => \write_buf_1_reg_n_0_[27]\
    );
\write_buf_1_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(28),
      Q => \write_buf_1_reg_n_0_[28]\
    );
\write_buf_1_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(29),
      Q => \write_buf_1_reg_n_0_[29]\
    );
\write_buf_1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(2),
      Q => \write_buf_1_reg_n_0_[2]\
    );
\write_buf_1_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(30),
      Q => \write_buf_1_reg_n_0_[30]\
    );
\write_buf_1_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(31),
      Q => \write_buf_1_reg_n_0_[31]\
    );
\write_buf_1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(3),
      Q => \write_buf_1_reg_n_0_[3]\
    );
\write_buf_1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(4),
      Q => \write_buf_1_reg_n_0_[4]\
    );
\write_buf_1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(5),
      Q => \write_buf_1_reg_n_0_[5]\
    );
\write_buf_1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(6),
      Q => \write_buf_1_reg_n_0_[6]\
    );
\write_buf_1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(7),
      Q => \write_buf_1_reg_n_0_[7]\
    );
\write_buf_1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(8),
      Q => \write_buf_1_reg_n_0_[8]\
    );
\write_buf_1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => write_buf_1,
      CLR => crc_ok_reg_1(0),
      D => D(9),
      Q => \write_buf_1_reg_n_0_[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_fifo_rx_filler is
  port (
    reset_rx_fifo : out STD_LOGIC;
    m_wb_we_o_rx : out STD_LOGIC;
    tx_cycle_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \offset_reg[8]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_wb_dat_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adr_o_reg[3]\ : in STD_LOGIC;
    rd_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    \Dat_Int_Status_reg[2]\ : in STD_LOGIC;
    \Dat_Int_Status_reg[2]_0\ : in STD_LOGIC;
    we_rx : in STD_LOGIC;
    start_rx_fifo : in STD_LOGIC;
    m_wb_ack_i_IBUF : in STD_LOGIC;
    \tmp_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end sd_fifo_rx_filler;

architecture STRUCTURE of sd_fifo_rx_filler is
  signal Rx_Fifo_n_41 : STD_LOGIC;
  signal Rx_Fifo_n_42 : STD_LOGIC;
  signal Rx_Fifo_n_43 : STD_LOGIC;
  signal \^m_wb_we_o_rx\ : STD_LOGIC;
  signal \offset[8]_i_1_n_0\ : STD_LOGIC;
  signal \offset[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \^offset_reg[8]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rd_reg_n_0 : STD_LOGIC;
  signal wb_free_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \offset[4]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \offset[5]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \offset[7]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \offset[8]_i_2__0\ : label is "soft_lutpair102";
begin
  m_wb_we_o_rx <= \^m_wb_we_o_rx\;
  \offset_reg[8]_0\(6 downto 0) <= \^offset_reg[8]_0\(6 downto 0);
Rx_Fifo: entity work.sd_rx_fifo
     port map (
      AR(0) => AR(0),
      CLK => CLK,
      D(31 downto 0) => \^q\(31 downto 0),
      \Dat_Int_Status_reg[2]\ => \Dat_Int_Status_reg[2]\,
      \Dat_Int_Status_reg[2]_0\ => \Dat_Int_Status_reg[2]_0\,
      E(7 downto 0) => E(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \adr_o_reg[3]_0\ => rd_reg_n_0,
      \adr_o_reg[3]_1\ => \adr_o_reg[3]\,
      m_wb_ack_i_IBUF => m_wb_ack_i_IBUF,
      \m_wb_dat_o_reg[0]\ => wb_free_reg_n_0,
      m_wb_we_o_rx => \^m_wb_we_o_rx\,
      start_rx_fifo => start_rx_fifo,
      start_rx_fifo_reg(0) => Rx_Fifo_n_41,
      \tmp_reg[3]_0\(3 downto 0) => \tmp_reg[3]\(3 downto 0),
      tx_cycle_reg => tx_cycle_reg,
      wb_free_reg => Rx_Fifo_n_42,
      wb_free_reg_0 => Rx_Fifo_n_43,
      we_rx => we_rx
    );
\m_wb_dat_o_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(0),
      Q => m_wb_dat_o(0)
    );
\m_wb_dat_o_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(10),
      Q => m_wb_dat_o(10)
    );
\m_wb_dat_o_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(11),
      Q => m_wb_dat_o(11)
    );
\m_wb_dat_o_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(12),
      Q => m_wb_dat_o(12)
    );
\m_wb_dat_o_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(13),
      Q => m_wb_dat_o(13)
    );
\m_wb_dat_o_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(14),
      Q => m_wb_dat_o(14)
    );
\m_wb_dat_o_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(15),
      Q => m_wb_dat_o(15)
    );
\m_wb_dat_o_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(16),
      Q => m_wb_dat_o(16)
    );
\m_wb_dat_o_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(17),
      Q => m_wb_dat_o(17)
    );
\m_wb_dat_o_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(18),
      Q => m_wb_dat_o(18)
    );
\m_wb_dat_o_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(19),
      Q => m_wb_dat_o(19)
    );
\m_wb_dat_o_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(1),
      Q => m_wb_dat_o(1)
    );
\m_wb_dat_o_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(20),
      Q => m_wb_dat_o(20)
    );
\m_wb_dat_o_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(21),
      Q => m_wb_dat_o(21)
    );
\m_wb_dat_o_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(22),
      Q => m_wb_dat_o(22)
    );
\m_wb_dat_o_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(23),
      Q => m_wb_dat_o(23)
    );
\m_wb_dat_o_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(24),
      Q => m_wb_dat_o(24)
    );
\m_wb_dat_o_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(25),
      Q => m_wb_dat_o(25)
    );
\m_wb_dat_o_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(26),
      Q => m_wb_dat_o(26)
    );
\m_wb_dat_o_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(27),
      Q => m_wb_dat_o(27)
    );
\m_wb_dat_o_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(28),
      Q => m_wb_dat_o(28)
    );
\m_wb_dat_o_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(29),
      Q => m_wb_dat_o(29)
    );
\m_wb_dat_o_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(2),
      Q => m_wb_dat_o(2)
    );
\m_wb_dat_o_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(30),
      Q => m_wb_dat_o(30)
    );
\m_wb_dat_o_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(31),
      Q => m_wb_dat_o(31)
    );
\m_wb_dat_o_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(3),
      Q => m_wb_dat_o(3)
    );
\m_wb_dat_o_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(4),
      Q => m_wb_dat_o(4)
    );
\m_wb_dat_o_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(5),
      Q => m_wb_dat_o(5)
    );
\m_wb_dat_o_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(6),
      Q => m_wb_dat_o(6)
    );
\m_wb_dat_o_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(7),
      Q => m_wb_dat_o(7)
    );
\m_wb_dat_o_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(8),
      Q => m_wb_dat_o(8)
    );
\m_wb_dat_o_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => Rx_Fifo_n_41,
      CLR => rd_reg_0(0),
      D => \^q\(9),
      Q => m_wb_dat_o(9)
    );
m_wb_we_o_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => '1',
      CLR => rd_reg_0(0),
      D => Rx_Fifo_n_42,
      Q => \^m_wb_we_o_rx\
    );
\offset[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^offset_reg[8]_0\(1),
      I1 => \^offset_reg[8]_0\(0),
      I2 => start_rx_fifo,
      O => \p_0_in__0\(3)
    );
\offset[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^offset_reg[8]_0\(2),
      I1 => \^offset_reg[8]_0\(1),
      I2 => \^offset_reg[8]_0\(0),
      I3 => start_rx_fifo,
      O => \p_0_in__0\(4)
    );
\offset[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \^offset_reg[8]_0\(3),
      I1 => \^offset_reg[8]_0\(2),
      I2 => \^offset_reg[8]_0\(0),
      I3 => \^offset_reg[8]_0\(1),
      I4 => start_rx_fifo,
      O => \p_0_in__0\(5)
    );
\offset[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \^offset_reg[8]_0\(4),
      I1 => \^offset_reg[8]_0\(3),
      I2 => \^offset_reg[8]_0\(1),
      I3 => \^offset_reg[8]_0\(0),
      I4 => \^offset_reg[8]_0\(2),
      I5 => start_rx_fifo,
      O => \p_0_in__0\(6)
    );
\offset[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^offset_reg[8]_0\(5),
      I1 => \offset[8]_i_3__0_n_0\,
      I2 => start_rx_fifo,
      O => \p_0_in__0\(7)
    );
\offset[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => wb_free_reg_n_0,
      I1 => m_wb_ack_i_IBUF,
      I2 => start_rx_fifo,
      O => \offset[8]_i_1_n_0\
    );
\offset[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^offset_reg[8]_0\(6),
      I1 => \^offset_reg[8]_0\(5),
      I2 => \offset[8]_i_3__0_n_0\,
      I3 => start_rx_fifo,
      O => \p_0_in__0\(8)
    );
\offset[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^offset_reg[8]_0\(4),
      I1 => \^offset_reg[8]_0\(2),
      I2 => \^offset_reg[8]_0\(0),
      I3 => \^offset_reg[8]_0\(1),
      I4 => \^offset_reg[8]_0\(3),
      O => \offset[8]_i_3__0_n_0\
    );
\offset_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => \offset[8]_i_1_n_0\,
      CLR => rd_reg_0(0),
      D => D(0),
      Q => \^offset_reg[8]_0\(0)
    );
\offset_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => \offset[8]_i_1_n_0\,
      CLR => rd_reg_0(0),
      D => \p_0_in__0\(3),
      Q => \^offset_reg[8]_0\(1)
    );
\offset_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => \offset[8]_i_1_n_0\,
      CLR => rd_reg_0(0),
      D => \p_0_in__0\(4),
      Q => \^offset_reg[8]_0\(2)
    );
\offset_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => \offset[8]_i_1_n_0\,
      CLR => rd_reg_0(0),
      D => \p_0_in__0\(5),
      Q => \^offset_reg[8]_0\(3)
    );
\offset_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => \offset[8]_i_1_n_0\,
      CLR => rd_reg_0(0),
      D => \p_0_in__0\(6),
      Q => \^offset_reg[8]_0\(4)
    );
\offset_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => \offset[8]_i_1_n_0\,
      CLR => rd_reg_0(0),
      D => \p_0_in__0\(7),
      Q => \^offset_reg[8]_0\(5)
    );
\offset_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => \offset[8]_i_1_n_0\,
      CLR => rd_reg_0(0),
      D => \p_0_in__0\(8),
      Q => \^offset_reg[8]_0\(6)
    );
rd_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => '1',
      CLR => rd_reg_0(0),
      D => Rx_Fifo_n_41,
      Q => rd_reg_n_0
    );
reset_rx_fifo_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => '1',
      D => p_0_in,
      PRE => rd_reg_0(0),
      Q => reset_rx_fifo
    );
wb_free_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \adr_o_reg[3]\,
      CE => '1',
      D => Rx_Fifo_n_43,
      PRE => rd_reg_0(0),
      Q => wb_free_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sd_fifo_tx_filler is
  port (
    reset_tx_fifo : out STD_LOGIC;
    delay_reg_0 : out STD_LOGIC;
    m_wb_cyc_o_tx : out STD_LOGIC;
    \bd_cnt_reg[2]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    tx_f : out STD_LOGIC;
    \adr_i_reg[3]\ : out STD_LOGIC;
    \^q\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_0_in : in STD_LOGIC;
    \adr_i_reg[0]\ : in STD_LOGIC;
    m_wb_cyc_o_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    delay_reg_1 : in STD_LOGIC;
    \state[3]_i_2\ : in STD_LOGIC;
    rd : in STD_LOGIC;
    start_tx_fifo : in STD_LOGIC;
    m_wb_ack_i_IBUF : in STD_LOGIC;
    CLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \offset_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end sd_fifo_tx_filler;

architecture STRUCTURE of sd_fifo_tx_filler is
  signal \^q_1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal Tx_Fifo_n_2 : STD_LOGIC;
  signal Tx_Fifo_n_3 : STD_LOGIC;
  signal ackd_reg_n_0 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^delay_reg_0\ : STD_LOGIC;
  signal \^m_wb_cyc_o_tx\ : STD_LOGIC;
  signal \offset[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \offset[8]_i_3_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal wr_tx_i_1_n_0 : STD_LOGIC;
  signal wr_tx_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \offset[4]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \offset[5]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \offset[7]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \offset[8]_i_2\ : label is "soft_lutpair110";
begin
  Q(6 downto 0) <= \^q_1\(6 downto 0);
  delay_reg_0 <= \^delay_reg_0\;
  m_wb_cyc_o_tx <= \^m_wb_cyc_o_tx\;
Tx_Fifo: entity work.sd_tx_fifo
     port map (
      AR(0) => AR(0),
      CLK => CLK,
      Q(31 downto 0) => \^d\(31 downto 0),
      ackd_reg => ackd_reg_n_0,
      ackd_reg_0 => \^delay_reg_0\,
      \adr_i_reg[0]_0\ => wr_tx_reg_n_0,
      \adr_i_reg[0]_1\ => \adr_i_reg[0]\,
      \adr_i_reg[3]_0\ => \adr_i_reg[3]\,
      \bd_cnt_reg[2]\ => \bd_cnt_reg[2]\,
      m_wb_ack_i_IBUF => m_wb_ack_i_IBUF,
      m_wb_cyc_o_tx => \^m_wb_cyc_o_tx\,
      \^q\(31 downto 0) => \^q\(31 downto 0),
      rd => rd,
      start_tx_fifo => start_tx_fifo,
      start_tx_fifo_reg => Tx_Fifo_n_2,
      start_tx_fifo_reg_0 => Tx_Fifo_n_3,
      \state[3]_i_2\ => \state[3]_i_2\,
      tx_f => tx_f
    );
ackd_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => '1',
      D => Tx_Fifo_n_2,
      PRE => m_wb_cyc_o_reg_0(0),
      Q => ackd_reg_n_0
    );
delay_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => '1',
      CLR => m_wb_cyc_o_reg_0(0),
      D => delay_reg_1,
      Q => \^delay_reg_0\
    );
\din_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(0),
      Q => \^d\(0)
    );
\din_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(10),
      Q => \^d\(10)
    );
\din_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(11),
      Q => \^d\(11)
    );
\din_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(12),
      Q => \^d\(12)
    );
\din_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(13),
      Q => \^d\(13)
    );
\din_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(14),
      Q => \^d\(14)
    );
\din_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(15),
      Q => \^d\(15)
    );
\din_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(16),
      Q => \^d\(16)
    );
\din_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(17),
      Q => \^d\(17)
    );
\din_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(18),
      Q => \^d\(18)
    );
\din_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(19),
      Q => \^d\(19)
    );
\din_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(1),
      Q => \^d\(1)
    );
\din_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(20),
      Q => \^d\(20)
    );
\din_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(21),
      Q => \^d\(21)
    );
\din_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(22),
      Q => \^d\(22)
    );
\din_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(23),
      Q => \^d\(23)
    );
\din_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(24),
      Q => \^d\(24)
    );
\din_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(25),
      Q => \^d\(25)
    );
\din_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(26),
      Q => \^d\(26)
    );
\din_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(27),
      Q => \^d\(27)
    );
\din_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(28),
      Q => \^d\(28)
    );
\din_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(29),
      Q => \^d\(29)
    );
\din_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(2),
      Q => \^d\(2)
    );
\din_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(30),
      Q => \^d\(30)
    );
\din_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(31),
      Q => \^d\(31)
    );
\din_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(3),
      Q => \^d\(3)
    );
\din_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(4),
      Q => \^d\(4)
    );
\din_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(5),
      Q => \^d\(5)
    );
\din_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(6),
      Q => \^d\(6)
    );
\din_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(7),
      Q => \^d\(7)
    );
\din_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(8),
      Q => \^d\(8)
    );
\din_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => E(0),
      CLR => m_wb_cyc_o_reg_0(0),
      D => D(9),
      Q => \^d\(9)
    );
m_wb_cyc_o_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => '1',
      CLR => m_wb_cyc_o_reg_0(0),
      D => Tx_Fifo_n_3,
      Q => \^m_wb_cyc_o_tx\
    );
\offset[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q_1\(1),
      I1 => \^q_1\(0),
      I2 => start_tx_fifo,
      O => \p_0_in__0\(3)
    );
\offset[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^q_1\(2),
      I1 => \^q_1\(1),
      I2 => \^q_1\(0),
      I3 => start_tx_fifo,
      O => \p_0_in__0\(4)
    );
\offset[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \^q_1\(3),
      I1 => \^q_1\(2),
      I2 => \^q_1\(0),
      I3 => \^q_1\(1),
      I4 => start_tx_fifo,
      O => \p_0_in__0\(5)
    );
\offset[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \^q_1\(4),
      I1 => \^q_1\(3),
      I2 => \^q_1\(1),
      I3 => \^q_1\(0),
      I4 => \^q_1\(2),
      I5 => start_tx_fifo,
      O => \p_0_in__0\(6)
    );
\offset[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q_1\(5),
      I1 => \offset[8]_i_3_n_0\,
      I2 => start_tx_fifo,
      O => \p_0_in__0\(7)
    );
\offset[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^delay_reg_0\,
      I1 => start_tx_fifo,
      O => \offset[8]_i_1__0_n_0\
    );
\offset[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \^q_1\(6),
      I1 => \^q_1\(5),
      I2 => \offset[8]_i_3_n_0\,
      I3 => start_tx_fifo,
      O => \p_0_in__0\(8)
    );
\offset[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q_1\(4),
      I1 => \^q_1\(2),
      I2 => \^q_1\(0),
      I3 => \^q_1\(1),
      I4 => \^q_1\(3),
      O => \offset[8]_i_3_n_0\
    );
\offset_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => \offset[8]_i_1__0_n_0\,
      CLR => m_wb_cyc_o_reg_0(0),
      D => \offset_reg[2]_0\(0),
      Q => \^q_1\(0)
    );
\offset_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => \offset[8]_i_1__0_n_0\,
      CLR => m_wb_cyc_o_reg_0(0),
      D => \p_0_in__0\(3),
      Q => \^q_1\(1)
    );
\offset_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => \offset[8]_i_1__0_n_0\,
      CLR => m_wb_cyc_o_reg_0(0),
      D => \p_0_in__0\(4),
      Q => \^q_1\(2)
    );
\offset_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => \offset[8]_i_1__0_n_0\,
      CLR => m_wb_cyc_o_reg_0(0),
      D => \p_0_in__0\(5),
      Q => \^q_1\(3)
    );
\offset_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => \offset[8]_i_1__0_n_0\,
      CLR => m_wb_cyc_o_reg_0(0),
      D => \p_0_in__0\(6),
      Q => \^q_1\(4)
    );
\offset_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => \offset[8]_i_1__0_n_0\,
      CLR => m_wb_cyc_o_reg_0(0),
      D => \p_0_in__0\(7),
      Q => \^q_1\(5)
    );
\offset_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => \offset[8]_i_1__0_n_0\,
      CLR => m_wb_cyc_o_reg_0(0),
      D => \p_0_in__0\(8),
      Q => \^q_1\(6)
    );
reset_tx_fifo_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => '1',
      D => p_0_in,
      PRE => m_wb_cyc_o_reg_0(0),
      Q => reset_tx_fifo
    );
wr_tx_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => m_wb_ack_i_IBUF,
      I1 => \^delay_reg_0\,
      I2 => start_tx_fifo,
      I3 => wr_tx_reg_n_0,
      O => wr_tx_i_1_n_0
    );
wr_tx_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \adr_i_reg[0]\,
      CE => '1',
      CLR => m_wb_cyc_o_reg_0(0),
      D => wr_tx_i_1_n_0,
      Q => wr_tx_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sdc_controller is
  port (
    wb_clk_i : in STD_LOGIC;
    wb_rst_i : in STD_LOGIC;
    wb_dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_dat_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wb_adr_i : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wb_sel_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wb_we_i : in STD_LOGIC;
    wb_cyc_i : in STD_LOGIC;
    wb_stb_i : in STD_LOGIC;
    wb_ack_o : out STD_LOGIC;
    m_wb_adr_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_wb_sel_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_wb_we_o : out STD_LOGIC;
    m_wb_dat_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_wb_dat_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_wb_cyc_o : out STD_LOGIC;
    m_wb_stb_o : out STD_LOGIC;
    m_wb_ack_i : in STD_LOGIC;
    m_wb_cti_o : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_wb_bte_o : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sd_cmd_dat_i : in STD_LOGIC;
    sd_cmd_out_o : out STD_LOGIC;
    sd_cmd_oe_o : out STD_LOGIC;
    card_detect : in STD_LOGIC;
    sd_dat_dat_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sd_dat_out_o : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sd_dat_oe_o : out STD_LOGIC;
    sd_clk_o_pad : out STD_LOGIC;
    int_a : out STD_LOGIC;
    int_b : out STD_LOGIC;
    int_c : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of sdc_controller : entity is true;
end sdc_controller;

architecture STRUCTURE of sdc_controller is
  signal Bd_Status_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal Bd_isr_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal Bd_isr_reset : STD_LOGIC;
  signal DECODER_ACK : STD_LOGIC;
  signal RST_IN0 : STD_LOGIC;
  signal Req_internal_in : STD_LOGIC;
  signal \Rx_Fifo/p_0_in\ : STD_LOGIC;
  signal \Rx_Fifo/p_5_in\ : STD_LOGIC;
  signal \Rx_Fifo/p_8_in\ : STD_LOGIC;
  signal Write_Only2_out : STD_LOGIC;
  signal Write_Read : STD_LOGIC;
  signal a_cmp_rx_bd_w : STD_LOGIC;
  signal a_cmp_tx_bd_w : STD_LOGIC;
  signal ack_in_host : STD_LOGIC;
  signal ack_o_s_rx : STD_LOGIC;
  signal ack_o_s_tx : STD_LOGIC;
  signal ack_out_master : STD_LOGIC;
  signal ack_transfer : STD_LOGIC;
  signal argument_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bd_int_st_w : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal bd_mem : STD_LOGIC;
  signal bd_mem_2 : STD_LOGIC;
  signal busy_n : STD_LOGIC;
  signal card_detect_IBUF : STD_LOGIC;
  signal cidat_w : STD_LOGIC;
  signal clock_divider : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cmd_busy : STD_LOGIC;
  signal cmd_in_host : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal cmd_int_busy : STD_LOGIC;
  signal cmd_master_1_n_64 : STD_LOGIC;
  signal cmd_out_master : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal cmd_resp_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cmd_resp_1_w : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cmd_serial_host_1_n_4 : STD_LOGIC;
  signal cmd_serial_host_1_n_43 : STD_LOGIC;
  signal cmd_serial_host_1_n_6 : STD_LOGIC;
  signal cmd_set0_in : STD_LOGIC_VECTOR ( 13 downto 10 );
  signal cmd_setting_reg : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal crc_ok : STD_LOGIC;
  signal d_read : STD_LOGIC;
  signal d_write : STD_LOGIC;
  signal dat_in_m_rx_bd : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dat_in_m_tx_bd : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dat_out_s_rx_bd : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dat_out_s_tx_bd : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_in_rx_fifo : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data_master_1_n_0 : STD_LOGIC;
  signal data_master_1_n_14 : STD_LOGIC;
  signal data_master_1_n_15 : STD_LOGIC;
  signal data_master_1_n_18 : STD_LOGIC;
  signal data_master_1_n_52 : STD_LOGIC;
  signal data_master_1_n_53 : STD_LOGIC;
  signal data_master_1_n_54 : STD_LOGIC;
  signal data_master_1_n_55 : STD_LOGIC;
  signal data_master_1_n_56 : STD_LOGIC;
  signal data_master_1_n_57 : STD_LOGIC;
  signal data_master_1_n_58 : STD_LOGIC;
  signal data_master_1_n_59 : STD_LOGIC;
  signal data_master_1_n_60 : STD_LOGIC;
  signal data_master_1_n_61 : STD_LOGIC;
  signal data_master_1_n_62 : STD_LOGIC;
  signal data_master_1_n_63 : STD_LOGIC;
  signal data_out_tx_fifo : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal din : STD_LOGIC;
  signal error_int_status_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal error_int_status_reg_w : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal error_isr_reset : STD_LOGIC;
  signal fifo_filer_rx_n_10 : STD_LOGIC;
  signal fifo_filer_rx_n_2 : STD_LOGIC;
  signal fifo_filer_rx_n_4 : STD_LOGIC;
  signal fifo_filer_rx_n_5 : STD_LOGIC;
  signal fifo_filer_rx_n_6 : STD_LOGIC;
  signal fifo_filer_rx_n_7 : STD_LOGIC;
  signal fifo_filer_rx_n_8 : STD_LOGIC;
  signal fifo_filer_rx_n_9 : STD_LOGIC;
  signal fifo_filer_tx_n_1 : STD_LOGIC;
  signal fifo_filer_tx_n_12 : STD_LOGIC;
  signal fifo_filer_tx_n_3 : STD_LOGIC;
  signal free_bd_rx_bd : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal free_bd_tx_bd : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal go_idle : STD_LOGIC;
  signal in14 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal int_a_OBUF : STD_LOGIC;
  signal int_b_OBUF : STD_LOGIC;
  signal int_busy : STD_LOGIC;
  signal int_c_OBUF : STD_LOGIC;
  signal m_wb_ack_i_IBUF : STD_LOGIC;
  signal m_wb_adr_o_OBUF : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_wb_cyc_o_tx : STD_LOGIC;
  signal m_wb_dat_i_IBUF : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_wb_dat_o_OBUF : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_wb_stb_o_OBUF : STD_LOGIC;
  signal m_wb_we_o_OBUF : STD_LOGIC;
  signal m_wb_we_o_rx : STD_LOGIC;
  signal new_cmd : STD_LOGIC;
  signal normal_int_status_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal normal_int_status_reg_w : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal normal_isr_reset : STD_LOGIC;
  signal offset_reg : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal offset_reg_1 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rd : STD_LOGIC;
  signal re_s_rx_bd_w : STD_LOGIC;
  signal re_s_tx_bd_w : STD_LOGIC;
  signal req_in_host : STD_LOGIC;
  signal req_out_master : STD_LOGIC;
  signal reset_rx_fifo : STD_LOGIC;
  signal reset_tx_fifo : STD_LOGIC;
  signal response_size : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst0 : STD_LOGIC;
  signal rx_bd_n_0 : STD_LOGIC;
  signal rx_bd_n_6 : STD_LOGIC;
  signal sd_clk_o_pad_OBUF : STD_LOGIC;
  signal sd_clk_o_pad_OBUF_BUFG : STD_LOGIC;
  signal sd_cmd_dat_i_IBUF : STD_LOGIC;
  signal sd_cmd_oe_o_OBUF : STD_LOGIC;
  signal sd_cmd_out_o_OBUF : STD_LOGIC;
  signal sd_controller_wb0_n_10 : STD_LOGIC;
  signal sd_controller_wb0_n_11 : STD_LOGIC;
  signal sd_controller_wb0_n_12 : STD_LOGIC;
  signal sd_controller_wb0_n_29 : STD_LOGIC;
  signal sd_controller_wb0_n_30 : STD_LOGIC;
  signal sd_controller_wb0_n_31 : STD_LOGIC;
  signal sd_controller_wb0_n_32 : STD_LOGIC;
  signal sd_controller_wb0_n_9 : STD_LOGIC;
  signal sd_controller_wb0_n_93 : STD_LOGIC;
  signal sd_controller_wb0_n_94 : STD_LOGIC;
  signal sd_controller_wb0_n_95 : STD_LOGIC;
  signal sd_controller_wb0_n_96 : STD_LOGIC;
  signal sd_controller_wb0_n_97 : STD_LOGIC;
  signal sd_controller_wb0_n_98 : STD_LOGIC;
  signal sd_controller_wb0_n_99 : STD_LOGIC;
  signal sd_dat_dat_i_IBUF : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sd_dat_oe_o_OBUF : STD_LOGIC;
  signal sd_dat_out_o_OBUF : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sd_data_out : STD_LOGIC;
  signal sd_data_serial_host_1_n_10 : STD_LOGIC;
  signal sd_data_serial_host_1_n_11 : STD_LOGIC;
  signal sd_data_serial_host_1_n_12 : STD_LOGIC;
  signal sd_data_serial_host_1_n_13 : STD_LOGIC;
  signal sd_data_serial_host_1_n_14 : STD_LOGIC;
  signal sd_data_serial_host_1_n_15 : STD_LOGIC;
  signal sd_data_serial_host_1_n_6 : STD_LOGIC;
  signal sd_data_serial_host_1_n_7 : STD_LOGIC;
  signal serial_status : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal settings : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal start_dat_t : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal start_rx_fifo : STD_LOGIC;
  signal start_tx_fifo : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal \status_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \status_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal status_reg_w : STD_LOGIC_VECTOR ( 0 to 0 );
  signal time_out_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal trans_complete : STD_LOGIC;
  signal tx_bd_n_0 : STD_LOGIC;
  signal tx_bd_n_6 : STD_LOGIC;
  signal tx_f : STD_LOGIC;
  signal wb_ack_o_OBUF : STD_LOGIC;
  signal wb_adr_i_IBUF : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wb_clk_i_IBUF : STD_LOGIC;
  signal wb_clk_i_IBUF_BUFG : STD_LOGIC;
  signal wb_cyc_i_IBUF : STD_LOGIC;
  signal wb_dat_i_IBUF : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wb_dat_o_OBUF : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wb_rst_i_IBUF : STD_LOGIC;
  signal wb_stb_i_IBUF : STD_LOGIC;
  signal wb_we_i_IBUF : STD_LOGIC;
  signal we_m_rx_bd : STD_LOGIC;
  signal we_m_tx_bd : STD_LOGIC;
  signal we_rx : STD_LOGIC;
  signal write_req_s : STD_LOGIC;
  signal \sd_cmd_dat_i^Mid\ : STD_LOGIC;
  signal \sd_dat_dat_i^Mid\: STD_LOGIC_VECTOR ( 3 downto 0);
begin
  \sd_cmd_dat_i^Mid\ <= sd_cmd_dat_i;
  \sd_dat_dat_i^Mid\(3 downto 0) <= sd_dat_dat_i(3 downto 0);
\pullup_sd_cmd_dat_i^Midinst\: unisim.vcomponents.PULLUP
    port map (
      O => \sd_cmd_dat_i^Mid\
    );
\pullup_sd_dat_dat_i^Mid_0inst\: unisim.vcomponents.PULLUP
    port map (
      O => \sd_dat_dat_i^Mid\(0)
    );
\pullup_sd_dat_dat_i^Mid_1inst\: unisim.vcomponents.PULLUP
    port map (
      O => \sd_dat_dat_i^Mid\(1)
    );
\pullup_sd_dat_dat_i^Mid_2inst\: unisim.vcomponents.PULLUP
    port map (
      O => \sd_dat_dat_i^Mid\(2)
    );
\pullup_sd_dat_dat_i^Mid_3inst\: unisim.vcomponents.PULLUP
    port map (
      O => \sd_dat_dat_i^Mid\(3)
    );
\Bd_Status_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => free_bd_tx_bd(0),
      Q => Bd_Status_reg(0),
      R => '0'
    );
\Bd_Status_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => free_bd_rx_bd(2),
      Q => Bd_Status_reg(10),
      R => '0'
    );
\Bd_Status_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => free_bd_rx_bd(3),
      Q => Bd_Status_reg(11),
      R => '0'
    );
\Bd_Status_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => free_bd_rx_bd(4),
      Q => Bd_Status_reg(12),
      R => '0'
    );
\Bd_Status_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => free_bd_tx_bd(1),
      Q => Bd_Status_reg(1),
      R => '0'
    );
\Bd_Status_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => free_bd_tx_bd(2),
      Q => Bd_Status_reg(2),
      R => '0'
    );
\Bd_Status_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => free_bd_tx_bd(3),
      Q => Bd_Status_reg(3),
      R => '0'
    );
\Bd_Status_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => free_bd_tx_bd(4),
      Q => Bd_Status_reg(4),
      R => '0'
    );
\Bd_Status_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => free_bd_rx_bd(0),
      Q => Bd_Status_reg(8),
      R => '0'
    );
\Bd_Status_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => free_bd_rx_bd(1),
      Q => Bd_Status_reg(9),
      R => '0'
    );
\Bd_isr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => bd_int_st_w(0),
      Q => Bd_isr_reg(0),
      R => '0'
    );
\Bd_isr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => bd_int_st_w(1),
      Q => Bd_isr_reg(1),
      R => '0'
    );
\Bd_isr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => bd_int_st_w(2),
      Q => Bd_isr_reg(2),
      R => '0'
    );
\Bd_isr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => bd_int_st_w(4),
      Q => Bd_isr_reg(4),
      R => '0'
    );
\Bd_isr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => bd_int_st_w(5),
      Q => Bd_isr_reg(5),
      R => '0'
    );
card_detect_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => card_detect,
      O => card_detect_IBUF
    );
clock_divider_1: entity work.sd_clock_divider
     port map (
      AR(0) => rst0,
      CLK => wb_clk_i_IBUF_BUFG,
      Q(7 downto 0) => clock_divider(7 downto 0),
      sd_clk_o_pad_OBUF => sd_clk_o_pad_OBUF
    );
cmd_master_1: entity work.sd_cmd_master
     port map (
      AR(0) => rst0,
      CLK => wb_clk_i_IBUF_BUFG,
      D(2) => error_int_status_reg_w(3),
      D(1 downto 0) => error_int_status_reg_w(1 downto 0),
      DECODER_ACK => DECODER_ACK,
      \ERR_INT_REG[3]_i_2_0\(34 downto 32) => cmd_in_host(37 downto 35),
      \ERR_INT_REG[3]_i_2_0\(31 downto 0) => cmd_in_host(31 downto 0),
      \ERR_INT_REG_reg[3]_0\ => cmd_serial_host_1_n_6,
      \NORMAL_INT_REG_reg[15]_0\(3) => normal_int_status_reg_w(15),
      \NORMAL_INT_REG_reg[15]_0\(2 downto 0) => normal_int_status_reg_w(2 downto 0),
      Q(9 downto 2) => cmd_setting_reg(13 downto 6),
      Q(1 downto 0) => cmd_setting_reg(4 downto 3),
      \RESP_1_REG_reg[31]_0\(31 downto 0) => cmd_resp_1_w(31 downto 0),
      Req_internal_in => Req_internal_in,
      S(3) => sd_controller_wb0_n_9,
      S(2) => sd_controller_wb0_n_10,
      S(1) => sd_controller_wb0_n_11,
      S(0) => sd_controller_wb0_n_12,
      \Watchdog_Cnt_reg[0]_0\(0) => cmd_master_1_n_64,
      Write_Only2_out => Write_Only2_out,
      Write_Read => Write_Read,
      ack_in_host => ack_in_host,
      ack_out_master => ack_out_master,
      card_detect_IBUF => card_detect_IBUF,
      cmd_out_master(38 downto 0) => cmd_out_master(38 downto 0),
      \cmd_out_reg[31]_0\(31 downto 0) => argument_reg(31 downto 0),
      complete_reg_0 => cmd_serial_host_1_n_4,
      complete_reg_1(3) => sd_controller_wb0_n_29,
      complete_reg_1(2) => sd_controller_wb0_n_30,
      complete_reg_1(1) => sd_controller_wb0_n_31,
      complete_reg_1(0) => sd_controller_wb0_n_32,
      complete_reg_i_3_0(15 downto 0) => time_out_reg(15 downto 0),
      error_isr_reset => error_isr_reset,
      go_idle => go_idle,
      in14(14 downto 0) => in14(15 downto 1),
      new_cmd => new_cmd,
      normal_isr_reset => normal_isr_reset,
      req_in_host => req_in_host,
      req_out_master => req_out_master,
      response_size(1) => response_size(3),
      response_size(0) => response_size(0),
      serial_status(1 downto 0) => serial_status(6 downto 5),
      settings(6 downto 3) => settings(14 downto 11),
      settings(2) => settings(7),
      settings(1) => settings(5),
      settings(0) => settings(0),
      \settings_reg[12]_0\(1) => d_read,
      \settings_reg[12]_0\(0) => d_write,
      status_reg_w(0) => status_reg_w(0)
    );
\cmd_resp_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(0),
      Q => cmd_resp_1(0),
      R => '0'
    );
\cmd_resp_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(10),
      Q => cmd_resp_1(10),
      R => '0'
    );
\cmd_resp_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(11),
      Q => cmd_resp_1(11),
      R => '0'
    );
\cmd_resp_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(12),
      Q => cmd_resp_1(12),
      R => '0'
    );
\cmd_resp_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(13),
      Q => cmd_resp_1(13),
      R => '0'
    );
\cmd_resp_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(14),
      Q => cmd_resp_1(14),
      R => '0'
    );
\cmd_resp_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(15),
      Q => cmd_resp_1(15),
      R => '0'
    );
\cmd_resp_1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(16),
      Q => cmd_resp_1(16),
      R => '0'
    );
\cmd_resp_1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(17),
      Q => cmd_resp_1(17),
      R => '0'
    );
\cmd_resp_1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(18),
      Q => cmd_resp_1(18),
      R => '0'
    );
\cmd_resp_1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(19),
      Q => cmd_resp_1(19),
      R => '0'
    );
\cmd_resp_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(1),
      Q => cmd_resp_1(1),
      R => '0'
    );
\cmd_resp_1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(20),
      Q => cmd_resp_1(20),
      R => '0'
    );
\cmd_resp_1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(21),
      Q => cmd_resp_1(21),
      R => '0'
    );
\cmd_resp_1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(22),
      Q => cmd_resp_1(22),
      R => '0'
    );
\cmd_resp_1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(23),
      Q => cmd_resp_1(23),
      R => '0'
    );
\cmd_resp_1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(24),
      Q => cmd_resp_1(24),
      R => '0'
    );
\cmd_resp_1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(25),
      Q => cmd_resp_1(25),
      R => '0'
    );
\cmd_resp_1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(26),
      Q => cmd_resp_1(26),
      R => '0'
    );
\cmd_resp_1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(27),
      Q => cmd_resp_1(27),
      R => '0'
    );
\cmd_resp_1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(28),
      Q => cmd_resp_1(28),
      R => '0'
    );
\cmd_resp_1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(29),
      Q => cmd_resp_1(29),
      R => '0'
    );
\cmd_resp_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(2),
      Q => cmd_resp_1(2),
      R => '0'
    );
\cmd_resp_1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(30),
      Q => cmd_resp_1(30),
      R => '0'
    );
\cmd_resp_1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(31),
      Q => cmd_resp_1(31),
      R => '0'
    );
\cmd_resp_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(3),
      Q => cmd_resp_1(3),
      R => '0'
    );
\cmd_resp_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(4),
      Q => cmd_resp_1(4),
      R => '0'
    );
\cmd_resp_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(5),
      Q => cmd_resp_1(5),
      R => '0'
    );
\cmd_resp_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(6),
      Q => cmd_resp_1(6),
      R => '0'
    );
\cmd_resp_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(7),
      Q => cmd_resp_1(7),
      R => '0'
    );
\cmd_resp_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(8),
      Q => cmd_resp_1(8),
      R => '0'
    );
\cmd_resp_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cmd_resp_1_w(9),
      Q => cmd_resp_1(9),
      R => '0'
    );
cmd_serial_host_1: entity work.sd_cmd_serial_host
     port map (
      CLK => sd_clk_o_pad_OBUF_BUFG,
      \CMD_OUT_reg[32]_0\ => cmd_serial_host_1_n_6,
      DECODER_ACK => DECODER_ACK,
      FSM_ACK_reg_0 => cmd_serial_host_1_n_4,
      Q(34 downto 32) => cmd_in_host(37 downto 35),
      Q(31 downto 0) => cmd_in_host(31 downto 0),
      RST_IN0 => RST_IN0,
      Req_internal_in => Req_internal_in,
      Write_Only2_out => Write_Only2_out,
      Write_Read => Write_Read,
      ack_in_host => ack_in_host,
      ack_out_master => ack_out_master,
      cmd_out_master(38 downto 0) => cmd_out_master(38 downto 0),
      req_in_host => req_in_host,
      req_out_master => req_out_master,
      sd_cmd_dat_i_IBUF => sd_cmd_dat_i_IBUF,
      sd_cmd_oe_o_OBUF => sd_cmd_oe_o_OBUF,
      sd_cmd_out_o_OBUF => sd_cmd_out_o_OBUF,
      serial_status(1 downto 0) => serial_status(6 downto 5),
      settings(6 downto 3) => settings(14 downto 11),
      settings(2) => settings(7),
      settings(1) => settings(5),
      settings(0) => settings(0),
      \st_dat_t_reg[1]_0\ => cmd_serial_host_1_n_43,
      start_dat_t(1 downto 0) => start_dat_t(1 downto 0)
    );
data_master_1: entity work.sd_data_master
     port map (
      AR(0) => rst0,
      Bd_isr_reset => Bd_isr_reset,
      CLK => wb_clk_i_IBUF_BUFG,
      D(0) => cidat_w,
      \Dat_Int_Status_reg[0]_0\ => sd_data_serial_host_1_n_7,
      \Dat_Int_Status_reg[0]_1\ => rx_bd_n_6,
      \Dat_Int_Status_reg[0]_2\ => tx_bd_n_6,
      \Dat_Int_Status_reg[2]_0\ => fifo_filer_rx_n_2,
      \Dat_Int_Status_reg[4]_0\(0) => normal_int_status_reg(15),
      \Dat_Int_Status_reg[5]_0\(4 downto 3) => bd_int_st_w(5 downto 4),
      \Dat_Int_Status_reg[5]_0\(2 downto 0) => bd_int_st_w(2 downto 0),
      E(0) => re_s_tx_bd_w,
      Q(2 downto 1) => state(6 downto 5),
      Q(0) => data_master_1_n_14,
      a_cmp_rx_bd_w => a_cmp_rx_bd_w,
      a_cmp_rx_reg_0 => sd_data_serial_host_1_n_6,
      a_cmp_tx_bd_w => a_cmp_tx_bd_w,
      ack_o_s => ack_o_s_tx,
      ack_transfer => ack_transfer,
      \bd_cnt_reg[2]_0\ => data_master_1_n_15,
      busy_n => busy_n,
      \cmd_arg_reg[31]_0\(31 downto 0) => p_1_in(31 downto 0),
      cmd_busy => cmd_busy,
      cmd_int_busy => cmd_int_busy,
      \cmd_set_reg[12]_0\(1 downto 0) => cmd_setting_reg(15 downto 14),
      \cmd_set_reg[13]_0\(8) => data_master_1_n_52,
      \cmd_set_reg[13]_0\(7) => data_master_1_n_53,
      \cmd_set_reg[13]_0\(6) => data_master_1_n_54,
      \cmd_set_reg[13]_0\(5) => data_master_1_n_55,
      \cmd_set_reg[13]_0\(4) => data_master_1_n_56,
      \cmd_set_reg[13]_0\(3) => data_master_1_n_57,
      \cmd_set_reg[13]_0\(2) => data_master_1_n_58,
      \cmd_set_reg[13]_0\(1) => data_master_1_n_59,
      \cmd_set_reg[13]_0\(0) => data_master_1_n_60,
      \cmd_set_reg[13]_1\(2) => cmd_set0_in(13),
      \cmd_set_reg[13]_1\(1 downto 0) => cmd_set0_in(11 downto 10),
      crc_ok => crc_ok,
      d_read_reg_0(1) => d_read,
      d_read_reg_0(0) => d_write,
      d_write_reg_0(0) => \status_reg_reg_n_0_[0]\,
      delay_reg => fifo_filer_tx_n_1,
      int_busy => int_busy,
      m_wb_ack_i_IBUF => m_wb_ack_i_IBUF,
      m_wb_adr_o_OBUF(31 downto 0) => m_wb_adr_o_OBUF(31 downto 0),
      \m_wb_adr_o_OBUF[9]_inst_i_2_0\(6 downto 0) => offset_reg_1(8 downto 2),
      \m_wb_adr_o_OBUF[9]_inst_i_3_0\(6 downto 0) => offset_reg(8 downto 2),
      m_wb_cyc_o_tx => m_wb_cyc_o_tx,
      m_wb_stb_o_OBUF => m_wb_stb_o_OBUF,
      m_wb_we_o_OBUF => m_wb_we_o_OBUF,
      m_wb_we_o_rx => m_wb_we_o_rx,
      p_0_in => p_0_in_0,
      p_0_in_0 => p_0_in,
      re_s_rx_reg_0(0) => re_s_rx_bd_w,
      re_s_rx_reg_1 => ack_o_s_rx,
      rec_done_reg_0(4 downto 0) => cmd_resp_1(12 downto 8),
      start_rx_fifo => start_rx_fifo,
      start_rx_fifo_reg_0(0) => data_master_1_n_63,
      start_tx_fifo => start_tx_fifo,
      start_tx_fifo_reg_0(0) => din,
      start_tx_fifo_reg_1 => data_master_1_n_18,
      start_tx_fifo_reg_2(0) => data_master_1_n_62,
      \state_reg[1]_0\ => tx_bd_n_0,
      \state_reg[2]_0\ => rx_bd_n_0,
      \state_reg[3]_0\ => fifo_filer_tx_n_3,
      \sys_adr_reg[31]_0\(15 downto 0) => dat_out_s_tx_bd(15 downto 0),
      \sys_adr_reg[31]_1\(15 downto 0) => dat_out_s_rx_bd(15 downto 0),
      trans_complete => trans_complete,
      tx_cycle_reg_0 => data_master_1_n_0,
      tx_f => tx_f,
      wb_ack_o_OBUF => wb_ack_o_OBUF,
      wb_cyc_i_IBUF => wb_cyc_i_IBUF,
      wb_dat_i_IBUF(31 downto 0) => wb_dat_i_IBUF(31 downto 0),
      wb_rst_i_IBUF => wb_rst_i_IBUF,
      wb_stb_i_IBUF => wb_stb_i_IBUF,
      we_req_reg_0 => data_master_1_n_61,
      write_req_s => write_req_s
    );
\error_int_status_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => error_int_status_reg_w(0),
      Q => error_int_status_reg(0),
      R => '0'
    );
\error_int_status_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => error_int_status_reg_w(1),
      Q => error_int_status_reg(1),
      R => '0'
    );
\error_int_status_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => error_int_status_reg_w(3),
      Q => error_int_status_reg(3),
      R => '0'
    );
fifo_filer_rx: entity work.sd_fifo_rx_filler
     port map (
      AR(0) => sd_controller_wb0_n_95,
      CLK => sd_clk_o_pad_OBUF_BUFG,
      D(0) => data_master_1_n_63,
      \Dat_Int_Status_reg[2]\ => fifo_filer_tx_n_12,
      \Dat_Int_Status_reg[2]_0\ => data_master_1_n_0,
      E(7) => \Rx_Fifo/p_8_in\,
      E(6) => sd_data_serial_host_1_n_10,
      E(5) => sd_data_serial_host_1_n_11,
      E(4) => sd_data_serial_host_1_n_12,
      E(3) => sd_data_serial_host_1_n_13,
      E(2) => sd_data_serial_host_1_n_14,
      E(1) => sd_data_serial_host_1_n_15,
      E(0) => \Rx_Fifo/p_5_in\,
      Q(7) => \Rx_Fifo/p_0_in\,
      Q(6) => fifo_filer_rx_n_4,
      Q(5) => fifo_filer_rx_n_5,
      Q(4) => fifo_filer_rx_n_6,
      Q(3) => fifo_filer_rx_n_7,
      Q(2) => fifo_filer_rx_n_8,
      Q(1) => fifo_filer_rx_n_9,
      Q(0) => fifo_filer_rx_n_10,
      \adr_o_reg[3]\ => wb_clk_i_IBUF_BUFG,
      m_wb_ack_i_IBUF => m_wb_ack_i_IBUF,
      m_wb_dat_o(31 downto 0) => m_wb_dat_o_OBUF(31 downto 0),
      m_wb_we_o_rx => m_wb_we_o_rx,
      \offset_reg[8]_0\(6 downto 0) => offset_reg(8 downto 2),
      p_0_in => p_0_in,
      rd_reg_0(0) => rst0,
      reset_rx_fifo => reset_rx_fifo,
      start_rx_fifo => start_rx_fifo,
      \tmp_reg[3]\(3 downto 0) => data_in_rx_fifo(3 downto 0),
      tx_cycle_reg => fifo_filer_rx_n_2,
      we_rx => we_rx
    );
fifo_filer_tx: entity work.sd_fifo_tx_filler
     port map (
      AR(0) => sd_controller_wb0_n_96,
      CLK => sd_clk_o_pad_OBUF_BUFG,
      D(31 downto 0) => m_wb_dat_i_IBUF(31 downto 0),
      E(0) => din,
      Q(6 downto 0) => offset_reg_1(8 downto 2),
      \adr_i_reg[0]\ => wb_clk_i_IBUF_BUFG,
      \adr_i_reg[3]\ => fifo_filer_tx_n_12,
      \bd_cnt_reg[2]\ => fifo_filer_tx_n_3,
      delay_reg_0 => fifo_filer_tx_n_1,
      delay_reg_1 => data_master_1_n_18,
      m_wb_ack_i_IBUF => m_wb_ack_i_IBUF,
      m_wb_cyc_o_reg_0(0) => rst0,
      m_wb_cyc_o_tx => m_wb_cyc_o_tx,
      \offset_reg[2]_0\(0) => data_master_1_n_62,
      p_0_in => p_0_in_0,
      \^q\(31 downto 0) => data_out_tx_fifo(31 downto 0),
      rd => rd,
      reset_tx_fifo => reset_tx_fifo,
      start_tx_fifo => start_tx_fifo,
      \state[3]_i_2\ => data_master_1_n_15,
      tx_f => tx_f
    );
int_a_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => int_a_OBUF,
      O => int_a
    );
int_b_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => int_b_OBUF,
      O => int_b
    );
int_c_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => int_c_OBUF,
      O => int_c
    );
m_wb_ack_i_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => m_wb_ack_i,
      O => m_wb_ack_i_IBUF
    );
\m_wb_adr_o_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(0),
      O => m_wb_adr_o(0)
    );
\m_wb_adr_o_OBUF[10]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(10),
      O => m_wb_adr_o(10)
    );
\m_wb_adr_o_OBUF[11]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(11),
      O => m_wb_adr_o(11)
    );
\m_wb_adr_o_OBUF[12]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(12),
      O => m_wb_adr_o(12)
    );
\m_wb_adr_o_OBUF[13]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(13),
      O => m_wb_adr_o(13)
    );
\m_wb_adr_o_OBUF[14]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(14),
      O => m_wb_adr_o(14)
    );
\m_wb_adr_o_OBUF[15]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(15),
      O => m_wb_adr_o(15)
    );
\m_wb_adr_o_OBUF[16]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(16),
      O => m_wb_adr_o(16)
    );
\m_wb_adr_o_OBUF[17]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(17),
      O => m_wb_adr_o(17)
    );
\m_wb_adr_o_OBUF[18]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(18),
      O => m_wb_adr_o(18)
    );
\m_wb_adr_o_OBUF[19]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(19),
      O => m_wb_adr_o(19)
    );
\m_wb_adr_o_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(1),
      O => m_wb_adr_o(1)
    );
\m_wb_adr_o_OBUF[20]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(20),
      O => m_wb_adr_o(20)
    );
\m_wb_adr_o_OBUF[21]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(21),
      O => m_wb_adr_o(21)
    );
\m_wb_adr_o_OBUF[22]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(22),
      O => m_wb_adr_o(22)
    );
\m_wb_adr_o_OBUF[23]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(23),
      O => m_wb_adr_o(23)
    );
\m_wb_adr_o_OBUF[24]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(24),
      O => m_wb_adr_o(24)
    );
\m_wb_adr_o_OBUF[25]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(25),
      O => m_wb_adr_o(25)
    );
\m_wb_adr_o_OBUF[26]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(26),
      O => m_wb_adr_o(26)
    );
\m_wb_adr_o_OBUF[27]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(27),
      O => m_wb_adr_o(27)
    );
\m_wb_adr_o_OBUF[28]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(28),
      O => m_wb_adr_o(28)
    );
\m_wb_adr_o_OBUF[29]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(29),
      O => m_wb_adr_o(29)
    );
\m_wb_adr_o_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(2),
      O => m_wb_adr_o(2)
    );
\m_wb_adr_o_OBUF[30]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(30),
      O => m_wb_adr_o(30)
    );
\m_wb_adr_o_OBUF[31]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(31),
      O => m_wb_adr_o(31)
    );
\m_wb_adr_o_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(3),
      O => m_wb_adr_o(3)
    );
\m_wb_adr_o_OBUF[4]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(4),
      O => m_wb_adr_o(4)
    );
\m_wb_adr_o_OBUF[5]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(5),
      O => m_wb_adr_o(5)
    );
\m_wb_adr_o_OBUF[6]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(6),
      O => m_wb_adr_o(6)
    );
\m_wb_adr_o_OBUF[7]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(7),
      O => m_wb_adr_o(7)
    );
\m_wb_adr_o_OBUF[8]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(8),
      O => m_wb_adr_o(8)
    );
\m_wb_adr_o_OBUF[9]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_adr_o_OBUF(9),
      O => m_wb_adr_o(9)
    );
\m_wb_bte_o_OBUF[0]_inst\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => m_wb_bte_o(0),
      T => '1'
    );
\m_wb_bte_o_OBUF[1]_inst\: unisim.vcomponents.OBUFT
     port map (
      I => '0',
      O => m_wb_bte_o(1),
      T => '1'
    );
\m_wb_cti_o_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => '0',
      O => m_wb_cti_o(0)
    );
\m_wb_cti_o_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => '0',
      O => m_wb_cti_o(1)
    );
\m_wb_cti_o_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => '0',
      O => m_wb_cti_o(2)
    );
m_wb_cyc_o_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => m_wb_stb_o_OBUF,
      O => m_wb_cyc_o
    );
\m_wb_dat_i_IBUF[0]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(0),
      O => m_wb_dat_i_IBUF(0)
    );
\m_wb_dat_i_IBUF[10]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(10),
      O => m_wb_dat_i_IBUF(10)
    );
\m_wb_dat_i_IBUF[11]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(11),
      O => m_wb_dat_i_IBUF(11)
    );
\m_wb_dat_i_IBUF[12]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(12),
      O => m_wb_dat_i_IBUF(12)
    );
\m_wb_dat_i_IBUF[13]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(13),
      O => m_wb_dat_i_IBUF(13)
    );
\m_wb_dat_i_IBUF[14]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(14),
      O => m_wb_dat_i_IBUF(14)
    );
\m_wb_dat_i_IBUF[15]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(15),
      O => m_wb_dat_i_IBUF(15)
    );
\m_wb_dat_i_IBUF[16]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(16),
      O => m_wb_dat_i_IBUF(16)
    );
\m_wb_dat_i_IBUF[17]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(17),
      O => m_wb_dat_i_IBUF(17)
    );
\m_wb_dat_i_IBUF[18]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(18),
      O => m_wb_dat_i_IBUF(18)
    );
\m_wb_dat_i_IBUF[19]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(19),
      O => m_wb_dat_i_IBUF(19)
    );
\m_wb_dat_i_IBUF[1]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(1),
      O => m_wb_dat_i_IBUF(1)
    );
\m_wb_dat_i_IBUF[20]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(20),
      O => m_wb_dat_i_IBUF(20)
    );
\m_wb_dat_i_IBUF[21]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(21),
      O => m_wb_dat_i_IBUF(21)
    );
\m_wb_dat_i_IBUF[22]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(22),
      O => m_wb_dat_i_IBUF(22)
    );
\m_wb_dat_i_IBUF[23]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(23),
      O => m_wb_dat_i_IBUF(23)
    );
\m_wb_dat_i_IBUF[24]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(24),
      O => m_wb_dat_i_IBUF(24)
    );
\m_wb_dat_i_IBUF[25]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(25),
      O => m_wb_dat_i_IBUF(25)
    );
\m_wb_dat_i_IBUF[26]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(26),
      O => m_wb_dat_i_IBUF(26)
    );
\m_wb_dat_i_IBUF[27]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(27),
      O => m_wb_dat_i_IBUF(27)
    );
\m_wb_dat_i_IBUF[28]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(28),
      O => m_wb_dat_i_IBUF(28)
    );
\m_wb_dat_i_IBUF[29]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(29),
      O => m_wb_dat_i_IBUF(29)
    );
\m_wb_dat_i_IBUF[2]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(2),
      O => m_wb_dat_i_IBUF(2)
    );
\m_wb_dat_i_IBUF[30]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(30),
      O => m_wb_dat_i_IBUF(30)
    );
\m_wb_dat_i_IBUF[31]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(31),
      O => m_wb_dat_i_IBUF(31)
    );
\m_wb_dat_i_IBUF[3]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(3),
      O => m_wb_dat_i_IBUF(3)
    );
\m_wb_dat_i_IBUF[4]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(4),
      O => m_wb_dat_i_IBUF(4)
    );
\m_wb_dat_i_IBUF[5]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(5),
      O => m_wb_dat_i_IBUF(5)
    );
\m_wb_dat_i_IBUF[6]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(6),
      O => m_wb_dat_i_IBUF(6)
    );
\m_wb_dat_i_IBUF[7]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(7),
      O => m_wb_dat_i_IBUF(7)
    );
\m_wb_dat_i_IBUF[8]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(8),
      O => m_wb_dat_i_IBUF(8)
    );
\m_wb_dat_i_IBUF[9]_inst\: unisim.vcomponents.IBUF
     port map (
      I => m_wb_dat_i(9),
      O => m_wb_dat_i_IBUF(9)
    );
\m_wb_dat_o_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(0),
      O => m_wb_dat_o(0)
    );
\m_wb_dat_o_OBUF[10]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(10),
      O => m_wb_dat_o(10)
    );
\m_wb_dat_o_OBUF[11]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(11),
      O => m_wb_dat_o(11)
    );
\m_wb_dat_o_OBUF[12]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(12),
      O => m_wb_dat_o(12)
    );
\m_wb_dat_o_OBUF[13]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(13),
      O => m_wb_dat_o(13)
    );
\m_wb_dat_o_OBUF[14]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(14),
      O => m_wb_dat_o(14)
    );
\m_wb_dat_o_OBUF[15]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(15),
      O => m_wb_dat_o(15)
    );
\m_wb_dat_o_OBUF[16]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(16),
      O => m_wb_dat_o(16)
    );
\m_wb_dat_o_OBUF[17]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(17),
      O => m_wb_dat_o(17)
    );
\m_wb_dat_o_OBUF[18]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(18),
      O => m_wb_dat_o(18)
    );
\m_wb_dat_o_OBUF[19]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(19),
      O => m_wb_dat_o(19)
    );
\m_wb_dat_o_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(1),
      O => m_wb_dat_o(1)
    );
\m_wb_dat_o_OBUF[20]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(20),
      O => m_wb_dat_o(20)
    );
\m_wb_dat_o_OBUF[21]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(21),
      O => m_wb_dat_o(21)
    );
\m_wb_dat_o_OBUF[22]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(22),
      O => m_wb_dat_o(22)
    );
\m_wb_dat_o_OBUF[23]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(23),
      O => m_wb_dat_o(23)
    );
\m_wb_dat_o_OBUF[24]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(24),
      O => m_wb_dat_o(24)
    );
\m_wb_dat_o_OBUF[25]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(25),
      O => m_wb_dat_o(25)
    );
\m_wb_dat_o_OBUF[26]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(26),
      O => m_wb_dat_o(26)
    );
\m_wb_dat_o_OBUF[27]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(27),
      O => m_wb_dat_o(27)
    );
\m_wb_dat_o_OBUF[28]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(28),
      O => m_wb_dat_o(28)
    );
\m_wb_dat_o_OBUF[29]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(29),
      O => m_wb_dat_o(29)
    );
\m_wb_dat_o_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(2),
      O => m_wb_dat_o(2)
    );
\m_wb_dat_o_OBUF[30]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(30),
      O => m_wb_dat_o(30)
    );
\m_wb_dat_o_OBUF[31]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(31),
      O => m_wb_dat_o(31)
    );
\m_wb_dat_o_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(3),
      O => m_wb_dat_o(3)
    );
\m_wb_dat_o_OBUF[4]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(4),
      O => m_wb_dat_o(4)
    );
\m_wb_dat_o_OBUF[5]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(5),
      O => m_wb_dat_o(5)
    );
\m_wb_dat_o_OBUF[6]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(6),
      O => m_wb_dat_o(6)
    );
\m_wb_dat_o_OBUF[7]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(7),
      O => m_wb_dat_o(7)
    );
\m_wb_dat_o_OBUF[8]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(8),
      O => m_wb_dat_o(8)
    );
\m_wb_dat_o_OBUF[9]_inst\: unisim.vcomponents.OBUF
     port map (
      I => m_wb_dat_o_OBUF(9),
      O => m_wb_dat_o(9)
    );
\m_wb_sel_o_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => '1',
      O => m_wb_sel_o(0)
    );
\m_wb_sel_o_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => '1',
      O => m_wb_sel_o(1)
    );
\m_wb_sel_o_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => '1',
      O => m_wb_sel_o(2)
    );
\m_wb_sel_o_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => '1',
      O => m_wb_sel_o(3)
    );
m_wb_stb_o_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => m_wb_stb_o_OBUF,
      O => m_wb_stb_o
    );
m_wb_we_o_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => m_wb_we_o_OBUF,
      O => m_wb_we_o
    );
\normal_int_status_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => normal_int_status_reg_w(0),
      Q => normal_int_status_reg(0),
      R => '0'
    );
\normal_int_status_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => normal_int_status_reg_w(15),
      Q => normal_int_status_reg(15),
      R => '0'
    );
\normal_int_status_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => normal_int_status_reg_w(1),
      Q => normal_int_status_reg(1),
      R => '0'
    );
\normal_int_status_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => normal_int_status_reg_w(2),
      Q => normal_int_status_reg(2),
      R => '0'
    );
rx_bd: entity work.sd_bd
     port map (
      \Dat_Int_Status_reg[0]\ => data_master_1_n_0,
      E(0) => bd_mem,
      Q(15 downto 0) => dat_in_m_rx_bd(15 downto 0),
      a_cmp_rx_bd_w => a_cmp_rx_bd_w,
      ack_o_s => ack_o_s_rx,
      ack_o_s_reg_0(0) => re_s_rx_bd_w,
      \bd_mem_reg[31][0]_0\ => sd_controller_wb0_n_98,
      dat_out_s(15 downto 0) => dat_out_s_rx_bd(15 downto 0),
      \dat_out_s_reg[0]_0\(0) => sd_controller_wb0_n_94,
      free_bd(4 downto 0) => free_bd_rx_bd(4 downto 0),
      \free_bd_reg[0]_0\ => rx_bd_n_0,
      \free_bd_reg[2]_0\ => rx_bd_n_6,
      last_a_cmp_reg_0(0) => rst0,
      \s_rd_pnt_reg[4]_0\ => wb_clk_i_IBUF_BUFG,
      we_m_rx_bd => we_m_rx_bd
    );
sd_clk_o_pad_OBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => sd_clk_o_pad_OBUF,
      O => sd_clk_o_pad_OBUF_BUFG
    );
sd_clk_o_pad_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => sd_clk_o_pad_OBUF_BUFG,
      O => sd_clk_o_pad
    );
sd_cmd_dat_i_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => \sd_cmd_dat_i^Mid\,
      O => sd_cmd_dat_i_IBUF
    );
sd_cmd_oe_o_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => sd_cmd_oe_o_OBUF,
      O => sd_cmd_oe_o
    );
sd_cmd_out_o_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => sd_cmd_out_o_OBUF,
      O => sd_cmd_out_o
    );
sd_controller_wb0: entity work.sd_controller_wb
     port map (
      AR(0) => sd_controller_wb0_n_95,
      Bd_isr_reset => Bd_isr_reset,
      D(0) => p_1_out(0),
      E(0) => sd_controller_wb0_n_93,
      Q(15 downto 0) => time_out_reg(15 downto 0),
      RST_IN0 => RST_IN0,
      S(3) => sd_controller_wb0_n_9,
      S(2) => sd_controller_wb0_n_10,
      S(1) => sd_controller_wb0_n_11,
      S(0) => sd_controller_wb0_n_12,
      \argument_reg_reg[31]_0\(31 downto 0) => argument_reg(31 downto 0),
      \argument_reg_reg[31]_1\(31 downto 0) => p_1_in(31 downto 0),
      \bd_mem_reg[31][0]\(0) => bd_mem_2,
      \bd_mem_reg[31][0]_0\(0) => bd_mem,
      \clock_divider_reg[7]_0\(7 downto 0) => clock_divider(7 downto 0),
      cmd_busy => cmd_busy,
      cmd_int_busy => cmd_int_busy,
      \cmd_set_reg[10]\(1) => state(6),
      \cmd_set_reg[10]\(0) => data_master_1_n_14,
      \cmd_setting_reg_reg[13]_0\(8) => data_master_1_n_52,
      \cmd_setting_reg_reg[13]_0\(7) => data_master_1_n_53,
      \cmd_setting_reg_reg[13]_0\(6) => data_master_1_n_54,
      \cmd_setting_reg_reg[13]_0\(5) => data_master_1_n_55,
      \cmd_setting_reg_reg[13]_0\(4) => data_master_1_n_56,
      \cmd_setting_reg_reg[13]_0\(3) => data_master_1_n_57,
      \cmd_setting_reg_reg[13]_0\(2) => data_master_1_n_58,
      \cmd_setting_reg_reg[13]_0\(1) => data_master_1_n_59,
      \cmd_setting_reg_reg[13]_0\(0) => data_master_1_n_60,
      \cmd_setting_reg_reg[15]_0\(2) => cmd_set0_in(13),
      \cmd_setting_reg_reg[15]_0\(1 downto 0) => cmd_set0_in(11 downto 10),
      \cmd_setting_reg_reg[15]_1\(11 downto 2) => cmd_setting_reg(15 downto 6),
      \cmd_setting_reg_reg[15]_1\(1 downto 0) => cmd_setting_reg(4 downto 3),
      complete_reg_i_5(0) => cmd_master_1_n_64,
      \dat_in_m_rx_bd_reg[15]_0\(15 downto 0) => dat_in_m_rx_bd(15 downto 0),
      \dat_in_m_rx_bd_reg[15]_1\ => wb_clk_i_IBUF_BUFG,
      \dat_in_m_tx_bd_reg[15]_0\(15 downto 0) => dat_in_m_tx_bd(15 downto 0),
      \dat_out_s_reg[0]\(0) => re_s_tx_bd_w,
      \dat_out_s_reg[0]_0\(0) => re_s_rx_bd_w,
      error_isr_reset => error_isr_reset,
      go_idle => go_idle,
      in14(14 downto 0) => in14(15 downto 1),
      int_a_OBUF => int_a_OBUF,
      int_b_OBUF => int_b_OBUF,
      int_busy => int_busy,
      int_c_OBUF => int_c_OBUF,
      new_cmd => new_cmd,
      normal_isr_reset => normal_isr_reset,
      reset_rx_fifo => reset_rx_fifo,
      reset_tx_fifo => reset_tx_fifo,
      response_size(1) => response_size(3),
      response_size(0) => response_size(0),
      \sd_data_out_reg[31]\(0) => sd_data_out,
      \software_reset_reg_reg[0]_0\(0) => rst0,
      \software_reset_reg_reg[0]_1\(0) => sd_controller_wb0_n_94,
      \software_reset_reg_reg[0]_2\(0) => sd_controller_wb0_n_96,
      \software_reset_reg_reg[0]_3\ => sd_controller_wb0_n_97,
      \software_reset_reg_reg[0]_4\ => sd_controller_wb0_n_98,
      \software_reset_reg_reg[0]_5\(0) => sd_controller_wb0_n_99,
      status_reg_w(0) => status_reg_w(0),
      \time_out_reg_reg[15]_0\(3) => sd_controller_wb0_n_29,
      \time_out_reg_reg[15]_0\(2) => sd_controller_wb0_n_30,
      \time_out_reg_reg[15]_0\(1) => sd_controller_wb0_n_31,
      \time_out_reg_reg[15]_0\(0) => sd_controller_wb0_n_32,
      wb_ack_o_OBUF => wb_ack_o_OBUF,
      wb_adr_i_IBUF(7 downto 0) => wb_adr_i_IBUF(7 downto 0),
      wb_cyc_i_IBUF => wb_cyc_i_IBUF,
      wb_dat_i_IBUF(31 downto 0) => wb_dat_i_IBUF(31 downto 0),
      \wb_dat_o[1]_i_4_0\(1) => \status_reg_reg_n_0_[1]\,
      \wb_dat_o[1]_i_4_0\(0) => \status_reg_reg_n_0_[0]\,
      \wb_dat_o_reg[12]_0\(9 downto 5) => Bd_Status_reg(12 downto 8),
      \wb_dat_o_reg[12]_0\(4 downto 0) => Bd_Status_reg(4 downto 0),
      \wb_dat_o_reg[15]_0\(3) => normal_int_status_reg(15),
      \wb_dat_o_reg[15]_0\(2 downto 0) => normal_int_status_reg(2 downto 0),
      \wb_dat_o_reg[31]_0\(31 downto 0) => wb_dat_o_OBUF(31 downto 0),
      \wb_dat_o_reg[31]_1\(31 downto 0) => cmd_resp_1(31 downto 0),
      \wb_dat_o_reg[3]_0\(2) => error_int_status_reg(3),
      \wb_dat_o_reg[3]_0\(1 downto 0) => error_int_status_reg(1 downto 0),
      \wb_dat_o_reg[5]_0\(4 downto 3) => Bd_isr_reg(5 downto 4),
      \wb_dat_o_reg[5]_0\(2 downto 0) => Bd_isr_reg(2 downto 0),
      wb_rst_i_IBUF => wb_rst_i_IBUF,
      wb_stb_i_IBUF => wb_stb_i_IBUF,
      wb_we_i_IBUF => wb_we_i_IBUF,
      we_ack_reg_0 => data_master_1_n_61,
      we_m_rx_bd => we_m_rx_bd,
      we_m_tx_bd => we_m_tx_bd,
      write_req_s => write_req_s
    );
\sd_dat_dat_i_IBUF[0]_inst\: unisim.vcomponents.IBUF
     port map (
      I => \sd_dat_dat_i^Mid\(0),
      O => sd_dat_dat_i_IBUF(0)
    );
\sd_dat_dat_i_IBUF[1]_inst\: unisim.vcomponents.IBUF
     port map (
      I => \sd_dat_dat_i^Mid\(1),
      O => sd_dat_dat_i_IBUF(1)
    );
\sd_dat_dat_i_IBUF[2]_inst\: unisim.vcomponents.IBUF
     port map (
      I => \sd_dat_dat_i^Mid\(2),
      O => sd_dat_dat_i_IBUF(2)
    );
\sd_dat_dat_i_IBUF[3]_inst\: unisim.vcomponents.IBUF
     port map (
      I => \sd_dat_dat_i^Mid\(3),
      O => sd_dat_dat_i_IBUF(3)
    );
sd_dat_oe_o_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => sd_dat_oe_o_OBUF,
      O => sd_dat_oe_o
    );
\sd_dat_out_o_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => sd_dat_out_o_OBUF(0),
      O => sd_dat_out_o(0)
    );
\sd_dat_out_o_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => sd_dat_out_o_OBUF(1),
      O => sd_dat_out_o(1)
    );
\sd_dat_out_o_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => sd_dat_out_o_OBUF(2),
      O => sd_dat_out_o(2)
    );
\sd_dat_out_o_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => sd_dat_out_o_OBUF(3),
      O => sd_dat_out_o(3)
    );
sd_data_serial_host_1: entity work.sd_data_serial_host
     port map (
      CLK => sd_clk_o_pad_OBUF_BUFG,
      D(31 downto 0) => data_out_tx_fifo(31 downto 0),
      \DAT_dat_o_reg[3]_0\(3 downto 0) => sd_dat_out_o_OBUF(3 downto 0),
      E(7) => \Rx_Fifo/p_8_in\,
      E(6) => sd_data_serial_host_1_n_10,
      E(5) => sd_data_serial_host_1_n_11,
      E(4) => sd_data_serial_host_1_n_12,
      E(3) => sd_data_serial_host_1_n_13,
      E(2) => sd_data_serial_host_1_n_14,
      E(1) => sd_data_serial_host_1_n_15,
      E(0) => \Rx_Fifo/p_5_in\,
      \FSM_onehot_state_reg[1]_0\ => cmd_serial_host_1_n_43,
      \FSM_onehot_state_reg[2]_0\(0) => sd_data_out,
      Q(0) => state(5),
      ack_transfer => ack_transfer,
      busy_n => busy_n,
      busy_n_reg_0 => sd_data_serial_host_1_n_7,
      crc_ok => crc_ok,
      crc_ok_reg_0 => sd_data_serial_host_1_n_6,
      crc_ok_reg_1(0) => rst0,
      \data_out_reg[3]_0\(3 downto 0) => data_in_rx_fifo(3 downto 0),
      rd => rd,
      sd_dat_dat_i_IBUF(3 downto 0) => sd_dat_dat_i_IBUF(3 downto 0),
      sd_dat_oe_o_OBUF => sd_dat_oe_o_OBUF,
      \sd_data_out_reg[31]_0\(0) => sd_controller_wb0_n_99,
      start_dat_t(1 downto 0) => start_dat_t(1 downto 0),
      \tmp_reg[0]\(7) => \Rx_Fifo/p_0_in\,
      \tmp_reg[0]\(6) => fifo_filer_rx_n_4,
      \tmp_reg[0]\(5) => fifo_filer_rx_n_5,
      \tmp_reg[0]\(4) => fifo_filer_rx_n_6,
      \tmp_reg[0]\(3) => fifo_filer_rx_n_7,
      \tmp_reg[0]\(2) => fifo_filer_rx_n_8,
      \tmp_reg[0]\(1) => fifo_filer_rx_n_9,
      \tmp_reg[0]\(0) => fifo_filer_rx_n_10,
      trans_complete => trans_complete,
      we_rx => we_rx
    );
\status_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => p_1_out(0),
      Q => \status_reg_reg_n_0_[0]\,
      R => '0'
    );
\status_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wb_clk_i_IBUF_BUFG,
      CE => '1',
      D => cidat_w,
      Q => \status_reg_reg_n_0_[1]\,
      R => '0'
    );
tx_bd: entity work.sd_bd_0
     port map (
      D(15 downto 0) => dat_in_m_tx_bd(15 downto 0),
      \Dat_Int_Status_reg[0]\ => data_master_1_n_0,
      E(0) => bd_mem_2,
      a_cmp_tx_bd_w => a_cmp_tx_bd_w,
      ack_o_s => ack_o_s_tx,
      ack_o_s_reg_0(0) => re_s_tx_bd_w,
      \bd_mem_reg[31][0]_0\ => sd_controller_wb0_n_97,
      \bd_mem_reg[31][15]_0\ => wb_clk_i_IBUF_BUFG,
      dat_out_s(15 downto 0) => dat_out_s_tx_bd(15 downto 0),
      \dat_out_s_reg[0]_0\(0) => sd_controller_wb0_n_93,
      free_bd(4 downto 0) => free_bd_tx_bd(4 downto 0),
      \free_bd_reg[0]_0\ => tx_bd_n_0,
      \free_bd_reg[2]_0\ => tx_bd_n_6,
      last_a_cmp_reg_0(0) => rst0,
      we_m_tx_bd => we_m_tx_bd
    );
wb_ack_o_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => wb_ack_o_OBUF,
      O => wb_ack_o
    );
\wb_adr_i_IBUF[0]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_adr_i(0),
      O => wb_adr_i_IBUF(0)
    );
\wb_adr_i_IBUF[1]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_adr_i(1),
      O => wb_adr_i_IBUF(1)
    );
\wb_adr_i_IBUF[2]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_adr_i(2),
      O => wb_adr_i_IBUF(2)
    );
\wb_adr_i_IBUF[3]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_adr_i(3),
      O => wb_adr_i_IBUF(3)
    );
\wb_adr_i_IBUF[4]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_adr_i(4),
      O => wb_adr_i_IBUF(4)
    );
\wb_adr_i_IBUF[5]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_adr_i(5),
      O => wb_adr_i_IBUF(5)
    );
\wb_adr_i_IBUF[6]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_adr_i(6),
      O => wb_adr_i_IBUF(6)
    );
\wb_adr_i_IBUF[7]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_adr_i(7),
      O => wb_adr_i_IBUF(7)
    );
wb_clk_i_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => wb_clk_i_IBUF,
      O => wb_clk_i_IBUF_BUFG
    );
wb_clk_i_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => wb_clk_i,
      O => wb_clk_i_IBUF
    );
wb_cyc_i_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => wb_cyc_i,
      O => wb_cyc_i_IBUF
    );
\wb_dat_i_IBUF[0]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(0),
      O => wb_dat_i_IBUF(0)
    );
\wb_dat_i_IBUF[10]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(10),
      O => wb_dat_i_IBUF(10)
    );
\wb_dat_i_IBUF[11]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(11),
      O => wb_dat_i_IBUF(11)
    );
\wb_dat_i_IBUF[12]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(12),
      O => wb_dat_i_IBUF(12)
    );
\wb_dat_i_IBUF[13]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(13),
      O => wb_dat_i_IBUF(13)
    );
\wb_dat_i_IBUF[14]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(14),
      O => wb_dat_i_IBUF(14)
    );
\wb_dat_i_IBUF[15]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(15),
      O => wb_dat_i_IBUF(15)
    );
\wb_dat_i_IBUF[16]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(16),
      O => wb_dat_i_IBUF(16)
    );
\wb_dat_i_IBUF[17]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(17),
      O => wb_dat_i_IBUF(17)
    );
\wb_dat_i_IBUF[18]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(18),
      O => wb_dat_i_IBUF(18)
    );
\wb_dat_i_IBUF[19]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(19),
      O => wb_dat_i_IBUF(19)
    );
\wb_dat_i_IBUF[1]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(1),
      O => wb_dat_i_IBUF(1)
    );
\wb_dat_i_IBUF[20]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(20),
      O => wb_dat_i_IBUF(20)
    );
\wb_dat_i_IBUF[21]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(21),
      O => wb_dat_i_IBUF(21)
    );
\wb_dat_i_IBUF[22]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(22),
      O => wb_dat_i_IBUF(22)
    );
\wb_dat_i_IBUF[23]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(23),
      O => wb_dat_i_IBUF(23)
    );
\wb_dat_i_IBUF[24]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(24),
      O => wb_dat_i_IBUF(24)
    );
\wb_dat_i_IBUF[25]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(25),
      O => wb_dat_i_IBUF(25)
    );
\wb_dat_i_IBUF[26]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(26),
      O => wb_dat_i_IBUF(26)
    );
\wb_dat_i_IBUF[27]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(27),
      O => wb_dat_i_IBUF(27)
    );
\wb_dat_i_IBUF[28]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(28),
      O => wb_dat_i_IBUF(28)
    );
\wb_dat_i_IBUF[29]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(29),
      O => wb_dat_i_IBUF(29)
    );
\wb_dat_i_IBUF[2]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(2),
      O => wb_dat_i_IBUF(2)
    );
\wb_dat_i_IBUF[30]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(30),
      O => wb_dat_i_IBUF(30)
    );
\wb_dat_i_IBUF[31]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(31),
      O => wb_dat_i_IBUF(31)
    );
\wb_dat_i_IBUF[3]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(3),
      O => wb_dat_i_IBUF(3)
    );
\wb_dat_i_IBUF[4]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(4),
      O => wb_dat_i_IBUF(4)
    );
\wb_dat_i_IBUF[5]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(5),
      O => wb_dat_i_IBUF(5)
    );
\wb_dat_i_IBUF[6]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(6),
      O => wb_dat_i_IBUF(6)
    );
\wb_dat_i_IBUF[7]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(7),
      O => wb_dat_i_IBUF(7)
    );
\wb_dat_i_IBUF[8]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(8),
      O => wb_dat_i_IBUF(8)
    );
\wb_dat_i_IBUF[9]_inst\: unisim.vcomponents.IBUF
     port map (
      I => wb_dat_i(9),
      O => wb_dat_i_IBUF(9)
    );
\wb_dat_o_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(0),
      O => wb_dat_o(0)
    );
\wb_dat_o_OBUF[10]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(10),
      O => wb_dat_o(10)
    );
\wb_dat_o_OBUF[11]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(11),
      O => wb_dat_o(11)
    );
\wb_dat_o_OBUF[12]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(12),
      O => wb_dat_o(12)
    );
\wb_dat_o_OBUF[13]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(13),
      O => wb_dat_o(13)
    );
\wb_dat_o_OBUF[14]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(14),
      O => wb_dat_o(14)
    );
\wb_dat_o_OBUF[15]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(15),
      O => wb_dat_o(15)
    );
\wb_dat_o_OBUF[16]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(16),
      O => wb_dat_o(16)
    );
\wb_dat_o_OBUF[17]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(17),
      O => wb_dat_o(17)
    );
\wb_dat_o_OBUF[18]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(18),
      O => wb_dat_o(18)
    );
\wb_dat_o_OBUF[19]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(19),
      O => wb_dat_o(19)
    );
\wb_dat_o_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(1),
      O => wb_dat_o(1)
    );
\wb_dat_o_OBUF[20]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(20),
      O => wb_dat_o(20)
    );
\wb_dat_o_OBUF[21]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(21),
      O => wb_dat_o(21)
    );
\wb_dat_o_OBUF[22]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(22),
      O => wb_dat_o(22)
    );
\wb_dat_o_OBUF[23]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(23),
      O => wb_dat_o(23)
    );
\wb_dat_o_OBUF[24]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(24),
      O => wb_dat_o(24)
    );
\wb_dat_o_OBUF[25]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(25),
      O => wb_dat_o(25)
    );
\wb_dat_o_OBUF[26]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(26),
      O => wb_dat_o(26)
    );
\wb_dat_o_OBUF[27]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(27),
      O => wb_dat_o(27)
    );
\wb_dat_o_OBUF[28]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(28),
      O => wb_dat_o(28)
    );
\wb_dat_o_OBUF[29]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(29),
      O => wb_dat_o(29)
    );
\wb_dat_o_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(2),
      O => wb_dat_o(2)
    );
\wb_dat_o_OBUF[30]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(30),
      O => wb_dat_o(30)
    );
\wb_dat_o_OBUF[31]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(31),
      O => wb_dat_o(31)
    );
\wb_dat_o_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(3),
      O => wb_dat_o(3)
    );
\wb_dat_o_OBUF[4]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(4),
      O => wb_dat_o(4)
    );
\wb_dat_o_OBUF[5]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(5),
      O => wb_dat_o(5)
    );
\wb_dat_o_OBUF[6]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(6),
      O => wb_dat_o(6)
    );
\wb_dat_o_OBUF[7]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(7),
      O => wb_dat_o(7)
    );
\wb_dat_o_OBUF[8]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(8),
      O => wb_dat_o(8)
    );
\wb_dat_o_OBUF[9]_inst\: unisim.vcomponents.OBUF
     port map (
      I => wb_dat_o_OBUF(9),
      O => wb_dat_o(9)
    );
wb_rst_i_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => wb_rst_i,
      O => wb_rst_i_IBUF
    );
wb_stb_i_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => wb_stb_i,
      O => wb_stb_i_IBUF
    );
wb_we_i_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => wb_we_i,
      O => wb_we_i_IBUF
    );
end STRUCTURE;
