#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 25 17:02:58 2022
# Process ID: 21768
# Current directory: D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18124 D:\Simon\Desktop\Repo\App2_S4\pb_logique_seq\pb_logique_seq\pb_logique_seq.xpr
# Log file: D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq/vivado.log
# Journal file: D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq/pb_logique_seq.xpr
INFO: [Project 1-313] Project file moved from 'D:/Ecole/APP/S4/App2/App2_S4/pb_logique_seq/pb_logique_seq' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq/archive_project_summary.txt', nor could it be found using path 'D:/Ecole/APP/S4/App2/App2_S4/pb_logique_seq/pb_logique_seq/archive_project_summary.txt'.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:zybo-z7-10:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'I:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.289 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:module_ref:mef_decod_i2s_v1b:1.0 - MEF_decodeur_i2s
Adding component instance block -- xilinx.com:module_ref:reg_24b:1.0 - registre_24bits_droite
Adding component instance block -- xilinx.com:module_ref:reg_24b:1.0 - registre_24bits_gauche
Adding component instance block -- xilinx.com:module_ref:reg_dec_24b:1.0 - registre_decalage_24bits
Adding component instance block -- xilinx.com:module_ref:compteur_nbits:1.0 - compteur_7bits
Adding component instance block -- xilinx.com:module_ref:mef_cod_i2s_vsb:1.0 - mef_cod_i2s_vsb_0
Adding component instance block -- xilinx.com:module_ref:mux2:1.0 - mux2_0
Adding component instance block -- xilinx.com:module_ref:reg_dec_24b_fd:1.0 - reg_dec_24b_fd_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:module_ref:compteur_nbits:1.0 - compteur_nbits_0
Adding component instance block -- xilinx.com:module_ref:affhexPmodSSD_v3:1.0 - M10_conversion_affichage
Adding component instance block -- xilinx.com:module_ref:calcul_param_2:1.0 - M6_parametre_2
Adding component instance block -- xilinx.com:module_ref:calcul_param_3:1.0 - M7_parametre_3
Adding component instance block -- xilinx.com:module_ref:mux4:1.0 - Multiplexeur_choix_fonction
Adding component instance block -- xilinx.com:module_ref:mux4:1.0 - Multiplexeur_choix_parametre
Adding component instance block -- xilinx.com:module_ref:sig_fct_3:1.0 - M4_fonction3
Adding component instance block -- xilinx.com:module_ref:sig_fct_sat_dure:1.0 - M2_fonction_distortion_dure1
Adding component instance block -- xilinx.com:module_ref:sig_fct_sat_dure:1.0 - M3_fonction_distorsion_dure2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - parametre_0
Adding component instance block -- xilinx.com:module_ref:module_commande:1.0 - M8_commande
Adding component instance block -- xilinx.com:module_ref:calcul_param_1:1.0 - M5_parametre_1
Successfully read diagram <design_1> from block design file <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd>
