<stg><name>export_output_buffer_c1</name>


<trans_list>

<trans id="193" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="7" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="10" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="16" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond224" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond224" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="19" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="24" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %bh = alloca i32 1

]]></Node>
<StgValue><ssdm name="bh"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %bout = alloca i32 1

]]></Node>
<StgValue><ssdm name="bout"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %h_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %h

]]></Node>
<StgValue><ssdm name="h_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:4 %out_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %out_r

]]></Node>
<StgValue><ssdm name="out_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap

]]></Node>
<StgValue><ssdm name="output_ftmap_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_26, void @empty_6, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_15, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="6">
<![CDATA[
entry:8 %out_cast = zext i6 %out_read

]]></Node>
<StgValue><ssdm name="out_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:9 %store_ln125 = store i7 0, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:10 %store_ln125 = store i4 0, i4 %bout

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:11 %store_ln125 = store i4 0, i4 %bh

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
entry:12 %br_ln125 = br void %VITIS_LOOP_127_2

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_127_2:0 %indvar_flatten_load = load i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_127_2:1 %icmp_ln125 = icmp_eq  i7 %indvar_flatten_load, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_127_2:2 %add_ln125_2 = add i7 %indvar_flatten_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln125_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_127_2:3 %br_ln125 = br i1 %icmp_ln125, void %for.inc38, void %EXPORT

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc38:0 %bh_load = load i4 %bh

]]></Node>
<StgValue><ssdm name="bh_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc38:1 %bout_load = load i4 %bout

]]></Node>
<StgValue><ssdm name="bout_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc38:2 %add_ln125 = add i4 %bout_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc38:5 %icmp_ln126 = icmp_eq  i4 %bh_load, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln126"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc38:6 %select_ln125 = select i1 %icmp_ln126, i4 0, i4 %bh_load

]]></Node>
<StgValue><ssdm name="select_ln125"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc38:7 %select_ln125_1 = select i1 %icmp_ln126, i4 %add_ln125, i4 %bout_load

]]></Node>
<StgValue><ssdm name="select_ln125_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="4">
<![CDATA[
for.inc38:8 %zext_ln131 = zext i4 %select_ln125_1

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="4">
<![CDATA[
for.inc38:9 %trunc_ln131 = trunc i4 %select_ln125_1

]]></Node>
<StgValue><ssdm name="trunc_ln131"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
for.inc38:10 %tmp_9_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln131, i4 0

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc38:11 %sub_ln131 = sub i7 %tmp_9_cast, i7 %zext_ln131

]]></Node>
<StgValue><ssdm name="sub_ln131"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="4">
<![CDATA[
for.inc38:12 %trunc_ln125 = trunc i4 %add_ln125

]]></Node>
<StgValue><ssdm name="trunc_ln125"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="4">
<![CDATA[
for.inc38:13 %trunc_ln125_1 = trunc i4 %bout_load

]]></Node>
<StgValue><ssdm name="trunc_ln125_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc38:14 %select_ln125_2 = select i1 %icmp_ln126, i3 %trunc_ln125, i3 %trunc_ln125_1

]]></Node>
<StgValue><ssdm name="select_ln125_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="3">
<![CDATA[
for.inc38:15 %zext_ln125 = zext i3 %select_ln125_2

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc38:16 %add_ln125_1 = add i6 %zext_ln125, i6 %out_read

]]></Node>
<StgValue><ssdm name="add_ln125_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="6">
<![CDATA[
for.inc38:17 %zext_ln125_1 = zext i6 %add_ln125_1

]]></Node>
<StgValue><ssdm name="zext_ln125_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc38:18 %conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln125_1

]]></Node>
<StgValue><ssdm name="conv1_biases_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="6">
<![CDATA[
for.inc38:19 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="4">
<![CDATA[
for.inc38:21 %zext_ln131_3 = zext i4 %select_ln125

]]></Node>
<StgValue><ssdm name="zext_ln131_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc38:22 %add_ln131 = add i7 %sub_ln131, i7 %zext_ln131_3

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc38:26 %add_ln126 = add i4 %select_ln125, i4 1

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38:27 %store_ln126 = store i7 %add_ln125_2, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38:28 %store_ln126 = store i4 %select_ln125_1, i4 %bout

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38:29 %store_ln126 = store i4 %add_ln126, i4 %bh

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="32">
<![CDATA[
EXPORT:0 %bout_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bout_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
EXPORT:1 %p_shl = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %h_read, i10 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="19" op_0_bw="18">
<![CDATA[
EXPORT:2 %p_shl_cast = zext i18 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
EXPORT:3 %p_shl1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %h_read, i2 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="19" op_0_bw="10">
<![CDATA[
EXPORT:4 %p_shl1_cast = zext i10 %p_shl1

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
EXPORT:5 %empty = sub i19 %p_shl_cast, i19 %p_shl1_cast

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="19">
<![CDATA[
EXPORT:6 %p_cast7 = sext i19 %empty

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
EXPORT:7 %empty_85 = add i64 %p_cast7, i64 %output_ftmap_read

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
EXPORT:8 %tmp1 = add i7 %out_cast, i7 1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
EXPORT:9 %store_ln138 = store i4 0, i4 %bout_1

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
EXPORT:10 %br_ln138 = br void %VITIS_LOOP_140_3

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="77" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="6">
<![CDATA[
for.inc38:19 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
for.inc38:20 %bitcast_ln125 = bitcast i32 %conv1_biases_load

]]></Node>
<StgValue><ssdm name="bitcast_ln125"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc38:23 %tmp_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln131, i7 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="14" op_3_bw="7" op_4_bw="32" op_5_bw="32">
<![CDATA[
for.inc38:25 %call_ln125 = call void @export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2, i32 %bitcast_ln125, i14 %tmp_1, i7 %add_ln131, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1

]]></Node>
<StgValue><ssdm name="call_ln125"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc38:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @RELU1_VITIS_LOOP_126_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc38:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc38:24 %specloopname_ln126 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln126"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="14" op_3_bw="7" op_4_bw="32" op_5_bw="32">
<![CDATA[
for.inc38:25 %call_ln125 = call void @export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2, i32 %bitcast_ln125, i14 %tmp_1, i7 %add_ln131, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1

]]></Node>
<StgValue><ssdm name="call_ln125"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
for.inc38:30 %br_ln126 = br void %VITIS_LOOP_127_2

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_140_3:0 %bout_2 = load i4 %bout_1

]]></Node>
<StgValue><ssdm name="bout_2"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="4">
<![CDATA[
VITIS_LOOP_140_3:1 %bout_1_cast = zext i4 %bout_2

]]></Node>
<StgValue><ssdm name="bout_1_cast"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_140_3:2 %empty_86 = trunc i4 %bout_2

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
VITIS_LOOP_140_3:3 %tmp_12_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_86, i4 0

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_140_3:4 %empty_87 = sub i7 %tmp_12_cast, i7 %bout_1_cast

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_140_3:5 %trunc_ln138 = trunc i4 %bout_2

]]></Node>
<StgValue><ssdm name="trunc_ln138"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="4">
<![CDATA[
VITIS_LOOP_140_3:6 %zext_ln138 = zext i4 %bout_2

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
VITIS_LOOP_140_3:7 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %bout_2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_140_3:8 %br_ln138 = br i1 %tmp_7, void %VITIS_LOOP_140_3.split, void %for.end66

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_140_3.split:2 %empty_88 = add i7 %zext_ln138, i7 %out_cast

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="25" op_0_bw="7">
<![CDATA[
VITIS_LOOP_140_3.split:3 %p_cast = zext i7 %empty_88

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_140_3.split:4 %empty_89 = mul i25 %p_cast, i25 260100

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="25">
<![CDATA[
VITIS_LOOP_140_3.split:5 %p_cast10 = zext i25 %empty_89

]]></Node>
<StgValue><ssdm name="p_cast10"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_140_3.split:6 %empty_90 = add i64 %p_cast10, i64 %empty_85

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_140_3.split:7 %trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_90, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_140_3.split:8 %sext_ln140 = sext i62 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sext_ln140"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_140_3.split:9 %output_r_addr = getelementptr i32 %output_r, i64 %sext_ln140

]]></Node>
<StgValue><ssdm name="output_r_addr"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0">
<![CDATA[
for.end66:0 %ret_ln144 = ret

]]></Node>
<StgValue><ssdm name="ret_ln144"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_140_3.split:0 %speclooptripcount_ln138 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln138"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_140_3.split:1 %specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln138"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_140_3.split:10 %empty_91 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %output_r_addr, i32 3825

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_140_3.split:11 %br_ln140 = br void %for.body50

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.body50:0 %bh_1 = phi i4 0, void %VITIS_LOOP_140_3.split, i4 %add_ln140, void %for.inc61

]]></Node>
<StgValue><ssdm name="bh_1"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="4">
<![CDATA[
for.body50:1 %bh_1_cast = zext i4 %bh_1

]]></Node>
<StgValue><ssdm name="bh_1_cast"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body50:2 %empty_92 = add i7 %empty_87, i7 %bh_1_cast

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body50:3 %icmp_ln140 = icmp_eq  i4 %bh_1, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln140"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body50:4 %add_ln140 = add i4 %bh_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body50:5 %br_ln140 = br i1 %icmp_ln140, void %for.body50.split, void %for.inc64

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body50.split:0 %speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln140"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body50.split:1 %specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln140"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
for.body50.split:2 %br_ln142 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc64:0 %empty_96 = add i7 %tmp1, i7 %zext_ln138

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="25" op_0_bw="7">
<![CDATA[
for.inc64:1 %p_cast3 = zext i7 %empty_96

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc64:2 %empty_97 = mul i25 %p_cast3, i25 260100

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="25">
<![CDATA[
for.inc64:3 %p_cast11 = zext i25 %empty_97

]]></Node>
<StgValue><ssdm name="p_cast11"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc64:4 %empty_98 = add i64 %p_cast11, i64 %empty_85

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc64:10 %trunc_ln140_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_98, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln140_1"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="62">
<![CDATA[
for.inc64:11 %sext_ln140_1 = sext i62 %trunc_ln140_1

]]></Node>
<StgValue><ssdm name="sext_ln140_1"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc64:12 %output_r_addr_291 = getelementptr i32 %output_r, i64 %sext_ln140_1

]]></Node>
<StgValue><ssdm name="output_r_addr_291"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
load-store-loop:0 %loop_index = phi i8 0, void %for.body50.split, i8 %empty_94, void %load-store-loop.split

]]></Node>
<StgValue><ssdm name="loop_index"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="8">
<![CDATA[
load-store-loop:1 %empty_93 = trunc i8 %loop_index

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop:2 %exitcond2 = icmp_eq  i8 %loop_index, i8 255

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop:3 %empty_94 = add i8 %loop_index, i8 1

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop:4 %br_ln0 = br i1 %exitcond2, void %load-store-loop.split, void %for.inc61

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:1 %tmp_3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %loop_index, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
load-store-loop.split:2 %tmp_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %empty_92, i7 %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="14">
<![CDATA[
load-store-loop.split:3 %tmp_19_cast = zext i14 %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:4 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %tmp_19_cast

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:5 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %tmp_19_cast

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="14">
<![CDATA[
load-store-loop.split:6 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="14">
<![CDATA[
load-store-loop.split:7 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
for.inc61:0 %br_ln140 = br void %for.body50

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="138" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="14">
<![CDATA[
load-store-loop.split:6 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="14">
<![CDATA[
load-store-loop.split:7 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
load-store-loop.split:8 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13, i1 %empty_93

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
load-store-loop.split:9 %empty_95 = bitcast i32 %tmp

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
load-store-loop.split:10 %write_ln140 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %output_r_addr, i32 %empty_95, i4 15

]]></Node>
<StgValue><ssdm name="write_ln140"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop.split:11 %br_ln0 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="145" st_id="11" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.inc64:5 %empty_99 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc64:13 %empty_101 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %output_r_addr_291, i32 3825

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="147" st_id="12" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.inc64:5 %empty_99 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="148" st_id="13" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.inc64:5 %empty_99 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="149" st_id="14" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.inc64:5 %empty_99 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="150" st_id="15" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.inc64:5 %empty_99 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc64:6 %or_ln138 = or i3 %trunc_ln138, i3 1

]]></Node>
<StgValue><ssdm name="or_ln138"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="3">
<![CDATA[
for.inc64:7 %or_ln138_cast = zext i3 %or_ln138

]]></Node>
<StgValue><ssdm name="or_ln138_cast"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
for.inc64:8 %tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %or_ln138, i4 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc64:9 %empty_100 = sub i7 %tmp_2, i7 %or_ln138_cast

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
for.inc64:14 %br_ln140 = br void %for.body50.1

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="156" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.body50.1:0 %bh_2 = phi i4 %add_ln140_1, void %for.inc61.1, i4 0, void %for.inc64

]]></Node>
<StgValue><ssdm name="bh_2"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="4">
<![CDATA[
for.body50.1:1 %bh_2_cast = zext i4 %bh_2

]]></Node>
<StgValue><ssdm name="bh_2_cast"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body50.1:2 %empty_102 = add i7 %empty_100, i7 %bh_2_cast

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body50.1:3 %icmp_ln140_1 = icmp_eq  i4 %bh_2, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln140_1"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body50.1:4 %add_ln140_1 = add i4 %bh_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln140_1"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body50.1:5 %br_ln140 = br i1 %icmp_ln140_1, void %for.body50.1.split, void %for.inc64.1

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body50.1.split:0 %speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln140"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body50.1.split:1 %specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln140"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
for.body50.1.split:2 %br_ln142 = br void %load-store-loop.1

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc64.1:1 %add_ln138 = add i4 %bout_2, i4 2

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc64.1:2 %store_ln138 = store i4 %add_ln138, i4 %bout_1

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="167" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
load-store-loop.1:0 %loop_index_1 = phi i8 0, void %for.body50.1.split, i8 %empty_104, void %load-store-loop.1.split

]]></Node>
<StgValue><ssdm name="loop_index_1"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="8">
<![CDATA[
load-store-loop.1:1 %empty_103 = trunc i8 %loop_index_1

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.1:2 %exitcond224 = icmp_eq  i8 %loop_index_1, i8 255

]]></Node>
<StgValue><ssdm name="exitcond224"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.1:3 %empty_104 = add i8 %loop_index_1, i8 1

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop.1:4 %br_ln0 = br i1 %exitcond224, void %load-store-loop.1.split, void %for.inc61.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.1.split:1 %tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %loop_index_1, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
load-store-loop.1.split:2 %tmp_6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %empty_102, i7 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="14">
<![CDATA[
load-store-loop.1.split:3 %tmp_22_cast = zext i14 %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.split:4 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %tmp_22_cast

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.split:5 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %tmp_22_cast

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="14">
<![CDATA[
load-store-loop.1.split:6 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond224" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="14">
<![CDATA[
load-store-loop.1.split:7 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond224" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
for.inc61.1:0 %br_ln140 = br void %for.body50.1

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="180" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="14">
<![CDATA[
load-store-loop.1.split:6 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="14">
<![CDATA[
load-store-loop.1.split:7 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17"/></StgValue>
</operation>

<operation id="182" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
load-store-loop.1.split:8 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17, i1 %empty_103

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="183" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop.1.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
load-store-loop.1.split:9 %empty_105 = bitcast i32 %tmp_s

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
load-store-loop.1.split:10 %write_ln140 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %output_r_addr_291, i32 %empty_105, i4 15

]]></Node>
<StgValue><ssdm name="write_ln140"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop.1.split:11 %br_ln0 = br void %load-store-loop.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="187" st_id="20" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc64.1:0 %empty_106 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr_291

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="188" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc64.1:0 %empty_106 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr_291

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="189" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc64.1:0 %empty_106 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr_291

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="190" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc64.1:0 %empty_106 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr_291

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="191" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc64.1:0 %empty_106 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr_291

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="192" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
for.inc64.1:3 %br_ln138 = br void %VITIS_LOOP_140_3

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="228" name="output_r" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="output_r"/></StgValue>
</port>
<port id="229" name="output_ftmap" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_ftmap"/></StgValue>
</port>
<port id="230" name="conv1_biases" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="231" name="out_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
<port id="232" name="h" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="h"/></StgValue>
</port>
<port id="233" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="234" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="236" from="StgValue_235" to="bh" fromId="235" toId="25">
</dataflow>
<dataflow id="237" from="StgValue_235" to="bout" fromId="235" toId="26">
</dataflow>
<dataflow id="238" from="StgValue_235" to="indvar_flatten" fromId="235" toId="27">
</dataflow>
<dataflow id="240" from="_ssdm_op_Read.ap_auto.i8" to="h_read" fromId="239" toId="28">
</dataflow>
<dataflow id="241" from="h" to="h_read" fromId="232" toId="28">
</dataflow>
<dataflow id="243" from="_ssdm_op_Read.ap_auto.i6" to="out_read" fromId="242" toId="29">
</dataflow>
<dataflow id="244" from="out_r" to="out_read" fromId="231" toId="29">
</dataflow>
<dataflow id="246" from="_ssdm_op_Read.ap_auto.i64" to="output_ftmap_read" fromId="245" toId="30">
</dataflow>
<dataflow id="247" from="output_ftmap" to="output_ftmap_read" fromId="229" toId="30">
</dataflow>
<dataflow id="249" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="248" toId="31">
</dataflow>
<dataflow id="250" from="output_r" to="specinterface_ln0" fromId="228" toId="31">
</dataflow>
<dataflow id="252" from="empty_23" to="specinterface_ln0" fromId="251" toId="31">
</dataflow>
<dataflow id="254" from="StgValue_253" to="specinterface_ln0" fromId="253" toId="31">
</dataflow>
<dataflow id="255" from="StgValue_253" to="specinterface_ln0" fromId="253" toId="31">
</dataflow>
<dataflow id="257" from="empty_22" to="specinterface_ln0" fromId="256" toId="31">
</dataflow>
<dataflow id="258" from="StgValue_253" to="specinterface_ln0" fromId="253" toId="31">
</dataflow>
<dataflow id="260" from="StgValue_259" to="specinterface_ln0" fromId="259" toId="31">
</dataflow>
<dataflow id="262" from="empty_26" to="specinterface_ln0" fromId="261" toId="31">
</dataflow>
<dataflow id="264" from="empty_6" to="specinterface_ln0" fromId="263" toId="31">
</dataflow>
<dataflow id="265" from="empty_22" to="specinterface_ln0" fromId="256" toId="31">
</dataflow>
<dataflow id="267" from="StgValue_266" to="specinterface_ln0" fromId="266" toId="31">
</dataflow>
<dataflow id="268" from="StgValue_266" to="specinterface_ln0" fromId="266" toId="31">
</dataflow>
<dataflow id="269" from="StgValue_266" to="specinterface_ln0" fromId="266" toId="31">
</dataflow>
<dataflow id="270" from="StgValue_266" to="specinterface_ln0" fromId="266" toId="31">
</dataflow>
<dataflow id="271" from="empty_22" to="specinterface_ln0" fromId="256" toId="31">
</dataflow>
<dataflow id="272" from="empty_22" to="specinterface_ln0" fromId="256" toId="31">
</dataflow>
<dataflow id="274" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="31">
</dataflow>
<dataflow id="275" from="StgValue_253" to="specinterface_ln0" fromId="253" toId="31">
</dataflow>
<dataflow id="276" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="248" toId="32">
</dataflow>
<dataflow id="277" from="conv1_biases" to="specinterface_ln0" fromId="230" toId="32">
</dataflow>
<dataflow id="279" from="empty_15" to="specinterface_ln0" fromId="278" toId="32">
</dataflow>
<dataflow id="280" from="StgValue_253" to="specinterface_ln0" fromId="253" toId="32">
</dataflow>
<dataflow id="281" from="StgValue_253" to="specinterface_ln0" fromId="253" toId="32">
</dataflow>
<dataflow id="282" from="empty_22" to="specinterface_ln0" fromId="256" toId="32">
</dataflow>
<dataflow id="283" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="32">
</dataflow>
<dataflow id="284" from="StgValue_253" to="specinterface_ln0" fromId="253" toId="32">
</dataflow>
<dataflow id="285" from="empty_22" to="specinterface_ln0" fromId="256" toId="32">
</dataflow>
<dataflow id="286" from="empty_22" to="specinterface_ln0" fromId="256" toId="32">
</dataflow>
<dataflow id="287" from="empty_22" to="specinterface_ln0" fromId="256" toId="32">
</dataflow>
<dataflow id="288" from="StgValue_253" to="specinterface_ln0" fromId="253" toId="32">
</dataflow>
<dataflow id="289" from="StgValue_253" to="specinterface_ln0" fromId="253" toId="32">
</dataflow>
<dataflow id="290" from="StgValue_253" to="specinterface_ln0" fromId="253" toId="32">
</dataflow>
<dataflow id="291" from="StgValue_253" to="specinterface_ln0" fromId="253" toId="32">
</dataflow>
<dataflow id="292" from="empty_22" to="specinterface_ln0" fromId="256" toId="32">
</dataflow>
<dataflow id="293" from="empty_22" to="specinterface_ln0" fromId="256" toId="32">
</dataflow>
<dataflow id="294" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="32">
</dataflow>
<dataflow id="295" from="StgValue_253" to="specinterface_ln0" fromId="253" toId="32">
</dataflow>
<dataflow id="296" from="out_read" to="out_cast" fromId="29" toId="33">
</dataflow>
<dataflow id="298" from="StgValue_297" to="store_ln125" fromId="297" toId="34">
</dataflow>
<dataflow id="299" from="indvar_flatten" to="store_ln125" fromId="27" toId="34">
</dataflow>
<dataflow id="301" from="StgValue_300" to="store_ln125" fromId="300" toId="35">
</dataflow>
<dataflow id="302" from="bout" to="store_ln125" fromId="26" toId="35">
</dataflow>
<dataflow id="303" from="StgValue_300" to="store_ln125" fromId="300" toId="36">
</dataflow>
<dataflow id="304" from="bh" to="store_ln125" fromId="25" toId="36">
</dataflow>
<dataflow id="305" from="indvar_flatten" to="indvar_flatten_load" fromId="27" toId="38">
</dataflow>
<dataflow id="306" from="indvar_flatten_load" to="icmp_ln125" fromId="38" toId="39">
</dataflow>
<dataflow id="308" from="StgValue_307" to="icmp_ln125" fromId="307" toId="39">
</dataflow>
<dataflow id="309" from="indvar_flatten_load" to="add_ln125_2" fromId="38" toId="40">
</dataflow>
<dataflow id="311" from="StgValue_310" to="add_ln125_2" fromId="310" toId="40">
</dataflow>
<dataflow id="312" from="icmp_ln125" to="br_ln125" fromId="39" toId="41">
</dataflow>
<dataflow id="313" from="bh" to="bh_load" fromId="25" toId="42">
</dataflow>
<dataflow id="314" from="bout" to="bout_load" fromId="26" toId="43">
</dataflow>
<dataflow id="315" from="bout_load" to="add_ln125" fromId="43" toId="44">
</dataflow>
<dataflow id="317" from="StgValue_316" to="add_ln125" fromId="316" toId="44">
</dataflow>
<dataflow id="318" from="bh_load" to="icmp_ln126" fromId="42" toId="45">
</dataflow>
<dataflow id="320" from="StgValue_319" to="icmp_ln126" fromId="319" toId="45">
</dataflow>
<dataflow id="321" from="icmp_ln126" to="select_ln125" fromId="45" toId="46">
</dataflow>
<dataflow id="322" from="StgValue_300" to="select_ln125" fromId="300" toId="46">
</dataflow>
<dataflow id="323" from="bh_load" to="select_ln125" fromId="42" toId="46">
</dataflow>
<dataflow id="324" from="icmp_ln126" to="select_ln125_1" fromId="45" toId="47">
</dataflow>
<dataflow id="325" from="add_ln125" to="select_ln125_1" fromId="44" toId="47">
</dataflow>
<dataflow id="326" from="bout_load" to="select_ln125_1" fromId="43" toId="47">
</dataflow>
<dataflow id="327" from="select_ln125_1" to="zext_ln131" fromId="47" toId="48">
</dataflow>
<dataflow id="328" from="select_ln125_1" to="trunc_ln131" fromId="47" toId="49">
</dataflow>
<dataflow id="330" from="_ssdm_op_BitConcatenate.i7.i3.i4" to="tmp_9_cast" fromId="329" toId="50">
</dataflow>
<dataflow id="331" from="trunc_ln131" to="tmp_9_cast" fromId="49" toId="50">
</dataflow>
<dataflow id="332" from="StgValue_300" to="tmp_9_cast" fromId="300" toId="50">
</dataflow>
<dataflow id="333" from="tmp_9_cast" to="sub_ln131" fromId="50" toId="51">
</dataflow>
<dataflow id="334" from="zext_ln131" to="sub_ln131" fromId="48" toId="51">
</dataflow>
<dataflow id="335" from="add_ln125" to="trunc_ln125" fromId="44" toId="52">
</dataflow>
<dataflow id="336" from="bout_load" to="trunc_ln125_1" fromId="43" toId="53">
</dataflow>
<dataflow id="337" from="icmp_ln126" to="select_ln125_2" fromId="45" toId="54">
</dataflow>
<dataflow id="338" from="trunc_ln125" to="select_ln125_2" fromId="52" toId="54">
</dataflow>
<dataflow id="339" from="trunc_ln125_1" to="select_ln125_2" fromId="53" toId="54">
</dataflow>
<dataflow id="340" from="select_ln125_2" to="zext_ln125" fromId="54" toId="55">
</dataflow>
<dataflow id="341" from="zext_ln125" to="add_ln125_1" fromId="55" toId="56">
</dataflow>
<dataflow id="342" from="out_read" to="add_ln125_1" fromId="29" toId="56">
</dataflow>
<dataflow id="343" from="add_ln125_1" to="zext_ln125_1" fromId="56" toId="57">
</dataflow>
<dataflow id="344" from="conv1_biases" to="conv1_biases_addr" fromId="230" toId="58">
</dataflow>
<dataflow id="346" from="StgValue_345" to="conv1_biases_addr" fromId="345" toId="58">
</dataflow>
<dataflow id="347" from="zext_ln125_1" to="conv1_biases_addr" fromId="57" toId="58">
</dataflow>
<dataflow id="348" from="conv1_biases_addr" to="conv1_biases_load" fromId="58" toId="59">
</dataflow>
<dataflow id="349" from="select_ln125" to="zext_ln131_3" fromId="46" toId="60">
</dataflow>
<dataflow id="350" from="sub_ln131" to="add_ln131" fromId="51" toId="61">
</dataflow>
<dataflow id="351" from="zext_ln131_3" to="add_ln131" fromId="60" toId="61">
</dataflow>
<dataflow id="352" from="select_ln125" to="add_ln126" fromId="46" toId="62">
</dataflow>
<dataflow id="353" from="StgValue_316" to="add_ln126" fromId="316" toId="62">
</dataflow>
<dataflow id="354" from="add_ln125_2" to="store_ln126" fromId="40" toId="63">
</dataflow>
<dataflow id="355" from="indvar_flatten" to="store_ln126" fromId="27" toId="63">
</dataflow>
<dataflow id="356" from="select_ln125_1" to="store_ln126" fromId="47" toId="64">
</dataflow>
<dataflow id="357" from="bout" to="store_ln126" fromId="26" toId="64">
</dataflow>
<dataflow id="358" from="add_ln126" to="store_ln126" fromId="62" toId="65">
</dataflow>
<dataflow id="359" from="bh" to="store_ln126" fromId="25" toId="65">
</dataflow>
<dataflow id="360" from="StgValue_235" to="bout_1" fromId="235" toId="66">
</dataflow>
<dataflow id="362" from="_ssdm_op_BitConcatenate.i18.i8.i10" to="p_shl" fromId="361" toId="67">
</dataflow>
<dataflow id="363" from="h_read" to="p_shl" fromId="28" toId="67">
</dataflow>
<dataflow id="365" from="StgValue_364" to="p_shl" fromId="364" toId="67">
</dataflow>
<dataflow id="366" from="p_shl" to="p_shl_cast" fromId="67" toId="68">
</dataflow>
<dataflow id="368" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="p_shl1" fromId="367" toId="69">
</dataflow>
<dataflow id="369" from="h_read" to="p_shl1" fromId="28" toId="69">
</dataflow>
<dataflow id="371" from="StgValue_370" to="p_shl1" fromId="370" toId="69">
</dataflow>
<dataflow id="372" from="p_shl1" to="p_shl1_cast" fromId="69" toId="70">
</dataflow>
<dataflow id="373" from="p_shl_cast" to="empty" fromId="68" toId="71">
</dataflow>
<dataflow id="374" from="p_shl1_cast" to="empty" fromId="70" toId="71">
</dataflow>
<dataflow id="375" from="empty" to="p_cast7" fromId="71" toId="72">
</dataflow>
<dataflow id="376" from="p_cast7" to="empty_85" fromId="72" toId="73">
</dataflow>
<dataflow id="377" from="output_ftmap_read" to="empty_85" fromId="30" toId="73">
</dataflow>
<dataflow id="378" from="out_cast" to="tmp1" fromId="33" toId="74">
</dataflow>
<dataflow id="379" from="StgValue_310" to="tmp1" fromId="310" toId="74">
</dataflow>
<dataflow id="380" from="StgValue_300" to="store_ln138" fromId="300" toId="75">
</dataflow>
<dataflow id="381" from="bout_1" to="store_ln138" fromId="66" toId="75">
</dataflow>
<dataflow id="382" from="conv1_biases_addr" to="conv1_biases_load" fromId="58" toId="77">
</dataflow>
<dataflow id="383" from="conv1_biases_load" to="bitcast_ln125" fromId="77" toId="78">
</dataflow>
<dataflow id="385" from="_ssdm_op_BitConcatenate.i14.i7.i7" to="tmp_1" fromId="384" toId="79">
</dataflow>
<dataflow id="386" from="add_ln131" to="tmp_1" fromId="61" toId="79">
</dataflow>
<dataflow id="387" from="StgValue_297" to="tmp_1" fromId="297" toId="79">
</dataflow>
<dataflow id="389" from="export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2" to="call_ln125" fromId="388" toId="80">
</dataflow>
<dataflow id="390" from="bitcast_ln125" to="call_ln125" fromId="78" toId="80">
</dataflow>
<dataflow id="391" from="tmp_1" to="call_ln125" fromId="79" toId="80">
</dataflow>
<dataflow id="392" from="add_ln131" to="call_ln125" fromId="61" toId="80">
</dataflow>
<dataflow id="393" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou" to="call_ln125" fromId="233" toId="80">
</dataflow>
<dataflow id="394" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1" to="call_ln125" fromId="234" toId="80">
</dataflow>
<dataflow id="396" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="395" toId="81">
</dataflow>
<dataflow id="398" from="RELU1_VITIS_LOOP_126_1_str" to="specloopname_ln0" fromId="397" toId="81">
</dataflow>
<dataflow id="400" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="399" toId="82">
</dataflow>
<dataflow id="402" from="StgValue_401" to="speclooptripcount_ln0" fromId="401" toId="82">
</dataflow>
<dataflow id="403" from="StgValue_401" to="speclooptripcount_ln0" fromId="401" toId="82">
</dataflow>
<dataflow id="404" from="StgValue_401" to="speclooptripcount_ln0" fromId="401" toId="82">
</dataflow>
<dataflow id="405" from="_ssdm_op_SpecLoopName" to="specloopname_ln126" fromId="395" toId="83">
</dataflow>
<dataflow id="407" from="empty_20" to="specloopname_ln126" fromId="406" toId="83">
</dataflow>
<dataflow id="408" from="export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2" to="call_ln125" fromId="388" toId="84">
</dataflow>
<dataflow id="409" from="bitcast_ln125" to="call_ln125" fromId="78" toId="84">
</dataflow>
<dataflow id="410" from="tmp_1" to="call_ln125" fromId="79" toId="84">
</dataflow>
<dataflow id="411" from="add_ln131" to="call_ln125" fromId="61" toId="84">
</dataflow>
<dataflow id="412" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou" to="call_ln125" fromId="233" toId="84">
</dataflow>
<dataflow id="413" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1" to="call_ln125" fromId="234" toId="84">
</dataflow>
<dataflow id="414" from="bout_1" to="bout_2" fromId="66" toId="86">
</dataflow>
<dataflow id="415" from="bout_2" to="bout_1_cast" fromId="86" toId="87">
</dataflow>
<dataflow id="416" from="bout_2" to="empty_86" fromId="86" toId="88">
</dataflow>
<dataflow id="417" from="_ssdm_op_BitConcatenate.i7.i3.i4" to="tmp_12_cast" fromId="329" toId="89">
</dataflow>
<dataflow id="418" from="empty_86" to="tmp_12_cast" fromId="88" toId="89">
</dataflow>
<dataflow id="419" from="StgValue_300" to="tmp_12_cast" fromId="300" toId="89">
</dataflow>
<dataflow id="420" from="tmp_12_cast" to="empty_87" fromId="89" toId="90">
</dataflow>
<dataflow id="421" from="bout_1_cast" to="empty_87" fromId="87" toId="90">
</dataflow>
<dataflow id="422" from="bout_2" to="trunc_ln138" fromId="86" toId="91">
</dataflow>
<dataflow id="423" from="bout_2" to="zext_ln138" fromId="86" toId="92">
</dataflow>
<dataflow id="425" from="_ssdm_op_BitSelect.i1.i4.i32" to="tmp_7" fromId="424" toId="93">
</dataflow>
<dataflow id="426" from="bout_2" to="tmp_7" fromId="86" toId="93">
</dataflow>
<dataflow id="428" from="StgValue_427" to="tmp_7" fromId="427" toId="93">
</dataflow>
<dataflow id="429" from="tmp_7" to="br_ln138" fromId="93" toId="94">
</dataflow>
<dataflow id="430" from="zext_ln138" to="empty_88" fromId="92" toId="95">
</dataflow>
<dataflow id="431" from="out_cast" to="empty_88" fromId="33" toId="95">
</dataflow>
<dataflow id="432" from="empty_88" to="p_cast" fromId="95" toId="96">
</dataflow>
<dataflow id="433" from="p_cast" to="empty_89" fromId="96" toId="97">
</dataflow>
<dataflow id="435" from="StgValue_434" to="empty_89" fromId="434" toId="97">
</dataflow>
<dataflow id="436" from="empty_89" to="p_cast10" fromId="97" toId="98">
</dataflow>
<dataflow id="437" from="p_cast10" to="empty_90" fromId="98" toId="99">
</dataflow>
<dataflow id="438" from="empty_85" to="empty_90" fromId="73" toId="99">
</dataflow>
<dataflow id="440" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln6" fromId="439" toId="100">
</dataflow>
<dataflow id="441" from="empty_90" to="trunc_ln6" fromId="99" toId="100">
</dataflow>
<dataflow id="443" from="StgValue_442" to="trunc_ln6" fromId="442" toId="100">
</dataflow>
<dataflow id="445" from="StgValue_444" to="trunc_ln6" fromId="444" toId="100">
</dataflow>
<dataflow id="446" from="trunc_ln6" to="sext_ln140" fromId="100" toId="101">
</dataflow>
<dataflow id="447" from="output_r" to="output_r_addr" fromId="228" toId="102">
</dataflow>
<dataflow id="448" from="sext_ln140" to="output_r_addr" fromId="101" toId="102">
</dataflow>
<dataflow id="449" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln138" fromId="399" toId="104">
</dataflow>
<dataflow id="451" from="StgValue_450" to="speclooptripcount_ln138" fromId="450" toId="104">
</dataflow>
<dataflow id="452" from="StgValue_450" to="speclooptripcount_ln138" fromId="450" toId="104">
</dataflow>
<dataflow id="453" from="StgValue_450" to="speclooptripcount_ln138" fromId="450" toId="104">
</dataflow>
<dataflow id="454" from="_ssdm_op_SpecLoopName" to="specloopname_ln138" fromId="395" toId="105">
</dataflow>
<dataflow id="456" from="empty_18" to="specloopname_ln138" fromId="455" toId="105">
</dataflow>
<dataflow id="458" from="_ssdm_op_WriteReq.m_axi.p1i32" to="empty_91" fromId="457" toId="106">
</dataflow>
<dataflow id="459" from="output_r_addr" to="empty_91" fromId="102" toId="106">
</dataflow>
<dataflow id="461" from="StgValue_460" to="empty_91" fromId="460" toId="106">
</dataflow>
<dataflow id="462" from="StgValue_300" to="bh_1" fromId="300" toId="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="463" from="br_ln140" to="bh_1" fromId="107" toId="108">
</dataflow>
<dataflow id="464" from="add_ln140" to="bh_1" fromId="112" toId="108">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="465" from="br_ln140" to="bh_1" fromId="137" toId="108">
<BackEdge/>
</dataflow>
<dataflow id="466" from="bh_1" to="bh_1_cast" fromId="108" toId="109">
</dataflow>
<dataflow id="467" from="empty_87" to="empty_92" fromId="90" toId="110">
</dataflow>
<dataflow id="468" from="bh_1_cast" to="empty_92" fromId="109" toId="110">
</dataflow>
<dataflow id="469" from="bh_1" to="icmp_ln140" fromId="108" toId="111">
</dataflow>
<dataflow id="470" from="StgValue_319" to="icmp_ln140" fromId="319" toId="111">
</dataflow>
<dataflow id="471" from="bh_1" to="add_ln140" fromId="108" toId="112">
</dataflow>
<dataflow id="472" from="StgValue_316" to="add_ln140" fromId="316" toId="112">
</dataflow>
<dataflow id="473" from="icmp_ln140" to="br_ln140" fromId="111" toId="113">
</dataflow>
<dataflow id="474" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln140" fromId="399" toId="114">
</dataflow>
<dataflow id="476" from="StgValue_475" to="speclooptripcount_ln140" fromId="475" toId="114">
</dataflow>
<dataflow id="477" from="StgValue_475" to="speclooptripcount_ln140" fromId="475" toId="114">
</dataflow>
<dataflow id="478" from="StgValue_475" to="speclooptripcount_ln140" fromId="475" toId="114">
</dataflow>
<dataflow id="479" from="_ssdm_op_SpecLoopName" to="specloopname_ln140" fromId="395" toId="115">
</dataflow>
<dataflow id="481" from="empty_17" to="specloopname_ln140" fromId="480" toId="115">
</dataflow>
<dataflow id="482" from="tmp1" to="empty_96" fromId="74" toId="117">
</dataflow>
<dataflow id="483" from="zext_ln138" to="empty_96" fromId="92" toId="117">
</dataflow>
<dataflow id="484" from="empty_96" to="p_cast3" fromId="117" toId="118">
</dataflow>
<dataflow id="485" from="p_cast3" to="empty_97" fromId="118" toId="119">
</dataflow>
<dataflow id="486" from="StgValue_434" to="empty_97" fromId="434" toId="119">
</dataflow>
<dataflow id="487" from="empty_97" to="p_cast11" fromId="119" toId="120">
</dataflow>
<dataflow id="488" from="p_cast11" to="empty_98" fromId="120" toId="121">
</dataflow>
<dataflow id="489" from="empty_85" to="empty_98" fromId="73" toId="121">
</dataflow>
<dataflow id="490" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln140_1" fromId="439" toId="122">
</dataflow>
<dataflow id="491" from="empty_98" to="trunc_ln140_1" fromId="121" toId="122">
</dataflow>
<dataflow id="492" from="StgValue_442" to="trunc_ln140_1" fromId="442" toId="122">
</dataflow>
<dataflow id="493" from="StgValue_444" to="trunc_ln140_1" fromId="444" toId="122">
</dataflow>
<dataflow id="494" from="trunc_ln140_1" to="sext_ln140_1" fromId="122" toId="123">
</dataflow>
<dataflow id="495" from="output_r" to="output_r_addr_291" fromId="228" toId="124">
</dataflow>
<dataflow id="496" from="sext_ln140_1" to="output_r_addr_291" fromId="123" toId="124">
</dataflow>
<dataflow id="498" from="StgValue_497" to="loop_index" fromId="497" toId="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="499" from="br_ln142" to="loop_index" fromId="116" toId="125">
</dataflow>
<dataflow id="500" from="empty_94" to="loop_index" fromId="128" toId="125">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="501" from="br_ln0" to="loop_index" fromId="144" toId="125">
<BackEdge/>
</dataflow>
<dataflow id="502" from="loop_index" to="empty_93" fromId="125" toId="126">
</dataflow>
<dataflow id="503" from="loop_index" to="exitcond2" fromId="125" toId="127">
</dataflow>
<dataflow id="505" from="StgValue_504" to="exitcond2" fromId="504" toId="127">
</dataflow>
<dataflow id="506" from="loop_index" to="empty_94" fromId="125" toId="128">
</dataflow>
<dataflow id="508" from="StgValue_507" to="empty_94" fromId="507" toId="128">
</dataflow>
<dataflow id="509" from="exitcond2" to="br_ln0" fromId="127" toId="129">
</dataflow>
<dataflow id="511" from="_ssdm_op_PartSelect.i7.i8.i32.i32" to="tmp_3" fromId="510" toId="130">
</dataflow>
<dataflow id="512" from="loop_index" to="tmp_3" fromId="125" toId="130">
</dataflow>
<dataflow id="513" from="StgValue_235" to="tmp_3" fromId="235" toId="130">
</dataflow>
<dataflow id="515" from="StgValue_514" to="tmp_3" fromId="514" toId="130">
</dataflow>
<dataflow id="516" from="_ssdm_op_BitConcatenate.i14.i7.i7" to="tmp_4" fromId="384" toId="131">
</dataflow>
<dataflow id="517" from="empty_92" to="tmp_4" fromId="110" toId="131">
</dataflow>
<dataflow id="518" from="tmp_3" to="tmp_4" fromId="130" toId="131">
</dataflow>
<dataflow id="519" from="tmp_4" to="tmp_19_cast" fromId="131" toId="132">
</dataflow>
<dataflow id="520" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" fromId="234" toId="133">
</dataflow>
<dataflow id="521" from="StgValue_345" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" fromId="345" toId="133">
</dataflow>
<dataflow id="522" from="tmp_19_cast" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" fromId="132" toId="133">
</dataflow>
<dataflow id="523" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" fromId="233" toId="134">
</dataflow>
<dataflow id="524" from="StgValue_345" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" fromId="345" toId="134">
</dataflow>
<dataflow id="525" from="tmp_19_cast" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" fromId="132" toId="134">
</dataflow>
<dataflow id="526" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12" fromId="133" toId="135">
</dataflow>
<dataflow id="527" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13" fromId="134" toId="136">
</dataflow>
<dataflow id="528" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12" fromId="133" toId="138">
</dataflow>
<dataflow id="529" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13" fromId="134" toId="139">
</dataflow>
<dataflow id="531" from="_ssdm_op_Mux.ap_auto.2float.i1" to="tmp" fromId="530" toId="140">
</dataflow>
<dataflow id="532" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12" to="tmp" fromId="138" toId="140">
</dataflow>
<dataflow id="533" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13" to="tmp" fromId="139" toId="140">
</dataflow>
<dataflow id="534" from="empty_93" to="tmp" fromId="126" toId="140">
</dataflow>
<dataflow id="535" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="399" toId="141">
</dataflow>
<dataflow id="537" from="StgValue_536" to="speclooptripcount_ln0" fromId="536" toId="141">
</dataflow>
<dataflow id="538" from="StgValue_536" to="speclooptripcount_ln0" fromId="536" toId="141">
</dataflow>
<dataflow id="539" from="StgValue_536" to="speclooptripcount_ln0" fromId="536" toId="141">
</dataflow>
<dataflow id="540" from="tmp" to="empty_95" fromId="140" toId="142">
</dataflow>
<dataflow id="542" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln140" fromId="541" toId="143">
</dataflow>
<dataflow id="543" from="output_r_addr" to="write_ln140" fromId="102" toId="143">
</dataflow>
<dataflow id="544" from="empty_95" to="write_ln140" fromId="142" toId="143">
</dataflow>
<dataflow id="545" from="StgValue_319" to="write_ln140" fromId="319" toId="143">
</dataflow>
<dataflow id="547" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_99" fromId="546" toId="145">
</dataflow>
<dataflow id="548" from="output_r_addr" to="empty_99" fromId="102" toId="145">
</dataflow>
<dataflow id="549" from="_ssdm_op_WriteReq.m_axi.p1i32" to="empty_101" fromId="457" toId="146">
</dataflow>
<dataflow id="550" from="output_r_addr_291" to="empty_101" fromId="124" toId="146">
</dataflow>
<dataflow id="551" from="StgValue_460" to="empty_101" fromId="460" toId="146">
</dataflow>
<dataflow id="552" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_99" fromId="546" toId="147">
</dataflow>
<dataflow id="553" from="output_r_addr" to="empty_99" fromId="102" toId="147">
</dataflow>
<dataflow id="554" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_99" fromId="546" toId="148">
</dataflow>
<dataflow id="555" from="output_r_addr" to="empty_99" fromId="102" toId="148">
</dataflow>
<dataflow id="556" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_99" fromId="546" toId="149">
</dataflow>
<dataflow id="557" from="output_r_addr" to="empty_99" fromId="102" toId="149">
</dataflow>
<dataflow id="558" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_99" fromId="546" toId="150">
</dataflow>
<dataflow id="559" from="output_r_addr" to="empty_99" fromId="102" toId="150">
</dataflow>
<dataflow id="560" from="trunc_ln138" to="or_ln138" fromId="91" toId="151">
</dataflow>
<dataflow id="562" from="StgValue_561" to="or_ln138" fromId="561" toId="151">
</dataflow>
<dataflow id="563" from="or_ln138" to="or_ln138_cast" fromId="151" toId="152">
</dataflow>
<dataflow id="564" from="_ssdm_op_BitConcatenate.i7.i3.i4" to="tmp_2" fromId="329" toId="153">
</dataflow>
<dataflow id="565" from="or_ln138" to="tmp_2" fromId="151" toId="153">
</dataflow>
<dataflow id="566" from="StgValue_300" to="tmp_2" fromId="300" toId="153">
</dataflow>
<dataflow id="567" from="tmp_2" to="empty_100" fromId="153" toId="154">
</dataflow>
<dataflow id="568" from="or_ln138_cast" to="empty_100" fromId="152" toId="154">
</dataflow>
<dataflow id="569" from="add_ln140_1" to="bh_2" fromId="160" toId="156">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond224" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="570" from="br_ln140" to="bh_2" fromId="179" toId="156">
<BackEdge/>
</dataflow>
<dataflow id="571" from="StgValue_300" to="bh_2" fromId="300" toId="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="572" from="br_ln140" to="bh_2" fromId="155" toId="156">
</dataflow>
<dataflow id="573" from="bh_2" to="bh_2_cast" fromId="156" toId="157">
</dataflow>
<dataflow id="574" from="empty_100" to="empty_102" fromId="154" toId="158">
</dataflow>
<dataflow id="575" from="bh_2_cast" to="empty_102" fromId="157" toId="158">
</dataflow>
<dataflow id="576" from="bh_2" to="icmp_ln140_1" fromId="156" toId="159">
</dataflow>
<dataflow id="577" from="StgValue_319" to="icmp_ln140_1" fromId="319" toId="159">
</dataflow>
<dataflow id="578" from="bh_2" to="add_ln140_1" fromId="156" toId="160">
</dataflow>
<dataflow id="579" from="StgValue_316" to="add_ln140_1" fromId="316" toId="160">
</dataflow>
<dataflow id="580" from="icmp_ln140_1" to="br_ln140" fromId="159" toId="161">
</dataflow>
<dataflow id="581" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln140" fromId="399" toId="162">
</dataflow>
<dataflow id="582" from="StgValue_475" to="speclooptripcount_ln140" fromId="475" toId="162">
</dataflow>
<dataflow id="583" from="StgValue_475" to="speclooptripcount_ln140" fromId="475" toId="162">
</dataflow>
<dataflow id="584" from="StgValue_475" to="speclooptripcount_ln140" fromId="475" toId="162">
</dataflow>
<dataflow id="585" from="_ssdm_op_SpecLoopName" to="specloopname_ln140" fromId="395" toId="163">
</dataflow>
<dataflow id="586" from="empty_17" to="specloopname_ln140" fromId="480" toId="163">
</dataflow>
<dataflow id="587" from="bout_2" to="add_ln138" fromId="86" toId="165">
</dataflow>
<dataflow id="589" from="StgValue_588" to="add_ln138" fromId="588" toId="165">
</dataflow>
<dataflow id="590" from="add_ln138" to="store_ln138" fromId="165" toId="166">
</dataflow>
<dataflow id="591" from="bout_1" to="store_ln138" fromId="66" toId="166">
</dataflow>
<dataflow id="592" from="StgValue_497" to="loop_index_1" fromId="497" toId="167">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="593" from="br_ln142" to="loop_index_1" fromId="164" toId="167">
</dataflow>
<dataflow id="594" from="empty_104" to="loop_index_1" fromId="170" toId="167">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="595" from="br_ln0" to="loop_index_1" fromId="186" toId="167">
<BackEdge/>
</dataflow>
<dataflow id="596" from="loop_index_1" to="empty_103" fromId="167" toId="168">
</dataflow>
<dataflow id="597" from="loop_index_1" to="exitcond224" fromId="167" toId="169">
</dataflow>
<dataflow id="598" from="StgValue_504" to="exitcond224" fromId="504" toId="169">
</dataflow>
<dataflow id="599" from="loop_index_1" to="empty_104" fromId="167" toId="170">
</dataflow>
<dataflow id="600" from="StgValue_507" to="empty_104" fromId="507" toId="170">
</dataflow>
<dataflow id="601" from="exitcond224" to="br_ln0" fromId="169" toId="171">
</dataflow>
<dataflow id="602" from="_ssdm_op_PartSelect.i7.i8.i32.i32" to="tmp_5" fromId="510" toId="172">
</dataflow>
<dataflow id="603" from="loop_index_1" to="tmp_5" fromId="167" toId="172">
</dataflow>
<dataflow id="604" from="StgValue_235" to="tmp_5" fromId="235" toId="172">
</dataflow>
<dataflow id="605" from="StgValue_514" to="tmp_5" fromId="514" toId="172">
</dataflow>
<dataflow id="606" from="_ssdm_op_BitConcatenate.i14.i7.i7" to="tmp_6" fromId="384" toId="173">
</dataflow>
<dataflow id="607" from="empty_102" to="tmp_6" fromId="158" toId="173">
</dataflow>
<dataflow id="608" from="tmp_5" to="tmp_6" fromId="172" toId="173">
</dataflow>
<dataflow id="609" from="tmp_6" to="tmp_22_cast" fromId="173" toId="174">
</dataflow>
<dataflow id="610" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14" fromId="234" toId="175">
</dataflow>
<dataflow id="611" from="StgValue_345" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14" fromId="345" toId="175">
</dataflow>
<dataflow id="612" from="tmp_22_cast" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14" fromId="174" toId="175">
</dataflow>
<dataflow id="613" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15" fromId="233" toId="176">
</dataflow>
<dataflow id="614" from="StgValue_345" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15" fromId="345" toId="176">
</dataflow>
<dataflow id="615" from="tmp_22_cast" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15" fromId="174" toId="176">
</dataflow>
<dataflow id="616" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16" fromId="175" toId="177">
</dataflow>
<dataflow id="617" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17" fromId="176" toId="178">
</dataflow>
<dataflow id="618" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16" fromId="175" toId="180">
</dataflow>
<dataflow id="619" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17" fromId="176" toId="181">
</dataflow>
<dataflow id="620" from="_ssdm_op_Mux.ap_auto.2float.i1" to="tmp_s" fromId="530" toId="182">
</dataflow>
<dataflow id="621" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16" to="tmp_s" fromId="180" toId="182">
</dataflow>
<dataflow id="622" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17" to="tmp_s" fromId="181" toId="182">
</dataflow>
<dataflow id="623" from="empty_103" to="tmp_s" fromId="168" toId="182">
</dataflow>
<dataflow id="624" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="399" toId="183">
</dataflow>
<dataflow id="625" from="StgValue_536" to="speclooptripcount_ln0" fromId="536" toId="183">
</dataflow>
<dataflow id="626" from="StgValue_536" to="speclooptripcount_ln0" fromId="536" toId="183">
</dataflow>
<dataflow id="627" from="StgValue_536" to="speclooptripcount_ln0" fromId="536" toId="183">
</dataflow>
<dataflow id="628" from="tmp_s" to="empty_105" fromId="182" toId="184">
</dataflow>
<dataflow id="629" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln140" fromId="541" toId="185">
</dataflow>
<dataflow id="630" from="output_r_addr_291" to="write_ln140" fromId="124" toId="185">
</dataflow>
<dataflow id="631" from="empty_105" to="write_ln140" fromId="184" toId="185">
</dataflow>
<dataflow id="632" from="StgValue_319" to="write_ln140" fromId="319" toId="185">
</dataflow>
<dataflow id="633" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_106" fromId="546" toId="187">
</dataflow>
<dataflow id="634" from="output_r_addr_291" to="empty_106" fromId="124" toId="187">
</dataflow>
<dataflow id="635" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_106" fromId="546" toId="188">
</dataflow>
<dataflow id="636" from="output_r_addr_291" to="empty_106" fromId="124" toId="188">
</dataflow>
<dataflow id="637" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_106" fromId="546" toId="189">
</dataflow>
<dataflow id="638" from="output_r_addr_291" to="empty_106" fromId="124" toId="189">
</dataflow>
<dataflow id="639" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_106" fromId="546" toId="190">
</dataflow>
<dataflow id="640" from="output_r_addr_291" to="empty_106" fromId="124" toId="190">
</dataflow>
<dataflow id="641" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_106" fromId="546" toId="191">
</dataflow>
<dataflow id="642" from="output_r_addr_291" to="empty_106" fromId="124" toId="191">
</dataflow>
<dataflow id="643" from="icmp_ln125" to="StgValue_2" fromId="39" toId="2">
</dataflow>
<dataflow id="644" from="tmp_7" to="StgValue_5" fromId="93" toId="5">
</dataflow>
<dataflow id="645" from="icmp_ln140" to="StgValue_7" fromId="111" toId="7">
</dataflow>
<dataflow id="646" from="exitcond2" to="StgValue_8" fromId="127" toId="8">
</dataflow>
<dataflow id="647" from="icmp_ln140_1" to="StgValue_16" fromId="159" toId="16">
</dataflow>
<dataflow id="648" from="exitcond224" to="StgValue_17" fromId="169" toId="17">
</dataflow>
</dataflows>


</stg>
