--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\SUTD\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 501 paths analyzed, 108 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.740ns.
--------------------------------------------------------------------------------
Slack:                  16.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.671ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.325 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y32.DQ       Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X3Y32.D1       net (fanout=2)        0.740   M_counter_q[3]
    SLICE_X3Y32.D        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o[25]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X5Y37.A3       net (fanout=3)        1.248   M_counter_q[25]_GND_1_o_equal_2_o[25]
    SLICE_X5Y37.A        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X4Y37.BX       net (fanout=2)        0.604   M_state_q_FSM_FFd1-In
    SLICE_X4Y37.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.671ns (1.079ns logic, 2.592ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  16.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_23 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.642ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.325 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_23 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y37.DQ       Tcko                  0.476   M_counter_q[23]
                                                       M_counter_q_23
    SLICE_X3Y37.D1       net (fanout=2)        0.740   M_counter_q[23]
    SLICE_X3Y37.D        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X3Y37.C1       net (fanout=3)        0.964   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X3Y37.C        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X5Y37.BX       net (fanout=1)        0.830   M_state_q_FSM_FFd2-In
    SLICE_X5Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.642ns (1.108ns logic, 2.534ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  16.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_23 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.597ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.325 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_23 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y37.DQ       Tcko                  0.476   M_counter_q[23]
                                                       M_counter_q_23
    SLICE_X3Y37.D1       net (fanout=2)        0.740   M_counter_q[23]
    SLICE_X3Y37.D        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X5Y37.A1       net (fanout=3)        1.174   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X5Y37.A        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X4Y37.BX       net (fanout=2)        0.604   M_state_q_FSM_FFd1-In
    SLICE_X4Y37.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.597ns (1.079ns logic, 2.518ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  16.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_8 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.535ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.325 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_8 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y34.AQ       Tcko                  0.476   M_counter_q[11]
                                                       M_counter_q_8
    SLICE_X3Y34.A1       net (fanout=2)        0.748   M_counter_q[8]
    SLICE_X3Y34.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X5Y37.A2       net (fanout=3)        1.104   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X5Y37.A        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X4Y37.BX       net (fanout=2)        0.604   M_state_q_FSM_FFd1-In
    SLICE_X4Y37.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.535ns (1.079ns logic, 2.456ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  16.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.516ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.325 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y33.AQ       Tcko                  0.476   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X3Y32.D3       net (fanout=2)        0.585   M_counter_q[4]
    SLICE_X3Y32.D        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o[25]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X5Y37.A3       net (fanout=3)        1.248   M_counter_q[25]_GND_1_o_equal_2_o[25]
    SLICE_X5Y37.A        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X4Y37.BX       net (fanout=2)        0.604   M_state_q_FSM_FFd1-In
    SLICE_X4Y37.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.516ns (1.079ns logic, 2.437ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  16.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_18 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.495ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.325 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_18 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.CQ       Tcko                  0.476   M_counter_q[19]
                                                       M_counter_q_18
    SLICE_X3Y37.D6       net (fanout=2)        0.593   M_counter_q[18]
    SLICE_X3Y37.D        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X3Y37.C1       net (fanout=3)        0.964   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X3Y37.C        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X5Y37.BX       net (fanout=1)        0.830   M_state_q_FSM_FFd2-In
    SLICE_X5Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.495ns (1.108ns logic, 2.387ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  16.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.488ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.325 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y32.AQ       Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X3Y32.D6       net (fanout=2)        0.557   M_counter_q[0]
    SLICE_X3Y32.D        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o[25]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X5Y37.A3       net (fanout=3)        1.248   M_counter_q[25]_GND_1_o_equal_2_o[25]
    SLICE_X5Y37.A        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X4Y37.BX       net (fanout=2)        0.604   M_state_q_FSM_FFd1-In
    SLICE_X4Y37.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.488ns (1.079ns logic, 2.409ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  16.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_1 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.470ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.325 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_1 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y32.BQ       Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_1
    SLICE_X3Y32.D2       net (fanout=2)        0.539   M_counter_q[1]
    SLICE_X3Y32.D        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o[25]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X5Y37.A3       net (fanout=3)        1.248   M_counter_q[25]_GND_1_o_equal_2_o[25]
    SLICE_X5Y37.A        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X4Y37.BX       net (fanout=2)        0.604   M_state_q_FSM_FFd1-In
    SLICE_X4Y37.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.470ns (1.079ns logic, 2.391ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  16.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_8 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.451ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.325 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_8 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y34.AQ       Tcko                  0.476   M_counter_q[11]
                                                       M_counter_q_8
    SLICE_X3Y34.A1       net (fanout=2)        0.748   M_counter_q[8]
    SLICE_X3Y34.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X3Y37.C3       net (fanout=3)        0.765   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X3Y37.C        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X5Y37.BX       net (fanout=1)        0.830   M_state_q_FSM_FFd2-In
    SLICE_X5Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.451ns (1.108ns logic, 2.343ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  16.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_18 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.450ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.325 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_18 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.CQ       Tcko                  0.476   M_counter_q[19]
                                                       M_counter_q_18
    SLICE_X3Y37.D6       net (fanout=2)        0.593   M_counter_q[18]
    SLICE_X3Y37.D        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X5Y37.A1       net (fanout=3)        1.174   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X5Y37.A        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X4Y37.BX       net (fanout=2)        0.604   M_state_q_FSM_FFd1-In
    SLICE_X4Y37.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.450ns (1.079ns logic, 2.371ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  16.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_2 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.437ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.325 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_2 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y32.CQ       Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_2
    SLICE_X3Y32.D4       net (fanout=2)        0.506   M_counter_q[2]
    SLICE_X3Y32.D        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o[25]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X5Y37.A3       net (fanout=3)        1.248   M_counter_q[25]_GND_1_o_equal_2_o[25]
    SLICE_X5Y37.A        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X4Y37.BX       net (fanout=2)        0.604   M_state_q_FSM_FFd1-In
    SLICE_X4Y37.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.437ns (1.079ns logic, 2.358ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  16.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_14 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.438ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.325 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_14 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.CQ       Tcko                  0.476   M_counter_q[15]
                                                       M_counter_q_14
    SLICE_X3Y35.A1       net (fanout=2)        0.755   M_counter_q[14]
    SLICE_X3Y35.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X3Y37.C4       net (fanout=3)        0.745   M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X3Y37.C        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X5Y37.BX       net (fanout=1)        0.830   M_state_q_FSM_FFd2-In
    SLICE_X5Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.438ns (1.108ns logic, 2.330ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  16.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_21 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.441ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.325 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_21 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y37.BQ       Tcko                  0.476   M_counter_q[23]
                                                       M_counter_q_21
    SLICE_X3Y37.D2       net (fanout=2)        0.539   M_counter_q[21]
    SLICE_X3Y37.D        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X3Y37.C1       net (fanout=3)        0.964   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X3Y37.C        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X5Y37.BX       net (fanout=1)        0.830   M_state_q_FSM_FFd2-In
    SLICE_X5Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.441ns (1.108ns logic, 2.333ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  16.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_12 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.434ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.325 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_12 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.AQ       Tcko                  0.476   M_counter_q[15]
                                                       M_counter_q_12
    SLICE_X3Y35.A2       net (fanout=2)        0.751   M_counter_q[12]
    SLICE_X3Y35.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>2
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X3Y37.C4       net (fanout=3)        0.745   M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X3Y37.C        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X5Y37.BX       net (fanout=1)        0.830   M_state_q_FSM_FFd2-In
    SLICE_X5Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.434ns (1.108ns logic, 2.326ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  16.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.393ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.325 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y32.DQ       Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X3Y32.D1       net (fanout=2)        0.740   M_counter_q[3]
    SLICE_X3Y32.D        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o[25]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X5Y37.A3       net (fanout=3)        1.248   M_counter_q[25]_GND_1_o_equal_2_o[25]
    SLICE_X5Y37.A        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X4Y37.AX       net (fanout=2)        0.326   M_state_q_FSM_FFd1-In
    SLICE_X4Y37.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      3.393ns (1.079ns logic, 2.314ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  16.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_21 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.396ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.325 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_21 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y37.BQ       Tcko                  0.476   M_counter_q[23]
                                                       M_counter_q_21
    SLICE_X3Y37.D2       net (fanout=2)        0.539   M_counter_q[21]
    SLICE_X3Y37.D        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X5Y37.A1       net (fanout=3)        1.174   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X5Y37.A        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X4Y37.BX       net (fanout=2)        0.604   M_state_q_FSM_FFd1-In
    SLICE_X4Y37.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.396ns (1.079ns logic, 2.317ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  16.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_19 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.386ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.325 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_19 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.DQ       Tcko                  0.476   M_counter_q[19]
                                                       M_counter_q_19
    SLICE_X3Y37.D4       net (fanout=2)        0.484   M_counter_q[19]
    SLICE_X3Y37.D        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X3Y37.C1       net (fanout=3)        0.964   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X3Y37.C        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X5Y37.BX       net (fanout=1)        0.830   M_state_q_FSM_FFd2-In
    SLICE_X5Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.386ns (1.108ns logic, 2.278ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  16.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_5 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.359ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.325 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_5 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y33.BQ       Tcko                  0.476   M_counter_q[7]
                                                       M_counter_q_5
    SLICE_X3Y32.D5       net (fanout=2)        0.428   M_counter_q[5]
    SLICE_X3Y32.D        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o[25]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X5Y37.A3       net (fanout=3)        1.248   M_counter_q[25]_GND_1_o_equal_2_o[25]
    SLICE_X5Y37.A        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X4Y37.BX       net (fanout=2)        0.604   M_state_q_FSM_FFd1-In
    SLICE_X4Y37.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.359ns (1.079ns logic, 2.280ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  16.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_7 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.340ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.325 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_7 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y33.DQ       Tcko                  0.476   M_counter_q[7]
                                                       M_counter_q_7
    SLICE_X3Y34.A3       net (fanout=2)        0.553   M_counter_q[7]
    SLICE_X3Y34.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X5Y37.A2       net (fanout=3)        1.104   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X5Y37.A        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X4Y37.BX       net (fanout=2)        0.604   M_state_q_FSM_FFd1-In
    SLICE_X4Y37.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.340ns (1.079ns logic, 2.261ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  16.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_10 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.340ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.325 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_10 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y34.CQ       Tcko                  0.476   M_counter_q[11]
                                                       M_counter_q_10
    SLICE_X3Y34.A2       net (fanout=2)        0.553   M_counter_q[10]
    SLICE_X3Y34.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X5Y37.A2       net (fanout=3)        1.104   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X5Y37.A        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X4Y37.BX       net (fanout=2)        0.604   M_state_q_FSM_FFd1-In
    SLICE_X4Y37.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.340ns (1.079ns logic, 2.261ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  16.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_19 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.341ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.325 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_19 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.DQ       Tcko                  0.476   M_counter_q[19]
                                                       M_counter_q_19
    SLICE_X3Y37.D4       net (fanout=2)        0.484   M_counter_q[19]
    SLICE_X3Y37.D        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X5Y37.A1       net (fanout=3)        1.174   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X5Y37.A        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X4Y37.BX       net (fanout=2)        0.604   M_state_q_FSM_FFd1-In
    SLICE_X4Y37.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.341ns (1.079ns logic, 2.262ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  16.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_6 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.329ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.325 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_6 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y33.CQ       Tcko                  0.476   M_counter_q[7]
                                                       M_counter_q_6
    SLICE_X3Y34.A6       net (fanout=2)        0.542   M_counter_q[6]
    SLICE_X3Y34.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X5Y37.A2       net (fanout=3)        1.104   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X5Y37.A        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X4Y37.BX       net (fanout=2)        0.604   M_state_q_FSM_FFd1-In
    SLICE_X4Y37.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.329ns (1.079ns logic, 2.250ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  16.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_23 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.319ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.325 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_23 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y37.DQ       Tcko                  0.476   M_counter_q[23]
                                                       M_counter_q_23
    SLICE_X3Y37.D1       net (fanout=2)        0.740   M_counter_q[23]
    SLICE_X3Y37.D        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X5Y37.A1       net (fanout=3)        1.174   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X5Y37.A        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X4Y37.AX       net (fanout=2)        0.326   M_state_q_FSM_FFd1-In
    SLICE_X4Y37.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      3.319ns (1.079ns logic, 2.240ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  16.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_20 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.304ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.325 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_20 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y37.AQ       Tcko                  0.476   M_counter_q[23]
                                                       M_counter_q_20
    SLICE_X3Y37.D3       net (fanout=2)        0.402   M_counter_q[20]
    SLICE_X3Y37.D        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X3Y37.C1       net (fanout=3)        0.964   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X3Y37.C        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X5Y37.BX       net (fanout=1)        0.830   M_state_q_FSM_FFd2-In
    SLICE_X5Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (1.108ns logic, 2.196ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  16.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_11 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.294ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.325 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_11 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y34.DQ       Tcko                  0.476   M_counter_q[11]
                                                       M_counter_q_11
    SLICE_X3Y34.A4       net (fanout=2)        0.507   M_counter_q[11]
    SLICE_X3Y34.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X5Y37.A2       net (fanout=3)        1.104   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X5Y37.A        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X4Y37.BX       net (fanout=2)        0.604   M_state_q_FSM_FFd1-In
    SLICE_X4Y37.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.294ns (1.079ns logic, 2.215ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  16.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.265ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.325 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y32.DQ       Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X3Y32.D1       net (fanout=2)        0.740   M_counter_q[3]
    SLICE_X3Y32.D        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o[25]
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X3Y37.C6       net (fanout=3)        0.587   M_counter_q[25]_GND_1_o_equal_2_o[25]
    SLICE_X3Y37.C        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X5Y37.BX       net (fanout=1)        0.830   M_state_q_FSM_FFd2-In
    SLICE_X5Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.265ns (1.108ns logic, 2.157ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  16.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_7 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.256ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.325 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_7 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y33.DQ       Tcko                  0.476   M_counter_q[7]
                                                       M_counter_q_7
    SLICE_X3Y34.A3       net (fanout=2)        0.553   M_counter_q[7]
    SLICE_X3Y34.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X3Y37.C3       net (fanout=3)        0.765   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X3Y37.C        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X5Y37.BX       net (fanout=1)        0.830   M_state_q_FSM_FFd2-In
    SLICE_X5Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.256ns (1.108ns logic, 2.148ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  16.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_8 (FF)
  Destination:          M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.257ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.325 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_8 to M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y34.AQ       Tcko                  0.476   M_counter_q[11]
                                                       M_counter_q_8
    SLICE_X3Y34.A1       net (fanout=2)        0.748   M_counter_q[8]
    SLICE_X3Y34.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X5Y37.A2       net (fanout=3)        1.104   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X5Y37.A        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X4Y37.AX       net (fanout=2)        0.326   M_state_q_FSM_FFd1-In
    SLICE_X4Y37.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (1.079ns logic, 2.178ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  16.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_10 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.256ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.325 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_10 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y34.CQ       Tcko                  0.476   M_counter_q[11]
                                                       M_counter_q_10
    SLICE_X3Y34.A2       net (fanout=2)        0.553   M_counter_q[10]
    SLICE_X3Y34.A        Tilo                  0.259   M_counter_q[25]_GND_1_o_equal_2_o<25>1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>2
    SLICE_X3Y37.C3       net (fanout=3)        0.765   M_counter_q[25]_GND_1_o_equal_2_o<25>1
    SLICE_X3Y37.C        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X5Y37.BX       net (fanout=1)        0.830   M_state_q_FSM_FFd2-In
    SLICE_X5Y37.CLK      Tdick                 0.114   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.256ns (1.108ns logic, 2.148ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  16.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_20 (FF)
  Destination:          M_state_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.259ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.325 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_20 to M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y37.AQ       Tcko                  0.476   M_counter_q[23]
                                                       M_counter_q_20
    SLICE_X3Y37.D3       net (fanout=2)        0.402   M_counter_q[20]
    SLICE_X3Y37.D        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       M_counter_q[25]_GND_1_o_equal_2_o<25>4
    SLICE_X5Y37.A1       net (fanout=3)        1.174   M_counter_q[25]_GND_1_o_equal_2_o<25>3
    SLICE_X5Y37.A        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X4Y37.BX       net (fanout=2)        0.604   M_state_q_FSM_FFd1-In
    SLICE_X4Y37.CLK      Tdick                 0.085   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.259ns (1.079ns logic, 2.180ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_2/CLK
  Logical resource: M_state_q_FSM_FFd1_1/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_2/CLK
  Logical resource: M_state_q_FSM_FFd1_2/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X2Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X2Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X2Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X2Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X2Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X2Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X2Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X2Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_8/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_9/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_10/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_11/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_12/CK
  Location pin: SLICE_X2Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_13/CK
  Location pin: SLICE_X2Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_14/CK
  Location pin: SLICE_X2Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_15/CK
  Location pin: SLICE_X2Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_16/CK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_17/CK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_18/CK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_19/CK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_20/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_21/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_22/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_23/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[25]/CLK
  Logical resource: M_counter_q_24/CK
  Location pin: SLICE_X2Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[25]/CLK
  Logical resource: M_counter_q_25/CK
  Location pin: SLICE_X2Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X3Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.740|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 501 paths, 0 nets, and 96 connections

Design statistics:
   Minimum period:   3.740ns{1}   (Maximum frequency: 267.380MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 05 19:24:54 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4550 MB



