

================================================================
== Vitis HLS Report for 'dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_27_2'
================================================================
* Date:           Sat Nov 12 22:08:12 2022

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:53:37 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.958 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   524364|   524364|  5.244 ms|  5.244 ms|  524364|  524364|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_152  |sin_or_cos_double_s  |       32|       32|  0.320 us|  0.320 us|    1|    1|      yes|
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_21_1_VITIS_LOOP_27_2  |   524362|   524362|        83|          8|          1|  65536|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 84


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 84
* Pipeline : 1
  Pipeline-0 : II = 8, D = 84, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%add2824 = alloca i32 1"   --->   Operation 86 'alloca' 'add2824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%add15 = alloca i32 1"   --->   Operation 87 'alloca' 'add15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 88 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 89 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 90 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %sample_imag, i64 666, i64 207, i64 1"   --->   Operation 91 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %sample_real, i64 666, i64 207, i64 1"   --->   Operation 92 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sample_imag, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sample_real, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 95 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 96 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %j"   --->   Operation 97 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %add15"   --->   Operation 98 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %add2824"   --->   Operation 99 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 100 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [dft.cpp:21]   --->   Operation 101 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 102 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (2.43ns)   --->   "%icmp_ln21 = icmp_eq  i17 %indvar_flatten_load, i17 65536" [dft.cpp:21]   --->   Operation 103 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (2.10ns)   --->   "%add_ln21 = add i17 %indvar_flatten_load, i17 1" [dft.cpp:21]   --->   Operation 104 'add' 'add_ln21' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.inc30, void %for.inc44.preheader.exitStub" [dft.cpp:21]   --->   Operation 105 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [dft.cpp:27]   --->   Operation 106 'load' 'j_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [dft.cpp:21]   --->   Operation 107 'load' 'i_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.66ns)   --->   "%icmp_ln27 = icmp_eq  i9 %j_load, i9 256" [dft.cpp:27]   --->   Operation 108 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln21)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (1.82ns)   --->   "%add_ln21_1 = add i9 %i_load, i9 1" [dft.cpp:21]   --->   Operation 109 'add' 'add_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.24>
ST_3 : Operation 110 [1/1] (0.96ns)   --->   "%select_ln21_3 = select i1 %icmp_ln27, i9 %add_ln21_1, i9 %i_load" [dft.cpp:21]   --->   Operation 110 'select' 'select_ln21_3' <Predicate = (!icmp_ln21)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i9 %select_ln21_3" [dft.cpp:21]   --->   Operation 111 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i8 %trunc_ln21" [dft.cpp:21]   --->   Operation 112 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 113 [6/6] (6.28ns)   --->   "%w_mid2_v = sitodp i32 %zext_ln21_1" [dft.cpp:21]   --->   Operation 113 'sitodp' 'w_mid2_v' <Predicate = (!icmp_ln21)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.24>
ST_4 : Operation 114 [1/1] (0.96ns)   --->   "%select_ln21 = select i1 %icmp_ln27, i9 0, i9 %j_load" [dft.cpp:21]   --->   Operation 114 'select' 'select_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [5/6] (6.28ns)   --->   "%w_mid2_v = sitodp i32 %zext_ln21_1" [dft.cpp:21]   --->   Operation 115 'sitodp' 'w_mid2_v' <Predicate = (!icmp_ln21)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i9 %select_ln21" [dft.cpp:29]   --->   Operation 116 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i8 %trunc_ln29" [dft.cpp:29]   --->   Operation 117 'zext' 'zext_ln29' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 118 [6/6] (6.28ns)   --->   "%conv6 = sitodp i32 %zext_ln29" [dft.cpp:29]   --->   Operation 118 'sitodp' 'conv6' <Predicate = (!icmp_ln21)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 119 [4/6] (6.28ns)   --->   "%w_mid2_v = sitodp i32 %zext_ln21_1" [dft.cpp:21]   --->   Operation 119 'sitodp' 'w_mid2_v' <Predicate = (!icmp_ln21)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 120 [5/6] (6.28ns)   --->   "%conv6 = sitodp i32 %zext_ln29" [dft.cpp:29]   --->   Operation 120 'sitodp' 'conv6' <Predicate = (!icmp_ln21)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 121 [3/6] (6.28ns)   --->   "%w_mid2_v = sitodp i32 %zext_ln21_1" [dft.cpp:21]   --->   Operation 121 'sitodp' 'w_mid2_v' <Predicate = (!icmp_ln21)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 122 [4/6] (6.28ns)   --->   "%conv6 = sitodp i32 %zext_ln29" [dft.cpp:29]   --->   Operation 122 'sitodp' 'conv6' <Predicate = (!icmp_ln21)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 123 [2/6] (6.28ns)   --->   "%w_mid2_v = sitodp i32 %zext_ln21_1" [dft.cpp:21]   --->   Operation 123 'sitodp' 'w_mid2_v' <Predicate = (!icmp_ln21)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 124 [3/6] (6.28ns)   --->   "%conv6 = sitodp i32 %zext_ln29" [dft.cpp:29]   --->   Operation 124 'sitodp' 'conv6' <Predicate = (!icmp_ln21)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 125 [1/6] (6.28ns)   --->   "%w_mid2_v = sitodp i32 %zext_ln21_1" [dft.cpp:21]   --->   Operation 125 'sitodp' 'w_mid2_v' <Predicate = (!icmp_ln21)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 126 [2/6] (6.28ns)   --->   "%conv6 = sitodp i32 %zext_ln29" [dft.cpp:29]   --->   Operation 126 'sitodp' 'conv6' <Predicate = (!icmp_ln21)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.95>
ST_9 : Operation 127 [7/7] (7.95ns)   --->   "%w_mid2 = dmul i64 %w_mid2_v, i64 0.0245437" [dft.cpp:21]   --->   Operation 127 'dmul' 'w_mid2' <Predicate = (!icmp_ln21)> <Delay = 7.95> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/6] (6.28ns)   --->   "%conv6 = sitodp i32 %zext_ln29" [dft.cpp:29]   --->   Operation 128 'sitodp' 'conv6' <Predicate = (!icmp_ln21)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (1.82ns)   --->   "%add_ln27 = add i9 %select_ln21, i9 1" [dft.cpp:27]   --->   Operation 129 'add' 'add_ln27' <Predicate = (!icmp_ln21)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (1.66ns)   --->   "%ifzero = icmp_eq  i9 %add_ln27, i9 256" [dft.cpp:27]   --->   Operation 130 'icmp' 'ifzero' <Predicate = (!icmp_ln21)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %ifzero, void %ifFalse, void %ifTrue" [dft.cpp:27]   --->   Operation 131 'br' 'br_ln27' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (1.58ns)   --->   "%store_ln21 = store i17 %add_ln21, i17 %indvar_flatten" [dft.cpp:21]   --->   Operation 132 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.58>
ST_9 : Operation 133 [1/1] (1.58ns)   --->   "%store_ln21 = store i9 %select_ln21_3, i9 %i" [dft.cpp:21]   --->   Operation 133 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.58>
ST_9 : Operation 134 [1/1] (1.58ns)   --->   "%store_ln27 = store i9 %add_ln27, i9 %j" [dft.cpp:27]   --->   Operation 134 'store' 'store_ln27' <Predicate = (!icmp_ln21)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 6.71>
ST_10 : Operation 135 [6/7] (6.71ns)   --->   "%w_mid2 = dmul i64 %w_mid2_v, i64 0.0245437" [dft.cpp:21]   --->   Operation 135 'dmul' 'w_mid2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.71>
ST_11 : Operation 136 [5/7] (6.71ns)   --->   "%w_mid2 = dmul i64 %w_mid2_v, i64 0.0245437" [dft.cpp:21]   --->   Operation 136 'dmul' 'w_mid2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.71>
ST_12 : Operation 137 [4/7] (6.71ns)   --->   "%w_mid2 = dmul i64 %w_mid2_v, i64 0.0245437" [dft.cpp:21]   --->   Operation 137 'dmul' 'w_mid2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.71>
ST_13 : Operation 138 [3/7] (6.71ns)   --->   "%w_mid2 = dmul i64 %w_mid2_v, i64 0.0245437" [dft.cpp:21]   --->   Operation 138 'dmul' 'w_mid2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.71>
ST_14 : Operation 139 [2/7] (6.71ns)   --->   "%w_mid2 = dmul i64 %w_mid2_v, i64 0.0245437" [dft.cpp:21]   --->   Operation 139 'dmul' 'w_mid2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.71>
ST_15 : Operation 140 [1/7] (6.71ns)   --->   "%w_mid2 = dmul i64 %w_mid2_v, i64 0.0245437" [dft.cpp:21]   --->   Operation 140 'dmul' 'w_mid2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.95>
ST_16 : Operation 141 [7/7] (7.95ns)   --->   "%x_assign = dmul i64 %conv6, i64 %w_mid2" [dft.cpp:29]   --->   Operation 141 'dmul' 'x_assign' <Predicate = true> <Delay = 7.95> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.71>
ST_17 : Operation 142 [6/7] (6.71ns)   --->   "%x_assign = dmul i64 %conv6, i64 %w_mid2" [dft.cpp:29]   --->   Operation 142 'dmul' 'x_assign' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.71>
ST_18 : Operation 143 [5/7] (6.71ns)   --->   "%x_assign = dmul i64 %conv6, i64 %w_mid2" [dft.cpp:29]   --->   Operation 143 'dmul' 'x_assign' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.71>
ST_19 : Operation 144 [4/7] (6.71ns)   --->   "%x_assign = dmul i64 %conv6, i64 %w_mid2" [dft.cpp:29]   --->   Operation 144 'dmul' 'x_assign' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.71>
ST_20 : Operation 145 [3/7] (6.71ns)   --->   "%x_assign = dmul i64 %conv6, i64 %w_mid2" [dft.cpp:29]   --->   Operation 145 'dmul' 'x_assign' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.71>
ST_21 : Operation 146 [2/7] (6.71ns)   --->   "%x_assign = dmul i64 %conv6, i64 %w_mid2" [dft.cpp:29]   --->   Operation 146 'dmul' 'x_assign' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.71>
ST_22 : Operation 147 [1/7] (6.71ns)   --->   "%x_assign = dmul i64 %conv6, i64 %w_mid2" [dft.cpp:29]   --->   Operation 147 'dmul' 'x_assign' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.82>
ST_23 : Operation 148 [33/33] (5.82ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 148 'call' 'tmp' <Predicate = true> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 7.07>
ST_24 : Operation 149 [33/33] (5.82ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 149 'call' 'c' <Predicate = true> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 150 [32/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 150 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 7.07>
ST_25 : Operation 151 [32/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 151 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 152 [31/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 152 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 7.07>
ST_26 : Operation 153 [31/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 153 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 154 [30/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 154 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.07>
ST_27 : Operation 155 [30/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 155 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 156 [29/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 156 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.07>
ST_28 : Operation 157 [29/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 157 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 158 [28/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 158 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.07>
ST_29 : Operation 159 [28/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 159 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 160 [27/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 160 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 7.07>
ST_30 : Operation 161 [27/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 161 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 162 [26/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 162 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 7.07>
ST_31 : Operation 163 [26/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 163 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 164 [25/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 164 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 7.07>
ST_32 : Operation 165 [25/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 165 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 166 [24/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 166 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 7.07>
ST_33 : Operation 167 [24/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 167 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 168 [23/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 168 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 7.07>
ST_34 : Operation 169 [23/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 169 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 170 [22/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 170 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 7.07>
ST_35 : Operation 171 [22/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 171 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 172 [21/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 172 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 7.07>
ST_36 : Operation 173 [21/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 173 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 174 [20/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 174 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 7.07>
ST_37 : Operation 175 [20/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 175 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 176 [19/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 176 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 7.07>
ST_38 : Operation 177 [19/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 177 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 178 [18/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 178 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 7.07>
ST_39 : Operation 179 [18/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 179 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 180 [17/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 180 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 7.07>
ST_40 : Operation 181 [17/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 181 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 182 [16/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 182 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 7.07>
ST_41 : Operation 183 [16/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 183 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 184 [15/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 184 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 7.07>
ST_42 : Operation 185 [15/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 185 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 186 [14/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 186 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 7.07>
ST_43 : Operation 187 [14/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 187 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 188 [13/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 188 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 7.07>
ST_44 : Operation 189 [13/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 189 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 190 [12/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 190 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 7.07>
ST_45 : Operation 191 [12/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 191 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 192 [11/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 192 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 7.07>
ST_46 : Operation 193 [11/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 193 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 194 [10/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 194 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 7.07>
ST_47 : Operation 195 [10/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 195 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 196 [9/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 196 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 7.07>
ST_48 : Operation 197 [9/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 197 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 198 [8/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 198 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 7.07>
ST_49 : Operation 199 [8/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 199 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 200 [7/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 200 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 7.07>
ST_50 : Operation 201 [1/1] (0.00ns)   --->   "%j_cast = zext i9 %select_ln21" [dft.cpp:21]   --->   Operation 201 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 202 [7/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 202 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 203 [6/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 203 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 204 [1/1] (0.00ns)   --->   "%sample_real_addr = getelementptr i64 %sample_real, i64 0, i64 %j_cast" [dft.cpp:34]   --->   Operation 204 'getelementptr' 'sample_real_addr' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 205 [2/2] (3.25ns)   --->   "%sample_real_load = load i8 %sample_real_addr" [dft.cpp:34]   --->   Operation 205 'load' 'sample_real_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 256> <RAM>
ST_50 : Operation 206 [1/1] (0.00ns)   --->   "%sample_imag_addr = getelementptr i64 %sample_imag, i64 0, i64 %j_cast" [dft.cpp:34]   --->   Operation 206 'getelementptr' 'sample_imag_addr' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 207 [2/2] (3.25ns)   --->   "%sample_imag_load = load i8 %sample_imag_addr" [dft.cpp:34]   --->   Operation 207 'load' 'sample_imag_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 256> <RAM>

State 51 <SV = 50> <Delay = 7.07>
ST_51 : Operation 208 [6/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 208 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 209 [5/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 209 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 210 [1/2] (3.25ns)   --->   "%sample_real_load = load i8 %sample_real_addr" [dft.cpp:34]   --->   Operation 210 'load' 'sample_real_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 256> <RAM>
ST_51 : Operation 211 [1/2] (3.25ns)   --->   "%sample_imag_load = load i8 %sample_imag_addr" [dft.cpp:34]   --->   Operation 211 'load' 'sample_imag_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 256> <RAM>

State 52 <SV = 51> <Delay = 7.07>
ST_52 : Operation 212 [5/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 212 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 213 [4/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 213 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 7.07>
ST_53 : Operation 214 [4/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 214 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 215 [3/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 215 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 7.07>
ST_54 : Operation 216 [3/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 216 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 217 [2/33] (7.07ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 217 'call' 'tmp' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 7.07>
ST_55 : Operation 218 [2/33] (7.07ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 218 'call' 'c' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 219 [1/33] (6.54ns)   --->   "%tmp = call i64 @sin_or_cos<double>, i64 %x_assign, i1 0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140]   --->   Operation 219 'call' 'tmp' <Predicate = true> <Delay = 6.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 6.54>
ST_56 : Operation 220 [1/33] (6.54ns)   --->   "%c = call i64 @sin_or_cos<double>, i64 %x_assign, i1 1, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144]   --->   Operation 220 'call' 'c' <Predicate = true> <Delay = 6.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 0.00>

State 58 <SV = 57> <Delay = 7.95>
ST_58 : Operation 221 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast i64 %sample_real_load" [dft.cpp:34]   --->   Operation 221 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 222 [7/7] (7.95ns)   --->   "%mul = dmul i64 %bitcast_ln34, i64 %c" [dft.cpp:34]   --->   Operation 222 'dmul' 'mul' <Predicate = true> <Delay = 7.95> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.95>
ST_59 : Operation 223 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i64 %tmp" [dft.cpp:30]   --->   Operation 223 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 224 [1/1] (0.99ns)   --->   "%xor_ln30 = xor i64 %bitcast_ln30, i64 9223372036854775808" [dft.cpp:30]   --->   Operation 224 'xor' 'xor_ln30' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 225 [6/7] (6.71ns)   --->   "%mul = dmul i64 %bitcast_ln34, i64 %c" [dft.cpp:34]   --->   Operation 225 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln34_1 = bitcast i64 %sample_imag_load" [dft.cpp:34]   --->   Operation 226 'bitcast' 'bitcast_ln34_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 227 [7/7] (7.95ns)   --->   "%mul3 = dmul i64 %bitcast_ln34_1, i64 %c" [dft.cpp:35]   --->   Operation 227 'dmul' 'mul3' <Predicate = true> <Delay = 7.95> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.95>
ST_60 : Operation 228 [1/1] (0.00ns)   --->   "%s = bitcast i64 %xor_ln30" [dft.cpp:30]   --->   Operation 228 'bitcast' 's' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 229 [5/7] (6.71ns)   --->   "%mul = dmul i64 %bitcast_ln34, i64 %c" [dft.cpp:34]   --->   Operation 229 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 230 [7/7] (7.95ns)   --->   "%mul1 = dmul i64 %bitcast_ln34_1, i64 %s" [dft.cpp:34]   --->   Operation 230 'dmul' 'mul1' <Predicate = true> <Delay = 7.95> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 231 [6/7] (6.71ns)   --->   "%mul3 = dmul i64 %bitcast_ln34_1, i64 %c" [dft.cpp:35]   --->   Operation 231 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.95>
ST_61 : Operation 232 [4/7] (6.71ns)   --->   "%mul = dmul i64 %bitcast_ln34, i64 %c" [dft.cpp:34]   --->   Operation 232 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 233 [6/7] (6.71ns)   --->   "%mul1 = dmul i64 %bitcast_ln34_1, i64 %s" [dft.cpp:34]   --->   Operation 233 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 234 [7/7] (7.95ns)   --->   "%mul2 = dmul i64 %bitcast_ln34, i64 %s" [dft.cpp:35]   --->   Operation 234 'dmul' 'mul2' <Predicate = true> <Delay = 7.95> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 235 [5/7] (6.71ns)   --->   "%mul3 = dmul i64 %bitcast_ln34_1, i64 %c" [dft.cpp:35]   --->   Operation 235 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.71>
ST_62 : Operation 236 [3/7] (6.71ns)   --->   "%mul = dmul i64 %bitcast_ln34, i64 %c" [dft.cpp:34]   --->   Operation 236 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 237 [5/7] (6.71ns)   --->   "%mul1 = dmul i64 %bitcast_ln34_1, i64 %s" [dft.cpp:34]   --->   Operation 237 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 238 [6/7] (6.71ns)   --->   "%mul2 = dmul i64 %bitcast_ln34, i64 %s" [dft.cpp:35]   --->   Operation 238 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 239 [4/7] (6.71ns)   --->   "%mul3 = dmul i64 %bitcast_ln34_1, i64 %c" [dft.cpp:35]   --->   Operation 239 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.71>
ST_63 : Operation 240 [2/7] (6.71ns)   --->   "%mul = dmul i64 %bitcast_ln34, i64 %c" [dft.cpp:34]   --->   Operation 240 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 241 [4/7] (6.71ns)   --->   "%mul1 = dmul i64 %bitcast_ln34_1, i64 %s" [dft.cpp:34]   --->   Operation 241 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 242 [5/7] (6.71ns)   --->   "%mul2 = dmul i64 %bitcast_ln34, i64 %s" [dft.cpp:35]   --->   Operation 242 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 243 [3/7] (6.71ns)   --->   "%mul3 = dmul i64 %bitcast_ln34_1, i64 %c" [dft.cpp:35]   --->   Operation 243 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.71>
ST_64 : Operation 244 [1/7] (6.71ns)   --->   "%mul = dmul i64 %bitcast_ln34, i64 %c" [dft.cpp:34]   --->   Operation 244 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 245 [3/7] (6.71ns)   --->   "%mul1 = dmul i64 %bitcast_ln34_1, i64 %s" [dft.cpp:34]   --->   Operation 245 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 246 [4/7] (6.71ns)   --->   "%mul2 = dmul i64 %bitcast_ln34, i64 %s" [dft.cpp:35]   --->   Operation 246 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 247 [2/7] (6.71ns)   --->   "%mul3 = dmul i64 %bitcast_ln34_1, i64 %c" [dft.cpp:35]   --->   Operation 247 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.71>
ST_65 : Operation 248 [2/7] (6.71ns)   --->   "%mul1 = dmul i64 %bitcast_ln34_1, i64 %s" [dft.cpp:34]   --->   Operation 248 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 249 [3/7] (6.71ns)   --->   "%mul2 = dmul i64 %bitcast_ln34, i64 %s" [dft.cpp:35]   --->   Operation 249 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 250 [1/7] (6.71ns)   --->   "%mul3 = dmul i64 %bitcast_ln34_1, i64 %c" [dft.cpp:35]   --->   Operation 250 'dmul' 'mul3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.71>
ST_66 : Operation 251 [1/7] (6.71ns)   --->   "%mul1 = dmul i64 %bitcast_ln34_1, i64 %s" [dft.cpp:34]   --->   Operation 251 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 252 [2/7] (6.71ns)   --->   "%mul2 = dmul i64 %bitcast_ln34, i64 %s" [dft.cpp:35]   --->   Operation 252 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.29>
ST_67 : Operation 253 [7/7] (7.29ns)   --->   "%sub = dsub i64 %mul, i64 %mul1" [dft.cpp:34]   --->   Operation 253 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 254 [1/7] (6.71ns)   --->   "%mul2 = dmul i64 %bitcast_ln34, i64 %s" [dft.cpp:35]   --->   Operation 254 'dmul' 'mul2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.29>
ST_68 : Operation 255 [6/7] (7.29ns)   --->   "%sub = dsub i64 %mul, i64 %mul1" [dft.cpp:34]   --->   Operation 255 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 256 [7/7] (7.29ns)   --->   "%add1 = dadd i64 %mul2, i64 %mul3" [dft.cpp:35]   --->   Operation 256 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.29>
ST_69 : Operation 257 [5/7] (7.29ns)   --->   "%sub = dsub i64 %mul, i64 %mul1" [dft.cpp:34]   --->   Operation 257 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 258 [6/7] (7.29ns)   --->   "%add1 = dadd i64 %mul2, i64 %mul3" [dft.cpp:35]   --->   Operation 258 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.29>
ST_70 : Operation 259 [4/7] (7.29ns)   --->   "%sub = dsub i64 %mul, i64 %mul1" [dft.cpp:34]   --->   Operation 259 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 260 [5/7] (7.29ns)   --->   "%add1 = dadd i64 %mul2, i64 %mul3" [dft.cpp:35]   --->   Operation 260 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.29>
ST_71 : Operation 261 [3/7] (7.29ns)   --->   "%sub = dsub i64 %mul, i64 %mul1" [dft.cpp:34]   --->   Operation 261 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 262 [4/7] (7.29ns)   --->   "%add1 = dadd i64 %mul2, i64 %mul3" [dft.cpp:35]   --->   Operation 262 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.29>
ST_72 : Operation 263 [2/7] (7.29ns)   --->   "%sub = dsub i64 %mul, i64 %mul1" [dft.cpp:34]   --->   Operation 263 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 264 [3/7] (7.29ns)   --->   "%add1 = dadd i64 %mul2, i64 %mul3" [dft.cpp:35]   --->   Operation 264 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.29>
ST_73 : Operation 265 [1/1] (0.00ns)   --->   "%add15_load = load i64 %add15" [dft.cpp:21]   --->   Operation 265 'load' 'add15_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_73 : Operation 266 [1/1] (1.48ns)   --->   "%select_ln21_1 = select i1 %icmp_ln27, i64 0, i64 %add15_load" [dft.cpp:21]   --->   Operation 266 'select' 'select_ln21_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 267 [1/7] (7.29ns)   --->   "%sub = dsub i64 %mul, i64 %mul1" [dft.cpp:34]   --->   Operation 267 'dsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 268 [2/7] (7.29ns)   --->   "%add1 = dadd i64 %mul2, i64 %mul3" [dft.cpp:35]   --->   Operation 268 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.29>
ST_74 : Operation 269 [7/7] (7.29ns)   --->   "%add = dadd i64 %select_ln21_1, i64 %sub" [dft.cpp:34]   --->   Operation 269 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 270 [1/7] (7.29ns)   --->   "%add1 = dadd i64 %mul2, i64 %mul3" [dft.cpp:35]   --->   Operation 270 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.29>
ST_75 : Operation 271 [6/7] (7.29ns)   --->   "%add = dadd i64 %select_ln21_1, i64 %sub" [dft.cpp:34]   --->   Operation 271 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.29>
ST_76 : Operation 272 [1/1] (0.00ns)   --->   "%add2824_load = load i64 %add2824" [dft.cpp:21]   --->   Operation 272 'load' 'add2824_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_76 : Operation 273 [1/1] (1.48ns)   --->   "%select_ln21_2 = select i1 %icmp_ln27, i64 0, i64 %add2824_load" [dft.cpp:21]   --->   Operation 273 'select' 'select_ln21_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 274 [5/7] (7.29ns)   --->   "%add = dadd i64 %select_ln21_1, i64 %sub" [dft.cpp:34]   --->   Operation 274 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 299 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 299 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 77 <SV = 76> <Delay = 7.29>
ST_77 : Operation 275 [4/7] (7.29ns)   --->   "%add = dadd i64 %select_ln21_1, i64 %sub" [dft.cpp:34]   --->   Operation 275 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 276 [7/7] (7.29ns)   --->   "%add2 = dadd i64 %select_ln21_2, i64 %add1" [dft.cpp:35]   --->   Operation 276 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.29>
ST_78 : Operation 277 [3/7] (7.29ns)   --->   "%add = dadd i64 %select_ln21_1, i64 %sub" [dft.cpp:34]   --->   Operation 277 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 278 [6/7] (7.29ns)   --->   "%add2 = dadd i64 %select_ln21_2, i64 %add1" [dft.cpp:35]   --->   Operation 278 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.29>
ST_79 : Operation 279 [2/7] (7.29ns)   --->   "%add = dadd i64 %select_ln21_1, i64 %sub" [dft.cpp:34]   --->   Operation 279 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 280 [5/7] (7.29ns)   --->   "%add2 = dadd i64 %select_ln21_2, i64 %add1" [dft.cpp:35]   --->   Operation 280 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.29>
ST_80 : Operation 281 [1/7] (7.29ns)   --->   "%add = dadd i64 %select_ln21_1, i64 %sub" [dft.cpp:34]   --->   Operation 281 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 282 [4/7] (7.29ns)   --->   "%add2 = dadd i64 %select_ln21_2, i64 %add1" [dft.cpp:35]   --->   Operation 282 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.29>
ST_81 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i9 %select_ln21_3" [dft.cpp:21]   --->   Operation 283 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 284 [3/7] (7.29ns)   --->   "%add2 = dadd i64 %select_ln21_2, i64 %add1" [dft.cpp:35]   --->   Operation 284 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 285 [1/1] (0.00ns)   --->   "%temp_real_addr = getelementptr i64 %temp_real, i64 0, i64 %zext_ln21" [dft.cpp:22]   --->   Operation 285 'getelementptr' 'temp_real_addr' <Predicate = (ifzero)> <Delay = 0.00>
ST_81 : Operation 286 [1/1] (3.25ns)   --->   "%store_ln34 = store i64 %add, i8 %temp_real_addr" [dft.cpp:34]   --->   Operation 286 'store' 'store_ln34' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_81 : Operation 287 [1/1] (1.58ns)   --->   "%store_ln34 = store i64 %add, i64 %add15" [dft.cpp:34]   --->   Operation 287 'store' 'store_ln34' <Predicate = true> <Delay = 1.58>

State 82 <SV = 81> <Delay = 7.29>
ST_82 : Operation 288 [2/7] (7.29ns)   --->   "%add2 = dadd i64 %select_ln21_2, i64 %add1" [dft.cpp:35]   --->   Operation 288 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.29>
ST_83 : Operation 289 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_21_1_VITIS_LOOP_27_2_str"   --->   Operation 289 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 290 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 290 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 291 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 291 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 292 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [dft.cpp:12]   --->   Operation 292 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 293 [1/7] (7.29ns)   --->   "%add2 = dadd i64 %select_ln21_2, i64 %add1" [dft.cpp:35]   --->   Operation 293 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 3.25>
ST_84 : Operation 294 [1/1] (0.00ns)   --->   "%temp_imag_addr = getelementptr i64 %temp_imag, i64 0, i64 %zext_ln21" [dft.cpp:23]   --->   Operation 294 'getelementptr' 'temp_imag_addr' <Predicate = (ifzero)> <Delay = 0.00>
ST_84 : Operation 295 [1/1] (3.25ns)   --->   "%store_ln35 = store i64 %add2, i8 %temp_imag_addr" [dft.cpp:35]   --->   Operation 295 'store' 'store_ln35' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_84 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 296 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>
ST_84 : Operation 297 [1/1] (1.58ns)   --->   "%store_ln35 = store i64 %add2, i64 %add2824" [dft.cpp:35]   --->   Operation 297 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_84 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 298 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sample_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sample_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ temp_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ temp_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K0_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K1_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K3_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K4_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add2824             (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add15               (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
j                   (alloca           ) [ 0111111111000000000000000000000000000000000000000000000000000000000000000000000000000]
i                   (alloca           ) [ 0111111111000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten      (alloca           ) [ 0111111111000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0     (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0     (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten_load (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln21           (icmp             ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111100000000]
add_ln21            (add              ) [ 0101111111000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln21             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_load              (load             ) [ 0001100000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_load              (load             ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln27           (icmp             ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111100000000]
add_ln21_1          (add              ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln21_3       (select           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
trunc_ln21          (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln21_1         (zext             ) [ 0000111110000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln21         (select           ) [ 0111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
trunc_ln29          (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln29           (zext             ) [ 0100011111000000000000000000000000000000000000000000000000000000000000000000000000000]
w_mid2_v            (sitodp           ) [ 0111111101111111000000000000000000000000000000000000000000000000000000000000000000000]
conv6               (sitodp           ) [ 0111111110111111111111100000000000000000000000000000000000000000000000000000000000000]
add_ln27            (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ifzero              (icmp             ) [ 0111111110111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln27             (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21          (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21          (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27          (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w_mid2              (dmul             ) [ 0111111010000000111111100000000000000000000000000000000000000000000000000000000000000]
x_assign            (dmul             ) [ 0000000110000000000000011000000000000000000000000000000000000000000000000000000000000]
j_cast              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sample_real_addr    (getelementptr    ) [ 0001000000000000000000000000000000000000000000000001000000000000000000000000000000000]
sample_imag_addr    (getelementptr    ) [ 0001000000000000000000000000000000000000000000000001000000000000000000000000000000000]
sample_real_load    (load             ) [ 0110111110000000000000000000000000000000000000000000111111100000000000000000000000000]
sample_imag_load    (load             ) [ 0111111110000000000000000000000000000000000000000000111111110000000000000000000000000]
tmp                 (call             ) [ 0111000010000000000000000000000000000000000000000000000011110000000000000000000000000]
c                   (call             ) [ 0111111110000000000000000000000000000000000000000000000001111111110000000000000000000]
bitcast_ln34        (bitcast          ) [ 0111111110000000000000000000000000000000000000000000000000011111111100000000000000000]
bitcast_ln30        (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln30            (xor              ) [ 0000100000000000000000000000000000000000000000000000000000001000000000000000000000000]
bitcast_ln34_1      (bitcast          ) [ 0110111110000000000000000000000000000000000000000000000000001111111000000000000000000]
s                   (bitcast          ) [ 0111011110000000000000000000000000000000000000000000000000000111111100000000000000000]
mul                 (dmul             ) [ 0111111110000000000000000000000000000000000000000000000000000000011111111100000000000]
mul3                (dmul             ) [ 0111111110000000000000000000000000000000000000000000000000000000001111111110000000000]
mul1                (dmul             ) [ 0101111110000000000000000000000000000000000000000000000000000000000111111100000000000]
mul2                (dmul             ) [ 0110111110000000000000000000000000000000000000000000000000000000000011111110000000000]
add15_load          (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln21_1       (select           ) [ 0011111110000000000000000000000000000000000000000000000000000000000000000011111110000]
sub                 (dsub             ) [ 0011111110000000000000000000000000000000000000000000000000000000000000000011111110000]
add1                (dadd             ) [ 0111111110000000000000000000000000000000000000000000000000000000000000000001111111110]
add2824_load        (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln21_2       (select           ) [ 0111011110000000000000000000000000000000000000000000000000000000000000000000011111110]
add                 (dadd             ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000001000]
zext_ln21           (zext             ) [ 0011100000000000000000000000000000000000000000000000000000000000000000000000000000111]
temp_real_addr      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln34          (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln34          (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln12   (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add2                (dadd             ) [ 0000100000000000000000000000000000000000000000000000000000000000000000000000000000001]
temp_imag_addr      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln35          (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln35          (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln0             (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sample_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sample_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="temp_real">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="temp_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fourth_order_double_sin_cos_K0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_sin_cos_K1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fourth_order_double_sin_cos_K2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fourth_order_double_sin_cos_K3_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K3_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fourth_order_double_sin_cos_K4_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K4_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<double>"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_21_1_VITIS_LOOP_27_2_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="add2824_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add2824/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add15_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add15/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="j_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvar_flatten_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sample_real_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="9" slack="0"/>
<pin id="104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sample_real_addr/50 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sample_real_load/50 "/>
</bind>
</comp>

<comp id="113" class="1004" name="sample_imag_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="9" slack="0"/>
<pin id="117" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sample_imag_addr/50 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sample_imag_load/50 "/>
</bind>
</comp>

<comp id="126" class="1004" name="temp_real_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="9" slack="0"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_real_addr/81 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln34_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="64" slack="1"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/81 "/>
</bind>
</comp>

<comp id="139" class="1004" name="temp_imag_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="9" slack="3"/>
<pin id="143" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_imag_addr/84 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln35_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="1"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/84 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_sin_or_cos_double_s_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="1"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="0" index="3" bw="256" slack="0"/>
<pin id="157" dir="0" index="4" bw="59" slack="0"/>
<pin id="158" dir="0" index="5" bw="52" slack="0"/>
<pin id="159" dir="0" index="6" bw="44" slack="0"/>
<pin id="160" dir="0" index="7" bw="33" slack="0"/>
<pin id="161" dir="0" index="8" bw="25" slack="0"/>
<pin id="162" dir="1" index="9" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/23 c/24 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="1"/>
<pin id="174" dir="0" index="1" bw="64" slack="1"/>
<pin id="175" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sub/67 add1/68 add/74 add2/77 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="w_mid2/9 x_assign/16 mul/58 mul3/59 mul1/60 mul2/61 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="w_mid2_v/3 conv6/4 "/>
</bind>
</comp>

<comp id="184" class="1005" name="reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="1"/>
<pin id="186" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub add "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln0_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="17" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln0_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="9" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln0_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="9" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln0_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="0"/>
<pin id="207" dir="0" index="1" bw="64" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln0_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="indvar_flatten_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="17" slack="1"/>
<pin id="217" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln21_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="17" slack="0"/>
<pin id="220" dir="0" index="1" bw="17" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln21_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="17" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="17" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="j_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="9" slack="1"/>
<pin id="232" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="i_load_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="9" slack="1"/>
<pin id="235" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln27_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="9" slack="0"/>
<pin id="238" dir="0" index="1" bw="9" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln21_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="9" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="select_ln21_3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="9" slack="1"/>
<pin id="251" dir="0" index="2" bw="9" slack="1"/>
<pin id="252" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_3/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="trunc_ln21_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="9" slack="0"/>
<pin id="255" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln21_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="select_ln21_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="2"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="9" slack="2"/>
<pin id="266" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln29_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="9" slack="0"/>
<pin id="270" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln29_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln27_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="9" slack="5"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/9 "/>
</bind>
</comp>

<comp id="282" class="1004" name="ifzero_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="0"/>
<pin id="284" dir="0" index="1" bw="9" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="72"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/9 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln21_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="17" slack="7"/>
<pin id="290" dir="0" index="1" bw="17" slack="8"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/9 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln21_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="9" slack="6"/>
<pin id="294" dir="0" index="1" bw="9" slack="8"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/9 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln27_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="9" slack="0"/>
<pin id="298" dir="0" index="1" bw="9" slack="8"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/9 "/>
</bind>
</comp>

<comp id="301" class="1004" name="j_cast_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="9" slack="46"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/50 "/>
</bind>
</comp>

<comp id="306" class="1004" name="bitcast_ln34_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="7"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/58 "/>
</bind>
</comp>

<comp id="310" class="1004" name="bitcast_ln30_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="4"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln30/59 "/>
</bind>
</comp>

<comp id="313" class="1004" name="xor_ln30_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="0"/>
<pin id="315" dir="0" index="1" bw="64" slack="0"/>
<pin id="316" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln30/59 "/>
</bind>
</comp>

<comp id="319" class="1004" name="bitcast_ln34_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="8"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34_1/59 "/>
</bind>
</comp>

<comp id="323" class="1004" name="s_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="1"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="s/60 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add15_load_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="72"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add15_load/73 "/>
</bind>
</comp>

<comp id="330" class="1004" name="select_ln21_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="71"/>
<pin id="332" dir="0" index="1" bw="64" slack="0"/>
<pin id="333" dir="0" index="2" bw="64" slack="0"/>
<pin id="334" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_1/73 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add2824_load_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="75"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add2824_load/76 "/>
</bind>
</comp>

<comp id="340" class="1004" name="select_ln21_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="74"/>
<pin id="342" dir="0" index="1" bw="64" slack="0"/>
<pin id="343" dir="0" index="2" bw="64" slack="0"/>
<pin id="344" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_2/76 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln21_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="78"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/81 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln34_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="1"/>
<pin id="353" dir="0" index="1" bw="64" slack="80"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/81 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln35_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="1"/>
<pin id="358" dir="0" index="1" bw="64" slack="83"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/84 "/>
</bind>
</comp>

<comp id="360" class="1005" name="add2824_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="0"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add2824 "/>
</bind>
</comp>

<comp id="367" class="1005" name="add15_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add15 "/>
</bind>
</comp>

<comp id="374" class="1005" name="j_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="0"/>
<pin id="376" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="381" class="1005" name="i_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="9" slack="0"/>
<pin id="383" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="388" class="1005" name="indvar_flatten_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="17" slack="0"/>
<pin id="390" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="395" class="1005" name="icmp_ln21_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="399" class="1005" name="add_ln21_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="17" slack="7"/>
<pin id="401" dir="1" index="1" bw="17" slack="7"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="404" class="1005" name="j_load_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="9" slack="2"/>
<pin id="406" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="j_load "/>
</bind>
</comp>

<comp id="409" class="1005" name="i_load_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="9" slack="1"/>
<pin id="411" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_load "/>
</bind>
</comp>

<comp id="414" class="1005" name="icmp_ln27_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="422" class="1005" name="add_ln21_1_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="9" slack="1"/>
<pin id="424" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21_1 "/>
</bind>
</comp>

<comp id="427" class="1005" name="select_ln21_3_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="9" slack="6"/>
<pin id="429" dir="1" index="1" bw="9" slack="6"/>
</pin_list>
<bind>
<opset="select_ln21_3 "/>
</bind>
</comp>

<comp id="433" class="1005" name="zext_ln21_1_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln21_1 "/>
</bind>
</comp>

<comp id="438" class="1005" name="select_ln21_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="9" slack="5"/>
<pin id="440" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="select_ln21 "/>
</bind>
</comp>

<comp id="444" class="1005" name="zext_ln29_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln29 "/>
</bind>
</comp>

<comp id="449" class="1005" name="w_mid2_v_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="1"/>
<pin id="451" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="w_mid2_v "/>
</bind>
</comp>

<comp id="454" class="1005" name="conv6_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="7"/>
<pin id="456" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="conv6 "/>
</bind>
</comp>

<comp id="459" class="1005" name="ifzero_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="72"/>
<pin id="461" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

<comp id="463" class="1005" name="w_mid2_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="1"/>
<pin id="465" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="w_mid2 "/>
</bind>
</comp>

<comp id="468" class="1005" name="x_assign_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="1"/>
<pin id="470" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="473" class="1005" name="sample_real_addr_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="1"/>
<pin id="475" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sample_real_addr "/>
</bind>
</comp>

<comp id="478" class="1005" name="sample_imag_addr_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="1"/>
<pin id="480" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sample_imag_addr "/>
</bind>
</comp>

<comp id="483" class="1005" name="sample_real_load_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="64" slack="7"/>
<pin id="485" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="sample_real_load "/>
</bind>
</comp>

<comp id="488" class="1005" name="sample_imag_load_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="8"/>
<pin id="490" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="sample_imag_load "/>
</bind>
</comp>

<comp id="493" class="1005" name="tmp_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="4"/>
<pin id="495" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="498" class="1005" name="c_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="2"/>
<pin id="500" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="503" class="1005" name="bitcast_ln34_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="1"/>
<pin id="505" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln34 "/>
</bind>
</comp>

<comp id="508" class="1005" name="xor_ln30_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="1"/>
<pin id="510" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln30 "/>
</bind>
</comp>

<comp id="513" class="1005" name="bitcast_ln34_1_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="64" slack="1"/>
<pin id="515" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln34_1 "/>
</bind>
</comp>

<comp id="518" class="1005" name="s_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="1"/>
<pin id="520" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="523" class="1005" name="mul_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="3"/>
<pin id="525" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="528" class="1005" name="mul3_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="3"/>
<pin id="530" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="mul3 "/>
</bind>
</comp>

<comp id="533" class="1005" name="mul1_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="1"/>
<pin id="535" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="538" class="1005" name="mul2_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="64" slack="1"/>
<pin id="540" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="543" class="1005" name="select_ln21_1_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="64" slack="1"/>
<pin id="545" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln21_1 "/>
</bind>
</comp>

<comp id="548" class="1005" name="add1_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="3"/>
<pin id="550" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

<comp id="553" class="1005" name="select_ln21_2_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="1"/>
<pin id="555" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln21_2 "/>
</bind>
</comp>

<comp id="558" class="1005" name="zext_ln21_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="3"/>
<pin id="560" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln21 "/>
</bind>
</comp>

<comp id="563" class="1005" name="add2_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="1"/>
<pin id="565" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="66" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="66" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="66" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="66" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="163"><net_src comp="60" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="62" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="152" pin=4"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="152" pin=5"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="152" pin=6"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="152" pin=7"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="152" pin=8"/></net>

<net id="171"><net_src comp="64" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="180"><net_src comp="58" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="172" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="42" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="44" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="215" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="50" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="215" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="52" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="54" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="233" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="56" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="256"><net_src comp="248" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="267"><net_src comp="42" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="262" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="281"><net_src comp="56" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="277" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="54" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="300"><net_src comp="277" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="317"><net_src comp="310" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="68" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="319" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="326"><net_src comp="323" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="335"><net_src comp="44" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="336"><net_src comp="327" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="345"><net_src comp="44" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="346"><net_src comp="337" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="350"><net_src comp="347" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="355"><net_src comp="184" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="363"><net_src comp="80" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="366"><net_src comp="360" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="370"><net_src comp="84" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="377"><net_src comp="88" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="380"><net_src comp="374" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="384"><net_src comp="92" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="387"><net_src comp="381" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="391"><net_src comp="96" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="394"><net_src comp="388" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="398"><net_src comp="218" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="224" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="407"><net_src comp="230" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="412"><net_src comp="233" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="417"><net_src comp="236" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="420"><net_src comp="414" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="421"><net_src comp="414" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="425"><net_src comp="242" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="430"><net_src comp="248" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="436"><net_src comp="257" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="441"><net_src comp="262" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="447"><net_src comp="272" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="452"><net_src comp="181" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="457"><net_src comp="181" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="462"><net_src comp="282" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="176" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="471"><net_src comp="176" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="476"><net_src comp="100" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="481"><net_src comp="113" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="486"><net_src comp="107" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="491"><net_src comp="120" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="496"><net_src comp="152" pin="9"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="501"><net_src comp="152" pin="9"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="506"><net_src comp="306" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="511"><net_src comp="313" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="516"><net_src comp="319" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="521"><net_src comp="323" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="526"><net_src comp="176" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="531"><net_src comp="176" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="536"><net_src comp="176" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="541"><net_src comp="176" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="546"><net_src comp="330" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="551"><net_src comp="172" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="556"><net_src comp="340" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="561"><net_src comp="347" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="566"><net_src comp="172" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="356" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp_real | {81 }
	Port: temp_imag | {84 }
 - Input state : 
	Port: dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_27_2 : sample_real | {50 51 }
	Port: dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_27_2 : sample_imag | {50 51 }
	Port: dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_27_2 : ref_4oPi_table_256_V | {23 24 25 }
	Port: dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_27_2 : fourth_order_double_sin_cos_K0_V | {42 43 44 }
	Port: dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_27_2 : fourth_order_double_sin_cos_K1_V | {37 38 39 }
	Port: dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_27_2 : fourth_order_double_sin_cos_K2_V | {37 38 39 }
	Port: dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_27_2 : fourth_order_double_sin_cos_K3_V | {42 43 44 }
	Port: dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_27_2 : fourth_order_double_sin_cos_K4_V | {42 43 44 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln21 : 1
		add_ln21 : 1
		br_ln21 : 2
		icmp_ln27 : 1
		add_ln21_1 : 1
	State 3
		trunc_ln21 : 1
		zext_ln21_1 : 2
		w_mid2_v : 3
	State 4
		trunc_ln29 : 1
		zext_ln29 : 2
		conv6 : 3
	State 5
	State 6
	State 7
	State 8
	State 9
		ifzero : 1
		br_ln27 : 2
		store_ln27 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
		sample_real_addr : 1
		sample_real_load : 2
		sample_imag_addr : 1
		sample_imag_load : 2
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
		mul : 1
	State 59
		xor_ln30 : 1
		mul3 : 1
	State 60
		mul1 : 1
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
		select_ln21_1 : 1
	State 74
	State 75
	State 76
		select_ln21_2 : 1
	State 77
	State 78
	State 79
	State 80
	State 81
		temp_real_addr : 1
		store_ln34 : 2
	State 82
	State 83
	State 84
		store_ln35 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_sin_or_cos_double_s_fu_152 |    54   |  34.936 |   6668  |   5502  |
|----------|--------------------------------|---------|---------|---------|---------|
|   dadd   |           grp_fu_172           |    3    |    0    |   630   |   1141  |
|----------|--------------------------------|---------|---------|---------|---------|
|   dmul   |           grp_fu_176           |    11   |    0    |   342   |   586   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |      select_ln21_3_fu_248      |    0    |    0    |    0    |    9    |
|  select  |       select_ln21_fu_262       |    0    |    0    |    0    |    9    |
|          |      select_ln21_1_fu_330      |    0    |    0    |    0    |    64   |
|          |      select_ln21_2_fu_340      |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|
|    xor   |         xor_ln30_fu_313        |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         add_ln21_fu_224        |    0    |    0    |    0    |    24   |
|    add   |        add_ln21_1_fu_242       |    0    |    0    |    0    |    14   |
|          |         add_ln27_fu_277        |    0    |    0    |    0    |    14   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        icmp_ln21_fu_218        |    0    |    0    |    0    |    13   |
|   icmp   |        icmp_ln27_fu_236        |    0    |    0    |    0    |    11   |
|          |          ifzero_fu_282         |    0    |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|---------|
|  sitodp  |           grp_fu_181           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   trunc  |        trunc_ln21_fu_253       |    0    |    0    |    0    |    0    |
|          |        trunc_ln29_fu_268       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |       zext_ln21_1_fu_257       |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln29_fu_272        |    0    |    0    |    0    |    0    |
|          |          j_cast_fu_301         |    0    |    0    |    0    |    0    |
|          |        zext_ln21_fu_347        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    68   |  34.936 |   7640  |   7526  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      add15_reg_367     |   64   |
|      add1_reg_548      |   64   |
|     add2824_reg_360    |   64   |
|      add2_reg_563      |   64   |
|   add_ln21_1_reg_422   |    9   |
|    add_ln21_reg_399    |   17   |
| bitcast_ln34_1_reg_513 |   64   |
|  bitcast_ln34_reg_503  |   64   |
|        c_reg_498       |   64   |
|      conv6_reg_454     |   64   |
|     i_load_reg_409     |    9   |
|        i_reg_381       |    9   |
|    icmp_ln21_reg_395   |    1   |
|    icmp_ln27_reg_414   |    1   |
|     ifzero_reg_459     |    1   |
| indvar_flatten_reg_388 |   17   |
|     j_load_reg_404     |    9   |
|        j_reg_374       |    9   |
|      mul1_reg_533      |   64   |
|      mul2_reg_538      |   64   |
|      mul3_reg_528      |   64   |
|       mul_reg_523      |   64   |
|         reg_184        |   64   |
|        s_reg_518       |   64   |
|sample_imag_addr_reg_478|    8   |
|sample_imag_load_reg_488|   64   |
|sample_real_addr_reg_473|    8   |
|sample_real_load_reg_483|   64   |
|  select_ln21_1_reg_543 |   64   |
|  select_ln21_2_reg_553 |   64   |
|  select_ln21_3_reg_427 |    9   |
|   select_ln21_reg_438  |    9   |
|       tmp_reg_493      |   64   |
|     w_mid2_reg_463     |   64   |
|    w_mid2_v_reg_449    |   64   |
|    x_assign_reg_468    |   64   |
|    xor_ln30_reg_508    |   64   |
|   zext_ln21_1_reg_433  |   32   |
|    zext_ln21_reg_558   |   64   |
|    zext_ln29_reg_444   |   32   |
+------------------------+--------+
|          Total         |  1716  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_107       |  p0  |   2  |   8  |   16   ||    9    |
|        grp_access_fu_120       |  p0  |   2  |   8  |   16   ||    9    |
| grp_sin_or_cos_double_s_fu_152 |  p2  |   2  |   1  |    2   |
|           grp_fu_172           |  p0  |   4  |  64  |   256  ||    20   |
|           grp_fu_172           |  p1  |   4  |  64  |   256  ||    20   |
|           grp_fu_176           |  p0  |   6  |  64  |   384  ||    31   |
|           grp_fu_176           |  p1  |   5  |  64  |   320  ||    25   |
|           grp_fu_181           |  p0  |   4  |   8  |   32   ||    20   |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |  1282  || 14.2549 ||   134   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   68   |   34   |  7640  |  7526  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   134  |
|  Register |    -   |    -   |  1716  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   68   |   49   |  9356  |  7660  |
+-----------+--------+--------+--------+--------+
