// Seed: 2926351531
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 ();
  always id_1 <= #id_1~|id_1;
  integer id_3;
  wire id_4;
  always @(posedge 1) begin
    id_3 = 1 != id_3;
  end
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4
  );
  always @(posedge id_1 or negedge 1) begin
    id_3 <= 1;
  end
endmodule
