// Seed: 3180841117
module module_0;
  logic [7:0] id_1 = id_1[-1];
  assign module_1.type_25 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input wor id_2,
    input wand id_3
);
  initial id_5 <= id_5;
  bit id_6 = id_5;
  bit id_7;
  bit id_8;
  always begin : LABEL_0
    id_7 <= -1;
  end
  always id_5 = id_8;
  module_0 modCall_1 ();
  bit  id_9 = id_7;
  tri  id_10 = -1;
  wire id_11;
  wire id_12;
  supply1 id_13, id_14 = 1'b0, id_15, id_16 = -1;
  wire id_17, id_18, id_19 = id_15;
endmodule
