CADENCE IHNL01070
$model
16nm/6T/schematic 16nm/6T/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 _sub58
16nm/6T_32x4/schematic 16nm/6T_32x4/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 _sub62
16nm/or32_1x/schematic 16nm/or32_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 or32_1x
16nm/Demux_2e1of4/schematic 16nm/Demux_2e1of4/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 Demux_2e1of4
16nm/6T_32x/schematic 16nm/6T_32x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 _sub60
16nm/6T_4of16Merge/schematic 16nm/6T_4of16Merge/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 _sub71
16nm/6T_SetRead/schematic 16nm/6T_SetRead/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 _sub63
16nm/6T_BANK/schematic 16nm/6T_BANK/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 _sub69
16nm/6T_1of2Merge/schematic 16nm/6T_1of2Merge/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 _sub72
16nm/6T_4x/schematic 16nm/6T_4x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 _sub59
16nm/and_1x/schematic 16nm/and_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 and_1x
16nm/nand_1x/schematic 16nm/nand_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 nand_1x
16nm/Demux_3e1of4/schematic 16nm/Demux_3e1of4/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 Demux_3e1of4
16nm/WCHB/schematic 16nm/WCHB/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 WCHB
16nm/TH44/schematic 16nm/TH44/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 TH44
16nm/nor_1x/schematic 16nm/nor_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 nor_1x
16nm/6T_CONTROL/schematic 16nm/6T_CONTROL/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 _sub68
16nm/6T_1of4Merge/schematic 16nm/6T_1of4Merge/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 _sub70
16nm/6T_AddressMerge/schematic 16nm/6T_AddressMerge/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 _sub73
16nm/TH22/schematic 16nm/TH22/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 TH22
16nm/inv_1x/schematic 16nm/inv_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 inv_1x
16nm/TH22~/schematic 16nm/TH22~/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 _sub66
16nm/and3/schematic 16nm/and3/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 and3
16nm/6T_DEMUX/schematic 16nm/6T_DEMUX/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 _sub65
16nm/or2_1x/schematic 16nm/or2_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 or2_1x
16nm/or4_1x/schematic 16nm/or4_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 or4_1x
16nm/6T_32x_CTRL/schematic 16nm/6T_32x_CTRL/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 _sub61
16nm/TH33/schematic 16nm/TH33/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 TH33
16nm/nand3_1x/schematic 16nm/nand3_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 nand3_1x
16nm/6T_CHUNK/schematic 16nm/6T_CHUNK/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 _sub64
16nm/inv_1xt/schematic 16nm/inv_1xt/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 inv_1xt
16nm/nand4_1x/schematic 16nm/nand4_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 nand4_1x
16nm_Tests/6T_SDP_BANK_Test/schematic 16nm_Tests/6T_SDP_BANK_Test/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/1 _sub75
16nm/and4_1x/schematic 16nm/and4_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 and4_1x
16nm/nor4_1x/schematic 16nm/nor4_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 nor4_1x
16nm/or16_1x/schematic 16nm/or16_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 or16_1x
16nm/6T_SDP_BANK/schematic 16nm/6T_SDP_BANK/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 _sub74
16nm/6T_DATA/schematic 16nm/6T_DATA/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_SDP_BANK_Test_config/0 _sub67
$endmodel
$net
vdd! vdd!
gnd! 0
vcc! vcc!
$endnet
$param
vdd vdd
vcc vcc
$endparam
