#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Jun 24 17:36:21 2016
# Process ID: 27593
# Current directory: /home/josefonseca/Documents/thesis/verilog/sigmoid
# Command line: vivado
# Log file: /home/josefonseca/Documents/thesis/verilog/sigmoid/vivado.log
# Journal file: /home/josefonseca/Documents/thesis/verilog/sigmoid/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
set_property strategy Flow_PerfOptimized_high [get_runs synth_1]
set_property strategy Performance_ExplorePostRoutePhysOpt [get_runs impl_1]
reset_run synth_1
launch_runs impl_1
[Fri Jun 24 17:37:09 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/synth_1/runme.log
[Fri Jun 24 17:37:09 2016] Launched impl_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri Jun 24 17:40:39 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/synth_1/runme.log
[Fri Jun 24 17:40:39 2016] Launched impl_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri Jun 24 17:43:45 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/synth_1/runme.log
[Fri Jun 24 17:43:45 2016] Launched impl_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri Jun 24 17:49:48 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/synth_1/runme.log
[Fri Jun 24 17:49:48 2016] Launched impl_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri Jun 24 17:51:49 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/synth_1/runme.log
[Fri Jun 24 17:51:49 2016] Launched impl_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri Jun 24 17:54:05 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/synth_1/runme.log
[Fri Jun 24 17:54:05 2016] Launched impl_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri Jun 24 17:57:24 2016] Launched synth_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/synth_1/runme.log
[Fri Jun 24 17:57:24 2016] Launched impl_1...
Run output will be captured here: /home/josefonseca/Documents/thesis/verilog/sigmoid/sigm_synth/sigm_synth.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 24 18:01:55 2016...
