// Seed: 2627082751
module module_0 (
    input uwire id_0,
    input tri id_1,
    input wor id_2,
    output tri0 id_3,
    output wor id_4,
    output tri1 id_5,
    input supply1 id_6
);
  genvar id_8;
  wire id_9;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    input supply1 id_2,
    output wand id_3,
    output supply1 id_4
    , id_14,
    input supply0 id_5,
    output wor id_6,
    input tri id_7,
    input wor id_8
    , id_15,
    input tri1 id_9,
    input tri id_10,
    output wand id_11,
    input supply1 id_12
);
  assign id_14 = id_7;
  wire id_16, id_17, id_18, id_19, id_20, id_21;
  supply0 id_22 = 1;
  module_0(
      id_9, id_10, id_8, id_4, id_15, id_11, id_0
  );
  always id_1 <= id_22 - 1'b0 == 1;
endmodule
