s2mm_tb SENT,6,addr=0:data=5
s2mm_tb SENT,8,addr=1:data=7
s2mm_tb SENT,10,addr=2:data=6
s2mm_tb SENT,12,addr=3:data=5
s2mm_tb SENT,14,addr=4:data=4
s2mm_tb SENT,16,addr=5:data=6
s2mm_tb SENT,18,addr=6:data=4
s2mm_tb SENT,20,addr=7:data=8
s2mm_tb SENT,22,addr=8:data=9
                  22 Writing TOP.s2mm.genblk1[0].sram_memory_A addr0=00 din0=00000000000000000000000000000101
s2mm_tb SENT,24,addr=9:data=3
                  24 Writing TOP.s2mm.genblk1[0].sram_memory_A addr0=01 din0=00000000000000000000000000000111
s2mm_tb SENT,26,addr=10:data=7
                  26 Writing TOP.s2mm.genblk1[0].sram_memory_A addr0=10 din0=00000000000000000000000000000110
s2mm_tb SENT,28,addr=11:data=5
                  28 Writing TOP.s2mm.genblk1[0].sram_memory_A addr0=11 din0=00000000000000000000000000000101
s2mm_tb SENT,30,addr=12:data=5
                  30 Writing TOP.s2mm.genblk1[1].sram_memory_A addr0=00 din0=00000000000000000000000000000100
s2mm_tb SENT,32,addr=13:data=9
                  32 Writing TOP.s2mm.genblk1[1].sram_memory_A addr0=01 din0=00000000000000000000000000000110
s2mm_tb SENT,34,addr=14:data=0
                  34 Writing TOP.s2mm.genblk1[1].sram_memory_A addr0=10 din0=00000000000000000000000000000100
s2mm_tb SENT,36,addr=15:data=0
                  36 Writing TOP.s2mm.genblk1[1].sram_memory_A addr0=11 din0=00000000000000000000000000001000
s2mm_tb SENT,38,addr=16:data=0
                  38 Writing TOP.s2mm.genblk1[2].sram_memory_A addr0=00 din0=00000000000000000000000000001001
s2mm_tb SENT,40,addr=17:data=8
                  40 Writing TOP.s2mm.genblk1[2].sram_memory_A addr0=01 din0=00000000000000000000000000000011
s2mm_tb SENT,42,addr=18:data=7
                  42 Writing TOP.s2mm.genblk1[2].sram_memory_A addr0=10 din0=00000000000000000000000000000111
s2mm_tb SENT,44,addr=19:data=8
                  44 Writing TOP.s2mm.genblk1[2].sram_memory_A addr0=11 din0=00000000000000000000000000000101
s2mm_tb SENT,46,addr=20:data=9
                  46 Writing TOP.s2mm.genblk1[3].sram_memory_A addr0=00 din0=00000000000000000000000000000101
s2mm_tb SENT,48,addr=21:data=7
                  48 Writing TOP.s2mm.genblk1[3].sram_memory_A addr0=01 din0=00000000000000000000000000001001
s2mm_tb SENT,50,addr=22:data=4
                  50 Writing TOP.s2mm.genblk1[3].sram_memory_A addr0=10 din0=00000000000000000000000000000000
s2mm_tb SENT,52,addr=23:data=7
                  52 Writing TOP.s2mm.genblk1[3].sram_memory_A addr0=11 din0=00000000000000000000000000000000
s2mm_tb SENT,54,addr=24:data=1
                  54 Writing TOP.s2mm.genblk2[0].sram_memory_B addr0=00 din0=00000000000000000000000000000000
s2mm_tb SENT,56,addr=25:data=6
                  56 Writing TOP.s2mm.genblk2[0].sram_memory_B addr0=01 din0=00000000000000000000000000001000
s2mm_tb SENT,58,addr=26:data=1
                  58 Writing TOP.s2mm.genblk2[0].sram_memory_B addr0=10 din0=00000000000000000000000000000111
s2mm_tb SENT,60,addr=27:data=9
                  60 Writing TOP.s2mm.genblk2[0].sram_memory_B addr0=11 din0=00000000000000000000000000001000
s2mm_tb SENT,62,addr=28:data=5
                  62 Writing TOP.s2mm.genblk2[1].sram_memory_B addr0=00 din0=00000000000000000000000000001001
s2mm_tb SENT,64,addr=29:data=4
                  64 Writing TOP.s2mm.genblk2[1].sram_memory_B addr0=01 din0=00000000000000000000000000000111
s2mm_tb SENT,66,addr=30:data=2
                  66 Writing TOP.s2mm.genblk2[1].sram_memory_B addr0=10 din0=00000000000000000000000000000100
s2mm_tb SENT,68,addr=31:data=7
                  68 Writing TOP.s2mm.genblk2[1].sram_memory_B addr0=11 din0=00000000000000000000000000000111
                  70 Writing TOP.s2mm.genblk2[2].sram_memory_B addr0=00 din0=00000000000000000000000000000001
                  72 Writing TOP.s2mm.genblk2[2].sram_memory_B addr0=01 din0=00000000000000000000000000000110
                  74 Writing TOP.s2mm.genblk2[2].sram_memory_B addr0=10 din0=00000000000000000000000000000001
                  76 Writing TOP.s2mm.genblk2[2].sram_memory_B addr0=11 din0=00000000000000000000000000001001
                  78 Writing TOP.s2mm.genblk2[3].sram_memory_B addr0=00 din0=00000000000000000000000000000101
                  80 Writing TOP.s2mm.genblk2[3].sram_memory_B addr0=01 din0=00000000000000000000000000000100
                  82 Writing TOP.s2mm.genblk2[3].sram_memory_B addr0=10 din0=00000000000000000000000000000010
                  84 Writing TOP.s2mm.genblk2[3].sram_memory_B addr0=11 din0=00000000000000000000000000000111
                  86 Reading TOP.s2mm.genblk1[0].sram_memory_A addr1=00 dout1=00000000000000000000000000000101
                  86 Reading TOP.s2mm.genblk2[0].sram_memory_B addr1=00 dout1=00000000000000000000000000000000
s2mm_tb RECEIVED A[0],88,addr=0:data=5
s2mm_tb RECEIVED B[0],88,addr=0:data=0
                  88 Reading TOP.s2mm.genblk1[0].sram_memory_A addr1=01 dout1=00000000000000000000000000000111
                  88 Reading TOP.s2mm.genblk2[0].sram_memory_B addr1=01 dout1=00000000000000000000000000001000
                  88 Reading TOP.s2mm.genblk1[1].sram_memory_A addr1=00 dout1=00000000000000000000000000000100
                  88 Reading TOP.s2mm.genblk2[1].sram_memory_B addr1=00 dout1=00000000000000000000000000001001
s2mm_tb RECEIVED A[0],90,addr=1:data=7
s2mm_tb RECEIVED B[0],90,addr=1:data=8
s2mm_tb RECEIVED A[1],90,addr=0:data=4
s2mm_tb RECEIVED B[1],90,addr=0:data=9
                  90 Reading TOP.s2mm.genblk1[0].sram_memory_A addr1=10 dout1=00000000000000000000000000000110
                  90 Reading TOP.s2mm.genblk2[0].sram_memory_B addr1=10 dout1=00000000000000000000000000000111
                  90 Reading TOP.s2mm.genblk1[1].sram_memory_A addr1=01 dout1=00000000000000000000000000000110
                  90 Reading TOP.s2mm.genblk1[2].sram_memory_A addr1=00 dout1=00000000000000000000000000001001
                  90 Reading TOP.s2mm.genblk2[1].sram_memory_B addr1=01 dout1=00000000000000000000000000000111
                  90 Reading TOP.s2mm.genblk2[2].sram_memory_B addr1=00 dout1=00000000000000000000000000000001
s2mm_tb RECEIVED A[0],92,addr=2:data=6
s2mm_tb RECEIVED B[0],92,addr=2:data=7
s2mm_tb RECEIVED A[1],92,addr=1:data=6
s2mm_tb RECEIVED B[1],92,addr=1:data=7
s2mm_tb RECEIVED A[2],92,addr=0:data=9
s2mm_tb RECEIVED B[2],92,addr=0:data=1
                  92 Reading TOP.s2mm.genblk1[0].sram_memory_A addr1=11 dout1=00000000000000000000000000000101
                  92 Reading TOP.s2mm.genblk2[0].sram_memory_B addr1=11 dout1=00000000000000000000000000001000
                  92 Reading TOP.s2mm.genblk1[1].sram_memory_A addr1=10 dout1=00000000000000000000000000000100
                  92 Reading TOP.s2mm.genblk1[2].sram_memory_A addr1=01 dout1=00000000000000000000000000000011
                  92 Reading TOP.s2mm.genblk1[3].sram_memory_A addr1=00 dout1=00000000000000000000000000000101
                  92 Reading TOP.s2mm.genblk2[1].sram_memory_B addr1=10 dout1=00000000000000000000000000000100
                  92 Reading TOP.s2mm.genblk2[2].sram_memory_B addr1=01 dout1=00000000000000000000000000000110
                  92 Reading TOP.s2mm.genblk2[3].sram_memory_B addr1=00 dout1=00000000000000000000000000000101
s2mm_tb RECEIVED A[0],94,addr=3:data=5
s2mm_tb RECEIVED B[0],94,addr=3:data=8
s2mm_tb RECEIVED A[1],94,addr=2:data=4
s2mm_tb RECEIVED B[1],94,addr=2:data=4
s2mm_tb RECEIVED A[2],94,addr=1:data=3
s2mm_tb RECEIVED B[2],94,addr=1:data=6
s2mm_tb RECEIVED A[3],94,addr=0:data=5
s2mm_tb RECEIVED B[3],94,addr=0:data=5
                  94 Reading TOP.s2mm.genblk1[0].sram_memory_A addr1=00 dout1=00000000000000000000000000000101
                  94 Reading TOP.s2mm.genblk2[0].sram_memory_B addr1=00 dout1=00000000000000000000000000000000
                  94 Reading TOP.s2mm.genblk1[1].sram_memory_A addr1=11 dout1=00000000000000000000000000001000
                  94 Reading TOP.s2mm.genblk1[2].sram_memory_A addr1=10 dout1=00000000000000000000000000000111
                  94 Reading TOP.s2mm.genblk1[3].sram_memory_A addr1=01 dout1=00000000000000000000000000001001
                  94 Reading TOP.s2mm.genblk2[1].sram_memory_B addr1=11 dout1=00000000000000000000000000000111
                  94 Reading TOP.s2mm.genblk2[2].sram_memory_B addr1=10 dout1=00000000000000000000000000000001
                  94 Reading TOP.s2mm.genblk2[3].sram_memory_B addr1=01 dout1=00000000000000000000000000000100
s2mm_tb RECEIVED A[0],96,addr=0:data=5
s2mm_tb RECEIVED B[0],96,addr=0:data=0
s2mm_tb RECEIVED A[1],96,addr=3:data=8
s2mm_tb RECEIVED B[1],96,addr=3:data=7
s2mm_tb RECEIVED A[2],96,addr=2:data=7
s2mm_tb RECEIVED B[2],96,addr=2:data=1
s2mm_tb RECEIVED A[3],96,addr=1:data=9
s2mm_tb RECEIVED B[3],96,addr=1:data=4
                  96 Reading TOP.s2mm.genblk1[0].sram_memory_A addr1=01 dout1=00000000000000000000000000000111
                  96 Reading TOP.s2mm.genblk2[0].sram_memory_B addr1=01 dout1=00000000000000000000000000001000
                  96 Reading TOP.s2mm.genblk1[1].sram_memory_A addr1=00 dout1=00000000000000000000000000000100
                  96 Reading TOP.s2mm.genblk1[2].sram_memory_A addr1=11 dout1=00000000000000000000000000000101
                  96 Reading TOP.s2mm.genblk1[3].sram_memory_A addr1=10 dout1=00000000000000000000000000000000
                  96 Reading TOP.s2mm.genblk2[1].sram_memory_B addr1=00 dout1=00000000000000000000000000001001
                  96 Reading TOP.s2mm.genblk2[2].sram_memory_B addr1=11 dout1=00000000000000000000000000001001
                  96 Reading TOP.s2mm.genblk2[3].sram_memory_B addr1=10 dout1=00000000000000000000000000000010
s2mm_tb RECEIVED A[0],98,addr=1:data=7
s2mm_tb RECEIVED B[0],98,addr=1:data=8
s2mm_tb RECEIVED A[1],98,addr=0:data=4
s2mm_tb RECEIVED B[1],98,addr=0:data=9
s2mm_tb RECEIVED A[2],98,addr=3:data=5
s2mm_tb RECEIVED B[2],98,addr=3:data=9
s2mm_tb RECEIVED A[3],98,addr=2:data=0
s2mm_tb RECEIVED B[3],98,addr=2:data=2
                  98 Reading TOP.s2mm.genblk1[0].sram_memory_A addr1=10 dout1=00000000000000000000000000000110
                  98 Reading TOP.s2mm.genblk2[0].sram_memory_B addr1=10 dout1=00000000000000000000000000000111
                  98 Reading TOP.s2mm.genblk1[1].sram_memory_A addr1=01 dout1=00000000000000000000000000000110
                  98 Reading TOP.s2mm.genblk1[2].sram_memory_A addr1=00 dout1=00000000000000000000000000001001
                  98 Reading TOP.s2mm.genblk1[3].sram_memory_A addr1=11 dout1=00000000000000000000000000000000
                  98 Reading TOP.s2mm.genblk2[1].sram_memory_B addr1=01 dout1=00000000000000000000000000000111
                  98 Reading TOP.s2mm.genblk2[2].sram_memory_B addr1=00 dout1=00000000000000000000000000000001
                  98 Reading TOP.s2mm.genblk2[3].sram_memory_B addr1=11 dout1=00000000000000000000000000000111
s2mm_tb RECEIVED A[0],100,addr=2:data=6
s2mm_tb RECEIVED B[0],100,addr=2:data=7
s2mm_tb RECEIVED A[1],100,addr=1:data=6
s2mm_tb RECEIVED B[1],100,addr=1:data=7
s2mm_tb RECEIVED A[2],100,addr=0:data=9
s2mm_tb RECEIVED B[2],100,addr=0:data=1
s2mm_tb RECEIVED A[3],100,addr=3:data=0
s2mm_tb RECEIVED B[3],100,addr=3:data=7
                 100 Reading TOP.s2mm.genblk1[0].sram_memory_A addr1=11 dout1=00000000000000000000000000000101
                 100 Reading TOP.s2mm.genblk2[0].sram_memory_B addr1=11 dout1=00000000000000000000000000001000
                 100 Reading TOP.s2mm.genblk1[1].sram_memory_A addr1=10 dout1=00000000000000000000000000000100
                 100 Reading TOP.s2mm.genblk1[2].sram_memory_A addr1=01 dout1=00000000000000000000000000000011
                 100 Reading TOP.s2mm.genblk1[3].sram_memory_A addr1=00 dout1=00000000000000000000000000000101
                 100 Reading TOP.s2mm.genblk2[1].sram_memory_B addr1=10 dout1=00000000000000000000000000000100
                 100 Reading TOP.s2mm.genblk2[2].sram_memory_B addr1=01 dout1=00000000000000000000000000000110
                 100 Reading TOP.s2mm.genblk2[3].sram_memory_B addr1=00 dout1=00000000000000000000000000000101
s2mm_tb RECEIVED A[0],102,addr=3:data=5
s2mm_tb RECEIVED B[0],102,addr=3:data=8
s2mm_tb RECEIVED A[1],102,addr=2:data=4
s2mm_tb RECEIVED B[1],102,addr=2:data=4
s2mm_tb RECEIVED A[2],102,addr=1:data=3
s2mm_tb RECEIVED B[2],102,addr=1:data=6
s2mm_tb RECEIVED A[3],102,addr=0:data=5
s2mm_tb RECEIVED B[3],102,addr=0:data=5
                 102 Reading TOP.s2mm.genblk1[0].sram_memory_A addr1=00 dout1=00000000000000000000000000000101
                 102 Reading TOP.s2mm.genblk2[0].sram_memory_B addr1=00 dout1=00000000000000000000000000000000
                 102 Reading TOP.s2mm.genblk1[1].sram_memory_A addr1=11 dout1=00000000000000000000000000001000
                 102 Reading TOP.s2mm.genblk1[2].sram_memory_A addr1=10 dout1=00000000000000000000000000000111
                 102 Reading TOP.s2mm.genblk1[3].sram_memory_A addr1=01 dout1=00000000000000000000000000001001
                 102 Reading TOP.s2mm.genblk2[1].sram_memory_B addr1=11 dout1=00000000000000000000000000000111
                 102 Reading TOP.s2mm.genblk2[2].sram_memory_B addr1=10 dout1=00000000000000000000000000000001
                 102 Reading TOP.s2mm.genblk2[3].sram_memory_B addr1=01 dout1=00000000000000000000000000000100
