Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb  6 14:36:26 2025
| Host         : DESKTOP-AJ4R02H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RedundantALU_timing_summary_routed.rpt -pb RedundantALU_timing_summary_routed.pb -rpx RedundantALU_timing_summary_routed.rpx -warn_on_violation
| Design       : RedundantALU
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Result1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.603ns  (logic 3.744ns (49.251%)  route 3.858ns (50.749%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.780     0.780 r  A_IBUF[1]_inst/O
                         net (fo=8, routed)           1.403     2.183    A_IBUF[1]
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.097     2.280 r  Result1_OBUF[2]_inst_i_6/O
                         net (fo=5, routed)           0.845     3.125    FaultyALU_entity1/FaultyA[1]
    SLICE_X2Y12          LUT3 (Prop_lut3_I1_O)        0.100     3.225 r  Result1_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.272     3.497    Result1_OBUF[2]_inst_i_4_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I2_O)        0.234     3.731 r  Result1_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.731    Result1_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y12          MUXF7 (Prop_muxf7_I0_O)      0.181     3.912 r  Result1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.338     5.250    Result1_OBUF[2]
    W19                  OBUF (Prop_obuf_I_O)         2.352     7.603 r  Result1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.603    Result1[2]
    W19                                                               r  Result1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Result1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.586ns  (logic 3.570ns (47.061%)  route 4.016ns (52.939%))
  Logic Levels:           6  (IBUF=1 LUT5=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.780     0.780 r  A_IBUF[1]_inst/O
                         net (fo=8, routed)           1.403     2.183    A_IBUF[1]
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.097     2.280 r  Result1_OBUF[2]_inst_i_6/O
                         net (fo=5, routed)           0.845     3.125    FaultyALU_entity1/FaultyA[1]
    SLICE_X2Y12          LUT5 (Prop_lut5_I3_O)        0.097     3.222 r  Result1_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.412     3.634    Result1_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I2_O)        0.097     3.731 r  Result1_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.731    Result1_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y11          MUXF7 (Prop_muxf7_I0_O)      0.156     3.887 r  Result1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.356     5.243    Result1_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         2.343     7.586 r  Result1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.586    Result1[3]
    W18                                                               r  Result1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Result2[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.231ns  (logic 3.528ns (48.786%)  route 3.703ns (51.214%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  A_IBUF[0]_inst/O
                         net (fo=10, routed)          1.627     2.413    A_IBUF[0]
    SLICE_X1Y10          LUT2 (Prop_lut2_I1_O)        0.097     2.510 r  Result2_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.586     3.096    Result2_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I3_O)        0.097     3.193 r  Result2_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.193    Result2_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y10          MUXF7 (Prop_muxf7_I1_O)      0.188     3.381 r  Result2_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.490     4.871    Result2_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         2.360     7.231 r  Result2_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.231    Result2[3]
    P18                                                               r  Result2[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Result2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.939ns  (logic 3.633ns (52.361%)  route 3.306ns (47.639%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  A_IBUF[0]_inst/O
                         net (fo=10, routed)          1.627     2.413    A_IBUF[0]
    SLICE_X1Y10          LUT4 (Prop_lut4_I2_O)        0.097     2.510 r  Result2_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.293     2.803    Result2_OBUF[2]_inst_i_4_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.239     3.042 r  Result2_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.042    Result2_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y10          MUXF7 (Prop_muxf7_I0_O)      0.163     3.205 r  Result2_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.385     4.590    Result2_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         2.349     6.939 r  Result2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.939    Result2[2]
    R18                                                               r  Result2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FaultLocation[0]
                            (input port)
  Destination:            Result1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.875ns  (logic 3.511ns (51.077%)  route 3.363ns (48.923%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  FaultLocation[0] (IN)
                         net (fo=0)                   0.000     0.000    FaultLocation[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  FaultLocation_IBUF[0]_inst/O
                         net (fo=13, routed)          1.464     2.264    FaultLocation_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.097     2.361 r  Result1_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           0.557     2.918    Result1_OBUF[1]_inst_i_4_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I2_O)        0.097     3.015 r  Result1_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.015    Result1_OBUF[1]_inst_i_2_n_0
    SLICE_X1Y12          MUXF7 (Prop_muxf7_I0_O)      0.163     3.178 r  Result1_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.343     4.521    Result1_OBUF[1]
    T17                  OBUF (Prop_obuf_I_O)         2.354     6.875 r  Result1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.875    Result1[1]
    T17                                                               r  Result1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Result2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.639ns  (logic 3.395ns (51.136%)  route 3.244ns (48.864%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  A_IBUF[0]_inst/O
                         net (fo=10, routed)          1.803     2.588    A_IBUF[0]
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.097     2.685 r  Result2_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.685    Result2_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y12          MUXF7 (Prop_muxf7_I0_O)      0.163     2.848 r  Result2_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.441     4.289    Result2_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         2.349     6.639 r  Result2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.639    Result2[1]
    U19                                                               r  Result2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FaultLocation[1]
                            (input port)
  Destination:            Result1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.433ns  (logic 3.202ns (49.765%)  route 3.232ns (50.235%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  FaultLocation[1] (IN)
                         net (fo=0)                   0.000     0.000    FaultLocation[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.783     0.783 r  FaultLocation_IBUF[1]_inst/O
                         net (fo=13, routed)          1.418     2.200    FaultLocation_IBUF[1]
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.097     2.297 r  Result1_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.492     2.790    FaultyALU_entity1/FaultyB[0]
    SLICE_X2Y12          LUT5 (Prop_lut5_I4_O)        0.097     2.887 r  Result1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.322     4.208    Result1_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         2.225     6.433 r  Result1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.433    Result1[0]
    T18                                                               r  Result1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Result2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.845ns  (logic 3.116ns (53.318%)  route 2.728ns (46.682%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    U15                  IBUF (Prop_ibuf_I_O)         0.794     0.794 r  B_IBUF[0]_inst/O
                         net (fo=6, routed)           1.279     2.072    B_IBUF[0]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.097     2.169 r  Result2_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.450     3.619    Result2_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         2.225     5.845 r  Result2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.845    Result2[0]
    V19                                                               r  Result2[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Operation[0]
                            (input port)
  Destination:            Result2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.339ns (60.382%)  route 0.879ns (39.618%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Operation[0] (IN)
                         net (fo=0)                   0.000     0.000    Operation[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  Operation_IBUF[0]_inst/O
                         net (fo=8, routed)           0.437     0.612    Operation_IBUF[0]
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.045     0.657 r  Result2_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.442     1.099    Result2_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         1.119     2.218 r  Result2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.218    Result2[0]
    V19                                                               r  Result2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Operation[1]
                            (input port)
  Destination:            Result2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.437ns (63.973%)  route 0.809ns (36.027%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Operation[1] (IN)
                         net (fo=0)                   0.000     0.000    Operation[1]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  Operation_IBUF[1]_inst/O
                         net (fo=8, routed)           0.349     0.504    Operation_IBUF[1]
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.045     0.549 r  Result2_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.549    Result2_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y12          MUXF7 (Prop_muxf7_I0_O)      0.062     0.611 r  Result2_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.460     1.072    Result2_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         1.174     2.246 r  Result2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.246    Result2[1]
    U19                                                               r  Result2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FaultLocation[3]
                            (input port)
  Destination:            Result1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.376ns (59.793%)  route 0.925ns (40.207%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  FaultLocation[3] (IN)
                         net (fo=0)                   0.000     0.000    FaultLocation[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  FaultLocation_IBUF[3]_inst/O
                         net (fo=13, routed)          0.477     0.644    FaultLocation_IBUF[3]
    SLICE_X2Y12          LUT5 (Prop_lut5_I0_O)        0.045     0.689 r  Result1_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.061     0.749    FaultyALU_entity1/FaultyA[0]
    SLICE_X2Y12          LUT5 (Prop_lut5_I3_O)        0.045     0.794 r  Result1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.388     1.182    Result1_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         1.119     2.301 r  Result1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.301    Result1[0]
    T18                                                               r  Result1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Operation[0]
                            (input port)
  Destination:            Result2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.456ns (62.836%)  route 0.861ns (37.164%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Operation[0] (IN)
                         net (fo=0)                   0.000     0.000    Operation[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  Operation_IBUF[0]_inst/O
                         net (fo=8, routed)           0.430     0.605    Operation_IBUF[0]
    SLICE_X0Y10          LUT5 (Prop_lut5_I1_O)        0.045     0.650 r  Result2_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.650    Result2_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y10          MUXF7 (Prop_muxf7_I0_O)      0.062     0.712 r  Result2_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.431     1.143    Result2_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         1.174     2.317 r  Result2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.317    Result2[2]
    R18                                                               r  Result2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FaultLocation[3]
                            (input port)
  Destination:            Result1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.503ns (62.893%)  route 0.887ns (37.107%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  FaultLocation[3] (IN)
                         net (fo=0)                   0.000     0.000    FaultLocation[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  FaultLocation_IBUF[3]_inst/O
                         net (fo=13, routed)          0.416     0.583    FaultLocation_IBUF[3]
    SLICE_X2Y11          LUT6 (Prop_lut6_I5_O)        0.045     0.628 r  Result1_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.053     0.682    Result1_OBUF[3]_inst_i_8_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I3_O)        0.045     0.727 r  Result1_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     0.727    Result1_OBUF[3]_inst_i_4_n_0
    SLICE_X2Y11          MUXF7 (Prop_muxf7_I1_O)      0.064     0.791 r  Result1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.417     1.208    Result1_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         1.182     2.389 r  Result1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.389    Result1[3]
    W18                                                               r  Result1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FaultLocation[1]
                            (input port)
  Destination:            Result1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.436ns  (logic 1.480ns (60.747%)  route 0.956ns (39.253%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  FaultLocation[1] (IN)
                         net (fo=0)                   0.000     0.000    FaultLocation[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  FaultLocation_IBUF[1]_inst/O
                         net (fo=13, routed)          0.447     0.610    FaultLocation_IBUF[1]
    SLICE_X1Y11          LUT5 (Prop_lut5_I1_O)        0.045     0.655 r  Result1_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.121     0.776    FaultyALU_entity1/FaultInjector_entity/FaultyOp__28[2]
    SLICE_X1Y12          MUXF7 (Prop_muxf7_S_O)       0.093     0.869 r  Result1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.388     1.257    Result1_OBUF[2]
    W19                  OBUF (Prop_obuf_I_O)         1.179     2.436 r  Result1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.436    Result1[2]
    W19                                                               r  Result1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Result2[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.471ns (60.182%)  route 0.973ns (39.818%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  B_IBUF[3]_inst/O
                         net (fo=3, routed)           0.492     0.657    B_IBUF[3]
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.045     0.702 r  Result2_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.702    Result2_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y10          MUXF7 (Prop_muxf7_I1_O)      0.074     0.776 r  Result2_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.481     1.257    Result2_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         1.187     2.444 r  Result2_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.444    Result2[3]
    P18                                                               r  Result2[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FaultLocation[3]
                            (input port)
  Destination:            Result1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.454ns  (logic 1.498ns (61.040%)  route 0.956ns (38.960%))
  Logic Levels:           5  (IBUF=1 LUT5=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  FaultLocation[3] (IN)
                         net (fo=0)                   0.000     0.000    FaultLocation[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  FaultLocation_IBUF[3]_inst/O
                         net (fo=13, routed)          0.385     0.552    FaultLocation_IBUF[3]
    SLICE_X1Y11          LUT5 (Prop_lut5_I1_O)        0.045     0.597 r  Result1_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.175     0.771    FaultyALU_entity1/FaultInjector_entity/FaultyOp__28[0]
    SLICE_X1Y12          LUT5 (Prop_lut5_I1_O)        0.045     0.816 r  Result1_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.816    Result1_OBUF[1]_inst_i_2_n_0
    SLICE_X1Y12          MUXF7 (Prop_muxf7_I0_O)      0.062     0.878 r  Result1_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.397     1.275    Result1_OBUF[1]
    T17                  OBUF (Prop_obuf_I_O)         1.179     2.454 r  Result1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.454    Result1[1]
    T17                                                               r  Result1[1] (OUT)
  -------------------------------------------------------------------    -------------------





