GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\dd-23-24-midsem\q1-implementation\src\main.v'
Analyzing Verilog file 'C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\dd-23-24-midsem\q1-implementation\src\jk_flipflop.v'
Analyzing Verilog file 'C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\dd-23-24-midsem\q1-implementation\src\mux_4ip.v'
Analyzing Verilog file 'C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\dd-23-24-midsem\q1-implementation\src\t_flipflop.v'
Analyzing Verilog file 'C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\dd-23-24-midsem\q1-implementation\src\gowin_osc\gowin_osc.v'
Analyzing Verilog file 'C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\dd-23-24-midsem\q1-implementation\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\dd-23-24-midsem\q1-implementation\src\gowin_clkdiv\gowin_clkdiv.v'
Compiling module 'main'("C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\dd-23-24-midsem\q1-implementation\src\main.v":1)
WARN  (EX3780) : Using initial value of 'reset_reg' since it is never assigned("C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\dd-23-24-midsem\q1-implementation\src\main.v":17)
Compiling module 'Gowin_OSC'("C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\dd-23-24-midsem\q1-implementation\src\gowin_osc\gowin_osc.v":10)
Compiling module 'Gowin_rPLL'("C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\dd-23-24-midsem\q1-implementation\src\gowin_rpll\gowin_rpll.v":10)
Compiling module 'Gowin_CLKDIV'("C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\dd-23-24-midsem\q1-implementation\src\gowin_clkdiv\gowin_clkdiv.v":10)
Compiling module 'mux_4ip'("C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\dd-23-24-midsem\q1-implementation\src\mux_4ip.v":1)
Compiling module 'jk_flipflop'("C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\dd-23-24-midsem\q1-implementation\src\jk_flipflop.v":1)
Compiling module 't_flipflop'("C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\dd-23-24-midsem\q1-implementation\src\t_flipflop.v":1)
NOTE  (EX0101) : Current top module is "main"
WARN  (EX0211) : The output port "led[2]" of module "main" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\dd-23-24-midsem\q1-implementation\src\main.v":4)
WARN  (EX0211) : The output port "led[1]" of module "main" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\dd-23-24-midsem\q1-implementation\src\main.v":4)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "mux_4ip" instantiated to "mux1" is swept in optimizing("C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\dd-23-24-midsem\q1-implementation\src\main.v":81)
[95%] Generate netlist file "C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\dd-23-24-midsem\q1-implementation\impl\gwsynthesis\q1-implementation.vg" completed
WARN  (CK3000) : The clock "osc/osc_inst/OSCOUT.default_clk"'s frequency does not match pll/rpll_inst's param "FCLKIN = "3.125""
[100%] Generate report file "C:\Users\prana\Desktop\4-Personal_Projects\FPGA\fpga-code\dd-23-24-midsem\q1-implementation\impl\gwsynthesis\q1-implementation_syn.rpt.html" completed
GowinSynthesis finish
