

================================================================
== Vivado HLS Report for 'example_Block_codeRepl960_proc'
================================================================
* Date:           Mon Sep 02 14:50:51 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        example_hls
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku060-ffva1156-1l-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.60|      3.49|        0.57|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|   16|    4|   16|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+-----------------------------+-----+-----+-----+-----+---------+
        |                                            |                             |  Latency  |  Interval | Pipeline|
        |                  Instance                  |            Module           | min | max | min | max |   Type  |
        +--------------------------------------------+-----------------------------+-----+-----+-----+-----+---------+
        |stg_414_example_axi_stream_pass_alt_fu_895  |example_axi_stream_pass_alt  |    0|    0|    0|    0|   none  |
        +--------------------------------------------+-----------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    4|    4|         2|          -|          -|      2|    no    |
        |- Loop 2  |    1|    2|         1|          -|          -| 1 ~ 2 |    no    |
        |- Loop 3  |    4|    4|         2|          -|          -|      2|    no    |
        |- Loop 4  |    1|    2|         1|          -|          -| 1 ~ 2 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     153|
|FIFO             |       60|      -|    1200|    1192|
|Instance         |        -|      -|       2|       5|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|    3394|
|Register         |        -|      -|     379|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       60|      0|    1581|    4744|
+-----------------+---------+-------+--------+--------+
|Available        |     2160|   2760|  663360|  331680|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        2|      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------------------+-----------------------------+---------+-------+---+----+
    |                  Instance                  |            Module           | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------------------------+-----------------------------+---------+-------+---+----+
    |stg_414_example_axi_stream_pass_alt_fu_895  |example_axi_stream_pass_alt  |        0|      0|  2|   5|
    +--------------------------------------------+-----------------------------+---------+-------+---+----+
    |Total                                       |                             |        0|      0|  2|   5|
    +--------------------------------------------+-----------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------------------------------------------+---------+-----+-----+------+-----+---------+
    |                            Name                            | BRAM_18K|  FF | LUT | Depth| Bits| Size:D*B|
    +------------------------------------------------------------+---------+-----+-----+------+-----+---------+
    |merger_host_0_V_data_V_merger_host_0_V_data_V_fifo_U        |       15|  272|  182|    16|  256|     4096|
    |merger_host_0_V_id_V_merger_host_0_V_id_V_fifo_U            |        0|    7|   20|    16|    3|       48|
    |merger_host_0_V_keep_V_merger_host_0_V_keep_V_fifo_U        |        0|    7|   48|    16|   32|      512|
    |merger_host_0_V_last_V_merger_host_0_V_last_V_fifo_U        |        0|    7|   20|    16|    1|       16|
    |merger_host_0_V_user_V_merger_host_0_V_user_V_fifo_U        |        0|    7|   28|    16|   12|      192|
    |merger_host_1_V_data_V_merger_host_1_V_data_V_fifo_U        |       15|  272|  182|    16|  256|     4096|
    |merger_host_1_V_id_V_merger_host_1_V_id_V_fifo_U            |        0|    7|   20|    16|    3|       48|
    |merger_host_1_V_keep_V_merger_host_1_V_keep_V_fifo_U        |        0|    7|   48|    16|   32|      512|
    |merger_host_1_V_last_V_merger_host_1_V_last_V_fifo_U        |        0|    7|   20|    16|    1|       16|
    |merger_host_1_V_user_V_merger_host_1_V_user_V_fifo_U        |        0|    7|   28|    16|   12|      192|
    |merger_network_0_V_data_V_merger_network_0_V_data_V_fifo_U  |       15|  272|  182|    16|  256|     4096|
    |merger_network_0_V_id_V_merger_network_0_V_id_V_fifo_U      |        0|    7|   20|    16|    3|       48|
    |merger_network_0_V_keep_V_merger_network_0_V_keep_V_fifo_U  |        0|    7|   48|    16|   32|      512|
    |merger_network_0_V_last_V_merger_network_0_V_last_V_fifo_U  |        0|    7|   20|    16|    1|       16|
    |merger_network_0_V_user_V_merger_network_0_V_user_V_fifo_U  |        0|    7|   28|    16|   12|      192|
    |merger_network_1_V_data_V_merger_network_1_V_data_V_fifo_U  |       15|  272|  182|    16|  256|     4096|
    |merger_network_1_V_id_V_merger_network_1_V_id_V_fifo_U      |        0|    7|   20|    16|    3|       48|
    |merger_network_1_V_keep_V_merger_network_1_V_keep_V_fifo_U  |        0|    7|   48|    16|   32|      512|
    |merger_network_1_V_last_V_merger_network_1_V_last_V_fifo_U  |        0|    7|   20|    16|    1|       16|
    |merger_network_1_V_user_V_merger_network_1_V_user_V_fifo_U  |        0|    7|   28|    16|   12|      192|
    +------------------------------------------------------------+---------+-----+-----+------+-----+---------+
    |Total                                                       |       60| 1200| 1192|   320| 1216|    19456|
    +------------------------------------------------------------+---------+-----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_1591_p2                             |     +    |      0|  0|   2|           2|           1|
    |i_fu_1442_p2                               |     +    |      0|  0|   2|           2|           1|
    |k_1_fu_1540_p2                             |     +    |      0|  0|   2|           2|           1|
    |k_fu_1391_p2                               |     +    |      0|  0|   2|           2|           1|
    |tempCtr_1_fu_1606_p2                       |     +    |      0|  0|   3|           3|           3|
    |tempCtr_fu_1457_p2                         |     +    |      0|  0|   3|           3|           3|
    |tmp_21_fu_1452_p2                          |     +    |      0|  0|   2|           2|           2|
    |tmp_29_fu_1601_p2                          |     +    |      0|  0|   2|           2|           2|
    |tmp_8_fu_1159_p2                           |     +    |      0|  0|  16|          16|           1|
    |ap_sig_1084                                |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1088                                |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1098                                |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1102                                |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1186                                |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1205                                |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1861                                |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1862                                |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1864                                |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1871                                |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1873                                |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1877                                |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1880                                |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1902                                |    and   |      0|  0|   1|           1|           1|
    |ap_sig_203                                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_204                                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_209                                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_210                                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_214                                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_215                                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_219                                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_312                                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_369                                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_416                                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_482                                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_520                                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_592                                 |    and   |      0|  0|   1|           1|           1|
    |grp_nbreadreq_fu_316_p7                    |    and   |      0|  0|   1|           1|           0|
    |grp_nbreadreq_fu_374_p7                    |    and   |      0|  0|   1|           1|           0|
    |grp_nbreadreq_fu_432_p7                    |    and   |      0|  0|   1|           1|           1|
    |grp_nbreadreq_fu_443_p7                    |    and   |      0|  0|   1|           1|           1|
    |grp_nbreadreq_fu_491_p7                    |    and   |      0|  0|   1|           1|           1|
    |grp_nbreadreq_fu_502_p7                    |    and   |      0|  0|   1|           1|           1|
    |merger_host_0_V_id_V1_status               |    and   |      0|  0|   1|           1|           1|
    |merger_host_1_V_id_V1_status               |    and   |      0|  0|   1|           1|           1|
    |merger_network_0_V_id_V1_status            |    and   |      0|  0|   1|           1|           1|
    |merger_network_1_V_id_V1_status            |    and   |      0|  0|   1|           1|           1|
    |exitcond_i1_fu_1534_p2                     |   icmp   |      0|  0|   2|           2|           3|
    |exitcond_i_fu_1385_p2                      |   icmp   |      0|  0|   2|           2|           3|
    |icmp1_fu_1621_p2                           |   icmp   |      0|  0|   1|           2|           1|
    |icmp_fu_1472_p2                            |   icmp   |      0|  0|   1|           2|           1|
    |tmp_10_fu_1330_p2                          |   icmp   |      0|  0|   3|           8|           5|
    |tmp_5_fu_1205_p2                           |   icmp   |      0|  0|   6|          16|          12|
    |tmp_7_fu_1314_p2                           |   icmp   |      0|  0|   6|          16|          12|
    |tmp_9_fu_1175_p2                           |   icmp   |      0|  0|   6|          16|          13|
    |tmp_s_fu_1221_p2                           |   icmp   |      0|  0|   3|           8|           5|
    |ap_sig_1069                                |    or    |      0|  0|   1|           1|           1|
    |ap_sig_147                                 |    or    |      0|  0|   1|           1|           1|
    |ap_sig_258                                 |    or    |      0|  0|   1|           1|           1|
    |ap_sig_269                                 |    or    |      0|  0|   1|           1|           1|
    |ap_sig_282                                 |    or    |      0|  0|   1|           1|           1|
    |ap_sig_291                                 |    or    |      0|  0|   1|           1|           1|
    |ap_sig_309                                 |    or    |      0|  0|   1|           1|           1|
    |ap_sig_407                                 |    or    |      0|  0|   1|           1|           1|
    |ap_sig_442                                 |    or    |      0|  0|   1|           1|           1|
    |ap_sig_451                                 |    or    |      0|  0|   1|           1|           1|
    |ap_sig_510                                 |    or    |      0|  0|   1|           1|           1|
    |ap_sig_511                                 |    or    |      0|  0|   1|           1|           1|
    |ap_sig_540                                 |    or    |      0|  0|   1|           1|           1|
    |ap_sig_597                                 |    or    |      0|  0|   1|           1|           1|
    |ap_sig_623                                 |    or    |      0|  0|   1|           1|           1|
    |ap_sig_640                                 |    or    |      0|  0|   1|           1|           1|
    |p_tmp_8_fu_1181_p3                         |  select  |      0|  0|  16|           1|           1|
    |stream_empty_0_0954_stream_emp_fu_1417_p3  |  select  |      0|  0|   1|           1|           1|
    |stream_empty_110_0_stream_empt_fu_1410_p3  |  select  |      0|  0|   1|           1|           1|
    |stream_empty_1_0_0952_stream_e_fu_1566_p3  |  select  |      0|  0|   1|           1|           1|
    |stream_empty_1_1_0_stream_empt_fu_1559_p3  |  select  |      0|  0|   1|           1|           1|
    |stream_empty_1_load_phi_fu_1645_p3         |  select  |      0|  0|   1|           1|           1|
    |stream_empty_load_phi_fu_1496_p3           |  select  |      0|  0|   1|           1|           1|
    |tmp_16_fu_1484_p3                          |  select  |      0|  0|   2|           1|           2|
    |tmp_32_fu_1633_p3                          |  select  |      0|  0|   2|           1|           2|
    |stream_empty_1_1_fu_1553_p2                |    xor   |      0|  0|   2|           1|           2|
    |stream_empty_1_fu_1404_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp_11_fu_1478_p2                          |    xor   |      0|  0|   3|           2|           3|
    |tmp_31_fu_1627_p2                          |    xor   |      0|  0|   3|           2|           3|
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                      |          |      0|  0| 153|         174|         142|
    +-------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |DetectState                       |    2|          2|    2|          4|
    |DetectState_1                     |    2|          2|    2|          4|
    |ap_NS_fsm                         |    4|         11|    1|         11|
    |ap_sig_ioackin_sbu2prt_cx_TREADY  |    1|          2|    1|          2|
    |ap_sig_ioackin_sbu2prt_nw_TREADY  |    1|          2|    1|          2|
    |i_op_assign_1_reg_774             |    2|          2|    2|          4|
    |i_op_assign_reg_634               |    2|          2|    2|          4|
    |k_0_i1_reg_754                    |    2|          2|    2|          4|
    |k_0_i_reg_614                     |    2|          2|    2|          4|
    |merger_host_0_V_data_V_din        |  256|          3|  256|        768|
    |merger_host_1_V_data_V_din        |  256|          4|  256|       1024|
    |merger_network_0_V_data_V_din     |  256|          4|  256|       1024|
    |merger_network_1_V_data_V_din     |  256|          3|  256|        768|
    |mlx2sbu_TDATA_blk_n               |    1|          2|    1|          2|
    |prt_cx2sbu_TDATA_blk_n            |    1|          2|    1|          2|
    |prt_nw2sbu_TDATA_blk_n            |    1|          2|    1|          2|
    |reply_1_loc_phi_fu_585_p4         |    1|          3|    1|          3|
    |reply_loc_phi_fu_553_p4           |    1|          3|    1|          3|
    |sbu2mlx_TDATA_blk_n               |    1|          2|    1|          2|
    |sbu2prt_cx_TDATA                  |  256|          3|  256|        768|
    |sbu2prt_cx_TDATA_blk_n            |    1|          2|    1|          2|
    |sbu2prt_cx_TID                    |    3|          3|    3|          9|
    |sbu2prt_cx_TKEEP                  |   32|          3|   32|         96|
    |sbu2prt_cx_TLAST                  |    1|          3|    1|          3|
    |sbu2prt_cx_TUSER                  |   12|          3|   12|         36|
    |sbu2prt_nw_TDATA                  |  256|          3|  256|        768|
    |sbu2prt_nw_TDATA_blk_n            |    1|          2|    1|          2|
    |sbu2prt_nw_TID                    |    3|          3|    3|          9|
    |sbu2prt_nw_TKEEP                  |   32|          3|   32|         96|
    |sbu2prt_nw_TLAST                  |    1|          3|    1|          3|
    |sbu2prt_nw_TUSER                  |   12|          3|   12|         36|
    |storemerge_i9_phi_fu_606_p4       |    2|          3|    2|          6|
    |storemerge_i_phi_fu_574_p4        |    2|          3|    2|          6|
    |tmp_15_reg_695                    |    1|          2|    1|          2|
    |tmp_22_reg_625                    |    1|          2|    1|          2|
    |tmp_25_reg_885                    |    1|          2|    1|          2|
    |tmp_34_reg_765                    |    1|          2|    1|          2|
    |tmp_data_V_10_phi_fu_747_p4       |  256|          3|  256|        768|
    |tmp_data_V_13_phi_fu_688_p4       |  256|          3|  256|        768|
    |tmp_data_V_16_reg_875             |  256|          2|  256|        512|
    |tmp_data_V_19_phi_fu_828_p4       |  256|          3|  256|        768|
    |tmp_data_V_1_phi_fu_563_p4        |  256|          3|  256|        768|
    |tmp_data_V_7_phi_fu_595_p4        |  256|          3|  256|        768|
    |tmp_id_V_12_phi_fu_717_p4         |    3|          3|    3|          9|
    |tmp_id_V_15_phi_fu_658_p4         |    3|          3|    3|          9|
    |tmp_id_V_18_reg_845               |    3|          2|    3|          6|
    |tmp_id_V_21_phi_fu_798_p4         |    3|          3|    3|          9|
    |tmp_keep_V_12_phi_fu_737_p4       |   32|          3|   32|         96|
    |tmp_keep_V_15_phi_fu_678_p4       |   32|          3|   32|         96|
    |tmp_keep_V_18_reg_865             |   32|          2|   32|         64|
    |tmp_keep_V_21_phi_fu_818_p4       |   32|          3|   32|         96|
    |tmp_last_V_12_phi_fu_727_p4       |    1|          3|    1|          3|
    |tmp_last_V_15_phi_fu_668_p4       |    1|          3|    1|          3|
    |tmp_last_V_18_reg_855             |    1|          2|    1|          2|
    |tmp_last_V_21_phi_fu_808_p4       |    1|          3|    1|          3|
    |tmp_user_V_12_phi_fu_707_p4       |   12|          3|   12|         36|
    |tmp_user_V_15_phi_fu_648_p4       |   12|          3|   12|         36|
    |tmp_user_V_18_reg_835             |   12|          2|   12|         24|
    |tmp_user_V_21_phi_fu_788_p4       |   12|          3|   12|         36|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             | 3394|        164| 3391|      10365|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |DetectState                       |    2|   0|    2|          0|
    |DetectState_1                     |    2|   0|    2|          0|
    |ap_CS_fsm                         |   10|   0|   10|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_reg_ioackin_sbu2prt_cx_TREADY  |    1|   0|    1|          0|
    |ap_reg_ioackin_sbu2prt_nw_TREADY  |    1|   0|    1|          0|
    |count_V                           |   16|   0|   16|          0|
    |i_op_assign_1_reg_774             |    2|   0|    2|          0|
    |i_op_assign_reg_634               |    2|   0|    2|          0|
    |k_0_i1_reg_754                    |    2|   0|    2|          0|
    |k_0_i_reg_614                     |    2|   0|    2|          0|
    |k_1_reg_1983                      |    2|   0|    2|          0|
    |k_reg_1894                        |    2|   0|    2|          0|
    |mergeState                        |    1|   0|    1|          0|
    |mergeState_1                      |    1|   0|    1|          0|
    |mergeState_1_load_reg_1934        |    1|   0|    1|          0|
    |mergeState_load_reg_1865          |    1|   0|    1|          0|
    |reply                             |    1|   0|    1|          0|
    |reply_1                           |    1|   0|    1|          0|
    |streamSource_V                    |    2|   0|    2|          0|
    |streamSource_V_1                  |    2|   0|    2|          0|
    |streamSource_V_1_load_reg_1869    |    2|   0|    2|          0|
    |streamSource_V_load_reg_1938      |    2|   0|    2|          0|
    |stream_empty_0_s_fu_300           |    1|   0|    1|          0|
    |stream_empty_110_s_fu_304         |    1|   0|    1|          0|
    |stream_empty_1_0_s_fu_308         |    1|   0|    1|          0|
    |stream_empty_1_1_s_fu_312         |    1|   0|    1|          0|
    |tmp_12_reg_1887                   |    1|   0|    1|          0|
    |tmp_13_cast_reg_1915              |    2|   0|    3|          1|
    |tmp_15_reg_695                    |    1|   0|    1|          0|
    |tmp_17_reg_1899                   |    1|   0|    1|          0|
    |tmp_22_reg_625                    |    1|   0|    1|          0|
    |tmp_25_reg_885                    |    1|   0|    1|          0|
    |tmp_33_reg_1956                   |    1|   0|    1|          0|
    |tmp_34_reg_765                    |    1|   0|    1|          0|
    |tmp_35_reg_1988                   |    1|   0|    1|          0|
    |tmp_37_cast_reg_2004              |    2|   0|    3|          1|
    |tmp_data_V_16_reg_875             |  256|   0|  256|          0|
    |tmp_id_V_18_reg_845               |    3|   0|    3|          0|
    |tmp_keep_V_18_reg_865             |   32|   0|   32|          0|
    |tmp_last_V_18_reg_855             |    1|   0|    1|          0|
    |tmp_user_V_18_reg_835             |   12|   0|   12|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  379|   0|  381|          2|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | example_Block_codeRepl960_proc | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | example_Block_codeRepl960_proc | return value |
|ap_start           |  in |    1| ap_ctrl_hs | example_Block_codeRepl960_proc | return value |
|ap_done            | out |    1| ap_ctrl_hs | example_Block_codeRepl960_proc | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | example_Block_codeRepl960_proc | return value |
|ap_idle            | out |    1| ap_ctrl_hs | example_Block_codeRepl960_proc | return value |
|ap_ready           | out |    1| ap_ctrl_hs | example_Block_codeRepl960_proc | return value |
|prt_nw2sbu_TDATA   |  in |  256|    axis    |       prt_nw2sbu_V_data_V      |    pointer   |
|prt_nw2sbu_TVALID  |  in |    1|    axis    |       prt_nw2sbu_V_user_V      |    pointer   |
|prt_nw2sbu_TREADY  | out |    1|    axis    |       prt_nw2sbu_V_user_V      |    pointer   |
|prt_nw2sbu_TUSER   |  in |   12|    axis    |       prt_nw2sbu_V_user_V      |    pointer   |
|prt_nw2sbu_TKEEP   |  in |   32|    axis    |       prt_nw2sbu_V_keep_V      |    pointer   |
|prt_nw2sbu_TLAST   |  in |    1|    axis    |       prt_nw2sbu_V_last_V      |    pointer   |
|prt_nw2sbu_TID     |  in |    3|    axis    |        prt_nw2sbu_V_id_V       |    pointer   |
|prt_cx2sbu_TDATA   |  in |  256|    axis    |       prt_cx2sbu_V_data_V      |    pointer   |
|prt_cx2sbu_TVALID  |  in |    1|    axis    |       prt_cx2sbu_V_user_V      |    pointer   |
|prt_cx2sbu_TREADY  | out |    1|    axis    |       prt_cx2sbu_V_user_V      |    pointer   |
|prt_cx2sbu_TUSER   |  in |   12|    axis    |       prt_cx2sbu_V_user_V      |    pointer   |
|prt_cx2sbu_TKEEP   |  in |   32|    axis    |       prt_cx2sbu_V_keep_V      |    pointer   |
|prt_cx2sbu_TLAST   |  in |    1|    axis    |       prt_cx2sbu_V_last_V      |    pointer   |
|prt_cx2sbu_TID     |  in |    3|    axis    |        prt_cx2sbu_V_id_V       |    pointer   |
|mlx2sbu_TDATA      |  in |  256|    axis    |        mlx2sbu_V_data_V        |    pointer   |
|mlx2sbu_TVALID     |  in |    1|    axis    |        mlx2sbu_V_user_V        |    pointer   |
|mlx2sbu_TREADY     | out |    1|    axis    |        mlx2sbu_V_user_V        |    pointer   |
|mlx2sbu_TUSER      |  in |   12|    axis    |        mlx2sbu_V_user_V        |    pointer   |
|mlx2sbu_TKEEP      |  in |   32|    axis    |        mlx2sbu_V_keep_V        |    pointer   |
|mlx2sbu_TLAST      |  in |    1|    axis    |        mlx2sbu_V_last_V        |    pointer   |
|mlx2sbu_TID        |  in |    3|    axis    |         mlx2sbu_V_id_V         |    pointer   |
|sbu2mlx_TDATA      | out |  256|    axis    |        sbu2mlx_V_data_V        |    pointer   |
|sbu2mlx_TVALID     | out |    1|    axis    |        sbu2mlx_V_user_V        |    pointer   |
|sbu2mlx_TREADY     |  in |    1|    axis    |        sbu2mlx_V_user_V        |    pointer   |
|sbu2mlx_TUSER      | out |   12|    axis    |        sbu2mlx_V_user_V        |    pointer   |
|sbu2mlx_TKEEP      | out |   32|    axis    |        sbu2mlx_V_keep_V        |    pointer   |
|sbu2mlx_TLAST      | out |    1|    axis    |        sbu2mlx_V_last_V        |    pointer   |
|sbu2mlx_TID        | out |    3|    axis    |         sbu2mlx_V_id_V         |    pointer   |
|sbu2prt_nw_TDATA   | out |  256|    axis    |       sbu2prt_nw_V_data_V      |    pointer   |
|sbu2prt_nw_TVALID  | out |    1|    axis    |       sbu2prt_nw_V_user_V      |    pointer   |
|sbu2prt_nw_TREADY  |  in |    1|    axis    |       sbu2prt_nw_V_user_V      |    pointer   |
|sbu2prt_nw_TUSER   | out |   12|    axis    |       sbu2prt_nw_V_user_V      |    pointer   |
|sbu2prt_nw_TKEEP   | out |   32|    axis    |       sbu2prt_nw_V_keep_V      |    pointer   |
|sbu2prt_nw_TLAST   | out |    1|    axis    |       sbu2prt_nw_V_last_V      |    pointer   |
|sbu2prt_nw_TID     | out |    3|    axis    |        sbu2prt_nw_V_id_V       |    pointer   |
|sbu2prt_cx_TDATA   | out |  256|    axis    |       sbu2prt_cx_V_data_V      |    pointer   |
|sbu2prt_cx_TVALID  | out |    1|    axis    |       sbu2prt_cx_V_user_V      |    pointer   |
|sbu2prt_cx_TREADY  |  in |    1|    axis    |       sbu2prt_cx_V_user_V      |    pointer   |
|sbu2prt_cx_TUSER   | out |   12|    axis    |       sbu2prt_cx_V_user_V      |    pointer   |
|sbu2prt_cx_TKEEP   | out |   32|    axis    |       sbu2prt_cx_V_keep_V      |    pointer   |
|sbu2prt_cx_TLAST   | out |    1|    axis    |       sbu2prt_cx_V_last_V      |    pointer   |
|sbu2prt_cx_TID     | out |    3|    axis    |        sbu2prt_cx_V_id_V       |    pointer   |
+-------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (DetectState_load == 0 & DetectState_1_load == 0 & !mergeState_load) | (DetectState_load == 0 & DetectState_1_load == 1 & !mergeState_load) | (DetectState_load == 1 & DetectState_1_load == 0 & !mergeState_load) | (DetectState_load == 0 & DetectState_1_load == 2 & !mergeState_load) | (DetectState_load == 1 & DetectState_1_load == 1 & !mergeState_load) | (DetectState_load == 2 & DetectState_1_load == 0 & !mergeState_load) | (DetectState_load == 0 & DetectState_1_load == 3 & !mergeState_load) | (DetectState_load == 1 & DetectState_1_load == 2 & !mergeState_load) | (DetectState_load == 2 & DetectState_1_load == 1 & !mergeState_load) | (DetectState_load == 3 & DetectState_1_load == 0 & !mergeState_load) | (DetectState_load == 1 & DetectState_1_load == 3 & !mergeState_load) | (DetectState_load == 2 & DetectState_1_load == 2 & !mergeState_load) | (DetectState_load == 3 & DetectState_1_load == 1 & !mergeState_load) | (DetectState_load == 2 & DetectState_1_load == 3 & !mergeState_load) | (DetectState_load == 3 & DetectState_1_load == 2 & !mergeState_load) | (DetectState_load == 3 & DetectState_1_load == 3 & !mergeState_load)
	5  / (DetectState_load == 0 & DetectState_1_load == 0 & mergeState_load & !tmp_12) | (DetectState_load == 0 & DetectState_1_load == 1 & mergeState_load & !tmp_12) | (DetectState_load == 1 & DetectState_1_load == 0 & mergeState_load & !tmp_12) | (DetectState_load == 0 & DetectState_1_load == 2 & mergeState_load & !tmp_12) | (DetectState_load == 1 & DetectState_1_load == 1 & mergeState_load & !tmp_12) | (DetectState_load == 2 & DetectState_1_load == 0 & mergeState_load & !tmp_12) | (DetectState_load == 0 & DetectState_1_load == 3 & mergeState_load & !tmp_12) | (DetectState_load == 1 & DetectState_1_load == 2 & mergeState_load & !tmp_12) | (DetectState_load == 2 & DetectState_1_load == 1 & mergeState_load & !tmp_12) | (DetectState_load == 3 & DetectState_1_load == 0 & mergeState_load & !tmp_12) | (DetectState_load == 1 & DetectState_1_load == 3 & mergeState_load & !tmp_12) | (DetectState_load == 2 & DetectState_1_load == 2 & mergeState_load & !tmp_12) | (DetectState_load == 3 & DetectState_1_load == 1 & mergeState_load & !tmp_12) | (DetectState_load == 2 & DetectState_1_load == 3 & mergeState_load & !tmp_12) | (DetectState_load == 3 & DetectState_1_load == 2 & mergeState_load & !tmp_12) | (DetectState_load == 3 & DetectState_1_load == 3 & mergeState_load & !tmp_12)
	6  / (DetectState_load == 0 & DetectState_1_load == 0 & mergeState_load & tmp_12) | (DetectState_load == 0 & DetectState_1_load == 1 & mergeState_load & tmp_12) | (DetectState_load == 1 & DetectState_1_load == 0 & mergeState_load & tmp_12) | (DetectState_load == 0 & DetectState_1_load == 2 & mergeState_load & tmp_12) | (DetectState_load == 1 & DetectState_1_load == 1 & mergeState_load & tmp_12) | (DetectState_load == 2 & DetectState_1_load == 0 & mergeState_load & tmp_12) | (DetectState_load == 0 & DetectState_1_load == 3 & mergeState_load & tmp_12) | (DetectState_load == 1 & DetectState_1_load == 2 & mergeState_load & tmp_12) | (DetectState_load == 2 & DetectState_1_load == 1 & mergeState_load & tmp_12) | (DetectState_load == 3 & DetectState_1_load == 0 & mergeState_load & tmp_12) | (DetectState_load == 1 & DetectState_1_load == 3 & mergeState_load & tmp_12) | (DetectState_load == 2 & DetectState_1_load == 2 & mergeState_load & tmp_12) | (DetectState_load == 3 & DetectState_1_load == 1 & mergeState_load & tmp_12) | (DetectState_load == 2 & DetectState_1_load == 3 & mergeState_load & tmp_12) | (DetectState_load == 3 & DetectState_1_load == 2 & mergeState_load & tmp_12) | (DetectState_load == 3 & DetectState_1_load == 3 & mergeState_load & tmp_12)
2 --> 
	3  / (!exitcond_i)
	4  / (exitcond_i)
3 --> 
	2  / true
4 --> 
	4  / (!mergeState_load & !tmp_18 & stream_empty_load_phi)
	7  / (mergeState_load & !mergeState_1_load) | (tmp_18 & !mergeState_1_load) | (!stream_empty_load_phi & !mergeState_1_load)
	10  / (mergeState_load & mergeState_1_load) | (tmp_18 & mergeState_1_load) | (!stream_empty_load_phi & mergeState_1_load)
5 --> 
	4  / true
6 --> 
	4  / true
7 --> 
	8  / (!exitcond_i1)
	9  / (exitcond_i1)
8 --> 
	7  / true
9 --> 
	9  / (!mergeState_1_load & !tmp_36 & stream_empty_1_load_phi)
10 --> 
	9  / true
* FSM state operations: 

 <State 1>: 3.10ns
ST_1: stg_11 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i12* %mlx2sbu_V_user_V, i3* %mlx2sbu_V_id_V, i1* %mlx2sbu_V_last_V, i32* %mlx2sbu_V_keep_V, i256* %mlx2sbu_V_data_V, [5 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

ST_1: stg_12 [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i12* %sbu2mlx_V_user_V, i3* %sbu2mlx_V_id_V, i1* %sbu2mlx_V_last_V, i32* %sbu2mlx_V_keep_V, i256* %sbu2mlx_V_data_V, [5 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

ST_1: stg_13 [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i12* %sbu2prt_cx_V_user_V, i3* %sbu2prt_cx_V_id_V, i1* %sbu2prt_cx_V_last_V, i32* %sbu2prt_cx_V_keep_V, i256* %sbu2prt_cx_V_data_V, [5 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

ST_1: stg_14 [1/1] 0.00ns
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(i12* %sbu2prt_nw_V_user_V, i3* %sbu2prt_nw_V_id_V, i1* %sbu2prt_nw_V_last_V, i32* %sbu2prt_nw_V_keep_V, i256* %sbu2prt_nw_V_data_V, [5 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

ST_1: stg_15 [1/1] 0.00ns
newFuncRoot:4  call void (...)* @_ssdm_op_SpecInterface(i12* %prt_cx2sbu_V_user_V, i3* %prt_cx2sbu_V_id_V, i1* %prt_cx2sbu_V_last_V, i32* %prt_cx2sbu_V_keep_V, i256* %prt_cx2sbu_V_data_V, [5 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

ST_1: stg_16 [1/1] 0.00ns
newFuncRoot:5  call void (...)* @_ssdm_op_SpecInterface(i12* %prt_nw2sbu_V_user_V, i3* %prt_nw2sbu_V_id_V, i1* %prt_nw2sbu_V_last_V, i32* %prt_nw2sbu_V_keep_V, i256* %prt_nw2sbu_V_data_V, [5 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

ST_1: merger_network_0_V_data_V [1/1] 0.00ns
newFuncRoot:6  %merger_network_0_V_data_V = alloca i256, align 8

ST_1: empty [1/1] 0.00ns
newFuncRoot:7  %empty = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_0_NF_OC_V_O_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i256* %merger_network_0_V_data_V, i256* %merger_network_0_V_data_V)

ST_1: stg_19 [1/1] 0.00ns
newFuncRoot:8  call void (...)* @_ssdm_op_SpecInterface(i256* %merger_network_0_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_network_0_V_keep_V [1/1] 0.00ns
newFuncRoot:9  %merger_network_0_V_keep_V = alloca i32, align 4

ST_1: empty_39 [1/1] 0.00ns
newFuncRoot:10  %empty_39 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_0_NF_OC_V_O_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32* %merger_network_0_V_keep_V, i32* %merger_network_0_V_keep_V)

ST_1: stg_22 [1/1] 0.00ns
newFuncRoot:11  call void (...)* @_ssdm_op_SpecInterface(i32* %merger_network_0_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_network_0_V_last_V [1/1] 0.00ns
newFuncRoot:12  %merger_network_0_V_last_V = alloca i1, align 1

ST_1: empty_40 [1/1] 0.00ns
newFuncRoot:13  %empty_40 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_0_NF_OC_V_O_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i1* %merger_network_0_V_last_V, i1* %merger_network_0_V_last_V)

ST_1: stg_25 [1/1] 0.00ns
newFuncRoot:14  call void (...)* @_ssdm_op_SpecInterface(i1* %merger_network_0_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_network_0_V_id_V [1/1] 0.00ns
newFuncRoot:15  %merger_network_0_V_id_V = alloca i3, align 1

ST_1: empty_41 [1/1] 0.00ns
newFuncRoot:16  %empty_41 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @merger_network_LF_0_NF_OC_V_O_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i3* %merger_network_0_V_id_V, i3* %merger_network_0_V_id_V)

ST_1: stg_28 [1/1] 0.00ns
newFuncRoot:17  call void (...)* @_ssdm_op_SpecInterface(i3* %merger_network_0_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_network_0_V_user_V [1/1] 0.00ns
newFuncRoot:18  %merger_network_0_V_user_V = alloca i12, align 2

ST_1: empty_42 [1/1] 0.00ns
newFuncRoot:19  %empty_42 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_0_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i12* %merger_network_0_V_user_V, i12* %merger_network_0_V_user_V)

ST_1: stg_31 [1/1] 0.00ns
newFuncRoot:20  call void (...)* @_ssdm_op_SpecInterface(i12* %merger_network_0_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_host_1_V_data_V [1/1] 0.00ns
newFuncRoot:21  %merger_host_1_V_data_V = alloca i256, align 8

ST_1: empty_43 [1/1] 0.00ns
newFuncRoot:22  %empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_1_NF_OC_V_OC_d, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i256* %merger_host_1_V_data_V, i256* %merger_host_1_V_data_V)

ST_1: stg_34 [1/1] 0.00ns
newFuncRoot:23  call void (...)* @_ssdm_op_SpecInterface(i256* %merger_host_1_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_host_1_V_keep_V [1/1] 0.00ns
newFuncRoot:24  %merger_host_1_V_keep_V = alloca i32, align 4

ST_1: empty_44 [1/1] 0.00ns
newFuncRoot:25  %empty_44 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_1_NF_OC_V_OC_k, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32* %merger_host_1_V_keep_V, i32* %merger_host_1_V_keep_V)

ST_1: stg_37 [1/1] 0.00ns
newFuncRoot:26  call void (...)* @_ssdm_op_SpecInterface(i32* %merger_host_1_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_host_1_V_last_V [1/1] 0.00ns
newFuncRoot:27  %merger_host_1_V_last_V = alloca i1, align 1

ST_1: empty_45 [1/1] 0.00ns
newFuncRoot:28  %empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_1_NF_OC_V_OC_l, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i1* %merger_host_1_V_last_V, i1* %merger_host_1_V_last_V)

ST_1: stg_40 [1/1] 0.00ns
newFuncRoot:29  call void (...)* @_ssdm_op_SpecInterface(i1* %merger_host_1_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_host_1_V_id_V [1/1] 0.00ns
newFuncRoot:30  %merger_host_1_V_id_V = alloca i3, align 1

ST_1: empty_46 [1/1] 0.00ns
newFuncRoot:31  %empty_46 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @merger_host_LF_1_NF_OC_V_OC_i, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i3* %merger_host_1_V_id_V, i3* %merger_host_1_V_id_V)

ST_1: stg_43 [1/1] 0.00ns
newFuncRoot:32  call void (...)* @_ssdm_op_SpecInterface(i3* %merger_host_1_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_host_1_V_user_V [1/1] 0.00ns
newFuncRoot:33  %merger_host_1_V_user_V = alloca i12, align 2

ST_1: empty_47 [1/1] 0.00ns
newFuncRoot:34  %empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_1_NF_OC_V_OC_u, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i12* %merger_host_1_V_user_V, i12* %merger_host_1_V_user_V)

ST_1: stg_46 [1/1] 0.00ns
newFuncRoot:35  call void (...)* @_ssdm_op_SpecInterface(i12* %merger_host_1_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_host_0_V_data_V [1/1] 0.00ns
newFuncRoot:36  %merger_host_0_V_data_V = alloca i256, align 8

ST_1: empty_48 [1/1] 0.00ns
newFuncRoot:37  %empty_48 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_0_NF_OC_V_OC_d, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i256* %merger_host_0_V_data_V, i256* %merger_host_0_V_data_V)

ST_1: stg_49 [1/1] 0.00ns
newFuncRoot:38  call void (...)* @_ssdm_op_SpecInterface(i256* %merger_host_0_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_host_0_V_keep_V [1/1] 0.00ns
newFuncRoot:39  %merger_host_0_V_keep_V = alloca i32, align 4

ST_1: empty_49 [1/1] 0.00ns
newFuncRoot:40  %empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_0_NF_OC_V_OC_k, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32* %merger_host_0_V_keep_V, i32* %merger_host_0_V_keep_V)

ST_1: stg_52 [1/1] 0.00ns
newFuncRoot:41  call void (...)* @_ssdm_op_SpecInterface(i32* %merger_host_0_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_host_0_V_last_V [1/1] 0.00ns
newFuncRoot:42  %merger_host_0_V_last_V = alloca i1, align 1

ST_1: empty_50 [1/1] 0.00ns
newFuncRoot:43  %empty_50 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_0_NF_OC_V_OC_l, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i1* %merger_host_0_V_last_V, i1* %merger_host_0_V_last_V)

ST_1: stg_55 [1/1] 0.00ns
newFuncRoot:44  call void (...)* @_ssdm_op_SpecInterface(i1* %merger_host_0_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_host_0_V_id_V [1/1] 0.00ns
newFuncRoot:45  %merger_host_0_V_id_V = alloca i3, align 1

ST_1: empty_51 [1/1] 0.00ns
newFuncRoot:46  %empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @merger_host_LF_0_NF_OC_V_OC_i, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i3* %merger_host_0_V_id_V, i3* %merger_host_0_V_id_V)

ST_1: stg_58 [1/1] 0.00ns
newFuncRoot:47  call void (...)* @_ssdm_op_SpecInterface(i3* %merger_host_0_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_host_0_V_user_V [1/1] 0.00ns
newFuncRoot:48  %merger_host_0_V_user_V = alloca i12, align 2

ST_1: empty_52 [1/1] 0.00ns
newFuncRoot:49  %empty_52 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_0_NF_OC_V_OC_u, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i12* %merger_host_0_V_user_V, i12* %merger_host_0_V_user_V)

ST_1: stg_61 [1/1] 0.00ns
newFuncRoot:50  call void (...)* @_ssdm_op_SpecInterface(i12* %merger_host_0_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_network_1_V_data_V [1/1] 0.00ns
newFuncRoot:51  %merger_network_1_V_data_V = alloca i256, align 8

ST_1: empty_53 [1/1] 0.00ns
newFuncRoot:52  %empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_1_NF_OC_V_O_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i256* %merger_network_1_V_data_V, i256* %merger_network_1_V_data_V)

ST_1: stg_64 [1/1] 0.00ns
newFuncRoot:53  call void (...)* @_ssdm_op_SpecInterface(i256* %merger_network_1_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_network_1_V_keep_V [1/1] 0.00ns
newFuncRoot:54  %merger_network_1_V_keep_V = alloca i32, align 4

ST_1: empty_54 [1/1] 0.00ns
newFuncRoot:55  %empty_54 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_1_NF_OC_V_O_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32* %merger_network_1_V_keep_V, i32* %merger_network_1_V_keep_V)

ST_1: stg_67 [1/1] 0.00ns
newFuncRoot:56  call void (...)* @_ssdm_op_SpecInterface(i32* %merger_network_1_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_network_1_V_last_V [1/1] 0.00ns
newFuncRoot:57  %merger_network_1_V_last_V = alloca i1, align 1

ST_1: empty_55 [1/1] 0.00ns
newFuncRoot:58  %empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_1_NF_OC_V_O_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i1* %merger_network_1_V_last_V, i1* %merger_network_1_V_last_V)

ST_1: stg_70 [1/1] 0.00ns
newFuncRoot:59  call void (...)* @_ssdm_op_SpecInterface(i1* %merger_network_1_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_network_1_V_id_V [1/1] 0.00ns
newFuncRoot:60  %merger_network_1_V_id_V = alloca i3, align 1

ST_1: empty_56 [1/1] 0.00ns
newFuncRoot:61  %empty_56 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @merger_network_LF_1_NF_OC_V_O_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i3* %merger_network_1_V_id_V, i3* %merger_network_1_V_id_V)

ST_1: stg_73 [1/1] 0.00ns
newFuncRoot:62  call void (...)* @_ssdm_op_SpecInterface(i3* %merger_network_1_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: merger_network_1_V_user_V [1/1] 0.00ns
newFuncRoot:63  %merger_network_1_V_user_V = alloca i12, align 2

ST_1: empty_57 [1/1] 0.00ns
newFuncRoot:64  %empty_57 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_1_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i12* %merger_network_1_V_user_V, i12* %merger_network_1_V_user_V)

ST_1: stg_76 [1/1] 0.00ns
newFuncRoot:65  call void (...)* @_ssdm_op_SpecInterface(i12* %merger_network_1_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: DetectState_load [1/1] 0.00ns
newFuncRoot:66  %DetectState_load = load i2* @DetectState, align 1

ST_1: reply_load [1/1] 0.00ns
newFuncRoot:67  %reply_load = load i1* @reply, align 1

ST_1: stg_79 [1/1] 1.24ns
newFuncRoot:68  switch i2 %DetectState_load, label %axi_stream_pass_nw.exit [
    i2 0, label %0
    i2 1, label %1
    i2 -2, label %2
  ]

ST_1: tmp_2 [1/1] 0.00ns
:0  %tmp_2 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, i32 1)

ST_1: stg_81 [1/1] 0.00ns
:1  br i1 %tmp_2, label %7, label %._crit_edge243.i

ST_1: empty_61 [1/1] 0.00ns
:0  %empty_61 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V)

ST_1: tmp_data_V [1/1] 0.00ns
:1  %tmp_data_V = extractvalue { i256, i32, i1, i3, i12 } %empty_61, 0

ST_1: tmp_keep_V_2 [1/1] 0.00ns
:2  %tmp_keep_V_2 = extractvalue { i256, i32, i1, i3, i12 } %empty_61, 1

ST_1: tmp_last_V_2 [1/1] 0.00ns
:3  %tmp_last_V_2 = extractvalue { i256, i32, i1, i3, i12 } %empty_61, 2

ST_1: tmp_id_V_2 [1/1] 0.00ns
:4  %tmp_id_V_2 = extractvalue { i256, i32, i1, i3, i12 } %empty_61, 3

ST_1: tmp_user_V_2 [1/1] 0.00ns
:5  %tmp_user_V_2 = extractvalue { i256, i32, i1, i3, i12 } %empty_61, 4

ST_1: stg_88 [1/1] 0.00ns
:6  br i1 %reply_load, label %14, label %15

ST_1: stg_89 [1/1] 2.01ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_data_V, i32* %merger_host_0_V_keep_V, i1* %merger_host_0_V_last_V, i3* %merger_host_0_V_id_V, i12* %merger_host_0_V_user_V, i256 %tmp_data_V, i32 %tmp_keep_V_2, i1 %tmp_last_V_2, i3 %tmp_id_V_2, i12 %tmp_user_V_2)

ST_1: stg_90 [1/1] 0.00ns
:1  br label %24

ST_1: stg_91 [1/1] 2.01ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V, i256 %tmp_data_V, i32 %tmp_keep_V_2, i1 %tmp_last_V_2, i3 %tmp_id_V_2, i12 %tmp_user_V_2)

ST_1: stg_92 [1/1] 0.00ns
:1  br label %24

ST_1: stg_93 [1/1] 0.00ns
:0  br i1 %tmp_last_V_2, label %32, label %._crit_edge244.i

ST_1: stg_94 [1/1] 1.09ns
:0  store i2 0, i2* @DetectState, align 1

ST_1: stg_95 [1/1] 1.09ns
:1  store i1 false, i1* @reply, align 1

ST_1: stg_96 [1/1] 0.00ns
:2  br label %._crit_edge244.i

ST_1: stg_97 [1/1] 0.00ns
._crit_edge244.i:0  br label %._crit_edge243.i

ST_1: stg_98 [1/1] 0.00ns
._crit_edge243.i:0  br label %axi_stream_pass_nw.exit

ST_1: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, i32 1)

ST_1: stg_100 [1/1] 0.00ns
:1  br i1 %tmp_1, label %._crit_edge241.i, label %._crit_edge240.i

ST_1: empty_59 [1/1] 0.00ns
._crit_edge241.i:0  %empty_59 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V)

ST_1: tmp_data_V_21 [1/1] 0.00ns
._crit_edge241.i:1  %tmp_data_V_21 = extractvalue { i256, i32, i1, i3, i12 } %empty_59, 0

ST_1: tmp_keep_V [1/1] 0.00ns
._crit_edge241.i:2  %tmp_keep_V = extractvalue { i256, i32, i1, i3, i12 } %empty_59, 1

ST_1: tmp_last_V [1/1] 0.00ns
._crit_edge241.i:3  %tmp_last_V = extractvalue { i256, i32, i1, i3, i12 } %empty_59, 2

ST_1: tmp_id_V [1/1] 0.00ns
._crit_edge241.i:4  %tmp_id_V = extractvalue { i256, i32, i1, i3, i12 } %empty_59, 3

ST_1: tmp_user_V [1/1] 0.00ns
._crit_edge241.i:5  %tmp_user_V = extractvalue { i256, i32, i1, i3, i12 } %empty_59, 4

ST_1: p_Result_10 [1/1] 0.00ns
._crit_edge241.i:6  %p_Result_10 = call i256 @llvm.part.set.i256.i16(i256 %tmp_data_V_21, i16 0, i32 176, i32 191)

ST_1: p_Val2_4 [1/1] 0.00ns
._crit_edge241.i:7  %p_Val2_4 = call i256 @llvm.part.set.i256.i16(i256 %p_Result_10, i16 259, i32 240, i32 255)

ST_1: stg_109 [1/1] 2.01ns
._crit_edge241.i:8  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V, i256 %p_Val2_4, i32 %tmp_keep_V, i1 %tmp_last_V, i3 %tmp_id_V, i12 %tmp_user_V)

ST_1: t_V [1/1] 0.00ns
._crit_edge241.i:9  %t_V = load i16* @count_V, align 2

ST_1: tmp_8 [1/1] 1.46ns
._crit_edge241.i:10  %tmp_8 = add i16 %t_V, 1

ST_1: p_Result_s_60 [1/1] 0.00ns
._crit_edge241.i:11  %p_Result_s_60 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %tmp_data_V_21, i32 208, i32 223)

ST_1: tmp_9 [1/1] 1.55ns
._crit_edge241.i:12  %tmp_9 = icmp eq i16 %p_Result_s_60, 5002

ST_1: p_tmp_8 [1/1] 0.84ns
._crit_edge241.i:13  %p_tmp_8 = select i1 %tmp_9, i16 0, i16 %tmp_8

ST_1: stg_115 [1/1] 0.00ns
._crit_edge241.i:14  store i16 %p_tmp_8, i16* @count_V, align 2

ST_1: stg_116 [1/1] 0.00ns
._crit_edge241.i:15  br i1 %tmp_last_V, label %13, label %._crit_edge242.i

ST_1: stg_117 [1/1] 1.09ns
:0  store i2 0, i2* @DetectState, align 1

ST_1: stg_118 [1/1] 0.00ns
:1  br label %._crit_edge242.i

ST_1: stg_119 [1/1] 0.00ns
._crit_edge242.i:0  br label %._crit_edge240.i

ST_1: stg_120 [1/1] 0.00ns
._crit_edge240.i:0  br label %axi_stream_pass_nw.exit

ST_1: tmp [1/1] 0.00ns
:0  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, i32 1)

ST_1: stg_122 [1/1] 0.00ns
:1  br i1 %tmp, label %6, label %._crit_edge237.i

ST_1: empty_58 [1/1] 0.00ns
:0  %empty_58 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V)

ST_1: tmp_data_V_20 [1/1] 0.00ns
:1  %tmp_data_V_20 = extractvalue { i256, i32, i1, i3, i12 } %empty_58, 0

ST_1: tmp_keep_V_3 [1/1] 0.00ns
:2  %tmp_keep_V_3 = extractvalue { i256, i32, i1, i3, i12 } %empty_58, 1

ST_1: tmp_last_V_3 [1/1] 0.00ns
:3  %tmp_last_V_3 = extractvalue { i256, i32, i1, i3, i12 } %empty_58, 2

ST_1: tmp_id_V_3 [1/1] 0.00ns
:4  %tmp_id_V_3 = extractvalue { i256, i32, i1, i3, i12 } %empty_58, 3

ST_1: tmp_user_V_3 [1/1] 0.00ns
:5  %tmp_user_V_3 = extractvalue { i256, i32, i1, i3, i12 } %empty_58, 4

ST_1: p_Result_s [1/1] 0.00ns
:6  %p_Result_s = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %tmp_data_V_20, i32 144, i32 159)

ST_1: tmp_5 [1/1] 1.55ns
:7  %tmp_5 = icmp eq i16 %p_Result_s, 2048

ST_1: stg_131 [1/1] 0.00ns
:8  br i1 %tmp_5, label %12, label %._crit_edge238.i

ST_1: p_Result_4 [1/1] 0.00ns
:0  %p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V_20, i32 64, i32 71)

ST_1: tmp_s [1/1] 1.38ns
:1  %tmp_s = icmp eq i8 %p_Result_4, 17

ST_1: stg_134 [1/1] 0.00ns
:2  br i1 %tmp_s, label %22, label %._crit_edge238.i

ST_1: stg_135 [1/1] 1.09ns
._crit_edge238.i:0  br label %23

ST_1: p_Result_13 [1/1] 0.00ns
:0  %p_Result_13 = call i256 @llvm.part.set.i256.i32(i256 %tmp_data_V_20, i32 -1062731518, i32 16, i32 47)

ST_1: p_Result_14 [1/1] 0.00ns
:1  %p_Result_14 = call i256 @_ssdm_op_PartSet.i256.i256.i96.i32.i32(i256 %p_Result_13, i96 11308328290305249705890216434, i32 160, i32 255)

ST_1: stg_138 [1/1] 1.09ns
:2  store i1 true, i1* @reply, align 1

ST_1: stg_139 [1/1] 1.09ns
:3  br label %23

ST_1: reply_loc [1/1] 0.00ns
:0  %reply_loc = phi i1 [ true, %22 ], [ %reply_load, %._crit_edge238.i ]

ST_1: tmp_data_V_1 [1/1] 0.00ns
:1  %tmp_data_V_1 = phi i256 [ %p_Result_14, %22 ], [ %tmp_data_V_20, %._crit_edge238.i ]

ST_1: storemerge_i [1/1] 0.00ns
:2  %storemerge_i = phi i2 [ 1, %22 ], [ -2, %._crit_edge238.i ]

ST_1: stg_143 [1/1] 1.09ns
:3  store i2 %storemerge_i, i2* @DetectState, align 1

ST_1: stg_144 [1/1] 0.00ns
:4  br i1 %reply_loc, label %30, label %31

ST_1: stg_145 [1/1] 2.01ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_data_V, i32* %merger_host_0_V_keep_V, i1* %merger_host_0_V_last_V, i3* %merger_host_0_V_id_V, i12* %merger_host_0_V_user_V, i256 %tmp_data_V_1, i32 %tmp_keep_V_3, i1 %tmp_last_V_3, i3 %tmp_id_V_3, i12 %tmp_user_V_3)

ST_1: stg_146 [1/1] 0.00ns
:1  br label %39

ST_1: stg_147 [1/1] 2.01ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V, i256 %tmp_data_V_1, i32 %tmp_keep_V_3, i1 %tmp_last_V_3, i3 %tmp_id_V_3, i12 %tmp_user_V_3)

ST_1: stg_148 [1/1] 0.00ns
:1  br label %39

ST_1: stg_149 [1/1] 0.00ns
:0  br label %._crit_edge237.i

ST_1: stg_150 [1/1] 0.00ns
._crit_edge237.i:0  br label %axi_stream_pass_nw.exit

ST_1: DetectState_1_load [1/1] 0.00ns
axi_stream_pass_nw.exit:0  %DetectState_1_load = load i2* @DetectState_1, align 1

ST_1: reply_1_load [1/1] 0.00ns
axi_stream_pass_nw.exit:1  %reply_1_load = load i1* @reply_1, align 1

ST_1: stg_153 [1/1] 1.24ns
axi_stream_pass_nw.exit:2  switch i2 %DetectState_1_load, label %axi_stream_pass_host.exit [
    i2 0, label %3
    i2 1, label %4
    i2 -2, label %5
  ]

ST_1: tmp_6 [1/1] 0.00ns
:0  %tmp_6 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, i32 1)

ST_1: stg_155 [1/1] 0.00ns
:1  br i1 %tmp_6, label %11, label %._crit_edge140.i

ST_1: empty_65 [1/1] 0.00ns
:0  %empty_65 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V)

ST_1: tmp_data_V_6 [1/1] 0.00ns
:1  %tmp_data_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty_65, 0

ST_1: tmp_keep_V_8 [1/1] 0.00ns
:2  %tmp_keep_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_65, 1

ST_1: tmp_last_V_8 [1/1] 0.00ns
:3  %tmp_last_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_65, 2

ST_1: tmp_id_V_8 [1/1] 0.00ns
:4  %tmp_id_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_65, 3

ST_1: tmp_user_V_8 [1/1] 0.00ns
:5  %tmp_user_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_65, 4

ST_1: stg_162 [1/1] 0.00ns
:6  br i1 %reply_1_load, label %20, label %21

ST_1: stg_163 [1/1] 2.01ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_data_V, i32* %merger_network_1_V_keep_V, i1* %merger_network_1_V_last_V, i3* %merger_network_1_V_id_V, i12* %merger_network_1_V_user_V, i256 %tmp_data_V_6, i32 %tmp_keep_V_8, i1 %tmp_last_V_8, i3 %tmp_id_V_8, i12 %tmp_user_V_8)

ST_1: stg_164 [1/1] 0.00ns
:1  br label %29

ST_1: stg_165 [1/1] 2.01ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V, i256 %tmp_data_V_6, i32 %tmp_keep_V_8, i1 %tmp_last_V_8, i3 %tmp_id_V_8, i12 %tmp_user_V_8)

ST_1: stg_166 [1/1] 0.00ns
:1  br label %29

ST_1: stg_167 [1/1] 0.00ns
:0  br i1 %tmp_last_V_8, label %38, label %._crit_edge141.i

ST_1: stg_168 [1/1] 1.09ns
:0  store i2 0, i2* @DetectState_1, align 1

ST_1: stg_169 [1/1] 1.09ns
:1  store i1 false, i1* @reply_1, align 1

ST_1: stg_170 [1/1] 0.00ns
:2  br label %._crit_edge141.i

ST_1: stg_171 [1/1] 0.00ns
._crit_edge141.i:0  br label %._crit_edge140.i

ST_1: stg_172 [1/1] 0.00ns
._crit_edge140.i:0  br label %axi_stream_pass_host.exit

ST_1: tmp_4 [1/1] 0.00ns
:0  %tmp_4 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, i32 1)

ST_1: stg_174 [1/1] 0.00ns
:1  br i1 %tmp_4, label %10, label %._crit_edge138.i

ST_1: empty_64 [1/1] 0.00ns
:0  %empty_64 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V)

ST_1: tmp_data_V_23 [1/1] 0.00ns
:1  %tmp_data_V_23 = extractvalue { i256, i32, i1, i3, i12 } %empty_64, 0

ST_1: tmp_keep_V_6 [1/1] 0.00ns
:2  %tmp_keep_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty_64, 1

ST_1: tmp_last_V_6 [1/1] 0.00ns
:3  %tmp_last_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty_64, 2

ST_1: tmp_id_V_6 [1/1] 0.00ns
:4  %tmp_id_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty_64, 3

ST_1: tmp_user_V_6 [1/1] 0.00ns
:5  %tmp_user_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty_64, 4

ST_1: p_Result_11 [1/1] 0.00ns
:6  %p_Result_11 = call i256 @llvm.part.set.i256.i16(i256 %tmp_data_V_23, i16 0, i32 176, i32 191)

ST_1: p_Result_12 [1/1] 0.00ns
:7  %p_Result_12 = call i256 @llvm.part.set.i256.i16(i256 %p_Result_11, i16 259, i32 240, i32 255)

ST_1: stg_183 [1/1] 2.01ns
:8  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V, i256 %p_Result_12, i32 %tmp_keep_V_6, i1 %tmp_last_V_6, i3 %tmp_id_V_6, i12 %tmp_user_V_6)

ST_1: stg_184 [1/1] 0.00ns
:9  br i1 %tmp_last_V_6, label %19, label %._crit_edge139.i

ST_1: stg_185 [1/1] 1.09ns
:0  store i2 0, i2* @DetectState_1, align 1

ST_1: stg_186 [1/1] 0.00ns
:1  br label %._crit_edge139.i

ST_1: stg_187 [1/1] 0.00ns
._crit_edge139.i:0  br label %._crit_edge138.i

ST_1: stg_188 [1/1] 0.00ns
._crit_edge138.i:0  br label %axi_stream_pass_host.exit

ST_1: tmp_3 [1/1] 0.00ns
:0  %tmp_3 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, i32 1)

ST_1: stg_190 [1/1] 0.00ns
:1  br i1 %tmp_3, label %9, label %._crit_edge135.i

ST_1: empty_63 [1/1] 0.00ns
:0  %empty_63 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V)

ST_1: tmp_data_V_22 [1/1] 0.00ns
:1  %tmp_data_V_22 = extractvalue { i256, i32, i1, i3, i12 } %empty_63, 0

ST_1: tmp_keep_V_9 [1/1] 0.00ns
:2  %tmp_keep_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_63, 1

ST_1: tmp_last_V_9 [1/1] 0.00ns
:3  %tmp_last_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_63, 2

ST_1: tmp_id_V_9 [1/1] 0.00ns
:4  %tmp_id_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_63, 3

ST_1: tmp_user_V_9 [1/1] 0.00ns
:5  %tmp_user_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_63, 4

ST_1: p_Result_1 [1/1] 0.00ns
:6  %p_Result_1 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %tmp_data_V_22, i32 144, i32 159)

ST_1: tmp_7 [1/1] 1.55ns
:7  %tmp_7 = icmp eq i16 %p_Result_1, 2048

ST_1: stg_199 [1/1] 0.00ns
:8  br i1 %tmp_7, label %18, label %._crit_edge136.i

ST_1: p_Result_5 [1/1] 0.00ns
:0  %p_Result_5 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V_22, i32 64, i32 71)

ST_1: tmp_10 [1/1] 1.38ns
:1  %tmp_10 = icmp eq i8 %p_Result_5, 17

ST_1: stg_202 [1/1] 0.00ns
:2  br i1 %tmp_10, label %27, label %._crit_edge136.i

ST_1: stg_203 [1/1] 1.09ns
._crit_edge136.i:0  br label %28

ST_1: p_Result_15 [1/1] 0.00ns
:0  %p_Result_15 = call i256 @llvm.part.set.i256.i32(i256 %tmp_data_V_22, i32 -1062731518, i32 16, i32 47)

ST_1: p_Result_16 [1/1] 0.00ns
:1  %p_Result_16 = call i256 @_ssdm_op_PartSet.i256.i256.i96.i32.i32(i256 %p_Result_15, i96 11308328290305249705890216434, i32 160, i32 255)

ST_1: stg_206 [1/1] 1.09ns
:2  store i1 true, i1* @reply_1, align 1

ST_1: stg_207 [1/1] 1.09ns
:3  br label %28

ST_1: reply_1_loc [1/1] 0.00ns
:0  %reply_1_loc = phi i1 [ true, %27 ], [ %reply_1_load, %._crit_edge136.i ]

ST_1: tmp_data_V_7 [1/1] 0.00ns
:1  %tmp_data_V_7 = phi i256 [ %p_Result_16, %27 ], [ %tmp_data_V_22, %._crit_edge136.i ]

ST_1: storemerge_i9 [1/1] 0.00ns
:2  %storemerge_i9 = phi i2 [ 1, %27 ], [ -2, %._crit_edge136.i ]

ST_1: stg_211 [1/1] 1.09ns
:3  store i2 %storemerge_i9, i2* @DetectState_1, align 1

ST_1: stg_212 [1/1] 0.00ns
:4  br i1 %reply_1_loc, label %36, label %37

ST_1: stg_213 [1/1] 2.01ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_data_V, i32* %merger_network_1_V_keep_V, i1* %merger_network_1_V_last_V, i3* %merger_network_1_V_id_V, i12* %merger_network_1_V_user_V, i256 %tmp_data_V_7, i32 %tmp_keep_V_9, i1 %tmp_last_V_9, i3 %tmp_id_V_9, i12 %tmp_user_V_9)

ST_1: stg_214 [1/1] 0.00ns
:1  br label %42

ST_1: stg_215 [1/1] 2.01ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V, i256 %tmp_data_V_7, i32 %tmp_keep_V_9, i1 %tmp_last_V_9, i3 %tmp_id_V_9, i12 %tmp_user_V_9)

ST_1: stg_216 [1/1] 0.00ns
:1  br label %42

ST_1: stg_217 [1/1] 0.00ns
:0  br label %._crit_edge135.i

ST_1: stg_218 [1/1] 0.00ns
._crit_edge135.i:0  br label %axi_stream_pass_host.exit

ST_1: mergeState_load [1/1] 0.00ns
axi_stream_pass_host.exit:0  %mergeState_load = load i1* @mergeState, align 1

ST_1: streamSource_V_1_load [1/1] 0.00ns
axi_stream_pass_host.exit:1  %streamSource_V_1_load = load i2* @streamSource_V_1, align 1

ST_1: stg_221 [1/1] 0.00ns
axi_stream_pass_host.exit:2  br i1 %mergeState_load, label %8, label %.preheader145.preheader

ST_1: stream_empty_0_s [1/1] 0.00ns
.preheader145.preheader:0  %stream_empty_0_s = alloca i1

ST_1: stream_empty_110_s [1/1] 0.00ns
.preheader145.preheader:1  %stream_empty_110_s = alloca i1

ST_1: stg_224 [1/1] 1.09ns
.preheader145.preheader:2  br label %.preheader145

ST_1: tmp_12 [1/1] 0.00ns
:0  %tmp_12 = trunc i2 %streamSource_V_1_load to i1

ST_1: stg_226 [1/1] 0.00ns
:1  br i1 %tmp_12, label %branch245, label %branch234


 <State 2>: 1.09ns
ST_2: k_0_i [1/1] 0.00ns
.preheader145:0  %k_0_i = phi i2 [ %k, %branch863 ], [ 0, %.preheader145.preheader ]

ST_2: exitcond_i [1/1] 0.85ns
.preheader145:1  %exitcond_i = icmp eq i2 %k_0_i, -2

ST_2: empty_62 [1/1] 0.00ns
.preheader145:2  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_2: k [1/1] 0.48ns
.preheader145:3  %k = add i2 %k_0_i, 1

ST_2: stg_231 [1/1] 0.00ns
.preheader145:4  br i1 %exitcond_i, label %.preheader.i.preheader, label %17

ST_2: tmp_17 [1/1] 0.00ns
:0  %tmp_17 = trunc i2 %k_0_i to i1

ST_2: stg_233 [1/1] 0.00ns
:1  br i1 %tmp_17, label %branch149, label %branch138

ST_2: tmp_20 [1/1] 0.00ns
branch138:0  %tmp_20 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V, i32 1)

ST_2: stg_235 [1/1] 1.09ns
branch138:1  br label %branch863

ST_2: tmp_19 [1/1] 0.00ns
branch149:0  %tmp_19 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_data_V, i32* %merger_network_1_V_keep_V, i1* %merger_network_1_V_last_V, i3* %merger_network_1_V_id_V, i12* %merger_network_1_V_user_V, i32 1)

ST_2: stg_237 [1/1] 1.09ns
branch149:1  br label %branch863

ST_2: tmp_13_cast [1/1] 0.00ns
.preheader.i.preheader:0  %tmp_13_cast = zext i2 %streamSource_V_1_load to i3

ST_2: stg_239 [1/1] 1.09ns
.preheader.i.preheader:1  br label %.preheader.i


 <State 3>: 1.68ns
ST_3: tmp_22 [1/1] 0.00ns (grouped into LUT with out node stream_empty_1)
branch863:0  %tmp_22 = phi i1 [ %tmp_19, %branch149 ], [ %tmp_20, %branch138 ]

ST_3: stream_empty_0_load_1 [1/1] 0.00ns
branch863:1  %stream_empty_0_load_1 = load i1* %stream_empty_0_s

ST_3: stream_empty_110_load_1 [1/1] 0.00ns
branch863:2  %stream_empty_110_load_1 = load i1* %stream_empty_110_s

ST_3: stream_empty_1 [1/1] 0.84ns (out node of the LUT)
branch863:3  %stream_empty_1 = xor i1 %tmp_22, true

ST_3: stream_empty_110_0_stream_empt [1/1] 0.84ns
branch863:4  %stream_empty_110_0_stream_empt = select i1 %tmp_17, i1 %stream_empty_1, i1 %stream_empty_110_load_1

ST_3: stream_empty_0_0954_stream_emp [1/1] 0.84ns
branch863:5  %stream_empty_0_0954_stream_emp = select i1 %tmp_17, i1 %stream_empty_0_load_1, i1 %stream_empty_1

ST_3: stg_246 [1/1] 0.00ns
branch863:6  store i1 %stream_empty_110_0_stream_empt, i1* %stream_empty_110_s

ST_3: stg_247 [1/1] 0.00ns
branch863:7  store i1 %stream_empty_0_0954_stream_emp, i1* %stream_empty_0_s

ST_3: stg_248 [1/1] 0.00ns
branch863:8  br label %.preheader145


 <State 4>: 3.49ns
ST_4: i_op_assign [1/1] 0.00ns
.preheader.i:0  %i_op_assign = phi i2 [ %i, %26 ], [ 0, %.preheader.i.preheader ]

ST_4: tmp_18 [1/1] 0.00ns
.preheader.i:1  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %i_op_assign, i32 1)

ST_4: empty_67 [1/1] 0.00ns
.preheader.i:2  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

ST_4: i [1/1] 0.48ns
.preheader.i:3  %i = add i2 %i_op_assign, 1

ST_4: stg_253 [1/1] 0.00ns
.preheader.i:4  br i1 %tmp_18, label %.loopexit.i, label %26

ST_4: stream_empty_0_load [1/1] 0.00ns
:0  %stream_empty_0_load = load i1* %stream_empty_0_s

ST_4: stream_empty_110_load [1/1] 0.00ns
:1  %stream_empty_110_load = load i1* %stream_empty_110_s

ST_4: i_cast [1/1] 0.00ns
:2  %i_cast = zext i2 %i to i3

ST_4: tmp_21 [1/1] 0.48ns
:3  %tmp_21 = add i2 %streamSource_V_1_load, %i

ST_4: tempCtr [1/1] 0.48ns
:4  %tempCtr = add i3 %i_cast, %tmp_13_cast

ST_4: tmp_26 [1/1] 0.00ns
:5  %tmp_26 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %tempCtr, i32 1, i32 2)

ST_4: icmp [1/1] 0.85ns
:6  %icmp = icmp ne i2 %tmp_26, 0

ST_4: tmp_11 [1/1] 0.00ns (grouped into LUT with out node tmp_16)
:7  %tmp_11 = xor i2 %tmp_21, -2

ST_4: tmp_16 [1/1] 0.84ns (out node of the LUT)
:8  %tmp_16 = select i1 %icmp, i2 %tmp_11, i2 %tmp_21

ST_4: tmp_30 [1/1] 0.00ns
:9  %tmp_30 = trunc i2 %tmp_16 to i1

ST_4: stream_empty_load_phi [1/1] 0.84ns
:10  %stream_empty_load_phi = select i1 %tmp_30, i1 %stream_empty_110_load, i1 %stream_empty_0_load

ST_4: stg_265 [1/1] 0.00ns
:11  br i1 %stream_empty_load_phi, label %.preheader.i, label %34

ST_4: stg_266 [1/1] 0.00ns
:0  store i2 %tmp_16, i2* @streamSource_V_1, align 1

ST_4: stg_267 [1/1] 0.00ns
:1  br i1 %tmp_30, label %branch181, label %branch170

ST_4: empty_70 [1/1] 2.01ns
branch170:0  %empty_70 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V)

ST_4: tmp_data_V_12 [1/1] 0.00ns
branch170:1  %tmp_data_V_12 = extractvalue { i256, i32, i1, i3, i12 } %empty_70, 0

ST_4: tmp_keep_V_14 [1/1] 0.00ns
branch170:2  %tmp_keep_V_14 = extractvalue { i256, i32, i1, i3, i12 } %empty_70, 1

ST_4: tmp_last_V_14 [1/1] 0.00ns
branch170:3  %tmp_last_V_14 = extractvalue { i256, i32, i1, i3, i12 } %empty_70, 2

ST_4: tmp_id_V_14 [1/1] 0.00ns
branch170:4  %tmp_id_V_14 = extractvalue { i256, i32, i1, i3, i12 } %empty_70, 3

ST_4: tmp_user_V_14 [1/1] 0.00ns
branch170:5  %tmp_user_V_14 = extractvalue { i256, i32, i1, i3, i12 } %empty_70, 4

ST_4: stg_274 [1/1] 1.09ns
branch170:6  br label %43

ST_4: empty_69 [1/1] 2.01ns
branch181:0  %empty_69 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_data_V, i32* %merger_network_1_V_keep_V, i1* %merger_network_1_V_last_V, i3* %merger_network_1_V_id_V, i12* %merger_network_1_V_user_V)

ST_4: tmp_data_V_11 [1/1] 0.00ns
branch181:1  %tmp_data_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_69, 0

ST_4: tmp_keep_V_13 [1/1] 0.00ns
branch181:2  %tmp_keep_V_13 = extractvalue { i256, i32, i1, i3, i12 } %empty_69, 1

ST_4: tmp_last_V_13 [1/1] 0.00ns
branch181:3  %tmp_last_V_13 = extractvalue { i256, i32, i1, i3, i12 } %empty_69, 2

ST_4: tmp_id_V_13 [1/1] 0.00ns
branch181:4  %tmp_id_V_13 = extractvalue { i256, i32, i1, i3, i12 } %empty_69, 3

ST_4: tmp_user_V_13 [1/1] 0.00ns
branch181:5  %tmp_user_V_13 = extractvalue { i256, i32, i1, i3, i12 } %empty_69, 4

ST_4: stg_281 [1/1] 1.09ns
branch181:6  br label %43

ST_4: tmp_user_V_15 [1/1] 0.00ns
:0  %tmp_user_V_15 = phi i12 [ %tmp_user_V_14, %branch170 ], [ %tmp_user_V_13, %branch181 ]

ST_4: tmp_id_V_15 [1/1] 0.00ns
:1  %tmp_id_V_15 = phi i3 [ %tmp_id_V_14, %branch170 ], [ %tmp_id_V_13, %branch181 ]

ST_4: tmp_last_V_15 [1/1] 0.00ns
:2  %tmp_last_V_15 = phi i1 [ %tmp_last_V_14, %branch170 ], [ %tmp_last_V_13, %branch181 ]

ST_4: tmp_keep_V_15 [1/1] 0.00ns
:3  %tmp_keep_V_15 = phi i32 [ %tmp_keep_V_14, %branch170 ], [ %tmp_keep_V_13, %branch181 ]

ST_4: tmp_data_V_13 [1/1] 0.00ns
:4  %tmp_data_V_13 = phi i256 [ %tmp_data_V_12, %branch170 ], [ %tmp_data_V_11, %branch181 ]

ST_4: stg_287 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V_13, i32 %tmp_keep_V_15, i1 %tmp_last_V_15, i3 %tmp_id_V_15, i12 %tmp_user_V_15)

ST_4: stg_288 [1/1] 0.00ns
:6  br i1 %tmp_last_V_15, label %._crit_edge91.i, label %47

ST_4: stg_289 [1/1] 1.09ns
:0  store i1 true, i1* @mergeState, align 1

ST_4: stg_290 [1/1] 0.00ns
:1  br label %._crit_edge91.i

ST_4: stg_291 [1/1] 0.00ns
._crit_edge91.i:0  br label %.loopexit.i

ST_4: stg_292 [1/1] 0.00ns
.loopexit.i:0  br label %merger_nw.exit

ST_4: tmp_15 [1/1] 0.00ns
branch1477:0  %tmp_15 = phi i1 [ %tmp_13, %branch245 ], [ %tmp_14, %branch234 ]

ST_4: stg_294 [1/1] 0.00ns
branch1477:1  br i1 %tmp_15, label %35, label %._crit_edge92.i

ST_4: stg_295 [1/1] 0.00ns
:0  br i1 %tmp_12, label %branch213, label %branch202

ST_4: empty_72 [1/1] 2.01ns
branch202:0  %empty_72 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V)

ST_4: tmp_data_V_9 [1/1] 0.00ns
branch202:1  %tmp_data_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_72, 0

ST_4: tmp_keep_V_11 [1/1] 0.00ns
branch202:2  %tmp_keep_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_72, 1

ST_4: tmp_last_V_11 [1/1] 0.00ns
branch202:3  %tmp_last_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_72, 2

ST_4: tmp_id_V_11 [1/1] 0.00ns
branch202:4  %tmp_id_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_72, 3

ST_4: tmp_user_V_11 [1/1] 0.00ns
branch202:5  %tmp_user_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_72, 4

ST_4: stg_302 [1/1] 1.09ns
branch202:6  br label %44

ST_4: empty_71 [1/1] 2.01ns
branch213:0  %empty_71 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_data_V, i32* %merger_network_1_V_keep_V, i1* %merger_network_1_V_last_V, i3* %merger_network_1_V_id_V, i12* %merger_network_1_V_user_V)

ST_4: tmp_data_V_8 [1/1] 0.00ns
branch213:1  %tmp_data_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_71, 0

ST_4: tmp_keep_V_10 [1/1] 0.00ns
branch213:2  %tmp_keep_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_71, 1

ST_4: tmp_last_V_10 [1/1] 0.00ns
branch213:3  %tmp_last_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_71, 2

ST_4: tmp_id_V_10 [1/1] 0.00ns
branch213:4  %tmp_id_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_71, 3

ST_4: tmp_user_V_10 [1/1] 0.00ns
branch213:5  %tmp_user_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_71, 4

ST_4: stg_309 [1/1] 1.09ns
branch213:6  br label %44

ST_4: tmp_user_V_12 [1/1] 0.00ns
:0  %tmp_user_V_12 = phi i12 [ %tmp_user_V_11, %branch202 ], [ %tmp_user_V_10, %branch213 ]

ST_4: tmp_id_V_12 [1/1] 0.00ns
:1  %tmp_id_V_12 = phi i3 [ %tmp_id_V_11, %branch202 ], [ %tmp_id_V_10, %branch213 ]

ST_4: tmp_last_V_12 [1/1] 0.00ns
:2  %tmp_last_V_12 = phi i1 [ %tmp_last_V_11, %branch202 ], [ %tmp_last_V_10, %branch213 ]

ST_4: tmp_keep_V_12 [1/1] 0.00ns
:3  %tmp_keep_V_12 = phi i32 [ %tmp_keep_V_11, %branch202 ], [ %tmp_keep_V_10, %branch213 ]

ST_4: tmp_data_V_10 [1/1] 0.00ns
:4  %tmp_data_V_10 = phi i256 [ %tmp_data_V_9, %branch202 ], [ %tmp_data_V_8, %branch213 ]

ST_4: stg_315 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V_10, i32 %tmp_keep_V_12, i1 %tmp_last_V_12, i3 %tmp_id_V_12, i12 %tmp_user_V_12)

ST_4: stg_316 [1/1] 0.00ns
:6  br i1 %tmp_last_V_12, label %48, label %._crit_edge93.i

ST_4: stg_317 [1/1] 1.09ns
:0  store i1 false, i1* @mergeState, align 1

ST_4: stg_318 [1/1] 0.00ns
:1  br label %._crit_edge93.i

ST_4: stg_319 [1/1] 0.00ns
._crit_edge93.i:0  br label %._crit_edge92.i

ST_4: stg_320 [1/1] 0.00ns
._crit_edge92.i:0  br label %merger_nw.exit

ST_4: mergeState_1_load [1/1] 0.00ns
merger_nw.exit:0  %mergeState_1_load = load i1* @mergeState_1, align 1

ST_4: streamSource_V_load [1/1] 0.00ns
merger_nw.exit:1  %streamSource_V_load = load i2* @streamSource_V, align 1

ST_4: stg_323 [1/1] 0.00ns
merger_nw.exit:2  br i1 %mergeState_1_load, label %16, label %.preheader.preheader

ST_4: stream_empty_1_0_s [1/1] 0.00ns
.preheader.preheader:0  %stream_empty_1_0_s = alloca i1

ST_4: stream_empty_1_1_s [1/1] 0.00ns
.preheader.preheader:1  %stream_empty_1_1_s = alloca i1

ST_4: stg_326 [1/1] 1.09ns
.preheader.preheader:2  br label %.preheader

ST_4: tmp_33 [1/1] 0.00ns
:0  %tmp_33 = trunc i2 %streamSource_V_load to i1

ST_4: stg_328 [1/1] 0.00ns
:1  br i1 %tmp_33, label %branch493, label %branch482

ST_4: tmp_24 [1/1] 0.00ns
branch482:0  %tmp_24 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_data_V, i32* %merger_host_0_V_keep_V, i1* %merger_host_0_V_last_V, i3* %merger_host_0_V_id_V, i12* %merger_host_0_V_user_V, i32 1)

ST_4: stg_330 [1/1] 1.09ns
branch482:1  br label %branch262418

ST_4: tmp_23 [1/1] 0.00ns
branch493:0  %tmp_23 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V, i32 1)

ST_4: stg_332 [1/1] 1.09ns
branch493:1  br label %branch262418


 <State 5>: 1.09ns
ST_5: tmp_14 [1/1] 0.00ns
branch234:0  %tmp_14 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V, i32 1)

ST_5: stg_334 [1/1] 1.09ns
branch234:1  br label %branch1477


 <State 6>: 1.09ns
ST_6: tmp_13 [1/1] 0.00ns
branch245:0  %tmp_13 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_data_V, i32* %merger_network_1_V_keep_V, i1* %merger_network_1_V_last_V, i3* %merger_network_1_V_id_V, i12* %merger_network_1_V_user_V, i32 1)

ST_6: stg_336 [1/1] 1.09ns
branch245:1  br label %branch1477


 <State 7>: 1.09ns
ST_7: k_0_i1 [1/1] 0.00ns
.preheader:0  %k_0_i1 = phi i2 [ %k_1, %branch256404 ], [ 0, %.preheader.preheader ]

ST_7: exitcond_i1 [1/1] 0.85ns
.preheader:1  %exitcond_i1 = icmp eq i2 %k_0_i1, -2

ST_7: empty_66 [1/1] 0.00ns
.preheader:2  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_7: k_1 [1/1] 0.48ns
.preheader:3  %k_1 = add i2 %k_0_i1, 1

ST_7: stg_341 [1/1] 0.00ns
.preheader:4  br i1 %exitcond_i1, label %.preheader.i25.preheader, label %25

ST_7: tmp_35 [1/1] 0.00ns
:0  %tmp_35 = trunc i2 %k_0_i1 to i1

ST_7: stg_343 [1/1] 0.00ns
:1  br i1 %tmp_35, label %branch397, label %branch386

ST_7: tmp_28 [1/1] 0.00ns
branch386:0  %tmp_28 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_data_V, i32* %merger_host_0_V_keep_V, i1* %merger_host_0_V_last_V, i3* %merger_host_0_V_id_V, i12* %merger_host_0_V_user_V, i32 1)

ST_7: stg_345 [1/1] 1.09ns
branch386:1  br label %branch256404

ST_7: tmp_27 [1/1] 0.00ns
branch397:0  %tmp_27 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V, i32 1)

ST_7: stg_347 [1/1] 1.09ns
branch397:1  br label %branch256404

ST_7: tmp_37_cast [1/1] 0.00ns
.preheader.i25.preheader:0  %tmp_37_cast = zext i2 %streamSource_V_load to i3

ST_7: stg_349 [1/1] 1.09ns
.preheader.i25.preheader:1  br label %.preheader.i25


 <State 8>: 1.68ns
ST_8: tmp_34 [1/1] 0.00ns (grouped into LUT with out node stream_empty_1_1)
branch256404:0  %tmp_34 = phi i1 [ %tmp_27, %branch397 ], [ %tmp_28, %branch386 ]

ST_8: stream_empty_1_0_load_1 [1/1] 0.00ns
branch256404:1  %stream_empty_1_0_load_1 = load i1* %stream_empty_1_0_s

ST_8: stream_empty_1_1_load_1 [1/1] 0.00ns
branch256404:2  %stream_empty_1_1_load_1 = load i1* %stream_empty_1_1_s

ST_8: stream_empty_1_1 [1/1] 0.84ns (out node of the LUT)
branch256404:3  %stream_empty_1_1 = xor i1 %tmp_34, true

ST_8: stream_empty_1_1_0_stream_empt [1/1] 0.84ns
branch256404:4  %stream_empty_1_1_0_stream_empt = select i1 %tmp_35, i1 %stream_empty_1_1, i1 %stream_empty_1_1_load_1

ST_8: stream_empty_1_0_0952_stream_e [1/1] 0.84ns
branch256404:5  %stream_empty_1_0_0952_stream_e = select i1 %tmp_35, i1 %stream_empty_1_0_load_1, i1 %stream_empty_1_1

ST_8: stg_356 [1/1] 0.00ns
branch256404:6  store i1 %stream_empty_1_1_0_stream_empt, i1* %stream_empty_1_1_s

ST_8: stg_357 [1/1] 0.00ns
branch256404:7  store i1 %stream_empty_1_0_0952_stream_e, i1* %stream_empty_1_0_s

ST_8: stg_358 [1/1] 0.00ns
branch256404:8  br label %.preheader


 <State 9>: 3.49ns
ST_9: i_op_assign_1 [1/1] 0.00ns
.preheader.i25:0  %i_op_assign_1 = phi i2 [ %i_1, %33 ], [ 0, %.preheader.i25.preheader ]

ST_9: tmp_36 [1/1] 0.00ns
.preheader.i25:1  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %i_op_assign_1, i32 1)

ST_9: empty_68 [1/1] 0.00ns
.preheader.i25:2  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

ST_9: i_1 [1/1] 0.48ns
.preheader.i25:3  %i_1 = add i2 %i_op_assign_1, 1

ST_9: stg_363 [1/1] 0.00ns
.preheader.i25:4  br i1 %tmp_36, label %.loopexit.i28, label %33

ST_9: stream_empty_1_0_load [1/1] 0.00ns
:0  %stream_empty_1_0_load = load i1* %stream_empty_1_0_s

ST_9: stream_empty_1_1_load [1/1] 0.00ns
:1  %stream_empty_1_1_load = load i1* %stream_empty_1_1_s

ST_9: i_1_cast [1/1] 0.00ns
:2  %i_1_cast = zext i2 %i_1 to i3

ST_9: tmp_29 [1/1] 0.48ns
:3  %tmp_29 = add i2 %streamSource_V_load, %i_1

ST_9: tempCtr_1 [1/1] 0.48ns
:4  %tempCtr_1 = add i3 %i_1_cast, %tmp_37_cast

ST_9: tmp_37 [1/1] 0.00ns
:5  %tmp_37 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %tempCtr_1, i32 1, i32 2)

ST_9: icmp1 [1/1] 0.85ns
:6  %icmp1 = icmp ne i2 %tmp_37, 0

ST_9: tmp_31 [1/1] 0.00ns (grouped into LUT with out node tmp_32)
:7  %tmp_31 = xor i2 %tmp_29, -2

ST_9: tmp_32 [1/1] 0.84ns (out node of the LUT)
:8  %tmp_32 = select i1 %icmp1, i2 %tmp_31, i2 %tmp_29

ST_9: tmp_38 [1/1] 0.00ns
:9  %tmp_38 = trunc i2 %tmp_32 to i1

ST_9: stream_empty_1_load_phi [1/1] 0.84ns
:10  %stream_empty_1_load_phi = select i1 %tmp_38, i1 %stream_empty_1_1_load, i1 %stream_empty_1_0_load

ST_9: stg_375 [1/1] 0.00ns
:11  br i1 %stream_empty_1_load_phi, label %.preheader.i25, label %40

ST_9: stg_376 [1/1] 0.00ns
:0  store i2 %tmp_32, i2* @streamSource_V, align 1

ST_9: stg_377 [1/1] 0.00ns
:1  br i1 %tmp_38, label %branch429, label %branch418

ST_9: empty_74 [1/1] 2.01ns
branch418:0  %empty_74 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_data_V, i32* %merger_host_0_V_keep_V, i1* %merger_host_0_V_last_V, i3* %merger_host_0_V_id_V, i12* %merger_host_0_V_user_V)

ST_9: tmp_data_V_18 [1/1] 0.00ns
branch418:1  %tmp_data_V_18 = extractvalue { i256, i32, i1, i3, i12 } %empty_74, 0

ST_9: tmp_keep_V_20 [1/1] 0.00ns
branch418:2  %tmp_keep_V_20 = extractvalue { i256, i32, i1, i3, i12 } %empty_74, 1

ST_9: tmp_last_V_20 [1/1] 0.00ns
branch418:3  %tmp_last_V_20 = extractvalue { i256, i32, i1, i3, i12 } %empty_74, 2

ST_9: tmp_id_V_20 [1/1] 0.00ns
branch418:4  %tmp_id_V_20 = extractvalue { i256, i32, i1, i3, i12 } %empty_74, 3

ST_9: tmp_user_V_20 [1/1] 0.00ns
branch418:5  %tmp_user_V_20 = extractvalue { i256, i32, i1, i3, i12 } %empty_74, 4

ST_9: stg_384 [1/1] 1.09ns
branch418:6  br label %45

ST_9: empty_73 [1/1] 2.01ns
branch429:0  %empty_73 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V)

ST_9: tmp_data_V_17 [1/1] 0.00ns
branch429:1  %tmp_data_V_17 = extractvalue { i256, i32, i1, i3, i12 } %empty_73, 0

ST_9: tmp_keep_V_19 [1/1] 0.00ns
branch429:2  %tmp_keep_V_19 = extractvalue { i256, i32, i1, i3, i12 } %empty_73, 1

ST_9: tmp_last_V_19 [1/1] 0.00ns
branch429:3  %tmp_last_V_19 = extractvalue { i256, i32, i1, i3, i12 } %empty_73, 2

ST_9: tmp_id_V_19 [1/1] 0.00ns
branch429:4  %tmp_id_V_19 = extractvalue { i256, i32, i1, i3, i12 } %empty_73, 3

ST_9: tmp_user_V_19 [1/1] 0.00ns
branch429:5  %tmp_user_V_19 = extractvalue { i256, i32, i1, i3, i12 } %empty_73, 4

ST_9: stg_391 [1/1] 1.09ns
branch429:6  br label %45

ST_9: tmp_user_V_21 [1/1] 0.00ns
:0  %tmp_user_V_21 = phi i12 [ %tmp_user_V_20, %branch418 ], [ %tmp_user_V_19, %branch429 ]

ST_9: tmp_id_V_21 [1/1] 0.00ns
:1  %tmp_id_V_21 = phi i3 [ %tmp_id_V_20, %branch418 ], [ %tmp_id_V_19, %branch429 ]

ST_9: tmp_last_V_21 [1/1] 0.00ns
:2  %tmp_last_V_21 = phi i1 [ %tmp_last_V_20, %branch418 ], [ %tmp_last_V_19, %branch429 ]

ST_9: tmp_keep_V_21 [1/1] 0.00ns
:3  %tmp_keep_V_21 = phi i32 [ %tmp_keep_V_20, %branch418 ], [ %tmp_keep_V_19, %branch429 ]

ST_9: tmp_data_V_19 [1/1] 0.00ns
:4  %tmp_data_V_19 = phi i256 [ %tmp_data_V_18, %branch418 ], [ %tmp_data_V_17, %branch429 ]

ST_9: stg_397 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V, i256 %tmp_data_V_19, i32 %tmp_keep_V_21, i1 %tmp_last_V_21, i3 %tmp_id_V_21, i12 %tmp_user_V_21)

ST_9: stg_398 [1/1] 0.00ns
:6  br i1 %tmp_last_V_21, label %._crit_edge91.i27, label %49

ST_9: stg_399 [1/1] 1.09ns
:0  store i1 true, i1* @mergeState_1, align 1

ST_9: stg_400 [1/1] 0.00ns
:1  br label %._crit_edge91.i27

ST_9: stg_401 [1/1] 0.00ns
._crit_edge91.i27:0  br label %.loopexit.i28

ST_9: stg_402 [1/1] 0.00ns
.loopexit.i28:0  br label %merger_host_func.exit

ST_9: tmp_user_V_18 [1/1] 0.00ns
:0  %tmp_user_V_18 = phi i12 [ %tmp_user_V_17, %branch450 ], [ %tmp_user_V_16, %branch461 ]

ST_9: tmp_id_V_18 [1/1] 0.00ns
:1  %tmp_id_V_18 = phi i3 [ %tmp_id_V_17, %branch450 ], [ %tmp_id_V_16, %branch461 ]

ST_9: tmp_last_V_18 [1/1] 0.00ns
:2  %tmp_last_V_18 = phi i1 [ %tmp_last_V_17, %branch450 ], [ %tmp_last_V_16, %branch461 ]

ST_9: tmp_keep_V_18 [1/1] 0.00ns
:3  %tmp_keep_V_18 = phi i32 [ %tmp_keep_V_17, %branch450 ], [ %tmp_keep_V_16, %branch461 ]

ST_9: tmp_data_V_16 [1/1] 0.00ns
:4  %tmp_data_V_16 = phi i256 [ %tmp_data_V_15, %branch450 ], [ %tmp_data_V_14, %branch461 ]

ST_9: stg_408 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V, i256 %tmp_data_V_16, i32 %tmp_keep_V_18, i1 %tmp_last_V_18, i3 %tmp_id_V_18, i12 %tmp_user_V_18)

ST_9: stg_409 [1/1] 0.00ns
:6  br i1 %tmp_last_V_18, label %50, label %._crit_edge93.i30

ST_9: stg_410 [1/1] 1.09ns
:0  store i1 false, i1* @mergeState_1, align 1

ST_9: stg_411 [1/1] 0.00ns
:1  br label %._crit_edge93.i30

ST_9: stg_412 [1/1] 0.00ns
._crit_edge93.i30:0  br label %._crit_edge92.i31

ST_9: stg_413 [1/1] 0.00ns
._crit_edge92.i31:0  br label %merger_host_func.exit

ST_9: stg_414 [1/1] 0.00ns
merger_host_func.exit:0  call fastcc void @example_axi_stream_pass_alt(i256* %mlx2sbu_V_data_V, i32* %mlx2sbu_V_keep_V, i1* %mlx2sbu_V_last_V, i3* %mlx2sbu_V_id_V, i12* %mlx2sbu_V_user_V, i256* %sbu2mlx_V_data_V, i32* %sbu2mlx_V_keep_V, i1* %sbu2mlx_V_last_V, i3* %sbu2mlx_V_id_V, i12* %sbu2mlx_V_user_V)

ST_9: stg_415 [1/1] 0.00ns
merger_host_func.exit:1  ret void


 <State 10>: 3.10ns
ST_10: tmp_25 [1/1] 0.00ns
branch262418:0  %tmp_25 = phi i1 [ %tmp_23, %branch493 ], [ %tmp_24, %branch482 ]

ST_10: stg_417 [1/1] 0.00ns
branch262418:1  br i1 %tmp_25, label %41, label %._crit_edge92.i31

ST_10: stg_418 [1/1] 0.00ns
:0  br i1 %tmp_33, label %branch461, label %branch450

ST_10: empty_76 [1/1] 2.01ns
branch450:0  %empty_76 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_data_V, i32* %merger_host_0_V_keep_V, i1* %merger_host_0_V_last_V, i3* %merger_host_0_V_id_V, i12* %merger_host_0_V_user_V)

ST_10: tmp_data_V_15 [1/1] 0.00ns
branch450:1  %tmp_data_V_15 = extractvalue { i256, i32, i1, i3, i12 } %empty_76, 0

ST_10: tmp_keep_V_17 [1/1] 0.00ns
branch450:2  %tmp_keep_V_17 = extractvalue { i256, i32, i1, i3, i12 } %empty_76, 1

ST_10: tmp_last_V_17 [1/1] 0.00ns
branch450:3  %tmp_last_V_17 = extractvalue { i256, i32, i1, i3, i12 } %empty_76, 2

ST_10: tmp_id_V_17 [1/1] 0.00ns
branch450:4  %tmp_id_V_17 = extractvalue { i256, i32, i1, i3, i12 } %empty_76, 3

ST_10: tmp_user_V_17 [1/1] 0.00ns
branch450:5  %tmp_user_V_17 = extractvalue { i256, i32, i1, i3, i12 } %empty_76, 4

ST_10: stg_425 [1/1] 1.09ns
branch450:6  br label %46

ST_10: empty_75 [1/1] 2.01ns
branch461:0  %empty_75 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V)

ST_10: tmp_data_V_14 [1/1] 0.00ns
branch461:1  %tmp_data_V_14 = extractvalue { i256, i32, i1, i3, i12 } %empty_75, 0

ST_10: tmp_keep_V_16 [1/1] 0.00ns
branch461:2  %tmp_keep_V_16 = extractvalue { i256, i32, i1, i3, i12 } %empty_75, 1

ST_10: tmp_last_V_16 [1/1] 0.00ns
branch461:3  %tmp_last_V_16 = extractvalue { i256, i32, i1, i3, i12 } %empty_75, 2

ST_10: tmp_id_V_16 [1/1] 0.00ns
branch461:4  %tmp_id_V_16 = extractvalue { i256, i32, i1, i3, i12 } %empty_75, 3

ST_10: tmp_user_V_16 [1/1] 0.00ns
branch461:5  %tmp_user_V_16 = extractvalue { i256, i32, i1, i3, i12 } %empty_75, 4

ST_10: stg_432 [1/1] 1.09ns
branch461:6  br label %46



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ prt_nw2sbu_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_nw2sbu_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_nw2sbu_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_nw2sbu_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_nw2sbu_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_cx2sbu_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_cx2sbu_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_cx2sbu_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_cx2sbu_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prt_cx2sbu_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mlx2sbu_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mlx2sbu_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mlx2sbu_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mlx2sbu_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mlx2sbu_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2mlx_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2mlx_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2mlx_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2mlx_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2mlx_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_nw_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_nw_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_nw_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_nw_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_nw_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_cx_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_cx_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_cx_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_cx_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sbu2prt_cx_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DetectState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ reply]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ DetectState_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ reply_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mergeState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ streamSource_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ count_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mergeState_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ streamSource_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_11                         (specinterface    ) [ 00000000000]
stg_12                         (specinterface    ) [ 00000000000]
stg_13                         (specinterface    ) [ 00000000000]
stg_14                         (specinterface    ) [ 00000000000]
stg_15                         (specinterface    ) [ 00000000000]
stg_16                         (specinterface    ) [ 00000000000]
merger_network_0_V_data_V      (alloca           ) [ 01111110000]
empty                          (specchannel      ) [ 00000000000]
stg_19                         (specinterface    ) [ 00000000000]
merger_network_0_V_keep_V      (alloca           ) [ 01111110000]
empty_39                       (specchannel      ) [ 00000000000]
stg_22                         (specinterface    ) [ 00000000000]
merger_network_0_V_last_V      (alloca           ) [ 01111110000]
empty_40                       (specchannel      ) [ 00000000000]
stg_25                         (specinterface    ) [ 00000000000]
merger_network_0_V_id_V        (alloca           ) [ 01111110000]
empty_41                       (specchannel      ) [ 00000000000]
stg_28                         (specinterface    ) [ 00000000000]
merger_network_0_V_user_V      (alloca           ) [ 01111110000]
empty_42                       (specchannel      ) [ 00000000000]
stg_31                         (specinterface    ) [ 00000000000]
merger_host_1_V_data_V         (alloca           ) [ 01111111111]
empty_43                       (specchannel      ) [ 00000000000]
stg_34                         (specinterface    ) [ 00000000000]
merger_host_1_V_keep_V         (alloca           ) [ 01111111111]
empty_44                       (specchannel      ) [ 00000000000]
stg_37                         (specinterface    ) [ 00000000000]
merger_host_1_V_last_V         (alloca           ) [ 01111111111]
empty_45                       (specchannel      ) [ 00000000000]
stg_40                         (specinterface    ) [ 00000000000]
merger_host_1_V_id_V           (alloca           ) [ 01111111111]
empty_46                       (specchannel      ) [ 00000000000]
stg_43                         (specinterface    ) [ 00000000000]
merger_host_1_V_user_V         (alloca           ) [ 01111111111]
empty_47                       (specchannel      ) [ 00000000000]
stg_46                         (specinterface    ) [ 00000000000]
merger_host_0_V_data_V         (alloca           ) [ 01111111111]
empty_48                       (specchannel      ) [ 00000000000]
stg_49                         (specinterface    ) [ 00000000000]
merger_host_0_V_keep_V         (alloca           ) [ 01111111111]
empty_49                       (specchannel      ) [ 00000000000]
stg_52                         (specinterface    ) [ 00000000000]
merger_host_0_V_last_V         (alloca           ) [ 01111111111]
empty_50                       (specchannel      ) [ 00000000000]
stg_55                         (specinterface    ) [ 00000000000]
merger_host_0_V_id_V           (alloca           ) [ 01111111111]
empty_51                       (specchannel      ) [ 00000000000]
stg_58                         (specinterface    ) [ 00000000000]
merger_host_0_V_user_V         (alloca           ) [ 01111111111]
empty_52                       (specchannel      ) [ 00000000000]
stg_61                         (specinterface    ) [ 00000000000]
merger_network_1_V_data_V      (alloca           ) [ 01111110000]
empty_53                       (specchannel      ) [ 00000000000]
stg_64                         (specinterface    ) [ 00000000000]
merger_network_1_V_keep_V      (alloca           ) [ 01111110000]
empty_54                       (specchannel      ) [ 00000000000]
stg_67                         (specinterface    ) [ 00000000000]
merger_network_1_V_last_V      (alloca           ) [ 01111110000]
empty_55                       (specchannel      ) [ 00000000000]
stg_70                         (specinterface    ) [ 00000000000]
merger_network_1_V_id_V        (alloca           ) [ 01111110000]
empty_56                       (specchannel      ) [ 00000000000]
stg_73                         (specinterface    ) [ 00000000000]
merger_network_1_V_user_V      (alloca           ) [ 01111110000]
empty_57                       (specchannel      ) [ 00000000000]
stg_76                         (specinterface    ) [ 00000000000]
DetectState_load               (load             ) [ 01000000000]
reply_load                     (load             ) [ 01000000000]
stg_79                         (switch           ) [ 00000000000]
tmp_2                          (nbreadreq        ) [ 01000000000]
stg_81                         (br               ) [ 00000000000]
empty_61                       (read             ) [ 00000000000]
tmp_data_V                     (extractvalue     ) [ 00000000000]
tmp_keep_V_2                   (extractvalue     ) [ 00000000000]
tmp_last_V_2                   (extractvalue     ) [ 01000000000]
tmp_id_V_2                     (extractvalue     ) [ 00000000000]
tmp_user_V_2                   (extractvalue     ) [ 00000000000]
stg_88                         (br               ) [ 00000000000]
stg_89                         (write            ) [ 00000000000]
stg_90                         (br               ) [ 00000000000]
stg_91                         (write            ) [ 00000000000]
stg_92                         (br               ) [ 00000000000]
stg_93                         (br               ) [ 00000000000]
stg_94                         (store            ) [ 00000000000]
stg_95                         (store            ) [ 00000000000]
stg_96                         (br               ) [ 00000000000]
stg_97                         (br               ) [ 00000000000]
stg_98                         (br               ) [ 00000000000]
tmp_1                          (nbreadreq        ) [ 01000000000]
stg_100                        (br               ) [ 00000000000]
empty_59                       (read             ) [ 00000000000]
tmp_data_V_21                  (extractvalue     ) [ 00000000000]
tmp_keep_V                     (extractvalue     ) [ 00000000000]
tmp_last_V                     (extractvalue     ) [ 01000000000]
tmp_id_V                       (extractvalue     ) [ 00000000000]
tmp_user_V                     (extractvalue     ) [ 00000000000]
p_Result_10                    (partset          ) [ 00000000000]
p_Val2_4                       (partset          ) [ 00000000000]
stg_109                        (write            ) [ 00000000000]
t_V                            (load             ) [ 00000000000]
tmp_8                          (add              ) [ 00000000000]
p_Result_s_60                  (partselect       ) [ 00000000000]
tmp_9                          (icmp             ) [ 00000000000]
p_tmp_8                        (select           ) [ 00000000000]
stg_115                        (store            ) [ 00000000000]
stg_116                        (br               ) [ 00000000000]
stg_117                        (store            ) [ 00000000000]
stg_118                        (br               ) [ 00000000000]
stg_119                        (br               ) [ 00000000000]
stg_120                        (br               ) [ 00000000000]
tmp                            (nbreadreq        ) [ 01000000000]
stg_122                        (br               ) [ 00000000000]
empty_58                       (read             ) [ 00000000000]
tmp_data_V_20                  (extractvalue     ) [ 00000000000]
tmp_keep_V_3                   (extractvalue     ) [ 00000000000]
tmp_last_V_3                   (extractvalue     ) [ 00000000000]
tmp_id_V_3                     (extractvalue     ) [ 00000000000]
tmp_user_V_3                   (extractvalue     ) [ 00000000000]
p_Result_s                     (partselect       ) [ 00000000000]
tmp_5                          (icmp             ) [ 01000000000]
stg_131                        (br               ) [ 00000000000]
p_Result_4                     (partselect       ) [ 00000000000]
tmp_s                          (icmp             ) [ 01000000000]
stg_134                        (br               ) [ 00000000000]
stg_135                        (br               ) [ 00000000000]
p_Result_13                    (partset          ) [ 00000000000]
p_Result_14                    (partset          ) [ 00000000000]
stg_138                        (store            ) [ 00000000000]
stg_139                        (br               ) [ 00000000000]
reply_loc                      (phi              ) [ 01000000000]
tmp_data_V_1                   (phi              ) [ 00000000000]
storemerge_i                   (phi              ) [ 00000000000]
stg_143                        (store            ) [ 00000000000]
stg_144                        (br               ) [ 00000000000]
stg_145                        (write            ) [ 00000000000]
stg_146                        (br               ) [ 00000000000]
stg_147                        (write            ) [ 00000000000]
stg_148                        (br               ) [ 00000000000]
stg_149                        (br               ) [ 00000000000]
stg_150                        (br               ) [ 00000000000]
DetectState_1_load             (load             ) [ 01000000000]
reply_1_load                   (load             ) [ 01000000000]
stg_153                        (switch           ) [ 00000000000]
tmp_6                          (nbreadreq        ) [ 01000000000]
stg_155                        (br               ) [ 00000000000]
empty_65                       (read             ) [ 00000000000]
tmp_data_V_6                   (extractvalue     ) [ 00000000000]
tmp_keep_V_8                   (extractvalue     ) [ 00000000000]
tmp_last_V_8                   (extractvalue     ) [ 01000000000]
tmp_id_V_8                     (extractvalue     ) [ 00000000000]
tmp_user_V_8                   (extractvalue     ) [ 00000000000]
stg_162                        (br               ) [ 00000000000]
stg_163                        (write            ) [ 00000000000]
stg_164                        (br               ) [ 00000000000]
stg_165                        (write            ) [ 00000000000]
stg_166                        (br               ) [ 00000000000]
stg_167                        (br               ) [ 00000000000]
stg_168                        (store            ) [ 00000000000]
stg_169                        (store            ) [ 00000000000]
stg_170                        (br               ) [ 00000000000]
stg_171                        (br               ) [ 00000000000]
stg_172                        (br               ) [ 00000000000]
tmp_4                          (nbreadreq        ) [ 01000000000]
stg_174                        (br               ) [ 00000000000]
empty_64                       (read             ) [ 00000000000]
tmp_data_V_23                  (extractvalue     ) [ 00000000000]
tmp_keep_V_6                   (extractvalue     ) [ 00000000000]
tmp_last_V_6                   (extractvalue     ) [ 01000000000]
tmp_id_V_6                     (extractvalue     ) [ 00000000000]
tmp_user_V_6                   (extractvalue     ) [ 00000000000]
p_Result_11                    (partset          ) [ 00000000000]
p_Result_12                    (partset          ) [ 00000000000]
stg_183                        (write            ) [ 00000000000]
stg_184                        (br               ) [ 00000000000]
stg_185                        (store            ) [ 00000000000]
stg_186                        (br               ) [ 00000000000]
stg_187                        (br               ) [ 00000000000]
stg_188                        (br               ) [ 00000000000]
tmp_3                          (nbreadreq        ) [ 01000000000]
stg_190                        (br               ) [ 00000000000]
empty_63                       (read             ) [ 00000000000]
tmp_data_V_22                  (extractvalue     ) [ 00000000000]
tmp_keep_V_9                   (extractvalue     ) [ 00000000000]
tmp_last_V_9                   (extractvalue     ) [ 00000000000]
tmp_id_V_9                     (extractvalue     ) [ 00000000000]
tmp_user_V_9                   (extractvalue     ) [ 00000000000]
p_Result_1                     (partselect       ) [ 00000000000]
tmp_7                          (icmp             ) [ 01000000000]
stg_199                        (br               ) [ 00000000000]
p_Result_5                     (partselect       ) [ 00000000000]
tmp_10                         (icmp             ) [ 01000000000]
stg_202                        (br               ) [ 00000000000]
stg_203                        (br               ) [ 00000000000]
p_Result_15                    (partset          ) [ 00000000000]
p_Result_16                    (partset          ) [ 00000000000]
stg_206                        (store            ) [ 00000000000]
stg_207                        (br               ) [ 00000000000]
reply_1_loc                    (phi              ) [ 01000000000]
tmp_data_V_7                   (phi              ) [ 00000000000]
storemerge_i9                  (phi              ) [ 00000000000]
stg_211                        (store            ) [ 00000000000]
stg_212                        (br               ) [ 00000000000]
stg_213                        (write            ) [ 00000000000]
stg_214                        (br               ) [ 00000000000]
stg_215                        (write            ) [ 00000000000]
stg_216                        (br               ) [ 00000000000]
stg_217                        (br               ) [ 00000000000]
stg_218                        (br               ) [ 00000000000]
mergeState_load                (load             ) [ 01111110000]
streamSource_V_1_load          (load             ) [ 00111110000]
stg_221                        (br               ) [ 00000000000]
stream_empty_0_s               (alloca           ) [ 00111110000]
stream_empty_110_s             (alloca           ) [ 00111110000]
stg_224                        (br               ) [ 01110000000]
tmp_12                         (trunc            ) [ 01111110000]
stg_226                        (br               ) [ 00000000000]
k_0_i                          (phi              ) [ 00100000000]
exitcond_i                     (icmp             ) [ 00110000000]
empty_62                       (speclooptripcount) [ 00000000000]
k                              (add              ) [ 01110000000]
stg_231                        (br               ) [ 00000000000]
tmp_17                         (trunc            ) [ 00110000000]
stg_233                        (br               ) [ 00000000000]
tmp_20                         (nbreadreq        ) [ 00110000000]
stg_235                        (br               ) [ 00110000000]
tmp_19                         (nbreadreq        ) [ 00110000000]
stg_237                        (br               ) [ 00110000000]
tmp_13_cast                    (zext             ) [ 00001000000]
stg_239                        (br               ) [ 00111000000]
tmp_22                         (phi              ) [ 00010000000]
stream_empty_0_load_1          (load             ) [ 00000000000]
stream_empty_110_load_1        (load             ) [ 00000000000]
stream_empty_1                 (xor              ) [ 00000000000]
stream_empty_110_0_stream_empt (select           ) [ 00000000000]
stream_empty_0_0954_stream_emp (select           ) [ 00000000000]
stg_246                        (store            ) [ 00000000000]
stg_247                        (store            ) [ 00000000000]
stg_248                        (br               ) [ 01110000000]
i_op_assign                    (phi              ) [ 00001000000]
tmp_18                         (bitselect        ) [ 00001000000]
empty_67                       (speclooptripcount) [ 00000000000]
i                              (add              ) [ 00101000000]
stg_253                        (br               ) [ 00000000000]
stream_empty_0_load            (load             ) [ 00000000000]
stream_empty_110_load          (load             ) [ 00000000000]
i_cast                         (zext             ) [ 00000000000]
tmp_21                         (add              ) [ 00000000000]
tempCtr                        (add              ) [ 00000000000]
tmp_26                         (partselect       ) [ 00000000000]
icmp                           (icmp             ) [ 00000000000]
tmp_11                         (xor              ) [ 00000000000]
tmp_16                         (select           ) [ 00000000000]
tmp_30                         (trunc            ) [ 00001000000]
stream_empty_load_phi          (select           ) [ 00001000000]
stg_265                        (br               ) [ 00101000000]
stg_266                        (store            ) [ 00000000000]
stg_267                        (br               ) [ 00000000000]
empty_70                       (read             ) [ 00000000000]
tmp_data_V_12                  (extractvalue     ) [ 00000000000]
tmp_keep_V_14                  (extractvalue     ) [ 00000000000]
tmp_last_V_14                  (extractvalue     ) [ 00000000000]
tmp_id_V_14                    (extractvalue     ) [ 00000000000]
tmp_user_V_14                  (extractvalue     ) [ 00000000000]
stg_274                        (br               ) [ 00000000000]
empty_69                       (read             ) [ 00000000000]
tmp_data_V_11                  (extractvalue     ) [ 00000000000]
tmp_keep_V_13                  (extractvalue     ) [ 00000000000]
tmp_last_V_13                  (extractvalue     ) [ 00000000000]
tmp_id_V_13                    (extractvalue     ) [ 00000000000]
tmp_user_V_13                  (extractvalue     ) [ 00000000000]
stg_281                        (br               ) [ 00000000000]
tmp_user_V_15                  (phi              ) [ 00000000000]
tmp_id_V_15                    (phi              ) [ 00000000000]
tmp_last_V_15                  (phi              ) [ 00001000000]
tmp_keep_V_15                  (phi              ) [ 00000000000]
tmp_data_V_13                  (phi              ) [ 00000000000]
stg_287                        (write            ) [ 00000000000]
stg_288                        (br               ) [ 00000000000]
stg_289                        (store            ) [ 00000000000]
stg_290                        (br               ) [ 00000000000]
stg_291                        (br               ) [ 00000000000]
stg_292                        (br               ) [ 00000000000]
tmp_15                         (phi              ) [ 00001000000]
stg_294                        (br               ) [ 00000000000]
stg_295                        (br               ) [ 00000000000]
empty_72                       (read             ) [ 00000000000]
tmp_data_V_9                   (extractvalue     ) [ 00000000000]
tmp_keep_V_11                  (extractvalue     ) [ 00000000000]
tmp_last_V_11                  (extractvalue     ) [ 00000000000]
tmp_id_V_11                    (extractvalue     ) [ 00000000000]
tmp_user_V_11                  (extractvalue     ) [ 00000000000]
stg_302                        (br               ) [ 00000000000]
empty_71                       (read             ) [ 00000000000]
tmp_data_V_8                   (extractvalue     ) [ 00000000000]
tmp_keep_V_10                  (extractvalue     ) [ 00000000000]
tmp_last_V_10                  (extractvalue     ) [ 00000000000]
tmp_id_V_10                    (extractvalue     ) [ 00000000000]
tmp_user_V_10                  (extractvalue     ) [ 00000000000]
stg_309                        (br               ) [ 00000000000]
tmp_user_V_12                  (phi              ) [ 00000000000]
tmp_id_V_12                    (phi              ) [ 00000000000]
tmp_last_V_12                  (phi              ) [ 00001000000]
tmp_keep_V_12                  (phi              ) [ 00000000000]
tmp_data_V_10                  (phi              ) [ 00000000000]
stg_315                        (write            ) [ 00000000000]
stg_316                        (br               ) [ 00000000000]
stg_317                        (store            ) [ 00000000000]
stg_318                        (br               ) [ 00000000000]
stg_319                        (br               ) [ 00000000000]
stg_320                        (br               ) [ 00000000000]
mergeState_1_load              (load             ) [ 00001001111]
streamSource_V_load            (load             ) [ 00000001111]
stg_323                        (br               ) [ 00000000000]
stream_empty_1_0_s             (alloca           ) [ 00000001111]
stream_empty_1_1_s             (alloca           ) [ 00000001111]
stg_326                        (br               ) [ 00001001100]
tmp_33                         (trunc            ) [ 00001000001]
stg_328                        (br               ) [ 00000000000]
tmp_24                         (nbreadreq        ) [ 00001000001]
stg_330                        (br               ) [ 00001000001]
tmp_23                         (nbreadreq        ) [ 00001000001]
stg_332                        (br               ) [ 00001000001]
tmp_14                         (nbreadreq        ) [ 00001110000]
stg_334                        (br               ) [ 00001110000]
tmp_13                         (nbreadreq        ) [ 00001110000]
stg_336                        (br               ) [ 00001110000]
k_0_i1                         (phi              ) [ 00000001000]
exitcond_i1                    (icmp             ) [ 00000001100]
empty_66                       (speclooptripcount) [ 00000000000]
k_1                            (add              ) [ 00001001100]
stg_341                        (br               ) [ 00000000000]
tmp_35                         (trunc            ) [ 00000001100]
stg_343                        (br               ) [ 00000000000]
tmp_28                         (nbreadreq        ) [ 00000001100]
stg_345                        (br               ) [ 00000001100]
tmp_27                         (nbreadreq        ) [ 00000001100]
stg_347                        (br               ) [ 00000001100]
tmp_37_cast                    (zext             ) [ 00000000010]
stg_349                        (br               ) [ 00000001110]
tmp_34                         (phi              ) [ 00000000100]
stream_empty_1_0_load_1        (load             ) [ 00000000000]
stream_empty_1_1_load_1        (load             ) [ 00000000000]
stream_empty_1_1               (xor              ) [ 00000000000]
stream_empty_1_1_0_stream_empt (select           ) [ 00000000000]
stream_empty_1_0_0952_stream_e (select           ) [ 00000000000]
stg_356                        (store            ) [ 00000000000]
stg_357                        (store            ) [ 00000000000]
stg_358                        (br               ) [ 00001001100]
i_op_assign_1                  (phi              ) [ 00000000010]
tmp_36                         (bitselect        ) [ 00000000010]
empty_68                       (speclooptripcount) [ 00000000000]
i_1                            (add              ) [ 00000001010]
stg_363                        (br               ) [ 00000000000]
stream_empty_1_0_load          (load             ) [ 00000000000]
stream_empty_1_1_load          (load             ) [ 00000000000]
i_1_cast                       (zext             ) [ 00000000000]
tmp_29                         (add              ) [ 00000000000]
tempCtr_1                      (add              ) [ 00000000000]
tmp_37                         (partselect       ) [ 00000000000]
icmp1                          (icmp             ) [ 00000000000]
tmp_31                         (xor              ) [ 00000000000]
tmp_32                         (select           ) [ 00000000000]
tmp_38                         (trunc            ) [ 00000000010]
stream_empty_1_load_phi        (select           ) [ 00000000010]
stg_375                        (br               ) [ 00000001010]
stg_376                        (store            ) [ 00000000000]
stg_377                        (br               ) [ 00000000000]
empty_74                       (read             ) [ 00000000000]
tmp_data_V_18                  (extractvalue     ) [ 00000000000]
tmp_keep_V_20                  (extractvalue     ) [ 00000000000]
tmp_last_V_20                  (extractvalue     ) [ 00000000000]
tmp_id_V_20                    (extractvalue     ) [ 00000000000]
tmp_user_V_20                  (extractvalue     ) [ 00000000000]
stg_384                        (br               ) [ 00000000000]
empty_73                       (read             ) [ 00000000000]
tmp_data_V_17                  (extractvalue     ) [ 00000000000]
tmp_keep_V_19                  (extractvalue     ) [ 00000000000]
tmp_last_V_19                  (extractvalue     ) [ 00000000000]
tmp_id_V_19                    (extractvalue     ) [ 00000000000]
tmp_user_V_19                  (extractvalue     ) [ 00000000000]
stg_391                        (br               ) [ 00000000000]
tmp_user_V_21                  (phi              ) [ 00000000000]
tmp_id_V_21                    (phi              ) [ 00000000000]
tmp_last_V_21                  (phi              ) [ 00000000010]
tmp_keep_V_21                  (phi              ) [ 00000000000]
tmp_data_V_19                  (phi              ) [ 00000000000]
stg_397                        (write            ) [ 00000000000]
stg_398                        (br               ) [ 00000000000]
stg_399                        (store            ) [ 00000000000]
stg_400                        (br               ) [ 00000000000]
stg_401                        (br               ) [ 00000000000]
stg_402                        (br               ) [ 00000000000]
tmp_user_V_18                  (phi              ) [ 00000000010]
tmp_id_V_18                    (phi              ) [ 00000000010]
tmp_last_V_18                  (phi              ) [ 00000000010]
tmp_keep_V_18                  (phi              ) [ 00000000010]
tmp_data_V_16                  (phi              ) [ 00000000010]
stg_408                        (write            ) [ 00000000000]
stg_409                        (br               ) [ 00000000000]
stg_410                        (store            ) [ 00000000000]
stg_411                        (br               ) [ 00000000000]
stg_412                        (br               ) [ 00000000000]
stg_413                        (br               ) [ 00000000000]
stg_414                        (call             ) [ 00000000000]
stg_415                        (ret              ) [ 00000000000]
tmp_25                         (phi              ) [ 00000000011]
stg_417                        (br               ) [ 00000000000]
stg_418                        (br               ) [ 00000000000]
empty_76                       (read             ) [ 00000000000]
tmp_data_V_15                  (extractvalue     ) [ 00000000011]
tmp_keep_V_17                  (extractvalue     ) [ 00000000011]
tmp_last_V_17                  (extractvalue     ) [ 00000000011]
tmp_id_V_17                    (extractvalue     ) [ 00000000011]
tmp_user_V_17                  (extractvalue     ) [ 00000000011]
stg_425                        (br               ) [ 00000000011]
empty_75                       (read             ) [ 00000000000]
tmp_data_V_14                  (extractvalue     ) [ 00000000011]
tmp_keep_V_16                  (extractvalue     ) [ 00000000011]
tmp_last_V_16                  (extractvalue     ) [ 00000000011]
tmp_id_V_16                    (extractvalue     ) [ 00000000011]
tmp_user_V_16                  (extractvalue     ) [ 00000000011]
stg_432                        (br               ) [ 00000000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="prt_nw2sbu_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_nw2sbu_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prt_nw2sbu_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_nw2sbu_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prt_nw2sbu_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_nw2sbu_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="prt_nw2sbu_V_id_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_nw2sbu_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="prt_nw2sbu_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_nw2sbu_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="prt_cx2sbu_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_cx2sbu_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="prt_cx2sbu_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_cx2sbu_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="prt_cx2sbu_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_cx2sbu_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="prt_cx2sbu_V_id_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_cx2sbu_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="prt_cx2sbu_V_user_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prt_cx2sbu_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mlx2sbu_V_data_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlx2sbu_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mlx2sbu_V_keep_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlx2sbu_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="mlx2sbu_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlx2sbu_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="mlx2sbu_V_id_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlx2sbu_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mlx2sbu_V_user_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlx2sbu_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="sbu2mlx_V_data_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2mlx_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="sbu2mlx_V_keep_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2mlx_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="sbu2mlx_V_last_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2mlx_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sbu2mlx_V_id_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2mlx_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="sbu2mlx_V_user_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2mlx_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="sbu2prt_nw_V_data_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_nw_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="sbu2prt_nw_V_keep_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_nw_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="sbu2prt_nw_V_last_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_nw_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="sbu2prt_nw_V_id_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_nw_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="sbu2prt_nw_V_user_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_nw_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="sbu2prt_cx_V_data_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_cx_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="sbu2prt_cx_V_keep_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_cx_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="sbu2prt_cx_V_last_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_cx_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="sbu2prt_cx_V_id_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_cx_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="sbu2prt_cx_V_user_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbu2prt_cx_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="DetectState">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DetectState"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="reply">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reply"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="DetectState_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DetectState_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="reply_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reply_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="mergeState">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeState"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="streamSource_V_1">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamSource_V_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="count_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_V"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="mergeState_1">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeState_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="streamSource_V">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamSource_V"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="merger_network_LF_0_NF_OC_V_O_4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="merger_network_LF_0_NF_OC_V_O_2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="merger_network_LF_0_NF_OC_V_O_1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="merger_network_LF_0_NF_OC_V_O_3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="merger_network_LF_0_NF_OC_V_O"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="merger_host_LF_1_NF_OC_V_OC_d"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="merger_host_LF_1_NF_OC_V_OC_k"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="merger_host_LF_1_NF_OC_V_OC_l"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="merger_host_LF_1_NF_OC_V_OC_i"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="merger_host_LF_1_NF_OC_V_OC_u"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="merger_host_LF_0_NF_OC_V_OC_d"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="merger_host_LF_0_NF_OC_V_OC_k"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="merger_host_LF_0_NF_OC_V_OC_l"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="merger_host_LF_0_NF_OC_V_OC_i"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="merger_host_LF_0_NF_OC_V_OC_u"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="merger_network_LF_1_NF_OC_V_O_4"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="merger_network_LF_1_NF_OC_V_O_2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="merger_network_LF_1_NF_OC_V_O_1"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="merger_network_LF_1_NF_OC_V_O_3"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="merger_network_LF_1_NF_OC_V_O"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i256.i16"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i256.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i256.i256.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="example_axi_stream_pass_alt"/></StgValue>
</bind>
</comp>

<comp id="220" class="1004" name="merger_network_0_V_data_V_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merger_network_0_V_data_V/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="merger_network_0_V_keep_V_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merger_network_0_V_keep_V/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="merger_network_0_V_last_V_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merger_network_0_V_last_V/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="merger_network_0_V_id_V_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merger_network_0_V_id_V/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="merger_network_0_V_user_V_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merger_network_0_V_user_V/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="merger_host_1_V_data_V_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merger_host_1_V_data_V/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="merger_host_1_V_keep_V_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merger_host_1_V_keep_V/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="merger_host_1_V_last_V_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merger_host_1_V_last_V/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="merger_host_1_V_id_V_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merger_host_1_V_id_V/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="merger_host_1_V_user_V_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merger_host_1_V_user_V/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="merger_host_0_V_data_V_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merger_host_0_V_data_V/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="merger_host_0_V_keep_V_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merger_host_0_V_keep_V/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="merger_host_0_V_last_V_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merger_host_0_V_last_V/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="merger_host_0_V_id_V_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merger_host_0_V_id_V/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="merger_host_0_V_user_V_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merger_host_0_V_user_V/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="merger_network_1_V_data_V_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merger_network_1_V_data_V/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="merger_network_1_V_keep_V_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merger_network_1_V_keep_V/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="merger_network_1_V_last_V_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merger_network_1_V_last_V/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="merger_network_1_V_id_V_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merger_network_1_V_id_V/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="merger_network_1_V_user_V_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="merger_network_1_V_user_V/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="stream_empty_0_s_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_empty_0_s/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="stream_empty_110_s_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_empty_110_s/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="stream_empty_1_0_s_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_empty_1_0_s/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="stream_empty_1_1_s_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_empty_1_1_s/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_nbreadreq_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="256" slack="0"/>
<pin id="319" dir="0" index="2" bw="32" slack="0"/>
<pin id="320" dir="0" index="3" bw="1" slack="0"/>
<pin id="321" dir="0" index="4" bw="3" slack="0"/>
<pin id="322" dir="0" index="5" bw="12" slack="0"/>
<pin id="323" dir="0" index="6" bw="1" slack="0"/>
<pin id="324" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_2/1 tmp_1/1 tmp/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="304" slack="0"/>
<pin id="334" dir="0" index="1" bw="256" slack="0"/>
<pin id="335" dir="0" index="2" bw="32" slack="0"/>
<pin id="336" dir="0" index="3" bw="1" slack="0"/>
<pin id="337" dir="0" index="4" bw="3" slack="0"/>
<pin id="338" dir="0" index="5" bw="12" slack="0"/>
<pin id="339" dir="1" index="6" bw="304" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_61/1 empty_59/1 empty_58/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_write_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="0" slack="0"/>
<pin id="348" dir="0" index="1" bw="256" slack="0"/>
<pin id="349" dir="0" index="2" bw="32" slack="0"/>
<pin id="350" dir="0" index="3" bw="1" slack="0"/>
<pin id="351" dir="0" index="4" bw="3" slack="0"/>
<pin id="352" dir="0" index="5" bw="12" slack="0"/>
<pin id="353" dir="0" index="6" bw="256" slack="0"/>
<pin id="354" dir="0" index="7" bw="32" slack="0"/>
<pin id="355" dir="0" index="8" bw="1" slack="0"/>
<pin id="356" dir="0" index="9" bw="3" slack="0"/>
<pin id="357" dir="0" index="10" bw="12" slack="0"/>
<pin id="358" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_89/1 stg_145/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_write_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="0" slack="0"/>
<pin id="362" dir="0" index="1" bw="256" slack="0"/>
<pin id="363" dir="0" index="2" bw="32" slack="0"/>
<pin id="364" dir="0" index="3" bw="1" slack="0"/>
<pin id="365" dir="0" index="4" bw="3" slack="0"/>
<pin id="366" dir="0" index="5" bw="12" slack="0"/>
<pin id="367" dir="0" index="6" bw="256" slack="0"/>
<pin id="368" dir="0" index="7" bw="32" slack="0"/>
<pin id="369" dir="0" index="8" bw="1" slack="0"/>
<pin id="370" dir="0" index="9" bw="3" slack="0"/>
<pin id="371" dir="0" index="10" bw="12" slack="0"/>
<pin id="372" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_91/1 stg_109/1 stg_147/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_nbreadreq_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="256" slack="0"/>
<pin id="377" dir="0" index="2" bw="32" slack="0"/>
<pin id="378" dir="0" index="3" bw="1" slack="0"/>
<pin id="379" dir="0" index="4" bw="3" slack="0"/>
<pin id="380" dir="0" index="5" bw="12" slack="0"/>
<pin id="381" dir="0" index="6" bw="1" slack="0"/>
<pin id="382" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_6/1 tmp_4/1 tmp_3/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_read_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="304" slack="0"/>
<pin id="392" dir="0" index="1" bw="256" slack="0"/>
<pin id="393" dir="0" index="2" bw="32" slack="0"/>
<pin id="394" dir="0" index="3" bw="1" slack="0"/>
<pin id="395" dir="0" index="4" bw="3" slack="0"/>
<pin id="396" dir="0" index="5" bw="12" slack="0"/>
<pin id="397" dir="1" index="6" bw="304" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_65/1 empty_64/1 empty_63/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_write_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="0" slack="0"/>
<pin id="406" dir="0" index="1" bw="256" slack="0"/>
<pin id="407" dir="0" index="2" bw="32" slack="0"/>
<pin id="408" dir="0" index="3" bw="1" slack="0"/>
<pin id="409" dir="0" index="4" bw="3" slack="0"/>
<pin id="410" dir="0" index="5" bw="12" slack="0"/>
<pin id="411" dir="0" index="6" bw="256" slack="0"/>
<pin id="412" dir="0" index="7" bw="32" slack="0"/>
<pin id="413" dir="0" index="8" bw="1" slack="0"/>
<pin id="414" dir="0" index="9" bw="3" slack="0"/>
<pin id="415" dir="0" index="10" bw="12" slack="0"/>
<pin id="416" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_163/1 stg_213/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_write_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="0" slack="0"/>
<pin id="420" dir="0" index="1" bw="256" slack="0"/>
<pin id="421" dir="0" index="2" bw="32" slack="0"/>
<pin id="422" dir="0" index="3" bw="1" slack="0"/>
<pin id="423" dir="0" index="4" bw="3" slack="0"/>
<pin id="424" dir="0" index="5" bw="12" slack="0"/>
<pin id="425" dir="0" index="6" bw="256" slack="0"/>
<pin id="426" dir="0" index="7" bw="32" slack="0"/>
<pin id="427" dir="0" index="8" bw="1" slack="0"/>
<pin id="428" dir="0" index="9" bw="3" slack="0"/>
<pin id="429" dir="0" index="10" bw="12" slack="0"/>
<pin id="430" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_165/1 stg_183/1 stg_215/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_nbreadreq_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="256" slack="1"/>
<pin id="435" dir="0" index="2" bw="32" slack="1"/>
<pin id="436" dir="0" index="3" bw="1" slack="1"/>
<pin id="437" dir="0" index="4" bw="3" slack="1"/>
<pin id="438" dir="0" index="5" bw="12" slack="1"/>
<pin id="439" dir="0" index="6" bw="1" slack="0"/>
<pin id="440" dir="1" index="7" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_20/2 tmp_14/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_nbreadreq_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="256" slack="1"/>
<pin id="446" dir="0" index="2" bw="32" slack="1"/>
<pin id="447" dir="0" index="3" bw="1" slack="1"/>
<pin id="448" dir="0" index="4" bw="3" slack="1"/>
<pin id="449" dir="0" index="5" bw="12" slack="1"/>
<pin id="450" dir="0" index="6" bw="1" slack="0"/>
<pin id="451" dir="1" index="7" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_19/2 tmp_13/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_read_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="304" slack="0"/>
<pin id="456" dir="0" index="1" bw="256" slack="2"/>
<pin id="457" dir="0" index="2" bw="32" slack="2"/>
<pin id="458" dir="0" index="3" bw="1" slack="2"/>
<pin id="459" dir="0" index="4" bw="3" slack="2"/>
<pin id="460" dir="0" index="5" bw="12" slack="2"/>
<pin id="461" dir="1" index="6" bw="304" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_70/4 empty_72/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="grp_read_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="304" slack="0"/>
<pin id="465" dir="0" index="1" bw="256" slack="2"/>
<pin id="466" dir="0" index="2" bw="32" slack="2"/>
<pin id="467" dir="0" index="3" bw="1" slack="2"/>
<pin id="468" dir="0" index="4" bw="3" slack="2"/>
<pin id="469" dir="0" index="5" bw="12" slack="2"/>
<pin id="470" dir="1" index="6" bw="304" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_69/4 empty_71/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_write_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="0" slack="0"/>
<pin id="474" dir="0" index="1" bw="256" slack="0"/>
<pin id="475" dir="0" index="2" bw="32" slack="0"/>
<pin id="476" dir="0" index="3" bw="1" slack="0"/>
<pin id="477" dir="0" index="4" bw="3" slack="0"/>
<pin id="478" dir="0" index="5" bw="12" slack="0"/>
<pin id="479" dir="0" index="6" bw="256" slack="0"/>
<pin id="480" dir="0" index="7" bw="32" slack="0"/>
<pin id="481" dir="0" index="8" bw="1" slack="0"/>
<pin id="482" dir="0" index="9" bw="3" slack="0"/>
<pin id="483" dir="0" index="10" bw="12" slack="0"/>
<pin id="484" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_287/4 stg_315/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="grp_nbreadreq_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="256" slack="2"/>
<pin id="494" dir="0" index="2" bw="32" slack="2"/>
<pin id="495" dir="0" index="3" bw="1" slack="2"/>
<pin id="496" dir="0" index="4" bw="3" slack="2"/>
<pin id="497" dir="0" index="5" bw="12" slack="2"/>
<pin id="498" dir="0" index="6" bw="1" slack="0"/>
<pin id="499" dir="1" index="7" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_24/4 tmp_28/7 "/>
</bind>
</comp>

<comp id="502" class="1004" name="grp_nbreadreq_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="256" slack="2"/>
<pin id="505" dir="0" index="2" bw="32" slack="2"/>
<pin id="506" dir="0" index="3" bw="1" slack="2"/>
<pin id="507" dir="0" index="4" bw="3" slack="2"/>
<pin id="508" dir="0" index="5" bw="12" slack="2"/>
<pin id="509" dir="0" index="6" bw="1" slack="0"/>
<pin id="510" dir="1" index="7" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_23/4 tmp_27/7 "/>
</bind>
</comp>

<comp id="513" class="1004" name="grp_read_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="304" slack="0"/>
<pin id="515" dir="0" index="1" bw="256" slack="3"/>
<pin id="516" dir="0" index="2" bw="32" slack="3"/>
<pin id="517" dir="0" index="3" bw="1" slack="3"/>
<pin id="518" dir="0" index="4" bw="3" slack="3"/>
<pin id="519" dir="0" index="5" bw="12" slack="3"/>
<pin id="520" dir="1" index="6" bw="304" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_74/9 empty_76/10 "/>
</bind>
</comp>

<comp id="522" class="1004" name="grp_read_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="304" slack="0"/>
<pin id="524" dir="0" index="1" bw="256" slack="3"/>
<pin id="525" dir="0" index="2" bw="32" slack="3"/>
<pin id="526" dir="0" index="3" bw="1" slack="3"/>
<pin id="527" dir="0" index="4" bw="3" slack="3"/>
<pin id="528" dir="0" index="5" bw="12" slack="3"/>
<pin id="529" dir="1" index="6" bw="304" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_73/9 empty_75/10 "/>
</bind>
</comp>

<comp id="531" class="1004" name="grp_write_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="0" slack="0"/>
<pin id="533" dir="0" index="1" bw="256" slack="0"/>
<pin id="534" dir="0" index="2" bw="32" slack="0"/>
<pin id="535" dir="0" index="3" bw="1" slack="0"/>
<pin id="536" dir="0" index="4" bw="3" slack="0"/>
<pin id="537" dir="0" index="5" bw="12" slack="0"/>
<pin id="538" dir="0" index="6" bw="256" slack="0"/>
<pin id="539" dir="0" index="7" bw="32" slack="0"/>
<pin id="540" dir="0" index="8" bw="1" slack="0"/>
<pin id="541" dir="0" index="9" bw="3" slack="0"/>
<pin id="542" dir="0" index="10" bw="12" slack="0"/>
<pin id="543" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_397/9 stg_408/9 "/>
</bind>
</comp>

<comp id="550" class="1005" name="reply_loc_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="552" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="reply_loc (phireg) "/>
</bind>
</comp>

<comp id="553" class="1004" name="reply_loc_phi_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="556" dir="0" index="2" bw="1" slack="0"/>
<pin id="557" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="558" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="reply_loc/1 "/>
</bind>
</comp>

<comp id="560" class="1005" name="tmp_data_V_1_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="562" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 (phireg) "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_data_V_1_phi_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="256" slack="0"/>
<pin id="565" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="566" dir="0" index="2" bw="256" slack="0"/>
<pin id="567" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="568" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_1/1 "/>
</bind>
</comp>

<comp id="571" class="1005" name="storemerge_i_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="573" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge_i (phireg) "/>
</bind>
</comp>

<comp id="574" class="1004" name="storemerge_i_phi_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="577" dir="0" index="2" bw="2" slack="0"/>
<pin id="578" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="579" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i/1 "/>
</bind>
</comp>

<comp id="582" class="1005" name="reply_1_loc_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="584" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="reply_1_loc (phireg) "/>
</bind>
</comp>

<comp id="585" class="1004" name="reply_1_loc_phi_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="588" dir="0" index="2" bw="1" slack="0"/>
<pin id="589" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="590" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="reply_1_loc/1 "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_data_V_7_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="594" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_data_V_7 (phireg) "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_data_V_7_phi_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="256" slack="0"/>
<pin id="597" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="598" dir="0" index="2" bw="256" slack="0"/>
<pin id="599" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="600" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_7/1 "/>
</bind>
</comp>

<comp id="603" class="1005" name="storemerge_i9_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="605" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge_i9 (phireg) "/>
</bind>
</comp>

<comp id="606" class="1004" name="storemerge_i9_phi_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="609" dir="0" index="2" bw="2" slack="0"/>
<pin id="610" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="611" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i9/1 "/>
</bind>
</comp>

<comp id="614" class="1005" name="k_0_i_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="2" slack="1"/>
<pin id="616" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_0_i (phireg) "/>
</bind>
</comp>

<comp id="618" class="1004" name="k_0_i_phi_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="2" slack="0"/>
<pin id="620" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="621" dir="0" index="2" bw="1" slack="1"/>
<pin id="622" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="623" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_i/2 "/>
</bind>
</comp>

<comp id="625" class="1005" name="tmp_22_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="627" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_22 (phireg) "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_22_phi_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="1"/>
<pin id="630" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="631" dir="0" index="2" bw="1" slack="1"/>
<pin id="632" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="633" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="634" class="1005" name="i_op_assign_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="2" slack="1"/>
<pin id="636" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="638" class="1004" name="i_op_assign_phi_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="2" slack="0"/>
<pin id="640" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="641" dir="0" index="2" bw="1" slack="1"/>
<pin id="642" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="643" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/4 "/>
</bind>
</comp>

<comp id="645" class="1005" name="tmp_user_V_15_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="647" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_user_V_15 (phireg) "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_user_V_15_phi_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="12" slack="0"/>
<pin id="650" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="651" dir="0" index="2" bw="12" slack="0"/>
<pin id="652" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="653" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_user_V_15/4 "/>
</bind>
</comp>

<comp id="655" class="1005" name="tmp_id_V_15_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="657" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_id_V_15 (phireg) "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_id_V_15_phi_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="3" slack="0"/>
<pin id="660" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="661" dir="0" index="2" bw="3" slack="0"/>
<pin id="662" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="663" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_id_V_15/4 "/>
</bind>
</comp>

<comp id="665" class="1005" name="tmp_last_V_15_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="667" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_15 (phireg) "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_last_V_15_phi_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="671" dir="0" index="2" bw="1" slack="0"/>
<pin id="672" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="673" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V_15/4 "/>
</bind>
</comp>

<comp id="675" class="1005" name="tmp_keep_V_15_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="677" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_keep_V_15 (phireg) "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_keep_V_15_phi_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="681" dir="0" index="2" bw="32" slack="0"/>
<pin id="682" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="683" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_keep_V_15/4 "/>
</bind>
</comp>

<comp id="685" class="1005" name="tmp_data_V_13_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="687" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_data_V_13 (phireg) "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_data_V_13_phi_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="256" slack="0"/>
<pin id="690" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="691" dir="0" index="2" bw="256" slack="0"/>
<pin id="692" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="693" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_13/4 "/>
</bind>
</comp>

<comp id="695" class="1005" name="tmp_15_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="697" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_15 (phireg) "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_15_phi_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="1"/>
<pin id="700" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="701" dir="0" index="2" bw="1" slack="1"/>
<pin id="702" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="703" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="704" class="1005" name="tmp_user_V_12_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="706" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_user_V_12 (phireg) "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_user_V_12_phi_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="12" slack="0"/>
<pin id="709" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="710" dir="0" index="2" bw="12" slack="0"/>
<pin id="711" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="712" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_user_V_12/4 "/>
</bind>
</comp>

<comp id="714" class="1005" name="tmp_id_V_12_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="716" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_id_V_12 (phireg) "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_id_V_12_phi_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="3" slack="0"/>
<pin id="719" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="720" dir="0" index="2" bw="3" slack="0"/>
<pin id="721" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="722" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_id_V_12/4 "/>
</bind>
</comp>

<comp id="724" class="1005" name="tmp_last_V_12_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="726" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_12 (phireg) "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_last_V_12_phi_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="730" dir="0" index="2" bw="1" slack="0"/>
<pin id="731" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="732" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V_12/4 "/>
</bind>
</comp>

<comp id="734" class="1005" name="tmp_keep_V_12_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="736" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_keep_V_12 (phireg) "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_keep_V_12_phi_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="740" dir="0" index="2" bw="32" slack="0"/>
<pin id="741" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="742" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_keep_V_12/4 "/>
</bind>
</comp>

<comp id="744" class="1005" name="tmp_data_V_10_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="746" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_data_V_10 (phireg) "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_data_V_10_phi_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="256" slack="0"/>
<pin id="749" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="750" dir="0" index="2" bw="256" slack="0"/>
<pin id="751" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="752" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_10/4 "/>
</bind>
</comp>

<comp id="754" class="1005" name="k_0_i1_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="2" slack="1"/>
<pin id="756" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="758" class="1004" name="k_0_i1_phi_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="2" slack="0"/>
<pin id="760" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="761" dir="0" index="2" bw="1" slack="1"/>
<pin id="762" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="763" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_i1/7 "/>
</bind>
</comp>

<comp id="765" class="1005" name="tmp_34_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="767" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_34 (phireg) "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_34_phi_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="1"/>
<pin id="770" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="771" dir="0" index="2" bw="1" slack="1"/>
<pin id="772" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="773" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_34/8 "/>
</bind>
</comp>

<comp id="774" class="1005" name="i_op_assign_1_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="2" slack="1"/>
<pin id="776" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="778" class="1004" name="i_op_assign_1_phi_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="2" slack="0"/>
<pin id="780" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="781" dir="0" index="2" bw="1" slack="1"/>
<pin id="782" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="783" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_1/9 "/>
</bind>
</comp>

<comp id="785" class="1005" name="tmp_user_V_21_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="787" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_user_V_21 (phireg) "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_user_V_21_phi_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="12" slack="0"/>
<pin id="790" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="791" dir="0" index="2" bw="12" slack="0"/>
<pin id="792" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="793" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_user_V_21/9 "/>
</bind>
</comp>

<comp id="795" class="1005" name="tmp_id_V_21_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="797" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_id_V_21 (phireg) "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_id_V_21_phi_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="3" slack="0"/>
<pin id="800" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="801" dir="0" index="2" bw="3" slack="0"/>
<pin id="802" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="803" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_id_V_21/9 "/>
</bind>
</comp>

<comp id="805" class="1005" name="tmp_last_V_21_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="807" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_21 (phireg) "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_last_V_21_phi_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="811" dir="0" index="2" bw="1" slack="0"/>
<pin id="812" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="813" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V_21/9 "/>
</bind>
</comp>

<comp id="815" class="1005" name="tmp_keep_V_21_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="817" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_keep_V_21 (phireg) "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_keep_V_21_phi_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="821" dir="0" index="2" bw="32" slack="0"/>
<pin id="822" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="823" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_keep_V_21/9 "/>
</bind>
</comp>

<comp id="825" class="1005" name="tmp_data_V_19_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="827" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_data_V_19 (phireg) "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_data_V_19_phi_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="256" slack="0"/>
<pin id="830" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="831" dir="0" index="2" bw="256" slack="0"/>
<pin id="832" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="833" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_19/9 "/>
</bind>
</comp>

<comp id="835" class="1005" name="tmp_user_V_18_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="837" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_user_V_18 (phireg) "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp_user_V_18_phi_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="12" slack="1"/>
<pin id="840" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="841" dir="0" index="2" bw="12" slack="1"/>
<pin id="842" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="843" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_user_V_18/9 "/>
</bind>
</comp>

<comp id="845" class="1005" name="tmp_id_V_18_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="847" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_id_V_18 (phireg) "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_id_V_18_phi_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="3" slack="1"/>
<pin id="850" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="851" dir="0" index="2" bw="3" slack="1"/>
<pin id="852" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="853" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_id_V_18/9 "/>
</bind>
</comp>

<comp id="855" class="1005" name="tmp_last_V_18_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="857" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_18 (phireg) "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_last_V_18_phi_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="1"/>
<pin id="860" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="861" dir="0" index="2" bw="1" slack="1"/>
<pin id="862" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="863" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V_18/9 "/>
</bind>
</comp>

<comp id="865" class="1005" name="tmp_keep_V_18_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="867" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_keep_V_18 (phireg) "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_keep_V_18_phi_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="1"/>
<pin id="870" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="871" dir="0" index="2" bw="32" slack="1"/>
<pin id="872" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="873" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_keep_V_18/9 "/>
</bind>
</comp>

<comp id="875" class="1005" name="tmp_data_V_16_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="877" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_data_V_16 (phireg) "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp_data_V_16_phi_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="256" slack="1"/>
<pin id="880" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="881" dir="0" index="2" bw="256" slack="1"/>
<pin id="882" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="883" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_16/9 "/>
</bind>
</comp>

<comp id="885" class="1005" name="tmp_25_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="1"/>
<pin id="887" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_25 (phireg) "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp_25_phi_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="1"/>
<pin id="890" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="891" dir="0" index="2" bw="1" slack="1"/>
<pin id="892" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="893" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_25/10 "/>
</bind>
</comp>

<comp id="895" class="1004" name="stg_414_example_axi_stream_pass_alt_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="0" slack="0"/>
<pin id="897" dir="0" index="1" bw="256" slack="0"/>
<pin id="898" dir="0" index="2" bw="32" slack="0"/>
<pin id="899" dir="0" index="3" bw="1" slack="0"/>
<pin id="900" dir="0" index="4" bw="3" slack="0"/>
<pin id="901" dir="0" index="5" bw="12" slack="0"/>
<pin id="902" dir="0" index="6" bw="256" slack="0"/>
<pin id="903" dir="0" index="7" bw="32" slack="0"/>
<pin id="904" dir="0" index="8" bw="1" slack="0"/>
<pin id="905" dir="0" index="9" bw="3" slack="0"/>
<pin id="906" dir="0" index="10" bw="12" slack="0"/>
<pin id="907" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_414/9 "/>
</bind>
</comp>

<comp id="919" class="1004" name="grp_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="304" slack="0"/>
<pin id="921" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 tmp_data_V_21/1 tmp_data_V_20/1 "/>
</bind>
</comp>

<comp id="926" class="1004" name="grp_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="304" slack="0"/>
<pin id="928" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_2/1 tmp_keep_V/1 tmp_keep_V_3/1 "/>
</bind>
</comp>

<comp id="932" class="1004" name="grp_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="304" slack="0"/>
<pin id="934" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_2/1 tmp_last_V/1 tmp_last_V_3/1 "/>
</bind>
</comp>

<comp id="938" class="1004" name="grp_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="304" slack="0"/>
<pin id="940" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V_2/1 tmp_id_V/1 tmp_id_V_3/1 "/>
</bind>
</comp>

<comp id="944" class="1004" name="grp_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="304" slack="0"/>
<pin id="946" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_2/1 tmp_user_V/1 tmp_user_V_3/1 "/>
</bind>
</comp>

<comp id="950" class="1004" name="grp_store_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="0"/>
<pin id="952" dir="0" index="1" bw="2" slack="0"/>
<pin id="953" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_94/1 stg_117/1 "/>
</bind>
</comp>

<comp id="956" class="1004" name="grp_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="304" slack="0"/>
<pin id="958" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_6/1 tmp_data_V_23/1 tmp_data_V_22/1 "/>
</bind>
</comp>

<comp id="963" class="1004" name="grp_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="304" slack="0"/>
<pin id="965" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_8/1 tmp_keep_V_6/1 tmp_keep_V_9/1 "/>
</bind>
</comp>

<comp id="969" class="1004" name="grp_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="304" slack="0"/>
<pin id="971" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_8/1 tmp_last_V_6/1 tmp_last_V_9/1 "/>
</bind>
</comp>

<comp id="975" class="1004" name="grp_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="304" slack="0"/>
<pin id="977" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V_8/1 tmp_id_V_6/1 tmp_id_V_9/1 "/>
</bind>
</comp>

<comp id="981" class="1004" name="grp_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="304" slack="0"/>
<pin id="983" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_8/1 tmp_user_V_6/1 tmp_user_V_9/1 "/>
</bind>
</comp>

<comp id="987" class="1004" name="grp_store_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="0"/>
<pin id="989" dir="0" index="1" bw="2" slack="0"/>
<pin id="990" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_168/1 stg_185/1 "/>
</bind>
</comp>

<comp id="993" class="1004" name="grp_load_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="2"/>
<pin id="995" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stream_empty_0_load_1/3 stream_empty_0_load/4 "/>
</bind>
</comp>

<comp id="996" class="1004" name="grp_load_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="2"/>
<pin id="998" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stream_empty_110_load_1/3 stream_empty_110_load/4 "/>
</bind>
</comp>

<comp id="999" class="1004" name="grp_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="304" slack="0"/>
<pin id="1001" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_12/4 tmp_data_V_9/4 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="grp_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="304" slack="0"/>
<pin id="1007" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_14/4 tmp_keep_V_11/4 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="grp_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="304" slack="0"/>
<pin id="1013" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_14/4 tmp_last_V_11/4 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="grp_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="304" slack="0"/>
<pin id="1019" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V_14/4 tmp_id_V_11/4 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="grp_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="304" slack="0"/>
<pin id="1025" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_14/4 tmp_user_V_11/4 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="grp_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="304" slack="0"/>
<pin id="1031" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_11/4 tmp_data_V_8/4 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="grp_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="304" slack="0"/>
<pin id="1037" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_13/4 tmp_keep_V_10/4 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="grp_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="304" slack="0"/>
<pin id="1043" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_13/4 tmp_last_V_10/4 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="grp_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="304" slack="0"/>
<pin id="1049" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V_13/4 tmp_id_V_10/4 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="grp_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="304" slack="0"/>
<pin id="1055" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_13/4 tmp_user_V_10/4 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="grp_load_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="2"/>
<pin id="1061" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stream_empty_1_0_load_1/8 stream_empty_1_0_load/9 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="grp_load_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="2"/>
<pin id="1064" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stream_empty_1_1_load_1/8 stream_empty_1_1_load/9 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="grp_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="304" slack="0"/>
<pin id="1067" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_18/9 tmp_data_V_15/10 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="grp_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="304" slack="0"/>
<pin id="1072" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_20/9 tmp_keep_V_17/10 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="grp_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="304" slack="0"/>
<pin id="1077" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_20/9 tmp_last_V_17/10 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="grp_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="304" slack="0"/>
<pin id="1082" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V_20/9 tmp_id_V_17/10 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="grp_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="304" slack="0"/>
<pin id="1087" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_20/9 tmp_user_V_17/10 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="grp_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="304" slack="0"/>
<pin id="1092" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_17/9 tmp_data_V_14/10 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="grp_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="304" slack="0"/>
<pin id="1097" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_19/9 tmp_keep_V_16/10 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="grp_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="304" slack="0"/>
<pin id="1102" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_19/9 tmp_last_V_16/10 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="grp_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="304" slack="0"/>
<pin id="1107" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V_19/9 tmp_id_V_16/10 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="grp_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="304" slack="0"/>
<pin id="1112" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_19/9 tmp_user_V_16/10 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="DetectState_load_load_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="2" slack="0"/>
<pin id="1117" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DetectState_load/1 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="reply_load_load_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reply_load/1 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="stg_95_store_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="0"/>
<pin id="1126" dir="0" index="1" bw="1" slack="0"/>
<pin id="1127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_95/1 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="p_Result_10_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="256" slack="0"/>
<pin id="1132" dir="0" index="1" bw="256" slack="0"/>
<pin id="1133" dir="0" index="2" bw="1" slack="0"/>
<pin id="1134" dir="0" index="3" bw="9" slack="0"/>
<pin id="1135" dir="0" index="4" bw="9" slack="0"/>
<pin id="1136" dir="1" index="5" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_10/1 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="p_Val2_4_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="256" slack="0"/>
<pin id="1144" dir="0" index="1" bw="256" slack="0"/>
<pin id="1145" dir="0" index="2" bw="10" slack="0"/>
<pin id="1146" dir="0" index="3" bw="9" slack="0"/>
<pin id="1147" dir="0" index="4" bw="9" slack="0"/>
<pin id="1148" dir="1" index="5" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="t_V_load_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="16" slack="0"/>
<pin id="1157" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="tmp_8_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="16" slack="0"/>
<pin id="1161" dir="0" index="1" bw="1" slack="0"/>
<pin id="1162" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="p_Result_s_60_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="16" slack="0"/>
<pin id="1167" dir="0" index="1" bw="256" slack="0"/>
<pin id="1168" dir="0" index="2" bw="9" slack="0"/>
<pin id="1169" dir="0" index="3" bw="9" slack="0"/>
<pin id="1170" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_60/1 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="tmp_9_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="16" slack="0"/>
<pin id="1177" dir="0" index="1" bw="16" slack="0"/>
<pin id="1178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="p_tmp_8_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="0"/>
<pin id="1183" dir="0" index="1" bw="16" slack="0"/>
<pin id="1184" dir="0" index="2" bw="16" slack="0"/>
<pin id="1185" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_8/1 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="stg_115_store_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="16" slack="0"/>
<pin id="1191" dir="0" index="1" bw="16" slack="0"/>
<pin id="1192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_115/1 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="p_Result_s_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="16" slack="0"/>
<pin id="1197" dir="0" index="1" bw="256" slack="0"/>
<pin id="1198" dir="0" index="2" bw="9" slack="0"/>
<pin id="1199" dir="0" index="3" bw="9" slack="0"/>
<pin id="1200" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="tmp_5_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="16" slack="0"/>
<pin id="1207" dir="0" index="1" bw="16" slack="0"/>
<pin id="1208" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="p_Result_4_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="8" slack="0"/>
<pin id="1213" dir="0" index="1" bw="256" slack="0"/>
<pin id="1214" dir="0" index="2" bw="8" slack="0"/>
<pin id="1215" dir="0" index="3" bw="8" slack="0"/>
<pin id="1216" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="tmp_s_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="8" slack="0"/>
<pin id="1223" dir="0" index="1" bw="8" slack="0"/>
<pin id="1224" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="p_Result_13_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="256" slack="0"/>
<pin id="1229" dir="0" index="1" bw="256" slack="0"/>
<pin id="1230" dir="0" index="2" bw="31" slack="0"/>
<pin id="1231" dir="0" index="3" bw="6" slack="0"/>
<pin id="1232" dir="0" index="4" bw="7" slack="0"/>
<pin id="1233" dir="1" index="5" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_13/1 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="p_Result_14_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="256" slack="0"/>
<pin id="1241" dir="0" index="1" bw="256" slack="0"/>
<pin id="1242" dir="0" index="2" bw="95" slack="0"/>
<pin id="1243" dir="0" index="3" bw="9" slack="0"/>
<pin id="1244" dir="0" index="4" bw="9" slack="0"/>
<pin id="1245" dir="1" index="5" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_14/1 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="stg_138_store_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="0"/>
<pin id="1254" dir="0" index="1" bw="1" slack="0"/>
<pin id="1255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_138/1 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="stg_143_store_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="2" slack="0"/>
<pin id="1260" dir="0" index="1" bw="2" slack="0"/>
<pin id="1261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_143/1 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="DetectState_1_load_load_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="2" slack="0"/>
<pin id="1266" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DetectState_1_load/1 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="reply_1_load_load_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="0"/>
<pin id="1270" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reply_1_load/1 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="stg_169_store_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="1" slack="0"/>
<pin id="1275" dir="0" index="1" bw="1" slack="0"/>
<pin id="1276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_169/1 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="p_Result_11_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="256" slack="0"/>
<pin id="1281" dir="0" index="1" bw="256" slack="0"/>
<pin id="1282" dir="0" index="2" bw="1" slack="0"/>
<pin id="1283" dir="0" index="3" bw="9" slack="0"/>
<pin id="1284" dir="0" index="4" bw="9" slack="0"/>
<pin id="1285" dir="1" index="5" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_11/1 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="p_Result_12_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="256" slack="0"/>
<pin id="1293" dir="0" index="1" bw="256" slack="0"/>
<pin id="1294" dir="0" index="2" bw="10" slack="0"/>
<pin id="1295" dir="0" index="3" bw="9" slack="0"/>
<pin id="1296" dir="0" index="4" bw="9" slack="0"/>
<pin id="1297" dir="1" index="5" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_12/1 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="p_Result_1_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="16" slack="0"/>
<pin id="1306" dir="0" index="1" bw="256" slack="0"/>
<pin id="1307" dir="0" index="2" bw="9" slack="0"/>
<pin id="1308" dir="0" index="3" bw="9" slack="0"/>
<pin id="1309" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="tmp_7_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="16" slack="0"/>
<pin id="1316" dir="0" index="1" bw="16" slack="0"/>
<pin id="1317" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="p_Result_5_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="8" slack="0"/>
<pin id="1322" dir="0" index="1" bw="256" slack="0"/>
<pin id="1323" dir="0" index="2" bw="8" slack="0"/>
<pin id="1324" dir="0" index="3" bw="8" slack="0"/>
<pin id="1325" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="tmp_10_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="8" slack="0"/>
<pin id="1332" dir="0" index="1" bw="8" slack="0"/>
<pin id="1333" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="p_Result_15_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="256" slack="0"/>
<pin id="1338" dir="0" index="1" bw="256" slack="0"/>
<pin id="1339" dir="0" index="2" bw="31" slack="0"/>
<pin id="1340" dir="0" index="3" bw="6" slack="0"/>
<pin id="1341" dir="0" index="4" bw="7" slack="0"/>
<pin id="1342" dir="1" index="5" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_15/1 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="p_Result_16_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="256" slack="0"/>
<pin id="1350" dir="0" index="1" bw="256" slack="0"/>
<pin id="1351" dir="0" index="2" bw="95" slack="0"/>
<pin id="1352" dir="0" index="3" bw="9" slack="0"/>
<pin id="1353" dir="0" index="4" bw="9" slack="0"/>
<pin id="1354" dir="1" index="5" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_16/1 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="stg_206_store_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="1" slack="0"/>
<pin id="1363" dir="0" index="1" bw="1" slack="0"/>
<pin id="1364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_206/1 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="stg_211_store_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="2" slack="0"/>
<pin id="1369" dir="0" index="1" bw="2" slack="0"/>
<pin id="1370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_211/1 "/>
</bind>
</comp>

<comp id="1373" class="1004" name="mergeState_load_load_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="1" slack="0"/>
<pin id="1375" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mergeState_load/1 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="streamSource_V_1_load_load_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="2" slack="0"/>
<pin id="1379" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="streamSource_V_1_load/1 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="tmp_12_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="2" slack="0"/>
<pin id="1383" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="exitcond_i_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="2" slack="0"/>
<pin id="1387" dir="0" index="1" bw="2" slack="0"/>
<pin id="1388" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="k_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="2" slack="0"/>
<pin id="1393" dir="0" index="1" bw="1" slack="0"/>
<pin id="1394" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="tmp_17_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="2" slack="0"/>
<pin id="1399" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="tmp_13_cast_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="2" slack="1"/>
<pin id="1403" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/2 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="stream_empty_1_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="1" slack="0"/>
<pin id="1406" dir="0" index="1" bw="1" slack="0"/>
<pin id="1407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="stream_empty_1/3 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="stream_empty_110_0_stream_empt_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="1" slack="1"/>
<pin id="1412" dir="0" index="1" bw="1" slack="0"/>
<pin id="1413" dir="0" index="2" bw="1" slack="0"/>
<pin id="1414" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="stream_empty_110_0_stream_empt/3 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="stream_empty_0_0954_stream_emp_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="1" slack="1"/>
<pin id="1419" dir="0" index="1" bw="1" slack="0"/>
<pin id="1420" dir="0" index="2" bw="1" slack="0"/>
<pin id="1421" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="stream_empty_0_0954_stream_emp/3 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="stg_246_store_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="1" slack="0"/>
<pin id="1426" dir="0" index="1" bw="1" slack="2"/>
<pin id="1427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_246/3 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="stg_247_store_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="1" slack="0"/>
<pin id="1431" dir="0" index="1" bw="1" slack="2"/>
<pin id="1432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_247/3 "/>
</bind>
</comp>

<comp id="1434" class="1004" name="tmp_18_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="1" slack="0"/>
<pin id="1436" dir="0" index="1" bw="2" slack="0"/>
<pin id="1437" dir="0" index="2" bw="1" slack="0"/>
<pin id="1438" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="i_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="2" slack="0"/>
<pin id="1444" dir="0" index="1" bw="1" slack="0"/>
<pin id="1445" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="1448" class="1004" name="i_cast_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="2" slack="0"/>
<pin id="1450" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/4 "/>
</bind>
</comp>

<comp id="1452" class="1004" name="tmp_21_fu_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="2" slack="2"/>
<pin id="1454" dir="0" index="1" bw="2" slack="0"/>
<pin id="1455" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="tempCtr_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="2" slack="0"/>
<pin id="1459" dir="0" index="1" bw="2" slack="1"/>
<pin id="1460" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempCtr/4 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="tmp_26_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="2" slack="0"/>
<pin id="1464" dir="0" index="1" bw="3" slack="0"/>
<pin id="1465" dir="0" index="2" bw="1" slack="0"/>
<pin id="1466" dir="0" index="3" bw="3" slack="0"/>
<pin id="1467" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="icmp_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="2" slack="0"/>
<pin id="1474" dir="0" index="1" bw="2" slack="0"/>
<pin id="1475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="1478" class="1004" name="tmp_11_fu_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="2" slack="0"/>
<pin id="1480" dir="0" index="1" bw="2" slack="0"/>
<pin id="1481" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="1484" class="1004" name="tmp_16_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="1" slack="0"/>
<pin id="1486" dir="0" index="1" bw="2" slack="0"/>
<pin id="1487" dir="0" index="2" bw="2" slack="0"/>
<pin id="1488" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="tmp_30_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="2" slack="0"/>
<pin id="1494" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/4 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="stream_empty_load_phi_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="1" slack="0"/>
<pin id="1498" dir="0" index="1" bw="1" slack="0"/>
<pin id="1499" dir="0" index="2" bw="1" slack="0"/>
<pin id="1500" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="stream_empty_load_phi/4 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="stg_266_store_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="2" slack="0"/>
<pin id="1506" dir="0" index="1" bw="2" slack="0"/>
<pin id="1507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_266/4 "/>
</bind>
</comp>

<comp id="1510" class="1004" name="stg_289_store_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="1" slack="0"/>
<pin id="1512" dir="0" index="1" bw="1" slack="0"/>
<pin id="1513" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_289/4 "/>
</bind>
</comp>

<comp id="1516" class="1004" name="stg_317_store_fu_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="1" slack="0"/>
<pin id="1518" dir="0" index="1" bw="1" slack="0"/>
<pin id="1519" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_317/4 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="mergeState_1_load_load_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="1" slack="0"/>
<pin id="1524" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mergeState_1_load/4 "/>
</bind>
</comp>

<comp id="1526" class="1004" name="streamSource_V_load_load_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="2" slack="0"/>
<pin id="1528" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="streamSource_V_load/4 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="tmp_33_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="2" slack="0"/>
<pin id="1532" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_33/4 "/>
</bind>
</comp>

<comp id="1534" class="1004" name="exitcond_i1_fu_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="2" slack="0"/>
<pin id="1536" dir="0" index="1" bw="2" slack="0"/>
<pin id="1537" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/7 "/>
</bind>
</comp>

<comp id="1540" class="1004" name="k_1_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="2" slack="0"/>
<pin id="1542" dir="0" index="1" bw="1" slack="0"/>
<pin id="1543" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/7 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="tmp_35_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="2" slack="0"/>
<pin id="1548" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_35/7 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="tmp_37_cast_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="2" slack="1"/>
<pin id="1552" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37_cast/7 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="stream_empty_1_1_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="1" slack="0"/>
<pin id="1555" dir="0" index="1" bw="1" slack="0"/>
<pin id="1556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="stream_empty_1_1/8 "/>
</bind>
</comp>

<comp id="1559" class="1004" name="stream_empty_1_1_0_stream_empt_fu_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="1" slack="1"/>
<pin id="1561" dir="0" index="1" bw="1" slack="0"/>
<pin id="1562" dir="0" index="2" bw="1" slack="0"/>
<pin id="1563" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="stream_empty_1_1_0_stream_empt/8 "/>
</bind>
</comp>

<comp id="1566" class="1004" name="stream_empty_1_0_0952_stream_e_fu_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="1" slack="1"/>
<pin id="1568" dir="0" index="1" bw="1" slack="0"/>
<pin id="1569" dir="0" index="2" bw="1" slack="0"/>
<pin id="1570" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="stream_empty_1_0_0952_stream_e/8 "/>
</bind>
</comp>

<comp id="1573" class="1004" name="stg_356_store_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="1" slack="0"/>
<pin id="1575" dir="0" index="1" bw="1" slack="2"/>
<pin id="1576" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_356/8 "/>
</bind>
</comp>

<comp id="1578" class="1004" name="stg_357_store_fu_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="1" slack="0"/>
<pin id="1580" dir="0" index="1" bw="1" slack="2"/>
<pin id="1581" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_357/8 "/>
</bind>
</comp>

<comp id="1583" class="1004" name="tmp_36_fu_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="1" slack="0"/>
<pin id="1585" dir="0" index="1" bw="2" slack="0"/>
<pin id="1586" dir="0" index="2" bw="1" slack="0"/>
<pin id="1587" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/9 "/>
</bind>
</comp>

<comp id="1591" class="1004" name="i_1_fu_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="2" slack="0"/>
<pin id="1593" dir="0" index="1" bw="1" slack="0"/>
<pin id="1594" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/9 "/>
</bind>
</comp>

<comp id="1597" class="1004" name="i_1_cast_fu_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="2" slack="0"/>
<pin id="1599" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/9 "/>
</bind>
</comp>

<comp id="1601" class="1004" name="tmp_29_fu_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="2" slack="2"/>
<pin id="1603" dir="0" index="1" bw="2" slack="0"/>
<pin id="1604" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/9 "/>
</bind>
</comp>

<comp id="1606" class="1004" name="tempCtr_1_fu_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="2" slack="0"/>
<pin id="1608" dir="0" index="1" bw="2" slack="1"/>
<pin id="1609" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempCtr_1/9 "/>
</bind>
</comp>

<comp id="1611" class="1004" name="tmp_37_fu_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="2" slack="0"/>
<pin id="1613" dir="0" index="1" bw="3" slack="0"/>
<pin id="1614" dir="0" index="2" bw="1" slack="0"/>
<pin id="1615" dir="0" index="3" bw="3" slack="0"/>
<pin id="1616" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/9 "/>
</bind>
</comp>

<comp id="1621" class="1004" name="icmp1_fu_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="2" slack="0"/>
<pin id="1623" dir="0" index="1" bw="2" slack="0"/>
<pin id="1624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/9 "/>
</bind>
</comp>

<comp id="1627" class="1004" name="tmp_31_fu_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="2" slack="0"/>
<pin id="1629" dir="0" index="1" bw="2" slack="0"/>
<pin id="1630" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_31/9 "/>
</bind>
</comp>

<comp id="1633" class="1004" name="tmp_32_fu_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="1" slack="0"/>
<pin id="1635" dir="0" index="1" bw="2" slack="0"/>
<pin id="1636" dir="0" index="2" bw="2" slack="0"/>
<pin id="1637" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_32/9 "/>
</bind>
</comp>

<comp id="1641" class="1004" name="tmp_38_fu_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="2" slack="0"/>
<pin id="1643" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/9 "/>
</bind>
</comp>

<comp id="1645" class="1004" name="stream_empty_1_load_phi_fu_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="1" slack="0"/>
<pin id="1647" dir="0" index="1" bw="1" slack="0"/>
<pin id="1648" dir="0" index="2" bw="1" slack="0"/>
<pin id="1649" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="stream_empty_1_load_phi/9 "/>
</bind>
</comp>

<comp id="1653" class="1004" name="stg_376_store_fu_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="2" slack="0"/>
<pin id="1655" dir="0" index="1" bw="2" slack="0"/>
<pin id="1656" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_376/9 "/>
</bind>
</comp>

<comp id="1659" class="1004" name="stg_399_store_fu_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="1" slack="0"/>
<pin id="1661" dir="0" index="1" bw="1" slack="0"/>
<pin id="1662" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_399/9 "/>
</bind>
</comp>

<comp id="1665" class="1004" name="stg_410_store_fu_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="1" slack="0"/>
<pin id="1667" dir="0" index="1" bw="1" slack="0"/>
<pin id="1668" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_410/9 "/>
</bind>
</comp>

<comp id="1671" class="1005" name="merger_network_0_V_data_V_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="256" slack="0"/>
<pin id="1673" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="merger_network_0_V_data_V "/>
</bind>
</comp>

<comp id="1678" class="1005" name="merger_network_0_V_keep_V_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="32" slack="0"/>
<pin id="1680" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="merger_network_0_V_keep_V "/>
</bind>
</comp>

<comp id="1685" class="1005" name="merger_network_0_V_last_V_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="1" slack="0"/>
<pin id="1687" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="merger_network_0_V_last_V "/>
</bind>
</comp>

<comp id="1692" class="1005" name="merger_network_0_V_id_V_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="3" slack="0"/>
<pin id="1694" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="merger_network_0_V_id_V "/>
</bind>
</comp>

<comp id="1699" class="1005" name="merger_network_0_V_user_V_reg_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="12" slack="0"/>
<pin id="1701" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="merger_network_0_V_user_V "/>
</bind>
</comp>

<comp id="1706" class="1005" name="merger_host_1_V_data_V_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="256" slack="0"/>
<pin id="1708" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="merger_host_1_V_data_V "/>
</bind>
</comp>

<comp id="1713" class="1005" name="merger_host_1_V_keep_V_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="32" slack="0"/>
<pin id="1715" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="merger_host_1_V_keep_V "/>
</bind>
</comp>

<comp id="1720" class="1005" name="merger_host_1_V_last_V_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="1" slack="0"/>
<pin id="1722" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="merger_host_1_V_last_V "/>
</bind>
</comp>

<comp id="1727" class="1005" name="merger_host_1_V_id_V_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="3" slack="0"/>
<pin id="1729" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="merger_host_1_V_id_V "/>
</bind>
</comp>

<comp id="1734" class="1005" name="merger_host_1_V_user_V_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="12" slack="0"/>
<pin id="1736" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="merger_host_1_V_user_V "/>
</bind>
</comp>

<comp id="1741" class="1005" name="merger_host_0_V_data_V_reg_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="256" slack="0"/>
<pin id="1743" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="merger_host_0_V_data_V "/>
</bind>
</comp>

<comp id="1748" class="1005" name="merger_host_0_V_keep_V_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="32" slack="0"/>
<pin id="1750" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="merger_host_0_V_keep_V "/>
</bind>
</comp>

<comp id="1755" class="1005" name="merger_host_0_V_last_V_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="1" slack="0"/>
<pin id="1757" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="merger_host_0_V_last_V "/>
</bind>
</comp>

<comp id="1762" class="1005" name="merger_host_0_V_id_V_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="3" slack="0"/>
<pin id="1764" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="merger_host_0_V_id_V "/>
</bind>
</comp>

<comp id="1769" class="1005" name="merger_host_0_V_user_V_reg_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="12" slack="0"/>
<pin id="1771" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="merger_host_0_V_user_V "/>
</bind>
</comp>

<comp id="1776" class="1005" name="merger_network_1_V_data_V_reg_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="256" slack="0"/>
<pin id="1778" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="merger_network_1_V_data_V "/>
</bind>
</comp>

<comp id="1783" class="1005" name="merger_network_1_V_keep_V_reg_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="32" slack="0"/>
<pin id="1785" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="merger_network_1_V_keep_V "/>
</bind>
</comp>

<comp id="1790" class="1005" name="merger_network_1_V_last_V_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="1" slack="0"/>
<pin id="1792" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="merger_network_1_V_last_V "/>
</bind>
</comp>

<comp id="1797" class="1005" name="merger_network_1_V_id_V_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="3" slack="0"/>
<pin id="1799" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="merger_network_1_V_id_V "/>
</bind>
</comp>

<comp id="1804" class="1005" name="merger_network_1_V_user_V_reg_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="12" slack="0"/>
<pin id="1806" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="merger_network_1_V_user_V "/>
</bind>
</comp>

<comp id="1865" class="1005" name="mergeState_load_reg_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="1" slack="2"/>
<pin id="1867" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="mergeState_load "/>
</bind>
</comp>

<comp id="1869" class="1005" name="streamSource_V_1_load_reg_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="2" slack="1"/>
<pin id="1871" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="streamSource_V_1_load "/>
</bind>
</comp>

<comp id="1875" class="1005" name="stream_empty_0_s_reg_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="1" slack="2"/>
<pin id="1877" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="stream_empty_0_s "/>
</bind>
</comp>

<comp id="1881" class="1005" name="stream_empty_110_s_reg_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="1" slack="2"/>
<pin id="1883" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="stream_empty_110_s "/>
</bind>
</comp>

<comp id="1887" class="1005" name="tmp_12_reg_1887">
<pin_list>
<pin id="1888" dir="0" index="0" bw="1" slack="2"/>
<pin id="1889" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1894" class="1005" name="k_reg_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="2" slack="0"/>
<pin id="1896" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1899" class="1005" name="tmp_17_reg_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="1" slack="1"/>
<pin id="1901" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1905" class="1005" name="tmp_20_reg_1905">
<pin_list>
<pin id="1906" dir="0" index="0" bw="1" slack="1"/>
<pin id="1907" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1910" class="1005" name="tmp_19_reg_1910">
<pin_list>
<pin id="1911" dir="0" index="0" bw="1" slack="1"/>
<pin id="1912" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1915" class="1005" name="tmp_13_cast_reg_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="3" slack="1"/>
<pin id="1917" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_cast "/>
</bind>
</comp>

<comp id="1923" class="1005" name="i_reg_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="2" slack="0"/>
<pin id="1925" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1934" class="1005" name="mergeState_1_load_reg_1934">
<pin_list>
<pin id="1935" dir="0" index="0" bw="1" slack="2"/>
<pin id="1936" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="mergeState_1_load "/>
</bind>
</comp>

<comp id="1938" class="1005" name="streamSource_V_load_reg_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="2" slack="1"/>
<pin id="1940" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="streamSource_V_load "/>
</bind>
</comp>

<comp id="1944" class="1005" name="stream_empty_1_0_s_reg_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="1" slack="2"/>
<pin id="1946" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="stream_empty_1_0_s "/>
</bind>
</comp>

<comp id="1950" class="1005" name="stream_empty_1_1_s_reg_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="1" slack="2"/>
<pin id="1952" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="stream_empty_1_1_s "/>
</bind>
</comp>

<comp id="1956" class="1005" name="tmp_33_reg_1956">
<pin_list>
<pin id="1957" dir="0" index="0" bw="1" slack="1"/>
<pin id="1958" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1960" class="1005" name="tmp_24_reg_1960">
<pin_list>
<pin id="1961" dir="0" index="0" bw="1" slack="1"/>
<pin id="1962" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1965" class="1005" name="tmp_23_reg_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="1" slack="1"/>
<pin id="1967" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1970" class="1005" name="tmp_14_reg_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="1" slack="1"/>
<pin id="1972" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1975" class="1005" name="tmp_13_reg_1975">
<pin_list>
<pin id="1976" dir="0" index="0" bw="1" slack="1"/>
<pin id="1977" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1983" class="1005" name="k_1_reg_1983">
<pin_list>
<pin id="1984" dir="0" index="0" bw="2" slack="0"/>
<pin id="1985" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="1988" class="1005" name="tmp_35_reg_1988">
<pin_list>
<pin id="1989" dir="0" index="0" bw="1" slack="1"/>
<pin id="1990" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1994" class="1005" name="tmp_28_reg_1994">
<pin_list>
<pin id="1995" dir="0" index="0" bw="1" slack="1"/>
<pin id="1996" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1999" class="1005" name="tmp_27_reg_1999">
<pin_list>
<pin id="2000" dir="0" index="0" bw="1" slack="1"/>
<pin id="2001" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="2004" class="1005" name="tmp_37_cast_reg_2004">
<pin_list>
<pin id="2005" dir="0" index="0" bw="3" slack="1"/>
<pin id="2006" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37_cast "/>
</bind>
</comp>

<comp id="2012" class="1005" name="i_1_reg_2012">
<pin_list>
<pin id="2013" dir="0" index="0" bw="2" slack="0"/>
<pin id="2014" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="2023" class="1005" name="tmp_data_V_15_reg_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="256" slack="1"/>
<pin id="2025" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_15 "/>
</bind>
</comp>

<comp id="2028" class="1005" name="tmp_keep_V_17_reg_2028">
<pin_list>
<pin id="2029" dir="0" index="0" bw="32" slack="1"/>
<pin id="2030" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_17 "/>
</bind>
</comp>

<comp id="2033" class="1005" name="tmp_last_V_17_reg_2033">
<pin_list>
<pin id="2034" dir="0" index="0" bw="1" slack="1"/>
<pin id="2035" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_17 "/>
</bind>
</comp>

<comp id="2038" class="1005" name="tmp_id_V_17_reg_2038">
<pin_list>
<pin id="2039" dir="0" index="0" bw="3" slack="1"/>
<pin id="2040" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_17 "/>
</bind>
</comp>

<comp id="2043" class="1005" name="tmp_user_V_17_reg_2043">
<pin_list>
<pin id="2044" dir="0" index="0" bw="12" slack="1"/>
<pin id="2045" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_17 "/>
</bind>
</comp>

<comp id="2048" class="1005" name="tmp_data_V_14_reg_2048">
<pin_list>
<pin id="2049" dir="0" index="0" bw="256" slack="1"/>
<pin id="2050" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_14 "/>
</bind>
</comp>

<comp id="2053" class="1005" name="tmp_keep_V_16_reg_2053">
<pin_list>
<pin id="2054" dir="0" index="0" bw="32" slack="1"/>
<pin id="2055" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_16 "/>
</bind>
</comp>

<comp id="2058" class="1005" name="tmp_last_V_16_reg_2058">
<pin_list>
<pin id="2059" dir="0" index="0" bw="1" slack="1"/>
<pin id="2060" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_16 "/>
</bind>
</comp>

<comp id="2063" class="1005" name="tmp_id_V_16_reg_2063">
<pin_list>
<pin id="2064" dir="0" index="0" bw="3" slack="1"/>
<pin id="2065" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_16 "/>
</bind>
</comp>

<comp id="2068" class="1005" name="tmp_user_V_16_reg_2068">
<pin_list>
<pin id="2069" dir="0" index="0" bw="12" slack="1"/>
<pin id="2070" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="223"><net_src comp="86" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="86" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="86" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="86" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="86" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="86" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="86" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="86" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="86" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="86" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="86" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="86" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="86" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="86" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="86" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="86" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="86" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="86" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="86" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="86" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="92" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="92" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="92" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="92" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="325"><net_src comp="144" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="0" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="2" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="4" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="329"><net_src comp="6" pin="0"/><net_sink comp="316" pin=4"/></net>

<net id="330"><net_src comp="8" pin="0"/><net_sink comp="316" pin=5"/></net>

<net id="331"><net_src comp="92" pin="0"/><net_sink comp="316" pin=6"/></net>

<net id="340"><net_src comp="146" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="0" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="2" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="4" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="344"><net_src comp="6" pin="0"/><net_sink comp="332" pin=4"/></net>

<net id="345"><net_src comp="8" pin="0"/><net_sink comp="332" pin=5"/></net>

<net id="359"><net_src comp="148" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="373"><net_src comp="148" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="383"><net_src comp="144" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="10" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="12" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="14" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="387"><net_src comp="16" pin="0"/><net_sink comp="374" pin=4"/></net>

<net id="388"><net_src comp="18" pin="0"/><net_sink comp="374" pin=5"/></net>

<net id="389"><net_src comp="92" pin="0"/><net_sink comp="374" pin=6"/></net>

<net id="398"><net_src comp="146" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="10" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="12" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="14" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="402"><net_src comp="16" pin="0"/><net_sink comp="390" pin=4"/></net>

<net id="403"><net_src comp="18" pin="0"/><net_sink comp="390" pin=5"/></net>

<net id="417"><net_src comp="148" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="431"><net_src comp="148" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="441"><net_src comp="208" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="92" pin="0"/><net_sink comp="432" pin=6"/></net>

<net id="452"><net_src comp="208" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="92" pin="0"/><net_sink comp="443" pin=6"/></net>

<net id="462"><net_src comp="214" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="471"><net_src comp="214" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="485"><net_src comp="216" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="486"><net_src comp="40" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="487"><net_src comp="42" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="488"><net_src comp="44" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="489"><net_src comp="46" pin="0"/><net_sink comp="472" pin=4"/></net>

<net id="490"><net_src comp="48" pin="0"/><net_sink comp="472" pin=5"/></net>

<net id="500"><net_src comp="208" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="501"><net_src comp="92" pin="0"/><net_sink comp="491" pin=6"/></net>

<net id="511"><net_src comp="208" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="92" pin="0"/><net_sink comp="502" pin=6"/></net>

<net id="521"><net_src comp="214" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="530"><net_src comp="214" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="544"><net_src comp="216" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="545"><net_src comp="50" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="546"><net_src comp="52" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="547"><net_src comp="54" pin="0"/><net_sink comp="531" pin=3"/></net>

<net id="548"><net_src comp="56" pin="0"/><net_sink comp="531" pin=4"/></net>

<net id="549"><net_src comp="58" pin="0"/><net_sink comp="531" pin=5"/></net>

<net id="559"><net_src comp="202" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="569"><net_src comp="563" pin="4"/><net_sink comp="346" pin=6"/></net>

<net id="570"><net_src comp="563" pin="4"/><net_sink comp="360" pin=6"/></net>

<net id="580"><net_src comp="140" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="142" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="591"><net_src comp="202" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="601"><net_src comp="595" pin="4"/><net_sink comp="404" pin=6"/></net>

<net id="602"><net_src comp="595" pin="4"/><net_sink comp="418" pin=6"/></net>

<net id="612"><net_src comp="140" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="142" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="138" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="624"><net_src comp="614" pin="1"/><net_sink comp="618" pin=2"/></net>

<net id="637"><net_src comp="138" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="644"><net_src comp="634" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="654"><net_src comp="648" pin="4"/><net_sink comp="472" pin=10"/></net>

<net id="664"><net_src comp="658" pin="4"/><net_sink comp="472" pin=9"/></net>

<net id="674"><net_src comp="668" pin="4"/><net_sink comp="472" pin=8"/></net>

<net id="684"><net_src comp="678" pin="4"/><net_sink comp="472" pin=7"/></net>

<net id="694"><net_src comp="688" pin="4"/><net_sink comp="472" pin=6"/></net>

<net id="713"><net_src comp="707" pin="4"/><net_sink comp="472" pin=10"/></net>

<net id="723"><net_src comp="717" pin="4"/><net_sink comp="472" pin=9"/></net>

<net id="733"><net_src comp="727" pin="4"/><net_sink comp="472" pin=8"/></net>

<net id="743"><net_src comp="737" pin="4"/><net_sink comp="472" pin=7"/></net>

<net id="753"><net_src comp="747" pin="4"/><net_sink comp="472" pin=6"/></net>

<net id="757"><net_src comp="138" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="764"><net_src comp="754" pin="1"/><net_sink comp="758" pin=2"/></net>

<net id="777"><net_src comp="138" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="784"><net_src comp="774" pin="1"/><net_sink comp="778" pin=2"/></net>

<net id="794"><net_src comp="788" pin="4"/><net_sink comp="531" pin=10"/></net>

<net id="804"><net_src comp="798" pin="4"/><net_sink comp="531" pin=9"/></net>

<net id="814"><net_src comp="808" pin="4"/><net_sink comp="531" pin=8"/></net>

<net id="824"><net_src comp="818" pin="4"/><net_sink comp="531" pin=7"/></net>

<net id="834"><net_src comp="828" pin="4"/><net_sink comp="531" pin=6"/></net>

<net id="844"><net_src comp="838" pin="4"/><net_sink comp="531" pin=10"/></net>

<net id="854"><net_src comp="848" pin="4"/><net_sink comp="531" pin=9"/></net>

<net id="864"><net_src comp="858" pin="4"/><net_sink comp="531" pin=8"/></net>

<net id="874"><net_src comp="868" pin="4"/><net_sink comp="531" pin=7"/></net>

<net id="884"><net_src comp="878" pin="4"/><net_sink comp="531" pin=6"/></net>

<net id="894"><net_src comp="888" pin="4"/><net_sink comp="885" pin=0"/></net>

<net id="908"><net_src comp="218" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="909"><net_src comp="20" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="910"><net_src comp="22" pin="0"/><net_sink comp="895" pin=2"/></net>

<net id="911"><net_src comp="24" pin="0"/><net_sink comp="895" pin=3"/></net>

<net id="912"><net_src comp="26" pin="0"/><net_sink comp="895" pin=4"/></net>

<net id="913"><net_src comp="28" pin="0"/><net_sink comp="895" pin=5"/></net>

<net id="914"><net_src comp="30" pin="0"/><net_sink comp="895" pin=6"/></net>

<net id="915"><net_src comp="32" pin="0"/><net_sink comp="895" pin=7"/></net>

<net id="916"><net_src comp="34" pin="0"/><net_sink comp="895" pin=8"/></net>

<net id="917"><net_src comp="36" pin="0"/><net_sink comp="895" pin=9"/></net>

<net id="918"><net_src comp="38" pin="0"/><net_sink comp="895" pin=10"/></net>

<net id="922"><net_src comp="332" pin="6"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="346" pin=6"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="360" pin=6"/></net>

<net id="925"><net_src comp="919" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="929"><net_src comp="332" pin="6"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="346" pin=7"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="360" pin=7"/></net>

<net id="935"><net_src comp="332" pin="6"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="346" pin=8"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="360" pin=8"/></net>

<net id="941"><net_src comp="332" pin="6"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="346" pin=9"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="360" pin=9"/></net>

<net id="947"><net_src comp="332" pin="6"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="346" pin=10"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="360" pin=10"/></net>

<net id="954"><net_src comp="138" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="60" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="959"><net_src comp="390" pin="6"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="404" pin=6"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="418" pin=6"/></net>

<net id="962"><net_src comp="956" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="966"><net_src comp="390" pin="6"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="404" pin=7"/></net>

<net id="968"><net_src comp="963" pin="1"/><net_sink comp="418" pin=7"/></net>

<net id="972"><net_src comp="390" pin="6"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="404" pin=8"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="418" pin=8"/></net>

<net id="978"><net_src comp="390" pin="6"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="404" pin=9"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="418" pin=9"/></net>

<net id="984"><net_src comp="390" pin="6"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="404" pin=10"/></net>

<net id="986"><net_src comp="981" pin="1"/><net_sink comp="418" pin=10"/></net>

<net id="991"><net_src comp="138" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="992"><net_src comp="64" pin="0"/><net_sink comp="987" pin=1"/></net>

<net id="1002"><net_src comp="454" pin="6"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1004"><net_src comp="999" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1008"><net_src comp="454" pin="6"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1010"><net_src comp="1005" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1014"><net_src comp="454" pin="6"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1016"><net_src comp="1011" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1020"><net_src comp="454" pin="6"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1022"><net_src comp="1017" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1026"><net_src comp="454" pin="6"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1032"><net_src comp="463" pin="6"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="688" pin=2"/></net>

<net id="1034"><net_src comp="1029" pin="1"/><net_sink comp="747" pin=2"/></net>

<net id="1038"><net_src comp="463" pin="6"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="678" pin=2"/></net>

<net id="1040"><net_src comp="1035" pin="1"/><net_sink comp="737" pin=2"/></net>

<net id="1044"><net_src comp="463" pin="6"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="668" pin=2"/></net>

<net id="1046"><net_src comp="1041" pin="1"/><net_sink comp="727" pin=2"/></net>

<net id="1050"><net_src comp="463" pin="6"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="658" pin=2"/></net>

<net id="1052"><net_src comp="1047" pin="1"/><net_sink comp="717" pin=2"/></net>

<net id="1056"><net_src comp="463" pin="6"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="648" pin=2"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="707" pin=2"/></net>

<net id="1068"><net_src comp="513" pin="6"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1073"><net_src comp="513" pin="6"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1078"><net_src comp="513" pin="6"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1083"><net_src comp="513" pin="6"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1088"><net_src comp="513" pin="6"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1093"><net_src comp="522" pin="6"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="828" pin=2"/></net>

<net id="1098"><net_src comp="522" pin="6"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="818" pin=2"/></net>

<net id="1103"><net_src comp="522" pin="6"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="808" pin=2"/></net>

<net id="1108"><net_src comp="522" pin="6"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="798" pin=2"/></net>

<net id="1113"><net_src comp="522" pin="6"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="788" pin=2"/></net>

<net id="1118"><net_src comp="60" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1122"><net_src comp="62" pin="0"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="1128"><net_src comp="150" pin="0"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="62" pin="0"/><net_sink comp="1124" pin=1"/></net>

<net id="1137"><net_src comp="152" pin="0"/><net_sink comp="1130" pin=0"/></net>

<net id="1138"><net_src comp="919" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1139"><net_src comp="154" pin="0"/><net_sink comp="1130" pin=2"/></net>

<net id="1140"><net_src comp="156" pin="0"/><net_sink comp="1130" pin=3"/></net>

<net id="1141"><net_src comp="158" pin="0"/><net_sink comp="1130" pin=4"/></net>

<net id="1149"><net_src comp="152" pin="0"/><net_sink comp="1142" pin=0"/></net>

<net id="1150"><net_src comp="1130" pin="5"/><net_sink comp="1142" pin=1"/></net>

<net id="1151"><net_src comp="160" pin="0"/><net_sink comp="1142" pin=2"/></net>

<net id="1152"><net_src comp="162" pin="0"/><net_sink comp="1142" pin=3"/></net>

<net id="1153"><net_src comp="164" pin="0"/><net_sink comp="1142" pin=4"/></net>

<net id="1154"><net_src comp="1142" pin="5"/><net_sink comp="360" pin=6"/></net>

<net id="1158"><net_src comp="72" pin="0"/><net_sink comp="1155" pin=0"/></net>

<net id="1163"><net_src comp="1155" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1164"><net_src comp="166" pin="0"/><net_sink comp="1159" pin=1"/></net>

<net id="1171"><net_src comp="168" pin="0"/><net_sink comp="1165" pin=0"/></net>

<net id="1172"><net_src comp="919" pin="1"/><net_sink comp="1165" pin=1"/></net>

<net id="1173"><net_src comp="170" pin="0"/><net_sink comp="1165" pin=2"/></net>

<net id="1174"><net_src comp="172" pin="0"/><net_sink comp="1165" pin=3"/></net>

<net id="1179"><net_src comp="1165" pin="4"/><net_sink comp="1175" pin=0"/></net>

<net id="1180"><net_src comp="174" pin="0"/><net_sink comp="1175" pin=1"/></net>

<net id="1186"><net_src comp="1175" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1187"><net_src comp="154" pin="0"/><net_sink comp="1181" pin=1"/></net>

<net id="1188"><net_src comp="1159" pin="2"/><net_sink comp="1181" pin=2"/></net>

<net id="1193"><net_src comp="1181" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="72" pin="0"/><net_sink comp="1189" pin=1"/></net>

<net id="1201"><net_src comp="168" pin="0"/><net_sink comp="1195" pin=0"/></net>

<net id="1202"><net_src comp="919" pin="1"/><net_sink comp="1195" pin=1"/></net>

<net id="1203"><net_src comp="176" pin="0"/><net_sink comp="1195" pin=2"/></net>

<net id="1204"><net_src comp="178" pin="0"/><net_sink comp="1195" pin=3"/></net>

<net id="1209"><net_src comp="1195" pin="4"/><net_sink comp="1205" pin=0"/></net>

<net id="1210"><net_src comp="180" pin="0"/><net_sink comp="1205" pin=1"/></net>

<net id="1217"><net_src comp="182" pin="0"/><net_sink comp="1211" pin=0"/></net>

<net id="1218"><net_src comp="919" pin="1"/><net_sink comp="1211" pin=1"/></net>

<net id="1219"><net_src comp="184" pin="0"/><net_sink comp="1211" pin=2"/></net>

<net id="1220"><net_src comp="186" pin="0"/><net_sink comp="1211" pin=3"/></net>

<net id="1225"><net_src comp="1211" pin="4"/><net_sink comp="1221" pin=0"/></net>

<net id="1226"><net_src comp="188" pin="0"/><net_sink comp="1221" pin=1"/></net>

<net id="1234"><net_src comp="190" pin="0"/><net_sink comp="1227" pin=0"/></net>

<net id="1235"><net_src comp="919" pin="1"/><net_sink comp="1227" pin=1"/></net>

<net id="1236"><net_src comp="192" pin="0"/><net_sink comp="1227" pin=2"/></net>

<net id="1237"><net_src comp="94" pin="0"/><net_sink comp="1227" pin=3"/></net>

<net id="1238"><net_src comp="194" pin="0"/><net_sink comp="1227" pin=4"/></net>

<net id="1246"><net_src comp="196" pin="0"/><net_sink comp="1239" pin=0"/></net>

<net id="1247"><net_src comp="1227" pin="5"/><net_sink comp="1239" pin=1"/></net>

<net id="1248"><net_src comp="198" pin="0"/><net_sink comp="1239" pin=2"/></net>

<net id="1249"><net_src comp="200" pin="0"/><net_sink comp="1239" pin=3"/></net>

<net id="1250"><net_src comp="164" pin="0"/><net_sink comp="1239" pin=4"/></net>

<net id="1251"><net_src comp="1239" pin="5"/><net_sink comp="563" pin=0"/></net>

<net id="1256"><net_src comp="202" pin="0"/><net_sink comp="1252" pin=0"/></net>

<net id="1257"><net_src comp="62" pin="0"/><net_sink comp="1252" pin=1"/></net>

<net id="1262"><net_src comp="574" pin="4"/><net_sink comp="1258" pin=0"/></net>

<net id="1263"><net_src comp="60" pin="0"/><net_sink comp="1258" pin=1"/></net>

<net id="1267"><net_src comp="64" pin="0"/><net_sink comp="1264" pin=0"/></net>

<net id="1271"><net_src comp="66" pin="0"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="585" pin=2"/></net>

<net id="1277"><net_src comp="150" pin="0"/><net_sink comp="1273" pin=0"/></net>

<net id="1278"><net_src comp="66" pin="0"/><net_sink comp="1273" pin=1"/></net>

<net id="1286"><net_src comp="152" pin="0"/><net_sink comp="1279" pin=0"/></net>

<net id="1287"><net_src comp="956" pin="1"/><net_sink comp="1279" pin=1"/></net>

<net id="1288"><net_src comp="154" pin="0"/><net_sink comp="1279" pin=2"/></net>

<net id="1289"><net_src comp="156" pin="0"/><net_sink comp="1279" pin=3"/></net>

<net id="1290"><net_src comp="158" pin="0"/><net_sink comp="1279" pin=4"/></net>

<net id="1298"><net_src comp="152" pin="0"/><net_sink comp="1291" pin=0"/></net>

<net id="1299"><net_src comp="1279" pin="5"/><net_sink comp="1291" pin=1"/></net>

<net id="1300"><net_src comp="160" pin="0"/><net_sink comp="1291" pin=2"/></net>

<net id="1301"><net_src comp="162" pin="0"/><net_sink comp="1291" pin=3"/></net>

<net id="1302"><net_src comp="164" pin="0"/><net_sink comp="1291" pin=4"/></net>

<net id="1303"><net_src comp="1291" pin="5"/><net_sink comp="418" pin=6"/></net>

<net id="1310"><net_src comp="168" pin="0"/><net_sink comp="1304" pin=0"/></net>

<net id="1311"><net_src comp="956" pin="1"/><net_sink comp="1304" pin=1"/></net>

<net id="1312"><net_src comp="176" pin="0"/><net_sink comp="1304" pin=2"/></net>

<net id="1313"><net_src comp="178" pin="0"/><net_sink comp="1304" pin=3"/></net>

<net id="1318"><net_src comp="1304" pin="4"/><net_sink comp="1314" pin=0"/></net>

<net id="1319"><net_src comp="180" pin="0"/><net_sink comp="1314" pin=1"/></net>

<net id="1326"><net_src comp="182" pin="0"/><net_sink comp="1320" pin=0"/></net>

<net id="1327"><net_src comp="956" pin="1"/><net_sink comp="1320" pin=1"/></net>

<net id="1328"><net_src comp="184" pin="0"/><net_sink comp="1320" pin=2"/></net>

<net id="1329"><net_src comp="186" pin="0"/><net_sink comp="1320" pin=3"/></net>

<net id="1334"><net_src comp="1320" pin="4"/><net_sink comp="1330" pin=0"/></net>

<net id="1335"><net_src comp="188" pin="0"/><net_sink comp="1330" pin=1"/></net>

<net id="1343"><net_src comp="190" pin="0"/><net_sink comp="1336" pin=0"/></net>

<net id="1344"><net_src comp="956" pin="1"/><net_sink comp="1336" pin=1"/></net>

<net id="1345"><net_src comp="192" pin="0"/><net_sink comp="1336" pin=2"/></net>

<net id="1346"><net_src comp="94" pin="0"/><net_sink comp="1336" pin=3"/></net>

<net id="1347"><net_src comp="194" pin="0"/><net_sink comp="1336" pin=4"/></net>

<net id="1355"><net_src comp="196" pin="0"/><net_sink comp="1348" pin=0"/></net>

<net id="1356"><net_src comp="1336" pin="5"/><net_sink comp="1348" pin=1"/></net>

<net id="1357"><net_src comp="198" pin="0"/><net_sink comp="1348" pin=2"/></net>

<net id="1358"><net_src comp="200" pin="0"/><net_sink comp="1348" pin=3"/></net>

<net id="1359"><net_src comp="164" pin="0"/><net_sink comp="1348" pin=4"/></net>

<net id="1360"><net_src comp="1348" pin="5"/><net_sink comp="595" pin=0"/></net>

<net id="1365"><net_src comp="202" pin="0"/><net_sink comp="1361" pin=0"/></net>

<net id="1366"><net_src comp="66" pin="0"/><net_sink comp="1361" pin=1"/></net>

<net id="1371"><net_src comp="606" pin="4"/><net_sink comp="1367" pin=0"/></net>

<net id="1372"><net_src comp="64" pin="0"/><net_sink comp="1367" pin=1"/></net>

<net id="1376"><net_src comp="68" pin="0"/><net_sink comp="1373" pin=0"/></net>

<net id="1380"><net_src comp="70" pin="0"/><net_sink comp="1377" pin=0"/></net>

<net id="1384"><net_src comp="1377" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1389"><net_src comp="618" pin="4"/><net_sink comp="1385" pin=0"/></net>

<net id="1390"><net_src comp="142" pin="0"/><net_sink comp="1385" pin=1"/></net>

<net id="1395"><net_src comp="618" pin="4"/><net_sink comp="1391" pin=0"/></net>

<net id="1396"><net_src comp="140" pin="0"/><net_sink comp="1391" pin=1"/></net>

<net id="1400"><net_src comp="618" pin="4"/><net_sink comp="1397" pin=0"/></net>

<net id="1408"><net_src comp="628" pin="4"/><net_sink comp="1404" pin=0"/></net>

<net id="1409"><net_src comp="202" pin="0"/><net_sink comp="1404" pin=1"/></net>

<net id="1415"><net_src comp="1404" pin="2"/><net_sink comp="1410" pin=1"/></net>

<net id="1416"><net_src comp="996" pin="1"/><net_sink comp="1410" pin=2"/></net>

<net id="1422"><net_src comp="993" pin="1"/><net_sink comp="1417" pin=1"/></net>

<net id="1423"><net_src comp="1404" pin="2"/><net_sink comp="1417" pin=2"/></net>

<net id="1428"><net_src comp="1410" pin="3"/><net_sink comp="1424" pin=0"/></net>

<net id="1433"><net_src comp="1417" pin="3"/><net_sink comp="1429" pin=0"/></net>

<net id="1439"><net_src comp="210" pin="0"/><net_sink comp="1434" pin=0"/></net>

<net id="1440"><net_src comp="638" pin="4"/><net_sink comp="1434" pin=1"/></net>

<net id="1441"><net_src comp="92" pin="0"/><net_sink comp="1434" pin=2"/></net>

<net id="1446"><net_src comp="638" pin="4"/><net_sink comp="1442" pin=0"/></net>

<net id="1447"><net_src comp="140" pin="0"/><net_sink comp="1442" pin=1"/></net>

<net id="1451"><net_src comp="1442" pin="2"/><net_sink comp="1448" pin=0"/></net>

<net id="1456"><net_src comp="1442" pin="2"/><net_sink comp="1452" pin=1"/></net>

<net id="1461"><net_src comp="1448" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="1468"><net_src comp="212" pin="0"/><net_sink comp="1462" pin=0"/></net>

<net id="1469"><net_src comp="1457" pin="2"/><net_sink comp="1462" pin=1"/></net>

<net id="1470"><net_src comp="92" pin="0"/><net_sink comp="1462" pin=2"/></net>

<net id="1471"><net_src comp="98" pin="0"/><net_sink comp="1462" pin=3"/></net>

<net id="1476"><net_src comp="1462" pin="4"/><net_sink comp="1472" pin=0"/></net>

<net id="1477"><net_src comp="138" pin="0"/><net_sink comp="1472" pin=1"/></net>

<net id="1482"><net_src comp="1452" pin="2"/><net_sink comp="1478" pin=0"/></net>

<net id="1483"><net_src comp="142" pin="0"/><net_sink comp="1478" pin=1"/></net>

<net id="1489"><net_src comp="1472" pin="2"/><net_sink comp="1484" pin=0"/></net>

<net id="1490"><net_src comp="1478" pin="2"/><net_sink comp="1484" pin=1"/></net>

<net id="1491"><net_src comp="1452" pin="2"/><net_sink comp="1484" pin=2"/></net>

<net id="1495"><net_src comp="1484" pin="3"/><net_sink comp="1492" pin=0"/></net>

<net id="1501"><net_src comp="1492" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="1502"><net_src comp="996" pin="1"/><net_sink comp="1496" pin=1"/></net>

<net id="1503"><net_src comp="993" pin="1"/><net_sink comp="1496" pin=2"/></net>

<net id="1508"><net_src comp="1484" pin="3"/><net_sink comp="1504" pin=0"/></net>

<net id="1509"><net_src comp="70" pin="0"/><net_sink comp="1504" pin=1"/></net>

<net id="1514"><net_src comp="202" pin="0"/><net_sink comp="1510" pin=0"/></net>

<net id="1515"><net_src comp="68" pin="0"/><net_sink comp="1510" pin=1"/></net>

<net id="1520"><net_src comp="150" pin="0"/><net_sink comp="1516" pin=0"/></net>

<net id="1521"><net_src comp="68" pin="0"/><net_sink comp="1516" pin=1"/></net>

<net id="1525"><net_src comp="74" pin="0"/><net_sink comp="1522" pin=0"/></net>

<net id="1529"><net_src comp="76" pin="0"/><net_sink comp="1526" pin=0"/></net>

<net id="1533"><net_src comp="1526" pin="1"/><net_sink comp="1530" pin=0"/></net>

<net id="1538"><net_src comp="758" pin="4"/><net_sink comp="1534" pin=0"/></net>

<net id="1539"><net_src comp="142" pin="0"/><net_sink comp="1534" pin=1"/></net>

<net id="1544"><net_src comp="758" pin="4"/><net_sink comp="1540" pin=0"/></net>

<net id="1545"><net_src comp="140" pin="0"/><net_sink comp="1540" pin=1"/></net>

<net id="1549"><net_src comp="758" pin="4"/><net_sink comp="1546" pin=0"/></net>

<net id="1557"><net_src comp="768" pin="4"/><net_sink comp="1553" pin=0"/></net>

<net id="1558"><net_src comp="202" pin="0"/><net_sink comp="1553" pin=1"/></net>

<net id="1564"><net_src comp="1553" pin="2"/><net_sink comp="1559" pin=1"/></net>

<net id="1565"><net_src comp="1062" pin="1"/><net_sink comp="1559" pin=2"/></net>

<net id="1571"><net_src comp="1059" pin="1"/><net_sink comp="1566" pin=1"/></net>

<net id="1572"><net_src comp="1553" pin="2"/><net_sink comp="1566" pin=2"/></net>

<net id="1577"><net_src comp="1559" pin="3"/><net_sink comp="1573" pin=0"/></net>

<net id="1582"><net_src comp="1566" pin="3"/><net_sink comp="1578" pin=0"/></net>

<net id="1588"><net_src comp="210" pin="0"/><net_sink comp="1583" pin=0"/></net>

<net id="1589"><net_src comp="778" pin="4"/><net_sink comp="1583" pin=1"/></net>

<net id="1590"><net_src comp="92" pin="0"/><net_sink comp="1583" pin=2"/></net>

<net id="1595"><net_src comp="778" pin="4"/><net_sink comp="1591" pin=0"/></net>

<net id="1596"><net_src comp="140" pin="0"/><net_sink comp="1591" pin=1"/></net>

<net id="1600"><net_src comp="1591" pin="2"/><net_sink comp="1597" pin=0"/></net>

<net id="1605"><net_src comp="1591" pin="2"/><net_sink comp="1601" pin=1"/></net>

<net id="1610"><net_src comp="1597" pin="1"/><net_sink comp="1606" pin=0"/></net>

<net id="1617"><net_src comp="212" pin="0"/><net_sink comp="1611" pin=0"/></net>

<net id="1618"><net_src comp="1606" pin="2"/><net_sink comp="1611" pin=1"/></net>

<net id="1619"><net_src comp="92" pin="0"/><net_sink comp="1611" pin=2"/></net>

<net id="1620"><net_src comp="98" pin="0"/><net_sink comp="1611" pin=3"/></net>

<net id="1625"><net_src comp="1611" pin="4"/><net_sink comp="1621" pin=0"/></net>

<net id="1626"><net_src comp="138" pin="0"/><net_sink comp="1621" pin=1"/></net>

<net id="1631"><net_src comp="1601" pin="2"/><net_sink comp="1627" pin=0"/></net>

<net id="1632"><net_src comp="142" pin="0"/><net_sink comp="1627" pin=1"/></net>

<net id="1638"><net_src comp="1621" pin="2"/><net_sink comp="1633" pin=0"/></net>

<net id="1639"><net_src comp="1627" pin="2"/><net_sink comp="1633" pin=1"/></net>

<net id="1640"><net_src comp="1601" pin="2"/><net_sink comp="1633" pin=2"/></net>

<net id="1644"><net_src comp="1633" pin="3"/><net_sink comp="1641" pin=0"/></net>

<net id="1650"><net_src comp="1641" pin="1"/><net_sink comp="1645" pin=0"/></net>

<net id="1651"><net_src comp="1062" pin="1"/><net_sink comp="1645" pin=1"/></net>

<net id="1652"><net_src comp="1059" pin="1"/><net_sink comp="1645" pin=2"/></net>

<net id="1657"><net_src comp="1633" pin="3"/><net_sink comp="1653" pin=0"/></net>

<net id="1658"><net_src comp="76" pin="0"/><net_sink comp="1653" pin=1"/></net>

<net id="1663"><net_src comp="202" pin="0"/><net_sink comp="1659" pin=0"/></net>

<net id="1664"><net_src comp="74" pin="0"/><net_sink comp="1659" pin=1"/></net>

<net id="1669"><net_src comp="150" pin="0"/><net_sink comp="1665" pin=0"/></net>

<net id="1670"><net_src comp="74" pin="0"/><net_sink comp="1665" pin=1"/></net>

<net id="1674"><net_src comp="220" pin="1"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="1676"><net_src comp="1671" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="1677"><net_src comp="1671" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="1681"><net_src comp="224" pin="1"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="1683"><net_src comp="1678" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1684"><net_src comp="1678" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="1688"><net_src comp="228" pin="1"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="360" pin=3"/></net>

<net id="1690"><net_src comp="1685" pin="1"/><net_sink comp="432" pin=3"/></net>

<net id="1691"><net_src comp="1685" pin="1"/><net_sink comp="454" pin=3"/></net>

<net id="1695"><net_src comp="232" pin="1"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="360" pin=4"/></net>

<net id="1697"><net_src comp="1692" pin="1"/><net_sink comp="432" pin=4"/></net>

<net id="1698"><net_src comp="1692" pin="1"/><net_sink comp="454" pin=4"/></net>

<net id="1702"><net_src comp="236" pin="1"/><net_sink comp="1699" pin=0"/></net>

<net id="1703"><net_src comp="1699" pin="1"/><net_sink comp="360" pin=5"/></net>

<net id="1704"><net_src comp="1699" pin="1"/><net_sink comp="432" pin=5"/></net>

<net id="1705"><net_src comp="1699" pin="1"/><net_sink comp="454" pin=5"/></net>

<net id="1709"><net_src comp="240" pin="1"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1711"><net_src comp="1706" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="1712"><net_src comp="1706" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="1716"><net_src comp="244" pin="1"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="1718"><net_src comp="1713" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="1719"><net_src comp="1713" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="1723"><net_src comp="248" pin="1"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="418" pin=3"/></net>

<net id="1725"><net_src comp="1720" pin="1"/><net_sink comp="502" pin=3"/></net>

<net id="1726"><net_src comp="1720" pin="1"/><net_sink comp="522" pin=3"/></net>

<net id="1730"><net_src comp="252" pin="1"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="418" pin=4"/></net>

<net id="1732"><net_src comp="1727" pin="1"/><net_sink comp="502" pin=4"/></net>

<net id="1733"><net_src comp="1727" pin="1"/><net_sink comp="522" pin=4"/></net>

<net id="1737"><net_src comp="256" pin="1"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="418" pin=5"/></net>

<net id="1739"><net_src comp="1734" pin="1"/><net_sink comp="502" pin=5"/></net>

<net id="1740"><net_src comp="1734" pin="1"/><net_sink comp="522" pin=5"/></net>

<net id="1744"><net_src comp="260" pin="1"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="1746"><net_src comp="1741" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="1747"><net_src comp="1741" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="1751"><net_src comp="264" pin="1"/><net_sink comp="1748" pin=0"/></net>

<net id="1752"><net_src comp="1748" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="1753"><net_src comp="1748" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="1754"><net_src comp="1748" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="1758"><net_src comp="268" pin="1"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="346" pin=3"/></net>

<net id="1760"><net_src comp="1755" pin="1"/><net_sink comp="491" pin=3"/></net>

<net id="1761"><net_src comp="1755" pin="1"/><net_sink comp="513" pin=3"/></net>

<net id="1765"><net_src comp="272" pin="1"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="346" pin=4"/></net>

<net id="1767"><net_src comp="1762" pin="1"/><net_sink comp="491" pin=4"/></net>

<net id="1768"><net_src comp="1762" pin="1"/><net_sink comp="513" pin=4"/></net>

<net id="1772"><net_src comp="276" pin="1"/><net_sink comp="1769" pin=0"/></net>

<net id="1773"><net_src comp="1769" pin="1"/><net_sink comp="346" pin=5"/></net>

<net id="1774"><net_src comp="1769" pin="1"/><net_sink comp="491" pin=5"/></net>

<net id="1775"><net_src comp="1769" pin="1"/><net_sink comp="513" pin=5"/></net>

<net id="1779"><net_src comp="280" pin="1"/><net_sink comp="1776" pin=0"/></net>

<net id="1780"><net_src comp="1776" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="1781"><net_src comp="1776" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="1782"><net_src comp="1776" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="1786"><net_src comp="284" pin="1"/><net_sink comp="1783" pin=0"/></net>

<net id="1787"><net_src comp="1783" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="1788"><net_src comp="1783" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="1789"><net_src comp="1783" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="1793"><net_src comp="288" pin="1"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="404" pin=3"/></net>

<net id="1795"><net_src comp="1790" pin="1"/><net_sink comp="443" pin=3"/></net>

<net id="1796"><net_src comp="1790" pin="1"/><net_sink comp="463" pin=3"/></net>

<net id="1800"><net_src comp="292" pin="1"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="404" pin=4"/></net>

<net id="1802"><net_src comp="1797" pin="1"/><net_sink comp="443" pin=4"/></net>

<net id="1803"><net_src comp="1797" pin="1"/><net_sink comp="463" pin=4"/></net>

<net id="1807"><net_src comp="296" pin="1"/><net_sink comp="1804" pin=0"/></net>

<net id="1808"><net_src comp="1804" pin="1"/><net_sink comp="404" pin=5"/></net>

<net id="1809"><net_src comp="1804" pin="1"/><net_sink comp="443" pin=5"/></net>

<net id="1810"><net_src comp="1804" pin="1"/><net_sink comp="463" pin=5"/></net>

<net id="1868"><net_src comp="1373" pin="1"/><net_sink comp="1865" pin=0"/></net>

<net id="1872"><net_src comp="1377" pin="1"/><net_sink comp="1869" pin=0"/></net>

<net id="1873"><net_src comp="1869" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="1874"><net_src comp="1869" pin="1"/><net_sink comp="1452" pin=0"/></net>

<net id="1878"><net_src comp="300" pin="1"/><net_sink comp="1875" pin=0"/></net>

<net id="1879"><net_src comp="1875" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1880"><net_src comp="1875" pin="1"/><net_sink comp="1429" pin=1"/></net>

<net id="1884"><net_src comp="304" pin="1"/><net_sink comp="1881" pin=0"/></net>

<net id="1885"><net_src comp="1881" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1886"><net_src comp="1881" pin="1"/><net_sink comp="1424" pin=1"/></net>

<net id="1890"><net_src comp="1381" pin="1"/><net_sink comp="1887" pin=0"/></net>

<net id="1897"><net_src comp="1391" pin="2"/><net_sink comp="1894" pin=0"/></net>

<net id="1898"><net_src comp="1894" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="1902"><net_src comp="1397" pin="1"/><net_sink comp="1899" pin=0"/></net>

<net id="1903"><net_src comp="1899" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="1904"><net_src comp="1899" pin="1"/><net_sink comp="1417" pin=0"/></net>

<net id="1908"><net_src comp="432" pin="7"/><net_sink comp="1905" pin=0"/></net>

<net id="1909"><net_src comp="1905" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="1913"><net_src comp="443" pin="7"/><net_sink comp="1910" pin=0"/></net>

<net id="1914"><net_src comp="1910" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1918"><net_src comp="1401" pin="1"/><net_sink comp="1915" pin=0"/></net>

<net id="1919"><net_src comp="1915" pin="1"/><net_sink comp="1457" pin=1"/></net>

<net id="1926"><net_src comp="1442" pin="2"/><net_sink comp="1923" pin=0"/></net>

<net id="1927"><net_src comp="1923" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="1937"><net_src comp="1522" pin="1"/><net_sink comp="1934" pin=0"/></net>

<net id="1941"><net_src comp="1526" pin="1"/><net_sink comp="1938" pin=0"/></net>

<net id="1942"><net_src comp="1938" pin="1"/><net_sink comp="1550" pin=0"/></net>

<net id="1943"><net_src comp="1938" pin="1"/><net_sink comp="1601" pin=0"/></net>

<net id="1947"><net_src comp="308" pin="1"/><net_sink comp="1944" pin=0"/></net>

<net id="1948"><net_src comp="1944" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1949"><net_src comp="1944" pin="1"/><net_sink comp="1578" pin=1"/></net>

<net id="1953"><net_src comp="312" pin="1"/><net_sink comp="1950" pin=0"/></net>

<net id="1954"><net_src comp="1950" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1955"><net_src comp="1950" pin="1"/><net_sink comp="1573" pin=1"/></net>

<net id="1959"><net_src comp="1530" pin="1"/><net_sink comp="1956" pin=0"/></net>

<net id="1963"><net_src comp="491" pin="7"/><net_sink comp="1960" pin=0"/></net>

<net id="1964"><net_src comp="1960" pin="1"/><net_sink comp="888" pin=2"/></net>

<net id="1968"><net_src comp="502" pin="7"/><net_sink comp="1965" pin=0"/></net>

<net id="1969"><net_src comp="1965" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1973"><net_src comp="432" pin="7"/><net_sink comp="1970" pin=0"/></net>

<net id="1974"><net_src comp="1970" pin="1"/><net_sink comp="698" pin=2"/></net>

<net id="1978"><net_src comp="443" pin="7"/><net_sink comp="1975" pin=0"/></net>

<net id="1979"><net_src comp="1975" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1986"><net_src comp="1540" pin="2"/><net_sink comp="1983" pin=0"/></net>

<net id="1987"><net_src comp="1983" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1991"><net_src comp="1546" pin="1"/><net_sink comp="1988" pin=0"/></net>

<net id="1992"><net_src comp="1988" pin="1"/><net_sink comp="1559" pin=0"/></net>

<net id="1993"><net_src comp="1988" pin="1"/><net_sink comp="1566" pin=0"/></net>

<net id="1997"><net_src comp="491" pin="7"/><net_sink comp="1994" pin=0"/></net>

<net id="1998"><net_src comp="1994" pin="1"/><net_sink comp="768" pin=2"/></net>

<net id="2002"><net_src comp="502" pin="7"/><net_sink comp="1999" pin=0"/></net>

<net id="2003"><net_src comp="1999" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="2007"><net_src comp="1550" pin="1"/><net_sink comp="2004" pin=0"/></net>

<net id="2008"><net_src comp="2004" pin="1"/><net_sink comp="1606" pin=1"/></net>

<net id="2015"><net_src comp="1591" pin="2"/><net_sink comp="2012" pin=0"/></net>

<net id="2016"><net_src comp="2012" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="2026"><net_src comp="1065" pin="1"/><net_sink comp="2023" pin=0"/></net>

<net id="2027"><net_src comp="2023" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="2031"><net_src comp="1070" pin="1"/><net_sink comp="2028" pin=0"/></net>

<net id="2032"><net_src comp="2028" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="2036"><net_src comp="1075" pin="1"/><net_sink comp="2033" pin=0"/></net>

<net id="2037"><net_src comp="2033" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="2041"><net_src comp="1080" pin="1"/><net_sink comp="2038" pin=0"/></net>

<net id="2042"><net_src comp="2038" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="2046"><net_src comp="1085" pin="1"/><net_sink comp="2043" pin=0"/></net>

<net id="2047"><net_src comp="2043" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="2051"><net_src comp="1090" pin="1"/><net_sink comp="2048" pin=0"/></net>

<net id="2052"><net_src comp="2048" pin="1"/><net_sink comp="878" pin=2"/></net>

<net id="2056"><net_src comp="1095" pin="1"/><net_sink comp="2053" pin=0"/></net>

<net id="2057"><net_src comp="2053" pin="1"/><net_sink comp="868" pin=2"/></net>

<net id="2061"><net_src comp="1100" pin="1"/><net_sink comp="2058" pin=0"/></net>

<net id="2062"><net_src comp="2058" pin="1"/><net_sink comp="858" pin=2"/></net>

<net id="2066"><net_src comp="1105" pin="1"/><net_sink comp="2063" pin=0"/></net>

<net id="2067"><net_src comp="2063" pin="1"/><net_sink comp="848" pin=2"/></net>

<net id="2071"><net_src comp="1110" pin="1"/><net_sink comp="2068" pin=0"/></net>

<net id="2072"><net_src comp="2068" pin="1"/><net_sink comp="838" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prt_nw2sbu_V_data_V | {}
	Port: prt_nw2sbu_V_keep_V | {}
	Port: prt_nw2sbu_V_last_V | {}
	Port: prt_nw2sbu_V_id_V | {}
	Port: prt_nw2sbu_V_user_V | {}
	Port: prt_cx2sbu_V_data_V | {}
	Port: prt_cx2sbu_V_keep_V | {}
	Port: prt_cx2sbu_V_last_V | {}
	Port: prt_cx2sbu_V_id_V | {}
	Port: prt_cx2sbu_V_user_V | {}
	Port: mlx2sbu_V_data_V | {}
	Port: mlx2sbu_V_keep_V | {}
	Port: mlx2sbu_V_last_V | {}
	Port: mlx2sbu_V_id_V | {}
	Port: mlx2sbu_V_user_V | {}
	Port: sbu2mlx_V_data_V | {9 }
	Port: sbu2mlx_V_keep_V | {9 }
	Port: sbu2mlx_V_last_V | {9 }
	Port: sbu2mlx_V_id_V | {9 }
	Port: sbu2mlx_V_user_V | {9 }
	Port: sbu2prt_nw_V_data_V | {4 }
	Port: sbu2prt_nw_V_keep_V | {4 }
	Port: sbu2prt_nw_V_last_V | {4 }
	Port: sbu2prt_nw_V_id_V | {4 }
	Port: sbu2prt_nw_V_user_V | {4 }
	Port: sbu2prt_cx_V_data_V | {9 }
	Port: sbu2prt_cx_V_keep_V | {9 }
	Port: sbu2prt_cx_V_last_V | {9 }
	Port: sbu2prt_cx_V_id_V | {9 }
	Port: sbu2prt_cx_V_user_V | {9 }
	Port: DetectState | {1 }
	Port: reply | {1 }
	Port: DetectState_1 | {1 }
	Port: reply_1 | {1 }
	Port: mergeState | {4 }
	Port: streamSource_V_1 | {4 }
	Port: count_V | {1 }
	Port: mergeState_1 | {9 }
	Port: streamSource_V | {9 }
 - Input state : 
	Port: example_Block_codeRepl960_proc : prt_nw2sbu_V_data_V | {1 }
	Port: example_Block_codeRepl960_proc : prt_nw2sbu_V_keep_V | {1 }
	Port: example_Block_codeRepl960_proc : prt_nw2sbu_V_last_V | {1 }
	Port: example_Block_codeRepl960_proc : prt_nw2sbu_V_id_V | {1 }
	Port: example_Block_codeRepl960_proc : prt_nw2sbu_V_user_V | {1 }
	Port: example_Block_codeRepl960_proc : prt_cx2sbu_V_data_V | {1 }
	Port: example_Block_codeRepl960_proc : prt_cx2sbu_V_keep_V | {1 }
	Port: example_Block_codeRepl960_proc : prt_cx2sbu_V_last_V | {1 }
	Port: example_Block_codeRepl960_proc : prt_cx2sbu_V_id_V | {1 }
	Port: example_Block_codeRepl960_proc : prt_cx2sbu_V_user_V | {1 }
	Port: example_Block_codeRepl960_proc : mlx2sbu_V_data_V | {9 }
	Port: example_Block_codeRepl960_proc : mlx2sbu_V_keep_V | {9 }
	Port: example_Block_codeRepl960_proc : mlx2sbu_V_last_V | {9 }
	Port: example_Block_codeRepl960_proc : mlx2sbu_V_id_V | {9 }
	Port: example_Block_codeRepl960_proc : mlx2sbu_V_user_V | {9 }
	Port: example_Block_codeRepl960_proc : sbu2mlx_V_data_V | {}
	Port: example_Block_codeRepl960_proc : sbu2mlx_V_keep_V | {}
	Port: example_Block_codeRepl960_proc : sbu2mlx_V_last_V | {}
	Port: example_Block_codeRepl960_proc : sbu2mlx_V_id_V | {}
	Port: example_Block_codeRepl960_proc : sbu2mlx_V_user_V | {}
	Port: example_Block_codeRepl960_proc : sbu2prt_nw_V_data_V | {}
	Port: example_Block_codeRepl960_proc : sbu2prt_nw_V_keep_V | {}
	Port: example_Block_codeRepl960_proc : sbu2prt_nw_V_last_V | {}
	Port: example_Block_codeRepl960_proc : sbu2prt_nw_V_id_V | {}
	Port: example_Block_codeRepl960_proc : sbu2prt_nw_V_user_V | {}
	Port: example_Block_codeRepl960_proc : sbu2prt_cx_V_data_V | {}
	Port: example_Block_codeRepl960_proc : sbu2prt_cx_V_keep_V | {}
	Port: example_Block_codeRepl960_proc : sbu2prt_cx_V_last_V | {}
	Port: example_Block_codeRepl960_proc : sbu2prt_cx_V_id_V | {}
	Port: example_Block_codeRepl960_proc : sbu2prt_cx_V_user_V | {}
	Port: example_Block_codeRepl960_proc : DetectState | {1 }
	Port: example_Block_codeRepl960_proc : reply | {1 }
	Port: example_Block_codeRepl960_proc : DetectState_1 | {1 }
	Port: example_Block_codeRepl960_proc : reply_1 | {1 }
	Port: example_Block_codeRepl960_proc : mergeState | {1 }
	Port: example_Block_codeRepl960_proc : streamSource_V_1 | {1 }
	Port: example_Block_codeRepl960_proc : count_V | {1 }
	Port: example_Block_codeRepl960_proc : mergeState_1 | {4 }
	Port: example_Block_codeRepl960_proc : streamSource_V | {4 }
  - Chain level:
	State 1
		empty : 1
		stg_19 : 1
		empty_39 : 1
		stg_22 : 1
		empty_40 : 1
		stg_25 : 1
		empty_41 : 1
		stg_28 : 1
		empty_42 : 1
		stg_31 : 1
		empty_43 : 1
		stg_34 : 1
		empty_44 : 1
		stg_37 : 1
		empty_45 : 1
		stg_40 : 1
		empty_46 : 1
		stg_43 : 1
		empty_47 : 1
		stg_46 : 1
		empty_48 : 1
		stg_49 : 1
		empty_49 : 1
		stg_52 : 1
		empty_50 : 1
		stg_55 : 1
		empty_51 : 1
		stg_58 : 1
		empty_52 : 1
		stg_61 : 1
		empty_53 : 1
		stg_64 : 1
		empty_54 : 1
		stg_67 : 1
		empty_55 : 1
		stg_70 : 1
		empty_56 : 1
		stg_73 : 1
		empty_57 : 1
		stg_76 : 1
		stg_79 : 1
		stg_88 : 1
		stg_89 : 1
		stg_91 : 1
		stg_93 : 1
		p_Result_10 : 1
		p_Val2_4 : 2
		stg_109 : 3
		tmp_8 : 1
		p_Result_s_60 : 1
		tmp_9 : 2
		p_tmp_8 : 3
		stg_115 : 4
		stg_116 : 1
		p_Result_s : 1
		tmp_5 : 2
		stg_131 : 3
		p_Result_4 : 1
		tmp_s : 2
		stg_134 : 3
		p_Result_13 : 1
		p_Result_14 : 2
		reply_loc : 1
		tmp_data_V_1 : 3
		storemerge_i : 1
		stg_143 : 2
		stg_144 : 2
		stg_145 : 4
		stg_147 : 4
		stg_153 : 1
		stg_162 : 1
		stg_163 : 1
		stg_165 : 1
		stg_167 : 1
		p_Result_11 : 1
		p_Result_12 : 2
		stg_183 : 3
		stg_184 : 1
		p_Result_1 : 1
		tmp_7 : 2
		stg_199 : 3
		p_Result_5 : 1
		tmp_10 : 2
		stg_202 : 3
		p_Result_15 : 1
		p_Result_16 : 2
		reply_1_loc : 1
		tmp_data_V_7 : 3
		storemerge_i9 : 1
		stg_211 : 2
		stg_212 : 2
		stg_213 : 4
		stg_215 : 4
		stg_221 : 1
		tmp_12 : 1
		stg_226 : 2
	State 2
		exitcond_i : 1
		k : 1
		stg_231 : 2
		tmp_17 : 1
		stg_233 : 2
	State 3
		stream_empty_1 : 1
		stream_empty_110_0_stream_empt : 1
		stream_empty_0_0954_stream_emp : 1
		stg_246 : 2
		stg_247 : 2
	State 4
		tmp_18 : 1
		i : 1
		stg_253 : 2
		i_cast : 2
		tmp_21 : 2
		tempCtr : 3
		tmp_26 : 4
		icmp : 5
		tmp_11 : 3
		tmp_16 : 6
		tmp_30 : 7
		stream_empty_load_phi : 8
		stg_265 : 9
		stg_266 : 7
		stg_267 : 8
		tmp_user_V_15 : 1
		tmp_id_V_15 : 1
		tmp_last_V_15 : 1
		tmp_keep_V_15 : 1
		tmp_data_V_13 : 1
		stg_287 : 2
		stg_288 : 2
		stg_294 : 1
		tmp_user_V_12 : 1
		tmp_id_V_12 : 1
		tmp_last_V_12 : 1
		tmp_keep_V_12 : 1
		tmp_data_V_10 : 1
		stg_315 : 2
		stg_316 : 2
		stg_323 : 1
		tmp_33 : 1
		stg_328 : 2
	State 5
	State 6
	State 7
		exitcond_i1 : 1
		k_1 : 1
		stg_341 : 2
		tmp_35 : 1
		stg_343 : 2
	State 8
		stream_empty_1_1 : 1
		stream_empty_1_1_0_stream_empt : 1
		stream_empty_1_0_0952_stream_e : 1
		stg_356 : 2
		stg_357 : 2
	State 9
		tmp_36 : 1
		i_1 : 1
		stg_363 : 2
		i_1_cast : 2
		tmp_29 : 2
		tempCtr_1 : 3
		tmp_37 : 4
		icmp1 : 5
		tmp_31 : 3
		tmp_32 : 6
		tmp_38 : 7
		stream_empty_1_load_phi : 8
		stg_375 : 9
		stg_376 : 7
		stg_377 : 8
		tmp_user_V_21 : 1
		tmp_id_V_21 : 1
		tmp_last_V_21 : 1
		tmp_keep_V_21 : 1
		tmp_data_V_19 : 1
		stg_397 : 2
		stg_398 : 2
		stg_408 : 1
		stg_409 : 1
	State 10
		stg_417 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|
| Operation|               Functional Unit              |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|
|          |                tmp_8_fu_1159               |    0    |    16   |
|          |                  k_fu_1391                 |    0    |    2    |
|          |                  i_fu_1442                 |    0    |    2    |
|          |               tmp_21_fu_1452               |    0    |    2    |
|    add   |               tempCtr_fu_1457              |    0    |    2    |
|          |                 k_1_fu_1540                |    0    |    2    |
|          |                 i_1_fu_1591                |    0    |    2    |
|          |               tmp_29_fu_1601               |    0    |    2    |
|          |              tempCtr_1_fu_1606             |    0    |    2    |
|----------|--------------------------------------------|---------|---------|
|          |                tmp_9_fu_1175               |    0    |    6    |
|          |                tmp_5_fu_1205               |    0    |    6    |
|          |                tmp_s_fu_1221               |    0    |    3    |
|          |                tmp_7_fu_1314               |    0    |    6    |
|   icmp   |               tmp_10_fu_1330               |    0    |    3    |
|          |             exitcond_i_fu_1385             |    0    |    1    |
|          |                icmp_fu_1472                |    0    |    1    |
|          |             exitcond_i1_fu_1534            |    0    |    1    |
|          |                icmp1_fu_1621               |    0    |    1    |
|----------|--------------------------------------------|---------|---------|
|          |               p_tmp_8_fu_1181              |    0    |    16   |
|          |   stream_empty_110_0_stream_empt_fu_1410   |    0    |    1    |
|          |   stream_empty_0_0954_stream_emp_fu_1417   |    0    |    1    |
|          |               tmp_16_fu_1484               |    0    |    2    |
|  select  |        stream_empty_load_phi_fu_1496       |    0    |    1    |
|          |   stream_empty_1_1_0_stream_empt_fu_1559   |    0    |    1    |
|          |   stream_empty_1_0_0952_stream_e_fu_1566   |    0    |    1    |
|          |               tmp_32_fu_1633               |    0    |    2    |
|          |       stream_empty_1_load_phi_fu_1645      |    0    |    1    |
|----------|--------------------------------------------|---------|---------|
|          |           stream_empty_1_fu_1404           |    0    |    1    |
|    xor   |               tmp_11_fu_1478               |    0    |    2    |
|          |          stream_empty_1_1_fu_1553          |    0    |    1    |
|          |               tmp_31_fu_1627               |    0    |    2    |
|----------|--------------------------------------------|---------|---------|
|          |            grp_nbreadreq_fu_316            |    0    |    0    |
|          |            grp_nbreadreq_fu_374            |    0    |    0    |
| nbreadreq|            grp_nbreadreq_fu_432            |    0    |    0    |
|          |            grp_nbreadreq_fu_443            |    0    |    0    |
|          |            grp_nbreadreq_fu_491            |    0    |    0    |
|          |            grp_nbreadreq_fu_502            |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |               grp_read_fu_332              |    0    |    0    |
|          |               grp_read_fu_390              |    0    |    0    |
|   read   |               grp_read_fu_454              |    0    |    0    |
|          |               grp_read_fu_463              |    0    |    0    |
|          |               grp_read_fu_513              |    0    |    0    |
|          |               grp_read_fu_522              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |              grp_write_fu_346              |    0    |    0    |
|          |              grp_write_fu_360              |    0    |    0    |
|   write  |              grp_write_fu_404              |    0    |    0    |
|          |              grp_write_fu_418              |    0    |    0    |
|          |              grp_write_fu_472              |    0    |    0    |
|          |              grp_write_fu_531              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   call   | stg_414_example_axi_stream_pass_alt_fu_895 |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |                 grp_fu_919                 |    0    |    0    |
|          |                 grp_fu_926                 |    0    |    0    |
|          |                 grp_fu_932                 |    0    |    0    |
|          |                 grp_fu_938                 |    0    |    0    |
|          |                 grp_fu_944                 |    0    |    0    |
|          |                 grp_fu_956                 |    0    |    0    |
|          |                 grp_fu_963                 |    0    |    0    |
|          |                 grp_fu_969                 |    0    |    0    |
|          |                 grp_fu_975                 |    0    |    0    |
|          |                 grp_fu_981                 |    0    |    0    |
|          |                 grp_fu_999                 |    0    |    0    |
|          |                 grp_fu_1005                |    0    |    0    |
|          |                 grp_fu_1011                |    0    |    0    |
|          |                 grp_fu_1017                |    0    |    0    |
|extractvalue|                 grp_fu_1023                |    0    |    0    |
|          |                 grp_fu_1029                |    0    |    0    |
|          |                 grp_fu_1035                |    0    |    0    |
|          |                 grp_fu_1041                |    0    |    0    |
|          |                 grp_fu_1047                |    0    |    0    |
|          |                 grp_fu_1053                |    0    |    0    |
|          |                 grp_fu_1065                |    0    |    0    |
|          |                 grp_fu_1070                |    0    |    0    |
|          |                 grp_fu_1075                |    0    |    0    |
|          |                 grp_fu_1080                |    0    |    0    |
|          |                 grp_fu_1085                |    0    |    0    |
|          |                 grp_fu_1090                |    0    |    0    |
|          |                 grp_fu_1095                |    0    |    0    |
|          |                 grp_fu_1100                |    0    |    0    |
|          |                 grp_fu_1105                |    0    |    0    |
|          |                 grp_fu_1110                |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |             p_Result_10_fu_1130            |    0    |    0    |
|          |              p_Val2_4_fu_1142              |    0    |    0    |
|          |             p_Result_13_fu_1227            |    0    |    0    |
|  partset |             p_Result_14_fu_1239            |    0    |    0    |
|          |             p_Result_11_fu_1279            |    0    |    0    |
|          |             p_Result_12_fu_1291            |    0    |    0    |
|          |             p_Result_15_fu_1336            |    0    |    0    |
|          |             p_Result_16_fu_1348            |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |            p_Result_s_60_fu_1165           |    0    |    0    |
|          |             p_Result_s_fu_1195             |    0    |    0    |
|          |             p_Result_4_fu_1211             |    0    |    0    |
|partselect|             p_Result_1_fu_1304             |    0    |    0    |
|          |             p_Result_5_fu_1320             |    0    |    0    |
|          |               tmp_26_fu_1462               |    0    |    0    |
|          |               tmp_37_fu_1611               |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |               tmp_12_fu_1381               |    0    |    0    |
|          |               tmp_17_fu_1397               |    0    |    0    |
|   trunc  |               tmp_30_fu_1492               |    0    |    0    |
|          |               tmp_33_fu_1530               |    0    |    0    |
|          |               tmp_35_fu_1546               |    0    |    0    |
|          |               tmp_38_fu_1641               |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |             tmp_13_cast_fu_1401            |    0    |    0    |
|   zext   |               i_cast_fu_1448               |    0    |    0    |
|          |             tmp_37_cast_fu_1550            |    0    |    0    |
|          |              i_1_cast_fu_1597              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
| bitselect|               tmp_18_fu_1434               |    0    |    0    |
|          |               tmp_36_fu_1583               |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   Total  |                                            |    0    |    92   |
|----------|--------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|           i_1_reg_2012           |    2   |
|       i_op_assign_1_reg_774      |    2   |
|        i_op_assign_reg_634       |    2   |
|            i_reg_1923            |    2   |
|          k_0_i1_reg_754          |    2   |
|           k_0_i_reg_614          |    2   |
|           k_1_reg_1983           |    2   |
|            k_reg_1894            |    2   |
|    mergeState_1_load_reg_1934    |    1   |
|     mergeState_load_reg_1865     |    1   |
|  merger_host_0_V_data_V_reg_1741 |   256  |
|   merger_host_0_V_id_V_reg_1762  |    3   |
|  merger_host_0_V_keep_V_reg_1748 |   32   |
|  merger_host_0_V_last_V_reg_1755 |    1   |
|  merger_host_0_V_user_V_reg_1769 |   12   |
|  merger_host_1_V_data_V_reg_1706 |   256  |
|   merger_host_1_V_id_V_reg_1727  |    3   |
|  merger_host_1_V_keep_V_reg_1713 |   32   |
|  merger_host_1_V_last_V_reg_1720 |    1   |
|  merger_host_1_V_user_V_reg_1734 |   12   |
|merger_network_0_V_data_V_reg_1671|   256  |
| merger_network_0_V_id_V_reg_1692 |    3   |
|merger_network_0_V_keep_V_reg_1678|   32   |
|merger_network_0_V_last_V_reg_1685|    1   |
|merger_network_0_V_user_V_reg_1699|   12   |
|merger_network_1_V_data_V_reg_1776|   256  |
| merger_network_1_V_id_V_reg_1797 |    3   |
|merger_network_1_V_keep_V_reg_1783|   32   |
|merger_network_1_V_last_V_reg_1790|    1   |
|merger_network_1_V_user_V_reg_1804|   12   |
|        reply_1_loc_reg_582       |    1   |
|         reply_loc_reg_550        |    1   |
|       storemerge_i9_reg_603      |    2   |
|       storemerge_i_reg_571       |    2   |
|  streamSource_V_1_load_reg_1869  |    2   |
|   streamSource_V_load_reg_1938   |    2   |
|     stream_empty_0_s_reg_1875    |    1   |
|    stream_empty_110_s_reg_1881   |    1   |
|    stream_empty_1_0_s_reg_1944   |    1   |
|    stream_empty_1_1_s_reg_1950   |    1   |
|          tmp_12_reg_1887         |    1   |
|       tmp_13_cast_reg_1915       |    3   |
|          tmp_13_reg_1975         |    1   |
|          tmp_14_reg_1970         |    1   |
|          tmp_15_reg_695          |    1   |
|          tmp_17_reg_1899         |    1   |
|          tmp_19_reg_1910         |    1   |
|          tmp_20_reg_1905         |    1   |
|          tmp_22_reg_625          |    1   |
|          tmp_23_reg_1965         |    1   |
|          tmp_24_reg_1960         |    1   |
|          tmp_25_reg_885          |    1   |
|          tmp_27_reg_1999         |    1   |
|          tmp_28_reg_1994         |    1   |
|          tmp_33_reg_1956         |    1   |
|          tmp_34_reg_765          |    1   |
|          tmp_35_reg_1988         |    1   |
|       tmp_37_cast_reg_2004       |    3   |
|       tmp_data_V_10_reg_744      |   256  |
|       tmp_data_V_13_reg_685      |   256  |
|      tmp_data_V_14_reg_2048      |   256  |
|      tmp_data_V_15_reg_2023      |   256  |
|       tmp_data_V_16_reg_875      |   256  |
|       tmp_data_V_19_reg_825      |   256  |
|       tmp_data_V_1_reg_560       |   256  |
|       tmp_data_V_7_reg_592       |   256  |
|        tmp_id_V_12_reg_714       |    3   |
|        tmp_id_V_15_reg_655       |    3   |
|       tmp_id_V_16_reg_2063       |    3   |
|       tmp_id_V_17_reg_2038       |    3   |
|        tmp_id_V_18_reg_845       |    3   |
|        tmp_id_V_21_reg_795       |    3   |
|       tmp_keep_V_12_reg_734      |   32   |
|       tmp_keep_V_15_reg_675      |   32   |
|      tmp_keep_V_16_reg_2053      |   32   |
|      tmp_keep_V_17_reg_2028      |   32   |
|       tmp_keep_V_18_reg_865      |   32   |
|       tmp_keep_V_21_reg_815      |   32   |
|       tmp_last_V_12_reg_724      |    1   |
|       tmp_last_V_15_reg_665      |    1   |
|      tmp_last_V_16_reg_2058      |    1   |
|      tmp_last_V_17_reg_2033      |    1   |
|       tmp_last_V_18_reg_855      |    1   |
|       tmp_last_V_21_reg_805      |    1   |
|       tmp_user_V_12_reg_704      |   12   |
|       tmp_user_V_15_reg_645      |   12   |
|      tmp_user_V_16_reg_2068      |   12   |
|      tmp_user_V_17_reg_2043      |   12   |
|       tmp_user_V_18_reg_835      |   12   |
|       tmp_user_V_21_reg_785      |   12   |
+----------------------------------+--------+
|               Total              |  3606  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_346 |  p6  |   2  |  256 |   512  ||   256   |
| grp_write_fu_360 |  p6  |   3  |  256 |   768  ||   256   |
| grp_write_fu_404 |  p6  |   2  |  256 |   512  ||   256   |
| grp_write_fu_418 |  p6  |   3  |  256 |   768  ||   256   |
| grp_write_fu_472 |  p6  |   2  |  256 |   512  ||   256   |
| grp_write_fu_472 |  p7  |   2  |  32  |   64   ||    32   |
| grp_write_fu_472 |  p8  |   2  |   1  |    2   ||    1    |
| grp_write_fu_472 |  p9  |   2  |   3  |    6   ||    3    |
| grp_write_fu_472 |  p10 |   2  |  12  |   24   ||    12   |
| grp_write_fu_531 |  p6  |   2  |  256 |   512  ||   256   |
| grp_write_fu_531 |  p7  |   2  |  32  |   64   ||    32   |
| grp_write_fu_531 |  p8  |   2  |   1  |    2   ||    1    |
| grp_write_fu_531 |  p9  |   2  |   3  |    6   ||    3    |
| grp_write_fu_531 |  p10 |   2  |  12  |   24   ||    12   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  3776  ||  15.19  ||   1632  |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   92   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   15   |    -   |  1632  |
|  Register |    -   |  3606  |    -   |
+-----------+--------+--------+--------+
|   Total   |   15   |  3606  |  1724  |
+-----------+--------+--------+--------+
