Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o /home/mike/devel/embedded/m68k/m68030-bbb/xc95108-glue/top_top_sch_tb2_isim_beh.exe -prj /home/mike/devel/embedded/m68k/m68030-bbb/xc95108-glue/top_top_sch_tb2_beh.prj work.top_top_sch_tb2 work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/mike/devel/embedded/m68k/m68030-bbb/xc95108-glue/top.vf" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "/home/mike/devel/embedded/m68k/m68030-bbb/xc95108-glue/m030_bus_state_decoder.vhd" into library work
Parsing VHDL file "/home/mike/devel/embedded/m68k/m68030-bbb/xc95108-glue/dynamic_sizer.vhd" into library work
Parsing VHDL file "/home/mike/devel/embedded/m68k/m68030-bbb/xc95108-glue/addr_decode_combi.vhd" into library work
Parsing VHDL file "/home/mike/devel/embedded/m68k/m68030-bbb/xc95108-glue/top_bench_2.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 102152 KB
Fuse CPU Usage: 760 ms
Compiling module glbl
Compiling module IBUF
Compiling module IBUF8_MXILINX_top
Compiling module OBUFT
Compiling module OBUFT8_MXILINX_top
Compiling module IBUF16_MXILINX_top
Compiling module FDCE
Compiling module FD8CE_MXILINX_top
Compiling module BUFE
Compiling module BUFE8_MXILINX_top
Compiling module INV
Compiling module OBUF
Compiling module AND2
Compiling module AND3
Compiling module AND3B1
Compiling module AND3B2
Compiling module D2_4E_MXILINX_top
Compiling module NAND2
Compiling module VCC
Compiling module OBUFE_MXILINX_top
Compiling module GND
Compiling module NOR2
Compiling module AND2B1
Compiling module OR2
Compiling module XNOR2
Compiling module COMPM4_MXILINX_top
Compiling module top
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package vcomponents
Compiling package vl_types
Compiling architecture behavioral of entity dynamic_sizer [dynamic_sizer_default]
Compiling architecture behavioral of entity addr_decode_combi [addr_decode_combi_default]
Compiling architecture behavioral of entity m030_bus_state_decoder [m030_bus_state_decoder_default]
Compiling architecture behavioral of entity top_top_sch_tb2
Time Resolution for simulation is 1ps.
Compiled 14 VHDL Units
Compiled 27 Verilog Units
Built simulation executable /home/mike/devel/embedded/m68k/m68030-bbb/xc95108-glue/top_top_sch_tb2_isim_beh.exe
Fuse Memory Usage: 1207944 KB
Fuse CPU Usage: 860 ms
GCC CPU Usage: 880 ms
