<!DOCTYPE html><html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>H L Spoorthy | Portfolio</title>
    <style>
        body {
            font-family: Arial, sans-serif;
            background-color: #f4f4f4;
            margin: 0;
            padding: 0;
            color: #333;
        }
        .container {
            max-width: 1000px;
            margin: auto;
            padding: 20px;
            background-color: #fff;
            box-shadow: 0 0 10px rgba(0, 0, 0, 0.1);
        }
        .header {
            text-align: center;
            padding-bottom: 20px;
        }
        .header img {
            width: 180px;
            border-radius: 10px;
        }
        h1 {
            margin-top: 10px;
            font-size: 28px;
        }
        h2 {
            border-bottom: 2px solid #ccc;
            padding-bottom: 5px;
        }
        .section {
            margin-bottom: 20px;
        }
        ul {
            padding-left: 20px;
        }
        a {
            color: #0073e6;
            text-decoration: none;
        }
        a:hover {
            text-decoration: underline;
        }
    </style>
</head>
<body>
    <div class="container">
        <div class="header">
            <img src="file-8FFpEGniTChxKr5gDyvPKQ" alt="H L Spoorthy">
            <h1>H L Spoorthy</h1>
            <p>Python Full Stack Developer | VLSI Enthusiast</p>
        </div><div class="section">
        <h2>About Me</h2>
        <p>I am a dedicated Python Full Stack Developer with a strong interest in VLSI Design and Verification Engineering. I have hands-on experience in both software development and digital design, with a solid foundation in Digital Electronics, Verilog, and basic System Verilog. My interest also extends to ASIC flow, Synthesis, and Physical Design.</p>
    </div>

    <div class="section">
        <h2>Internships</h2>
        <ul>
            <li><strong>Vivartan Technology</strong> - ASIC Design Intern
                <br>Worked on RTL to GDSII flow, using Cadence tools to gain practical understanding and skills in ASIC design.
            </li>
            <li><strong>Palle Technologies</strong> - Python Full Stack Developer Intern
                <br>Learned and implemented projects using Python, MySQL, Django, HTML5, CSS3, and JavaScript.
            </li>
        </ul>
    </div>

    <div class="section">
        <h2>Project</h2>
        <p><strong>Design and Implementation of AES Encryption and Decryption for 45nm Technology</strong></p>
        <p>This project involved developing a secure AES algorithm in Verilog and implementing it for 45nm technology using industry-standard tools, with emphasis on optimizing area, timing, and power.</p>
    </div>

    <div class="section">
        <h2>Education</h2>
        <p>BGS Institute of Technology</p>
    </div>

    <div class="section">
        <h2>Certifications</h2>
        <ul>
            <li>ASIC Design Intern at Vivartan Technology</li>
        </ul>
    </div>

    <div class="section">
        <h2>Contact</h2>
        <p>Email: <a href="mailto:hlspoorthy@gmail.com">hlspoorthy@gmail.com</a></p>
        <p>LinkedIn: <a href="https://www.linkedin.com/in/spoorthylokraj" target="_blank">spoorthylokraj</a></p>
        <p>GitHub: <a href="https://github.com/Spoorthylokraj/H-L-Spoorthy.git" target="_blank">H-L-Spoorthy</a></p>
    </div>
</div>

</body>
</html>
