Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne11.ecn.purdue.edu, pid 6488
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/blackscholes/butter_donut_x_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec blackscholes -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/blackscholes --router_map_file configs/topologies/paper_solutions/butter_donut_x_noci.map --flat_vn_map_file configs/topologies/vn_maps/butter_donut_x_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/butter_donut_x_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 2.7GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f19d1630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f19d86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f19e06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f19eb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f19f36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f197d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f19856a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f198f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f19986a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f19a06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f19aa6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f19b26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f193c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f19446a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f194e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f19566a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f19616a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f19696a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f19726a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f18fb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f19036a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f190d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f19166a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f19206a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f19296a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f19326a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f18bb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f18c46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f18ce6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f18d76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f18e06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f18e86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f18f26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f187a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f18836a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f188c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f18966a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f189f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f18a86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f18b16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f183b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f18446a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f184d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f18556a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f185e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f18676a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f18706a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f18796a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f18026a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f180b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f18156a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f181f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f18286a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f18326a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f17ba6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f17c36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f17cc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f17d56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f17de6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f17e66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f17f06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f17f86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f17826a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43f178a6a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f1796390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f1796dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f179e860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f17a72e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f17a7d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f17ae7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f17b8240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f17b8c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f1742710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f174b198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f174bbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f1751668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f175c0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f175cb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f17645c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f176e048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f176ea90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f1777518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f1777f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f17019e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f1708470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f1708eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f1711940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f171b3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f171be10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f1723898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f172d320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f172dd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f17367f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f16bf278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f16bfcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f16c7748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f16d11d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f16d1c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f16da6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f16e3128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f16e3b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f16ec5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f16f4080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f16f4ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f167d550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f167df98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f1689a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f16914a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f1691ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f1699978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f16a2400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f16a2e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f16ac8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f16b4358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f16b4da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f163c828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f16452b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f1645cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f164f780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f1658208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f1658c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f16606d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f2719080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f2719b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f16705c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f15fa048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f15faa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43f1603518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f1603e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f160a0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f160a2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f160a518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f160a748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f160a978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f160aba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f160add8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f1617048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f1617278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f16174a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f16176d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f1617908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f1617b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f1617d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43f1617f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f43f15c9eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f43f15d2518>]
others(0)=[]
ingesting configs/topologies/nr_list/butter_donut_x_noci_naive.nrl
ingesting configs/topologies/vn_maps/butter_donut_x_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/butter_donut_x_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: rounding error > tolerance
    370.370370 rounded to 370
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51406177649500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'fwait' unimplemented
Exiting @ tick 51476018197000 because a thread reached the max instruction count
