 
****************************************
Report : qor
Design : vsdbabysoc
Version: T-2022.03-SP5-1
Date   : Wed Sep 27 15:21:14 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          2.38
  Critical Path Slack:          -1.63
  Critical Path Clk Period:      1.00
  Total Negative Slack:      -1690.04
  No. of Violating Paths:     1121.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         12
  Leaf Cell Count:               7779
  Buf/Inv Cell Count:            1800
  Buf Cell Count:                  62
  Inv Cell Count:                1738
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      6587
  Sequential Cell Count:         1192
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    33960.069745
  Noncombinational Area: 24805.039433
  Buf/Inv Area:           7051.762997
  Total Buffer Area:           369.10
  Total Inverter Area:        6682.66
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             58765.109178
  Design Area:           58765.109178


  Design Rules
  -----------------------------------
  Total Number of Nets:          7793
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ssirlab03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                 28.52
  Mapping Optimization:               79.06
  -----------------------------------------
  Overall Compile Time:              127.21
  Overall Compile Wall Clock Time:   129.71

  --------------------------------------------------------------------

  Design  WNS: 1.63  TNS: 1690.04  Number of Violating Paths: 1121


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
