set_max_delay 30 -from clk1 -rise_through * -fall_through ff1 -rise_to port* -fall_to clk1 -ignore_clock_latency -reset_path
