m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vAluUnit
Z0 !s110 1642501957
!i10b 1
!s100 M[M8^1f[Koj8hVjzW2G:=2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IlUOM2Lz2l45iD^FbbO?4N3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/W24876/Desktop/modelsim_project/Lab4
w1642501140
8C:/Users/W24876/Desktop/modelsim_project/Lab4/template/AluUnit.v
FC:/Users/W24876/Desktop/modelsim_project/Lab4/template/AluUnit.v
!i122 105
L0 1 156
Z4 OV;L;2020.1;71
r1
!s85 0
31
!s108 1642501956.000000
!s107 C:/Users/W24876/Desktop/modelsim_project/Lab4/template/AluUnit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24876/Desktop/modelsim_project/Lab4/template/AluUnit.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
n@alu@unit
vBranchComp
R0
!i10b 1
!s100 Vn:2P6W0f`L3aJe8SaKIL3
R1
Ii1mA;61i5kedLTRYNJ=n63
R2
R3
Z7 w1641981423
8C:/Users/W24876/Desktop/modelsim_project/Lab4/template/BranchComp.v
FC:/Users/W24876/Desktop/modelsim_project/Lab4/template/BranchComp.v
!i122 106
L0 1 50
R4
r1
!s85 0
31
Z8 !s108 1642501957.000000
!s107 C:/Users/W24876/Desktop/modelsim_project/Lab4/template/BranchComp.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24876/Desktop/modelsim_project/Lab4/template/BranchComp.v|
!i113 1
R5
R6
n@branch@comp
vControlUnit
Z9 !s110 1642501958
!i10b 1
!s100 YB3h32GZgJR6EPTWZ1VZB2
R1
IlLmM0=?lWC3kd;_aUj69n2
R2
R3
w1642501635
8C:/Users/W24876/Desktop/modelsim_project/Lab4/template/ControlUnit.v
FC:/Users/W24876/Desktop/modelsim_project/Lab4/template/ControlUnit.v
!i122 107
L0 1 395
R4
r1
!s85 0
31
R8
!s107 C:/Users/W24876/Desktop/modelsim_project/Lab4/template/ControlUnit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24876/Desktop/modelsim_project/Lab4/template/ControlUnit.v|
!i113 1
R5
R6
n@control@unit
vImmGen
R9
!i10b 1
!s100 1PH^7aYD0f89CR@:g1S_g1
R1
ImoBOMCce214S[Reda;^3Y3
R2
R3
R7
8C:/Users/W24876/Desktop/modelsim_project/Lab4/template/ImmGen.v
FC:/Users/W24876/Desktop/modelsim_project/Lab4/template/ImmGen.v
!i122 108
L0 1 77
R4
r1
!s85 0
31
!s108 1642501958.000000
!s107 C:/Users/W24876/Desktop/modelsim_project/Lab4/template/ImmGen.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24876/Desktop/modelsim_project/Lab4/template/ImmGen.v|
!i113 1
R5
R6
n@imm@gen
vMicroCode
Z10 !s110 1642501959
!i10b 1
!s100 d8o6`gHGL:7eTmEON7kXT0
R1
IeVC0zRb[JbgZ`o@Ga2?eH2
R2
R3
w1642501279
8C:/Users/W24876/Desktop/modelsim_project/Lab4/template/MicroCode.v
FC:/Users/W24876/Desktop/modelsim_project/Lab4/template/MicroCode.v
!i122 110
L0 1 194
R4
r1
!s85 0
31
Z11 !s108 1642501959.000000
!s107 C:/Users/W24876/Desktop/modelsim_project/Lab4/template/MicroCode.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24876/Desktop/modelsim_project/Lab4/template/MicroCode.v|
!i113 1
R5
R6
n@micro@code
vREG_FILE
!s110 1642501960
!i10b 1
!s100 F?Ro0Z1WNb]1ai4=eCG8f3
R1
ICg4fRCWDlmD]mg6adkiNX1
R2
R3
Z12 w1641819713
8C:/Users/W24876/Desktop/modelsim_project/Lab4/template/REG_FILE.v
FC:/Users/W24876/Desktop/modelsim_project/Lab4/template/REG_FILE.v
!i122 111
L0 1 72
R4
r1
!s85 0
31
Z13 !s108 1642501960.000000
!s107 C:/Users/W24876/Desktop/modelsim_project/Lab4/template/REG_FILE.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24876/Desktop/modelsim_project/Lab4/template/REG_FILE.v|
!i113 1
R5
R6
n@r@e@g_@f@i@l@e
vRISCV_CLKRST
Z14 !s110 1642501961
!i10b 1
!s100 Kl1ojc8dfbzn6Bk>K`H?Z0
R1
IXzHz]DHk[TYaW4;Y00a=E2
R2
R3
R12
8C:/Users/W24876/Desktop/modelsim_project/Lab4/template/RISCV_CLKRST.v
FC:/Users/W24876/Desktop/modelsim_project/Lab4/template/RISCV_CLKRST.v
!i122 112
L0 3 21
R4
r1
!s85 0
31
R13
!s107 C:/Users/W24876/Desktop/modelsim_project/Lab4/template/RISCV_CLKRST.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24876/Desktop/modelsim_project/Lab4/template/RISCV_CLKRST.v|
!i113 1
R5
R6
n@r@i@s@c@v_@c@l@k@r@s@t
vRISCV_TOP
R14
!i10b 1
!s100 C]F0G?EC?^I2Dm`>Bc?OV2
R1
IgLdcmgUJdS6M:OnMU0k[[2
R2
R3
w1642501522
8C:/Users/W24876/Desktop/modelsim_project/Lab4/template/RISCV_TOP.v
FC:/Users/W24876/Desktop/modelsim_project/Lab4/template/RISCV_TOP.v
!i122 113
L0 1 239
R4
r1
!s85 0
31
!s108 1642501961.000000
!s107 C:/Users/W24876/Desktop/modelsim_project/Lab4/template/RISCV_TOP.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24876/Desktop/modelsim_project/Lab4/template/RISCV_TOP.v|
!i113 1
R5
R6
n@r@i@s@c@v_@t@o@p
vSP_SRAM
R10
!i10b 1
!s100 oZfzSBjZHcGHT>G?0i0];0
R1
IkiAKdeQbMSg2b=jedHRVR3
R2
R3
R12
8C:/Users/W24876/Desktop/modelsim_project/Lab4/template/Mem_Model.v
FC:/Users/W24876/Desktop/modelsim_project/Lab4/template/Mem_Model.v
!i122 109
L0 2 42
R4
r1
!s85 0
31
R11
!s107 C:/Users/W24876/Desktop/modelsim_project/Lab4/template/Mem_Model.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24876/Desktop/modelsim_project/Lab4/template/Mem_Model.v|
!i113 1
R5
R6
n@s@p_@s@r@a@m
vTB_RISCV
!s110 1642501963
!i10b 1
!s100 lXGIbYgNDk]Zg@D0[iKLE1
R1
IV5ezoUe?mU9U>CFkK^[5B0
R2
R3
w1642501862
8C:/Users/W24876/Desktop/modelsim_project/Lab4/testbench/TB_RISCV_sort.v
FC:/Users/W24876/Desktop/modelsim_project/Lab4/testbench/TB_RISCV_sort.v
!i122 116
L0 5 193
R4
r1
!s85 0
31
!s108 1642501963.000000
!s107 C:/Users/W24876/Desktop/modelsim_project/Lab4/testbench/TB_RISCV_sort.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/W24876/Desktop/modelsim_project/Lab4/testbench/TB_RISCV_sort.v|
!i113 1
R5
R6
n@t@b_@r@i@s@c@v
