{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747845961632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747845961632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 19:46:01 2025 " "Processing started: Wed May 21 19:46:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747845961632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845961632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845961632 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747845961794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fpga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fpga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_top " "Found entity 1: fpga_top" {  } { { "src/fpga_top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/fpga_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845968335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/system_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/system_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_top " "Found entity 1: system_top" {  } { { "src/system_top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/system_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845968336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968336 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/mux4.v " "Can't analyze file -- file src/mux4.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1747845968337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "src/dmem.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/dmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845968337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file src/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "src/regfile.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845968338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968338 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(35) " "Verilog HDL warning at mem_xbar.v(35): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968338 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(36) " "Verilog HDL warning at mem_xbar.v(36): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968338 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(37) " "Verilog HDL warning at mem_xbar.v(37): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968338 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(50) " "Verilog HDL warning at mem_xbar.v(50): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968338 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(51) " "Verilog HDL warning at mem_xbar.v(51): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968338 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(52) " "Verilog HDL warning at mem_xbar.v(52): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968338 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(62) " "Verilog HDL warning at mem_xbar.v(62): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968338 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(65) " "Verilog HDL warning at mem_xbar.v(65): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968338 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(66) " "Verilog HDL warning at mem_xbar.v(66): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968338 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(67) " "Verilog HDL warning at mem_xbar.v(67): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968338 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(70) " "Verilog HDL warning at mem_xbar.v(70): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968338 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(71) " "Verilog HDL warning at mem_xbar.v(71): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 71 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968338 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(72) " "Verilog HDL warning at mem_xbar.v(72): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mem_xbar.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mem_xbar.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_xbar " "Found entity 1: mem_xbar" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845968338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/imem.v 1 1 " "Found 1 design units, including 1 entities, in source file src/imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "src/imem.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/imem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845968339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cpu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cpu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_top " "Found entity 1: cpu_top" {  } { { "src/cpu_top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/cpu_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845968340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/core.v 1 1 " "Found 1 design units, including 1 entities, in source file src/core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "src/core.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/core.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845968341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968341 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(1) " "Verilog HDL warning at instr.vh(1): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 1 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968342 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(2) " "Verilog HDL warning at instr.vh(2): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 2 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968342 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(4) " "Verilog HDL warning at instr.vh(4): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 4 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968342 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(5) " "Verilog HDL warning at instr.vh(5): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 5 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968342 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(7) " "Verilog HDL warning at instr.vh(7): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968342 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(8) " "Verilog HDL warning at instr.vh(8): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 8 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968342 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(9) " "Verilog HDL warning at instr.vh(9): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968342 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(10) " "Verilog HDL warning at instr.vh(10): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968342 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(11) " "Verilog HDL warning at instr.vh(11): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968342 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(12) " "Verilog HDL warning at instr.vh(12): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968342 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(14) " "Verilog HDL warning at instr.vh(14): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968342 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(15) " "Verilog HDL warning at instr.vh(15): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(16) " "Verilog HDL warning at instr.vh(16): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(17) " "Verilog HDL warning at instr.vh(17): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(18) " "Verilog HDL warning at instr.vh(18): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(20) " "Verilog HDL warning at instr.vh(20): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(21) " "Verilog HDL warning at instr.vh(21): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(22) " "Verilog HDL warning at instr.vh(22): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(24) " "Verilog HDL warning at instr.vh(24): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(25) " "Verilog HDL warning at instr.vh(25): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(26) " "Verilog HDL warning at instr.vh(26): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(27) " "Verilog HDL warning at instr.vh(27): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(28) " "Verilog HDL warning at instr.vh(28): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(29) " "Verilog HDL warning at instr.vh(29): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(30) " "Verilog HDL warning at instr.vh(30): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(31) " "Verilog HDL warning at instr.vh(31): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(32) " "Verilog HDL warning at instr.vh(32): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(34) " "Verilog HDL warning at instr.vh(34): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968344 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(35) " "Verilog HDL warning at instr.vh(35): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968344 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(36) " "Verilog HDL warning at instr.vh(36): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968344 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(37) " "Verilog HDL warning at instr.vh(37): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968344 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(38) " "Verilog HDL warning at instr.vh(38): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968344 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(39) " "Verilog HDL warning at instr.vh(39): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968344 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(40) " "Verilog HDL warning at instr.vh(40): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968344 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(41) " "Verilog HDL warning at instr.vh(41): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968344 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(42) " "Verilog HDL warning at instr.vh(42): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968344 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(43) " "Verilog HDL warning at instr.vh(43): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845968344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968344 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cmp.v(19) " "Verilog HDL warning at cmp.v(19): extended using \"x\" or \"z\"" {  } { { "src/cmp.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/cmp.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmp.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "src/cmp.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/cmp.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845968345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968345 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(23) " "Verilog HDL warning at alu.v(23): extended using \"x\" or \"z\"" {  } { { "src/alu.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/alu.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/alu.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845968346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968346 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu.v(31) " "Verilog HDL warning at lsu.v(31): extended using \"x\" or \"z\"" {  } { { "src/lsu.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/lsu.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lsu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "src/lsu.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/lsu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845968346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "src/hex_display.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/hex_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845968347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968347 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mmio_xbar.v(13) " "Verilog HDL warning at mmio_xbar.v(13): extended using \"x\" or \"z\"" {  } { { "src/mmio_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mmio_xbar.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968347 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mmio_xbar.v(22) " "Verilog HDL warning at mmio_xbar.v(22): extended using \"x\" or \"z\"" {  } { { "src/mmio_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mmio_xbar.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747845968347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mmio_xbar.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mmio_xbar.v" { { "Info" "ISGN_ENTITY_NAME" "1 mmio_xbar " "Found entity 1: mmio_xbar" {  } { { "src/mmio_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mmio_xbar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845968348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ctrl_74hc595.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ctrl_74hc595.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_74hc595 " "Found entity 1: ctrl_74hc595" {  } { { "src/ctrl_74hc595.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/ctrl_74hc595.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845968348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera/ram1rw32x256.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera/ram1rw32x256.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram1rw32x256 " "Found entity 1: ram1rw32x256" {  } { { "src/altera/ram1rw32x256.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/altera/ram1rw32x256.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845968349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera/imem1r32x256.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera/imem1r32x256.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem1r32x256 " "Found entity 1: imem1r32x256" {  } { { "src/altera/imem1r32x256.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/altera/imem1r32x256.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845968349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_top " "Elaborating entity \"fpga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747845968392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_top system_top:system_top " "Elaborating entity \"system_top\" for hierarchy \"system_top:system_top\"" {  } { { "src/fpga_top.v" "system_top" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/fpga_top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845968393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_top system_top:system_top\|cpu_top:cpu_top " "Elaborating entity \"cpu_top\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\"" {  } { { "src/system_top.v" "cpu_top" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/system_top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845968394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem system_top:system_top\|cpu_top:cpu_top\|imem:imem " "Elaborating entity \"imem\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|imem:imem\"" {  } { { "src/cpu_top.v" "imem" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/cpu_top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845968395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem1r32x256 system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256 " "Elaborating entity \"imem1r32x256\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\"" {  } { { "src/imem.v" "imem1r32x256" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/imem.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845968401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\"" {  } { { "src/altera/imem1r32x256.v" "altsyncram_component" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/altera/imem1r32x256.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845968432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\"" {  } { { "src/altera/imem1r32x256.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/altera/imem1r32x256.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845968433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component " "Instantiated megafunction \"system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file samples/fib_fpga.mif " "Parameter \"init_file\" = \"samples/fib_fpga.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968433 ""}  } { { "src/altera/imem1r32x256.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/altera/imem1r32x256.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747845968433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9mc1 " "Found entity 1: altsyncram_9mc1" {  } { { "db/altsyncram_9mc1.tdf" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_9mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845968469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9mc1 system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated " "Elaborating entity \"altsyncram_9mc1\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|imem:imem\|imem1r32x256:imem1r32x256\|altsyncram:altsyncram_component\|altsyncram_9mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ilya/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845968470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem system_top:system_top\|cpu_top:cpu_top\|dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|dmem:dmem\"" {  } { { "src/cpu_top.v" "dmem" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/cpu_top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845968497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram1rw32x256 system_top:system_top\|cpu_top:cpu_top\|dmem:dmem\|ram1rw32x256:ram1rw32x256 " "Elaborating entity \"ram1rw32x256\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|dmem:dmem\|ram1rw32x256:ram1rw32x256\"" {  } { { "src/dmem.v" "ram1rw32x256" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/dmem.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845968506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_top:system_top\|cpu_top:cpu_top\|dmem:dmem\|ram1rw32x256:ram1rw32x256\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|dmem:dmem\|ram1rw32x256:ram1rw32x256\|altsyncram:altsyncram_component\"" {  } { { "src/altera/ram1rw32x256.v" "altsyncram_component" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/altera/ram1rw32x256.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845968531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_top:system_top\|cpu_top:cpu_top\|dmem:dmem\|ram1rw32x256:ram1rw32x256\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system_top:system_top\|cpu_top:cpu_top\|dmem:dmem\|ram1rw32x256:ram1rw32x256\|altsyncram:altsyncram_component\"" {  } { { "src/altera/ram1rw32x256.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/altera/ram1rw32x256.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845968538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_top:system_top\|cpu_top:cpu_top\|dmem:dmem\|ram1rw32x256:ram1rw32x256\|altsyncram:altsyncram_component " "Instantiated megafunction \"system_top:system_top\|cpu_top:cpu_top\|dmem:dmem\|ram1rw32x256:ram1rw32x256\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747845968538 ""}  } { { "src/altera/ram1rw32x256.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/altera/ram1rw32x256.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747845968538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_01j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_01j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_01j1 " "Found entity 1: altsyncram_01j1" {  } { { "db/altsyncram_01j1.tdf" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_01j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747845968574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_01j1 system_top:system_top\|cpu_top:cpu_top\|dmem:dmem\|ram1rw32x256:ram1rw32x256\|altsyncram:altsyncram_component\|altsyncram_01j1:auto_generated " "Elaborating entity \"altsyncram_01j1\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|dmem:dmem\|ram1rw32x256:ram1rw32x256\|altsyncram:altsyncram_component\|altsyncram_01j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ilya/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845968574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_xbar system_top:system_top\|cpu_top:cpu_top\|mem_xbar:mem_xbar " "Elaborating entity \"mem_xbar\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|mem_xbar:mem_xbar\"" {  } { { "src/cpu_top.v" "mem_xbar" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/cpu_top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845968586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core system_top:system_top\|cpu_top:cpu_top\|core:core " "Elaborating entity \"core\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|core:core\"" {  } { { "src/cpu_top.v" "core" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/cpu_top.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845968603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu system_top:system_top\|cpu_top:cpu_top\|core:core\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|core:core\|alu:alu\"" {  } { { "src/core.v" "alu" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/core.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845968617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp system_top:system_top\|cpu_top:cpu_top\|core:core\|cmp:cmp " "Elaborating entity \"cmp\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|core:core\|cmp:cmp\"" {  } { { "src/core.v" "cmp" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/core.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845968624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cmp.v(19) " "Verilog HDL assignment warning at cmp.v(19): truncated value with size 32 to match size of target (1)" {  } { { "src/cmp.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/cmp.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747845968624 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|cmp:cmp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile system_top:system_top\|cpu_top:cpu_top\|core:core\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|core:core\|regfile:regfile\"" {  } { { "src/core.v" "regfile" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/core.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845968627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu system_top:system_top\|cpu_top:cpu_top\|core:core\|lsu:lsu " "Elaborating entity \"lsu\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|core:core\|lsu:lsu\"" {  } { { "src/core.v" "lsu" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/core.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845968632 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 lsu.v(27) " "Verilog HDL assignment warning at lsu.v(27): truncated value with size 40 to match size of target (32)" {  } { { "src/lsu.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/lsu.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747845968632 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|lsu:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 lsu.v(30) " "Verilog HDL assignment warning at lsu.v(30): truncated value with size 40 to match size of target (32)" {  } { { "src/lsu.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/lsu.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747845968632 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|lsu:lsu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control " "Elaborating entity \"control\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\"" {  } { { "src/core.v" "control" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/core.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845968636 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 control.v(28) " "Verilog HDL assignment warning at control.v(28): truncated value with size 7 to match size of target (5)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747845968637 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "instr.vh(32) " "Verilog HDL Case Statement warning at instr.vh(32): case item expression never matches the case expression" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 32 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1747845968638 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "instr.vh(35) " "Verilog HDL Case Statement warning at instr.vh(35): case item expression never matches the case expression" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 35 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1747845968638 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "instr.vh(41) " "Verilog HDL Case Statement warning at instr.vh(41): case item expression never matches the case expression" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 41 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1747845968638 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_aluop control.v(32) " "Verilog HDL Always Construct warning at control.v(32): inferring latch(es) for variable \"o_aluop\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747845968639 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_alusel1 control.v(32) " "Verilog HDL Always Construct warning at control.v(32): inferring latch(es) for variable \"o_alusel1\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747845968639 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_alusel2 control.v(32) " "Verilog HDL Always Construct warning at control.v(32): inferring latch(es) for variable \"o_alusel2\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747845968639 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_cmpop control.v(32) " "Verilog HDL Always Construct warning at control.v(32): inferring latch(es) for variable \"o_cmpop\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747845968639 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_branch control.v(32) " "Verilog HDL Always Construct warning at control.v(32): inferring latch(es) for variable \"o_branch\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747845968639 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_jump control.v(32) " "Verilog HDL Always Construct warning at control.v(32): inferring latch(es) for variable \"o_jump\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747845968640 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_wb_sel control.v(32) " "Verilog HDL Always Construct warning at control.v(32): inferring latch(es) for variable \"o_wb_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747845968640 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_wb_en control.v(32) " "Verilog HDL Always Construct warning at control.v(32): inferring latch(es) for variable \"o_wb_en\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747845968640 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_load control.v(32) " "Verilog HDL Always Construct warning at control.v(32): inferring latch(es) for variable \"o_load\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747845968640 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_store control.v(32) " "Verilog HDL Always Construct warning at control.v(32): inferring latch(es) for variable \"o_store\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747845968640 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_lsu_op control.v(32) " "Verilog HDL Always Construct warning at control.v(32): inferring latch(es) for variable \"o_lsu_op\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747845968640 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_lsu_op\[0\] control.v(32) " "Inferred latch for \"o_lsu_op\[0\]\" at control.v(32)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968641 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_lsu_op\[1\] control.v(32) " "Inferred latch for \"o_lsu_op\[1\]\" at control.v(32)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968641 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_lsu_op\[2\] control.v(32) " "Inferred latch for \"o_lsu_op\[2\]\" at control.v(32)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968641 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_store control.v(32) " "Inferred latch for \"o_store\" at control.v(32)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968641 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_load control.v(32) " "Inferred latch for \"o_load\" at control.v(32)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968641 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_wb_en control.v(32) " "Inferred latch for \"o_wb_en\" at control.v(32)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968641 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_wb_sel\[0\] control.v(32) " "Inferred latch for \"o_wb_sel\[0\]\" at control.v(32)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968641 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_wb_sel\[1\] control.v(32) " "Inferred latch for \"o_wb_sel\[1\]\" at control.v(32)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968641 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_jump control.v(32) " "Inferred latch for \"o_jump\" at control.v(32)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968641 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_branch control.v(32) " "Inferred latch for \"o_branch\" at control.v(32)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968641 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_cmpop\[0\] control.v(32) " "Inferred latch for \"o_cmpop\[0\]\" at control.v(32)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968641 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_cmpop\[1\] control.v(32) " "Inferred latch for \"o_cmpop\[1\]\" at control.v(32)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968641 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_cmpop\[2\] control.v(32) " "Inferred latch for \"o_cmpop\[2\]\" at control.v(32)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968641 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_alusel2\[0\] control.v(32) " "Inferred latch for \"o_alusel2\[0\]\" at control.v(32)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968641 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_alusel2\[1\] control.v(32) " "Inferred latch for \"o_alusel2\[1\]\" at control.v(32)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968641 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_alusel1\[0\] control.v(32) " "Inferred latch for \"o_alusel1\[0\]\" at control.v(32)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968642 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_alusel1\[1\] control.v(32) " "Inferred latch for \"o_alusel1\[1\]\" at control.v(32)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968642 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_aluop\[0\] control.v(32) " "Inferred latch for \"o_aluop\[0\]\" at control.v(32)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968642 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_aluop\[1\] control.v(32) " "Inferred latch for \"o_aluop\[1\]\" at control.v(32)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968642 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_aluop\[2\] control.v(32) " "Inferred latch for \"o_aluop\[2\]\" at control.v(32)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968642 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_aluop\[3\] control.v(32) " "Inferred latch for \"o_aluop\[3\]\" at control.v(32)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845968642 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmio_xbar system_top:system_top\|mmio_xbar:mmio_xbar " "Elaborating entity \"mmio_xbar\" for hierarchy \"system_top:system_top\|mmio_xbar:mmio_xbar\"" {  } { { "src/system_top.v" "mmio_xbar" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/system_top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845968648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display system_top:system_top\|hex_display:hex_display " "Elaborating entity \"hex_display\" for hierarchy \"system_top:system_top\|hex_display:hex_display\"" {  } { { "src/system_top.v" "hex_display" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/system_top.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845968650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_74hc595 system_top:system_top\|ctrl_74hc595:ctrl_74hc595 " "Elaborating entity \"ctrl_74hc595\" for hierarchy \"system_top:system_top\|ctrl_74hc595:ctrl_74hc595\"" {  } { { "src/system_top.v" "ctrl_74hc595" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/system_top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845968655 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system_top:system_top\|cpu_top:cpu_top\|core:core\|regfile:regfile\|r " "RAM logic \"system_top:system_top\|cpu_top:cpu_top\|core:core\|regfile:regfile\|r\" is uninferred due to asynchronous read logic" {  } { { "src/regfile.v" "r" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/regfile.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747845969021 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1747845969021 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1747845969982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_lsu_op\[1\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_lsu_op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor12 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor12" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747845970009 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747845970009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_alusel1\[0\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_alusel1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor3 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor3" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747845970009 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747845970009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_alusel1\[1\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_alusel1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor2" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747845970009 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747845970009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_alusel2\[0\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_alusel2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor15 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor15" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747845970009 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747845970009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_alusel2\[1\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_alusel2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor3 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor3" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747845970009 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747845970009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_aluop\[1\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_aluop\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor19 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor19" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747845970009 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747845970009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_aluop\[2\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_aluop\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor20 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor20" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747845970009 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747845970009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_aluop\[0\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_aluop\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor19 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor19" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747845970009 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747845970009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_aluop\[3\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_aluop\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor22 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor22" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747845970009 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747845970009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_lsu_op\[0\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_lsu_op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor11 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor11" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747845970009 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747845970009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_wb_sel\[0\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_wb_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor1 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor1" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747845970010 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747845970010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_wb_sel\[1\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_wb_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor2" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747845970010 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747845970010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_lsu_op\[2\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_lsu_op\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor14 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor14" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747845970010 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747845970010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_wb_en " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_wb_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor4 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor4" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747845970010 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747845970010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_branch " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor4 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor4" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747845970010 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747845970010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_cmpop\[0\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_cmpop\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor5 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor5" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747845970010 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747845970010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_cmpop\[1\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_cmpop\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor6 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor6" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747845970010 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747845970010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_cmpop\[2\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_cmpop\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor8 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor8" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747845970010 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747845970010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_jump " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_jump has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor2" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747845970010 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747845970010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_load " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_load has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor10 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor10" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747845970010 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747845970010 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747845972611 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/output/fpga.map.smsg " "Generated suppressed messages file /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/output/fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845976668 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747845976854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747845976854 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3768 " "Implemented 3768 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747845977076 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747845977076 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3698 " "Implemented 3698 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747845977076 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1747845977076 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747845977076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747845977087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 21 19:46:17 2025 " "Processing ended: Wed May 21 19:46:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747845977087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747845977087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747845977087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747845977087 ""}
