{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556281905465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556281905466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 14:31:45 2019 " "Processing started: Fri Apr 26 14:31:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556281905466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1556281905466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc_system_sph -c soc_system_sph --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc_system_sph -c soc_system_sph --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1556281905466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1556281910416 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1556281910416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/soc_system_sph.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/soc_system_sph.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sph " "Found entity 1: soc_system_sph" {  } { { "soc_system_sph/synthesis/soc_system_sph.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/soc_system_sph.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system_sph/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system_sph/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/soc_system_sph_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sph_irq_mapper " "Found entity 1: soc_system_sph_irq_mapper" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_irq_mapper.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sph_mm_interconnect_0 " "Found entity 1: soc_system_sph_mm_interconnect_0" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sph_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_sph_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sph_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_sph_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sph_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_sph_mm_interconnect_0_rsp_mux" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_sph/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920077 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sph_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_sph_mm_interconnect_0_rsp_demux" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sph_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_sph_mm_interconnect_0_cmd_mux" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sph_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_sph_mm_interconnect_0_cmd_demux" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920086 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920086 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920086 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920086 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1556281920092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system_sph/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system_sph/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1556281920095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system_sph/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system_sph/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system_sph/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system_sph/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_sph/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920102 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system_sph/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_sph_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_sph_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router_002.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1556281920105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_sph_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_sph_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router_002.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1556281920105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sph_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_sph_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router_002.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920105 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_sph_mm_interconnect_0_router_002 " "Found entity 2: soc_system_sph_mm_interconnect_0_router_002" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router_002.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_sph_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_sph_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1556281920106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_sph_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_sph_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1556281920106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sph_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_sph_mm_interconnect_0_router_default_decode" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920106 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_sph_mm_interconnect_0_router " "Found entity 2: soc_system_sph_mm_interconnect_0_router" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/soc_system_sph_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sph_pio_0 " "Found entity 1: soc_system_sph_pio_0" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_pio_0.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/soc_system_sph_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sph_led_pio " "Found entity 1: soc_system_sph_led_pio" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_led_pio.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/soc_system_sph_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sph_hps_0 " "Found entity 1: soc_system_sph_hps_0" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_hps_0.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sph_hps_0_hps_io " "Found entity 1: soc_system_sph_hps_0_hps_io" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_hps_io.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system_sph/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system_sph/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system_sph/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system_sph/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sph_hps_0_hps_io_border " "Found entity 1: soc_system_sph_hps_0_hps_io_border" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_hps_io_border.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sph_hps_0_fpga_interfaces " "Found entity 1: soc_system_sph_hps_0_fpga_interfaces" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_fpga_interfaces.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/soc_system_sph_add_one.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/soc_system_sph_add_one.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sph_add_one " "Found entity 1: soc_system_sph_add_one" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_add_one.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_add_one.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file soc_system_sph/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (soc_system_sph) " "Found design unit 1: dspba_library_package (soc_system_sph)" {  } { { "soc_system_sph/synthesis/submodules/dspba_library_package.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file soc_system_sph/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "soc_system_sph/synthesis/submodules/dspba_library.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920563 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "soc_system_sph/synthesis/submodules/dspba_library.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920563 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "soc_system_sph/synthesis/submodules/dspba_library.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920563 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "soc_system_sph/synthesis/submodules/dspba_library.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920563 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "soc_system_sph/synthesis/submodules/dspba_library.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920563 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "soc_system_sph/synthesis/submodules/dspba_library.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/acl_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_data_fifo " "Found entity 1: acl_data_fifo" {  } { { "soc_system_sph/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_data_fifo.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/acl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo " "Found entity 1: acl_fifo" {  } { { "soc_system_sph/synthesis/submodules/acl_fifo.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_fifo.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/acl_ll_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_ll_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_fifo " "Found entity 1: acl_ll_fifo" {  } { { "soc_system_sph/synthesis/submodules/acl_ll_fifo.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_ll_fifo.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/acl_ll_ram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_ll_ram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_ram_fifo " "Found entity 1: acl_ll_ram_fifo" {  } { { "soc_system_sph/synthesis/submodules/acl_ll_ram_fifo.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_ll_ram_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/acl_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_valid_fifo_counter " "Found entity 1: acl_valid_fifo_counter" {  } { { "soc_system_sph/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_valid_fifo_counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/acl_dspba_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_dspba_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_valid_fifo_counter " "Found entity 1: acl_dspba_valid_fifo_counter" {  } { { "soc_system_sph/synthesis/submodules/acl_dspba_valid_fifo_counter.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_dspba_valid_fifo_counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/acl_staging_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_staging_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_staging_reg " "Found entity 1: acl_staging_reg" {  } { { "soc_system_sph/synthesis/submodules/acl_staging_reg.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_staging_reg.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/hld_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_sph/synthesis/submodules/hld_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo " "Found entity 1: hld_fifo" {  } { { "soc_system_sph/synthesis/submodules/hld_fifo.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hld_fifo.sv" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920572 ""} { "Info" "ISGN_ENTITY_NAME" "2 earliness_delay " "Found entity 2: earliness_delay" {  } { { "soc_system_sph/synthesis/submodules/hld_fifo.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hld_fifo.sv" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/hld_fifo_zero_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/hld_fifo_zero_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo_zero_width " "Found entity 1: hld_fifo_zero_width" {  } { { "soc_system_sph/synthesis/submodules/hld_fifo_zero_width.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hld_fifo_zero_width.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/acl_high_speed_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_sph/synthesis/submodules/acl_high_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_high_speed_fifo " "Found entity 1: acl_high_speed_fifo" {  } { { "soc_system_sph/synthesis/submodules/acl_high_speed_fifo.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_high_speed_fifo.sv" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920575 ""} { "Info" "ISGN_ENTITY_NAME" "2 scfifo_to_acl_high_speed_fifo " "Found entity 2: scfifo_to_acl_high_speed_fifo" {  } { { "soc_system_sph/synthesis/submodules/acl_high_speed_fifo.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_high_speed_fifo.sv" 1084 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/acl_low_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_low_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_low_latency_fifo " "Found entity 1: acl_low_latency_fifo" {  } { { "soc_system_sph/synthesis/submodules/acl_low_latency_fifo.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_low_latency_fifo.sv" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/acl_zero_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_zero_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_zero_latency_fifo " "Found entity 1: acl_zero_latency_fifo" {  } { { "soc_system_sph/synthesis/submodules/acl_zero_latency_fifo.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_zero_latency_fifo.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/acl_fanout_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_fanout_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fanout_pipeline " "Found entity 1: acl_fanout_pipeline" {  } { { "soc_system_sph/synthesis/submodules/acl_fanout_pipeline.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_fanout_pipeline.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/acl_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_std_synchronizer_nocut " "Found entity 1: acl_std_synchronizer_nocut" {  } { { "soc_system_sph/synthesis/submodules/acl_std_synchronizer_nocut.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_std_synchronizer_nocut.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system_sph/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_threshold " "Found entity 1: acl_tessellated_incr_decr_threshold" {  } { { "soc_system_sph/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920581 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_tessellated_incr_decr " "Found entity 2: acl_tessellated_incr_decr" {  } { { "soc_system_sph/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/acl_tessellated_incr_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_tessellated_incr_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_lookahead " "Found entity 1: acl_tessellated_incr_lookahead" {  } { { "soc_system_sph/synthesis/submodules/acl_tessellated_incr_lookahead.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_tessellated_incr_lookahead.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/acl_reset_handler.sv 3 3 " "Found 3 design units, including 3 entities, in source file soc_system_sph/synthesis/submodules/acl_reset_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_handler " "Found entity 1: acl_reset_handler" {  } { { "soc_system_sph/synthesis/submodules/acl_reset_handler.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_reset_handler.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920583 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender " "Found entity 2: acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender" {  } { { "soc_system_sph/synthesis/submodules/acl_reset_handler.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_reset_handler.sv" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920583 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_reset_pulse_extender " "Found entity 3: acl_reset_pulse_extender" {  } { { "soc_system_sph/synthesis/submodules/acl_reset_handler.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_reset_handler.sv" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/acl_lfsr.sv 3 3 " "Found 3 design units, including 3 entities, in source file soc_system_sph/synthesis/submodules/acl_lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_lfsr " "Found entity 1: acl_lfsr" {  } { { "soc_system_sph/synthesis/submodules/acl_lfsr.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_lfsr.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920590 ""} { "Info" "ISGN_ENTITY_NAME" "2 galois_lfsr " "Found entity 2: galois_lfsr" {  } { { "soc_system_sph/synthesis/submodules/acl_lfsr.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_lfsr.sv" 1622 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920590 ""} { "Info" "ISGN_ENTITY_NAME" "3 fibonacci_lfsr " "Found entity 3: fibonacci_lfsr" {  } { { "soc_system_sph/synthesis/submodules/acl_lfsr.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_lfsr.sv" 1670 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "POP_GARBAGE pop_garbage acl_pop.v(55) " "Verilog HDL Declaration information at acl_pop.v(55): object \"POP_GARBAGE\" differs only in case from object \"pop_garbage\" in the same scope" {  } { { "soc_system_sph/synthesis/submodules/acl_pop.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_pop.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1556281920591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/acl_pop.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_pop.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pop " "Found entity 1: acl_pop" {  } { { "soc_system_sph/synthesis/submodules/acl_pop.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_pop.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920591 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "acl_push.v(93) " "Verilog HDL warning at acl_push.v(93): extended using \"x\" or \"z\"" {  } { { "soc_system_sph/synthesis/submodules/acl_push.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_push.v" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1556281920592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/acl_push.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_push " "Found entity 1: acl_push" {  } { { "soc_system_sph/synthesis/submodules/acl_push.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_push.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/acl_token_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_token_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_token_fifo_counter " "Found entity 1: acl_token_fifo_counter" {  } { { "soc_system_sph/synthesis/submodules/acl_token_fifo_counter.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_token_fifo_counter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/acl_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pipeline " "Found entity 1: acl_pipeline" {  } { { "soc_system_sph/synthesis/submodules/acl_pipeline.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_pipeline.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/acl_dspba_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_dspba_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_buffer " "Found entity 1: acl_dspba_buffer" {  } { { "soc_system_sph/synthesis/submodules/acl_dspba_buffer.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_dspba_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/acl_enable_sink.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_enable_sink.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_enable_sink " "Found entity 1: acl_enable_sink" {  } { { "soc_system_sph/synthesis/submodules/acl_enable_sink.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_enable_sink.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NON_BLOCKING non_blocking st_top.v(132) " "Verilog HDL Declaration information at st_top.v(132): object \"NON_BLOCKING\" differs only in case from object \"non_blocking\" in the same scope" {  } { { "soc_system_sph/synthesis/submodules/st_top.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/st_top.v" 132 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1556281920596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INIT_VAL init_val st_top.v(131) " "Verilog HDL Declaration information at st_top.v(131): object \"INIT_VAL\" differs only in case from object \"init_val\" in the same scope" {  } { { "soc_system_sph/synthesis/submodules/st_top.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/st_top.v" 131 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1556281920596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NON_BLOCKING non_blocking st_top.v(299) " "Verilog HDL Declaration information at st_top.v(299): object \"NON_BLOCKING\" differs only in case from object \"non_blocking\" in the same scope" {  } { { "soc_system_sph/synthesis/submodules/st_top.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/st_top.v" 299 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1556281920596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/st_top.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system_sph/synthesis/submodules/st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 init_reg " "Found entity 1: init_reg" {  } { { "soc_system_sph/synthesis/submodules/st_top.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/st_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920597 ""} { "Info" "ISGN_ENTITY_NAME" "2 st_read " "Found entity 2: st_read" {  } { { "soc_system_sph/synthesis/submodules/st_top.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/st_top.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920597 ""} { "Info" "ISGN_ENTITY_NAME" "3 st_write " "Found entity 3: st_write" {  } { { "soc_system_sph/synthesis/submodules/st_top.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/st_top.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/acl_reset_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/acl_reset_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_wire " "Found entity 1: acl_reset_wire" {  } { { "soc_system_sph/synthesis/submodules/acl_reset_wire.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_reset_wire.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/add_one_function_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/add_one_function_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_one_function_wrapper-normal " "Found design unit 1: add_one_function_wrapper-normal" {  } { { "soc_system_sph/synthesis/submodules/add_one_function_wrapper.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_function_wrapper.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920598 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_one_function_wrapper " "Found entity 1: add_one_function_wrapper" {  } { { "soc_system_sph/synthesis/submodules/add_one_function_wrapper.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_function_wrapper.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/add_one_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/add_one_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_one_function-normal " "Found design unit 1: add_one_function-normal" {  } { { "soc_system_sph/synthesis/submodules/add_one_function.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_function.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920599 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_one_function " "Found entity 1: add_one_function" {  } { { "soc_system_sph/synthesis/submodules/add_one_function.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_function.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_add_one_B0_runOnce-normal " "Found design unit 1: bb_add_one_B0_runOnce-normal" {  } { { "soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920600 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_add_one_B0_runOnce " "Found entity 1: bb_add_one_B0_runOnce" {  } { { "soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/add_one_B0_runOnce_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/add_one_B0_runOnce_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_one_B0_runOnce_branch-normal " "Found design unit 1: add_one_B0_runOnce_branch-normal" {  } { { "soc_system_sph/synthesis/submodules/add_one_B0_runOnce_branch.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B0_runOnce_branch.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920600 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_one_B0_runOnce_branch " "Found entity 1: add_one_B0_runOnce_branch" {  } { { "soc_system_sph/synthesis/submodules/add_one_B0_runOnce_branch.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B0_runOnce_branch.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/add_one_B0_runOnce_merge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/add_one_B0_runOnce_merge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_one_B0_runOnce_merge-normal " "Found design unit 1: add_one_B0_runOnce_merge-normal" {  } { { "soc_system_sph/synthesis/submodules/add_one_B0_runOnce_merge.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B0_runOnce_merge.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920601 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_one_B0_runOnce_merge " "Found entity 1: add_one_B0_runOnce_merge" {  } { { "soc_system_sph/synthesis/submodules/add_one_B0_runOnce_merge.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B0_runOnce_merge.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce_stall_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce_stall_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_add_one_B0_runOnce_stall_region-normal " "Found design unit 1: bb_add_one_B0_runOnce_stall_region-normal" {  } { { "soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce_stall_region.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce_stall_region.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920602 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_add_one_B0_runOnce_stall_region " "Found entity 1: bb_add_one_B0_runOnce_stall_region" {  } { { "soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce_stall_region.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce_stall_region.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/add_one_B0_runOnce_merge_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/add_one_B0_runOnce_merge_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_one_B0_runOnce_merge_reg-normal " "Found design unit 1: add_one_B0_runOnce_merge_reg-normal" {  } { { "soc_system_sph/synthesis/submodules/add_one_B0_runOnce_merge_reg.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B0_runOnce_merge_reg.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920602 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_one_B0_runOnce_merge_reg " "Found entity 1: add_one_B0_runOnce_merge_reg" {  } { { "soc_system_sph/synthesis/submodules/add_one_B0_runOnce_merge_reg.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B0_runOnce_merge_reg.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i1_wt_limpop_add_one0-normal " "Found design unit 1: i_acl_pop_i1_wt_limpop_add_one0-normal" {  } { { "soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one0.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920603 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i1_wt_limpop_add_one0 " "Found entity 1: i_acl_pop_i1_wt_limpop_add_one0" {  } { { "soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one0.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one0.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i1_wt_limpop_add_one_reg-normal " "Found design unit 1: i_acl_pop_i1_wt_limpop_add_one_reg-normal" {  } { { "soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one_reg.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one_reg.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920604 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i1_wt_limpop_add_one_reg " "Found entity 1: i_acl_pop_i1_wt_limpop_add_one_reg" {  } { { "soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one_reg.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one_reg.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_wt_limpush_add_one2-normal " "Found design unit 1: i_acl_push_i1_wt_limpush_add_one2-normal" {  } { { "soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one2.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one2.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920604 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_wt_limpush_add_one2 " "Found entity 1: i_acl_push_i1_wt_limpush_add_one2" {  } { { "soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one2.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one2.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_wt_limpush_add_one_reg-normal " "Found design unit 1: i_acl_push_i1_wt_limpush_add_one_reg-normal" {  } { { "soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one_reg.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one_reg.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920605 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_wt_limpush_add_one_reg " "Found entity 1: i_acl_push_i1_wt_limpush_add_one_reg" {  } { { "soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one_reg.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one_reg.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/bb_add_one_B1_start.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/bb_add_one_B1_start.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_add_one_B1_start-normal " "Found design unit 1: bb_add_one_B1_start-normal" {  } { { "soc_system_sph/synthesis/submodules/bb_add_one_B1_start.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920606 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_add_one_B1_start " "Found entity 1: bb_add_one_B1_start" {  } { { "soc_system_sph/synthesis/submodules/bb_add_one_B1_start.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/add_one_B1_start_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/add_one_B1_start_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_one_B1_start_branch-normal " "Found design unit 1: add_one_B1_start_branch-normal" {  } { { "soc_system_sph/synthesis/submodules/add_one_B1_start_branch.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B1_start_branch.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920606 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_one_B1_start_branch " "Found entity 1: add_one_B1_start_branch" {  } { { "soc_system_sph/synthesis/submodules/add_one_B1_start_branch.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B1_start_branch.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/add_one_B1_start_merge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/add_one_B1_start_merge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_one_B1_start_merge-normal " "Found design unit 1: add_one_B1_start_merge-normal" {  } { { "soc_system_sph/synthesis/submodules/add_one_B1_start_merge.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B1_start_merge.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920607 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_one_B1_start_merge " "Found entity 1: add_one_B1_start_merge" {  } { { "soc_system_sph/synthesis/submodules/add_one_B1_start_merge.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B1_start_merge.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/bb_add_one_B1_start_stall_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/bb_add_one_B1_start_stall_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_add_one_B1_start_stall_region-normal " "Found design unit 1: bb_add_one_B1_start_stall_region-normal" {  } { { "soc_system_sph/synthesis/submodules/bb_add_one_B1_start_stall_region.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start_stall_region.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920608 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_add_one_B1_start_stall_region " "Found entity 1: bb_add_one_B1_start_stall_region" {  } { { "soc_system_sph/synthesis/submodules/bb_add_one_B1_start_stall_region.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start_stall_region.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/i_iord_bl_do_unnamed_add_one1_add_one12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_iord_bl_do_unnamed_add_one1_add_one12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_iord_bl_do_unnamed_add_one1_add_one12-normal " "Found design unit 1: i_iord_bl_do_unnamed_add_one1_add_one12-normal" {  } { { "soc_system_sph/synthesis/submodules/i_iord_bl_do_unnamed_add_one1_add_one12.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_iord_bl_do_unnamed_add_one1_add_one12.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920609 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_iord_bl_do_unnamed_add_one1_add_one12 " "Found entity 1: i_iord_bl_do_unnamed_add_one1_add_one12" {  } { { "soc_system_sph/synthesis/submodules/i_iord_bl_do_unnamed_add_one1_add_one12.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_iord_bl_do_unnamed_add_one1_add_one12.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/i_sfc_c0_wt_entry_add_one_c0_enter_add_one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_sfc_c0_wt_entry_add_one_c0_enter_add_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_c0_wt_entry_add_one_c0_enter_add_one-normal " "Found design unit 1: i_sfc_c0_wt_entry_add_one_c0_enter_add_one-normal" {  } { { "soc_system_sph/synthesis/submodules/i_sfc_c0_wt_entry_add_one_c0_enter_add_one.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_sfc_c0_wt_entry_add_one_c0_enter_add_one.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920610 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_c0_wt_entry_add_one_c0_enter_add_one " "Found entity 1: i_sfc_c0_wt_entry_add_one_c0_enter_add_one" {  } { { "soc_system_sph/synthesis/submodules/i_sfc_c0_wt_entry_add_one_c0_enter_add_one.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_sfc_c0_wt_entry_add_one_c0_enter_add_one.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10-normal " "Found design unit 1: i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10-normal" {  } { { "soc_system_sph/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920610 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10 " "Found entity 1: i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10" {  } { { "soc_system_sph/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4-normal " "Found design unit 1: i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4-normal" {  } { { "soc_system_sph/synthesis/submodules/i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920611 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4 " "Found entity 1: i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4" {  } { { "soc_system_sph/synthesis/submodules/i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pipeline_keep_going_add_one6-normal " "Found design unit 1: i_acl_pipeline_keep_going_add_one6-normal" {  } { { "soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one6.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one6.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920612 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pipeline_keep_going_add_one6 " "Found entity 1: i_acl_pipeline_keep_going_add_one6" {  } { { "soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one6.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one6.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/i_acl_push_i1_notexitcond_add_one8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_acl_push_i1_notexitcond_add_one8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_notexitcond_add_one8-normal " "Found design unit 1: i_acl_push_i1_notexitcond_add_one8-normal" {  } { { "soc_system_sph/synthesis/submodules/i_acl_push_i1_notexitcond_add_one8.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_push_i1_notexitcond_add_one8.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920613 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_notexitcond_add_one8 " "Found entity 1: i_acl_push_i1_notexitcond_add_one8" {  } { { "soc_system_sph/synthesis/submodules/i_acl_push_i1_notexitcond_add_one8.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_push_i1_notexitcond_add_one8.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/add_one_B1_start_merge_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/add_one_B1_start_merge_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_one_B1_start_merge_reg-normal " "Found design unit 1: add_one_B1_start_merge_reg-normal" {  } { { "soc_system_sph/synthesis/submodules/add_one_B1_start_merge_reg.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B1_start_merge_reg.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920614 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_one_B1_start_merge_reg " "Found entity 1: add_one_B1_start_merge_reg" {  } { { "soc_system_sph/synthesis/submodules/add_one_B1_start_merge_reg.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_B1_start_merge_reg.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/i_iowr_bl_return_unnamed_add_one2_add_one13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_iowr_bl_return_unnamed_add_one2_add_one13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_iowr_bl_return_unnamed_add_one2_add_one13-normal " "Found design unit 1: i_iowr_bl_return_unnamed_add_one2_add_one13-normal" {  } { { "soc_system_sph/synthesis/submodules/i_iowr_bl_return_unnamed_add_one2_add_one13.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_iowr_bl_return_unnamed_add_one2_add_one13.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920614 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_iowr_bl_return_unnamed_add_one2_add_one13 " "Found entity 1: i_iowr_bl_return_unnamed_add_one2_add_one13" {  } { { "soc_system_sph/synthesis/submodules/i_iowr_bl_return_unnamed_add_one2_add_one13.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_iowr_bl_return_unnamed_add_one2_add_one13.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pipeline_keep_going_add_one_sr-normal " "Found design unit 1: i_acl_pipeline_keep_going_add_one_sr-normal" {  } { { "soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_sr.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_sr.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920615 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pipeline_keep_going_add_one_sr " "Found entity 1: i_acl_pipeline_keep_going_add_one_sr" {  } { { "soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_sr.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_sr.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_valid_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_valid_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pipeline_keep_going_add_one_valid_fifo-normal " "Found design unit 1: i_acl_pipeline_keep_going_add_one_valid_fifo-normal" {  } { { "soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_valid_fifo.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_valid_fifo.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920616 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pipeline_keep_going_add_one_valid_fifo " "Found entity 1: i_acl_pipeline_keep_going_add_one_valid_fifo" {  } { { "soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_valid_fifo.vhd" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_valid_fifo.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph/synthesis/submodules/add_one_internal.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph/synthesis/submodules/add_one_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_one_internal " "Found entity 1: add_one_internal" {  } { { "soc_system_sph/synthesis/submodules/add_one_internal.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_internal.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_sph_top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_sph_top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sph_top_level " "Found entity 1: soc_system_sph_top_level" {  } { { "soc_system_sph_top_level.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920617 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/sev_seg_controller.sv " "Can't analyze file -- file output_files/sev_seg_controller.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1556281920618 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(24) " "Verilog HDL Expression warning at sev_seg_controller.sv(24): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920619 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(25) " "Verilog HDL Expression warning at sev_seg_controller.sv(25): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920619 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(26) " "Verilog HDL Expression warning at sev_seg_controller.sv(26): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920619 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(27) " "Verilog HDL Expression warning at sev_seg_controller.sv(27): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920619 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(28) " "Verilog HDL Expression warning at sev_seg_controller.sv(28): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920619 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(29) " "Verilog HDL Expression warning at sev_seg_controller.sv(29): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920619 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(30) " "Verilog HDL Expression warning at sev_seg_controller.sv(30): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920619 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(31) " "Verilog HDL Expression warning at sev_seg_controller.sv(31): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920619 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(32) " "Verilog HDL Expression warning at sev_seg_controller.sv(32): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920619 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(33) " "Verilog HDL Expression warning at sev_seg_controller.sv(33): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920619 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(34) " "Verilog HDL Expression warning at sev_seg_controller.sv(34): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920619 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(35) " "Verilog HDL Expression warning at sev_seg_controller.sv(35): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920619 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(36) " "Verilog HDL Expression warning at sev_seg_controller.sv(36): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920620 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(37) " "Verilog HDL Expression warning at sev_seg_controller.sv(37): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920620 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(38) " "Verilog HDL Expression warning at sev_seg_controller.sv(38): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920620 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(39) " "Verilog HDL Expression warning at sev_seg_controller.sv(39): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920620 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(43) " "Verilog HDL Expression warning at sev_seg_controller.sv(43): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920620 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(44) " "Verilog HDL Expression warning at sev_seg_controller.sv(44): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920620 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(45) " "Verilog HDL Expression warning at sev_seg_controller.sv(45): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920620 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(46) " "Verilog HDL Expression warning at sev_seg_controller.sv(46): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920620 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(47) " "Verilog HDL Expression warning at sev_seg_controller.sv(47): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920620 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(48) " "Verilog HDL Expression warning at sev_seg_controller.sv(48): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920620 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(49) " "Verilog HDL Expression warning at sev_seg_controller.sv(49): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920620 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(50) " "Verilog HDL Expression warning at sev_seg_controller.sv(50): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920620 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(51) " "Verilog HDL Expression warning at sev_seg_controller.sv(51): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920620 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(52) " "Verilog HDL Expression warning at sev_seg_controller.sv(52): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920620 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(53) " "Verilog HDL Expression warning at sev_seg_controller.sv(53): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920620 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(54) " "Verilog HDL Expression warning at sev_seg_controller.sv(54): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920620 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(55) " "Verilog HDL Expression warning at sev_seg_controller.sv(55): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920620 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(56) " "Verilog HDL Expression warning at sev_seg_controller.sv(56): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920620 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(57) " "Verilog HDL Expression warning at sev_seg_controller.sv(57): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920620 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(58) " "Verilog HDL Expression warning at sev_seg_controller.sv(58): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920620 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(62) " "Verilog HDL Expression warning at sev_seg_controller.sv(62): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920620 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(63) " "Verilog HDL Expression warning at sev_seg_controller.sv(63): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920620 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(64) " "Verilog HDL Expression warning at sev_seg_controller.sv(64): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920621 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(65) " "Verilog HDL Expression warning at sev_seg_controller.sv(65): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920621 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(66) " "Verilog HDL Expression warning at sev_seg_controller.sv(66): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920621 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(67) " "Verilog HDL Expression warning at sev_seg_controller.sv(67): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920621 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(68) " "Verilog HDL Expression warning at sev_seg_controller.sv(68): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920621 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(69) " "Verilog HDL Expression warning at sev_seg_controller.sv(69): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920621 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(70) " "Verilog HDL Expression warning at sev_seg_controller.sv(70): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920621 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(71) " "Verilog HDL Expression warning at sev_seg_controller.sv(71): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920621 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(72) " "Verilog HDL Expression warning at sev_seg_controller.sv(72): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920621 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(73) " "Verilog HDL Expression warning at sev_seg_controller.sv(73): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920621 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(74) " "Verilog HDL Expression warning at sev_seg_controller.sv(74): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 74 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920621 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(75) " "Verilog HDL Expression warning at sev_seg_controller.sv(75): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 75 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920621 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(76) " "Verilog HDL Expression warning at sev_seg_controller.sv(76): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 76 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920621 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(77) " "Verilog HDL Expression warning at sev_seg_controller.sv(77): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 77 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920621 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(81) " "Verilog HDL Expression warning at sev_seg_controller.sv(81): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 81 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920621 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(82) " "Verilog HDL Expression warning at sev_seg_controller.sv(82): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920621 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(83) " "Verilog HDL Expression warning at sev_seg_controller.sv(83): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 83 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920621 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(84) " "Verilog HDL Expression warning at sev_seg_controller.sv(84): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 84 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920621 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(85) " "Verilog HDL Expression warning at sev_seg_controller.sv(85): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 85 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920621 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(86) " "Verilog HDL Expression warning at sev_seg_controller.sv(86): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 86 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920621 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(87) " "Verilog HDL Expression warning at sev_seg_controller.sv(87): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 87 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920621 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(88) " "Verilog HDL Expression warning at sev_seg_controller.sv(88): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 88 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920621 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(89) " "Verilog HDL Expression warning at sev_seg_controller.sv(89): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 89 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920622 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(90) " "Verilog HDL Expression warning at sev_seg_controller.sv(90): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 90 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920622 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(91) " "Verilog HDL Expression warning at sev_seg_controller.sv(91): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 91 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920622 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(92) " "Verilog HDL Expression warning at sev_seg_controller.sv(92): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 92 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920622 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(93) " "Verilog HDL Expression warning at sev_seg_controller.sv(93): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 93 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920622 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(94) " "Verilog HDL Expression warning at sev_seg_controller.sv(94): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 94 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920622 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(95) " "Verilog HDL Expression warning at sev_seg_controller.sv(95): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 95 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920622 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(96) " "Verilog HDL Expression warning at sev_seg_controller.sv(96): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 96 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920622 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(100) " "Verilog HDL Expression warning at sev_seg_controller.sv(100): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 100 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920622 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(101) " "Verilog HDL Expression warning at sev_seg_controller.sv(101): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 101 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920622 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(102) " "Verilog HDL Expression warning at sev_seg_controller.sv(102): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 102 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920622 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(103) " "Verilog HDL Expression warning at sev_seg_controller.sv(103): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 103 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920622 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(104) " "Verilog HDL Expression warning at sev_seg_controller.sv(104): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 104 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920622 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(105) " "Verilog HDL Expression warning at sev_seg_controller.sv(105): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 105 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920622 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(106) " "Verilog HDL Expression warning at sev_seg_controller.sv(106): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 106 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920622 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(107) " "Verilog HDL Expression warning at sev_seg_controller.sv(107): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 107 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920622 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(108) " "Verilog HDL Expression warning at sev_seg_controller.sv(108): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 108 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920622 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(109) " "Verilog HDL Expression warning at sev_seg_controller.sv(109): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 109 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(110) " "Verilog HDL Expression warning at sev_seg_controller.sv(110): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 110 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(111) " "Verilog HDL Expression warning at sev_seg_controller.sv(111): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 111 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(112) " "Verilog HDL Expression warning at sev_seg_controller.sv(112): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 112 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(113) " "Verilog HDL Expression warning at sev_seg_controller.sv(113): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 113 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(114) " "Verilog HDL Expression warning at sev_seg_controller.sv(114): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 114 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(115) " "Verilog HDL Expression warning at sev_seg_controller.sv(115): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 115 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(119) " "Verilog HDL Expression warning at sev_seg_controller.sv(119): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 119 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(120) " "Verilog HDL Expression warning at sev_seg_controller.sv(120): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 120 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(121) " "Verilog HDL Expression warning at sev_seg_controller.sv(121): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 121 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(122) " "Verilog HDL Expression warning at sev_seg_controller.sv(122): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 122 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(123) " "Verilog HDL Expression warning at sev_seg_controller.sv(123): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 123 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(124) " "Verilog HDL Expression warning at sev_seg_controller.sv(124): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 124 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(125) " "Verilog HDL Expression warning at sev_seg_controller.sv(125): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 125 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(126) " "Verilog HDL Expression warning at sev_seg_controller.sv(126): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 126 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(127) " "Verilog HDL Expression warning at sev_seg_controller.sv(127): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 127 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(128) " "Verilog HDL Expression warning at sev_seg_controller.sv(128): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 128 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(129) " "Verilog HDL Expression warning at sev_seg_controller.sv(129): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 129 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(130) " "Verilog HDL Expression warning at sev_seg_controller.sv(130): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 130 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(131) " "Verilog HDL Expression warning at sev_seg_controller.sv(131): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 131 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(132) " "Verilog HDL Expression warning at sev_seg_controller.sv(132): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 132 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(133) " "Verilog HDL Expression warning at sev_seg_controller.sv(133): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 133 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920624 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 sev_seg_controller.sv(134) " "Verilog HDL Expression warning at sev_seg_controller.sv(134): truncated literal to match 7 bits" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 134 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1556281920624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sev_seg_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sev_seg_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sev_seg_controller " "Found entity 1: sev_seg_controller" {  } { { "sev_seg_controller.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/sev_seg_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281920624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281920624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1556281920637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SEV_SEG soc_system_sph_top_level.v(105) " "Verilog HDL Implicit Net warning at soc_system_sph_top_level.v(105): created implicit net for \"SEV_SEG\"" {  } { { "soc_system_sph_top_level.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1556281920638 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "soc_system_sph_top_level " "Elaborating entity \"soc_system_sph_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1556281920833 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SEV_SEG soc_system_sph_top_level.v(105) " "Verilog HDL or VHDL warning at soc_system_sph_top_level.v(105): object \"SEV_SEG\" assigned a value but never read" {  } { { "soc_system_sph_top_level.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1556281920836 "|soc_system_sph_top_level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 1 soc_system_sph_top_level.v(105) " "Verilog HDL assignment warning at soc_system_sph_top_level.v(105): truncated value with size 24 to match size of target (1)" {  } { { "soc_system_sph_top_level.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1556281920836 "|soc_system_sph_top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR soc_system_sph_top_level.v(16) " "Output port \"DRAM_ADDR\" at soc_system_sph_top_level.v(16) has no driver" {  } { { "soc_system_sph_top_level.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1556281920837 "|soc_system_sph_top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA soc_system_sph_top_level.v(17) " "Output port \"DRAM_BA\" at soc_system_sph_top_level.v(17) has no driver" {  } { { "soc_system_sph_top_level.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1556281920838 "|soc_system_sph_top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N soc_system_sph_top_level.v(18) " "Output port \"DRAM_CAS_N\" at soc_system_sph_top_level.v(18) has no driver" {  } { { "soc_system_sph_top_level.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1556281920838 "|soc_system_sph_top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE soc_system_sph_top_level.v(19) " "Output port \"DRAM_CKE\" at soc_system_sph_top_level.v(19) has no driver" {  } { { "soc_system_sph_top_level.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1556281920838 "|soc_system_sph_top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK soc_system_sph_top_level.v(20) " "Output port \"DRAM_CLK\" at soc_system_sph_top_level.v(20) has no driver" {  } { { "soc_system_sph_top_level.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1556281920838 "|soc_system_sph_top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N soc_system_sph_top_level.v(21) " "Output port \"DRAM_CS_N\" at soc_system_sph_top_level.v(21) has no driver" {  } { { "soc_system_sph_top_level.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1556281920838 "|soc_system_sph_top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM soc_system_sph_top_level.v(23) " "Output port \"DRAM_LDQM\" at soc_system_sph_top_level.v(23) has no driver" {  } { { "soc_system_sph_top_level.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1556281920838 "|soc_system_sph_top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N soc_system_sph_top_level.v(24) " "Output port \"DRAM_RAS_N\" at soc_system_sph_top_level.v(24) has no driver" {  } { { "soc_system_sph_top_level.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1556281920838 "|soc_system_sph_top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM soc_system_sph_top_level.v(25) " "Output port \"DRAM_UDQM\" at soc_system_sph_top_level.v(25) has no driver" {  } { { "soc_system_sph_top_level.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1556281920838 "|soc_system_sph_top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N soc_system_sph_top_level.v(26) " "Output port \"DRAM_WE_N\" at soc_system_sph_top_level.v(26) has no driver" {  } { { "soc_system_sph_top_level.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1556281920838 "|soc_system_sph_top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_CLK soc_system_sph_top_level.v(75) " "Output port \"HPS_SPIM_CLK\" at soc_system_sph_top_level.v(75) has no driver" {  } { { "soc_system_sph_top_level.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1556281920838 "|soc_system_sph_top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_MOSI soc_system_sph_top_level.v(77) " "Output port \"HPS_SPIM_MOSI\" at soc_system_sph_top_level.v(77) has no driver" {  } { { "soc_system_sph_top_level.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1556281920838 "|soc_system_sph_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sev_seg_controller sev_seg_controller:sev_seg_control " "Elaborating entity \"sev_seg_controller\" for hierarchy \"sev_seg_controller:sev_seg_control\"" {  } { { "soc_system_sph_top_level.v" "sev_seg_control" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281920851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sph_add_one soc_system_sph_add_one:add_one_inst " "Elaborating entity \"soc_system_sph_add_one\" for hierarchy \"soc_system_sph_add_one:add_one_inst\"" {  } { { "soc_system_sph_top_level.v" "add_one_inst" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281920865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_one_internal soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst " "Elaborating entity \"add_one_internal\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\"" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_add_one.v" "add_one_internal_inst" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_add_one.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281920870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_one_function_wrapper soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal " "Elaborating entity \"add_one_function_wrapper\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\"" {  } { { "soc_system_sph/synthesis/submodules/add_one_internal.v" "add_one_internal" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_internal.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281920874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_one_function soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function " "Elaborating entity \"add_one_function\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\"" {  } { { "soc_system_sph/synthesis/submodules/add_one_function_wrapper.vhd" "theadd_one_function" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_function_wrapper.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281920889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pipeline_keep_going_add_one_valid_fifo soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|i_acl_pipeline_keep_going_add_one_valid_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo " "Elaborating entity \"i_acl_pipeline_keep_going_add_one_valid_fifo\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|i_acl_pipeline_keep_going_add_one_valid_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo\"" {  } { { "soc_system_sph/synthesis/submodules/add_one_function.vhd" "thei_acl_pipeline_keep_going_add_one_valid_fifo" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_function.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281920897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|i_acl_pipeline_keep_going_add_one_valid_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo\|acl_data_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|i_acl_pipeline_keep_going_add_one_valid_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo\|acl_data_fifo:thei_acl_pipeline_keep_going_add_one_valid_fifo\"" {  } { { "soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_valid_fifo.vhd" "thei_acl_pipeline_keep_going_add_one_valid_fifo" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one_valid_fifo.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281920901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pipeline_keep_going_add_one_sr soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|i_acl_pipeline_keep_going_add_one_sr:thei_acl_pipeline_keep_going_add_one_sr " "Elaborating entity \"i_acl_pipeline_keep_going_add_one_sr\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|i_acl_pipeline_keep_going_add_one_sr:thei_acl_pipeline_keep_going_add_one_sr\"" {  } { { "soc_system_sph/synthesis/submodules/add_one_function.vhd" "thei_acl_pipeline_keep_going_add_one_sr" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_function.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281920906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_add_one_B1_start soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start " "Elaborating entity \"bb_add_one_B1_start\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\"" {  } { { "soc_system_sph/synthesis/submodules/add_one_function.vhd" "thebb_add_one_B1_start" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_function.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281920910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_one_B1_start_merge soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|add_one_B1_start_merge:theadd_one_B1_start_merge " "Elaborating entity \"add_one_B1_start_merge\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|add_one_B1_start_merge:theadd_one_B1_start_merge\"" {  } { { "soc_system_sph/synthesis/submodules/bb_add_one_B1_start.vhd" "theadd_one_B1_start_merge" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281920918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_one_B1_start_branch soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|add_one_B1_start_branch:theadd_one_B1_start_branch " "Elaborating entity \"add_one_B1_start_branch\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|add_one_B1_start_branch:theadd_one_B1_start_branch\"" {  } { { "soc_system_sph/synthesis/submodules/bb_add_one_B1_start.vhd" "theadd_one_B1_start_branch" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281920922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_add_one_B1_start_stall_region soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region " "Elaborating entity \"bb_add_one_B1_start_stall_region\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\"" {  } { { "soc_system_sph/synthesis/submodules/bb_add_one_B1_start.vhd" "thebb_add_one_B1_start_stall_region" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281920926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_c0_wt_entry_add_one_c0_enter_add_one soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x " "Elaborating entity \"i_sfc_c0_wt_entry_add_one_c0_enter_add_one\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x\"" {  } { { "soc_system_sph/synthesis/submodules/bb_add_one_B1_start_stall_region.vhd" "thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start_stall_region.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281920943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4 soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x\|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x " "Elaborating entity \"i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x\|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x\"" {  } { { "soc_system_sph/synthesis/submodules/i_sfc_c0_wt_entry_add_one_c0_enter_add_one.vhd" "thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_sfc_c0_wt_entry_add_one_c0_enter_add_one.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281920949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pipeline_keep_going_add_one6 soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x\|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x\|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one " "Elaborating entity \"i_acl_pipeline_keep_going_add_one6\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x\|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x\|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one\"" {  } { { "soc_system_sph/synthesis/submodules/i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4.vhd" "thei_acl_pipeline_keep_going_add_one" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281920955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x\|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x\|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one\|acl_pipeline:thei_acl_pipeline_keep_going_add_one7 " "Elaborating entity \"acl_pipeline\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x\|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x\|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one\|acl_pipeline:thei_acl_pipeline_keep_going_add_one7\"" {  } { { "soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one6.vhd" "thei_acl_pipeline_keep_going_add_one7" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one6.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281920961 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out acl_pipeline.v(51) " "Output port \"data_out\" at acl_pipeline.v(51) has no driver" {  } { { "soc_system_sph/synthesis/submodules/acl_pipeline.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_pipeline.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1556281920962 "|soc_system_sph_top_level|soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one|acl_pipeline:thei_acl_pipeline_keep_going_add_one7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x\|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x\|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one\|acl_pipeline:thei_acl_pipeline_keep_going_add_one7\|acl_staging_reg:asr " "Elaborating entity \"acl_staging_reg\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x\|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x\|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one\|acl_pipeline:thei_acl_pipeline_keep_going_add_one7\|acl_staging_reg:asr\"" {  } { { "soc_system_sph/synthesis/submodules/acl_pipeline.v" "asr" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_pipeline.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281920966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x\|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x\|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one\|acl_dspba_buffer:thepassthru " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x\|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x\|i_acl_pipeline_keep_going_add_one6:thei_acl_pipeline_keep_going_add_one\|acl_dspba_buffer:thepassthru\"" {  } { { "soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one6.vhd" "thepassthru" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one6.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281920973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_notexitcond_add_one8 soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x\|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x\|i_acl_push_i1_notexitcond_add_one8:thei_acl_push_i1_notexitcond_add_one " "Elaborating entity \"i_acl_push_i1_notexitcond_add_one8\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x\|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x\|i_acl_push_i1_notexitcond_add_one8:thei_acl_push_i1_notexitcond_add_one\"" {  } { { "soc_system_sph/synthesis/submodules/i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4.vhd" "thei_acl_push_i1_notexitcond_add_one" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281920977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x\|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x\|i_acl_push_i1_notexitcond_add_one8:thei_acl_push_i1_notexitcond_add_one\|acl_push:thei_acl_push_i1_notexitcond_add_one9 " "Elaborating entity \"acl_push\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x\|i_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4:thei_sfc_logic_c0_wt_entry_add_one_c0_enter_add_one4_aunroll_x\|i_acl_push_i1_notexitcond_add_one8:thei_acl_push_i1_notexitcond_add_one\|acl_push:thei_acl_push_i1_notexitcond_add_one9\"" {  } { { "soc_system_sph/synthesis/submodules/i_acl_push_i1_notexitcond_add_one8.vhd" "thei_acl_push_i1_notexitcond_add_one9" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_push_i1_notexitcond_add_one8.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281920984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10 soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x\|i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one_aunroll_x " "Elaborating entity \"i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x\|i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one_aunroll_x\"" {  } { { "soc_system_sph/synthesis/submodules/i_sfc_c0_wt_entry_add_one_c0_enter_add_one.vhd" "thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one_aunroll_x" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_sfc_c0_wt_entry_add_one_c0_enter_add_one.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281920990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x\|i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one_aunroll_x\|acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one11 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x\|i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one_aunroll_x\|acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one11\"" {  } { { "soc_system_sph/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10.vhd" "thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one11" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281920996 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(68) " "Verilog HDL assignment warning at acl_enable_sink.v(68): truncated value with size 2 to match size of target (1)" {  } { { "soc_system_sph/synthesis/submodules/acl_enable_sink.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_enable_sink.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1556281920997 "|soc_system_sph_top_level|soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one_aunroll_x|acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(84) " "Verilog HDL assignment warning at acl_enable_sink.v(84): truncated value with size 32 to match size of target (1)" {  } { { "soc_system_sph/synthesis/submodules/acl_enable_sink.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_enable_sink.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1556281920997 "|soc_system_sph_top_level|soc_system_sph_add_one:add_one_inst|add_one_internal:add_one_internal_inst|add_one_function_wrapper:add_one_internal|add_one_function:theadd_one_function|bb_add_one_B1_start:thebb_add_one_B1_start|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region|i_sfc_c0_wt_entry_add_one_c0_enter_add_one:thei_sfc_c0_wt_entry_add_one_c0_enter_add_one_aunroll_x|i_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one10:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one_aunroll_x|acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_add_one_c0_exit_add_one11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_one_B1_start_merge_reg soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|add_one_B1_start_merge_reg:theadd_one_B1_start_merge_reg " "Elaborating entity \"add_one_B1_start_merge_reg\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|add_one_B1_start_merge_reg:theadd_one_B1_start_merge_reg\"" {  } { { "soc_system_sph/synthesis/submodules/bb_add_one_B1_start_stall_region.vhd" "theadd_one_B1_start_merge_reg" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start_stall_region.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_iowr_bl_return_unnamed_add_one2_add_one13 soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_iowr_bl_return_unnamed_add_one2_add_one13:thei_iowr_bl_return_unnamed_add_one2_add_one " "Elaborating entity \"i_iowr_bl_return_unnamed_add_one2_add_one13\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_iowr_bl_return_unnamed_add_one2_add_one13:thei_iowr_bl_return_unnamed_add_one2_add_one\"" {  } { { "soc_system_sph/synthesis/submodules/bb_add_one_B1_start_stall_region.vhd" "thei_iowr_bl_return_unnamed_add_one2_add_one" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start_stall_region.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "st_write soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_iowr_bl_return_unnamed_add_one2_add_one13:thei_iowr_bl_return_unnamed_add_one2_add_one\|st_write:theiowr " "Elaborating entity \"st_write\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_iowr_bl_return_unnamed_add_one2_add_one13:thei_iowr_bl_return_unnamed_add_one2_add_one\|st_write:theiowr\"" {  } { { "soc_system_sph/synthesis/submodules/i_iowr_bl_return_unnamed_add_one2_add_one13.vhd" "theiowr" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_iowr_bl_return_unnamed_add_one2_add_one13.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_iord_bl_do_unnamed_add_one1_add_one12 soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_iord_bl_do_unnamed_add_one1_add_one12:thei_iord_bl_do_unnamed_add_one1_add_one_aunroll_x " "Elaborating entity \"i_iord_bl_do_unnamed_add_one1_add_one12\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_iord_bl_do_unnamed_add_one1_add_one12:thei_iord_bl_do_unnamed_add_one1_add_one_aunroll_x\"" {  } { { "soc_system_sph/synthesis/submodules/bb_add_one_B1_start_stall_region.vhd" "thei_iord_bl_do_unnamed_add_one1_add_one_aunroll_x" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B1_start_stall_region.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "st_read soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_iord_bl_do_unnamed_add_one1_add_one12:thei_iord_bl_do_unnamed_add_one1_add_one_aunroll_x\|st_read:theiord " "Elaborating entity \"st_read\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B1_start:thebb_add_one_B1_start\|bb_add_one_B1_start_stall_region:thebb_add_one_B1_start_stall_region\|i_iord_bl_do_unnamed_add_one1_add_one12:thei_iord_bl_do_unnamed_add_one1_add_one_aunroll_x\|st_read:theiord\"" {  } { { "soc_system_sph/synthesis/submodules/i_iord_bl_do_unnamed_add_one1_add_one12.vhd" "theiord" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_iord_bl_do_unnamed_add_one1_add_one12.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_add_one_B0_runOnce soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce " "Elaborating entity \"bb_add_one_B0_runOnce\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce\"" {  } { { "soc_system_sph/synthesis/submodules/add_one_function.vhd" "thebb_add_one_B0_runOnce" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_function.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_one_B0_runOnce_branch soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce\|add_one_B0_runOnce_branch:theadd_one_B0_runOnce_branch " "Elaborating entity \"add_one_B0_runOnce_branch\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce\|add_one_B0_runOnce_branch:theadd_one_B0_runOnce_branch\"" {  } { { "soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce.vhd" "theadd_one_B0_runOnce_branch" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_add_one_B0_runOnce_stall_region soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce\|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region " "Elaborating entity \"bb_add_one_B0_runOnce_stall_region\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce\|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region\"" {  } { { "soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce.vhd" "thebb_add_one_B0_runOnce_stall_region" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_one_B0_runOnce_merge_reg soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce\|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region\|add_one_B0_runOnce_merge_reg:theadd_one_B0_runOnce_merge_reg " "Elaborating entity \"add_one_B0_runOnce_merge_reg\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce\|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region\|add_one_B0_runOnce_merge_reg:theadd_one_B0_runOnce_merge_reg\"" {  } { { "soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce_stall_region.vhd" "theadd_one_B0_runOnce_merge_reg" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce_stall_region.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_wt_limpush_add_one2 soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce\|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one " "Elaborating entity \"i_acl_push_i1_wt_limpush_add_one2\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce\|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one\"" {  } { { "soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce_stall_region.vhd" "thei_acl_push_i1_wt_limpush_add_one" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce_stall_region.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce\|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one\|acl_push:thei_acl_push_i1_wt_limpush_add_one3 " "Elaborating entity \"acl_push\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce\|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one\|acl_push:thei_acl_push_i1_wt_limpush_add_one3\"" {  } { { "soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one2.vhd" "thei_acl_push_i1_wt_limpush_add_one3" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one2.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_token_fifo_counter soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce\|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one\|acl_push:thei_acl_push_i1_wt_limpush_add_one3\|acl_token_fifo_counter:fifo " "Elaborating entity \"acl_token_fifo_counter\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce\|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one\|acl_push:thei_acl_push_i1_wt_limpush_add_one3\|acl_token_fifo_counter:fifo\"" {  } { { "soc_system_sph/synthesis/submodules/acl_push.v" "fifo" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/acl_push.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_wt_limpush_add_one_reg soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce\|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one\|i_acl_push_i1_wt_limpush_add_one_reg:thei_acl_push_i1_wt_limpush_add_one_reg " "Elaborating entity \"i_acl_push_i1_wt_limpush_add_one_reg\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce\|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_add_one2:thei_acl_push_i1_wt_limpush_add_one\|i_acl_push_i1_wt_limpush_add_one_reg:thei_acl_push_i1_wt_limpush_add_one_reg\"" {  } { { "soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one2.vhd" "thei_acl_push_i1_wt_limpush_add_one_reg" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_push_i1_wt_limpush_add_one2.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i1_wt_limpop_add_one0 soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce\|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_add_one0:thei_acl_pop_i1_wt_limpop_add_one " "Elaborating entity \"i_acl_pop_i1_wt_limpop_add_one0\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce\|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_add_one0:thei_acl_pop_i1_wt_limpop_add_one\"" {  } { { "soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce_stall_region.vhd" "thei_acl_pop_i1_wt_limpop_add_one" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce_stall_region.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce\|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_add_one0:thei_acl_pop_i1_wt_limpop_add_one\|acl_pop:thei_acl_pop_i1_wt_limpop_add_one1 " "Elaborating entity \"acl_pop\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce\|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_add_one0:thei_acl_pop_i1_wt_limpop_add_one\|acl_pop:thei_acl_pop_i1_wt_limpop_add_one1\"" {  } { { "soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one0.vhd" "thei_acl_pop_i1_wt_limpop_add_one1" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one0.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i1_wt_limpop_add_one_reg soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce\|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_add_one0:thei_acl_pop_i1_wt_limpop_add_one\|i_acl_pop_i1_wt_limpop_add_one_reg:thei_acl_pop_i1_wt_limpop_add_one_reg " "Elaborating entity \"i_acl_pop_i1_wt_limpop_add_one_reg\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce\|bb_add_one_B0_runOnce_stall_region:thebb_add_one_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_add_one0:thei_acl_pop_i1_wt_limpop_add_one\|i_acl_pop_i1_wt_limpop_add_one_reg:thei_acl_pop_i1_wt_limpop_add_one_reg\"" {  } { { "soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one0.vhd" "thei_acl_pop_i1_wt_limpop_add_one_reg" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pop_i1_wt_limpop_add_one0.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_one_B0_runOnce_merge soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce\|add_one_B0_runOnce_merge:theadd_one_B0_runOnce_merge " "Elaborating entity \"add_one_B0_runOnce_merge\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|add_one_function:theadd_one_function\|bb_add_one_B0_runOnce:thebb_add_one_B0_runOnce\|add_one_B0_runOnce_merge:theadd_one_B0_runOnce_merge\"" {  } { { "soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce.vhd" "theadd_one_B0_runOnce_merge" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/bb_add_one_B0_runOnce.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_wire soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|acl_reset_wire:thereset_wire_inst " "Elaborating entity \"acl_reset_wire\" for hierarchy \"soc_system_sph_add_one:add_one_inst\|add_one_internal:add_one_internal_inst\|add_one_function_wrapper:add_one_internal\|acl_reset_wire:thereset_wire_inst\"" {  } { { "soc_system_sph/synthesis/submodules/add_one_function_wrapper.vhd" "thereset_wire_inst" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/add_one_function_wrapper.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sph soc_system_sph:u0 " "Elaborating entity \"soc_system_sph\" for hierarchy \"soc_system_sph:u0\"" {  } { { "soc_system_sph_top_level.v" "u0" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph_top_level.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sph_add_one soc_system_sph:u0\|soc_system_sph_add_one:add_one " "Elaborating entity \"soc_system_sph_add_one\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_add_one:add_one\"" {  } { { "soc_system_sph/synthesis/soc_system_sph.v" "add_one" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/soc_system_sph.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sph_hps_0 soc_system_sph:u0\|soc_system_sph_hps_0:hps_0 " "Elaborating entity \"soc_system_sph_hps_0\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\"" {  } { { "soc_system_sph/synthesis/soc_system_sph.v" "hps_0" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/soc_system_sph.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sph_hps_0_fpga_interfaces soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_sph_hps_0_fpga_interfaces\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_hps_0.v" "fpga_interfaces" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_hps_0.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sph_hps_0_hps_io soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_sph_hps_0_hps_io\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\"" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_hps_0.v" "hps_io" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_hps_0.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sph_hps_0_hps_io_border soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_sph_hps_0_hps_io_border\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\"" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_hps_io.v" "border" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_hps_io.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_hps_0_hps_io_border.sv" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921315 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1556281921316 "|soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1556281921316 "|soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921321 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1556281921323 "|soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921362 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1556281921365 "|soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1556281921366 "|soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1556281921372 "|soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1556281921372 "|soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921437 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1556281921438 "|soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1556281921438 "|soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921443 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1556281921454 "|soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1556281921454 "|soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1556281921454 "|soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1556281921454 "|soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1556281921637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921638 ""}  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1556281921638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556281921674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556281921674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/parallels/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921889 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Design Software" 0 -1 1556281921890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281921894 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1556281921922 "|soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1556281921922 "|soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1556281921922 "|soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1556281921922 "|soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1556281921922 "|soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1556281921922 "|soc_system_sph_top_level|soc_system_sph:u0|soc_system_sph_hps_0:hps_0|soc_system_sph_hps_0_hps_io:hps_io|soc_system_sph_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_hps_0:hps_0\|soc_system_sph_hps_0_hps_io:hps_io\|soc_system_sph_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system_sph/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sph_led_pio soc_system_sph:u0\|soc_system_sph_led_pio:led_pio " "Elaborating entity \"soc_system_sph_led_pio\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_led_pio:led_pio\"" {  } { { "soc_system_sph/synthesis/soc_system_sph.v" "led_pio" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/soc_system_sph.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sph_pio_0 soc_system_sph:u0\|soc_system_sph_pio_0:pio_0 " "Elaborating entity \"soc_system_sph_pio_0\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_pio_0:pio_0\"" {  } { { "soc_system_sph/synthesis/soc_system_sph.v" "pio_0" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/soc_system_sph.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sph_mm_interconnect_0 soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_sph_mm_interconnect_0\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system_sph/synthesis/soc_system_sph.v" "mm_interconnect_0" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/soc_system_sph.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" "led_pio_s1_translator" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_pio_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_pio_s1_agent\"" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" "led_pio_s1_agent" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo\"" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" "led_pio_s1_agent_rsp_fifo" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo\"" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" "led_pio_s1_agent_rdata_fifo" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sph_mm_interconnect_0_router soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_sph_mm_interconnect_0_router\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_router:router\"" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" "router" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sph_mm_interconnect_0_router_default_decode soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_router:router\|soc_system_sph_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_sph_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_router:router\|soc_system_sph_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sph_mm_interconnect_0_router_002 soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_sph_mm_interconnect_0_router_002\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" "router_002" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sph_mm_interconnect_0_router_002_default_decode soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_router_002:router_002\|soc_system_sph_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_sph_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_router_002:router_002\|soc_system_sph_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\"" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" "led_pio_s1_burst_adapter" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" 1076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sph_mm_interconnect_0_cmd_demux soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_sph_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" "cmd_demux" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sph_mm_interconnect_0_cmd_mux soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_sph_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" "cmd_mux" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system_sph/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sph_mm_interconnect_0_rsp_demux soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_sph_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" "rsp_demux" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" 1241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sph_mm_interconnect_0_rsp_mux soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_sph_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" "rsp_mux" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" 1287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sph_mm_interconnect_0_avalon_st_adapter soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_sph_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0.v" 1339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sph_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_sph_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_sph_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_mm_interconnect_0:mm_interconnect_0\|soc_system_sph_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_sph_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/soc_system_sph_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sph_irq_mapper soc_system_sph:u0\|soc_system_sph_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_sph_irq_mapper\" for hierarchy \"soc_system_sph:u0\|soc_system_sph_irq_mapper:irq_mapper\"" {  } { { "soc_system_sph/synthesis/soc_system_sph.v" "irq_mapper" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/soc_system_sph.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system_sph:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system_sph:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system_sph/synthesis/soc_system_sph.v" "rst_controller" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/soc_system_sph.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system_sph:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system_sph:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system_sph/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system_sph:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system_sph:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system_sph/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system_sph:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system_sph:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "soc_system_sph/synthesis/soc_system_sph.v" "rst_controller_001" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/soc_system_sph.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556281922765 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "buffer_in buffer_in\[0\] thepassthru " "Port \"buffer_in\" in macrofunction \"thepassthru\" has no range declared,the Quartus Prime software will connect the port to pin \"buffer_in\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one6.vhd" "thepassthru" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one6.vhd" 201 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus Prime software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Design Software" 0 -1 1556281923816 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "buffer_out buffer_out\[0\] thepassthru " "Port \"buffer_out\" in macrofunction \"thepassthru\" has no range declared,the Quartus Prime software will connect the port to pin \"buffer_out\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one6.vhd" "thepassthru" { Text "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/i_acl_pipeline_keep_going_add_one6.vhd" 201 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus Prime software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Design Software" 0 -1 1556281923816 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "40 " "40 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1556281924596 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/output_files/soc_system_sph.map.smsg " "Generated suppressed messages file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/output_files/soc_system_sph.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1556281924788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 139 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1587 " "Peak virtual memory: 1587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556281924854 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 14:32:04 2019 " "Processing ended: Fri Apr 26 14:32:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556281924854 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556281924854 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556281924854 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1556281924854 ""}
