# NAND Gate Design in Cadence Virtuoso  

This demonstrates the design and simulation of a **NAND Gate** using **Cadence Virtuoso**. It includes the **schematic, layout, testbench circuit, and output waveforms**.  

## Table of Contents  
- [Schematic](#schematic)  
- [Layout](#layout)  
- [Testbench Circuit](#testbench-circuit)  
- [Simulation and Output Waveform](#simulation-and-output-waveform)  
- [Tools Used](#tools-used)  

---

## Schematic  
The schematic of the NAND gate is designed using **Cadence Virtuoso**.  

![Schematic](NAND_GATE_SCHEMATIC.png)  

---

## Layout  
The layout follows **design rules (DRC)** and has been verified for **LVS**.  

![Layout](Layout_NAND.png)  

---

## Testbench Circuit  
The testbench is designed to verify the functionality of the NAND gate.  

![Testbench](NAND_Test-bench.png)  

---

## Simulation and Output Waveform  
The waveform below shows the NAND gate's response to different input conditions.  

![Output Waveform](Transient_Response_NAND.png)  

---
## Delay Calculation  
  

![Delay_Calculations](Delay_Calc_NAND.png)  

---


## Tools Used  
- **Cadence Virtuoso** – Schematic and Layout Design  
- **Spectre Simulator** – Circuit Simulation  
- **Assura** – DRC & LVS Checks  

---

## Author  
**Ram Tripathi**  
