{
    "code": "module TopModule (\n    input logic clk,      // Clock signal\n    input logic a,        // Input signal\n    output logic q        // Output signal, registered\n);\n\n    initial begin\n        q = 0; // Initialize output to 0\n    end\n\n    always @(posedge clk) begin\n        if (a == 0)\n            q <= 1;\n        else\n            q <= 0;\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}