// Seed: 292458185
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_4;
  assign id_4 = 1'b0;
  assign id_1 = id_2 - id_3;
  logic [7:0] id_5;
  wire id_6;
  assign id_5[1] = 1;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = id_1[1+:""==1];
  module_0(
      id_5, id_5, id_5
  );
endmodule
