Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Wed Feb  7 09:14:05 2018
| Host         : mitag.st.cs.kumamoto-u.ac.jp running 64-bit Red Hat Enterprise Linux Server release 7.1 (Maipo)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file pic16_timing_summary_routed.rpt -rpx pic16_timing_summary_routed.rpx
| Design       : pic16
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.658        0.000                      0                  445        0.112        0.000                      0                  445        3.000        0.000                       0                   151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout1    {0.000 7.143}      14.286          70.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      8.751        0.000                       0                     2  
  clkout1           1.658        0.000                      0                  445        0.112        0.000                      0                  445        5.893        0.000                       0                   148  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  dcm0/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  dcm0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  dcm0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  dcm0/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.893ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 i_pic16core/IR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            i_pic16core/IR_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clkout1 rise@14.286ns - clkout1 rise@0.000ns)
  Data Path Delay:        12.017ns  (logic 3.164ns (26.330%)  route 8.853ns (73.670%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=2 LUT5=4 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.975ns = ( 20.260 - 14.286 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         1.706     6.325    i_pic16core/CLK_OUT2
    SLICE_X6Y76          FDRE                                         r  i_pic16core/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     6.843 f  i_pic16core/IR_reg[1]/Q
                         net (fo=16, routed)          1.052     7.895    i_pic16core/i_alu/Q[1]
    SLICE_X5Y77          LUT3 (Prop_lut3_I2_O)        0.152     8.047 r  i_pic16core/i_alu/RAM_reg_0_15_0_0_i_20/O
                         net (fo=2, routed)           0.640     8.687    i_pic16core/i_alu/RAM_reg_0_15_0_0_i_20_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I4_O)        0.332     9.019 r  i_pic16core/i_alu/RAM_reg_0_15_0_0_i_14/O
                         net (fo=45, routed)          1.182    10.200    i_pic16core/RAM_reg_0_31_0_0__3/A3
    SLICE_X6Y82          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124    10.324 r  i_pic16core/RAM_reg_0_31_0_0__3/SP/O
                         net (fo=1, routed)           0.947    11.272    i_pic16core/i_alu/IR_reg[0]_22
    SLICE_X7Y81          LUT5 (Prop_lut5_I0_O)        0.124    11.396 r  i_pic16core/i_alu/_carry__0_i_21/O
                         net (fo=2, routed)           0.441    11.836    i_pic16core/i_alu/W_reg[4]_1
    SLICE_X7Y80          LUT5 (Prop_lut5_I0_O)        0.124    11.960 r  i_pic16core/i_alu/_carry__0_i_12/O
                         net (fo=1, routed)           0.480    12.440    i_pic16core/i_alu/_carry__0_i_12_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I2_O)        0.124    12.564 r  i_pic16core/i_alu/_carry__0_i_3/O
                         net (fo=14, routed)          0.601    13.165    i_pic16core/i_alu/W_reg[4]_0[2]
    SLICE_X9Y79          LUT2 (Prop_lut2_I1_O)        0.124    13.289 r  i_pic16core/i_alu/_carry_i_6/O
                         net (fo=1, routed)           0.000    13.289    i_pic16core/i_alu/_carry_i_6_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.690 r  i_pic16core/i_alu/_carry/CO[3]
                         net (fo=1, routed)           0.000    13.690    i_pic16core/i_alu/_carry_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.912 f  i_pic16core/i_alu/_carry__0/O[0]
                         net (fo=1, routed)           0.437    14.349    i_pic16core/i_alu/data2[5]
    SLICE_X10Y80         LUT6 (Prop_lut6_I0_O)        0.299    14.648 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_7/O
                         net (fo=1, routed)           0.455    15.103    i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_7_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I3_O)        0.124    15.227 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_2/O
                         net (fo=1, routed)           0.544    15.770    i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_2_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.894 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_1/O
                         net (fo=15, routed)          0.729    16.623    i_pic16core/i_alu/WDATA[5]
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.124    16.747 f  i_pic16core/i_alu/IR[13]_i_8/O
                         net (fo=2, routed)           0.414    17.161    i_pic16core/i_alu/IR[13]_i_8_n_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I1_O)        0.124    17.285 r  i_pic16core/i_alu/IR[13]_i_7/O
                         net (fo=2, routed)           0.432    17.717    i_pic16core/i_alu/IR[13]_i_7_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124    17.841 r  i_pic16core/i_alu/IR[13]_i_1/O
                         net (fo=13, routed)          0.501    18.342    i_pic16core/IR0
    SLICE_X6Y76          FDRE                                         r  i_pic16core/IR_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK (IN)
                         net (fo=0)                   0.000    14.286    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           1.162    16.859    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.942 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    18.581    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.672 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         1.588    20.260    i_pic16core/CLK_OUT2
    SLICE_X6Y76          FDRE                                         r  i_pic16core/IR_reg[0]/C
                         clock pessimism              0.350    20.610    
                         clock uncertainty           -0.086    20.524    
    SLICE_X6Y76          FDRE (Setup_fdre_C_R)       -0.524    20.000    i_pic16core/IR_reg[0]
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -18.342    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 i_pic16core/IR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            i_pic16core/IR_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clkout1 rise@14.286ns - clkout1 rise@0.000ns)
  Data Path Delay:        12.017ns  (logic 3.164ns (26.330%)  route 8.853ns (73.670%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=2 LUT5=4 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.975ns = ( 20.260 - 14.286 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         1.706     6.325    i_pic16core/CLK_OUT2
    SLICE_X6Y76          FDRE                                         r  i_pic16core/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     6.843 f  i_pic16core/IR_reg[1]/Q
                         net (fo=16, routed)          1.052     7.895    i_pic16core/i_alu/Q[1]
    SLICE_X5Y77          LUT3 (Prop_lut3_I2_O)        0.152     8.047 r  i_pic16core/i_alu/RAM_reg_0_15_0_0_i_20/O
                         net (fo=2, routed)           0.640     8.687    i_pic16core/i_alu/RAM_reg_0_15_0_0_i_20_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I4_O)        0.332     9.019 r  i_pic16core/i_alu/RAM_reg_0_15_0_0_i_14/O
                         net (fo=45, routed)          1.182    10.200    i_pic16core/RAM_reg_0_31_0_0__3/A3
    SLICE_X6Y82          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124    10.324 r  i_pic16core/RAM_reg_0_31_0_0__3/SP/O
                         net (fo=1, routed)           0.947    11.272    i_pic16core/i_alu/IR_reg[0]_22
    SLICE_X7Y81          LUT5 (Prop_lut5_I0_O)        0.124    11.396 r  i_pic16core/i_alu/_carry__0_i_21/O
                         net (fo=2, routed)           0.441    11.836    i_pic16core/i_alu/W_reg[4]_1
    SLICE_X7Y80          LUT5 (Prop_lut5_I0_O)        0.124    11.960 r  i_pic16core/i_alu/_carry__0_i_12/O
                         net (fo=1, routed)           0.480    12.440    i_pic16core/i_alu/_carry__0_i_12_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I2_O)        0.124    12.564 r  i_pic16core/i_alu/_carry__0_i_3/O
                         net (fo=14, routed)          0.601    13.165    i_pic16core/i_alu/W_reg[4]_0[2]
    SLICE_X9Y79          LUT2 (Prop_lut2_I1_O)        0.124    13.289 r  i_pic16core/i_alu/_carry_i_6/O
                         net (fo=1, routed)           0.000    13.289    i_pic16core/i_alu/_carry_i_6_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.690 r  i_pic16core/i_alu/_carry/CO[3]
                         net (fo=1, routed)           0.000    13.690    i_pic16core/i_alu/_carry_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.912 f  i_pic16core/i_alu/_carry__0/O[0]
                         net (fo=1, routed)           0.437    14.349    i_pic16core/i_alu/data2[5]
    SLICE_X10Y80         LUT6 (Prop_lut6_I0_O)        0.299    14.648 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_7/O
                         net (fo=1, routed)           0.455    15.103    i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_7_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I3_O)        0.124    15.227 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_2/O
                         net (fo=1, routed)           0.544    15.770    i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_2_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.894 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_1/O
                         net (fo=15, routed)          0.729    16.623    i_pic16core/i_alu/WDATA[5]
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.124    16.747 f  i_pic16core/i_alu/IR[13]_i_8/O
                         net (fo=2, routed)           0.414    17.161    i_pic16core/i_alu/IR[13]_i_8_n_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I1_O)        0.124    17.285 r  i_pic16core/i_alu/IR[13]_i_7/O
                         net (fo=2, routed)           0.432    17.717    i_pic16core/i_alu/IR[13]_i_7_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124    17.841 r  i_pic16core/i_alu/IR[13]_i_1/O
                         net (fo=13, routed)          0.501    18.342    i_pic16core/IR0
    SLICE_X6Y76          FDRE                                         r  i_pic16core/IR_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK (IN)
                         net (fo=0)                   0.000    14.286    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           1.162    16.859    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.942 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    18.581    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.672 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         1.588    20.260    i_pic16core/CLK_OUT2
    SLICE_X6Y76          FDRE                                         r  i_pic16core/IR_reg[1]/C
                         clock pessimism              0.350    20.610    
                         clock uncertainty           -0.086    20.524    
    SLICE_X6Y76          FDRE (Setup_fdre_C_R)       -0.524    20.000    i_pic16core/IR_reg[1]
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -18.342    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 i_pic16core/IR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            i_pic16core/IR_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clkout1 rise@14.286ns - clkout1 rise@0.000ns)
  Data Path Delay:        12.017ns  (logic 3.164ns (26.330%)  route 8.853ns (73.670%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=2 LUT5=4 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.975ns = ( 20.260 - 14.286 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         1.706     6.325    i_pic16core/CLK_OUT2
    SLICE_X6Y76          FDRE                                         r  i_pic16core/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     6.843 f  i_pic16core/IR_reg[1]/Q
                         net (fo=16, routed)          1.052     7.895    i_pic16core/i_alu/Q[1]
    SLICE_X5Y77          LUT3 (Prop_lut3_I2_O)        0.152     8.047 r  i_pic16core/i_alu/RAM_reg_0_15_0_0_i_20/O
                         net (fo=2, routed)           0.640     8.687    i_pic16core/i_alu/RAM_reg_0_15_0_0_i_20_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I4_O)        0.332     9.019 r  i_pic16core/i_alu/RAM_reg_0_15_0_0_i_14/O
                         net (fo=45, routed)          1.182    10.200    i_pic16core/RAM_reg_0_31_0_0__3/A3
    SLICE_X6Y82          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124    10.324 r  i_pic16core/RAM_reg_0_31_0_0__3/SP/O
                         net (fo=1, routed)           0.947    11.272    i_pic16core/i_alu/IR_reg[0]_22
    SLICE_X7Y81          LUT5 (Prop_lut5_I0_O)        0.124    11.396 r  i_pic16core/i_alu/_carry__0_i_21/O
                         net (fo=2, routed)           0.441    11.836    i_pic16core/i_alu/W_reg[4]_1
    SLICE_X7Y80          LUT5 (Prop_lut5_I0_O)        0.124    11.960 r  i_pic16core/i_alu/_carry__0_i_12/O
                         net (fo=1, routed)           0.480    12.440    i_pic16core/i_alu/_carry__0_i_12_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I2_O)        0.124    12.564 r  i_pic16core/i_alu/_carry__0_i_3/O
                         net (fo=14, routed)          0.601    13.165    i_pic16core/i_alu/W_reg[4]_0[2]
    SLICE_X9Y79          LUT2 (Prop_lut2_I1_O)        0.124    13.289 r  i_pic16core/i_alu/_carry_i_6/O
                         net (fo=1, routed)           0.000    13.289    i_pic16core/i_alu/_carry_i_6_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.690 r  i_pic16core/i_alu/_carry/CO[3]
                         net (fo=1, routed)           0.000    13.690    i_pic16core/i_alu/_carry_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.912 f  i_pic16core/i_alu/_carry__0/O[0]
                         net (fo=1, routed)           0.437    14.349    i_pic16core/i_alu/data2[5]
    SLICE_X10Y80         LUT6 (Prop_lut6_I0_O)        0.299    14.648 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_7/O
                         net (fo=1, routed)           0.455    15.103    i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_7_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I3_O)        0.124    15.227 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_2/O
                         net (fo=1, routed)           0.544    15.770    i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_2_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.894 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_1/O
                         net (fo=15, routed)          0.729    16.623    i_pic16core/i_alu/WDATA[5]
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.124    16.747 f  i_pic16core/i_alu/IR[13]_i_8/O
                         net (fo=2, routed)           0.414    17.161    i_pic16core/i_alu/IR[13]_i_8_n_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I1_O)        0.124    17.285 r  i_pic16core/i_alu/IR[13]_i_7/O
                         net (fo=2, routed)           0.432    17.717    i_pic16core/i_alu/IR[13]_i_7_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124    17.841 r  i_pic16core/i_alu/IR[13]_i_1/O
                         net (fo=13, routed)          0.501    18.342    i_pic16core/IR0
    SLICE_X6Y76          FDRE                                         r  i_pic16core/IR_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK (IN)
                         net (fo=0)                   0.000    14.286    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           1.162    16.859    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.942 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    18.581    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.672 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         1.588    20.260    i_pic16core/CLK_OUT2
    SLICE_X6Y76          FDRE                                         r  i_pic16core/IR_reg[2]/C
                         clock pessimism              0.350    20.610    
                         clock uncertainty           -0.086    20.524    
    SLICE_X6Y76          FDRE (Setup_fdre_C_R)       -0.524    20.000    i_pic16core/IR_reg[2]
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -18.342    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 i_pic16core/IR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            i_pic16core/IR_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clkout1 rise@14.286ns - clkout1 rise@0.000ns)
  Data Path Delay:        12.017ns  (logic 3.164ns (26.330%)  route 8.853ns (73.670%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=2 LUT5=4 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.975ns = ( 20.260 - 14.286 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         1.706     6.325    i_pic16core/CLK_OUT2
    SLICE_X6Y76          FDRE                                         r  i_pic16core/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     6.843 f  i_pic16core/IR_reg[1]/Q
                         net (fo=16, routed)          1.052     7.895    i_pic16core/i_alu/Q[1]
    SLICE_X5Y77          LUT3 (Prop_lut3_I2_O)        0.152     8.047 r  i_pic16core/i_alu/RAM_reg_0_15_0_0_i_20/O
                         net (fo=2, routed)           0.640     8.687    i_pic16core/i_alu/RAM_reg_0_15_0_0_i_20_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I4_O)        0.332     9.019 r  i_pic16core/i_alu/RAM_reg_0_15_0_0_i_14/O
                         net (fo=45, routed)          1.182    10.200    i_pic16core/RAM_reg_0_31_0_0__3/A3
    SLICE_X6Y82          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124    10.324 r  i_pic16core/RAM_reg_0_31_0_0__3/SP/O
                         net (fo=1, routed)           0.947    11.272    i_pic16core/i_alu/IR_reg[0]_22
    SLICE_X7Y81          LUT5 (Prop_lut5_I0_O)        0.124    11.396 r  i_pic16core/i_alu/_carry__0_i_21/O
                         net (fo=2, routed)           0.441    11.836    i_pic16core/i_alu/W_reg[4]_1
    SLICE_X7Y80          LUT5 (Prop_lut5_I0_O)        0.124    11.960 r  i_pic16core/i_alu/_carry__0_i_12/O
                         net (fo=1, routed)           0.480    12.440    i_pic16core/i_alu/_carry__0_i_12_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I2_O)        0.124    12.564 r  i_pic16core/i_alu/_carry__0_i_3/O
                         net (fo=14, routed)          0.601    13.165    i_pic16core/i_alu/W_reg[4]_0[2]
    SLICE_X9Y79          LUT2 (Prop_lut2_I1_O)        0.124    13.289 r  i_pic16core/i_alu/_carry_i_6/O
                         net (fo=1, routed)           0.000    13.289    i_pic16core/i_alu/_carry_i_6_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.690 r  i_pic16core/i_alu/_carry/CO[3]
                         net (fo=1, routed)           0.000    13.690    i_pic16core/i_alu/_carry_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.912 f  i_pic16core/i_alu/_carry__0/O[0]
                         net (fo=1, routed)           0.437    14.349    i_pic16core/i_alu/data2[5]
    SLICE_X10Y80         LUT6 (Prop_lut6_I0_O)        0.299    14.648 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_7/O
                         net (fo=1, routed)           0.455    15.103    i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_7_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I3_O)        0.124    15.227 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_2/O
                         net (fo=1, routed)           0.544    15.770    i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_2_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.894 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_1/O
                         net (fo=15, routed)          0.729    16.623    i_pic16core/i_alu/WDATA[5]
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.124    16.747 f  i_pic16core/i_alu/IR[13]_i_8/O
                         net (fo=2, routed)           0.414    17.161    i_pic16core/i_alu/IR[13]_i_8_n_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I1_O)        0.124    17.285 r  i_pic16core/i_alu/IR[13]_i_7/O
                         net (fo=2, routed)           0.432    17.717    i_pic16core/i_alu/IR[13]_i_7_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124    17.841 r  i_pic16core/i_alu/IR[13]_i_1/O
                         net (fo=13, routed)          0.501    18.342    i_pic16core/IR0
    SLICE_X6Y76          FDRE                                         r  i_pic16core/IR_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK (IN)
                         net (fo=0)                   0.000    14.286    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           1.162    16.859    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.942 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    18.581    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.672 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         1.588    20.260    i_pic16core/CLK_OUT2
    SLICE_X6Y76          FDRE                                         r  i_pic16core/IR_reg[3]/C
                         clock pessimism              0.350    20.610    
                         clock uncertainty           -0.086    20.524    
    SLICE_X6Y76          FDRE (Setup_fdre_C_R)       -0.524    20.000    i_pic16core/IR_reg[3]
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -18.342    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 i_pic16core/IR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            i_pic16core/IR_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clkout1 rise@14.286ns - clkout1 rise@0.000ns)
  Data Path Delay:        12.017ns  (logic 3.164ns (26.330%)  route 8.853ns (73.670%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=2 LUT5=4 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.975ns = ( 20.260 - 14.286 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         1.706     6.325    i_pic16core/CLK_OUT2
    SLICE_X6Y76          FDRE                                         r  i_pic16core/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     6.843 f  i_pic16core/IR_reg[1]/Q
                         net (fo=16, routed)          1.052     7.895    i_pic16core/i_alu/Q[1]
    SLICE_X5Y77          LUT3 (Prop_lut3_I2_O)        0.152     8.047 r  i_pic16core/i_alu/RAM_reg_0_15_0_0_i_20/O
                         net (fo=2, routed)           0.640     8.687    i_pic16core/i_alu/RAM_reg_0_15_0_0_i_20_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I4_O)        0.332     9.019 r  i_pic16core/i_alu/RAM_reg_0_15_0_0_i_14/O
                         net (fo=45, routed)          1.182    10.200    i_pic16core/RAM_reg_0_31_0_0__3/A3
    SLICE_X6Y82          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124    10.324 r  i_pic16core/RAM_reg_0_31_0_0__3/SP/O
                         net (fo=1, routed)           0.947    11.272    i_pic16core/i_alu/IR_reg[0]_22
    SLICE_X7Y81          LUT5 (Prop_lut5_I0_O)        0.124    11.396 r  i_pic16core/i_alu/_carry__0_i_21/O
                         net (fo=2, routed)           0.441    11.836    i_pic16core/i_alu/W_reg[4]_1
    SLICE_X7Y80          LUT5 (Prop_lut5_I0_O)        0.124    11.960 r  i_pic16core/i_alu/_carry__0_i_12/O
                         net (fo=1, routed)           0.480    12.440    i_pic16core/i_alu/_carry__0_i_12_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I2_O)        0.124    12.564 r  i_pic16core/i_alu/_carry__0_i_3/O
                         net (fo=14, routed)          0.601    13.165    i_pic16core/i_alu/W_reg[4]_0[2]
    SLICE_X9Y79          LUT2 (Prop_lut2_I1_O)        0.124    13.289 r  i_pic16core/i_alu/_carry_i_6/O
                         net (fo=1, routed)           0.000    13.289    i_pic16core/i_alu/_carry_i_6_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.690 r  i_pic16core/i_alu/_carry/CO[3]
                         net (fo=1, routed)           0.000    13.690    i_pic16core/i_alu/_carry_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.912 f  i_pic16core/i_alu/_carry__0/O[0]
                         net (fo=1, routed)           0.437    14.349    i_pic16core/i_alu/data2[5]
    SLICE_X10Y80         LUT6 (Prop_lut6_I0_O)        0.299    14.648 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_7/O
                         net (fo=1, routed)           0.455    15.103    i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_7_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I3_O)        0.124    15.227 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_2/O
                         net (fo=1, routed)           0.544    15.770    i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_2_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.894 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_1/O
                         net (fo=15, routed)          0.729    16.623    i_pic16core/i_alu/WDATA[5]
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.124    16.747 f  i_pic16core/i_alu/IR[13]_i_8/O
                         net (fo=2, routed)           0.414    17.161    i_pic16core/i_alu/IR[13]_i_8_n_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I1_O)        0.124    17.285 r  i_pic16core/i_alu/IR[13]_i_7/O
                         net (fo=2, routed)           0.432    17.717    i_pic16core/i_alu/IR[13]_i_7_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124    17.841 r  i_pic16core/i_alu/IR[13]_i_1/O
                         net (fo=13, routed)          0.501    18.342    i_pic16core/IR0
    SLICE_X6Y76          FDRE                                         r  i_pic16core/IR_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK (IN)
                         net (fo=0)                   0.000    14.286    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           1.162    16.859    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.942 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    18.581    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.672 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         1.588    20.260    i_pic16core/CLK_OUT2
    SLICE_X6Y76          FDRE                                         r  i_pic16core/IR_reg[5]/C
                         clock pessimism              0.350    20.610    
                         clock uncertainty           -0.086    20.524    
    SLICE_X6Y76          FDRE (Setup_fdre_C_R)       -0.524    20.000    i_pic16core/IR_reg[5]
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -18.342    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 i_pic16core/IR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            i_pic16core/IR_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clkout1 rise@14.286ns - clkout1 rise@0.000ns)
  Data Path Delay:        12.017ns  (logic 3.164ns (26.330%)  route 8.853ns (73.670%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=2 LUT5=4 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.975ns = ( 20.260 - 14.286 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         1.706     6.325    i_pic16core/CLK_OUT2
    SLICE_X6Y76          FDRE                                         r  i_pic16core/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     6.843 f  i_pic16core/IR_reg[1]/Q
                         net (fo=16, routed)          1.052     7.895    i_pic16core/i_alu/Q[1]
    SLICE_X5Y77          LUT3 (Prop_lut3_I2_O)        0.152     8.047 r  i_pic16core/i_alu/RAM_reg_0_15_0_0_i_20/O
                         net (fo=2, routed)           0.640     8.687    i_pic16core/i_alu/RAM_reg_0_15_0_0_i_20_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I4_O)        0.332     9.019 r  i_pic16core/i_alu/RAM_reg_0_15_0_0_i_14/O
                         net (fo=45, routed)          1.182    10.200    i_pic16core/RAM_reg_0_31_0_0__3/A3
    SLICE_X6Y82          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124    10.324 r  i_pic16core/RAM_reg_0_31_0_0__3/SP/O
                         net (fo=1, routed)           0.947    11.272    i_pic16core/i_alu/IR_reg[0]_22
    SLICE_X7Y81          LUT5 (Prop_lut5_I0_O)        0.124    11.396 r  i_pic16core/i_alu/_carry__0_i_21/O
                         net (fo=2, routed)           0.441    11.836    i_pic16core/i_alu/W_reg[4]_1
    SLICE_X7Y80          LUT5 (Prop_lut5_I0_O)        0.124    11.960 r  i_pic16core/i_alu/_carry__0_i_12/O
                         net (fo=1, routed)           0.480    12.440    i_pic16core/i_alu/_carry__0_i_12_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I2_O)        0.124    12.564 r  i_pic16core/i_alu/_carry__0_i_3/O
                         net (fo=14, routed)          0.601    13.165    i_pic16core/i_alu/W_reg[4]_0[2]
    SLICE_X9Y79          LUT2 (Prop_lut2_I1_O)        0.124    13.289 r  i_pic16core/i_alu/_carry_i_6/O
                         net (fo=1, routed)           0.000    13.289    i_pic16core/i_alu/_carry_i_6_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.690 r  i_pic16core/i_alu/_carry/CO[3]
                         net (fo=1, routed)           0.000    13.690    i_pic16core/i_alu/_carry_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.912 f  i_pic16core/i_alu/_carry__0/O[0]
                         net (fo=1, routed)           0.437    14.349    i_pic16core/i_alu/data2[5]
    SLICE_X10Y80         LUT6 (Prop_lut6_I0_O)        0.299    14.648 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_7/O
                         net (fo=1, routed)           0.455    15.103    i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_7_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I3_O)        0.124    15.227 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_2/O
                         net (fo=1, routed)           0.544    15.770    i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_2_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.894 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_1/O
                         net (fo=15, routed)          0.729    16.623    i_pic16core/i_alu/WDATA[5]
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.124    16.747 f  i_pic16core/i_alu/IR[13]_i_8/O
                         net (fo=2, routed)           0.414    17.161    i_pic16core/i_alu/IR[13]_i_8_n_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I1_O)        0.124    17.285 r  i_pic16core/i_alu/IR[13]_i_7/O
                         net (fo=2, routed)           0.432    17.717    i_pic16core/i_alu/IR[13]_i_7_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124    17.841 r  i_pic16core/i_alu/IR[13]_i_1/O
                         net (fo=13, routed)          0.501    18.342    i_pic16core/IR0
    SLICE_X6Y76          FDRE                                         r  i_pic16core/IR_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK (IN)
                         net (fo=0)                   0.000    14.286    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           1.162    16.859    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.942 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    18.581    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.672 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         1.588    20.260    i_pic16core/CLK_OUT2
    SLICE_X6Y76          FDRE                                         r  i_pic16core/IR_reg[9]/C
                         clock pessimism              0.350    20.610    
                         clock uncertainty           -0.086    20.524    
    SLICE_X6Y76          FDRE (Setup_fdre_C_R)       -0.524    20.000    i_pic16core/IR_reg[9]
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -18.342    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 i_pic16core/IR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            i_pic16core/IR_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clkout1 rise@14.286ns - clkout1 rise@0.000ns)
  Data Path Delay:        12.027ns  (logic 3.164ns (26.306%)  route 8.863ns (73.694%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=2 LUT5=4 LUT6=5 RAMS32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 20.261 - 14.286 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         1.706     6.325    i_pic16core/CLK_OUT2
    SLICE_X6Y76          FDRE                                         r  i_pic16core/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     6.843 f  i_pic16core/IR_reg[1]/Q
                         net (fo=16, routed)          1.052     7.895    i_pic16core/i_alu/Q[1]
    SLICE_X5Y77          LUT3 (Prop_lut3_I2_O)        0.152     8.047 r  i_pic16core/i_alu/RAM_reg_0_15_0_0_i_20/O
                         net (fo=2, routed)           0.640     8.687    i_pic16core/i_alu/RAM_reg_0_15_0_0_i_20_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I4_O)        0.332     9.019 r  i_pic16core/i_alu/RAM_reg_0_15_0_0_i_14/O
                         net (fo=45, routed)          1.182    10.200    i_pic16core/RAM_reg_0_31_0_0__3/A3
    SLICE_X6Y82          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124    10.324 r  i_pic16core/RAM_reg_0_31_0_0__3/SP/O
                         net (fo=1, routed)           0.947    11.272    i_pic16core/i_alu/IR_reg[0]_22
    SLICE_X7Y81          LUT5 (Prop_lut5_I0_O)        0.124    11.396 r  i_pic16core/i_alu/_carry__0_i_21/O
                         net (fo=2, routed)           0.441    11.836    i_pic16core/i_alu/W_reg[4]_1
    SLICE_X7Y80          LUT5 (Prop_lut5_I0_O)        0.124    11.960 r  i_pic16core/i_alu/_carry__0_i_12/O
                         net (fo=1, routed)           0.480    12.440    i_pic16core/i_alu/_carry__0_i_12_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I2_O)        0.124    12.564 r  i_pic16core/i_alu/_carry__0_i_3/O
                         net (fo=14, routed)          0.601    13.165    i_pic16core/i_alu/W_reg[4]_0[2]
    SLICE_X9Y79          LUT2 (Prop_lut2_I1_O)        0.124    13.289 r  i_pic16core/i_alu/_carry_i_6/O
                         net (fo=1, routed)           0.000    13.289    i_pic16core/i_alu/_carry_i_6_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.690 r  i_pic16core/i_alu/_carry/CO[3]
                         net (fo=1, routed)           0.000    13.690    i_pic16core/i_alu/_carry_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.912 f  i_pic16core/i_alu/_carry__0/O[0]
                         net (fo=1, routed)           0.437    14.349    i_pic16core/i_alu/data2[5]
    SLICE_X10Y80         LUT6 (Prop_lut6_I0_O)        0.299    14.648 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_7/O
                         net (fo=1, routed)           0.455    15.103    i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_7_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I3_O)        0.124    15.227 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_2/O
                         net (fo=1, routed)           0.544    15.770    i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_2_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.894 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_1/O
                         net (fo=15, routed)          0.729    16.623    i_pic16core/i_alu/WDATA[5]
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.124    16.747 f  i_pic16core/i_alu/IR[13]_i_8/O
                         net (fo=2, routed)           0.414    17.161    i_pic16core/i_alu/IR[13]_i_8_n_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I1_O)        0.124    17.285 r  i_pic16core/i_alu/IR[13]_i_7/O
                         net (fo=2, routed)           0.432    17.717    i_pic16core/i_alu/IR[13]_i_7_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124    17.841 r  i_pic16core/i_alu/IR[13]_i_1/O
                         net (fo=13, routed)          0.511    18.352    i_pic16core/IR0
    SLICE_X5Y77          FDRE                                         r  i_pic16core/IR_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK (IN)
                         net (fo=0)                   0.000    14.286    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           1.162    16.859    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.942 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    18.581    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.672 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         1.589    20.261    i_pic16core/CLK_OUT2
    SLICE_X5Y77          FDRE                                         r  i_pic16core/IR_reg[6]/C
                         clock pessimism              0.328    20.589    
                         clock uncertainty           -0.086    20.503    
    SLICE_X5Y77          FDRE (Setup_fdre_C_R)       -0.429    20.074    i_pic16core/IR_reg[6]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                         -18.352    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 i_pic16core/IR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            i_pic16core/IR_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clkout1 rise@14.286ns - clkout1 rise@0.000ns)
  Data Path Delay:        12.017ns  (logic 3.164ns (26.330%)  route 8.853ns (73.670%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=2 LUT5=4 LUT6=5 RAMS32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.975ns = ( 20.260 - 14.286 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         1.706     6.325    i_pic16core/CLK_OUT2
    SLICE_X6Y76          FDRE                                         r  i_pic16core/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     6.843 f  i_pic16core/IR_reg[1]/Q
                         net (fo=16, routed)          1.052     7.895    i_pic16core/i_alu/Q[1]
    SLICE_X5Y77          LUT3 (Prop_lut3_I2_O)        0.152     8.047 r  i_pic16core/i_alu/RAM_reg_0_15_0_0_i_20/O
                         net (fo=2, routed)           0.640     8.687    i_pic16core/i_alu/RAM_reg_0_15_0_0_i_20_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I4_O)        0.332     9.019 r  i_pic16core/i_alu/RAM_reg_0_15_0_0_i_14/O
                         net (fo=45, routed)          1.182    10.200    i_pic16core/RAM_reg_0_31_0_0__3/A3
    SLICE_X6Y82          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124    10.324 r  i_pic16core/RAM_reg_0_31_0_0__3/SP/O
                         net (fo=1, routed)           0.947    11.272    i_pic16core/i_alu/IR_reg[0]_22
    SLICE_X7Y81          LUT5 (Prop_lut5_I0_O)        0.124    11.396 r  i_pic16core/i_alu/_carry__0_i_21/O
                         net (fo=2, routed)           0.441    11.836    i_pic16core/i_alu/W_reg[4]_1
    SLICE_X7Y80          LUT5 (Prop_lut5_I0_O)        0.124    11.960 r  i_pic16core/i_alu/_carry__0_i_12/O
                         net (fo=1, routed)           0.480    12.440    i_pic16core/i_alu/_carry__0_i_12_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I2_O)        0.124    12.564 r  i_pic16core/i_alu/_carry__0_i_3/O
                         net (fo=14, routed)          0.601    13.165    i_pic16core/i_alu/W_reg[4]_0[2]
    SLICE_X9Y79          LUT2 (Prop_lut2_I1_O)        0.124    13.289 r  i_pic16core/i_alu/_carry_i_6/O
                         net (fo=1, routed)           0.000    13.289    i_pic16core/i_alu/_carry_i_6_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.690 r  i_pic16core/i_alu/_carry/CO[3]
                         net (fo=1, routed)           0.000    13.690    i_pic16core/i_alu/_carry_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.912 f  i_pic16core/i_alu/_carry__0/O[0]
                         net (fo=1, routed)           0.437    14.349    i_pic16core/i_alu/data2[5]
    SLICE_X10Y80         LUT6 (Prop_lut6_I0_O)        0.299    14.648 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_7/O
                         net (fo=1, routed)           0.455    15.103    i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_7_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I3_O)        0.124    15.227 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_2/O
                         net (fo=1, routed)           0.544    15.770    i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_2_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.894 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_1/O
                         net (fo=15, routed)          0.729    16.623    i_pic16core/i_alu/WDATA[5]
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.124    16.747 f  i_pic16core/i_alu/IR[13]_i_8/O
                         net (fo=2, routed)           0.414    17.161    i_pic16core/i_alu/IR[13]_i_8_n_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I1_O)        0.124    17.285 r  i_pic16core/i_alu/IR[13]_i_7/O
                         net (fo=2, routed)           0.432    17.717    i_pic16core/i_alu/IR[13]_i_7_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124    17.841 r  i_pic16core/i_alu/IR[13]_i_1/O
                         net (fo=13, routed)          0.501    18.342    i_pic16core/IR0
    SLICE_X7Y76          FDRE                                         r  i_pic16core/IR_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK (IN)
                         net (fo=0)                   0.000    14.286    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           1.162    16.859    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.942 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    18.581    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.672 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         1.588    20.260    i_pic16core/CLK_OUT2
    SLICE_X7Y76          FDRE                                         r  i_pic16core/IR_reg[10]/C
                         clock pessimism              0.328    20.588    
                         clock uncertainty           -0.086    20.502    
    SLICE_X7Y76          FDRE (Setup_fdre_C_R)       -0.429    20.073    i_pic16core/IR_reg[10]
  -------------------------------------------------------------------
                         required time                         20.073    
                         arrival time                         -18.342    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 i_pic16core/IR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            i_pic16core/IR_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clkout1 rise@14.286ns - clkout1 rise@0.000ns)
  Data Path Delay:        12.017ns  (logic 3.164ns (26.330%)  route 8.853ns (73.670%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=2 LUT5=4 LUT6=5 RAMS32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.975ns = ( 20.260 - 14.286 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         1.706     6.325    i_pic16core/CLK_OUT2
    SLICE_X6Y76          FDRE                                         r  i_pic16core/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     6.843 f  i_pic16core/IR_reg[1]/Q
                         net (fo=16, routed)          1.052     7.895    i_pic16core/i_alu/Q[1]
    SLICE_X5Y77          LUT3 (Prop_lut3_I2_O)        0.152     8.047 r  i_pic16core/i_alu/RAM_reg_0_15_0_0_i_20/O
                         net (fo=2, routed)           0.640     8.687    i_pic16core/i_alu/RAM_reg_0_15_0_0_i_20_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I4_O)        0.332     9.019 r  i_pic16core/i_alu/RAM_reg_0_15_0_0_i_14/O
                         net (fo=45, routed)          1.182    10.200    i_pic16core/RAM_reg_0_31_0_0__3/A3
    SLICE_X6Y82          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124    10.324 r  i_pic16core/RAM_reg_0_31_0_0__3/SP/O
                         net (fo=1, routed)           0.947    11.272    i_pic16core/i_alu/IR_reg[0]_22
    SLICE_X7Y81          LUT5 (Prop_lut5_I0_O)        0.124    11.396 r  i_pic16core/i_alu/_carry__0_i_21/O
                         net (fo=2, routed)           0.441    11.836    i_pic16core/i_alu/W_reg[4]_1
    SLICE_X7Y80          LUT5 (Prop_lut5_I0_O)        0.124    11.960 r  i_pic16core/i_alu/_carry__0_i_12/O
                         net (fo=1, routed)           0.480    12.440    i_pic16core/i_alu/_carry__0_i_12_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I2_O)        0.124    12.564 r  i_pic16core/i_alu/_carry__0_i_3/O
                         net (fo=14, routed)          0.601    13.165    i_pic16core/i_alu/W_reg[4]_0[2]
    SLICE_X9Y79          LUT2 (Prop_lut2_I1_O)        0.124    13.289 r  i_pic16core/i_alu/_carry_i_6/O
                         net (fo=1, routed)           0.000    13.289    i_pic16core/i_alu/_carry_i_6_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.690 r  i_pic16core/i_alu/_carry/CO[3]
                         net (fo=1, routed)           0.000    13.690    i_pic16core/i_alu/_carry_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.912 f  i_pic16core/i_alu/_carry__0/O[0]
                         net (fo=1, routed)           0.437    14.349    i_pic16core/i_alu/data2[5]
    SLICE_X10Y80         LUT6 (Prop_lut6_I0_O)        0.299    14.648 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_7/O
                         net (fo=1, routed)           0.455    15.103    i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_7_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I3_O)        0.124    15.227 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_2/O
                         net (fo=1, routed)           0.544    15.770    i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_2_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.894 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_1/O
                         net (fo=15, routed)          0.729    16.623    i_pic16core/i_alu/WDATA[5]
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.124    16.747 f  i_pic16core/i_alu/IR[13]_i_8/O
                         net (fo=2, routed)           0.414    17.161    i_pic16core/i_alu/IR[13]_i_8_n_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I1_O)        0.124    17.285 r  i_pic16core/i_alu/IR[13]_i_7/O
                         net (fo=2, routed)           0.432    17.717    i_pic16core/i_alu/IR[13]_i_7_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124    17.841 r  i_pic16core/i_alu/IR[13]_i_1/O
                         net (fo=13, routed)          0.501    18.342    i_pic16core/IR0
    SLICE_X7Y76          FDRE                                         r  i_pic16core/IR_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK (IN)
                         net (fo=0)                   0.000    14.286    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           1.162    16.859    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.942 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    18.581    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.672 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         1.588    20.260    i_pic16core/CLK_OUT2
    SLICE_X7Y76          FDRE                                         r  i_pic16core/IR_reg[11]/C
                         clock pessimism              0.328    20.588    
                         clock uncertainty           -0.086    20.502    
    SLICE_X7Y76          FDRE (Setup_fdre_C_R)       -0.429    20.073    i_pic16core/IR_reg[11]
  -------------------------------------------------------------------
                         required time                         20.073    
                         arrival time                         -18.342    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 i_pic16core/IR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            i_pic16core/IR_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clkout1 rise@14.286ns - clkout1 rise@0.000ns)
  Data Path Delay:        12.017ns  (logic 3.164ns (26.330%)  route 8.853ns (73.670%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=2 LUT5=4 LUT6=5 RAMS32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.975ns = ( 20.260 - 14.286 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         1.706     6.325    i_pic16core/CLK_OUT2
    SLICE_X6Y76          FDRE                                         r  i_pic16core/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     6.843 f  i_pic16core/IR_reg[1]/Q
                         net (fo=16, routed)          1.052     7.895    i_pic16core/i_alu/Q[1]
    SLICE_X5Y77          LUT3 (Prop_lut3_I2_O)        0.152     8.047 r  i_pic16core/i_alu/RAM_reg_0_15_0_0_i_20/O
                         net (fo=2, routed)           0.640     8.687    i_pic16core/i_alu/RAM_reg_0_15_0_0_i_20_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I4_O)        0.332     9.019 r  i_pic16core/i_alu/RAM_reg_0_15_0_0_i_14/O
                         net (fo=45, routed)          1.182    10.200    i_pic16core/RAM_reg_0_31_0_0__3/A3
    SLICE_X6Y82          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124    10.324 r  i_pic16core/RAM_reg_0_31_0_0__3/SP/O
                         net (fo=1, routed)           0.947    11.272    i_pic16core/i_alu/IR_reg[0]_22
    SLICE_X7Y81          LUT5 (Prop_lut5_I0_O)        0.124    11.396 r  i_pic16core/i_alu/_carry__0_i_21/O
                         net (fo=2, routed)           0.441    11.836    i_pic16core/i_alu/W_reg[4]_1
    SLICE_X7Y80          LUT5 (Prop_lut5_I0_O)        0.124    11.960 r  i_pic16core/i_alu/_carry__0_i_12/O
                         net (fo=1, routed)           0.480    12.440    i_pic16core/i_alu/_carry__0_i_12_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I2_O)        0.124    12.564 r  i_pic16core/i_alu/_carry__0_i_3/O
                         net (fo=14, routed)          0.601    13.165    i_pic16core/i_alu/W_reg[4]_0[2]
    SLICE_X9Y79          LUT2 (Prop_lut2_I1_O)        0.124    13.289 r  i_pic16core/i_alu/_carry_i_6/O
                         net (fo=1, routed)           0.000    13.289    i_pic16core/i_alu/_carry_i_6_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.690 r  i_pic16core/i_alu/_carry/CO[3]
                         net (fo=1, routed)           0.000    13.690    i_pic16core/i_alu/_carry_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.912 f  i_pic16core/i_alu/_carry__0/O[0]
                         net (fo=1, routed)           0.437    14.349    i_pic16core/i_alu/data2[5]
    SLICE_X10Y80         LUT6 (Prop_lut6_I0_O)        0.299    14.648 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_7/O
                         net (fo=1, routed)           0.455    15.103    i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_7_n_0
    SLICE_X10Y79         LUT5 (Prop_lut5_I3_O)        0.124    15.227 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_2/O
                         net (fo=1, routed)           0.544    15.770    i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_2_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.894 f  i_pic16core/i_alu/RAM_reg_0_15_0_0__9_i_1/O
                         net (fo=15, routed)          0.729    16.623    i_pic16core/i_alu/WDATA[5]
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.124    16.747 f  i_pic16core/i_alu/IR[13]_i_8/O
                         net (fo=2, routed)           0.414    17.161    i_pic16core/i_alu/IR[13]_i_8_n_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I1_O)        0.124    17.285 r  i_pic16core/i_alu/IR[13]_i_7/O
                         net (fo=2, routed)           0.432    17.717    i_pic16core/i_alu/IR[13]_i_7_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124    17.841 r  i_pic16core/i_alu/IR[13]_i_1/O
                         net (fo=13, routed)          0.501    18.342    i_pic16core/IR0
    SLICE_X7Y76          FDRE                                         r  i_pic16core/IR_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK (IN)
                         net (fo=0)                   0.000    14.286    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           1.162    16.859    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.942 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    18.581    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.672 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         1.588    20.260    i_pic16core/CLK_OUT2
    SLICE_X7Y76          FDRE                                         r  i_pic16core/IR_reg[12]/C
                         clock pessimism              0.328    20.588    
                         clock uncertainty           -0.086    20.502    
    SLICE_X7Y76          FDRE (Setup_fdre_C_R)       -0.429    20.073    i_pic16core/IR_reg[12]
  -------------------------------------------------------------------
                         required time                         20.073    
                         arrival time                         -18.342    
  -------------------------------------------------------------------
                         slack                                  1.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 i_pic16core/PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            i_pic16core/STK_reg_0_7_0_4/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.895%)  route 0.131ns (48.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         0.591     1.855    i_pic16core/CLK_OUT2
    SLICE_X3Y75          FDRE                                         r  i_pic16core/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.996 r  i_pic16core/PC_reg[2]/Q
                         net (fo=3, routed)           0.131     2.127    i_pic16core/STK_reg_0_7_0_4/DIB0
    SLICE_X2Y76          RAMD32                                       r  i_pic16core/STK_reg_0_7_0_4/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         0.862     2.405    i_pic16core/STK_reg_0_7_0_4/WCLK
    SLICE_X2Y76          RAMD32                                       r  i_pic16core/STK_reg_0_7_0_4/RAMB/CLK
                         clock pessimism             -0.535     1.869    
    SLICE_X2Y76          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.015    i_pic16core/STK_reg_0_7_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_pic16core/STKP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            i_pic16core/STK_reg_0_7_0_4/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.594%)  route 0.279ns (66.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         0.591     1.855    i_pic16core/CLK_OUT2
    SLICE_X5Y76          FDRE                                         r  i_pic16core/STKP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.996 r  i_pic16core/STKP_reg[2]/Q
                         net (fo=10, routed)          0.279     2.275    i_pic16core/STK_reg_0_7_0_4/ADDRD2
    SLICE_X2Y76          RAMD32                                       r  i_pic16core/STK_reg_0_7_0_4/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         0.862     2.405    i_pic16core/STK_reg_0_7_0_4/WCLK
    SLICE_X2Y76          RAMD32                                       r  i_pic16core/STK_reg_0_7_0_4/RAMA/CLK
                         clock pessimism             -0.512     1.892    
    SLICE_X2Y76          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.146    i_pic16core/STK_reg_0_7_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_pic16core/STKP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            i_pic16core/STK_reg_0_7_0_4/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.594%)  route 0.279ns (66.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         0.591     1.855    i_pic16core/CLK_OUT2
    SLICE_X5Y76          FDRE                                         r  i_pic16core/STKP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.996 r  i_pic16core/STKP_reg[2]/Q
                         net (fo=10, routed)          0.279     2.275    i_pic16core/STK_reg_0_7_0_4/ADDRD2
    SLICE_X2Y76          RAMD32                                       r  i_pic16core/STK_reg_0_7_0_4/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         0.862     2.405    i_pic16core/STK_reg_0_7_0_4/WCLK
    SLICE_X2Y76          RAMD32                                       r  i_pic16core/STK_reg_0_7_0_4/RAMA_D1/CLK
                         clock pessimism             -0.512     1.892    
    SLICE_X2Y76          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.146    i_pic16core/STK_reg_0_7_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_pic16core/STKP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            i_pic16core/STK_reg_0_7_0_4/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.594%)  route 0.279ns (66.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         0.591     1.855    i_pic16core/CLK_OUT2
    SLICE_X5Y76          FDRE                                         r  i_pic16core/STKP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.996 r  i_pic16core/STKP_reg[2]/Q
                         net (fo=10, routed)          0.279     2.275    i_pic16core/STK_reg_0_7_0_4/ADDRD2
    SLICE_X2Y76          RAMD32                                       r  i_pic16core/STK_reg_0_7_0_4/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         0.862     2.405    i_pic16core/STK_reg_0_7_0_4/WCLK
    SLICE_X2Y76          RAMD32                                       r  i_pic16core/STK_reg_0_7_0_4/RAMB/CLK
                         clock pessimism             -0.512     1.892    
    SLICE_X2Y76          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.146    i_pic16core/STK_reg_0_7_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_pic16core/STKP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            i_pic16core/STK_reg_0_7_0_4/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.594%)  route 0.279ns (66.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         0.591     1.855    i_pic16core/CLK_OUT2
    SLICE_X5Y76          FDRE                                         r  i_pic16core/STKP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.996 r  i_pic16core/STKP_reg[2]/Q
                         net (fo=10, routed)          0.279     2.275    i_pic16core/STK_reg_0_7_0_4/ADDRD2
    SLICE_X2Y76          RAMD32                                       r  i_pic16core/STK_reg_0_7_0_4/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         0.862     2.405    i_pic16core/STK_reg_0_7_0_4/WCLK
    SLICE_X2Y76          RAMD32                                       r  i_pic16core/STK_reg_0_7_0_4/RAMB_D1/CLK
                         clock pessimism             -0.512     1.892    
    SLICE_X2Y76          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.146    i_pic16core/STK_reg_0_7_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_pic16core/STKP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            i_pic16core/STK_reg_0_7_0_4/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.594%)  route 0.279ns (66.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         0.591     1.855    i_pic16core/CLK_OUT2
    SLICE_X5Y76          FDRE                                         r  i_pic16core/STKP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.996 r  i_pic16core/STKP_reg[2]/Q
                         net (fo=10, routed)          0.279     2.275    i_pic16core/STK_reg_0_7_0_4/ADDRD2
    SLICE_X2Y76          RAMD32                                       r  i_pic16core/STK_reg_0_7_0_4/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         0.862     2.405    i_pic16core/STK_reg_0_7_0_4/WCLK
    SLICE_X2Y76          RAMD32                                       r  i_pic16core/STK_reg_0_7_0_4/RAMC/CLK
                         clock pessimism             -0.512     1.892    
    SLICE_X2Y76          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.146    i_pic16core/STK_reg_0_7_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_pic16core/STKP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            i_pic16core/STK_reg_0_7_0_4/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.594%)  route 0.279ns (66.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         0.591     1.855    i_pic16core/CLK_OUT2
    SLICE_X5Y76          FDRE                                         r  i_pic16core/STKP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.996 r  i_pic16core/STKP_reg[2]/Q
                         net (fo=10, routed)          0.279     2.275    i_pic16core/STK_reg_0_7_0_4/ADDRD2
    SLICE_X2Y76          RAMD32                                       r  i_pic16core/STK_reg_0_7_0_4/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         0.862     2.405    i_pic16core/STK_reg_0_7_0_4/WCLK
    SLICE_X2Y76          RAMD32                                       r  i_pic16core/STK_reg_0_7_0_4/RAMC_D1/CLK
                         clock pessimism             -0.512     1.892    
    SLICE_X2Y76          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.146    i_pic16core/STK_reg_0_7_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_pic16core/STKP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            i_pic16core/STK_reg_0_7_0_4/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.594%)  route 0.279ns (66.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         0.591     1.855    i_pic16core/CLK_OUT2
    SLICE_X5Y76          FDRE                                         r  i_pic16core/STKP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.996 r  i_pic16core/STKP_reg[2]/Q
                         net (fo=10, routed)          0.279     2.275    i_pic16core/STK_reg_0_7_0_4/ADDRD2
    SLICE_X2Y76          RAMS32                                       r  i_pic16core/STK_reg_0_7_0_4/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         0.862     2.405    i_pic16core/STK_reg_0_7_0_4/WCLK
    SLICE_X2Y76          RAMS32                                       r  i_pic16core/STK_reg_0_7_0_4/RAMD/CLK
                         clock pessimism             -0.512     1.892    
    SLICE_X2Y76          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.146    i_pic16core/STK_reg_0_7_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_pic16core/STKP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            i_pic16core/STK_reg_0_7_0_4/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.594%)  route 0.279ns (66.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         0.591     1.855    i_pic16core/CLK_OUT2
    SLICE_X5Y76          FDRE                                         r  i_pic16core/STKP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.996 r  i_pic16core/STKP_reg[2]/Q
                         net (fo=10, routed)          0.279     2.275    i_pic16core/STK_reg_0_7_0_4/ADDRD2
    SLICE_X2Y76          RAMS32                                       r  i_pic16core/STK_reg_0_7_0_4/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         0.862     2.405    i_pic16core/STK_reg_0_7_0_4/WCLK
    SLICE_X2Y76          RAMS32                                       r  i_pic16core/STK_reg_0_7_0_4/RAMD_D1/CLK
                         clock pessimism             -0.512     1.892    
    SLICE_X2Y76          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.146    i_pic16core/STK_reg_0_7_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 i_pic16core/PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            i_pic16core/STK_reg_0_7_0_4/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.383%)  route 0.133ns (48.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         0.591     1.855    i_pic16core/CLK_OUT2
    SLICE_X3Y75          FDRE                                         r  i_pic16core/PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.996 r  i_pic16core/PC_reg[3]/Q
                         net (fo=3, routed)           0.133     2.130    i_pic16core/STK_reg_0_7_0_4/DIB1
    SLICE_X2Y76          RAMD32                                       r  i_pic16core/STK_reg_0_7_0_4/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    dcm0/CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  dcm0/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    dcm0/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  dcm0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    dcm0/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  dcm0/clkout2_buf/O
                         net (fo=146, routed)         0.862     2.405    i_pic16core/STK_reg_0_7_0_4/WCLK
    SLICE_X2Y76          RAMD32                                       r  i_pic16core/STK_reg_0_7_0_4/RAMB_D1/CLK
                         clock pessimism             -0.535     1.869    
    SLICE_X2Y76          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.993    i_pic16core/STK_reg_0_7_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { dcm0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         14.286      12.131     BUFGCTRL_X0Y16   dcm0/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         14.286      13.037     MMCME2_ADV_X1Y2  dcm0/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X8Y81      i_pic16core/C_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X9Y81      i_pic16core/DC_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X5Y78      i_pic16core/FSR_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X0Y79      i_pic16core/FSR_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X5Y78      i_pic16core/FSR_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X5Y78      i_pic16core/FSR_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X0Y79      i_pic16core/FSR_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X0Y79      i_pic16core/FSR_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       14.286      199.074    MMCME2_ADV_X1Y2  dcm0/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X2Y81      i_pic16core/RAM_reg_0_15_0_0__3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X2Y81      i_pic16core/RAM_reg_0_15_0_0__5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X2Y81      i_pic16core/RAM_reg_0_15_0_0__9/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X6Y82      i_pic16core/RAM_reg_0_31_0_0__3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X6Y82      i_pic16core/RAM_reg_0_31_0_0__4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X6Y82      i_pic16core/RAM_reg_0_31_0_0__5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X6Y82      i_pic16core/RAM_reg_0_31_0_0__6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X2Y81      i_pic16core/RAM_reg_0_15_0_0__7/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X2Y76      i_pic16core/STK_reg_0_7_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X2Y76      i_pic16core/STK_reg_0_7_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X2Y78      i_pic16core/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X2Y79      i_pic16core/RAM_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X2Y78      i_pic16core/RAM_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X2Y79      i_pic16core/RAM_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X2Y78      i_pic16core/RAM_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X2Y79      i_pic16core/RAM_reg_0_15_0_0__14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X2Y80      i_pic16core/RAM_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X2Y81      i_pic16core/RAM_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X2Y80      i_pic16core/RAM_reg_0_15_0_0__4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X2Y81      i_pic16core/RAM_reg_0_15_0_0__5/SP/CLK



