<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces" showClockDomains="1" showResetDomains="0">
  <columns>
   <connections preferredWidth="47" />
   <irq preferredWidth="34" />
   <name preferredWidth="146" />
   <export preferredWidth="44" />
   <description preferredWidth="30" />
   <baseaddress preferredWidth="110" />
   <inputclock preferredWidth="30" />
   <endaddress preferredWidth="89" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1294" height="1392" x="1266" y="0" />
 <clocktool showOnlyClockDomainInterfaces="0" />
 <generation block_symbol_file="0" simulation="VERILOG" />
</preferences>
