// Seed: 1440132326
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  tri1 id_6;
  wire id_7;
  wire id_8;
  always @(id_6) #1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  reg id_19 = id_8;
  reg id_20, id_21, id_22, id_23, id_24, id_25, id_26;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_4,
      id_9
  );
  initial begin : LABEL_0
    #1 id_26 <= id_1;
    id_26 = #1  (id_25);
    id_19 <= 1;
  end
endmodule
