# Verilog (Final Exercise)

 > This folder maintains the course design of Digital System Design (DSD) 101. Requirements of this assignment is shown as below.

![](src/assignment_1.jpeg)

![](src/assignment_2.jpeg)

![](src/assignment_3.jpeg)

![](src/assignment_4.jpeg)

![](src/assignment_5.jpeg)

![](src/assignment_6.jpeg)

![](src/assignment_7.jpeg)

![](src/assignment_8.jpeg)
