{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761067840402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761067840407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 19:30:40 2025 " "Processing started: Tue Oct 21 19:30:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761067840407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067840407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mult_Seq -c Mult_Seq " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mult_Seq -c Mult_Seq" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067840407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761067840837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761067840837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipli.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipli.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multipli " "Found entity 1: multipli" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761067850108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850108 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multipli " "Elaborating entity \"multipli\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761067850134 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "multipli.sv(45) " "Verilog HDL Conditional Statement error at multipli.sv(45): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 45 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1761067850135 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Accu multipli.sv(43) " "Verilog HDL Always Construct warning at multipli.sv(43): inferring latch(es) for variable \"Accu\", which holds its previous value in one or more paths through the always construct" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1761067850136 "|multipli"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LO multipli.sv(43) " "Verilog HDL Always Construct warning at multipli.sv(43): inferring latch(es) for variable \"LO\", which holds its previous value in one or more paths through the always construct" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1761067850136 "|multipli"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M multipli.sv(43) " "Verilog HDL Always Construct warning at multipli.sv(43): inferring latch(es) for variable \"M\", which holds its previous value in one or more paths through the always construct" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1761067850136 "|multipli"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X multipli.sv(43) " "Verilog HDL Always Construct warning at multipli.sv(43): inferring latch(es) for variable \"X\", which holds its previous value in one or more paths through the always construct" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1761067850136 "|multipli"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count multipli.sv(43) " "Verilog HDL Always Construct warning at multipli.sv(43): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1761067850136 "|multipli"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "END_MULT multipli.sv(43) " "Verilog HDL Always Construct warning at multipli.sv(43): inferring latch(es) for variable \"END_MULT\", which holds its previous value in one or more paths through the always construct" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1761067850136 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "END_MULT multipli.sv(43) " "Inferred latch for \"END_MULT\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850137 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] multipli.sv(43) " "Inferred latch for \"count\[0\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850137 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] multipli.sv(43) " "Inferred latch for \"count\[1\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850137 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] multipli.sv(43) " "Inferred latch for \"count\[2\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850138 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] multipli.sv(43) " "Inferred latch for \"count\[3\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850138 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X multipli.sv(43) " "Inferred latch for \"X\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850138 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[0\] multipli.sv(43) " "Inferred latch for \"M\[0\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850138 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[1\] multipli.sv(43) " "Inferred latch for \"M\[1\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850138 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[2\] multipli.sv(43) " "Inferred latch for \"M\[2\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850138 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[3\] multipli.sv(43) " "Inferred latch for \"M\[3\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850138 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[4\] multipli.sv(43) " "Inferred latch for \"M\[4\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850138 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[5\] multipli.sv(43) " "Inferred latch for \"M\[5\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850138 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[6\] multipli.sv(43) " "Inferred latch for \"M\[6\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850138 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[7\] multipli.sv(43) " "Inferred latch for \"M\[7\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850138 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[0\] multipli.sv(43) " "Inferred latch for \"LO\[0\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850138 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[1\] multipli.sv(43) " "Inferred latch for \"LO\[1\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850138 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[2\] multipli.sv(43) " "Inferred latch for \"LO\[2\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850138 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[3\] multipli.sv(43) " "Inferred latch for \"LO\[3\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850138 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[4\] multipli.sv(43) " "Inferred latch for \"LO\[4\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850138 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[5\] multipli.sv(43) " "Inferred latch for \"LO\[5\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850138 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[6\] multipli.sv(43) " "Inferred latch for \"LO\[6\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850138 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LO\[7\] multipli.sv(43) " "Inferred latch for \"LO\[7\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850138 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Accu\[0\] multipli.sv(43) " "Inferred latch for \"Accu\[0\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850139 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Accu\[1\] multipli.sv(43) " "Inferred latch for \"Accu\[1\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850139 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Accu\[2\] multipli.sv(43) " "Inferred latch for \"Accu\[2\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850139 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Accu\[3\] multipli.sv(43) " "Inferred latch for \"Accu\[3\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850139 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Accu\[4\] multipli.sv(43) " "Inferred latch for \"Accu\[4\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850139 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Accu\[5\] multipli.sv(43) " "Inferred latch for \"Accu\[5\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850139 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Accu\[6\] multipli.sv(43) " "Inferred latch for \"Accu\[6\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850139 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Accu\[7\] multipli.sv(43) " "Inferred latch for \"Accu\[7\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850139 "|multipli"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Accu\[8\] multipli.sv(43) " "Inferred latch for \"Accu\[8\]\" at multipli.sv(43)" {  } { { "multipli.sv" "" { Text "C:/Users/zbzak/Desktop/APUNTES/ISDIGI/Practica-2-ISDIG/multipli.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850139 "|multipli"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761067850141 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761067850189 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 21 19:30:50 2025 " "Processing ended: Tue Oct 21 19:30:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761067850189 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761067850189 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761067850189 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761067850189 ""}
