Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at trdb_d5m_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at trdb_d5m_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at trdb_d5m_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at trdb_d5m_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at trdb_d5m_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at trdb_d5m_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_trdb_d5m_0_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_trdb_d5m_0_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_trdb_d5m_0_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_trdb_d5m_0_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_trdb_d5m_0_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_trdb_d5m_0_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_trdb_d5m_0_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv Line: 49
Warning (10037): Verilog HDL or VHDL warning at system_sdram_controller_0.v(318): conditional expression evaluates to a constant File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at system_sdram_controller_0.v(328): conditional expression evaluates to a constant File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at system_sdram_controller_0.v(338): conditional expression evaluates to a constant File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at system_sdram_controller_0.v(682): conditional expression evaluates to a constant File: C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/system/synthesis/submodules/system_sdram_controller_0.v Line: 682
