Release 14.7 - xst P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> 
Reading design: host_display.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "host_display.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "host_display"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : host_display
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/danny/Dropbox/Workspaces/Projects_FPGA/four_char_display/four_char_display.v" into library work
Parsing module <four_char_display>.
Analyzing Verilog file "/home/danny/Dropbox/Workspaces/Projects_FPGA/clock_gen/clock_gen.v" into library work
Parsing module <clock_gen>.
Analyzing Verilog file "/home/danny/Dropbox/Workspaces/Projects_FPGA/scrolling_display/scrolling_display.v" into library work
Parsing module <scrolling_display>.
Analyzing Verilog file "/home/danny/Dropbox/Workspaces/Projects_FPGA/high_speed_uart/high_speed_uart.v" into library work
Parsing module <high_speed_uart>.
Analyzing Verilog file "/home/danny/Dropbox/Workspaces/Projects_FPGA/host_display/host_display.v" into library work
Parsing module <host_display>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <host_display>.

Elaborating module <BUFG>.

Elaborating module <high_speed_uart(BAUD_RATE=2000000)>.

Elaborating module <scrolling_display>.

Elaborating module <four_char_display>.

Elaborating module <clock_gen(BITS=22)>.

Elaborating module <clock_gen(BITS=15)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <host_display>.
    Related source file is "/home/danny/Dropbox/Workspaces/Projects_FPGA/host_display/host_display.v".
    Found 1-bit register for signal <clear_on_next>.
    Found 1-bit register for signal <clearn>.
    Found 8-bit register for signal <tx_send>.
    Found 1-bit register for signal <tx_ready>.
    Found 8-bit register for signal <rx_held>.
    Found 1-bit register for signal <data_in>.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <host_display> synthesized.

Synthesizing Unit <high_speed_uart>.
    Related source file is "/home/danny/Dropbox/Workspaces/Projects_FPGA/high_speed_uart/high_speed_uart.v".
        CLOCK_RATE = 32000000
        BAUD_RATE = 2000000
        SAMPLE_COUNT = 16
        BITS_SAMPLE = 8
        IDLE = 3'b000
        START = 3'b001
        BUSY = 3'b010
        STOP = 3'b011
        READ = 3'b100
        FRAME_ERR = 3'b101
    Found 1-bit register for signal <rx_bit>.
    Found 3-bit register for signal <rx_state>.
    Found 8-bit register for signal <rx_byte>.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <frame_err>.
    Found 3-bit register for signal <bit_counter>.
    Found 8-bit register for signal <sample_counter>.
    Found 3-bit register for signal <tx_state>.
    Found 8-bit register for signal <tx_copy>.
    Found 1-bit register for signal <tx>.
    Found 8-bit register for signal <tx_counter>.
    Found 3-bit register for signal <tx_bit_counter>.
    Found 1-bit register for signal <rx_1>.
    Found finite state machine <FSM_0> for signal <rx_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <tx_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_counter[2]_GND_3_o_add_12_OUT> created at line 189.
    Found 8-bit adder for signal <sample_counter[7]_GND_3_o_add_26_OUT> created at line 224.
    Found 3-bit adder for signal <tx_bit_counter[2]_GND_3_o_add_49_OUT> created at line 333.
    Found 8-bit adder for signal <tx_counter[7]_GND_3_o_add_50_OUT> created at line 340.
    Found 8-bit shifter logical left for signal <GND_3_o_bit_counter[2]_shift_left_9_OUT> created at line 179
    Found 1-bit 8-to-1 multiplexer for signal <tx_bit_counter[2]_tx_copy[7]_Mux_48_o> created at line 332.
    Found 1-bit 4-to-1 multiplexer for signal <_n0183> created at line 312.
    Found 3-bit 4-to-1 multiplexer for signal <_n0192> created at line 312.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred  25 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   2 Finite State Machine(s).
Unit <high_speed_uart> synthesized.

Synthesizing Unit <scrolling_display>.
    Related source file is "/home/danny/Dropbox/Workspaces/Projects_FPGA/scrolling_display/scrolling_display.v".
        SCROLL_CLK_BITS = 22
        DISPLAY_CLK_BITS = 15
    Found 5-bit register for signal <buf_ptr>.
    Found 8-bit register for signal <digit1>.
    Found 8-bit register for signal <digit2>.
    Found 8-bit register for signal <digit3>.
    Found 8-bit register for signal <digit0>.
    Found 2-bit register for signal <clr_sreg>.
    Found 1-bit register for signal <init>.
    Found 5-bit register for signal <buf_len>.
    Found 256-bit register for signal <n0148[255:0]>.
    Found 2-bit register for signal <ds_sreg>.
    Found 5-bit subtractor for signal <buf_len[4]_GND_4_o_sub_15_OUT> created at line 160.
    Found 6-bit adder for signal <_n0290> created at line 165.
    Found 6-bit adder for signal <_n0293> created at line 258.
    Found 5-bit adder for signal <buf_ptr[4]_GND_4_o_add_96_OUT> created at line 264.
    Found 6-bit adder for signal <_n0296> created at line 266.
    Found 5-bit subtractor for signal <GND_4_o_GND_4_o_sub_79_OUT<4:0>> created at line 245.
    Found 5-bit subtractor for signal <GND_4_o_GND_4_o_sub_88_OUT<4:0>> created at line 254.
    Found 5-bit subtractor for signal <GND_4_o_GND_4_o_sub_95_OUT<4:0>> created at line 263.
    Found 8-bit 32-to-1 multiplexer for signal <buf_ptr[4]_ascii_buf[31][7]_wide_mux_63_OUT> created at line 236.
    Found 8-bit 32-to-1 multiplexer for signal <GND_4_o_ascii_buf[31][7]_wide_mux_79_OUT> created at line 245.
    Found 8-bit 32-to-1 multiplexer for signal <GND_4_o_ascii_buf[31][7]_wide_mux_88_OUT> created at line 254.
    Found 8-bit 32-to-1 multiplexer for signal <GND_4_o_ascii_buf[31][7]_wide_mux_95_OUT> created at line 263.
    Found 8-bit 7-to-1 multiplexer for signal <_n0325> created at line 191.
    Found 8-bit 6-to-1 multiplexer for signal <_n0337> created at line 191.
    Found 5-bit comparator greater for signal <buf_ptr[4]_buf_len[4]_LessThan_63_o> created at line 234
    Found 5-bit comparator greater for signal <GND_4_o_buf_ptr[4]_LessThan_69_o> created at line 238
    Found 5-bit comparator greater for signal <GND_4_o_buf_ptr[4]_LessThan_73_o> created at line 239
    Found 5-bit comparator equal for signal <buf_ptr[4]_buf_len[4]_equal_78_o> created at line 242
    Found 6-bit comparator equal for signal <GND_4_o_GND_4_o_equal_87_o> created at line 250
    Found 6-bit comparator equal for signal <GND_4_o_GND_4_o_equal_94_o> created at line 258
    Found 6-bit comparator equal for signal <GND_4_o_GND_4_o_equal_99_o> created at line 266
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 303 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred 107 Multiplexer(s).
Unit <scrolling_display> synthesized.

Synthesizing Unit <four_char_display>.
    Related source file is "/home/danny/Dropbox/Workspaces/Projects_FPGA/four_char_display/four_char_display.v".
    Found 4-bit register for signal <digit_select>.
    Found 2-bit register for signal <display_cnt>.
    Found 8-bit register for signal <segments>.
    Found 2-bit adder for signal <display_cnt[1]_GND_5_o_add_274_OUT> created at line 66.
    Found 4x4-bit Read Only RAM for signal <display_cnt[1]_GND_5_o_wide_mux_273_OUT>
    Found 8-bit 4-to-1 multiplexer for signal <display_cnt[1]_digit3[7]_wide_mux_272_OUT> created at line 44.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <four_char_display> synthesized.

Synthesizing Unit <clock_gen_1>.
    Related source file is "/home/danny/Dropbox/Workspaces/Projects_FPGA/clock_gen/clock_gen.v".
        BITS = 22
    Found 22-bit register for signal <counter>.
    Found 22-bit adder for signal <counter[21]_GND_7_o_add_0_OUT> created at line 40.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
Unit <clock_gen_1> synthesized.

Synthesizing Unit <clock_gen_2>.
    Related source file is "/home/danny/Dropbox/Workspaces/Projects_FPGA/clock_gen/clock_gen.v".
        BITS = 15
    Found 15-bit register for signal <counter>.
    Found 15-bit adder for signal <counter[14]_GND_8_o_add_0_OUT> created at line 40.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
Unit <clock_gen_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 15
 15-bit adder                                          : 1
 2-bit adder                                           : 1
 22-bit adder                                          : 1
 3-bit adder                                           : 2
 5-bit adder                                           : 1
 5-bit subtractor                                      : 4
 6-bit adder                                           : 3
 8-bit adder                                           : 2
# Registers                                            : 32
 1-bit register                                        : 10
 15-bit register                                       : 1
 2-bit register                                        : 3
 22-bit register                                       : 1
 256-bit register                                      : 1
 3-bit register                                        : 2
 4-bit register                                        : 1
 5-bit register                                        : 2
 8-bit register                                        : 11
# Comparators                                          : 7
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 3
 6-bit comparator equal                                : 3
# Multiplexers                                         : 136
 1-bit 2-to-1 multiplexer                              : 14
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 9
 3-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 13
 8-bit 2-to-1 multiplexer                              : 90
 8-bit 32-to-1 multiplexer                             : 4
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 6-to-1 multiplexer                              : 1
 8-bit 7-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 8-bit shifter logical left                            : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clock_gen_1>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_gen_1> synthesized (advanced).

Synthesizing (advanced) Unit <clock_gen_2>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_gen_2> synthesized (advanced).

Synthesizing (advanced) Unit <four_char_display>.
The following registers are absorbed into counter <display_cnt>: 1 register on signal <display_cnt>.
INFO:Xst:3217 - HDL ADVISOR - Register <digit_select> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_display_cnt[1]_GND_5_o_wide_mux_273_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <display_cnt>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <four_char_display> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 12
 3-bit adder                                           : 2
 5-bit adder                                           : 1
 5-bit subtractor                                      : 4
 6-bit adder                                           : 3
 8-bit adder                                           : 2
# Counters                                             : 3
 15-bit up counter                                     : 1
 2-bit up counter                                      : 1
 22-bit up counter                                     : 1
# Registers                                            : 378
 Flip-Flops                                            : 378
# Comparators                                          : 7
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 3
 6-bit comparator equal                                : 3
# Multiplexers                                         : 143
 1-bit 2-to-1 multiplexer                              : 22
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 9
 3-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 13
 8-bit 2-to-1 multiplexer                              : 89
 8-bit 32-to-1 multiplexer                             : 4
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 6-to-1 multiplexer                              : 1
 8-bit 7-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 8-bit shifter logical left                            : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart/FSM_1> on signal <tx_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart/FSM_0> on signal <rx_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 101   | 101
 100   | 100
-------------------
INFO:Xst:2146 - In block <scrolling_display>, Counter <four_hz/counter> <one_khz/counter> are equivalent, XST will keep only <four_hz/counter>.

Optimizing unit <host_display> ...

Optimizing unit <high_speed_uart> ...

Optimizing unit <scrolling_display> ...

Optimizing unit <four_char_display> ...
WARNING:Xst:1710 - FF/Latch <uart/tx_counter_7> (without init value) has a constant value of 0 in block <host_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart/tx_counter_6> (without init value) has a constant value of 0 in block <host_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart/tx_counter_5> (without init value) has a constant value of 0 in block <host_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <uart/tx_counter_4> (without init value) has a constant value of 0 in block <host_display>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block host_display, actual ratio is 24.
FlipFlop display/buf_ptr_0 has been replicated 6 time(s)
FlipFlop display/buf_ptr_1 has been replicated 3 time(s)
FlipFlop display/buf_ptr_2 has been replicated 2 time(s)
FlipFlop display/buf_ptr_3 has been replicated 1 time(s)
FlipFlop display/buf_ptr_4 has been replicated 2 time(s)
FlipFlop rx_held_0 has been replicated 1 time(s)
FlipFlop rx_held_1 has been replicated 1 time(s)
FlipFlop rx_held_2 has been replicated 1 time(s)
FlipFlop rx_held_4 has been replicated 1 time(s)
FlipFlop rx_held_5 has been replicated 1 time(s)
FlipFlop rx_held_6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 423
 Flip-Flops                                            : 423

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : host_display.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1114
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 21
#      LUT2                        : 29
#      LUT3                        : 66
#      LUT4                        : 40
#      LUT5                        : 314
#      LUT6                        : 557
#      MUXCY                       : 21
#      MUXF7                       : 36
#      VCC                         : 1
#      XORCY                       : 22
# FlipFlops/Latches                : 423
#      FDC                         : 25
#      FDCE                        : 47
#      FDE                         : 270
#      FDP                         : 11
#      FDPE                        : 4
#      FDR                         : 25
#      FDRE                        : 37
#      FDS                         : 3
#      FDSE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 25
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 22

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             423  out of  11440     3%  
 Number of Slice LUTs:                 1033  out of   5720    18%  
    Number used as Logic:              1033  out of   5720    18%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1064
   Number with an unused Flip Flop:     641  out of   1064    60%  
   Number with an unused LUT:            31  out of   1064     2%  
   Number of fully used LUT-FF pairs:   392  out of   1064    36%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    102    24%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)              | Load  |
-----------------------------------+------------------------------------+-------+
clk_in                             | IBUFG+BUFG                         | 358   |
display/four_hz/counter_21         | BUFG                               | 51    |
display/four_hz/counter_14         | NONE(display/display/display_cnt_1)| 14    |
-----------------------------------+------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.799ns (Maximum Frequency: 147.087MHz)
   Minimum input arrival time before clock: 7.201ns
   Maximum output required time after clock: 5.855ns
   Maximum combinational path delay: 5.901ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 6.799ns (frequency: 147.087MHz)
  Total number of paths / destination ports: 6547 / 665
-------------------------------------------------------------------------
Delay:               6.799ns (Levels of Logic = 3)
  Source:            rx_held_5_1 (FF)
  Destination:       display/ascii_buf_31_255 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: rx_held_5_1 to display/ascii_buf_31_255
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.525   1.137  rx_held_5_1 (rx_held_5_1)
     LUT6:I0->O            3   0.254   0.766  display/ascii[7]_ascii[7]_OR_188_o1 (display/ascii[7]_ascii[7]_OR_188_o1)
     LUT3:I2->O            6   0.254   0.876  display/ascii[7]_ascii[7]_OR_188_o2 (display/ascii[7]_ascii[7]_OR_188_o)
     LUT6:I5->O          256   0.254   2.431  display/_n0463_inv1 (display/_n0463_inv)
     FDE:CE                    0.302          display/ascii_buf_31_0
    ----------------------------------------
    Total                      6.799ns (1.589ns logic, 5.210ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'display/four_hz/counter_21'
  Clock period: 6.562ns (frequency: 152.393MHz)
  Total number of paths / destination ports: 5848 / 102
-------------------------------------------------------------------------
Delay:               6.562ns (Levels of Logic = 5)
  Source:            display/buf_ptr_3_1 (FF)
  Destination:       display/digit2_5 (FF)
  Source Clock:      display/four_hz/counter_21 rising
  Destination Clock: display/four_hz/counter_21 rising

  Data Path: display/buf_ptr_3_1 to display/digit2_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.525   0.949  display/buf_ptr_3_1 (display/buf_ptr_3_1)
     LUT6:I4->O            2   0.250   0.834  display/GND_4_o_GND_4_o_equal_99_o62 (display/GND_4_o_GND_4_o_equal_99_o61)
     LUT6:I4->O           19   0.250   1.261  display/GND_4_o_GND_4_o_equal_99_o63 (display/GND_4_o_GND_4_o_equal_99_o)
     LUT6:I5->O            3   0.254   0.766  display/Mmux_buf_len[4]_ascii_buf[2][7]_select_131_OUT124 (display/Mmux_buf_len[4]_ascii_buf[2][7]_select_131_OUT123)
     LUT6:I5->O            1   0.254   0.910  display/Mmux_buf_len[4]_ascii_buf[2][7]_select_131_OUT125_SW0 (N58)
     LUT6:I3->O            1   0.235   0.000  display/Mmux_buf_len[4]_ascii_buf[2][7]_select_131_OUT125 (display/buf_len[4]_ascii_buf[2][7]_select_131_OUT<5>)
     FDPE:D                    0.074          display/digit2_5
    ----------------------------------------
    Total                      6.562ns (1.842ns logic, 4.720ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'display/four_hz/counter_14'
  Clock period: 3.800ns (frequency: 263.158MHz)
  Total number of paths / destination ports: 35 / 14
-------------------------------------------------------------------------
Delay:               3.800ns (Levels of Logic = 2)
  Source:            display/display/display_cnt_1 (FF)
  Destination:       display/display/segments_1 (FF)
  Source Clock:      display/four_hz/counter_14 rising
  Destination Clock: display/four_hz/counter_14 rising

  Data Path: display/display/display_cnt_1 to display/display/segments_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.525   1.691  display/display/display_cnt_1 (display/display/display_cnt_1)
     LUT5:I0->O            2   0.254   1.002  display/display/Mmux_display_cnt[1]_digit3[7]_wide_mux_272_OUT2113 (display/display/Mmux_display_cnt[1]_digit3[7]_wide_mux_272_OUT211)
     LUT5:I1->O            1   0.254   0.000  display/display/Mmux_display_cnt[1]_digit3[7]_wide_mux_272_OUT217 (display/display/display_cnt[1]_digit3[7]_wide_mux_272_OUT<1>)
     FDP:D                     0.074          display/display/segments_1
    ----------------------------------------
    Total                      3.800ns (1.107ns logic, 2.693ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 651 / 626
-------------------------------------------------------------------------
Offset:              7.201ns (Levels of Logic = 2)
  Source:            rstn (PAD)
  Destination:       display/ascii_buf_31_255 (FF)
  Destination Clock: clk_in rising

  Data Path: rstn to display/ascii_buf_31_255
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           254   1.328   2.886  rstn_IBUF (rstn_IBUF)
     LUT6:I0->O          256   0.254   2.431  display/_n0463_inv1 (display/_n0463_inv)
     FDE:CE                    0.302          display/ascii_buf_31_0
    ----------------------------------------
    Total                      7.201ns (1.884ns logic, 5.317ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'display/four_hz/counter_21'
  Total number of paths / destination ports: 51 / 51
-------------------------------------------------------------------------
Offset:              6.819ns (Levels of Logic = 2)
  Source:            rstn (PAD)
  Destination:       display/digit0_7 (FF)
  Destination Clock: display/four_hz/counter_21 rising

  Data Path: rstn to display/digit0_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           254   1.328   2.430  rstn_IBUF (rstn_IBUF)
     INV:I->O            145   0.255   2.347  rst1_INV_0 (display/rst)
     FDCE:CLR                  0.459          display/digit0_0
    ----------------------------------------
    Total                      6.819ns (2.042ns logic, 4.777ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'display/four_hz/counter_14'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              6.819ns (Levels of Logic = 2)
  Source:            rstn (PAD)
  Destination:       display/display/display_cnt_1 (FF)
  Destination Clock: display/four_hz/counter_14 rising

  Data Path: rstn to display/display/display_cnt_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           254   1.328   2.430  rstn_IBUF (rstn_IBUF)
     INV:I->O            145   0.255   2.347  rst1_INV_0 (display/rst)
     FDP:PRE                   0.459          display/display/digit_select_0
    ----------------------------------------
    Total                      6.819ns (2.042ns logic, 4.777ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Offset:              5.242ns (Levels of Logic = 2)
  Source:            display/clr_sreg_1 (FF)
  Destination:       leds<5> (PAD)
  Source Clock:      clk_in rising

  Data Path: display/clr_sreg_1 to leds<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.525   0.874  display/clr_sreg_1 (display/clr_sreg_1)
     LUT2:I0->O            1   0.250   0.681  display/clear_sync1 (leds_5_OBUF)
     OBUF:I->O                 2.912          leds_5_OBUF (leds<5>)
    ----------------------------------------
    Total                      5.242ns (3.687ns logic, 1.555ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'display/four_hz/counter_21'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              5.855ns (Levels of Logic = 1)
  Source:            display/buf_ptr_0 (FF)
  Destination:       leds<0> (PAD)
  Source Clock:      display/four_hz/counter_21 rising

  Data Path: display/buf_ptr_0 to leds<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           211   0.525   2.418  display/buf_ptr_0 (display/buf_ptr_0)
     OBUF:I->O                 2.912          leds_0_OBUF (leds<0>)
    ----------------------------------------
    Total                      5.855ns (3.437ns logic, 2.418ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'display/four_hz/counter_14'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            display/display/segments_7 (FF)
  Destination:       segments<7> (PAD)
  Source Clock:      display/four_hz/counter_14 rising

  Data Path: display/display/segments_7 to segments<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.525   0.681  display/display/segments_7 (display/display/segments_7)
     OBUF:I->O                 2.912          segments_7_OBUF (segments<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.901ns (Levels of Logic = 3)
  Source:            rx (PAD)
  Destination:       base_led (PAD)

  Data Path: rx to base_led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.725  rx_IBUF (rx_IBUF)
     INV:I->O              1   0.255   0.681  base_led1_INV_0 (base_led_OBUF)
     OBUF:I->O                 2.912          base_led_OBUF (base_led)
    ----------------------------------------
    Total                      5.901ns (4.495ns logic, 1.406ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    6.799|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock display/four_hz/counter_14
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
display/four_hz/counter_14|    3.800|         |         |         |
display/four_hz/counter_21|    5.795|         |         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock display/four_hz/counter_21
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
clk_in                    |    9.426|         |         |         |
display/four_hz/counter_21|    6.562|         |         |         |
--------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 93.00 secs
Total CPU time to Xst completion: 82.76 secs
 
--> 


Total memory usage is 132684 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    3 (   0 filtered)

