<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF109-423-831  </DOCNO><DOCID>09 423 831.andO;</DOCID><JOURNAL>Microprocessors and Microsystems  July-August 1990 v14 n6p357(10).andM;</JOURNAL><TITLE>RISC System/6000 processor architecture. (reduced set instructioncomputer) (technical)</TITLE><AUTHOR>Groves, Randy D.; Oehler, Richard.andM;</AUTHOR><TEXT><ABSTRACT>The 801 minicomputer project at IBM Research in Yorktown Heights,NY, USA in 1975 pioneered many of architectural concepts used inRISC including IBM's RT System.andP;  The paper describes asecond-generation RISC architecture, the POWER architecture, whichis based on subsequent research by the original 801 team and isused in the recently announced RISC System/6000.andP;  The architecturewas designed to support superscalar implementations which canexecute multiple instructions every cycle.andP;  It providescompound-function instructions which allow application pathlengths to be less than would be required on many complexinstruction set computers.andP;  The architecture also exploitsadvances in optimizing compiler and operating system technology.andO;An extension to the original 801 virtual memory architecture forhardware support of database storage is also described.andO;(Reprinted by permission of the publisher.)andM;</ABSTRACT></TEXT><DESCRIPT>Company:   International Business Machines Corp. (products).andO;Product:   IBM System/6000 (Workstation) (design and construction).andO;Topic:     MicroprocessorsReduced-Instruction-Set ComputersOperating EnvironmentsProcessor SpeedCircuit DesignProcessor Architecture.andO;Feature:   illustrationcharttable.andO;Caption:   Logical view of the POWER architecture. (chart)Virtual address generation and translation. (chart)Floating point performance comparison. (table)andM;</DESCRIPT></DOC>