#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 31 13:38:21 2022
# Process ID: 11856
# Current directory: D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/project/project_1.runs/synth_1
# Command line: vivado.exe -log basys3_top_nodelay.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source basys3_top_nodelay.tcl
# Log file: D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/project/project_1.runs/synth_1/basys3_top_nodelay.vds
# Journal file: D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/project/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source basys3_top_nodelay.tcl -notrace
Command: synth_design -top basys3_top_nodelay -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6948 
WARNING: [Synth 8-2507] parameter declaration becomes local in device with formal parameter declaration list [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/device.sv:95]
WARNING: [Synth 8-2507] parameter declaration becomes local in device with formal parameter declaration list [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/device.sv:96]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 397.551 ; gain = 112.332
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'basys3_top_nodelay' [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/without_delay/basys3_top_nodelay.sv:1]
INFO: [Synth 8-6157] synthesizing module 'soc_top_nodelay' [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/without_delay/soc_top_nodelay.sv:1]
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/project/project_1.runs/synth_1/.Xil/Vivado-11856-HUAWEI-Su/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/project/project_1.runs/synth_1/.Xil/Vivado-11856-HUAWEI-Su/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'clk_wiz_0' requires 4 connections, but only 2 given [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/without_delay/soc_top_nodelay.sv:55]
INFO: [Synth 8-6157] synthesizing module 'mycpu_top_nodelay' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/mycpu_top_nodelay.sv:4]
INFO: [Synth 8-6157] synthesizing module 'core' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/core.sv:24]
INFO: [Synth 8-6157] synthesizing module 'pcselect' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/fetch/pcselect.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'pcselect' (2#1) [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/fetch/pcselect.sv:9]
INFO: [Synth 8-6157] synthesizing module 'fetch' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/fetch/fetch.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (3#1) [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/fetch/fetch.sv:11]
INFO: [Synth 8-6157] synthesizing module 'fetch_decode' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/fetch_decode.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'fetch_decode' (4#1) [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/fetch_decode.sv:11]
INFO: [Synth 8-6157] synthesizing module 'decode' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/decode.sv:14]
INFO: [Synth 8-6157] synthesizing module 'decoder' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/decoder.sv:9]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/decoder.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/decoder.sv:28]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/decoder.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (5#1) [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/decoder.sv:9]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/extend.sv:11]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/extend.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'extend' (6#1) [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/extend.sv:11]
INFO: [Synth 8-6157] synthesizing module 'dataconfirm' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/dataconfirm.sv:11]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/dataconfirm.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'dataconfirm' (7#1) [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/dataconfirm.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'decode' (8#1) [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/decode.sv:14]
INFO: [Synth 8-6157] synthesizing module 'decode_execute' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/decode_execute.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'decode_execute' (9#1) [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/decode_execute.sv:11]
INFO: [Synth 8-6157] synthesizing module 'execute' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/execute/execute.sv:12]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/execute/alu.sv:11]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/execute/alu.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'alu' (10#1) [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/execute/alu.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'execute' (11#1) [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/execute/execute.sv:12]
INFO: [Synth 8-6157] synthesizing module 'execute_memory' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/execute_memory.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'execute_memory' (12#1) [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/execute_memory.sv:11]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/memory/memory.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'memory' (13#1) [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/memory/memory.sv:11]
INFO: [Synth 8-6157] synthesizing module 'memory_writeback' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/memory_writeback.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'memory_writeback' (14#1) [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/registers/memory_writeback.sv:11]
INFO: [Synth 8-6157] synthesizing module 'writeback' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/writeback/writeback.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'writeback' (15#1) [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/writeback/writeback.sv:11]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/regfile/regfile.sv:11]
	Parameter READ_PORTS bound to: 1 - type: integer 
	Parameter WRITE_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'regfile' (16#1) [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/regfile/regfile.sv:11]
INFO: [Synth 8-6157] synthesizing module 'forward' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/forward.sv:11]
WARNING: [Synth 8-87] always_comb on 'dataForward_reg[dst]' did not result in combinational logic [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/forward.sv:24]
WARNING: [Synth 8-87] always_comb on 'dataForward_reg[data]' did not result in combinational logic [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/forward.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'forward' (17#1) [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/forward.sv:11]
INFO: [Synth 8-6157] synthesizing module 'hazard' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/hazard.sv:11]
WARNING: [Synth 8-87] always_comb on 'hazardOut_reg[srca_forward]' did not result in combinational logic [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/hazard.sv:29]
WARNING: [Synth 8-87] always_comb on 'hazardOut_reg[srcb_forward]' did not result in combinational logic [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/hazard.sv:92]
WARNING: [Synth 8-3848] Net hazardOut[clear2] in module/entity hazard does not have driver. [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/hazard.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'hazard' (18#1) [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/hazard.sv:11]
INFO: [Synth 8-6157] synthesizing module 'controller' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/controller.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'controller' (19#1) [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/controller.sv:11]
WARNING: [Synth 8-6014] Unused sequential element dataW_out_reg[pc] was removed.  [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/core.sv:208]
WARNING: [Synth 8-6014] Unused sequential element dataW_out_reg[op] was removed.  [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/core.sv:208]
WARNING: [Synth 8-6014] Unused sequential element dataW_out_reg[instruction] was removed.  [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/core.sv:208]
WARNING: [Synth 8-6014] Unused sequential element dataW_out_reg[jump] was removed.  [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/core.sv:208]
WARNING: [Synth 8-6014] Unused sequential element dataW_out_reg[skip] was removed.  [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/core.sv:208]
WARNING: [Synth 8-6014] Unused sequential element dataW_out_reg[address] was removed.  [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/core.sv:208]
WARNING: [Synth 8-3848] Net ireq[valid] in module/entity core does not have driver. [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/core.sv:28]
WARNING: [Synth 8-3848] Net dreq[size] in module/entity core does not have driver. [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/core.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'core' (20#1) [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/core.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'mycpu_top_nodelay' (21#1) [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/mycpu_top_nodelay.sv:4]
INFO: [Synth 8-6157] synthesizing module 'dist_ram_wrapper' [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/without_delay/dist_ram_wrapper.sv:1]
INFO: [Synth 8-3876] $readmem data file 'lab1-test.mem' is read successfully [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/without_delay/dist_ram_wrapper.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'dist_ram_wrapper' (22#1) [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/without_delay/dist_ram_wrapper.sv:1]
INFO: [Synth 8-6157] synthesizing module 'device' [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/device.sv:3]
	Parameter SIMULATION bound to: 1'b0 
	Parameter BIT_TMR_MAX bound to: 10416 - type: integer 
	Parameter BIT_INDEX_MAX bound to: 10 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/device.sv:47]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/device.sv:49]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/device.sv:150]
WARNING: [Synth 8-6014] Unused sequential element cnter_reg was removed.  [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/device.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'device' (23#1) [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/device.sv:3]
WARNING: [Synth 8-350] instance 'device_inst' of module 'device' requires 14 connections, but only 9 given [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/without_delay/soc_top_nodelay.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'soc_top_nodelay' (24#1) [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/without_delay/soc_top_nodelay.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'basys3_top_nodelay' (25#1) [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/without_delay/basys3_top_nodelay.sv:1]
WARNING: [Synth 8-3331] design device has unconnected port cpu_clk
WARNING: [Synth 8-3331] design device has unconnected port size[7]
WARNING: [Synth 8-3331] design device has unconnected port size[6]
WARNING: [Synth 8-3331] design device has unconnected port size[5]
WARNING: [Synth 8-3331] design device has unconnected port size[4]
WARNING: [Synth 8-3331] design device has unconnected port size[3]
WARNING: [Synth 8-3331] design device has unconnected port size[2]
WARNING: [Synth 8-3331] design device has unconnected port size[1]
WARNING: [Synth 8-3331] design device has unconnected port size[0]
WARNING: [Synth 8-3331] design device has unconnected port wdata[63]
WARNING: [Synth 8-3331] design device has unconnected port wdata[62]
WARNING: [Synth 8-3331] design device has unconnected port wdata[61]
WARNING: [Synth 8-3331] design device has unconnected port wdata[60]
WARNING: [Synth 8-3331] design device has unconnected port wdata[59]
WARNING: [Synth 8-3331] design device has unconnected port wdata[58]
WARNING: [Synth 8-3331] design device has unconnected port wdata[57]
WARNING: [Synth 8-3331] design device has unconnected port wdata[56]
WARNING: [Synth 8-3331] design device has unconnected port wdata[55]
WARNING: [Synth 8-3331] design device has unconnected port wdata[54]
WARNING: [Synth 8-3331] design device has unconnected port wdata[53]
WARNING: [Synth 8-3331] design device has unconnected port wdata[52]
WARNING: [Synth 8-3331] design device has unconnected port wdata[51]
WARNING: [Synth 8-3331] design device has unconnected port wdata[50]
WARNING: [Synth 8-3331] design device has unconnected port wdata[49]
WARNING: [Synth 8-3331] design device has unconnected port wdata[48]
WARNING: [Synth 8-3331] design device has unconnected port wdata[47]
WARNING: [Synth 8-3331] design device has unconnected port wdata[46]
WARNING: [Synth 8-3331] design device has unconnected port wdata[45]
WARNING: [Synth 8-3331] design device has unconnected port wdata[44]
WARNING: [Synth 8-3331] design device has unconnected port wdata[43]
WARNING: [Synth 8-3331] design device has unconnected port wdata[42]
WARNING: [Synth 8-3331] design device has unconnected port wdata[41]
WARNING: [Synth 8-3331] design device has unconnected port wdata[40]
WARNING: [Synth 8-3331] design device has unconnected port wdata[31]
WARNING: [Synth 8-3331] design device has unconnected port wdata[30]
WARNING: [Synth 8-3331] design device has unconnected port wdata[29]
WARNING: [Synth 8-3331] design device has unconnected port wdata[28]
WARNING: [Synth 8-3331] design device has unconnected port wdata[27]
WARNING: [Synth 8-3331] design device has unconnected port wdata[26]
WARNING: [Synth 8-3331] design device has unconnected port wdata[25]
WARNING: [Synth 8-3331] design device has unconnected port wdata[24]
WARNING: [Synth 8-3331] design device has unconnected port wdata[23]
WARNING: [Synth 8-3331] design device has unconnected port wdata[22]
WARNING: [Synth 8-3331] design device has unconnected port wdata[21]
WARNING: [Synth 8-3331] design device has unconnected port wdata[20]
WARNING: [Synth 8-3331] design device has unconnected port wdata[19]
WARNING: [Synth 8-3331] design device has unconnected port wdata[18]
WARNING: [Synth 8-3331] design device has unconnected port wdata[17]
WARNING: [Synth 8-3331] design device has unconnected port wdata[16]
WARNING: [Synth 8-3331] design device has unconnected port wdata[15]
WARNING: [Synth 8-3331] design device has unconnected port wdata[14]
WARNING: [Synth 8-3331] design device has unconnected port wdata[13]
WARNING: [Synth 8-3331] design device has unconnected port wdata[12]
WARNING: [Synth 8-3331] design device has unconnected port wdata[11]
WARNING: [Synth 8-3331] design device has unconnected port wdata[10]
WARNING: [Synth 8-3331] design device has unconnected port wdata[9]
WARNING: [Synth 8-3331] design device has unconnected port wdata[8]
WARNING: [Synth 8-3331] design device has unconnected port wdata[7]
WARNING: [Synth 8-3331] design device has unconnected port wdata[6]
WARNING: [Synth 8-3331] design device has unconnected port wdata[5]
WARNING: [Synth 8-3331] design device has unconnected port wdata[4]
WARNING: [Synth 8-3331] design device has unconnected port wdata[3]
WARNING: [Synth 8-3331] design device has unconnected port wdata[2]
WARNING: [Synth 8-3331] design device has unconnected port wdata[1]
WARNING: [Synth 8-3331] design device has unconnected port wdata[0]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[63]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[62]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[61]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[60]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[59]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[58]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[57]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[56]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[55]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[54]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[53]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[52]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[51]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[50]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[49]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[48]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[47]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[46]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[45]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[44]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[43]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[42]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[41]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[40]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[39]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[38]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[37]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[36]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[35]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[34]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[33]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[32]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[31]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[30]
WARNING: [Synth 8-3331] design dist_ram_wrapper has unconnected port inst_addr[29]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 468.102 ; gain = 182.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin device_inst:sw[3] to constant 0 [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/without_delay/soc_top_nodelay.sv:40]
WARNING: [Synth 8-3295] tying undriven pin device_inst:sw[2] to constant 0 [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/without_delay/soc_top_nodelay.sv:40]
WARNING: [Synth 8-3295] tying undriven pin device_inst:sw[1] to constant 0 [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/without_delay/soc_top_nodelay.sv:40]
WARNING: [Synth 8-3295] tying undriven pin device_inst:sw[0] to constant 0 [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/without_delay/soc_top_nodelay.sv:40]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 468.102 ; gain = 182.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 468.102 ; gain = 182.883
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/src/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'soc_top_inst/clk_wiz_0'
Finished Parsing XDC File [d:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/src/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'soc_top_inst/clk_wiz_0'
Parsing XDC File [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'RsRx'. [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/Basys-3-Master.xdc:132]
WARNING: [Vivado 12-508] No pins matched 'soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0'. [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/Basys-3-Master.xdc:156]
WARNING: [Vivado 12-508] No pins matched 'soc_top_inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0'. [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/Basys-3-Master.xdc:157]
Finished Parsing XDC File [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/Basys-3-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/Basys-3-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/basys3_top_nodelay_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/basys3_top_nodelay_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/basys3_top_nodelay_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 873.609 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 873.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 873.680 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 873.680 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 873.680 ; gain = 588.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 873.680 ; gain = 588.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/src/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/src/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for soc_top_inst/clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 873.680 ; gain = 588.461
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ctl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctl0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'txState_reg' in module 'device'
INFO: [Synth 8-5545] ROM "cnter1" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "txBit" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bitIndex" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txBit" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bitIndex" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "txState" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'imm_reg' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/extend.sv:24]
WARNING: [Synth 8-327] inferring latch for variable 'data1_reg' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/dataconfirm.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'data2_reg' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/decode/dataconfirm.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'dataForward_reg[dst]' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/forward.sv:24]
WARNING: [Synth 8-327] inferring latch for variable 'dataForward_reg[data]' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/forward.sv:24]
WARNING: [Synth 8-327] inferring latch for variable 'hazardOut_reg[srca_forward]' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/hazard.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'hazardOut_reg[srcb_forward]' [D:/WorkSpace/Git_Project/RISC-V_CPU/vsrc/pipeline/hazard/hazard.sv:92]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     RDY |                               00 |                               00
                LOAD_BIT |                               01 |                               01
                SEND_BIT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txState_reg' using encoding 'sequential' in module 'device'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 873.680 ; gain = 588.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |dist_ram_wrapper__GB0 |           1|     34384|
|2     |dist_ram_wrapper__GB1 |           1|      4433|
|3     |soc_top_nodelay__GC0  |           1|     18672|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 5     
	   3 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 305   
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 18    
	   6 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 2     
	   7 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	  10 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 20    
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dist_ram_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 256   
Module pcselect 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module fetch_decode 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      5 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	  10 Input      3 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module extend 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module dataconfirm 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module decode_execute 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 6     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module execute 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
Module execute_memory 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module memory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module memory_writeback 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 32    
Module hazard 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module device 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   7 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module soc_top_nodelay 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "core_inst/decode/decoder/ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_inst/decode/decoder/ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "core_inst/decode/decoder/ctl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "core_inst/decode/decoder/ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_inst/decode/decoder/ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "core_inst/decode/decoder/ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "cnter1" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/device_inst/finish_reg' (FDRE) to 'soc_top_insti_2/device_inst/led_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/regfile /\regs_reg[0][63] )
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[31]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[32]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[33]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[34]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[35]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[36]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[37]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[38]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[39]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[40]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[41]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[42]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[43]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[44]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[45]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[46]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[47]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[48]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[49]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[50]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[51]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[52]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[53]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[54]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[55]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[56]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[57]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[58]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[59]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[60]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[61]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[62]' (LD) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode/extend/imm_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (soc_top_insti_2/\device_inst/txData_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/\device_inst/txData_reg[0] )
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][31]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][32]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][32]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][33]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][33]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][34]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][34]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][35]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][35]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][36]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][36]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][37]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][37]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][38]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][38]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][39]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][39]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][40]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][40]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][41]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][41]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][42]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][42]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][43]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][43]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][44]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][44]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][45]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][45]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][46]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][46]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][47]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][47]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][48]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][48]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][49]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][49]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][50]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][50]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][51]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][51]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][52]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][52]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][53]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][53]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][54]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][54]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][55]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][55]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][56]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][56]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][57]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][57]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][58]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][58]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][59]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][59]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][60]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][60]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][61]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][61]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][62]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][62]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[imm][63]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ctl][op][5]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ctl][func][3]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ctl][func][4]' (FDRE) to 'soc_top_insti_2/mycpu_top_nodelay/core_inst/decode_execute/dataD_out_reg[ctl][func][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_top_insti_2/mycpu_top_nodelay/\core_inst/decode_execute/dataD_out_reg[ctl][func][3] )
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/device_inst/led_reg[0]' (FDRE) to 'soc_top_insti_2/device_inst/led_reg[3]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/device_inst/led_reg[1]' (FDRE) to 'soc_top_insti_2/device_inst/led_reg[3]'
INFO: [Synth 8-3886] merging instance 'soc_top_insti_2/device_inst/led_reg[2]' (FDRE) to 'soc_top_insti_2/device_inst/led_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1206.285 ; gain = 921.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+------------+---------------+----------------+
|Module Name        | RTL Object | Depth x Width | Implemented As | 
+-------------------+------------+---------------+----------------+
|dist_ram_wrapper   | p_0_out    | 4096x32       | LUT            | 
|basys3_top_nodelay | p_0_out    | 4096x32       | LUT            | 
+-------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |dist_ram_wrapper__GB0 |           1|     34086|
|2     |dist_ram_wrapper__GB1 |           1|      3051|
|3     |soc_top_nodelay__GC0  |           1|     12426|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0/cpu_clk' to pin 'clk_wiz_0/bbstub_cpu_clk/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 1206.285 ; gain = 921.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 1206.285 ; gain = 921.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |dist_ram_wrapper__GB0 |           1|     34086|
|2     |dist_ram_wrapper__GB1 |           1|      3051|
|3     |soc_top_nodelay__GC0  |           1|     12438|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 1206.285 ; gain = 921.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \soc_top_inst/clk_wiz_0  has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:01:42 . Memory (MB): peak = 1206.285 ; gain = 921.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:01:42 . Memory (MB): peak = 1206.285 ; gain = 921.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:43 ; elapsed = 00:01:45 . Memory (MB): peak = 1206.285 ; gain = 921.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1206.285 ; gain = 921.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1206.285 ; gain = 921.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 1206.285 ; gain = 921.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |BUFG      |     7|
|3     |CARRY4    |   140|
|4     |LUT1      |    36|
|5     |LUT2      |   201|
|6     |LUT3      |   322|
|7     |LUT4      |   378|
|8     |LUT5      |   464|
|9     |LUT6      |  8181|
|10    |MUXF7     |  3614|
|11    |MUXF8     |  1545|
|12    |FDRE      |  7329|
|13    |FDSE      | 12291|
|14    |LD        |   495|
|15    |IBUF      |     1|
|16    |OBUF      |     5|
+------+----------+------+

Report Instance Areas: 
+------+--------------------------+------------------+------+
|      |Instance                  |Module            |Cells |
+------+--------------------------+------------------+------+
|1     |top                       |                  | 35011|
|2     |  soc_top_inst            |soc_top_nodelay   | 34998|
|3     |    dist_ram_wrapper_inst |dist_ram_wrapper  | 25897|
|4     |    device_inst           |device            |   356|
|5     |    mycpu_top_nodelay     |mycpu_top_nodelay |  8743|
|6     |      core_inst           |core              |  8743|
|7     |        decode            |decode            |   160|
|8     |          dataconfirm     |dataconfirm       |   128|
|9     |          extend          |extend            |    32|
|10    |        decode_execute    |decode_execute    |   896|
|11    |        execute           |execute           |   155|
|12    |          alu             |alu               |   101|
|13    |        execute_memory    |execute_memory    |   778|
|14    |        fetch_decode      |fetch_decode      |  2035|
|15    |        forward1          |forward           |    70|
|16    |        forward2          |forward_0         |   201|
|17    |        forward3          |forward_1         |    75|
|18    |        hazard            |hazard            |   384|
|19    |        memory_writeback  |memory_writeback  |   101|
|20    |        regfile           |regfile           |  3648|
+------+--------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 1206.285 ; gain = 921.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 1206.285 ; gain = 515.488
Synthesis Optimization Complete : Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 1206.285 ; gain = 921.066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5794 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1206.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 495 instances were transformed.
  LD => LDCE: 495 instances

INFO: [Common 17-83] Releasing license: Synthesis
238 Infos, 133 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:52 ; elapsed = 00:01:54 . Memory (MB): peak = 1206.285 ; gain = 932.598
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1206.285 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/project/project_1.runs/synth_1/basys3_top_nodelay.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file basys3_top_nodelay_utilization_synth.rpt -pb basys3_top_nodelay_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 31 13:40:24 2022...
