{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1589067355763 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "multi_cycle_CPU EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design multi_cycle_CPU" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1589067356063 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1589067356161 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1589067356161 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1589067356855 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1589067356928 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1589067357776 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1589067357776 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1589067357776 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 2261 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1589067357815 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 2263 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1589067357815 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 2265 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1589067357815 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 2267 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1589067357815 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 2269 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1589067357815 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1589067357815 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1589067357825 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 32 " "No exact pin location assignment(s) for 32 pins of 32 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluFlags\[3\] " "Pin AluFlags\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AluFlags[3] } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { -448 1424 1600 -432 "AluFlags" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AluFlags[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluFlags\[2\] " "Pin AluFlags\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AluFlags[2] } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { -448 1424 1600 -432 "AluFlags" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AluFlags[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluFlags\[1\] " "Pin AluFlags\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AluFlags[1] } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { -448 1424 1600 -432 "AluFlags" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AluFlags[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluFlags\[0\] " "Pin AluFlags\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AluFlags[0] } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { -448 1424 1600 -432 "AluFlags" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AluFlags[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[7\] " "Pin RESULT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RESULT[7] } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { 56 2016 2192 72 "RESULT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESULT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[6\] " "Pin RESULT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RESULT[6] } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { 56 2016 2192 72 "RESULT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESULT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[5\] " "Pin RESULT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RESULT[5] } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { 56 2016 2192 72 "RESULT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESULT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[4\] " "Pin RESULT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RESULT[4] } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { 56 2016 2192 72 "RESULT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESULT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[3\] " "Pin RESULT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RESULT[3] } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { 56 2016 2192 72 "RESULT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESULT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[2\] " "Pin RESULT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RESULT[2] } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { 56 2016 2192 72 "RESULT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESULT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[1\] " "Pin RESULT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RESULT[1] } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { 56 2016 2192 72 "RESULT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESULT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[0\] " "Pin RESULT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RESULT[0] } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { 56 2016 2192 72 "RESULT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESULT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUControl\[3\] " "Pin ALUControl\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUControl[3] } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { -336 1144 1320 -320 "ALUControl" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUControl[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUSrcA " "Pin ALUSrcA not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUSrcA } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { -400 752 920 -384 "ALUSrcA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUSrcA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUControl\[2\] " "Pin ALUControl\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUControl[2] } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { -336 1144 1320 -320 "ALUControl" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUControl[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUSrcB\[1\] " "Pin ALUSrcB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUSrcB[1] } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { 792 608 776 808 "ALUSrcB" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUSrcB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUSrcB\[0\] " "Pin ALUSrcB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUSrcB[0] } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { 792 608 776 808 "ALUSrcB" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUSrcB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUControl\[1\] " "Pin ALUControl\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUControl[1] } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { -336 1144 1320 -320 "ALUControl" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUControl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUControl\[0\] " "Pin ALUControl\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUControl[0] } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { -336 1144 1320 -320 "ALUControl" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUControl[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultSrc\[1\] " "Pin ResultSrc\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ResultSrc[1] } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { -336 1496 1664 -320 "ResultSrc" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultSrc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultSrc\[0\] " "Pin ResultSrc\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ResultSrc[0] } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { -336 1496 1664 -320 "ResultSrc" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResultSrc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rst } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { 816 -1584 -1416 832 "rst" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { 776 -1584 -1416 792 "clk" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCWrite " "Pin PCWrite not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PCWrite } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { 224 -1688 -1520 240 "PCWrite" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegSrc\[1\] " "Pin RegSrc\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegSrc[1] } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { -376 -280 -112 -360 "RegSrc" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegSrc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ImmSrc\[1\] " "Pin ImmSrc\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ImmSrc[1] } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { 816 112 280 832 "ImmSrc" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ImmSrc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ImmSrc\[0\] " "Pin ImmSrc\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ImmSrc[0] } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { 816 112 280 832 "ImmSrc" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ImmSrc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegSrc\[0\] " "Pin RegSrc\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegSrc[0] } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { -376 -280 -112 -360 "RegSrc" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegSrc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRSrc " "Pin ADRSrc not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADRSrc } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { 88 -1672 -1504 104 "ADRSrc" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADRSrc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWrite " "Pin RegWrite not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RegWrite } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { -352 256 424 -336 "RegWrite" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRWrite " "Pin IRWrite not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IRWrite } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { -224 -608 -440 -208 "IRWrite" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWrite " "Pin MemWrite not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MemWrite } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { -352 -712 -696 -184 "MemWrite" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1589067358677 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1589067358677 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1589067360127 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "multi_cycle_CPU.sdc " "Synopsys Design Constraints File file not found: 'multi_cycle_CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1589067360132 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1589067360135 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "alp\|Mux4~14\|combout " "Node \"alp\|Mux4~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589067360154 ""} { "Warning" "WSTA_SCC_NODE" "alp\|F~55\|datac " "Node \"alp\|F~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589067360154 ""} { "Warning" "WSTA_SCC_NODE" "alp\|F~55\|combout " "Node \"alp\|F~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589067360154 ""} { "Warning" "WSTA_SCC_NODE" "alp\|F~50\|dataa " "Node \"alp\|F~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589067360154 ""} { "Warning" "WSTA_SCC_NODE" "alp\|F~50\|combout " "Node \"alp\|F~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589067360154 ""} { "Warning" "WSTA_SCC_NODE" "alp\|Mux4~2\|datab " "Node \"alp\|Mux4~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589067360154 ""} { "Warning" "WSTA_SCC_NODE" "alp\|Mux4~2\|combout " "Node \"alp\|Mux4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589067360154 ""} { "Warning" "WSTA_SCC_NODE" "alp\|Mux4~3\|datac " "Node \"alp\|Mux4~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589067360154 ""} { "Warning" "WSTA_SCC_NODE" "alp\|Mux4~3\|combout " "Node \"alp\|Mux4~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589067360154 ""} { "Warning" "WSTA_SCC_NODE" "alp\|Mux4~14\|dataa " "Node \"alp\|Mux4~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589067360154 ""} { "Warning" "WSTA_SCC_NODE" "alp\|Mux4~3\|datad " "Node \"alp\|Mux4~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589067360154 ""} { "Warning" "WSTA_SCC_NODE" "alp\|Mux4~14\|datad " "Node \"alp\|Mux4~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589067360154 ""}  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/ALP.v" 12 -1 0 } } { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/ALP.v" 8 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1589067360154 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|Mux5~0  from: dataa  to: combout " "Cell: inst15\|Mux5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1589067360164 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst15\|Mux7~0  from: datab  to: combout " "Cell: inst15\|Mux7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1589067360164 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1589067360164 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1589067360182 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1589067360187 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1589067360190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589067360388 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerRes:inst18\|reg_out\[0\] " "Destination node registerRes:inst18\|reg_out\[0\]" {  } { { "registerRes.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/registerRes.v" 7 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { registerRes:inst18|reg_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 720 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589067360388 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1589067360388 ""}  } { { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { 776 -1584 -1416 792 "clk" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 2247 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589067360388 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALP:alp\|Mux18~1  " "Automatically promoted node ALP:alp\|Mux18~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589067360389 ""}  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/ALP.v" 12 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALP:alp|Mux18~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 1092 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589067360389 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EXTEND:inst26\|Mux6~0  " "Automatically promoted node EXTEND:inst26\|Mux6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589067360390 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EXTEND:inst26\|ext\[0\] " "Destination node EXTEND:inst26\|ext\[0\]" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/EXTEND.v" 14 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXTEND:inst26|ext[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589067360390 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EXTEND:inst26\|ext\[1\] " "Destination node EXTEND:inst26\|ext\[1\]" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/EXTEND.v" 14 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXTEND:inst26|ext[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589067360390 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EXTEND:inst26\|ext\[2\] " "Destination node EXTEND:inst26\|ext\[2\]" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/EXTEND.v" 14 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXTEND:inst26|ext[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589067360390 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1589067360390 ""}  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/EXTEND.v" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXTEND:inst26|Mux6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 1053 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589067360390 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALP:alp\|Mux1~0  " "Automatically promoted node ALP:alp\|Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589067360391 ""}  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/ALP.v" 12 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALP:alp|Mux1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 1023 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589067360391 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1589067361796 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589067361801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589067361801 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589067361806 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589067361811 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1589067361818 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1589067361820 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1589067361824 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1589067361824 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "31 unused 2.5V 19 12 0 " "Number of I/O pins in group: 31 (unused VREF, 2.5V VCCIO, 19 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1589067361832 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1589067361832 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1589067361832 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589067361833 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589067361833 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 1 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589067361833 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589067361833 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589067361833 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589067361833 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589067361833 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589067361833 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589067361833 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1589067361833 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1589067361833 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1589067361833 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589067362040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1589067364334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589067365465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1589067365488 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1589067371749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589067371749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1589067373384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+02 ns 1.3% " "4e+02 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1589067379471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X11_Y21 X21_Y31 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y21 to location X21_Y31" {  } { { "loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y21 to location X21_Y31"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y21 to location X21_Y31"} 11 21 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1589067380286 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1589067380286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:24 " "Fitter routing operations ending: elapsed time is 00:00:24" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589067398162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1589067398164 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1589067398164 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "9.36 " "Total time spent on timing analysis during the Fitter is 9.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1589067398312 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589067398650 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589067399922 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589067400168 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589067401291 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589067404543 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV GX " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V J7 " "Pin clk uses I/O standard 2.5 V at J7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/multi_cycle_CPU.bdf" { { 776 -1584 -1416 792 "clk" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1589067405719 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1589067405719 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/output_files/multi_cycle_CPU.fit.smsg " "Generated suppressed messages file C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_4_MULTICYCLE/output_files/multi_cycle_CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1589067406312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5087 " "Peak virtual memory: 5087 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1589067408732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 10 02:36:48 2020 " "Processing ended: Sun May 10 02:36:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1589067408732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1589067408732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1589067408732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1589067408732 ""}
