#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Tue Feb  7 23:09:13 2023
# Process ID: 19636
# Current directory: H:/vivado/demo/singleCycleProcessor/singleCycleProcessor.runs/synth_1
# Command line: vivado.exe -log overallArchi.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source overallArchi.tcl
# Log file: H:/vivado/demo/singleCycleProcessor/singleCycleProcessor.runs/synth_1/overallArchi.vds
# Journal file: H:/vivado/demo/singleCycleProcessor/singleCycleProcessor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source overallArchi.tcl -notrace
Command: synth_design -top overallArchi -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16276 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 564.629 ; gain = 185.586
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'overallArchi' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/overallArchi.v:1]
INFO: [Synth 8-6157] synthesizing module 'add' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/add.v:1]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'add' (1#1) [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/add.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/MUX.v:1]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX' (2#1) [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCCounter' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/PC Counter.v:1]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PCCounter' (3#1) [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/PC Counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Adder.v:1]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'instructionmemory' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/InstructionMemory.v:1]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'instructionmemory' (5#1) [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/InstructionMemory.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/shift.v:1]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift' (6#1) [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/shift.v:1]
INFO: [Synth 8-6157] synthesizing module 'Registerfile' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:1]
	Parameter Width bound to: 32 - type: integer 
WARNING: [Synth 8-567] referenced signal 'RegWrite' should be on the sensitivity list [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:26]
WARNING: [Synth 8-567] referenced signal 'WD1' should be on the sensitivity list [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:26]
WARNING: [Synth 8-567] referenced signal 'WriteDataTrig' should be on the sensitivity list [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:26]
INFO: [Synth 8-6155] done synthesizing module 'Registerfile' (7#1) [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'immediategeneration' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/ImmediateGeneration.v:1]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'immediategeneration' (8#1) [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/ImmediateGeneration.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX__parameterized0' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/MUX.v:1]
	Parameter Width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX__parameterized0' (8#1) [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/MUX.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (64) of module 'MUX__parameterized0' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/overallArchi.v:36]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/ALUControl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (9#1) [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/ALUControl.v:1]
WARNING: [Synth 8-689] width (2) of port connection 'Funct1' does not match port width (1) of module 'ALUControl' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/overallArchi.v:38]
WARNING: [Synth 8-689] width (3) of port connection 'ALUopcode' does not match port width (2) of module 'ALUControl' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/overallArchi.v:38]
INFO: [Synth 8-6157] synthesizing module 'ALU' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/ALU.v:1]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:1]
	Parameter Width bound to: 32 - type: integer 
WARNING: [Synth 8-567] referenced signal 'MemRead' should be on the sensitivity list [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:25]
WARNING: [Synth 8-567] referenced signal 'address' should be on the sensitivity list [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:25]
WARNING: [Synth 8-567] referenced signal 'MemWrite' should be on the sensitivity list [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:25]
WARNING: [Synth 8-567] referenced signal 'WriteData' should be on the sensitivity list [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:25]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (11#1) [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (64) of module 'MUX__parameterized0' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/overallArchi.v:48]
INFO: [Synth 8-6157] synthesizing module 'mainController' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/MainController.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mainController' (12#1) [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/MainController.v:1]
INFO: [Synth 8-6155] done synthesizing module 'overallArchi' (13#1) [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/overallArchi.v:1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port clk
WARNING: [Synth 8-3331] design Registerfile has unconnected port clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 658.383 ; gain = 279.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 658.383 ; gain = 279.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 658.383 ; gain = 279.340
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-5546] ROM "Mem" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[31]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[30]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[29]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[28]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[27]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[26]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[25]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[24]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[23]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[22]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[21]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[20]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[19]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[18]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[17]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[16]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[15]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[14]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[13]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[12]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[11]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[10]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[9]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[8]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[7]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[6]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[5]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[4]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[3]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[2]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[1]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Register_reg[0]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/Registerfile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'ReadData_reg' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[511]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[510]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[509]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[508]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[507]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[506]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[505]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[504]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[503]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[502]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[501]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[500]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[499]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[498]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[497]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[496]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[495]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[494]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[493]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[492]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[491]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[490]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[489]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[488]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[487]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[486]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[485]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[484]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[483]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[482]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[481]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[480]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[479]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[478]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[477]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[476]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[475]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[474]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[473]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[472]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[471]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[470]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[469]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[468]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[467]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[466]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[465]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[464]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[463]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[462]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[461]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[460]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[459]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[458]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[457]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[456]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[455]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[454]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[453]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[452]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[451]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[450]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[449]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[448]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[447]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[446]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mem1_reg[445]' [H:/vivado/demo/singleCycleProcessor/SIngle-Cycle-RISC-V-In-Verilog-master/DataMemory.v:33]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1653.770 ; gain = 1274.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |DataMemory__GB0   |           1|     31803|
|2     |DataMemory__GB1   |           1|      9857|
|3     |DataMemory__GB2   |           1|     12730|
|4     |DataMemory__GB3   |           1|     15904|
|5     |overallArchi__GC0 |           1|      5745|
+------+------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	  18 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      9 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 41    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module MUX__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PCCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module instructionmemory 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     32 Bit        Muxes := 1     
Module MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Registerfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module immediategeneration 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
Module MUX__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MUX__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module mainController 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      9 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[31][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[31][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[30][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[30][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[29][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[29][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[28][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[28][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[27][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[27][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[26][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[26][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[25][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[25][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[24][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[24][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[23][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[23][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[22][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[22][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[21][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[21][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[20][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[20][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[19][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[19][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[18][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[18][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[17][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[17][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[16][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[16][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[31][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[31][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[30][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[30][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[29][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[29][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[28][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[28][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[27][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[27][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[26][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[26][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[25][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[25][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[24][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[24][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[23][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[23][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[22][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[22][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[21][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[21][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[20][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[20][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[19][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[19][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[18][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[18][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[17][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[17][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[16][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[16][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[31][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[31][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[30][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[30][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[29][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[29][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[28][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[28][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[27][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[27][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[26][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[26][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[25][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[25][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[24][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[24][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[23][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[23][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[22][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[22][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[21][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[21][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[20][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[20][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[19][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[19][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[18][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[18][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[17][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[17][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[16][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[16][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[31][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[31][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[30][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \RegFile/Register_reg[30][3]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[31][0]' (LD) to 'i_0/RegFile/Register_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[30][0]' (LD) to 'i_0/RegFile/Register_reg[29][0]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[29][0]' (LD) to 'i_0/RegFile/Register_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[28][0]' (LD) to 'i_0/RegFile/Register_reg[27][0]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[27][0]' (LD) to 'i_0/RegFile/Register_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[26][0]' (LD) to 'i_0/RegFile/Register_reg[25][0]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[25][0]' (LD) to 'i_0/RegFile/Register_reg[24][0]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[24][0]' (LD) to 'i_0/RegFile/Register_reg[23][0]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[23][0]' (LD) to 'i_0/RegFile/Register_reg[22][0]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[22][0]' (LD) to 'i_0/RegFile/Register_reg[21][0]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[21][0]' (LD) to 'i_0/RegFile/Register_reg[20][0]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[20][0]' (LD) to 'i_0/RegFile/Register_reg[19][0]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[19][0]' (LD) to 'i_0/RegFile/Register_reg[18][0]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[18][0]' (LD) to 'i_0/RegFile/Register_reg[17][0]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[17][0]' (LD) to 'i_0/RegFile/Register_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[31][1]' (LD) to 'i_0/RegFile/Register_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[30][1]' (LD) to 'i_0/RegFile/Register_reg[29][1]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[29][1]' (LD) to 'i_0/RegFile/Register_reg[28][1]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[28][1]' (LD) to 'i_0/RegFile/Register_reg[27][1]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[27][1]' (LD) to 'i_0/RegFile/Register_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[26][1]' (LD) to 'i_0/RegFile/Register_reg[25][1]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[25][1]' (LD) to 'i_0/RegFile/Register_reg[24][1]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[24][1]' (LD) to 'i_0/RegFile/Register_reg[23][1]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[23][1]' (LD) to 'i_0/RegFile/Register_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[22][1]' (LD) to 'i_0/RegFile/Register_reg[21][1]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[21][1]' (LD) to 'i_0/RegFile/Register_reg[20][1]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[20][1]' (LD) to 'i_0/RegFile/Register_reg[19][1]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[19][1]' (LD) to 'i_0/RegFile/Register_reg[18][1]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[18][1]' (LD) to 'i_0/RegFile/Register_reg[17][1]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[17][1]' (LD) to 'i_0/RegFile/Register_reg[16][1]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[31][2]' (LD) to 'i_0/RegFile/Register_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[30][2]' (LD) to 'i_0/RegFile/Register_reg[29][2]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[29][2]' (LD) to 'i_0/RegFile/Register_reg[28][2]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[28][2]' (LD) to 'i_0/RegFile/Register_reg[27][2]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[27][2]' (LD) to 'i_0/RegFile/Register_reg[26][2]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[26][2]' (LD) to 'i_0/RegFile/Register_reg[25][2]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[25][2]' (LD) to 'i_0/RegFile/Register_reg[24][2]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[24][2]' (LD) to 'i_0/RegFile/Register_reg[23][2]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[23][2]' (LD) to 'i_0/RegFile/Register_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[22][2]' (LD) to 'i_0/RegFile/Register_reg[21][2]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[21][2]' (LD) to 'i_0/RegFile/Register_reg[20][2]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[20][2]' (LD) to 'i_0/RegFile/Register_reg[19][2]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[19][2]' (LD) to 'i_0/RegFile/Register_reg[18][2]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[18][2]' (LD) to 'i_0/RegFile/Register_reg[17][2]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[17][2]' (LD) to 'i_0/RegFile/Register_reg[16][2]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[31][3]' (LD) to 'i_0/RegFile/Register_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[30][3]' (LD) to 'i_0/RegFile/Register_reg[29][3]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[29][3]' (LD) to 'i_0/RegFile/Register_reg[28][3]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[28][3]' (LD) to 'i_0/RegFile/Register_reg[27][3]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[27][3]' (LD) to 'i_0/RegFile/Register_reg[26][3]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[26][3]' (LD) to 'i_0/RegFile/Register_reg[25][3]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[25][3]' (LD) to 'i_0/RegFile/Register_reg[24][3]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[24][3]' (LD) to 'i_0/RegFile/Register_reg[23][3]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[23][3]' (LD) to 'i_0/RegFile/Register_reg[22][3]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[22][3]' (LD) to 'i_0/RegFile/Register_reg[21][3]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[21][3]' (LD) to 'i_0/RegFile/Register_reg[20][3]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[20][3]' (LD) to 'i_0/RegFile/Register_reg[19][3]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[19][3]' (LD) to 'i_0/RegFile/Register_reg[18][3]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[18][3]' (LD) to 'i_0/RegFile/Register_reg[17][3]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[17][3]' (LD) to 'i_0/RegFile/Register_reg[16][3]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[31][4]' (LD) to 'i_0/RegFile/Register_reg[30][4]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[30][4]' (LD) to 'i_0/RegFile/Register_reg[29][4]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[29][4]' (LD) to 'i_0/RegFile/Register_reg[28][4]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[28][4]' (LD) to 'i_0/RegFile/Register_reg[27][4]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[27][4]' (LD) to 'i_0/RegFile/Register_reg[26][4]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[26][4]' (LD) to 'i_0/RegFile/Register_reg[25][4]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[25][4]' (LD) to 'i_0/RegFile/Register_reg[24][4]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[24][4]' (LD) to 'i_0/RegFile/Register_reg[23][4]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[23][4]' (LD) to 'i_0/RegFile/Register_reg[22][4]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[22][4]' (LD) to 'i_0/RegFile/Register_reg[21][4]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[21][4]' (LD) to 'i_0/RegFile/Register_reg[20][4]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[20][4]' (LD) to 'i_0/RegFile/Register_reg[19][4]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[19][4]' (LD) to 'i_0/RegFile/Register_reg[18][4]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[18][4]' (LD) to 'i_0/RegFile/Register_reg[17][4]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[17][4]' (LD) to 'i_0/RegFile/Register_reg[16][4]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[31][5]' (LD) to 'i_0/RegFile/Register_reg[30][5]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[30][5]' (LD) to 'i_0/RegFile/Register_reg[29][5]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[29][5]' (LD) to 'i_0/RegFile/Register_reg[28][5]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[28][5]' (LD) to 'i_0/RegFile/Register_reg[27][5]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[27][5]' (LD) to 'i_0/RegFile/Register_reg[26][5]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[26][5]' (LD) to 'i_0/RegFile/Register_reg[25][5]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[25][5]' (LD) to 'i_0/RegFile/Register_reg[24][5]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[24][5]' (LD) to 'i_0/RegFile/Register_reg[23][5]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[23][5]' (LD) to 'i_0/RegFile/Register_reg[22][5]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[22][5]' (LD) to 'i_0/RegFile/Register_reg[21][5]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[21][5]' (LD) to 'i_0/RegFile/Register_reg[20][5]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[20][5]' (LD) to 'i_0/RegFile/Register_reg[19][5]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[19][5]' (LD) to 'i_0/RegFile/Register_reg[18][5]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[18][5]' (LD) to 'i_0/RegFile/Register_reg[17][5]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[17][5]' (LD) to 'i_0/RegFile/Register_reg[16][5]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[31][6]' (LD) to 'i_0/RegFile/Register_reg[30][6]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[30][6]' (LD) to 'i_0/RegFile/Register_reg[29][6]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[29][6]' (LD) to 'i_0/RegFile/Register_reg[28][6]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[28][6]' (LD) to 'i_0/RegFile/Register_reg[27][6]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[27][6]' (LD) to 'i_0/RegFile/Register_reg[26][6]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[26][6]' (LD) to 'i_0/RegFile/Register_reg[25][6]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[25][6]' (LD) to 'i_0/RegFile/Register_reg[24][6]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[24][6]' (LD) to 'i_0/RegFile/Register_reg[23][6]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[23][6]' (LD) to 'i_0/RegFile/Register_reg[22][6]'
INFO: [Synth 8-3886] merging instance 'i_0/RegFile/Register_reg[22][6]' (LD) to 'i_0/RegFile/Register_reg[21][6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1653.770 ; gain = 1274.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1653.770 ; gain = 1274.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1653.770 ; gain = 1274.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1653.770 ; gain = 1274.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1653.770 ; gain = 1274.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1653.770 ; gain = 1274.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1653.770 ; gain = 1274.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1653.770 ; gain = 1274.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1653.770 ; gain = 1274.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1653.770 ; gain = 1274.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1582 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1653.770 ; gain = 1274.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1653.770 ; gain = 1274.727
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1653.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
140 Infos, 213 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1653.770 ; gain = 1298.621
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1653.770 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'H:/vivado/demo/singleCycleProcessor/singleCycleProcessor.runs/synth_1/overallArchi.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file overallArchi_utilization_synth.rpt -pb overallArchi_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  7 23:09:51 2023...
