{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669970484997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669970484997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 17:41:24 2022 " "Processing started: Fri Dec 02 17:41:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669970484997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669970484997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RSA32 -c RSA32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RSA32 -c RSA32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669970484997 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1669970485386 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RL_binary.v(53) " "Verilog HDL warning at RL_binary.v(53): extended using \"x\" or \"z\"" {  } { { "RL_binary.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/RL_binary.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1669970485409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rl_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file rl_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 RL_binary " "Found entity 1: RL_binary" {  } { { "RL_binary.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/RL_binary.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669970485410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669970485410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mont_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mont_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mont_mult " "Found entity 1: mont_mult" {  } { { "mont_mult.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/mont_mult.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669970485411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669970485411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_exp.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_exp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_exp " "Found entity 1: mod_exp" {  } { { "mod_exp.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/mod_exp.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669970485412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669970485412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltp.v 1 1 " "Found 1 design units, including 1 entities, in source file ltp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ltp " "Found entity 1: ltp" {  } { { "ltp.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/ltp.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669970485414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669970485414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "long_div.v 1 1 " "Found 1 design units, including 1 entities, in source file long_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 long_div " "Found entity 1: long_div" {  } { { "long_div.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/long_div.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669970485416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669970485416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file io_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_tb " "Found entity 1: IO_tb" {  } { { "IO_tb.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/IO_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669970485417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669970485417 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IO.v(24) " "Verilog HDL warning at IO.v(24): extended using \"x\" or \"z\"" {  } { { "IO.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/IO.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1669970485418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io.v 1 1 " "Found 1 design units, including 1 entities, in source file io.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO " "Found entity 1: IO" {  } { { "IO.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/IO.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669970485419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669970485419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_length.v 1 1 " "Found 1 design units, including 1 entities, in source file get_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_length " "Found entity 1: get_length" {  } { { "get_length.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/get_length.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669970485420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669970485420 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IO " "Elaborating entity \"IO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669970485445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO.v(19) " "Verilog HDL assignment warning at IO.v(19): truncated value with size 32 to match size of target (1)" {  } { { "IO.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/IO.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669970485446 "|IO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO.v(20) " "Verilog HDL assignment warning at IO.v(20): truncated value with size 32 to match size of target (1)" {  } { { "IO.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/IO.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669970485446 "|IO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO.v(21) " "Verilog HDL assignment warning at IO.v(21): truncated value with size 32 to match size of target (1)" {  } { { "IO.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/IO.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669970485446 "|IO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IO.v(22) " "Verilog HDL assignment warning at IO.v(22): truncated value with size 32 to match size of target (1)" {  } { { "IO.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/IO.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669970485446 "|IO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IO.v(52) " "Verilog HDL assignment warning at IO.v(52): truncated value with size 32 to match size of target (4)" {  } { { "IO.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/IO.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669970485446 "|IO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IO.v(56) " "Verilog HDL assignment warning at IO.v(56): truncated value with size 32 to match size of target (4)" {  } { { "IO.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/IO.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669970485446 "|IO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IO.v(60) " "Verilog HDL assignment warning at IO.v(60): truncated value with size 32 to match size of target (4)" {  } { { "IO.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/IO.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669970485446 "|IO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IO.v(64) " "Verilog HDL assignment warning at IO.v(64): truncated value with size 32 to match size of target (4)" {  } { { "IO.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/IO.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669970485446 "|IO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IO.v(67) " "Verilog HDL assignment warning at IO.v(67): truncated value with size 32 to match size of target (4)" {  } { { "IO.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/IO.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669970485446 "|IO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IO.v(82) " "Verilog HDL assignment warning at IO.v(82): truncated value with size 32 to match size of target (4)" {  } { { "IO.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/IO.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669970485446 "|IO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IO.v(87) " "Verilog HDL assignment warning at IO.v(87): truncated value with size 32 to match size of target (4)" {  } { { "IO.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/IO.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669970485446 "|IO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltp ltp:inst_btn " "Elaborating entity \"ltp\" for hierarchy \"ltp:inst_btn\"" {  } { { "IO.v" "inst_btn" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/IO.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669970485447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RL_binary RL_binary:inst_rsa " "Elaborating entity \"RL_binary\" for hierarchy \"RL_binary:inst_rsa\"" {  } { { "IO.v" "inst_rsa" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/IO.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669970485449 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RL_binary.v(114) " "Verilog HDL assignment warning at RL_binary.v(114): truncated value with size 32 to match size of target (8)" {  } { { "RL_binary.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/RL_binary.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669970485450 "|IO|RL_binary:inst_rsa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_length RL_binary:inst_rsa\|get_length:gl_RL " "Elaborating entity \"get_length\" for hierarchy \"RL_binary:inst_rsa\|get_length:gl_RL\"" {  } { { "RL_binary.v" "gl_RL" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/RL_binary.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669970485450 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 get_length.v(37) " "Verilog HDL assignment warning at get_length.v(37): truncated value with size 32 to match size of target (8)" {  } { { "get_length.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/get_length.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669970485451 "|IO|RL_binary:inst_rsa|get_length:gl_RL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 get_length.v(52) " "Verilog HDL assignment warning at get_length.v(52): truncated value with size 32 to match size of target (8)" {  } { { "get_length.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/get_length.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669970485451 "|IO|RL_binary:inst_rsa|get_length:gl_RL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 get_length.v(59) " "Verilog HDL assignment warning at get_length.v(59): truncated value with size 32 to match size of target (8)" {  } { { "get_length.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/get_length.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669970485451 "|IO|RL_binary:inst_rsa|get_length:gl_RL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 get_length.v(63) " "Verilog HDL assignment warning at get_length.v(63): truncated value with size 32 to match size of target (8)" {  } { { "get_length.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/get_length.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669970485451 "|IO|RL_binary:inst_rsa|get_length:gl_RL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 get_length.v(68) " "Verilog HDL assignment warning at get_length.v(68): truncated value with size 32 to match size of target (8)" {  } { { "get_length.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/get_length.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669970485451 "|IO|RL_binary:inst_rsa|get_length:gl_RL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_exp RL_binary:inst_rsa\|mod_exp:me_1 " "Elaborating entity \"mod_exp\" for hierarchy \"RL_binary:inst_rsa\|mod_exp:me_1\"" {  } { { "RL_binary.v" "me_1" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/RL_binary.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669970485452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "long_div RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_1 " "Elaborating entity \"long_div\" for hierarchy \"RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_1\"" {  } { { "mod_exp.v" "ld_1" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/mod_exp.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669970485454 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 long_div.v(59) " "Verilog HDL assignment warning at long_div.v(59): truncated value with size 32 to match size of target (8)" {  } { { "long_div.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/long_div.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669970485455 "|IO|RL_binary:inst_rsa|mod_exp:me_1|long_div:ld_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 long_div.v(90) " "Verilog HDL assignment warning at long_div.v(90): truncated value with size 32 to match size of target (8)" {  } { { "long_div.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/long_div.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669970485455 "|IO|RL_binary:inst_rsa|mod_exp:me_1|long_div:ld_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 long_div.v(96) " "Verilog HDL assignment warning at long_div.v(96): truncated value with size 32 to match size of target (8)" {  } { { "long_div.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/long_div.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669970485455 "|IO|RL_binary:inst_rsa|mod_exp:me_1|long_div:ld_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mont_mult RL_binary:inst_rsa\|mod_exp:me_1\|mont_mult:mm_1 " "Elaborating entity \"mont_mult\" for hierarchy \"RL_binary:inst_rsa\|mod_exp:me_1\|mont_mult:mm_1\"" {  } { { "mod_exp.v" "mm_1" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/mod_exp.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669970485458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mont_mult.v(65) " "Verilog HDL assignment warning at mont_mult.v(65): truncated value with size 32 to match size of target (8)" {  } { { "mont_mult.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/mont_mult.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669970485459 "|IO|RL_binary:inst_rsa|mod_exp:me_1|mont_mult:mm_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mont_mult.v(68) " "Verilog HDL assignment warning at mont_mult.v(68): truncated value with size 32 to match size of target (8)" {  } { { "mont_mult.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/mont_mult.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669970485460 "|IO|RL_binary:inst_rsa|mod_exp:me_1|mont_mult:mm_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mont_mult.v(76) " "Verilog HDL assignment warning at mont_mult.v(76): truncated value with size 32 to match size of target (8)" {  } { { "mont_mult.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/mont_mult.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669970485460 "|IO|RL_binary:inst_rsa|mod_exp:me_1|mont_mult:mm_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mont_mult.v(82) " "Verilog HDL assignment warning at mont_mult.v(82): truncated value with size 32 to match size of target (8)" {  } { { "mont_mult.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/mont_mult.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669970485460 "|IO|RL_binary:inst_rsa|mod_exp:me_1|mont_mult:mm_1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RL_binary:inst_rsa\|mod_exp:me_1\|mont_mult:mm_2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RL_binary:inst_rsa\|mod_exp:me_1\|mont_mult:mm_2\|Mod0\"" {  } { { "mont_mult.v" "Mod0" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/mont_mult.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669970486753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_2\|Mult0\"" {  } { { "long_div.v" "Mult0" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/long_div.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669970486753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_1\|Mult0\"" {  } { { "long_div.v" "Mult0" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/long_div.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669970486753 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RL_binary:inst_rsa\|mod_exp:me_1\|mont_mult:mm_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RL_binary:inst_rsa\|mod_exp:me_1\|mont_mult:mm_1\|Mod0\"" {  } { { "mont_mult.v" "Mod0" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/mont_mult.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669970486753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "RL_binary:inst_rsa\|mod_exp:me_2\|long_div:ld_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"RL_binary:inst_rsa\|mod_exp:me_2\|long_div:ld_1\|Mult0\"" {  } { { "long_div.v" "Mult0" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/long_div.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669970486753 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RL_binary:inst_rsa\|mod_exp:me_2\|mont_mult:mm_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RL_binary:inst_rsa\|mod_exp:me_2\|mont_mult:mm_1\|Mod0\"" {  } { { "mont_mult.v" "Mod0" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/mont_mult.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669970486753 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RL_binary:inst_rsa\|mod_exp:me_2\|mont_mult:mm_2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RL_binary:inst_rsa\|mod_exp:me_2\|mont_mult:mm_2\|Mod0\"" {  } { { "mont_mult.v" "Mod0" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/mont_mult.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669970486753 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1669970486753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RL_binary:inst_rsa\|mod_exp:me_1\|mont_mult:mm_2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"RL_binary:inst_rsa\|mod_exp:me_1\|mont_mult:mm_2\|lpm_divide:Mod0\"" {  } { { "mont_mult.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/mont_mult.v" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669970486775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RL_binary:inst_rsa\|mod_exp:me_1\|mont_mult:mm_2\|lpm_divide:Mod0 " "Instantiated megafunction \"RL_binary:inst_rsa\|mod_exp:me_1\|mont_mult:mm_2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669970486776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669970486776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669970486776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669970486776 ""}  } { { "mont_mult.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/mont_mult.v" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1669970486776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669970486810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669970486810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669970486818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669970486818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/db/alt_u_div_kve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669970486827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669970486827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669970486863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669970486863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669970486898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669970486898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_2\|lpm_mult:Mult0\"" {  } { { "long_div.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/long_div.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669970486916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_2\|lpm_mult:Mult0 " "Instantiated megafunction \"RL_binary:inst_rsa\|mod_exp:me_1\|long_div:ld_2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669970486916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669970486916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669970486916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669970486916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669970486916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669970486916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669970486916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669970486916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669970486916 ""}  } { { "long_div.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/long_div.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1669970486916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/db/mult_l8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669970486951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669970486951 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "666 " "Ignored 666 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "666 " "Ignored 666 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1669970487221 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1669970487221 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "get_length.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/get_length.v" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1669970487264 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1669970487264 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "counter_1\[3\] GND " "Pin \"counter_1\[3\]\" is stuck at GND" {  } { { "IO.v" "" { Text "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/IO.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669970487791 "|IO|counter_1[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1669970487791 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "47 " "47 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1669970490180 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/output_files/RSA32.map.smsg " "Generated suppressed messages file C:/Users/BaekSeungWook/Desktop/BaekSW/Quartus-II/RSA32_v0.02/output_files/RSA32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1669970490248 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1669970490413 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669970490413 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3608 " "Implemented 3608 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1669970490555 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1669970490555 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1669970490555 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3536 " "Implemented 3536 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1669970490555 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "24 " "Implemented 24 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1669970490555 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1669970490555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669970490572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 17:41:30 2022 " "Processing ended: Fri Dec 02 17:41:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669970490572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669970490572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669970490572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669970490572 ""}
