{"vcs1":{"timestamp_begin":1769633610.469128118, "rt":3.50, "ut":0.25, "st":0.29}}
{"vcselab":{"timestamp_begin":1769633614.148099662, "rt":5.35, "ut":0.42, "st":0.21}}
{"link":{"timestamp_begin":1769633619.640278886, "rt":1.42, "ut":0.32, "st":0.41}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769633609.854182349}
{"VCS_COMP_START_TIME": 1769633609.854182349}
{"VCS_COMP_END_TIME": 1769633621.238128846}
{"VCS_USER_OPTIONS": "-sverilog lab1.sv"}
{"vcs1": {"peak_mem": 3031499}}
{"stitch_vcselab": {"peak_mem": 3031562}}
