Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:37:28 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : sv_chip2_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[31]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 5.255ns (73.817%)  route 1.864ns (26.183%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[44])
                                                      0.522     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[44]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<44>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[44]_PCOUT[44])
                                                      0.081     9.521    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[44]
    DSP48E2_X2Y8         net (fo=1, unset)            0.014     9.535    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[44]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[44]_ALU_OUT[31])
                                                      0.539    10.074    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[31]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.074    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<31>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[31])
                                                     -0.071    10.765    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.765    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 5.258ns (73.942%)  route 1.853ns (26.058%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[28])
                                                      0.518     9.436    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.436    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     9.526    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X2Y8         net (fo=1, unset)            0.003     9.529    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[28]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[13])
                                                      0.537    10.066    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[13]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.066    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<13>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[13])
                                                     -0.079    10.757    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.757    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[46]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 5.251ns (73.802%)  route 1.864ns (26.198%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[44])
                                                      0.522     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[44]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<44>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[44]_PCOUT[44])
                                                      0.081     9.521    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[44]
    DSP48E2_X2Y8         net (fo=1, unset)            0.014     9.535    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[44]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[44]_ALU_OUT[46])
                                                      0.535    10.070    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[46]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.070    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<46>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[46])
                                                     -0.073    10.763    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[44]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 5.248ns (73.791%)  route 1.864ns (26.209%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[44])
                                                      0.522     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[44]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<44>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[44]_PCOUT[44])
                                                      0.081     9.521    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[44]
    DSP48E2_X2Y8         net (fo=1, unset)            0.014     9.535    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[44]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[44]_ALU_OUT[44])
                                                      0.532    10.067    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[44]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.067    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<44>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[44])
                                                     -0.074    10.762    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.762    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[35]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.121ns  (logic 5.257ns (73.824%)  route 1.864ns (26.176%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[44])
                                                      0.522     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[44]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<44>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[44]_PCOUT[44])
                                                      0.081     9.521    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[44]
    DSP48E2_X2Y8         net (fo=1, unset)            0.014     9.535    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[44]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[44]_ALU_OUT[35])
                                                      0.541    10.076    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[35]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.076    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<35>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[35])
                                                     -0.063    10.773    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.773    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[45]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 5.250ns (73.798%)  route 1.864ns (26.202%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[44])
                                                      0.522     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[44]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<44>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[44]_PCOUT[44])
                                                      0.081     9.521    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[44]
    DSP48E2_X2Y8         net (fo=1, unset)            0.014     9.535    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[44]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[44]_ALU_OUT[45])
                                                      0.534    10.069    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[45]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.069    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<45>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[45])
                                                     -0.070    10.766    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.766    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[33]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 5.252ns (73.806%)  route 1.864ns (26.194%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[44])
                                                      0.522     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[44]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<44>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[44]_PCOUT[44])
                                                      0.081     9.521    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[44]
    DSP48E2_X2Y8         net (fo=1, unset)            0.014     9.535    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[44]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[44]_ALU_OUT[33])
                                                      0.536    10.071    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[33]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.071    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<33>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[33])
                                                     -0.068    10.768    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.768    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[29]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 5.255ns (73.817%)  route 1.864ns (26.183%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[44])
                                                      0.522     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[44]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<44>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[44]_PCOUT[44])
                                                      0.081     9.521    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[44]
    DSP48E2_X2Y8         net (fo=1, unset)            0.014     9.535    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[44]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[44]_ALU_OUT[29])
                                                      0.539    10.074    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[29]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.074    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<29>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[29])
                                                     -0.064    10.772    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.772    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[30]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.120ns  (logic 5.256ns (73.820%)  route 1.864ns (26.180%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[44])
                                                      0.522     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[44]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<44>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[44]_PCOUT[44])
                                                      0.081     9.521    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[44]
    DSP48E2_X2Y8         net (fo=1, unset)            0.014     9.535    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[44]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[44]_ALU_OUT[30])
                                                      0.540    10.075    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[30]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.075    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<30>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[30])
                                                     -0.062    10.774    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[21]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.108ns  (logic 5.255ns (73.931%)  route 1.853ns (26.069%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[28])
                                                      0.518     9.436    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.436    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     9.526    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X2Y8         net (fo=1, unset)            0.003     9.529    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[28]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[21])
                                                      0.534    10.063    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[21]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.063    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<21>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[21])
                                                     -0.070    10.766    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.766    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[43]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 5.247ns (73.787%)  route 1.864ns (26.213%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[44])
                                                      0.522     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[44]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<44>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[44]_PCOUT[44])
                                                      0.081     9.521    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[44]
    DSP48E2_X2Y8         net (fo=1, unset)            0.014     9.535    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[44]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[44]_ALU_OUT[43])
                                                      0.531    10.066    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[43]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.066    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<43>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[43])
                                                     -0.067    10.769    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.769    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[20]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.109ns  (logic 5.256ns (73.934%)  route 1.853ns (26.066%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[28])
                                                      0.518     9.436    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.436    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     9.526    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X2Y8         net (fo=1, unset)            0.003     9.529    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[28]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[20])
                                                      0.535    10.064    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[20]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.064    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<20>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[20])
                                                     -0.069    10.767    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.767    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[28]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 5.254ns (73.813%)  route 1.864ns (26.187%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[44])
                                                      0.522     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[44]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<44>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[44]_PCOUT[44])
                                                      0.081     9.521    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[44]
    DSP48E2_X2Y8         net (fo=1, unset)            0.014     9.535    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[44]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[44]_ALU_OUT[28])
                                                      0.538    10.073    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.073    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<28>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[28])
                                                     -0.059    10.777    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.777    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[32]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.117ns  (logic 5.253ns (73.809%)  route 1.864ns (26.191%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[44])
                                                      0.522     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[44]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<44>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[44]_PCOUT[44])
                                                      0.081     9.521    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[44]
    DSP48E2_X2Y8         net (fo=1, unset)            0.014     9.535    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[44]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[44]_ALU_OUT[32])
                                                      0.537    10.072    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[32]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.072    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<32>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[32])
                                                     -0.060    10.776    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.776    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[34]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.120ns  (logic 5.256ns (73.820%)  route 1.864ns (26.180%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[44])
                                                      0.522     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[44]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<44>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[44]_PCOUT[44])
                                                      0.081     9.521    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[44]
    DSP48E2_X2Y8         net (fo=1, unset)            0.014     9.535    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[44]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[44]_ALU_OUT[34])
                                                      0.540    10.075    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[34]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.075    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<34>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[34])
                                                     -0.057    10.779    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.779    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[47]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 5.249ns (73.794%)  route 1.864ns (26.206%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[44])
                                                      0.522     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[44]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<44>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[44]_PCOUT[44])
                                                      0.081     9.521    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[44]
    DSP48E2_X2Y8         net (fo=1, unset)            0.014     9.535    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[44]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[44]_ALU_OUT[47])
                                                      0.533    10.068    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.068    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<47>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[47])
                                                     -0.063    10.773    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.773    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[27]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 5.250ns (73.798%)  route 1.864ns (26.202%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[44])
                                                      0.522     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[44]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<44>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[44]_PCOUT[44])
                                                      0.081     9.521    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[44]
    DSP48E2_X2Y8         net (fo=1, unset)            0.014     9.535    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[44]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[44]_ALU_OUT[27])
                                                      0.534    10.069    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[27]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.069    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<27>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[27])
                                                     -0.061    10.775    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.775    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.102ns  (logic 5.242ns (73.810%)  route 1.860ns (26.190%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[27])
                                                      0.521     9.439    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[27]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.439    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<27>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[27]_PCOUT[27])
                                                      0.078     9.517    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[27]
    DSP48E2_X2Y8         net (fo=1, unset)            0.010     9.527    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[27]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[27]_ALU_OUT[10])
                                                      0.530    10.057    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[10]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.057    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<10>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[10])
                                                     -0.073    10.763    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[42]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 5.247ns (73.787%)  route 1.864ns (26.213%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[44])
                                                      0.522     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[44]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<44>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[44]_PCOUT[44])
                                                      0.081     9.521    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[44]
    DSP48E2_X2Y8         net (fo=1, unset)            0.014     9.535    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[44]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[44]_ALU_OUT[42])
                                                      0.531    10.066    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[42]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.066    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<42>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[42])
                                                     -0.063    10.773    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.773    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 5.257ns (73.938%)  route 1.853ns (26.062%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[28])
                                                      0.518     9.436    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.436    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     9.526    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X2Y8         net (fo=1, unset)            0.003     9.529    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[28]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536    10.065    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.065    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<12>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[12])
                                                     -0.063    10.773    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.773    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.104ns  (logic 5.251ns (73.916%)  route 1.853ns (26.084%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[28])
                                                      0.518     9.436    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.436    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     9.526    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X2Y8         net (fo=1, unset)            0.003     9.529    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[28]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[18])
                                                      0.530    10.059    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[18]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.059    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<18>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[18])
                                                     -0.066    10.770    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.770    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 5.247ns (73.901%)  route 1.853ns (26.099%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[28])
                                                      0.518     9.436    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.436    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     9.526    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X2Y8         net (fo=1, unset)            0.003     9.529    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[28]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[11])
                                                      0.526    10.055    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[11]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.055    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<11>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[11])
                                                     -0.069    10.767    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.767    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[38]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 5.248ns (73.770%)  route 1.866ns (26.230%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[47])
                                                      0.522     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     9.516    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X2Y8         net (fo=1, unset)            0.016     9.532    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[47]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[38])
                                                      0.537    10.069    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[38]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.069    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<38>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[38])
                                                     -0.055    10.781    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.781    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.097ns  (logic 5.244ns (73.890%)  route 1.853ns (26.110%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[28])
                                                      0.518     9.436    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.436    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     9.526    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X2Y8         net (fo=1, unset)            0.003     9.529    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[28]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[17])
                                                      0.523    10.052    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.052    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<17>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[17])
                                                     -0.071    10.765    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.765    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[41]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 5.248ns (73.791%)  route 1.864ns (26.209%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[44])
                                                      0.522     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[44]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<44>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[44]_PCOUT[44])
                                                      0.081     9.521    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[44]
    DSP48E2_X2Y8         net (fo=1, unset)            0.014     9.535    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[44]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[44]_ALU_OUT[41])
                                                      0.532    10.067    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[41]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.067    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<41>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[41])
                                                     -0.056    10.780    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.780    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[40]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 5.248ns (73.791%)  route 1.864ns (26.209%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[44])
                                                      0.522     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[44]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.440    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<44>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[44]_PCOUT[44])
                                                      0.081     9.521    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[44]
    DSP48E2_X2Y8         net (fo=1, unset)            0.014     9.535    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[44]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[44]_ALU_OUT[40])
                                                      0.532    10.067    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[40]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.067    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<40>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[40])
                                                     -0.054    10.782    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.782    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 5.248ns (73.843%)  route 1.859ns (26.157%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[30])
                                                      0.521     9.439    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[30]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.439    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<30>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_PCOUT[30])
                                                      0.081     9.520    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[30]
    DSP48E2_X2Y8         net (fo=1, unset)            0.009     9.529    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[30]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[30]_ALU_OUT[15])
                                                      0.533    10.062    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[15]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.062    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<15>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[15])
                                                     -0.059    10.777    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.777    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[22]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 5.253ns (73.923%)  route 1.853ns (26.077%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[28])
                                                      0.518     9.436    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.436    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     9.526    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X2Y8         net (fo=1, unset)            0.003     9.529    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[28]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[22])
                                                      0.532    10.061    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[22]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.061    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<22>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[22])
                                                     -0.060    10.776    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.776    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 v_fltr_2_right/inst_fltr_compute_f2/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_2_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.279ns  (logic 5.226ns (71.796%)  route 2.053ns (28.204%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 10.721 - 8.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.901ns (routing 0.764ns, distribution 1.137ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.698ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y40         net (fo=13854, routed)       1.901     2.920    v_fltr_2_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_FDRE_C_Q)         0.156     3.076    v_fltr_2_right/inst_fltr_compute_f2/dout_reg[6]/Q
    DSP48E2_X8Y9         net (fo=7, unset)            1.136     4.212    h_fltr_2_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[6]
    DSP48E2_X8Y9         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[6]_A2_DATA[6])
                                                      0.205     4.417    h_fltr_2_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[6]
    DSP48E2_X8Y9         net (fo=1, routed)           0.000     4.417    h_fltr_2_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<6>
    DSP48E2_X8Y9         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[6]_A2A1[6])
                                                      0.092     4.509    h_fltr_2_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[6]
    DSP48E2_X8Y9         net (fo=1, routed)           0.000     4.509    h_fltr_2_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<6>
    DSP48E2_X8Y9         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[6]_U[26])
                                                      0.627     5.136    h_fltr_2_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[26]
    DSP48E2_X8Y9         net (fo=1, routed)           0.000     5.136    h_fltr_2_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<26>
    DSP48E2_X8Y9         DSP_M_DATA (Prop_DSP_M_DATA_U[26]_U_DATA[26])
                                                      0.058     5.194    h_fltr_2_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[26]
    DSP48E2_X8Y9         net (fo=1, routed)           0.000     5.194    h_fltr_2_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<26>
    DSP48E2_X8Y9         DSP_ALU (Prop_DSP_ALU_U_DATA[26]_ALU_OUT[28])
                                                      0.552     5.746    h_fltr_2_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X8Y9         net (fo=1, routed)           0.000     5.746    h_fltr_2_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X8Y9         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.836    h_fltr_2_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X8Y10        net (fo=1, unset)            0.003     5.839    h_fltr_2_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X8Y10        DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.374    h_fltr_2_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X8Y10        net (fo=1, routed)           0.000     6.374    h_fltr_2_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y10        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.440    h_fltr_2_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X8Y13        net (fo=1, unset)            0.540     6.980    h_fltr_2_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X8Y13        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     7.190    h_fltr_2_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X8Y13        net (fo=1, routed)           0.000     7.190    h_fltr_2_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X8Y13        DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.714    h_fltr_2_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X8Y13        net (fo=1, routed)           0.000     7.714    h_fltr_2_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X8Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.804    h_fltr_2_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X8Y14        net (fo=1, unset)            0.003     7.807    h_fltr_2_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X8Y14        DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[19])
                                                      0.527     8.334    h_fltr_2_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X8Y14        net (fo=1, routed)           0.000     8.334    h_fltr_2_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X8Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_P[19])
                                                      0.066     8.400    h_fltr_2_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[19]
    DSP48E2_X8Y16        net (fo=1, unset)            0.367     8.767    h_fltr_2_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/A[1]
    DSP48E2_X8Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[1]_A_ALU[1])
                                                      0.244     9.011    h_fltr_2_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A_ALU[1]
    DSP48E2_X8Y16        net (fo=1, routed)           0.000     9.011    h_fltr_2_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.A_ALU<1>
    DSP48E2_X8Y16        DSP_ALU (Prop_DSP_ALU_A_ALU[1]_ALU_OUT[28])
                                                      0.557     9.568    h_fltr_2_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X8Y16        net (fo=1, routed)           0.000     9.568    h_fltr_2_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X8Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     9.658    h_fltr_2_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X8Y17        net (fo=1, unset)            0.004     9.662    h_fltr_2_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[28]
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[13])
                                                      0.537    10.199    h_fltr_2_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[13]
    DSP48E2_X8Y17        net (fo=1, routed)           0.000    10.199    h_fltr_2_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<13>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X8Y17        net (fo=13854, routed)       1.891    10.721    h_fltr_2_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.308    11.029    
                         clock uncertainty           -0.035    10.993    
    DSP48E2_X8Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[13])
                                                     -0.079    10.914    h_fltr_2_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.914    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST/ALU_OUT[9]
                            (rising edge-triggered cell DSP_OUTPUT clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (tm3_clk_v0 rise@8.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 5.230ns (73.745%)  route 1.862ns (26.255%))
  Logic Levels:           17  (DSP_A_B_DATA=3 DSP_ALU=6 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 10.562 - 8.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.764ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.698ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.559    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.074     0.633    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.263     0.896    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.123     1.019    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y30         net (fo=13854, routed)       1.936     2.955    v_fltr_1_right/inst_fltr_compute_f2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_FDRE_C_Q)         0.155     3.110    v_fltr_1_right/inst_fltr_compute_f2/dout_reg[12]/Q
    DSP48E2_X1Y3         net (fo=7, unset)            0.723     3.833    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/A[12]
    DSP48E2_X1Y3         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.209     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.042    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X1Y3         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.160    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X1Y3         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.807    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_MULTIPLIER.U<25>
    DSP48E2_X1Y3         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     4.866    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_M_DATA.U_DATA<25>
    DSP48E2_X1Y3         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y3         net (fo=1, routed)           0.000     5.416    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y3         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     5.506    h_fltr_1_right/your_instance_name_f1/dout0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y4         net (fo=1, unset)            0.003     5.509    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y4         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X1Y4         net (fo=1, routed)           0.000     6.044    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     6.110    h_fltr_1_right/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[14]
    DSP48E2_X1Y7         net (fo=1, unset)            0.535     6.645    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/B[14]
    DSP48E2_X1Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B_ALU[14])
                                                      0.210     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[14]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     6.855    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<14>
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[14]_ALU_OUT[28])
                                                      0.524     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X1Y7         net (fo=1, routed)           0.000     7.379    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<28>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     7.469    h_fltr_1_right/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X1Y8         net (fo=1, unset)            0.003     7.472    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[28]
    DSP48E2_X1Y8         DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[12])
                                                      0.536     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[12]
    DSP48E2_X1Y8         net (fo=1, routed)           0.000     8.008    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[12]_P[12])
                                                      0.070     8.078    h_fltr_1_right/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/DSP_OUTPUT_INST/P[12]
    DSP48E2_X2Y7         net (fo=1, unset)            0.586     8.664    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/B[12]
    DSP48E2_X2Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[12]_B_ALU[12])
                                                      0.254     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA_INST/B_ALU[12]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     8.918    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_A_B_DATA.B_ALU<12>
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_B_ALU[12]_ALU_OUT[24])
                                                      0.518     9.436    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU_INST/ALU_OUT[24]
    DSP48E2_X2Y7         net (fo=1, routed)           0.000     9.436    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_ALU.ALU_OUT<24>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[24]_PCOUT[24])
                                                      0.074     9.510    h_fltr_1_right/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/DSP_OUTPUT_INST/PCOUT[24]
    DSP48E2_X2Y8         net (fo=1, unset)            0.012     9.522    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[24]
    DSP48E2_X2Y8         DSP_ALU (Prop_DSP_ALU_PCIN[24]_ALU_OUT[9])
                                                      0.525    10.047    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU_INST/ALU_OUT[9]
    DSP48E2_X2Y8         net (fo=1, routed)           0.000    10.047    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_ALU.ALU_OUT<9>
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      8.000     8.000    
    AG12                                              0.000     8.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     8.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     8.451    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     8.451    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.052     8.503    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.223     8.726    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.104     8.830    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48E2_X2Y8         net (fo=13854, routed)       1.732    10.562    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.309    10.871    
                         clock uncertainty           -0.035    10.836    
    DSP48E2_X2Y8         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[9])
                                                     -0.073    10.763    h_fltr_1_right/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  0.716    




