/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [5:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [16:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [22:0] celloutsig_0_20z;
  wire [21:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [4:0] celloutsig_0_38z;
  wire [5:0] celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_45z;
  wire [2:0] celloutsig_0_46z;
  wire celloutsig_0_48z;
  reg [7:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [27:0] celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire [2:0] celloutsig_0_56z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_64z;
  wire [23:0] celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_87z;
  wire celloutsig_0_88z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = !(celloutsig_0_18z ? celloutsig_0_14z[3] : celloutsig_0_19z);
  assign celloutsig_1_18z = !(celloutsig_1_9z ? celloutsig_1_16z : celloutsig_1_4z);
  assign celloutsig_0_33z = !(celloutsig_0_16z ? celloutsig_0_25z : celloutsig_0_30z);
  assign celloutsig_1_3z = ~(celloutsig_1_0z | in_data[117]);
  assign celloutsig_1_5z = ~(celloutsig_1_1z | celloutsig_1_4z);
  assign celloutsig_0_34z = ~celloutsig_0_4z;
  assign celloutsig_0_7z = ~celloutsig_0_16z;
  assign celloutsig_1_4z = ~celloutsig_1_3z;
  assign celloutsig_1_9z = ~in_data[171];
  assign celloutsig_0_10z = ~((in_data[38] | celloutsig_0_4z) & celloutsig_0_6z[2]);
  assign celloutsig_0_24z = ~((celloutsig_0_11z[8] | celloutsig_0_22z) & celloutsig_0_9z);
  assign celloutsig_0_25z = ~((celloutsig_0_3z[1] | celloutsig_0_7z) & celloutsig_0_21z[20]);
  assign celloutsig_0_30z = ~((celloutsig_0_10z | celloutsig_0_28z[0]) & celloutsig_0_20z[12]);
  assign celloutsig_0_35z = in_data[60] | celloutsig_0_11z[5];
  assign celloutsig_0_19z = celloutsig_0_4z | celloutsig_0_13z[3];
  assign celloutsig_0_50z = in_data[47:20] + { celloutsig_0_26z, celloutsig_0_40z, celloutsig_0_46z, celloutsig_0_12z, celloutsig_0_45z, celloutsig_0_48z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_49z };
  assign celloutsig_0_87z = { celloutsig_0_56z[0], celloutsig_0_33z, celloutsig_0_16z } + { celloutsig_0_64z[3:2], celloutsig_0_76z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[128])
    if (clkin_data[128]) _00_ <= 3'h0;
    else _00_ <= celloutsig_0_32z;
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _01_ <= 6'h00;
    else _01_ <= { celloutsig_0_39z[1], celloutsig_0_32z, celloutsig_0_27z, celloutsig_0_18z };
  assign celloutsig_0_56z = { celloutsig_0_50z[20], celloutsig_0_23z, celloutsig_0_30z } & _00_;
  assign celloutsig_0_64z = { celloutsig_0_49z[3], celloutsig_0_9z, celloutsig_0_40z, celloutsig_0_41z, celloutsig_0_24z } & { celloutsig_0_49z[3], celloutsig_0_3z };
  assign celloutsig_1_7z = in_data[123:121] & { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_3z } & celloutsig_1_8z;
  assign celloutsig_0_14z = in_data[79:63] & { celloutsig_0_2z[6:1], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_28z = { celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_23z } & { celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_0_15z = { celloutsig_0_14z[14:6], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z } == { celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_16z };
  assign celloutsig_0_40z = { celloutsig_0_21z[16:12], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_33z, celloutsig_0_12z } === { in_data[71], celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_17z };
  assign celloutsig_0_5z = celloutsig_0_2z === { in_data[79:75], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_52z = { celloutsig_0_12z, _01_ } === { celloutsig_0_21z[18:12], celloutsig_0_3z };
  assign celloutsig_0_16z = in_data[21:5] === in_data[91:75];
  assign celloutsig_1_19z = { in_data[168:151], celloutsig_1_1z } === { in_data[111:96], celloutsig_1_2z, celloutsig_1_17z, celloutsig_1_17z };
  assign celloutsig_0_22z = celloutsig_0_12z[3:1] === { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_15z };
  assign celloutsig_0_59z = { celloutsig_0_20z[21:11], celloutsig_0_38z, celloutsig_0_27z, celloutsig_0_30z } > { celloutsig_0_50z[27:25], celloutsig_0_34z, celloutsig_0_40z, celloutsig_0_16z, celloutsig_0_46z, celloutsig_0_28z };
  assign celloutsig_0_76z = { celloutsig_0_59z, celloutsig_0_17z, celloutsig_0_52z } > { celloutsig_0_15z, celloutsig_0_41z, celloutsig_0_22z };
  assign celloutsig_1_1z = in_data[135:125] > in_data[169:159];
  assign celloutsig_0_17z = { celloutsig_0_11z[5:0], celloutsig_0_5z } > { in_data[58:55], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_26z = { celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_13z } > { celloutsig_0_11z[12:4], celloutsig_0_5z, celloutsig_0_19z };
  assign celloutsig_0_0z = ! in_data[89:85];
  assign celloutsig_0_41z = ! { celloutsig_0_34z, celloutsig_0_27z, celloutsig_0_36z, celloutsig_0_16z, celloutsig_0_38z, celloutsig_0_30z, celloutsig_0_23z, celloutsig_0_35z };
  assign celloutsig_0_45z = ! celloutsig_0_38z;
  assign celloutsig_0_27z = ! { celloutsig_0_11z[0], celloutsig_0_16z, celloutsig_0_19z };
  assign celloutsig_0_8z = celloutsig_0_6z[9:4] < celloutsig_0_6z[12:7];
  assign celloutsig_1_14z = { celloutsig_1_11z[4:0], celloutsig_1_6z, celloutsig_1_11z } < { celloutsig_1_12z[3:0], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_48z = celloutsig_0_24z & ~(celloutsig_0_28z[1]);
  assign celloutsig_0_9z = celloutsig_0_8z & ~(celloutsig_0_16z);
  assign celloutsig_1_0z = in_data[98] & ~(in_data[134]);
  assign celloutsig_0_18z = celloutsig_0_3z[3] & ~(celloutsig_0_5z);
  assign celloutsig_1_12z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_9z } % { 1'h1, celloutsig_1_11z[3:0] };
  assign celloutsig_0_3z = in_data[66:63] % { 1'h1, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_6z = in_data[115:112] * { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_12z = { celloutsig_0_3z[3], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_9z } * { in_data[33:31], celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_20z = { celloutsig_0_14z[10:2], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_19z } * { celloutsig_0_2z[6:3], celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_18z };
  assign celloutsig_0_2z = - { in_data[43:38], celloutsig_0_16z };
  assign celloutsig_0_29z = - celloutsig_0_13z[3:0];
  assign celloutsig_0_32z = - { celloutsig_0_2z[4:3], celloutsig_0_18z };
  assign celloutsig_0_39z = ~ celloutsig_0_6z[5:0];
  assign celloutsig_0_13z = ~ { celloutsig_0_2z[3], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_0_6z = { in_data[93:87], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z } | { in_data[40:33], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_4z = ^ celloutsig_0_2z[6:3];
  assign celloutsig_0_88z = ^ { celloutsig_0_49z[6:2], celloutsig_0_59z, celloutsig_0_5z };
  assign celloutsig_1_16z = ^ celloutsig_1_15z;
  assign celloutsig_1_17z = ^ { celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_16z };
  assign celloutsig_0_11z = { celloutsig_0_2z[4:1], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z } <<< { in_data[90:79], celloutsig_0_10z };
  assign celloutsig_0_38z = { celloutsig_0_29z[3:1], celloutsig_0_24z, celloutsig_0_18z } >>> { celloutsig_0_22z, celloutsig_0_3z };
  assign celloutsig_0_46z = celloutsig_0_20z[6:4] - { celloutsig_0_45z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_1_8z = { celloutsig_1_6z[2:1], celloutsig_1_4z, celloutsig_1_7z } - { celloutsig_1_6z[3:1], celloutsig_1_7z };
  assign celloutsig_1_15z = { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_14z } - celloutsig_1_8z[3:0];
  assign celloutsig_0_21z = { celloutsig_0_6z[20:17], celloutsig_0_19z, celloutsig_0_14z } - { celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_13z };
  assign celloutsig_1_2z = ~((in_data[187] & celloutsig_1_0z) | in_data[126]);
  assign celloutsig_0_23z = ~((celloutsig_0_9z & celloutsig_0_15z) | celloutsig_0_5z);
  always_latch
    if (!clkin_data[96]) celloutsig_0_49z = 8'h00;
    else if (celloutsig_1_18z) celloutsig_0_49z = { celloutsig_0_26z, celloutsig_0_17z, celloutsig_0_38z, celloutsig_0_27z };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_87z, celloutsig_0_88z };
endmodule
