 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -max_paths 10
        -capacitance
Design : gps_top
Version: M-2016.12-SP2
Date   : Wed Jul  4 12:33:47 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss_nominal_max_1p08v_125c   Library: sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c
Wire Load Model Mode: top

  Startpoint: wb_rst_i (input port clocked by CLK)
  Endpoint: gps_startRound_r_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.00       0.00 r
  wb_rst_i (in)                                                     0.00       0.00 r
  wb_rst_i (net)                                7         0.01      0.00       0.00 r
  U193215/B (NOR2_X1M_A9TH)                                         0.00       0.00 r
  U193215/Y (NOR2_X1M_A9TH)                                         0.04       0.04 f
  gps_N9 (net)                                  1         0.00      0.00       0.04 f
  gps_startRound_r_reg/D (DFFQ_X1M_A9TH)                            0.00       0.04 f
  data arrival time                                                            0.04

  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gps_startRound_r_reg/CK (DFFQ_X1M_A9TH)                           0.00       0.00 r
  library hold time                                                 0.02       0.02
  data required time                                                           0.02
  ------------------------------------------------------------------------------------
  data required time                                                           0.02
  data arrival time                                                           -0.04
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.02


  Startpoint: wb_rst_i (input port clocked by CLK)
  Endpoint: genNext_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.00       0.00 r
  wb_rst_i (in)                                      0.00       0.00 r
  wb_rst_i (net)                 7         0.01      0.00       0.00 r
  U227462/B0 (AOI211_X1M_A9TH)                       0.00       0.00 r
  U227462/Y (AOI211_X1M_A9TH)                        0.06       0.06 f
  n107215 (net)                  1         0.00      0.00       0.06 f
  genNext_reg/D (DFFQ_X1M_A9TH)                      0.00       0.06 f
  data arrival time                                             0.06

  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  genNext_reg/CK (DFFQ_X1M_A9TH)                     0.00       0.00 r
  library hold time                                  0.01       0.01
  data required time                                            0.01
  ---------------------------------------------------------------------
  data required time                                            0.01
  data arrival time                                            -0.06
  ---------------------------------------------------------------------
  slack (MET)                                                   0.05


  Startpoint: wb_rst_i (input port clocked by CLK)
  Endpoint: genNext_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.00       0.00 r
  wb_rst_i (in)                                      0.00       0.00 r
  wb_rst_i (net)                 7         0.01      0.00       0.00 r
  U227462/B0 (AOI211_X1M_A9TH)                       0.00       0.00 r
  U227462/Y (AOI211_X1M_A9TH)                        0.06       0.06 f
  n107215 (net)                  1         0.00      0.00       0.06 f
  genNext_reg/D (DFFQ_X1M_A9TH)                      0.00       0.06 f
  data arrival time                                             0.06

  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  genNext_reg/CK (DFFQ_X1M_A9TH)                     0.00       0.00 r
  library hold time                                  0.01       0.01
  data required time                                            0.01
  ---------------------------------------------------------------------
  data required time                                            0.01
  data arrival time                                            -0.06
  ---------------------------------------------------------------------
  slack (MET)                                                   0.05


  Startpoint: wb_rst_i (input port clocked by CLK)
  Endpoint: genNext_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.00       0.00 r
  wb_rst_i (in)                                      0.00       0.00 r
  wb_rst_i (net)                 7         0.01      0.00       0.00 r
  U227462/B0 (AOI211_X1M_A9TH)                       0.00       0.00 r
  U227462/Y (AOI211_X1M_A9TH)                        0.06       0.06 f
  n107215 (net)                  1         0.00      0.00       0.06 f
  genNext_reg/D (DFFQ_X1M_A9TH)                      0.00       0.06 f
  data arrival time                                             0.06

  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  genNext_reg/CK (DFFQ_X1M_A9TH)                     0.00       0.00 r
  library hold time                                  0.01       0.01
  data required time                                            0.01
  ---------------------------------------------------------------------
  data required time                                            0.01
  data arrival time                                            -0.06
  ---------------------------------------------------------------------
  slack (MET)                                                   0.05


  Startpoint: wb_rst_i (input port clocked by CLK)
  Endpoint: gps_startRound_r_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.00       0.00 f
  wb_rst_i (in)                                                     0.00       0.00 f
  wb_rst_i (net)                                7         0.01      0.00       0.00 f
  U193215/B (NOR2_X1M_A9TH)                                         0.00       0.00 f
  U193215/Y (NOR2_X1M_A9TH)                                         0.06       0.06 r
  gps_N9 (net)                                  1         0.00      0.00       0.06 r
  gps_startRound_r_reg/D (DFFQ_X1M_A9TH)                            0.00       0.06 r
  data arrival time                                                            0.06

  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  gps_startRound_r_reg/CK (DFFQ_X1M_A9TH)                           0.00       0.00 r
  library hold time                                                -0.06      -0.06
  data required time                                                          -0.06
  ------------------------------------------------------------------------------------
  data required time                                                          -0.06
  data arrival time                                                           -0.06
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.12


  Startpoint: wb_dat_i[0]
              (input port clocked by CLK)
  Endpoint: genNext_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.00       0.00 f
  wb_dat_i[0] (in)                                   0.00       0.00 f
  wb_dat_i[0] (net)              1         0.00      0.00       0.00 f
  U227461/A (NOR2_X1M_A9TH)                          0.00       0.00 f
  U227461/Y (NOR2_X1M_A9TH)                          0.05       0.05 r
  n218237 (net)                  1         0.00      0.00       0.05 r
  U227462/C0 (AOI211_X1M_A9TH)                       0.00       0.05 r
  U227462/Y (AOI211_X1M_A9TH)                        0.08       0.13 f
  n107215 (net)                  1         0.00      0.00       0.13 f
  genNext_reg/D (DFFQ_X1M_A9TH)                      0.00       0.13 f
  data arrival time                                             0.13

  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  genNext_reg/CK (DFFQ_X1M_A9TH)                     0.00       0.00 r
  library hold time                                  0.01       0.01
  data required time                                            0.01
  ---------------------------------------------------------------------
  data required time                                            0.01
  data arrival time                                            -0.13
  ---------------------------------------------------------------------
  slack (MET)                                                   0.12


  Startpoint: wb_dat_i[0]
              (input port clocked by CLK)
  Endpoint: genNext_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.00       0.00 f
  wb_dat_i[0] (in)                                   0.00       0.00 f
  wb_dat_i[0] (net)              1         0.00      0.00       0.00 f
  U227461/A (NOR2_X1M_A9TH)                          0.00       0.00 f
  U227461/Y (NOR2_X1M_A9TH)                          0.05       0.05 r
  n218237 (net)                  1         0.00      0.00       0.05 r
  U227462/C0 (AOI211_X1M_A9TH)                       0.00       0.05 r
  U227462/Y (AOI211_X1M_A9TH)                        0.08       0.13 f
  n107215 (net)                  1         0.00      0.00       0.13 f
  genNext_reg/D (DFFQ_X1M_A9TH)                      0.00       0.13 f
  data arrival time                                             0.13

  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  genNext_reg/CK (DFFQ_X1M_A9TH)                     0.00       0.00 r
  library hold time                                  0.01       0.01
  data required time                                            0.01
  ---------------------------------------------------------------------
  data required time                                            0.01
  data arrival time                                            -0.13
  ---------------------------------------------------------------------
  slack (MET)                                                   0.12


  Startpoint: wb_dat_i[0]
              (input port clocked by CLK)
  Endpoint: genNext_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.00       0.00 f
  wb_dat_i[0] (in)                                   0.00       0.00 f
  wb_dat_i[0] (net)              1         0.00      0.00       0.00 f
  U227461/A (NOR2_X1M_A9TH)                          0.00       0.00 f
  U227461/Y (NOR2_X1M_A9TH)                          0.05       0.05 r
  n218237 (net)                  1         0.00      0.00       0.05 r
  U227462/C0 (AOI211_X1M_A9TH)                       0.00       0.05 r
  U227462/Y (AOI211_X1M_A9TH)                        0.08       0.13 f
  n107215 (net)                  1         0.00      0.00       0.13 f
  genNext_reg/D (DFFQ_X1M_A9TH)                      0.00       0.13 f
  data arrival time                                             0.13

  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  genNext_reg/CK (DFFQ_X1M_A9TH)                     0.00       0.00 r
  library hold time                                  0.01       0.01
  data required time                                            0.01
  ---------------------------------------------------------------------
  data required time                                            0.01
  data arrival time                                            -0.13
  ---------------------------------------------------------------------
  slack (MET)                                                   0.12


  Startpoint: wb_rst_i (input port clocked by CLK)
  Endpoint: genNext_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.00       0.00 f
  wb_rst_i (in)                                      0.00       0.00 f
  wb_rst_i (net)                 7         0.01      0.00       0.00 f
  U227462/B0 (AOI211_X1M_A9TH)                       0.00       0.00 f
  U227462/Y (AOI211_X1M_A9TH)                        0.08       0.08 r
  n107215 (net)                  1         0.00      0.00       0.08 r
  genNext_reg/D (DFFQ_X1M_A9TH)                      0.00       0.08 r
  data arrival time                                             0.08

  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  genNext_reg/CK (DFFQ_X1M_A9TH)                     0.00       0.00 r
  library hold time                                 -0.07      -0.07
  data required time                                           -0.07
  ---------------------------------------------------------------------
  data required time                                           -0.07
  data arrival time                                            -0.08
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: wb_rst_i (input port clocked by CLK)
  Endpoint: genNext_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.00       0.00 f
  wb_rst_i (in)                                      0.00       0.00 f
  wb_rst_i (net)                 7         0.01      0.00       0.00 f
  U227462/B0 (AOI211_X1M_A9TH)                       0.00       0.00 f
  U227462/Y (AOI211_X1M_A9TH)                        0.10       0.10 r
  n107215 (net)                  1         0.00      0.00       0.10 r
  genNext_reg/D (DFFQ_X1M_A9TH)                      0.00       0.10 r
  data arrival time                                             0.10

  clock CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  genNext_reg/CK (DFFQ_X1M_A9TH)                     0.00       0.00 r
  library hold time                                 -0.07      -0.07
  data required time                                           -0.07
  ---------------------------------------------------------------------
  data required time                                           -0.07
  data arrival time                                            -0.10
  ---------------------------------------------------------------------
  slack (MET)                                                   0.17


1
