# Patch generated by Pyment v0.3.3

--- a/..//venv/lib/python3.8/site-packages/pygments/lexers/hdl.py
+++ b/..//venv/lib/python3.8/site-packages/pygments/lexers/hdl.py
@@ -19,10 +19,16 @@
 
 
 class VerilogLexer(RegexLexer):
-    """
-    For verilog source code with preprocessor directives.
-
+    """For verilog source code with preprocessor directives.
+    
     .. versionadded:: 1.4
+
+    Parameters
+    ----------
+
+    Returns
+    -------
+
     """
     name = 'verilog'
     aliases = ['verilog', 'v']
@@ -134,7 +140,17 @@
 
     def analyse_text(text):
         """Verilog code will use one of reg/wire/assign for sure, and that
-        is not common elsewhere."""
+        is not common elsewhere.
+
+        Parameters
+        ----------
+        text :
+            
+
+        Returns
+        -------
+
+        """
         result = 0
         if 'reg' in text:
             result += 0.1
@@ -147,11 +163,17 @@
 
 
 class SystemVerilogLexer(RegexLexer):
-    """
-    Extends verilog lexer to recognise all SystemVerilog keywords from IEEE
+    """Extends verilog lexer to recognise all SystemVerilog keywords from IEEE
     1800-2009 standard.
-
+    
     .. versionadded:: 1.5
+
+    Parameters
+    ----------
+
+    Returns
+    -------
+
     """
     name = 'systemverilog'
     aliases = ['systemverilog', 'sv']
@@ -377,10 +399,16 @@
 
 
 class VhdlLexer(RegexLexer):
-    """
-    For VHDL source code.
-
+    """For VHDL source code.
+    
     .. versionadded:: 1.5
+
+    Parameters
+    ----------
+
+    Returns
+    -------
+
     """
     name = 'vhdl'
     aliases = ['vhdl']
