Summary
Top-level Name:,up_counter_neg

Clocks
Enabled,,I/O,clock0,

Fabric Logic Element
Enabled,,4,,clock0,0.125,High
Enabled,,1,,clock0,0.125,Very High
Enabled,,83,,clock0,0.125,Typical
Enabled,,,48,clock0,0.125,Typical,1.000

BRAM

DSP

I/O
Enabled,clock0,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,Clock,clock0
Enabled,counter_input,48,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock0
Enabled,counter_output,48,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock0
Enabled,load,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock0
Enabled,reset,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,clock0
