ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_it.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NMI_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	NMI_Handler
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	NMI_Handler:
  25              	.LFB68:
  26              		.file 1 "Core/Src/stm32f1xx_it.c"
   1:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_it.c **** /**
   3:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_it.c ****   * @file    stm32f1xx_it.c
   5:Core/Src/stm32f1xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_it.c ****   * @attention
   8:Core/Src/stm32f1xx_it.c ****   *
   9:Core/Src/stm32f1xx_it.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/stm32f1xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f1xx_it.c ****   *
  12:Core/Src/stm32f1xx_it.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/stm32f1xx_it.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/stm32f1xx_it.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/stm32f1xx_it.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/stm32f1xx_it.c ****   *
  17:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_it.c ****   */
  19:Core/Src/stm32f1xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_it.c **** 
  21:Core/Src/stm32f1xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_it.c **** #include "main.h"
  23:Core/Src/stm32f1xx_it.c **** #include "stm32f1xx_it.h"
  24:Core/Src/stm32f1xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/stm32f1xx_it.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_it.c **** 
  28:Core/Src/stm32f1xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_it.c **** 
  31:Core/Src/stm32f1xx_it.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_it.c **** 
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s 			page 2


  33:Core/Src/stm32f1xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PD */
  35:Core/Src/stm32f1xx_it.c ****  
  36:Core/Src/stm32f1xx_it.c **** /* USER CODE END PD */
  37:Core/Src/stm32f1xx_it.c **** 
  38:Core/Src/stm32f1xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PM */
  40:Core/Src/stm32f1xx_it.c **** 
  41:Core/Src/stm32f1xx_it.c **** /* USER CODE END PM */
  42:Core/Src/stm32f1xx_it.c **** 
  43:Core/Src/stm32f1xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_it.c **** 
  46:Core/Src/stm32f1xx_it.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_it.c **** 
  48:Core/Src/stm32f1xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_it.c **** 
  51:Core/Src/stm32f1xx_it.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_it.c **** 
  53:Core/Src/stm32f1xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN 0 */
  55:Core/Src/stm32f1xx_it.c **** 
  56:Core/Src/stm32f1xx_it.c **** /* USER CODE END 0 */
  57:Core/Src/stm32f1xx_it.c **** 
  58:Core/Src/stm32f1xx_it.c **** /* External variables --------------------------------------------------------*/
  59:Core/Src/stm32f1xx_it.c **** extern UART_HandleTypeDef huart1;
  60:Core/Src/stm32f1xx_it.c **** extern UART_HandleTypeDef huart3;
  61:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN EV */
  62:Core/Src/stm32f1xx_it.c **** 
  63:Core/Src/stm32f1xx_it.c **** /* USER CODE END EV */
  64:Core/Src/stm32f1xx_it.c **** 
  65:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  66:Core/Src/stm32f1xx_it.c **** /*           Cortex-M3 Processor Interruption and Exception Handlers          */ 
  67:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  68:Core/Src/stm32f1xx_it.c **** /**
  69:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Non maskable interrupt.
  70:Core/Src/stm32f1xx_it.c ****   */
  71:Core/Src/stm32f1xx_it.c **** void NMI_Handler(void)
  72:Core/Src/stm32f1xx_it.c **** {
  27              		.loc 1 72 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  73:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  74:Core/Src/stm32f1xx_it.c **** 
  75:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  76:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  77:Core/Src/stm32f1xx_it.c **** 
  78:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  79:Core/Src/stm32f1xx_it.c **** }
  32              		.loc 1 79 1 view .LVU1
  33 0000 7047     		bx	lr
  34              		.cfi_endproc
  35              	.LFE68:
  37              		.section	.text.HardFault_Handler,"ax",%progbits
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s 			page 3


  38              		.align	1
  39              		.global	HardFault_Handler
  40              		.syntax unified
  41              		.thumb
  42              		.thumb_func
  43              		.fpu softvfp
  45              	HardFault_Handler:
  46              	.LFB69:
  80:Core/Src/stm32f1xx_it.c **** 
  81:Core/Src/stm32f1xx_it.c **** /**
  82:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Hard fault interrupt.
  83:Core/Src/stm32f1xx_it.c ****   */
  84:Core/Src/stm32f1xx_it.c **** void HardFault_Handler(void)
  85:Core/Src/stm32f1xx_it.c **** {
  47              		.loc 1 85 1 view -0
  48              		.cfi_startproc
  49              		@ Volatile: function does not return.
  50              		@ args = 0, pretend = 0, frame = 0
  51              		@ frame_needed = 0, uses_anonymous_args = 0
  52              		@ link register save eliminated.
  53              	.L3:
  86:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  87:Core/Src/stm32f1xx_it.c **** 
  88:Core/Src/stm32f1xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  89:Core/Src/stm32f1xx_it.c ****   while (1)
  54              		.loc 1 89 3 discriminator 1 view .LVU3
  90:Core/Src/stm32f1xx_it.c ****   {
  91:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  92:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  93:Core/Src/stm32f1xx_it.c ****   }
  55              		.loc 1 93 3 discriminator 1 view .LVU4
  89:Core/Src/stm32f1xx_it.c ****   {
  56              		.loc 1 89 9 discriminator 1 view .LVU5
  57 0000 FEE7     		b	.L3
  58              		.cfi_endproc
  59              	.LFE69:
  61              		.section	.text.MemManage_Handler,"ax",%progbits
  62              		.align	1
  63              		.global	MemManage_Handler
  64              		.syntax unified
  65              		.thumb
  66              		.thumb_func
  67              		.fpu softvfp
  69              	MemManage_Handler:
  70              	.LFB70:
  94:Core/Src/stm32f1xx_it.c **** }
  95:Core/Src/stm32f1xx_it.c **** 
  96:Core/Src/stm32f1xx_it.c **** /**
  97:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Memory management fault.
  98:Core/Src/stm32f1xx_it.c ****   */
  99:Core/Src/stm32f1xx_it.c **** void MemManage_Handler(void)
 100:Core/Src/stm32f1xx_it.c **** {
  71              		.loc 1 100 1 view -0
  72              		.cfi_startproc
  73              		@ Volatile: function does not return.
  74              		@ args = 0, pretend = 0, frame = 0
  75              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s 			page 4


  76              		@ link register save eliminated.
  77              	.L5:
 101:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 102:Core/Src/stm32f1xx_it.c **** 
 103:Core/Src/stm32f1xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 104:Core/Src/stm32f1xx_it.c ****   while (1)
  78              		.loc 1 104 3 discriminator 1 view .LVU7
 105:Core/Src/stm32f1xx_it.c ****   {
 106:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 107:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 108:Core/Src/stm32f1xx_it.c ****   }
  79              		.loc 1 108 3 discriminator 1 view .LVU8
 104:Core/Src/stm32f1xx_it.c ****   {
  80              		.loc 1 104 9 discriminator 1 view .LVU9
  81 0000 FEE7     		b	.L5
  82              		.cfi_endproc
  83              	.LFE70:
  85              		.section	.text.BusFault_Handler,"ax",%progbits
  86              		.align	1
  87              		.global	BusFault_Handler
  88              		.syntax unified
  89              		.thumb
  90              		.thumb_func
  91              		.fpu softvfp
  93              	BusFault_Handler:
  94              	.LFB71:
 109:Core/Src/stm32f1xx_it.c **** }
 110:Core/Src/stm32f1xx_it.c **** 
 111:Core/Src/stm32f1xx_it.c **** /**
 112:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Prefetch fault, memory access fault.
 113:Core/Src/stm32f1xx_it.c ****   */
 114:Core/Src/stm32f1xx_it.c **** void BusFault_Handler(void)
 115:Core/Src/stm32f1xx_it.c **** {
  95              		.loc 1 115 1 view -0
  96              		.cfi_startproc
  97              		@ Volatile: function does not return.
  98              		@ args = 0, pretend = 0, frame = 0
  99              		@ frame_needed = 0, uses_anonymous_args = 0
 100              		@ link register save eliminated.
 101              	.L7:
 116:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 117:Core/Src/stm32f1xx_it.c **** 
 118:Core/Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 119:Core/Src/stm32f1xx_it.c ****   while (1)
 102              		.loc 1 119 3 discriminator 1 view .LVU11
 120:Core/Src/stm32f1xx_it.c ****   {
 121:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 122:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 123:Core/Src/stm32f1xx_it.c ****   }
 103              		.loc 1 123 3 discriminator 1 view .LVU12
 119:Core/Src/stm32f1xx_it.c ****   {
 104              		.loc 1 119 9 discriminator 1 view .LVU13
 105 0000 FEE7     		b	.L7
 106              		.cfi_endproc
 107              	.LFE71:
 109              		.section	.text.UsageFault_Handler,"ax",%progbits
 110              		.align	1
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s 			page 5


 111              		.global	UsageFault_Handler
 112              		.syntax unified
 113              		.thumb
 114              		.thumb_func
 115              		.fpu softvfp
 117              	UsageFault_Handler:
 118              	.LFB72:
 124:Core/Src/stm32f1xx_it.c **** }
 125:Core/Src/stm32f1xx_it.c **** 
 126:Core/Src/stm32f1xx_it.c **** /**
 127:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 128:Core/Src/stm32f1xx_it.c ****   */
 129:Core/Src/stm32f1xx_it.c **** void UsageFault_Handler(void)
 130:Core/Src/stm32f1xx_it.c **** {
 119              		.loc 1 130 1 view -0
 120              		.cfi_startproc
 121              		@ Volatile: function does not return.
 122              		@ args = 0, pretend = 0, frame = 0
 123              		@ frame_needed = 0, uses_anonymous_args = 0
 124              		@ link register save eliminated.
 125              	.L9:
 131:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 132:Core/Src/stm32f1xx_it.c **** 
 133:Core/Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 134:Core/Src/stm32f1xx_it.c ****   while (1)
 126              		.loc 1 134 3 discriminator 1 view .LVU15
 135:Core/Src/stm32f1xx_it.c ****   {
 136:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 137:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 138:Core/Src/stm32f1xx_it.c ****   }
 127              		.loc 1 138 3 discriminator 1 view .LVU16
 134:Core/Src/stm32f1xx_it.c ****   {
 128              		.loc 1 134 9 discriminator 1 view .LVU17
 129 0000 FEE7     		b	.L9
 130              		.cfi_endproc
 131              	.LFE72:
 133              		.section	.text.SVC_Handler,"ax",%progbits
 134              		.align	1
 135              		.global	SVC_Handler
 136              		.syntax unified
 137              		.thumb
 138              		.thumb_func
 139              		.fpu softvfp
 141              	SVC_Handler:
 142              	.LFB73:
 139:Core/Src/stm32f1xx_it.c **** }
 140:Core/Src/stm32f1xx_it.c **** 
 141:Core/Src/stm32f1xx_it.c **** /**
 142:Core/Src/stm32f1xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 143:Core/Src/stm32f1xx_it.c ****   */
 144:Core/Src/stm32f1xx_it.c **** void SVC_Handler(void)
 145:Core/Src/stm32f1xx_it.c **** {
 143              		.loc 1 145 1 view -0
 144              		.cfi_startproc
 145              		@ args = 0, pretend = 0, frame = 0
 146              		@ frame_needed = 0, uses_anonymous_args = 0
 147              		@ link register save eliminated.
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s 			page 6


 146:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 147:Core/Src/stm32f1xx_it.c **** 
 148:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 149:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 150:Core/Src/stm32f1xx_it.c **** 
 151:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 152:Core/Src/stm32f1xx_it.c **** }
 148              		.loc 1 152 1 view .LVU19
 149 0000 7047     		bx	lr
 150              		.cfi_endproc
 151              	.LFE73:
 153              		.section	.text.DebugMon_Handler,"ax",%progbits
 154              		.align	1
 155              		.global	DebugMon_Handler
 156              		.syntax unified
 157              		.thumb
 158              		.thumb_func
 159              		.fpu softvfp
 161              	DebugMon_Handler:
 162              	.LFB74:
 153:Core/Src/stm32f1xx_it.c **** 
 154:Core/Src/stm32f1xx_it.c **** /**
 155:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Debug monitor.
 156:Core/Src/stm32f1xx_it.c ****   */
 157:Core/Src/stm32f1xx_it.c **** void DebugMon_Handler(void)
 158:Core/Src/stm32f1xx_it.c **** {
 163              		.loc 1 158 1 view -0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 0
 166              		@ frame_needed = 0, uses_anonymous_args = 0
 167              		@ link register save eliminated.
 159:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 160:Core/Src/stm32f1xx_it.c **** 
 161:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 162:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 163:Core/Src/stm32f1xx_it.c **** 
 164:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 165:Core/Src/stm32f1xx_it.c **** }
 168              		.loc 1 165 1 view .LVU21
 169 0000 7047     		bx	lr
 170              		.cfi_endproc
 171              	.LFE74:
 173              		.section	.text.PendSV_Handler,"ax",%progbits
 174              		.align	1
 175              		.global	PendSV_Handler
 176              		.syntax unified
 177              		.thumb
 178              		.thumb_func
 179              		.fpu softvfp
 181              	PendSV_Handler:
 182              	.LFB75:
 166:Core/Src/stm32f1xx_it.c **** 
 167:Core/Src/stm32f1xx_it.c **** /**
 168:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Pendable request for system service.
 169:Core/Src/stm32f1xx_it.c ****   */
 170:Core/Src/stm32f1xx_it.c **** void PendSV_Handler(void)
 171:Core/Src/stm32f1xx_it.c **** {
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s 			page 7


 183              		.loc 1 171 1 view -0
 184              		.cfi_startproc
 185              		@ args = 0, pretend = 0, frame = 0
 186              		@ frame_needed = 0, uses_anonymous_args = 0
 187              		@ link register save eliminated.
 172:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 173:Core/Src/stm32f1xx_it.c **** 
 174:Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 175:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 176:Core/Src/stm32f1xx_it.c **** 
 177:Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 178:Core/Src/stm32f1xx_it.c **** }
 188              		.loc 1 178 1 view .LVU23
 189 0000 7047     		bx	lr
 190              		.cfi_endproc
 191              	.LFE75:
 193              		.section	.text.SysTick_Handler,"ax",%progbits
 194              		.align	1
 195              		.global	SysTick_Handler
 196              		.syntax unified
 197              		.thumb
 198              		.thumb_func
 199              		.fpu softvfp
 201              	SysTick_Handler:
 202              	.LFB76:
 179:Core/Src/stm32f1xx_it.c **** 
 180:Core/Src/stm32f1xx_it.c **** /**
 181:Core/Src/stm32f1xx_it.c ****   * @brief This function handles System tick timer.
 182:Core/Src/stm32f1xx_it.c ****   */
 183:Core/Src/stm32f1xx_it.c **** void SysTick_Handler(void)
 184:Core/Src/stm32f1xx_it.c **** {
 203              		.loc 1 184 1 view -0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 0
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207 0000 08B5     		push	{r3, lr}
 208              	.LCFI0:
 209              		.cfi_def_cfa_offset 8
 210              		.cfi_offset 3, -8
 211              		.cfi_offset 14, -4
 185:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 186:Core/Src/stm32f1xx_it.c **** 
 187:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 188:Core/Src/stm32f1xx_it.c ****   HAL_IncTick();
 212              		.loc 1 188 3 view .LVU25
 213 0002 FFF7FEFF 		bl	HAL_IncTick
 214              	.LVL0:
 189:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 190:Core/Src/stm32f1xx_it.c **** 
 191:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 192:Core/Src/stm32f1xx_it.c **** }
 215              		.loc 1 192 1 is_stmt 0 view .LVU26
 216 0006 08BD     		pop	{r3, pc}
 217              		.cfi_endproc
 218              	.LFE76:
 220              		.section	.text.USART1_IRQHandler,"ax",%progbits
 221              		.align	1
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s 			page 8


 222              		.global	USART1_IRQHandler
 223              		.syntax unified
 224              		.thumb
 225              		.thumb_func
 226              		.fpu softvfp
 228              	USART1_IRQHandler:
 229              	.LFB77:
 193:Core/Src/stm32f1xx_it.c **** 
 194:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 195:Core/Src/stm32f1xx_it.c **** /* STM32F1xx Peripheral Interrupt Handlers                                    */
 196:Core/Src/stm32f1xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 197:Core/Src/stm32f1xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 198:Core/Src/stm32f1xx_it.c **** /* please refer to the startup file (startup_stm32f1xx.s).                    */
 199:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 200:Core/Src/stm32f1xx_it.c **** 
 201:Core/Src/stm32f1xx_it.c **** /**
 202:Core/Src/stm32f1xx_it.c ****   * @brief This function handles USART1 global interrupt.
 203:Core/Src/stm32f1xx_it.c ****   */
 204:Core/Src/stm32f1xx_it.c **** void USART1_IRQHandler(void)
 205:Core/Src/stm32f1xx_it.c **** {
 230              		.loc 1 205 1 is_stmt 1 view -0
 231              		.cfi_startproc
 232              		@ args = 0, pretend = 0, frame = 0
 233              		@ frame_needed = 0, uses_anonymous_args = 0
 234 0000 08B5     		push	{r3, lr}
 235              	.LCFI1:
 236              		.cfi_def_cfa_offset 8
 237              		.cfi_offset 3, -8
 238              		.cfi_offset 14, -4
 206:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 0 */
 207:Core/Src/stm32f1xx_it.c **** 
 208:Core/Src/stm32f1xx_it.c ****   /* USER CODE END USART1_IRQn 0 */
 209:Core/Src/stm32f1xx_it.c ****   HAL_UART_IRQHandler(&huart1);
 239              		.loc 1 209 3 view .LVU28
 240 0002 0248     		ldr	r0, .L17
 241 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 242              	.LVL1:
 210:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 1 */
 211:Core/Src/stm32f1xx_it.c **** 
 212:Core/Src/stm32f1xx_it.c ****   /* USER CODE END USART1_IRQn 1 */
 213:Core/Src/stm32f1xx_it.c **** }
 243              		.loc 1 213 1 is_stmt 0 view .LVU29
 244 0008 08BD     		pop	{r3, pc}
 245              	.L18:
 246 000a 00BF     		.align	2
 247              	.L17:
 248 000c 00000000 		.word	huart1
 249              		.cfi_endproc
 250              	.LFE77:
 252              		.section	.text.USART3_IRQHandler,"ax",%progbits
 253              		.align	1
 254              		.global	USART3_IRQHandler
 255              		.syntax unified
 256              		.thumb
 257              		.thumb_func
 258              		.fpu softvfp
 260              	USART3_IRQHandler:
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s 			page 9


 261              	.LFB78:
 214:Core/Src/stm32f1xx_it.c **** 
 215:Core/Src/stm32f1xx_it.c **** /**
 216:Core/Src/stm32f1xx_it.c ****   * @brief This function handles USART3 global interrupt.
 217:Core/Src/stm32f1xx_it.c ****   */
 218:Core/Src/stm32f1xx_it.c **** void USART3_IRQHandler(void)
 219:Core/Src/stm32f1xx_it.c **** {
 262              		.loc 1 219 1 is_stmt 1 view -0
 263              		.cfi_startproc
 264              		@ args = 0, pretend = 0, frame = 0
 265              		@ frame_needed = 0, uses_anonymous_args = 0
 266 0000 08B5     		push	{r3, lr}
 267              	.LCFI2:
 268              		.cfi_def_cfa_offset 8
 269              		.cfi_offset 3, -8
 270              		.cfi_offset 14, -4
 220:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN USART3_IRQn 0 */
 221:Core/Src/stm32f1xx_it.c **** 
 222:Core/Src/stm32f1xx_it.c ****   /* USER CODE END USART3_IRQn 0 */
 223:Core/Src/stm32f1xx_it.c ****   HAL_UART_IRQHandler(&huart3);
 271              		.loc 1 223 3 view .LVU31
 272 0002 0248     		ldr	r0, .L21
 273 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 274              	.LVL2:
 224:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN USART3_IRQn 1 */
 225:Core/Src/stm32f1xx_it.c **** 
 226:Core/Src/stm32f1xx_it.c ****   /* USER CODE END USART3_IRQn 1 */
 227:Core/Src/stm32f1xx_it.c **** }
 275              		.loc 1 227 1 is_stmt 0 view .LVU32
 276 0008 08BD     		pop	{r3, pc}
 277              	.L22:
 278 000a 00BF     		.align	2
 279              	.L21:
 280 000c 00000000 		.word	huart3
 281              		.cfi_endproc
 282              	.LFE78:
 284              		.text
 285              	.Letext0:
 286              		.file 2 "e:\\clion\\gcc-arm-none-eabi\\10 2020-q4-major\\arm-none-eabi\\include\\machine\\_default
 287              		.file 3 "e:\\clion\\gcc-arm-none-eabi\\10 2020-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 288              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 289              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 290              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 291              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 292              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_it.c
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s:16     .text.NMI_Handler:00000000 $t
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s:24     .text.NMI_Handler:00000000 NMI_Handler
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s:38     .text.HardFault_Handler:00000000 $t
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s:45     .text.HardFault_Handler:00000000 HardFault_Handler
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s:62     .text.MemManage_Handler:00000000 $t
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s:69     .text.MemManage_Handler:00000000 MemManage_Handler
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s:86     .text.BusFault_Handler:00000000 $t
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s:93     .text.BusFault_Handler:00000000 BusFault_Handler
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s:110    .text.UsageFault_Handler:00000000 $t
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s:117    .text.UsageFault_Handler:00000000 UsageFault_Handler
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s:134    .text.SVC_Handler:00000000 $t
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s:141    .text.SVC_Handler:00000000 SVC_Handler
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s:154    .text.DebugMon_Handler:00000000 $t
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s:161    .text.DebugMon_Handler:00000000 DebugMon_Handler
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s:174    .text.PendSV_Handler:00000000 $t
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s:181    .text.PendSV_Handler:00000000 PendSV_Handler
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s:194    .text.SysTick_Handler:00000000 $t
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s:201    .text.SysTick_Handler:00000000 SysTick_Handler
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s:221    .text.USART1_IRQHandler:00000000 $t
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s:228    .text.USART1_IRQHandler:00000000 USART1_IRQHandler
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s:248    .text.USART1_IRQHandler:0000000c $d
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s:253    .text.USART3_IRQHandler:00000000 $t
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s:260    .text.USART3_IRQHandler:00000000 USART3_IRQHandler
C:\Users\Mr.Zhu\AppData\Local\Temp\ccQvsiUy.s:280    .text.USART3_IRQHandler:0000000c $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_UART_IRQHandler
huart1
huart3
