# MBIST Command Encoding Analysis

## ë¶„ì„ì¼: 2025-11-01

## í•µì‹¬ ë°œê²¬

### 1. Command Encoding íë¦„

```
ì‚¬ìš©ì ìš”ì²­ (ACT, WR, RD, PRE...)
    â†“
CMD_TRUTH_TABLE êµ¬ì¡°ì²´ ìƒì„± ë° ì´ˆê¸°í™”
    â†“
spec_fmtcmd_*() í•¨ìˆ˜ë¡œ command í•„ë“œ ì±„ìš°ê¸°
    â†“
mt_add_type0_ca_pattern() í˜¸ì¶œ
    â†“
Type0_CA_pattern_t ìƒì„± (64-bit pattern)
    â†“
mt_add_sram() - SRAMì— ì¶”ê°€
```

### 2. í•µì‹¬ êµ¬ì¡°ì²´

#### CMD_TRUTH_TABLE
```c
// include/mt_mbist_patdef.h
typedef union tagCMD_TRUTH_TABLE {
    CA_PATTERN_CMD ca_pattern;    // ê³µí†µ
    CMD_ACT act;                  // ACTIVATE
    CMD_WR wr;                    // WRITE
    CMD_WRA wra;                  // WRITE with Auto-precharge
    CMD_RD rd;                    // READ
    CMD_RDA rda;                  // READ with Auto-precharge
    CMD_PREab preab;              // PRECHARGE all banks
    CMD_PREsb presb;              // PRECHARGE single bank
    CMD_REFab refab;              // REFRESH all banks
    CMD_REFsb refsb;              // REFRESH single bank
    // ... more
    CMD_COMMON common;
} CMD_TRUTH_TABLE;
```

#### CMD_ACT (ACTIVATE ì˜ˆì‹œ)
```c
typedef struct tagCMD_ACT {
    uint32_t cap0_0_1 : 2;
    uint32_t cap0_2_5R0_3 : 4;       // Row[0:3]
    uint32_t cap0_6_7BA0_1 : 2;      // Bank Address[0:1]
    uint32_t cap0_8_10BG0_2 : 3;     // Bank Group[0:2]
    uint32_t cap0_11_13CID0_2 : 3;   // Chip ID[0:2]
    uint32_t cap1_0_12R4_16 : 13;    // Row[4:16]
    uint32_t cap1_13R17CID3 : 1;     // Row[17] or CID[3]
} CMD_ACT;
```

### 3. Command Type Array

```c
// src/pat_api.c:161
CMD_TYPE_SPECIFY cmd_type_arr[] = {
    {0x00, "ACT",    spec_fmtcmd_act,       NULL},
    {0x0d, "WR",     spec_fmtcmd_wr,        NULL},
    {0x0d, "WRA",    spec_fmtcmd_wra,       NULL},
    {0x1d, "RD",     spec_fmtcmd_rd,        NULL},
    {0x1d, "RDA",    spec_fmtcmd_rda,       NULL},
    {0x0b, "PREab",  spec_fmtcmd_preab,     NULL},
    {0x0b, "PREsb",  spec_fmtcmd_presb,     NULL},
    {0x13, "REFab",  spec_fmtcmd_refab,     NULL},
    {0x13, "REFsb",  spec_fmtcmd_refsb,     NULL},
    // ...
};
```

### 4. Spec Format Functions

#### ACTIVATE
```c
// src/pat_api.c:18
static void spec_fmtcmd_act(uint8_t cmd, CMD_TRUTH_TABLE *cmd_truth_table) {
    cmd_truth_table->act.cap0_0_1 = cmd;
}
```

#### WRITE
```c
// src/pat_api.c:49
static void spec_fmtcmd_wr(uint8_t cmd, CMD_TRUTH_TABLE *cmd_truth_table) {
    cmd_truth_table->wr.cap0_0_4     = cmd;
    cmd_truth_table->wr.cap0_5BL     = 1;        // Burst Length
    cmd_truth_table->wr.cap1_10H     = 1;
    cmd_truth_table->wr.cap1_11WRP   = 1;
}
```

#### READ
```c
// src/pat_api.c:65
static void spec_fmtcmd_rd(uint8_t cmd, CMD_TRUTH_TABLE *cmd_truth_table) {
    cmd_truth_table->rd.cap0_0_4     = cmd;
    cmd_truth_table->rd.cap0_5BL     = 1;
    cmd_truth_table->rd.cap1_10H     = 1;
}
```

#### PRECHARGE
```c
// src/pat_api.c:118
static void spec_fmtcmd_preab(uint8_t cmd, CMD_TRUTH_TABLE *cmd_truth_table) {
    cmd_truth_table->preab.cap0_0_4     = cmd;
    cmd_truth_table->preab.cap_10L      = 0;
}

static void spec_fmtcmd_presb(uint8_t cmd, CMD_TRUTH_TABLE *cmd_truth_table) {
    cmd_truth_table->presb.cap0_0_4     = cmd;
    cmd_truth_table->presb.cap_10H      = 1;
}
```

### 5. ê¸°ì¡´ ì•Œê³ ë¦¬ì¦˜ ì˜ˆì‹œ (March C+)

```c
// src/mt_algo_pattern.c

// WRITE operation
void prgm_write(uint8_t dq_inv, ...) {
    CMD_TRUTH_TABLE cmd_truth_table;
    memset(&cmd_truth_table, 0, sizeof(cmd_truth_table));

    // Add WRITE command
    mt_add_type0_ca_pattern(replace_en, WR, dq_inv, wait_cycle, &cmd_truth_table);
}

// READ operation
void prgm_read(uint8_t dq_inv, ...) {
    CMD_TRUTH_TABLE cmd_truth_table;
    memset(&cmd_truth_table, 0, sizeof(cmd_truth_table));

    // Add READ command
    mt_add_type0_ca_pattern(replace_en, RD, dq_inv, wait_cycle, &cmd_truth_table);
}
```

## Command Builder ì„¤ê³„

### í•„ìš”í•œ Helper í•¨ìˆ˜

```c
// 1. ACTIVATE command ìƒì„±
int build_activate_cmd(uint8_t rank, uint8_t bg, uint8_t ba, uint32_t row,
                      CMD_TRUTH_TABLE *cmd_out);

// 2. WRITE command ìƒì„±
int build_write_cmd(uint8_t rank, uint8_t bg, uint8_t ba, uint32_t row,
                   uint16_t col, CMD_TRUTH_TABLE *cmd_out);

// 3. READ command ìƒì„±
int build_read_cmd(uint8_t rank, uint8_t bg, uint8_t ba, uint32_t row,
                  uint16_t col, CMD_TRUTH_TABLE *cmd_out);

// 4. PRECHARGE command ìƒì„±
int build_precharge_cmd(uint8_t rank, uint8_t bg, uint8_t ba,
                       uint8_t all_banks, CMD_TRUTH_TABLE *cmd_out);

// 5. REFRESH command ìƒì„±
int build_refresh_cmd(uint8_t rank, uint8_t bg, uint8_t ba,
                     uint8_t all_banks, CMD_TRUTH_TABLE *cmd_out);
```

### Address Encoding

DRAM ì£¼ì†Œë¥¼ CMD_ACT êµ¬ì¡°ì²´ë¡œ ë³€í™˜í•˜ëŠ” ë°©ë²•:

```
Input:
  rank = 0-3
  bg = 0-7 (3 bits)
  ba = 0-3 (2 bits)
  row = 0-262143 (18 bits)

Output (CMD_ACT):
  cap0_2_5R0_3 = row & 0xF               // row[0:3]
  cap0_6_7BA0_1 = ba                     // bank[0:1]
  cap0_8_10BG0_2 = bg                    // bank group[0:2]
  cap0_11_13CID0_2 = rank & 0x7          // rank[0:2] (or CID)
  cap1_0_12R4_16 = (row >> 4) & 0x1FFF  // row[4:16]
  cap1_13R17CID3 = (row >> 17) & 0x1    // row[17]
```

### WRITEì˜ ê²½ìš° Column ì¶”ê°€

```c
typedef struct tagCMD_WR {
    uint32_t cap0_0_4: 5;
    uint32_t cap0_5BL : 1;
    uint32_t cap0_6_7BA0_1 : 2;      // Bank Address
    uint32_t cap0_8_10BG0_2 : 3;     // Bank Group
    uint32_t cap0_11_13CID0_2 : 3;   // Chip ID/Rank
    uint32_t cap1_0V : 1;
    uint32_t cap1_1_8C3_10 : 8;      // Column[3:10]
    uint32_t cap1_9V : 1;
    uint32_t cap1_10H : 1;
    uint32_t cap1_11WRP : 1;
    uint32_t cap1_12V : 1;
    uint32_t cap1_13CID3 : 1;        // CID[3] or Rank[3]
} CMD_WR;

Encoding:
  cap0_6_7BA0_1 = ba
  cap0_8_10BG0_2 = bg
  cap0_11_13CID0_2 = rank & 0x7
  cap1_1_8C3_10 = (col >> 3) & 0xFF  // column[3:10]
  cap1_13CID3 = (rank >> 3) & 0x1
```

## ì£¼ì˜ì‚¬í•­

### 1. Replace Enable
```c
uint8_t replace_en = mt_set_replace_en();
```
- ì´ í”Œë˜ê·¸ëŠ” address fieldë¥¼ ìë™ìœ¼ë¡œ ì±„ìš¸ì§€ ì—¬ë¶€ë¥¼ ê²°ì •
- RLì—ì„œëŠ” ìˆ˜ë™ìœ¼ë¡œ ì£¼ì†Œë¥¼ ì„¤ì •í•˜ë¯€ë¡œ ì ì ˆíˆ ì²˜ë¦¬ í•„ìš”

### 2. Chip Select (CS)
```c
type0_ca_pattern.cs_p0 = 0xe;  // Default
```
- Rank ì„ íƒì€ CSë¥¼ í†µí•´ ì´ë£¨ì–´ì§
- Rank 0 = CS0, Rank 1 = CS1, etc.

### 3. Timing (Wait Cycles)
```c
mt_add_type0_ca_pattern(replace_en, WR, dq_inv, wait_cycle, &cmd_truth_table);
```
- wait_cycle: command ê°„ ëŒ€ê¸° ì‹œê°„
- DRAM timing íŒŒë¼ë¯¸í„° (tCCD, tRCD, tRP ë“±)ë¥¼ ê³ ë ¤í•´ì•¼ í•¨

## ë‹¤ìŒ ë‹¨ê³„

1. âœ… ê¸°ì¡´ ì½”ë“œ ë¶„ì„ ì™„ë£Œ
2. ğŸ”„ Command Builder C ì½”ë“œ êµ¬í˜„
3. â³ Python wrapper
4. â³ ë‹¨ìœ„ í…ŒìŠ¤íŠ¸
