#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jan 15 13:27:24 2023
# Process ID: 38312
# Current directory: D:/FPGA_study/projects/0006_UART_RS232/vivado_proj/uart/uart.runs/impl_1
# Command line: vivado.exe -log uart_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source uart_top.tcl -notrace
# Log file: D:/FPGA_study/projects/0006_UART_RS232/vivado_proj/uart/uart.runs/impl_1/uart_top.vdi
# Journal file: D:/FPGA_study/projects/0006_UART_RS232/vivado_proj/uart/uart.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source uart_top.tcl -notrace
