{"vcs1":{"timestamp_begin":1729475616.978108760, "rt":1.53, "ut":0.25, "st":0.22}}
{"vcselab":{"timestamp_begin":1729475618.622587298, "rt":1.25, "ut":0.18, "st":0.06}}
{"link":{"timestamp_begin":1729475619.956806886, "rt":0.39, "ut":0.22, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729475616.412792040}
{"VCS_COMP_START_TIME": 1729475616.412792040}
{"VCS_COMP_END_TIME": 1729475621.636381892}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329576}}
{"stitch_vcselab": {"peak_mem": 215124}}
