2-1-3-1-1-input OR-AND-AND-OR-AND-Invert gate
.cell OAAOAI21311
.origin OAAOI2131
.inputs E D C2 C1 C B A1 A 
.outputs Y 
pmos E N6 vdd vdd g 1 5 1
pmos D N5 vdd vdd g 3 4 3
pmos C2 N2 N5 vdd g 2 4 2
pmos C1 N2 N5 vdd g 2 3 2
pmos C N2 N5 vdd g 2 2 2
pmos B N1 N2 vdd g 1 2 1
pmos A1 N N2 vdd g 2 1 2
pmos A Y N vdd g 1 1 1
nmos E N6 gnd gnd 1 2 4 -2
nmos D N5 N6 gnd 1 1 4 -1
nmos C2 N4 N6 gnd 1 3 3 -3
nmos C1 N3 N4 gnd 1 2 3 -2
nmos C N2 N3 gnd 1 1 3 -1
nmos B N1 N6 gnd 1 2 2 -2
nmos A1 Y N1 gnd 1 1 2 -1
nmos A Y N1 gnd 1 1 1 -1
.end