{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port ddr3_sdram -pg 1 -y 140 -defaultsOSRD
preplace port sp_write_0 -pg 1 -y 170 -defaultsOSRD
preplace port sp_error_0 -pg 1 -y 220 -defaultsOSRD
preplace port sp_read_0 -pg 1 -y 130 -defaultsOSRD
preplace port sp_sign_extend_0 -pg 1 -y 150 -defaultsOSRD
preplace port sys_clock -pg 1 -y -50 -defaultsOSRD
preplace port sp_over_0 -pg 1 -y 200 -defaultsOSRD
preplace port usb_uart -pg 1 -y 340 -defaultsOSRD
preplace port reset -pg 1 -y -100 -defaultsOSRD
preplace portBus sp_op_len_0 -pg 1 -y 190 -defaultsOSRD
preplace portBus sp_addr_0 -pg 1 -y 210 -defaultsOSRD
preplace portBus sp_data_out_0 -pg 1 -y 180 -defaultsOSRD
preplace portBus sp_data_in_0 -pg 1 -y 230 -defaultsOSRD
preplace inst rst_mig_7series_0_83M -pg 1 -lvl 6 -y -20 -defaultsOSRD
preplace inst rst_clk_wiz_0_100M -pg 1 -lvl 4 -y -20 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 5 -y 180 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -y -100 -defaultsOSRD
preplace inst Smallpond_axi4_master_interface_0 -pg 1 -lvl 2 -y 210 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -y 240 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -y 350 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -y -60 -defaultsOSRD
preplace netloc Smallpond_axi4_master_interface_0_sp_data_out 1 2 5 610J 100 840J 70 NJ 70 NJ 70 1950J
preplace netloc mig_7series_0_mmcm_locked 1 5 1 1560
preplace netloc sp_sign_extend_0_1 1 0 2 NJ 150 NJ
preplace netloc clk_wiz_0_locked 1 3 1 820
preplace netloc mig_7series_0_DDR3 1 5 2 N 140 N
preplace netloc Smallpond_axi4_master_interface_0_M00_AXI 1 2 2 NJ 160 N
preplace netloc sp_read_0_1 1 0 2 NJ 130 NJ
preplace netloc util_vector_logic_0_Res 1 1 2 N -100 580
preplace netloc rst_mig_7series_0_83M_peripheral_aresetn 1 3 4 860 400 1260 270 NJ 270 1920
preplace netloc sys_clock_1 1 0 3 -260J -40 170 -50 N
preplace netloc mig_7series_0_ui_clk 1 3 3 860 100 1260 50 1540
preplace netloc Smallpond_axi4_master_interface_0_sp_error 1 2 5 590J 80 NJ 80 NJ 80 NJ 80 1940J
preplace netloc clk_wiz_0_clk_out1 1 1 4 170 70 N 70 830 380 1250
preplace netloc axi_uartlite_0_UART 1 5 2 NJ 340 N
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 1240
preplace netloc mig_7series_0_ui_clk_sync_rst 1 5 1 1550
preplace netloc axi_interconnect_0_M01_AXI 1 4 1 1240
preplace netloc Smallpond_axi4_master_interface_0_sp_over 1 2 5 600J 90 NJ 90 NJ 90 NJ 90 1930J
preplace netloc sp_write_0_1 1 0 2 NJ 170 NJ
preplace netloc rst_clk_wiz_0_100M_interconnect_aresetn 1 3 2 850 -110 1230
preplace netloc rst_clk_wiz_0_100M_peripheral_aresetn 1 1 4 180 80 580 110 810 390 1230
preplace netloc reset_1 1 0 5 -250 0 N 0 N 0 810 -120 1250
preplace netloc sp_data_in_0_1 1 0 2 NJ 230 NJ
preplace netloc sp_addr_0_1 1 0 2 NJ 210 NJ
preplace netloc sp_op_len_0_1 1 0 2 NJ 190 NJ
levelinfo -pg 1 -280 20 410 710 1050 1410 1740 1970 -top -540 -bot 550
",
}
{
   da_board_cnt: "1",
   da_clkrst_cnt: "8",
}
