

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Fri Aug  2 16:19:10 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       W_Col_pipeline_ap_v2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.808|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  197473|  197473|  197473|  197473|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter2_Loop     |  197472|  197472|       102|          -|          -|  1936|    no    |
        | + Row_Loop_Col_Loop_Filter2_Loop.1  |       6|       6|         1|          -|          -|     6|    no    |
        | + W_Row_Loop_W_Col_Loop             |      59|      59|        12|          6|          1|     9|    yes   |
        | + Row_Loop_Col_Loop_Filter2_Loop.3  |      30|      30|         5|          -|          -|     6|    no    |
        +-------------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    370|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |        6|      -|      96|     11|    0|
|Multiplexer      |        -|      -|       -|    479|    -|
|Register         |        -|      -|     904|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|      7|    1421|   1822|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      3|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_fadd_32ns_32bkb_U1  |conv_fadd_32ns_32bkb  |        0|      2|  227|  403|    0|
    |conv_fcmp_32ns_32dEe_U3  |conv_fcmp_32ns_32dEe  |        0|      0|   66|  239|    0|
    |conv_fmul_32ns_32cud_U2  |conv_fmul_32ns_32cud  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  421|  962|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv_mac_muladd_4eOg_U4  |conv_mac_muladd_4eOg  | i0 + i1 * i2 |
    |conv_mac_muladd_4eOg_U5  |conv_mac_muladd_4eOg  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_bias_U       |conv_conv_bias       |        0|  32|   8|    0|    16|   32|     1|          512|
    |conv_weights_0_U  |conv_conv_weights_0  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |conv_weights_1_U  |conv_conv_weights_1  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |conv_weights_2_U  |conv_conv_weights_2  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |conv_weights_3_U  |conv_conv_weights_3  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |conv_weights_4_U  |conv_conv_weights_4  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |conv_weights_5_U  |conv_conv_weights_5  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |w_sumf_U          |conv_w_sumf          |        0|  64|   3|    0|     6|   32|     1|          192|
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                     |        6|  96|  11|    0|   886|  256|     8|        28352|
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln51_fu_550_p2       |     +    |      0|  0|  13|          11|           1|
    |add_ln54_1_fu_839_p2     |     +    |      0|  0|  15|           1|           9|
    |add_ln63_1_fu_688_p2     |     +    |      0|  0|  13|           4|           1|
    |add_ln63_fu_748_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln71_1_fu_794_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln71_2_fu_779_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln71_fu_765_p2       |     +    |      0|  0|   8|           5|           5|
    |add_ln79_1_fu_654_p2     |     +    |      0|  0|  12|          12|          12|
    |c_fu_588_p2              |     +    |      0|  0|  13|           4|           1|
    |ch_1_fu_823_p2           |     +    |      0|  0|  12|           3|           1|
    |ch_fu_671_p2             |     +    |      0|  0|  12|           3|           1|
    |f_fu_834_p2              |     +    |      0|  0|  15|           1|           5|
    |r_fu_621_p2              |     +    |      0|  0|  13|           4|           1|
    |wc_fu_812_p2             |     +    |      0|  0|  10|           2|           1|
    |wr_fu_694_p2             |     +    |      0|  0|  10|           2|           1|
    |sub_ln71_fu_738_p2       |     -    |      0|  0|   8|           5|           5|
    |and_ln78_fu_888_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln79_fu_582_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln51_fu_544_p2      |   icmp   |      0|  0|  13|          11|           8|
    |icmp_ln54_fu_556_p2      |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln57_fu_576_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln60_fu_665_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln63_fu_682_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln66_fu_700_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln75_fu_817_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln78_1_fu_876_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln78_fu_870_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln78_fu_882_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln79_fu_594_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln54_fu_845_p3    |  select  |      0|  0|   9|           1|           1|
    |select_ln63_1_fu_714_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln63_fu_706_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln79_1_fu_627_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln79_2_fu_600_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln79_3_fu_608_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln79_fu_562_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln79_fu_570_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 370|         156|         152|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  89|         18|    1|         18|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_469_p4  |   9|          2|    4|          8|
    |ap_phi_mux_wc_0_phi_fu_491_p4            |   9|          2|    2|          4|
    |ap_phi_mux_wr_0_phi_fu_480_p4            |   9|          2|    2|          4|
    |c_0_reg_432                              |   9|          2|    4|          8|
    |ch2_0_reg_508                            |   9|          2|    3|          6|
    |ch_0_reg_454                             |   9|          2|    3|          6|
    |f_0_reg_443                              |   9|          2|    5|         10|
    |grp_fu_519_p0                            |  41|          8|   32|        256|
    |grp_fu_519_p1                            |  41|          8|   32|        256|
    |grp_fu_526_p0                            |  38|          7|   32|        224|
    |grp_fu_526_p1                            |  38|          7|   32|        224|
    |indvar_flatten21_reg_397                 |   9|          2|   11|         22|
    |indvar_flatten7_reg_420                  |   9|          2|    9|         18|
    |indvar_flatten_reg_465                   |   9|          2|    4|          8|
    |r_0_reg_408                              |   9|          2|    4|          8|
    |w_sum_0_reg_498                          |   9|          2|   32|         64|
    |w_sumf_address0                          |  41|          8|    3|         24|
    |w_sumf_address1                          |  41|          8|    3|         24|
    |w_sumf_d0                                |  15|          3|   32|         96|
    |wc_0_reg_487                             |   9|          2|    2|          4|
    |wr_0_reg_476                             |   9|          2|    2|          4|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 479|         97|  255|       1298|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln51_reg_960                  |  11|   0|   11|          0|
    |add_ln63_1_reg_1024               |   4|   0|    4|          0|
    |ap_CS_fsm                         |  17|   0|   17|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |c_0_reg_432                       |   4|   0|    4|          0|
    |ch2_0_reg_508                     |   3|   0|    3|          0|
    |ch_0_reg_454                      |   3|   0|    3|          0|
    |ch_1_reg_1222                     |   3|   0|    3|          0|
    |conv_out_addr_reg_1001            |  11|   0|   11|          0|
    |conv_weights_1_load_reg_1109      |  32|   0|   32|          0|
    |conv_weights_2_load_reg_1119      |  32|   0|   32|          0|
    |conv_weights_3_load_reg_1129      |  32|   0|   32|          0|
    |conv_weights_4_load_reg_1139      |  32|   0|   32|          0|
    |conv_weights_5_load_reg_1149      |  32|   0|   32|          0|
    |f_0_reg_443                       |   5|   0|    5|          0|
    |f_reg_1232                        |   5|   0|    5|          0|
    |icmp_ln54_reg_965                 |   1|   0|    1|          0|
    |icmp_ln63_reg_1020                |   1|   0|    1|          0|
    |icmp_ln63_reg_1020_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten21_reg_397          |  11|   0|   11|          0|
    |indvar_flatten7_reg_420           |   9|   0|    9|          0|
    |indvar_flatten_reg_465            |   4|   0|    4|          0|
    |input_1_load_reg_1114             |  32|   0|   32|          0|
    |input_2_load_reg_1124             |  32|   0|   32|          0|
    |input_3_load_reg_1134             |  32|   0|   32|          0|
    |input_4_load_reg_1144             |  32|   0|   32|          0|
    |input_5_load_reg_1154             |  32|   0|   32|          0|
    |r_0_reg_408                       |   4|   0|    4|          0|
    |reg_538                           |  32|   0|   32|          0|
    |select_ln54_reg_1237              |   9|   0|    9|          0|
    |select_ln63_1_reg_1034            |   2|   0|    2|          0|
    |select_ln63_reg_1029              |   2|   0|    2|          0|
    |select_ln79_1_reg_990             |   4|   0|    4|          0|
    |select_ln79_2_reg_971             |   5|   0|    5|          0|
    |select_ln79_3_reg_978             |   4|   0|    4|          0|
    |tmp_2_1_reg_1164                  |  32|   0|   32|          0|
    |tmp_2_2_reg_1174                  |  32|   0|   32|          0|
    |tmp_2_3_reg_1184                  |  32|   0|   32|          0|
    |tmp_2_4_reg_1199                  |  32|   0|   32|          0|
    |tmp_2_5_reg_1209                  |  32|   0|   32|          0|
    |tmp_s_reg_1159                    |  32|   0|   32|          0|
    |w_sum_0_reg_498                   |  32|   0|   32|          0|
    |w_sum_reg_1006                    |  32|   0|   32|          0|
    |w_sumf_load_2_reg_1169            |  32|   0|   32|          0|
    |w_sumf_load_3_reg_1179            |  32|   0|   32|          0|
    |w_sumf_load_4_reg_1189            |  32|   0|   32|          0|
    |w_sumf_load_5_reg_1204            |  32|   0|   32|          0|
    |w_sumf_load_6_reg_1214            |  32|   0|   32|          0|
    |wc_0_reg_487                      |   2|   0|    2|          0|
    |wc_reg_1194                       |   2|   0|    2|          0|
    |wr_0_reg_476                      |   2|   0|    2|          0|
    |zext_ln79_2_reg_996               |   5|   0|    9|          4|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 904|   0|  908|          4|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     conv     | return value |
|input_0_address0   | out |    8|  ap_memory |    input_0   |     array    |
|input_0_ce0        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0         |  in |   32|  ap_memory |    input_0   |     array    |
|input_1_address0   | out |    8|  ap_memory |    input_1   |     array    |
|input_1_ce0        | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0         |  in |   32|  ap_memory |    input_1   |     array    |
|input_2_address0   | out |    8|  ap_memory |    input_2   |     array    |
|input_2_ce0        | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q0         |  in |   32|  ap_memory |    input_2   |     array    |
|input_3_address0   | out |    8|  ap_memory |    input_3   |     array    |
|input_3_ce0        | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q0         |  in |   32|  ap_memory |    input_3   |     array    |
|input_4_address0   | out |    8|  ap_memory |    input_4   |     array    |
|input_4_ce0        | out |    1|  ap_memory |    input_4   |     array    |
|input_4_q0         |  in |   32|  ap_memory |    input_4   |     array    |
|input_5_address0   | out |    8|  ap_memory |    input_5   |     array    |
|input_5_ce0        | out |    1|  ap_memory |    input_5   |     array    |
|input_5_q0         |  in |   32|  ap_memory |    input_5   |     array    |
|conv_out_address0  | out |   11|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 6, D = 12, States = { 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 4 5 
5 --> 17 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 5 
17 --> 18 
18 --> 19 23 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 18 
23 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_5), !map !7"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_4), !map !14"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_3), !map !20"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_2), !map !26"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_1), !map !32"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_0), !map !38"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1936 x float]* %conv_out), !map !44"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 31 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.32ns)   --->   "%w_sumf = alloca [6 x float], align 16" [conv/conv.cpp:48]   --->   Operation 32 'alloca' 'w_sumf' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%w_sumf_addr_2 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 0" [conv/conv.cpp:71]   --->   Operation 33 'getelementptr' 'w_sumf_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%w_sumf_addr_3 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 1" [conv/conv.cpp:71]   --->   Operation 34 'getelementptr' 'w_sumf_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%w_sumf_addr_4 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 2" [conv/conv.cpp:71]   --->   Operation 35 'getelementptr' 'w_sumf_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%w_sumf_addr_5 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 3" [conv/conv.cpp:71]   --->   Operation 36 'getelementptr' 'w_sumf_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%w_sumf_addr_6 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 4" [conv/conv.cpp:71]   --->   Operation 37 'getelementptr' 'w_sumf_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%w_sumf_addr_7 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 5" [conv/conv.cpp:71]   --->   Operation 38 'getelementptr' 'w_sumf_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "br label %1" [conv/conv.cpp:51]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.10>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i11 [ 0, %0 ], [ %add_ln51, %Filter2_Loop_end ]" [conv/conv.cpp:51]   --->   Operation 40 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln79_1, %Filter2_Loop_end ]" [conv/conv.cpp:79]   --->   Operation 41 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i9 [ 0, %0 ], [ %select_ln54, %Filter2_Loop_end ]" [conv/conv.cpp:54]   --->   Operation 42 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %select_ln79_3, %Filter2_Loop_end ]" [conv/conv.cpp:79]   --->   Operation 43 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %f, %Filter2_Loop_end ]"   --->   Operation 44 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.88ns)   --->   "%icmp_ln51 = icmp eq i11 %indvar_flatten21, -112" [conv/conv.cpp:51]   --->   Operation 45 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.63ns)   --->   "%add_ln51 = add i11 %indvar_flatten21, 1" [conv/conv.cpp:51]   --->   Operation 46 'add' 'add_ln51' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %5, label %Filter2_Loop_begin" [conv/conv.cpp:51]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.66ns)   --->   "%icmp_ln54 = icmp eq i9 %indvar_flatten7, 176" [conv/conv.cpp:54]   --->   Operation 48 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln51)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.02ns)   --->   "%select_ln79 = select i1 %icmp_ln54, i4 0, i4 %c_0" [conv/conv.cpp:79]   --->   Operation 49 'select' 'select_ln79' <Predicate = (!icmp_ln51)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln79)   --->   "%xor_ln79 = xor i1 %icmp_ln54, true" [conv/conv.cpp:79]   --->   Operation 50 'xor' 'xor_ln79' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.36ns)   --->   "%icmp_ln57 = icmp eq i5 %f_0, -16" [conv/conv.cpp:57]   --->   Operation 51 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln51)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln79 = and i1 %icmp_ln57, %xor_ln79" [conv/conv.cpp:79]   --->   Operation 52 'and' 'and_ln79' <Predicate = (!icmp_ln51)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.73ns)   --->   "%c = add i4 %select_ln79, 1" [conv/conv.cpp:54]   --->   Operation 53 'add' 'c' <Predicate = (!icmp_ln51)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_2)   --->   "%or_ln79 = or i1 %and_ln79, %icmp_ln54" [conv/conv.cpp:79]   --->   Operation 54 'or' 'or_ln79' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln79_2 = select i1 %or_ln79, i5 0, i5 %f_0" [conv/conv.cpp:79]   --->   Operation 55 'select' 'select_ln79_2' <Predicate = (!icmp_ln51)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.02ns)   --->   "%select_ln79_3 = select i1 %and_ln79, i4 %c, i4 %select_ln79" [conv/conv.cpp:79]   --->   Operation 56 'select' 'select_ln79_3' <Predicate = (!icmp_ln51)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i5 %select_ln79_2 to i64" [conv/conv.cpp:59]   --->   Operation 57 'zext' 'zext_ln59' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%conv_bias_addr = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln59" [conv/conv.cpp:59]   --->   Operation 58 'getelementptr' 'conv_bias_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (3.25ns)   --->   "%w_sum = load float* %conv_bias_addr, align 4" [conv/conv.cpp:59]   --->   Operation 59 'load' 'w_sum' <Predicate = (!icmp_ln51)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "ret void" [conv/conv.cpp:85]   --->   Operation 60 'ret' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 10.6>
ST_3 : Operation 61 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [conv/conv.cpp:51]   --->   Operation 61 'add' 'r' <Predicate = (icmp_ln54)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 62 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1936, i64 1936, i64 1936)"   --->   Operation 63 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.02ns)   --->   "%select_ln79_1 = select i1 %icmp_ln54, i4 %r, i4 %r_0" [conv/conv.cpp:79]   --->   Operation 64 'select' 'select_ln79_1' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i4 %select_ln79_1 to i8" [conv/conv.cpp:79]   --->   Operation 65 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (3.36ns) (grouped into DSP with root node add_ln79)   --->   "%mul_ln79 = mul i8 %zext_ln79, 11" [conv/conv.cpp:79]   --->   Operation 66 'mul' 'mul_ln79' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter2_Loo)"   --->   Operation 67 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i4 %select_ln79_3 to i8" [conv/conv.cpp:79]   --->   Operation 68 'zext' 'zext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln79 = add i8 %zext_ln79_1, %mul_ln79" [conv/conv.cpp:79]   --->   Operation 69 'add' 'add_ln79' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln79, i4 0)" [conv/conv.cpp:54]   --->   Operation 70 'bitconcatenate' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind" [conv/conv.cpp:58]   --->   Operation 71 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str4) nounwind" [conv/conv.cpp:58]   --->   Operation 72 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i5 %select_ln79_2 to i9" [conv/conv.cpp:79]   --->   Operation 73 'zext' 'zext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln79_3 = zext i5 %select_ln79_2 to i12" [conv/conv.cpp:79]   --->   Operation 74 'zext' 'zext_ln79_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.54ns)   --->   "%add_ln79_1 = add i12 %zext_ln79_3, %tmp_2_cast" [conv/conv.cpp:79]   --->   Operation 75 'add' 'add_ln79_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln79_4 = zext i12 %add_ln79_1 to i64" [conv/conv.cpp:79]   --->   Operation 76 'zext' 'zext_ln79_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln79_4" [conv/conv.cpp:79]   --->   Operation 77 'getelementptr' 'conv_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/2] (3.25ns)   --->   "%w_sum = load float* %conv_bias_addr, align 4" [conv/conv.cpp:59]   --->   Operation 78 'load' 'w_sum' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 79 [1/1] (1.76ns)   --->   "br label %2" [conv/conv.cpp:60]   --->   Operation 79 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%ch_0 = phi i3 [ 0, %Filter2_Loop_begin ], [ %ch, %3 ]"   --->   Operation 80 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.13ns)   --->   "%icmp_ln60 = icmp eq i3 %ch_0, -2" [conv/conv.cpp:60]   --->   Operation 81 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 82 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.65ns)   --->   "%ch = add i3 %ch_0, 1" [conv/conv.cpp:60]   --->   Operation 83 'add' 'ch' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %.preheader1.preheader.preheader, label %3" [conv/conv.cpp:60]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i3 %ch_0 to i64" [conv/conv.cpp:61]   --->   Operation 85 'zext' 'zext_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%w_sumf_addr = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 %zext_ln61" [conv/conv.cpp:61]   --->   Operation 86 'getelementptr' 'w_sumf_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %w_sumf_addr, align 4" [conv/conv.cpp:61]   --->   Operation 87 'store' <Predicate = (!icmp_ln60)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "br label %2" [conv/conv.cpp:60]   --->   Operation 88 'br' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.76ns)   --->   "br label %.preheader1.preheader" [conv/conv.cpp:63]   --->   Operation 89 'br' <Predicate = (icmp_ln60)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 13.9>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ %add_ln63_1, %W_Col_Loop ], [ 0, %.preheader1.preheader.preheader ]" [conv/conv.cpp:63]   --->   Operation 90 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ %select_ln63_1, %W_Col_Loop ], [ 0, %.preheader1.preheader.preheader ]" [conv/conv.cpp:63]   --->   Operation 91 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ %wc, %W_Col_Loop ], [ 0, %.preheader1.preheader.preheader ]"   --->   Operation 92 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (1.30ns)   --->   "%icmp_ln63 = icmp eq i4 %indvar_flatten, -7" [conv/conv.cpp:63]   --->   Operation 93 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (1.73ns)   --->   "%add_ln63_1 = add i4 %indvar_flatten, 1" [conv/conv.cpp:63]   --->   Operation 94 'add' 'add_ln63_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %.preheader.preheader, label %W_Col_Loop" [conv/conv.cpp:63]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [conv/conv.cpp:63]   --->   Operation 96 'add' 'wr' <Predicate = (!icmp_ln63)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.95ns)   --->   "%icmp_ln66 = icmp eq i2 %wc_0, -1" [conv/conv.cpp:66]   --->   Operation 97 'icmp' 'icmp_ln66' <Predicate = (!icmp_ln63)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.99ns)   --->   "%select_ln63 = select i1 %icmp_ln66, i2 0, i2 %wc_0" [conv/conv.cpp:63]   --->   Operation 98 'select' 'select_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.99ns)   --->   "%select_ln63_1 = select i1 %icmp_ln66, i2 %wr, i2 %wr_0" [conv/conv.cpp:63]   --->   Operation 99 'select' 'select_ln63_1' <Predicate = (!icmp_ln63)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i2 %select_ln63_1 to i5" [conv/conv.cpp:71]   --->   Operation 100 'zext' 'zext_ln71' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln63_1, i2 0)" [conv/conv.cpp:71]   --->   Operation 101 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i4 %tmp_4 to i5" [conv/conv.cpp:71]   --->   Operation 102 'zext' 'zext_ln71_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln71 = sub i5 %zext_ln71_1, %zext_ln71" [conv/conv.cpp:71]   --->   Operation 103 'sub' 'sub_ln71' <Predicate = (!icmp_ln63)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i2 %select_ln63_1 to i4" [conv/conv.cpp:63]   --->   Operation 104 'zext' 'zext_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (1.73ns)   --->   "%add_ln63 = add i4 %zext_ln63, %select_ln79_1" [conv/conv.cpp:63]   --->   Operation 105 'add' 'add_ln63' <Predicate = (!icmp_ln63)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln71_2 = zext i4 %add_ln63 to i8" [conv/conv.cpp:71]   --->   Operation 106 'zext' 'zext_ln71_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (3.36ns) (grouped into DSP with root node add_ln71_3)   --->   "%mul_ln71 = mul i8 %zext_ln71_2, 13" [conv/conv.cpp:71]   --->   Operation 107 'mul' 'mul_ln71' <Predicate = (!icmp_ln63)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i2 %select_ln63 to i4" [conv/conv.cpp:66]   --->   Operation 108 'zext' 'zext_ln66' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln71_3 = zext i2 %select_ln63 to i5" [conv/conv.cpp:71]   --->   Operation 109 'zext' 'zext_ln71_3' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln71 = add i5 %sub_ln71, %zext_ln71_3" [conv/conv.cpp:71]   --->   Operation 110 'add' 'add_ln71' <Predicate = (!icmp_ln63)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_9_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln71, i4 0)" [conv/conv.cpp:71]   --->   Operation 111 'bitconcatenate' 'tmp_9_cast' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (1.82ns)   --->   "%add_ln71_2 = add i9 %tmp_9_cast, %zext_ln79_2" [conv/conv.cpp:71]   --->   Operation 112 'add' 'add_ln71_2' <Predicate = (!icmp_ln63)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln71_4 = zext i9 %add_ln71_2 to i64" [conv/conv.cpp:71]   --->   Operation 113 'zext' 'zext_ln71_4' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%conv_weights_0_addr = getelementptr [144 x float]* @conv_weights_0, i64 0, i64 %zext_ln71_4" [conv/conv.cpp:71]   --->   Operation 114 'getelementptr' 'conv_weights_0_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%conv_weights_1_addr = getelementptr [144 x float]* @conv_weights_1, i64 0, i64 %zext_ln71_4" [conv/conv.cpp:71]   --->   Operation 115 'getelementptr' 'conv_weights_1_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%conv_weights_2_addr = getelementptr [144 x float]* @conv_weights_2, i64 0, i64 %zext_ln71_4" [conv/conv.cpp:71]   --->   Operation 116 'getelementptr' 'conv_weights_2_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%conv_weights_3_addr = getelementptr [144 x float]* @conv_weights_3, i64 0, i64 %zext_ln71_4" [conv/conv.cpp:71]   --->   Operation 117 'getelementptr' 'conv_weights_3_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%conv_weights_4_addr = getelementptr [144 x float]* @conv_weights_4, i64 0, i64 %zext_ln71_4" [conv/conv.cpp:71]   --->   Operation 118 'getelementptr' 'conv_weights_4_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%conv_weights_5_addr = getelementptr [144 x float]* @conv_weights_5, i64 0, i64 %zext_ln71_4" [conv/conv.cpp:71]   --->   Operation 119 'getelementptr' 'conv_weights_5_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (1.73ns)   --->   "%add_ln71_1 = add i4 %zext_ln66, %select_ln79_3" [conv/conv.cpp:71]   --->   Operation 120 'add' 'add_ln71_1' <Predicate = (!icmp_ln63)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln71_5 = zext i4 %add_ln71_1 to i8" [conv/conv.cpp:71]   --->   Operation 121 'zext' 'zext_ln71_5' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln71_3 = add i8 %mul_ln71, %zext_ln71_5" [conv/conv.cpp:71]   --->   Operation 122 'add' 'add_ln71_3' <Predicate = (!icmp_ln63)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln71_6 = zext i8 %add_ln71_3 to i64" [conv/conv.cpp:71]   --->   Operation 123 'zext' 'zext_ln71_6' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [169 x float]* %input_0, i64 0, i64 %zext_ln71_6" [conv/conv.cpp:71]   --->   Operation 124 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr [169 x float]* %input_1, i64 0, i64 %zext_ln71_6" [conv/conv.cpp:71]   --->   Operation 125 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr [169 x float]* %input_2, i64 0, i64 %zext_ln71_6" [conv/conv.cpp:71]   --->   Operation 126 'getelementptr' 'input_2_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr [169 x float]* %input_3, i64 0, i64 %zext_ln71_6" [conv/conv.cpp:71]   --->   Operation 127 'getelementptr' 'input_3_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%input_4_addr = getelementptr [169 x float]* %input_4, i64 0, i64 %zext_ln71_6" [conv/conv.cpp:71]   --->   Operation 128 'getelementptr' 'input_4_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%input_5_addr = getelementptr [169 x float]* %input_5, i64 0, i64 %zext_ln71_6" [conv/conv.cpp:71]   --->   Operation 129 'getelementptr' 'input_5_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 130 [2/2] (3.25ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 4" [conv/conv.cpp:71]   --->   Operation 130 'load' 'conv_weights_0_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 131 [2/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [conv/conv.cpp:71]   --->   Operation 131 'load' 'input_0_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 132 [2/2] (3.25ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv/conv.cpp:71]   --->   Operation 132 'load' 'conv_weights_1_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 133 [2/2] (3.25ns)   --->   "%input_1_load = load float* %input_1_addr, align 4" [conv/conv.cpp:71]   --->   Operation 133 'load' 'input_1_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 134 [2/2] (3.25ns)   --->   "%conv_weights_2_load = load float* %conv_weights_2_addr, align 4" [conv/conv.cpp:71]   --->   Operation 134 'load' 'conv_weights_2_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 135 [2/2] (3.25ns)   --->   "%input_2_load = load float* %input_2_addr, align 4" [conv/conv.cpp:71]   --->   Operation 135 'load' 'input_2_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 136 [2/2] (3.25ns)   --->   "%conv_weights_3_load = load float* %conv_weights_3_addr, align 4" [conv/conv.cpp:71]   --->   Operation 136 'load' 'conv_weights_3_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 137 [2/2] (3.25ns)   --->   "%input_3_load = load float* %input_3_addr, align 4" [conv/conv.cpp:71]   --->   Operation 137 'load' 'input_3_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 138 [2/2] (3.25ns)   --->   "%conv_weights_4_load = load float* %conv_weights_4_addr, align 4" [conv/conv.cpp:71]   --->   Operation 138 'load' 'conv_weights_4_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 139 [2/2] (3.25ns)   --->   "%input_4_load = load float* %input_4_addr, align 4" [conv/conv.cpp:71]   --->   Operation 139 'load' 'input_4_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 140 [2/2] (3.25ns)   --->   "%conv_weights_5_load = load float* %conv_weights_5_addr, align 4" [conv/conv.cpp:71]   --->   Operation 140 'load' 'conv_weights_5_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 141 [2/2] (3.25ns)   --->   "%input_5_load = load float* %input_5_addr, align 4" [conv/conv.cpp:71]   --->   Operation 141 'load' 'input_5_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 6 <SV = 5> <Delay = 16.8>
ST_6 : Operation 142 [1/2] (3.25ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 4" [conv/conv.cpp:71]   --->   Operation 142 'load' 'conv_weights_0_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 143 [1/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [conv/conv.cpp:71]   --->   Operation 143 'load' 'input_0_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 144 [2/2] (13.5ns)   --->   "%tmp_s = fmul float %conv_weights_0_load, %input_0_load" [conv/conv.cpp:71]   --->   Operation 144 'fmul' 'tmp_s' <Predicate = (!icmp_ln63)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [2/2] (2.32ns)   --->   "%w_sumf_load_1 = load float* %w_sumf_addr_2, align 16" [conv/conv.cpp:71]   --->   Operation 145 'load' 'w_sumf_load_1' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 146 [1/2] (3.25ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv/conv.cpp:71]   --->   Operation 146 'load' 'conv_weights_1_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 147 [1/2] (3.25ns)   --->   "%input_1_load = load float* %input_1_addr, align 4" [conv/conv.cpp:71]   --->   Operation 147 'load' 'input_1_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 148 [1/2] (3.25ns)   --->   "%conv_weights_2_load = load float* %conv_weights_2_addr, align 4" [conv/conv.cpp:71]   --->   Operation 148 'load' 'conv_weights_2_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 149 [1/2] (3.25ns)   --->   "%input_2_load = load float* %input_2_addr, align 4" [conv/conv.cpp:71]   --->   Operation 149 'load' 'input_2_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 150 [1/2] (3.25ns)   --->   "%conv_weights_3_load = load float* %conv_weights_3_addr, align 4" [conv/conv.cpp:71]   --->   Operation 150 'load' 'conv_weights_3_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 151 [1/2] (3.25ns)   --->   "%input_3_load = load float* %input_3_addr, align 4" [conv/conv.cpp:71]   --->   Operation 151 'load' 'input_3_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 152 [1/2] (3.25ns)   --->   "%conv_weights_4_load = load float* %conv_weights_4_addr, align 4" [conv/conv.cpp:71]   --->   Operation 152 'load' 'conv_weights_4_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 153 [1/2] (3.25ns)   --->   "%input_4_load = load float* %input_4_addr, align 4" [conv/conv.cpp:71]   --->   Operation 153 'load' 'input_4_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 154 [1/2] (3.25ns)   --->   "%conv_weights_5_load = load float* %conv_weights_5_addr, align 4" [conv/conv.cpp:71]   --->   Operation 154 'load' 'conv_weights_5_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 155 [1/2] (3.25ns)   --->   "%input_5_load = load float* %input_5_addr, align 4" [conv/conv.cpp:71]   --->   Operation 155 'load' 'input_5_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 7 <SV = 6> <Delay = 13.5>
ST_7 : Operation 156 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_0_load, %input_0_load" [conv/conv.cpp:71]   --->   Operation 156 'fmul' 'tmp_s' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/2] (2.32ns)   --->   "%w_sumf_load_1 = load float* %w_sumf_addr_2, align 16" [conv/conv.cpp:71]   --->   Operation 157 'load' 'w_sumf_load_1' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 158 [2/2] (13.5ns)   --->   "%tmp_2_1 = fmul float %conv_weights_1_load, %input_1_load" [conv/conv.cpp:71]   --->   Operation 158 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln63)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [2/2] (2.32ns)   --->   "%w_sumf_load_2 = load float* %w_sumf_addr_3, align 4" [conv/conv.cpp:71]   --->   Operation 159 'load' 'w_sumf_load_2' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 8 <SV = 7> <Delay = 13.5>
ST_8 : Operation 160 [4/4] (11.7ns)   --->   "%tmp_6 = fadd float %w_sumf_load_1, %tmp_s" [conv/conv.cpp:71]   --->   Operation 160 'fadd' 'tmp_6' <Predicate = (!icmp_ln63)> <Delay = 11.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/2] (12.3ns)   --->   "%tmp_2_1 = fmul float %conv_weights_1_load, %input_1_load" [conv/conv.cpp:71]   --->   Operation 161 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/2] (2.32ns)   --->   "%w_sumf_load_2 = load float* %w_sumf_addr_3, align 4" [conv/conv.cpp:71]   --->   Operation 162 'load' 'w_sumf_load_2' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 163 [2/2] (13.5ns)   --->   "%tmp_2_2 = fmul float %conv_weights_2_load, %input_2_load" [conv/conv.cpp:71]   --->   Operation 163 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln63)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [2/2] (2.32ns)   --->   "%w_sumf_load_3 = load float* %w_sumf_addr_4, align 8" [conv/conv.cpp:71]   --->   Operation 164 'load' 'w_sumf_load_3' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 9 <SV = 8> <Delay = 13.5>
ST_9 : Operation 165 [3/4] (10.5ns)   --->   "%tmp_6 = fadd float %w_sumf_load_1, %tmp_s" [conv/conv.cpp:71]   --->   Operation 165 'fadd' 'tmp_6' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [4/4] (11.7ns)   --->   "%tmp_3_1 = fadd float %w_sumf_load_2, %tmp_2_1" [conv/conv.cpp:71]   --->   Operation 166 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln63)> <Delay = 11.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/2] (12.3ns)   --->   "%tmp_2_2 = fmul float %conv_weights_2_load, %input_2_load" [conv/conv.cpp:71]   --->   Operation 167 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/2] (2.32ns)   --->   "%w_sumf_load_3 = load float* %w_sumf_addr_4, align 8" [conv/conv.cpp:71]   --->   Operation 168 'load' 'w_sumf_load_3' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 169 [2/2] (13.5ns)   --->   "%tmp_2_3 = fmul float %conv_weights_3_load, %input_3_load" [conv/conv.cpp:71]   --->   Operation 169 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln63)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [2/2] (2.32ns)   --->   "%w_sumf_load_4 = load float* %w_sumf_addr_5, align 4" [conv/conv.cpp:71]   --->   Operation 170 'load' 'w_sumf_load_4' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 10 <SV = 9> <Delay = 13.5>
ST_10 : Operation 171 [2/4] (10.5ns)   --->   "%tmp_6 = fadd float %w_sumf_load_1, %tmp_s" [conv/conv.cpp:71]   --->   Operation 171 'fadd' 'tmp_6' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [3/4] (10.5ns)   --->   "%tmp_3_1 = fadd float %w_sumf_load_2, %tmp_2_1" [conv/conv.cpp:71]   --->   Operation 172 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [4/4] (11.7ns)   --->   "%tmp_3_2 = fadd float %w_sumf_load_3, %tmp_2_2" [conv/conv.cpp:71]   --->   Operation 173 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln63)> <Delay = 11.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/2] (12.3ns)   --->   "%tmp_2_3 = fmul float %conv_weights_3_load, %input_3_load" [conv/conv.cpp:71]   --->   Operation 174 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/2] (2.32ns)   --->   "%w_sumf_load_4 = load float* %w_sumf_addr_5, align 4" [conv/conv.cpp:71]   --->   Operation 175 'load' 'w_sumf_load_4' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_10 : Operation 176 [2/2] (13.5ns)   --->   "%tmp_2_4 = fmul float %conv_weights_4_load, %input_4_load" [conv/conv.cpp:71]   --->   Operation 176 'fmul' 'tmp_2_4' <Predicate = (!icmp_ln63)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [2/2] (2.32ns)   --->   "%w_sumf_load_5 = load float* %w_sumf_addr_6, align 16" [conv/conv.cpp:71]   --->   Operation 177 'load' 'w_sumf_load_5' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_10 : Operation 178 [1/1] (1.56ns)   --->   "%wc = add i2 %select_ln63, 1" [conv/conv.cpp:66]   --->   Operation 178 'add' 'wc' <Predicate = (!icmp_ln63)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 13.5>
ST_11 : Operation 179 [1/4] (10.5ns)   --->   "%tmp_6 = fadd float %w_sumf_load_1, %tmp_s" [conv/conv.cpp:71]   --->   Operation 179 'fadd' 'tmp_6' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (2.32ns)   --->   "store float %tmp_6, float* %w_sumf_addr_2, align 16" [conv/conv.cpp:71]   --->   Operation 180 'store' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_11 : Operation 181 [2/4] (10.5ns)   --->   "%tmp_3_1 = fadd float %w_sumf_load_2, %tmp_2_1" [conv/conv.cpp:71]   --->   Operation 181 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [3/4] (10.5ns)   --->   "%tmp_3_2 = fadd float %w_sumf_load_3, %tmp_2_2" [conv/conv.cpp:71]   --->   Operation 182 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [4/4] (11.7ns)   --->   "%tmp_3_3 = fadd float %w_sumf_load_4, %tmp_2_3" [conv/conv.cpp:71]   --->   Operation 183 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln63)> <Delay = 11.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [1/2] (12.3ns)   --->   "%tmp_2_4 = fmul float %conv_weights_4_load, %input_4_load" [conv/conv.cpp:71]   --->   Operation 184 'fmul' 'tmp_2_4' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/2] (2.32ns)   --->   "%w_sumf_load_5 = load float* %w_sumf_addr_6, align 16" [conv/conv.cpp:71]   --->   Operation 185 'load' 'w_sumf_load_5' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_11 : Operation 186 [2/2] (13.5ns)   --->   "%tmp_2_5 = fmul float %conv_weights_5_load, %input_5_load" [conv/conv.cpp:71]   --->   Operation 186 'fmul' 'tmp_2_5' <Predicate = (!icmp_ln63)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [2/2] (2.32ns)   --->   "%w_sumf_load_6 = load float* %w_sumf_addr_7, align 4" [conv/conv.cpp:71]   --->   Operation 187 'load' 'w_sumf_load_6' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 12 <SV = 11> <Delay = 12.8>
ST_12 : Operation 188 [1/4] (10.5ns)   --->   "%tmp_3_1 = fadd float %w_sumf_load_2, %tmp_2_1" [conv/conv.cpp:71]   --->   Operation 188 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/1] (2.32ns)   --->   "store float %tmp_3_1, float* %w_sumf_addr_3, align 4" [conv/conv.cpp:71]   --->   Operation 189 'store' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_12 : Operation 190 [2/4] (10.5ns)   --->   "%tmp_3_2 = fadd float %w_sumf_load_3, %tmp_2_2" [conv/conv.cpp:71]   --->   Operation 190 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 191 [3/4] (10.5ns)   --->   "%tmp_3_3 = fadd float %w_sumf_load_4, %tmp_2_3" [conv/conv.cpp:71]   --->   Operation 191 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 192 [4/4] (11.7ns)   --->   "%tmp_3_4 = fadd float %w_sumf_load_5, %tmp_2_4" [conv/conv.cpp:71]   --->   Operation 192 'fadd' 'tmp_3_4' <Predicate = (!icmp_ln63)> <Delay = 11.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 193 [1/2] (12.3ns)   --->   "%tmp_2_5 = fmul float %conv_weights_5_load, %input_5_load" [conv/conv.cpp:71]   --->   Operation 193 'fmul' 'tmp_2_5' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 194 [1/2] (2.32ns)   --->   "%w_sumf_load_6 = load float* %w_sumf_addr_7, align 4" [conv/conv.cpp:71]   --->   Operation 194 'load' 'w_sumf_load_6' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 13 <SV = 12> <Delay = 12.8>
ST_13 : Operation 195 [1/4] (10.5ns)   --->   "%tmp_3_2 = fadd float %w_sumf_load_3, %tmp_2_2" [conv/conv.cpp:71]   --->   Operation 195 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (2.32ns)   --->   "store float %tmp_3_2, float* %w_sumf_addr_4, align 8" [conv/conv.cpp:71]   --->   Operation 196 'store' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_13 : Operation 197 [2/4] (10.5ns)   --->   "%tmp_3_3 = fadd float %w_sumf_load_4, %tmp_2_3" [conv/conv.cpp:71]   --->   Operation 197 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [3/4] (10.5ns)   --->   "%tmp_3_4 = fadd float %w_sumf_load_5, %tmp_2_4" [conv/conv.cpp:71]   --->   Operation 198 'fadd' 'tmp_3_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 199 [4/4] (11.7ns)   --->   "%tmp_3_5 = fadd float %w_sumf_load_6, %tmp_2_5" [conv/conv.cpp:71]   --->   Operation 199 'fadd' 'tmp_3_5' <Predicate = (!icmp_ln63)> <Delay = 11.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 12.8>
ST_14 : Operation 200 [1/4] (10.5ns)   --->   "%tmp_3_3 = fadd float %w_sumf_load_4, %tmp_2_3" [conv/conv.cpp:71]   --->   Operation 200 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 201 [1/1] (2.32ns)   --->   "store float %tmp_3_3, float* %w_sumf_addr_5, align 4" [conv/conv.cpp:71]   --->   Operation 201 'store' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_14 : Operation 202 [2/4] (10.5ns)   --->   "%tmp_3_4 = fadd float %w_sumf_load_5, %tmp_2_4" [conv/conv.cpp:71]   --->   Operation 202 'fadd' 'tmp_3_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [3/4] (10.5ns)   --->   "%tmp_3_5 = fadd float %w_sumf_load_6, %tmp_2_5" [conv/conv.cpp:71]   --->   Operation 203 'fadd' 'tmp_3_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 12.8>
ST_15 : Operation 204 [1/4] (10.5ns)   --->   "%tmp_3_4 = fadd float %w_sumf_load_5, %tmp_2_4" [conv/conv.cpp:71]   --->   Operation 204 'fadd' 'tmp_3_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 205 [1/1] (2.32ns)   --->   "store float %tmp_3_4, float* %w_sumf_addr_6, align 16" [conv/conv.cpp:71]   --->   Operation 205 'store' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_15 : Operation 206 [2/4] (10.5ns)   --->   "%tmp_3_5 = fadd float %w_sumf_load_6, %tmp_2_5" [conv/conv.cpp:71]   --->   Operation 206 'fadd' 'tmp_3_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 12.8>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @W_Row_Loop_W_Col_Loo)"   --->   Operation 207 'specloopname' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 208 'speclooptripcount' 'empty_5' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str6) nounwind" [conv/conv.cpp:67]   --->   Operation 209 'specloopname' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str6) nounwind" [conv/conv.cpp:67]   --->   Operation 210 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:68]   --->   Operation 211 'specpipeline' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_16 : Operation 212 [1/4] (10.5ns)   --->   "%tmp_3_5 = fadd float %w_sumf_load_6, %tmp_2_5" [conv/conv.cpp:71]   --->   Operation 212 'fadd' 'tmp_3_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 213 [1/1] (2.32ns)   --->   "store float %tmp_3_5, float* %w_sumf_addr_7, align 4" [conv/conv.cpp:71]   --->   Operation 213 'store' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str6, i32 %tmp_5) nounwind" [conv/conv.cpp:73]   --->   Operation 214 'specregionend' 'empty_6' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "br label %.preheader1.preheader"   --->   Operation 215 'br' <Predicate = (!icmp_ln63)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 1.76>
ST_17 : Operation 216 [1/1] (1.76ns)   --->   "br label %.preheader" [conv/conv.cpp:75]   --->   Operation 216 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 6> <Delay = 5.43>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ %w_sum_1, %4 ], [ %w_sum, %.preheader.preheader ]"   --->   Operation 217 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%ch2_0 = phi i3 [ %ch_1, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 218 'phi' 'ch2_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (1.13ns)   --->   "%icmp_ln75 = icmp eq i3 %ch2_0, -2" [conv/conv.cpp:75]   --->   Operation 219 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 220 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (1.65ns)   --->   "%ch_1 = add i3 %ch2_0, 1" [conv/conv.cpp:75]   --->   Operation 221 'add' 'ch_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %Filter2_Loop_end, label %4" [conv/conv.cpp:75]   --->   Operation 222 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i3 %ch2_0 to i64" [conv/conv.cpp:76]   --->   Operation 223 'zext' 'zext_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%w_sumf_addr_1 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 %zext_ln76" [conv/conv.cpp:76]   --->   Operation 224 'getelementptr' 'w_sumf_addr_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_18 : Operation 225 [2/2] (2.32ns)   --->   "%w_sumf_load = load float* %w_sumf_addr_1, align 4" [conv/conv.cpp:76]   --->   Operation 225 'load' 'w_sumf_load' <Predicate = (!icmp_ln75)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_18 : Operation 226 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %w_sum_0, 0.000000e+00" [conv/conv.cpp:78]   --->   Operation 226 'fcmp' 'tmp_7' <Predicate = (icmp_ln75)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 227 [1/1] (1.78ns)   --->   "%f = add i5 1, %select_ln79_2" [conv/conv.cpp:57]   --->   Operation 227 'add' 'f' <Predicate = (icmp_ln75)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 228 [1/1] (1.82ns)   --->   "%add_ln54_1 = add i9 1, %indvar_flatten7" [conv/conv.cpp:54]   --->   Operation 228 'add' 'add_ln54_1' <Predicate = (icmp_ln75 & !icmp_ln54)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 229 [1/1] (0.96ns)   --->   "%select_ln54 = select i1 %icmp_ln54, i9 1, i9 %add_ln54_1" [conv/conv.cpp:54]   --->   Operation 229 'select' 'select_ln54' <Predicate = (icmp_ln75)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 7> <Delay = 14.0>
ST_19 : Operation 230 [1/2] (2.32ns)   --->   "%w_sumf_load = load float* %w_sumf_addr_1, align 4" [conv/conv.cpp:76]   --->   Operation 230 'load' 'w_sumf_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_19 : Operation 231 [4/4] (11.7ns)   --->   "%w_sum_1 = fadd float %w_sum_0, %w_sumf_load" [conv/conv.cpp:76]   --->   Operation 231 'fadd' 'w_sum_1' <Predicate = true> <Delay = 11.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 8> <Delay = 10.5>
ST_20 : Operation 232 [3/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0, %w_sumf_load" [conv/conv.cpp:76]   --->   Operation 232 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 9> <Delay = 10.5>
ST_21 : Operation 233 [2/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0, %w_sumf_load" [conv/conv.cpp:76]   --->   Operation 233 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 10> <Delay = 10.5>
ST_22 : Operation 234 [1/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0, %w_sumf_load" [conv/conv.cpp:76]   --->   Operation 234 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 235 [1/1] (0.00ns)   --->   "br label %.preheader" [conv/conv.cpp:75]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 7> <Delay = 9.66>
ST_23 : Operation 236 [1/1] (0.00ns)   --->   "%bitcast_ln78 = bitcast float %w_sum_0 to i32" [conv/conv.cpp:78]   --->   Operation 236 'bitcast' 'bitcast_ln78' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 237 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln78, i32 23, i32 30)" [conv/conv.cpp:78]   --->   Operation 237 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i32 %bitcast_ln78 to i23" [conv/conv.cpp:78]   --->   Operation 238 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 239 [1/1] (1.55ns)   --->   "%icmp_ln78 = icmp ne i8 %tmp, -1" [conv/conv.cpp:78]   --->   Operation 239 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 240 [1/1] (2.44ns)   --->   "%icmp_ln78_1 = icmp eq i23 %trunc_ln78, 0" [conv/conv.cpp:78]   --->   Operation 240 'icmp' 'icmp_ln78_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%or_ln78 = or i1 %icmp_ln78_1, %icmp_ln78" [conv/conv.cpp:78]   --->   Operation 241 'or' 'or_ln78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 242 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %w_sum_0, 0.000000e+00" [conv/conv.cpp:78]   --->   Operation 242 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%and_ln78 = and i1 %or_ln78, %tmp_7" [conv/conv.cpp:78]   --->   Operation 243 'and' 'and_ln78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 244 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln78 = select i1 %and_ln78, float %w_sum_0, float 0.000000e+00" [conv/conv.cpp:78]   --->   Operation 244 'select' 'select_ln78' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 245 [1/1] (3.25ns)   --->   "store float %select_ln78, float* %conv_out_addr, align 4" [conv/conv.cpp:79]   --->   Operation 245 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_23 : Operation 246 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str4, i32 %tmp_3) nounwind" [conv/conv.cpp:82]   --->   Operation 246 'specregionend' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 247 [1/1] (0.00ns)   --->   "br label %1" [conv/conv.cpp:57]   --->   Operation 247 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 000000000000000000000000]
w_sumf              (alloca           ) [ 001111111111111111111111]
w_sumf_addr_2       (getelementptr    ) [ 001111111111111111111111]
w_sumf_addr_3       (getelementptr    ) [ 001111111111111111111111]
w_sumf_addr_4       (getelementptr    ) [ 001111111111111111111111]
w_sumf_addr_5       (getelementptr    ) [ 001111111111111111111111]
w_sumf_addr_6       (getelementptr    ) [ 001111111111111111111111]
w_sumf_addr_7       (getelementptr    ) [ 001111111111111111111111]
br_ln51             (br               ) [ 011111111111111111111111]
indvar_flatten21    (phi              ) [ 001000000000000000000000]
r_0                 (phi              ) [ 001100000000000000000000]
indvar_flatten7     (phi              ) [ 001111111111111111111110]
c_0                 (phi              ) [ 001000000000000000000000]
f_0                 (phi              ) [ 001000000000000000000000]
icmp_ln51           (icmp             ) [ 001111111111111111111111]
add_ln51            (add              ) [ 011111111111111111111111]
br_ln51             (br               ) [ 000000000000000000000000]
icmp_ln54           (icmp             ) [ 000111111111111111111110]
select_ln79         (select           ) [ 000000000000000000000000]
xor_ln79            (xor              ) [ 000000000000000000000000]
icmp_ln57           (icmp             ) [ 000000000000000000000000]
and_ln79            (and              ) [ 000000000000000000000000]
c                   (add              ) [ 000000000000000000000000]
or_ln79             (or               ) [ 000000000000000000000000]
select_ln79_2       (select           ) [ 000111111111111111111110]
select_ln79_3       (select           ) [ 011111111111111111111111]
zext_ln59           (zext             ) [ 000000000000000000000000]
conv_bias_addr      (getelementptr    ) [ 000100000000000000000000]
ret_ln85            (ret              ) [ 000000000000000000000000]
r                   (add              ) [ 000000000000000000000000]
specloopname_ln0    (specloopname     ) [ 000000000000000000000000]
empty_9             (speclooptripcount) [ 000000000000000000000000]
select_ln79_1       (select           ) [ 011011111111111111111111]
zext_ln79           (zext             ) [ 000000000000000000000000]
mul_ln79            (mul              ) [ 000000000000000000000000]
specloopname_ln0    (specloopname     ) [ 000000000000000000000000]
zext_ln79_1         (zext             ) [ 000000000000000000000000]
add_ln79            (add              ) [ 000000000000000000000000]
tmp_2_cast          (bitconcatenate   ) [ 000000000000000000000000]
specloopname_ln58   (specloopname     ) [ 000000000000000000000000]
tmp_3               (specregionbegin  ) [ 000011111111111111111111]
zext_ln79_2         (zext             ) [ 000011111111111110000000]
zext_ln79_3         (zext             ) [ 000000000000000000000000]
add_ln79_1          (add              ) [ 000000000000000000000000]
zext_ln79_4         (zext             ) [ 000000000000000000000000]
conv_out_addr       (getelementptr    ) [ 000011111111111111111111]
w_sum               (load             ) [ 000011111111111111111110]
br_ln60             (br               ) [ 001111111111111111111111]
ch_0                (phi              ) [ 000010000000000000000000]
icmp_ln60           (icmp             ) [ 001111111111111111111111]
empty               (speclooptripcount) [ 000000000000000000000000]
ch                  (add              ) [ 001111111111111111111111]
br_ln60             (br               ) [ 000000000000000000000000]
zext_ln61           (zext             ) [ 000000000000000000000000]
w_sumf_addr         (getelementptr    ) [ 000000000000000000000000]
store_ln61          (store            ) [ 000000000000000000000000]
br_ln60             (br               ) [ 001111111111111111111111]
br_ln63             (br               ) [ 001111111111111111111111]
indvar_flatten      (phi              ) [ 000001000000000000000000]
wr_0                (phi              ) [ 000001000000000000000000]
wc_0                (phi              ) [ 000001000000000000000000]
icmp_ln63           (icmp             ) [ 001111111111111111111111]
add_ln63_1          (add              ) [ 001111111111111111111111]
br_ln63             (br               ) [ 000000000000000000000000]
wr                  (add              ) [ 000000000000000000000000]
icmp_ln66           (icmp             ) [ 000000000000000000000000]
select_ln63         (select           ) [ 000000111110000000000000]
select_ln63_1       (select           ) [ 001111111111111111111111]
zext_ln71           (zext             ) [ 000000000000000000000000]
tmp_4               (bitconcatenate   ) [ 000000000000000000000000]
zext_ln71_1         (zext             ) [ 000000000000000000000000]
sub_ln71            (sub              ) [ 000000000000000000000000]
zext_ln63           (zext             ) [ 000000000000000000000000]
add_ln63            (add              ) [ 000000000000000000000000]
zext_ln71_2         (zext             ) [ 000000000000000000000000]
mul_ln71            (mul              ) [ 000000000000000000000000]
zext_ln66           (zext             ) [ 000000000000000000000000]
zext_ln71_3         (zext             ) [ 000000000000000000000000]
add_ln71            (add              ) [ 000000000000000000000000]
tmp_9_cast          (bitconcatenate   ) [ 000000000000000000000000]
add_ln71_2          (add              ) [ 000000000000000000000000]
zext_ln71_4         (zext             ) [ 000000000000000000000000]
conv_weights_0_addr (getelementptr    ) [ 000000100000000000000000]
conv_weights_1_addr (getelementptr    ) [ 000000100000000000000000]
conv_weights_2_addr (getelementptr    ) [ 000000100000000000000000]
conv_weights_3_addr (getelementptr    ) [ 000000100000000000000000]
conv_weights_4_addr (getelementptr    ) [ 000000100000000000000000]
conv_weights_5_addr (getelementptr    ) [ 000000100000000000000000]
add_ln71_1          (add              ) [ 000000000000000000000000]
zext_ln71_5         (zext             ) [ 000000000000000000000000]
add_ln71_3          (add              ) [ 000000000000000000000000]
zext_ln71_6         (zext             ) [ 000000000000000000000000]
input_0_addr        (getelementptr    ) [ 000000100000000000000000]
input_1_addr        (getelementptr    ) [ 000000100000000000000000]
input_2_addr        (getelementptr    ) [ 000000100000000000000000]
input_3_addr        (getelementptr    ) [ 000000100000000000000000]
input_4_addr        (getelementptr    ) [ 000000100000000000000000]
input_5_addr        (getelementptr    ) [ 000000100000000000000000]
conv_weights_0_load (load             ) [ 000000010000000000000000]
input_0_load        (load             ) [ 000000010000000000000000]
conv_weights_1_load (load             ) [ 000000011000000000000000]
input_1_load        (load             ) [ 000000011000000000000000]
conv_weights_2_load (load             ) [ 000000011100000000000000]
input_2_load        (load             ) [ 000000011100000000000000]
conv_weights_3_load (load             ) [ 000000011110000000000000]
input_3_load        (load             ) [ 000000011110000000000000]
conv_weights_4_load (load             ) [ 000001011111000000000000]
input_4_load        (load             ) [ 000001011111000000000000]
conv_weights_5_load (load             ) [ 000001111111100000000000]
input_5_load        (load             ) [ 000001111111100000000000]
tmp_s               (fmul             ) [ 000001001111000000000000]
w_sumf_load_1       (load             ) [ 000001001111000000000000]
tmp_2_1             (fmul             ) [ 000001100111100000000000]
w_sumf_load_2       (load             ) [ 000001100111100000000000]
tmp_2_2             (fmul             ) [ 000001110011110000000000]
w_sumf_load_3       (load             ) [ 000001110011110000000000]
tmp_2_3             (fmul             ) [ 000001111001111000000000]
w_sumf_load_4       (load             ) [ 000001111001111000000000]
wc                  (add              ) [ 001111111111111111111111]
tmp_6               (fadd             ) [ 000000000000000000000000]
store_ln71          (store            ) [ 000000000000000000000000]
tmp_2_4             (fmul             ) [ 000000111100111100000000]
w_sumf_load_5       (load             ) [ 000000111100111100000000]
tmp_3_1             (fadd             ) [ 000000000000000000000000]
store_ln71          (store            ) [ 000000000000000000000000]
tmp_2_5             (fmul             ) [ 000000011110011110000000]
w_sumf_load_6       (load             ) [ 000000011110011110000000]
tmp_3_2             (fadd             ) [ 000000000000000000000000]
store_ln71          (store            ) [ 000000000000000000000000]
tmp_3_3             (fadd             ) [ 000000000000000000000000]
store_ln71          (store            ) [ 000000000000000000000000]
tmp_3_4             (fadd             ) [ 000000000000000000000000]
store_ln71          (store            ) [ 000000000000000000000000]
specloopname_ln0    (specloopname     ) [ 000000000000000000000000]
empty_5             (speclooptripcount) [ 000000000000000000000000]
specloopname_ln67   (specloopname     ) [ 000000000000000000000000]
tmp_5               (specregionbegin  ) [ 000000000000000000000000]
specpipeline_ln68   (specpipeline     ) [ 000000000000000000000000]
tmp_3_5             (fadd             ) [ 000000000000000000000000]
store_ln71          (store            ) [ 000000000000000000000000]
empty_6             (specregionend    ) [ 000000000000000000000000]
br_ln0              (br               ) [ 001111111111111111111111]
br_ln75             (br               ) [ 001111111111111111111111]
w_sum_0             (phi              ) [ 000000000000000000111111]
ch2_0               (phi              ) [ 000000000000000000100000]
icmp_ln75           (icmp             ) [ 001111111111111111111111]
empty_7             (speclooptripcount) [ 000000000000000000000000]
ch_1                (add              ) [ 001111111111111111111111]
br_ln75             (br               ) [ 000000000000000000000000]
zext_ln76           (zext             ) [ 000000000000000000000000]
w_sumf_addr_1       (getelementptr    ) [ 000000000000000000010000]
f                   (add              ) [ 011000000000000000000001]
add_ln54_1          (add              ) [ 000000000000000000000000]
select_ln54         (select           ) [ 011000000000000000000001]
w_sumf_load         (load             ) [ 000000000000000000001110]
w_sum_1             (fadd             ) [ 001111111111111111111111]
br_ln75             (br               ) [ 001111111111111111111111]
bitcast_ln78        (bitcast          ) [ 000000000000000000000000]
tmp                 (partselect       ) [ 000000000000000000000000]
trunc_ln78          (trunc            ) [ 000000000000000000000000]
icmp_ln78           (icmp             ) [ 000000000000000000000000]
icmp_ln78_1         (icmp             ) [ 000000000000000000000000]
or_ln78             (or               ) [ 000000000000000000000000]
tmp_7               (fcmp             ) [ 000000000000000000000000]
and_ln78            (and              ) [ 000000000000000000000000]
select_ln78         (select           ) [ 000000000000000000000000]
store_ln79          (store            ) [ 000000000000000000000000]
empty_8             (specregionend    ) [ 000000000000000000000000]
br_ln57             (br               ) [ 011111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_weights_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_weights_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_weights_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_weights_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_weights_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_weights_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_bias">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter2_Loo"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Row_Loop_W_Col_Loo"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="w_sumf_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_sumf/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="w_sumf_addr_2_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_sumf_addr_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="w_sumf_addr_3_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_sumf_addr_3/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="w_sumf_addr_4_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="3" slack="0"/>
<pin id="164" dir="1" index="3" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_sumf_addr_4/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="w_sumf_addr_5_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="3" slack="0"/>
<pin id="172" dir="1" index="3" bw="3" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_sumf_addr_5/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="w_sumf_addr_6_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_sumf_addr_6/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="w_sumf_addr_7_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="1" index="3" bw="3" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_sumf_addr_7/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="conv_bias_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="5" slack="0"/>
<pin id="196" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_bias_addr/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_sum/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="conv_out_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="12" slack="0"/>
<pin id="209" dir="1" index="3" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="w_sumf_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="3" slack="0"/>
<pin id="216" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_sumf_addr/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="0" slack="0"/>
<pin id="381" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="382" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="383" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="384" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln61/4 w_sumf_load_1/6 w_sumf_load_2/7 w_sumf_load_3/8 w_sumf_load_4/9 w_sumf_load_5/10 store_ln71/11 w_sumf_load_6/11 store_ln71/12 store_ln71/13 store_ln71/14 store_ln71/15 store_ln71/16 w_sumf_load/18 "/>
</bind>
</comp>

<comp id="225" class="1004" name="conv_weights_0_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="9" slack="0"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_0_addr/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="conv_weights_1_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="9" slack="0"/>
<pin id="236" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_1_addr/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="conv_weights_2_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="9" slack="0"/>
<pin id="243" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_2_addr/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="conv_weights_3_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="9" slack="0"/>
<pin id="250" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_3_addr/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="conv_weights_4_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="9" slack="0"/>
<pin id="257" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_4_addr/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="conv_weights_5_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="9" slack="0"/>
<pin id="264" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_5_addr/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="input_0_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="8" slack="0"/>
<pin id="271" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="input_1_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="8" slack="0"/>
<pin id="278" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="input_2_addr_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="8" slack="0"/>
<pin id="285" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="input_3_addr_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="8" slack="0"/>
<pin id="292" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_3_addr/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="input_4_addr_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="8" slack="0"/>
<pin id="299" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_4_addr/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="input_5_addr_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="8" slack="0"/>
<pin id="306" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_5_addr/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_0_load/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_access_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_1_load/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_access_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_load/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_access_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_2_load/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_access_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_load/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_access_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_3_load/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_access_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_3_load/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_access_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_4_load/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_access_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_4_load/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_access_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_5_load/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_access_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_5_load/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="w_sumf_addr_1_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="3" slack="0"/>
<pin id="389" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_sumf_addr_1/18 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln79_access_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="11" slack="5"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/23 "/>
</bind>
</comp>

<comp id="397" class="1005" name="indvar_flatten21_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="11" slack="1"/>
<pin id="399" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="401" class="1004" name="indvar_flatten21_phi_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="1"/>
<pin id="403" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="404" dir="0" index="2" bw="11" slack="0"/>
<pin id="405" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/2 "/>
</bind>
</comp>

<comp id="408" class="1005" name="r_0_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="1"/>
<pin id="410" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="412" class="1004" name="r_0_phi_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="4" slack="1"/>
<pin id="416" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="420" class="1005" name="indvar_flatten7_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="9" slack="1"/>
<pin id="422" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="indvar_flatten7_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="9" slack="1"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="432" class="1005" name="c_0_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="1"/>
<pin id="434" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="436" class="1004" name="c_0_phi_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="4" slack="0"/>
<pin id="440" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="443" class="1005" name="f_0_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="1"/>
<pin id="445" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="447" class="1004" name="f_0_phi_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="450" dir="0" index="2" bw="5" slack="1"/>
<pin id="451" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="454" class="1005" name="ch_0_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="3" slack="1"/>
<pin id="456" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="458" class="1004" name="ch_0_phi_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="3" slack="0"/>
<pin id="462" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/4 "/>
</bind>
</comp>

<comp id="465" class="1005" name="indvar_flatten_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="1"/>
<pin id="467" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="469" class="1004" name="indvar_flatten_phi_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="0"/>
<pin id="471" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="472" dir="0" index="2" bw="1" slack="1"/>
<pin id="473" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="474" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="476" class="1005" name="wr_0_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="1"/>
<pin id="478" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="480" class="1004" name="wr_0_phi_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="2" slack="0"/>
<pin id="482" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="1" slack="1"/>
<pin id="484" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="487" class="1005" name="wc_0_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="2" slack="1"/>
<pin id="489" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="491" class="1004" name="wc_0_phi_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="1"/>
<pin id="493" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="494" dir="0" index="2" bw="1" slack="1"/>
<pin id="495" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/5 "/>
</bind>
</comp>

<comp id="498" class="1005" name="w_sum_0_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="1"/>
<pin id="500" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="501" class="1004" name="w_sum_0_phi_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="504" dir="0" index="2" bw="32" slack="4"/>
<pin id="505" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="506" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/18 "/>
</bind>
</comp>

<comp id="508" class="1005" name="ch2_0_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="1"/>
<pin id="510" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch2_0 (phireg) "/>
</bind>
</comp>

<comp id="512" class="1004" name="ch2_0_phi_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="3" slack="0"/>
<pin id="514" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="1" slack="1"/>
<pin id="516" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="517" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch2_0/18 "/>
</bind>
</comp>

<comp id="519" class="1004" name="grp_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="0" index="1" bw="32" slack="0"/>
<pin id="522" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_6/8 tmp_3_1/9 tmp_3_2/10 tmp_3_3/11 tmp_3_4/12 tmp_3_5/13 w_sum_1/19 "/>
</bind>
</comp>

<comp id="526" class="1004" name="grp_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/6 tmp_2_1/7 tmp_2_2/8 tmp_2_3/9 tmp_2_4/10 tmp_2_5/11 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/18 "/>
</bind>
</comp>

<comp id="538" class="1005" name="reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sumf_load_1 w_sumf_load "/>
</bind>
</comp>

<comp id="544" class="1004" name="icmp_ln51_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="11" slack="0"/>
<pin id="546" dir="0" index="1" bw="11" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln51_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="11" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="icmp_ln54_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="9" slack="0"/>
<pin id="558" dir="0" index="1" bw="9" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="select_ln79_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="4" slack="0"/>
<pin id="565" dir="0" index="2" bw="4" slack="0"/>
<pin id="566" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="xor_ln79_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln79/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="icmp_ln57_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="0"/>
<pin id="578" dir="0" index="1" bw="5" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="and_ln79_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln79/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="c_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="4" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="or_ln79_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="select_ln79_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="5" slack="0"/>
<pin id="603" dir="0" index="2" bw="5" slack="0"/>
<pin id="604" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_2/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="select_ln79_3_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="4" slack="0"/>
<pin id="611" dir="0" index="2" bw="4" slack="0"/>
<pin id="612" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_3/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln59_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="5" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="r_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="4" slack="1"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="select_ln79_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="1"/>
<pin id="629" dir="0" index="1" bw="4" slack="0"/>
<pin id="630" dir="0" index="2" bw="4" slack="1"/>
<pin id="631" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_1/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln79_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="4" slack="0"/>
<pin id="636" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="zext_ln79_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="4" slack="1"/>
<pin id="640" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_2_cast_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="12" slack="0"/>
<pin id="643" dir="0" index="1" bw="8" slack="0"/>
<pin id="644" dir="0" index="2" bw="1" slack="0"/>
<pin id="645" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="zext_ln79_2_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="5" slack="1"/>
<pin id="650" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_2/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="zext_ln79_3_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="5" slack="1"/>
<pin id="653" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_3/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="add_ln79_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="5" slack="0"/>
<pin id="656" dir="0" index="1" bw="12" slack="0"/>
<pin id="657" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln79_4_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="12" slack="0"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_4/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="icmp_ln60_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="3" slack="0"/>
<pin id="667" dir="0" index="1" bw="3" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/4 "/>
</bind>
</comp>

<comp id="671" class="1004" name="ch_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="3" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/4 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln61_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="3" slack="0"/>
<pin id="679" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="icmp_ln63_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="0"/>
<pin id="684" dir="0" index="1" bw="4" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add_ln63_1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="4" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_1/5 "/>
</bind>
</comp>

<comp id="694" class="1004" name="wr_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="2" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="icmp_ln66_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="2" slack="0"/>
<pin id="702" dir="0" index="1" bw="2" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/5 "/>
</bind>
</comp>

<comp id="706" class="1004" name="select_ln63_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="2" slack="0"/>
<pin id="709" dir="0" index="2" bw="2" slack="0"/>
<pin id="710" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63/5 "/>
</bind>
</comp>

<comp id="714" class="1004" name="select_ln63_1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="2" slack="0"/>
<pin id="717" dir="0" index="2" bw="2" slack="0"/>
<pin id="718" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63_1/5 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln71_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="2" slack="0"/>
<pin id="724" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/5 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_4_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="4" slack="0"/>
<pin id="728" dir="0" index="1" bw="2" slack="0"/>
<pin id="729" dir="0" index="2" bw="1" slack="0"/>
<pin id="730" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="734" class="1004" name="zext_ln71_1_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="4" slack="0"/>
<pin id="736" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_1/5 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sub_ln71_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="4" slack="0"/>
<pin id="740" dir="0" index="1" bw="2" slack="0"/>
<pin id="741" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln71/5 "/>
</bind>
</comp>

<comp id="744" class="1004" name="zext_ln63_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="2" slack="0"/>
<pin id="746" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/5 "/>
</bind>
</comp>

<comp id="748" class="1004" name="add_ln63_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="2" slack="0"/>
<pin id="750" dir="0" index="1" bw="4" slack="2"/>
<pin id="751" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/5 "/>
</bind>
</comp>

<comp id="753" class="1004" name="zext_ln71_2_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="4" slack="0"/>
<pin id="755" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_2/5 "/>
</bind>
</comp>

<comp id="757" class="1004" name="zext_ln66_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="2" slack="0"/>
<pin id="759" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="zext_ln71_3_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="2" slack="0"/>
<pin id="763" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_3/5 "/>
</bind>
</comp>

<comp id="765" class="1004" name="add_ln71_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="5" slack="0"/>
<pin id="767" dir="0" index="1" bw="2" slack="0"/>
<pin id="768" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/5 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_9_cast_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="9" slack="0"/>
<pin id="773" dir="0" index="1" bw="5" slack="0"/>
<pin id="774" dir="0" index="2" bw="1" slack="0"/>
<pin id="775" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9_cast/5 "/>
</bind>
</comp>

<comp id="779" class="1004" name="add_ln71_2_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="9" slack="0"/>
<pin id="781" dir="0" index="1" bw="5" slack="2"/>
<pin id="782" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_2/5 "/>
</bind>
</comp>

<comp id="784" class="1004" name="zext_ln71_4_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="9" slack="0"/>
<pin id="786" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_4/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="add_ln71_1_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="2" slack="0"/>
<pin id="796" dir="0" index="1" bw="4" slack="3"/>
<pin id="797" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_1/5 "/>
</bind>
</comp>

<comp id="799" class="1004" name="zext_ln71_5_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="4" slack="0"/>
<pin id="801" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_5/5 "/>
</bind>
</comp>

<comp id="803" class="1004" name="zext_ln71_6_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="0"/>
<pin id="805" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_6/5 "/>
</bind>
</comp>

<comp id="812" class="1004" name="wc_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="2" slack="5"/>
<pin id="814" dir="0" index="1" bw="1" slack="0"/>
<pin id="815" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/10 "/>
</bind>
</comp>

<comp id="817" class="1004" name="icmp_ln75_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="3" slack="0"/>
<pin id="819" dir="0" index="1" bw="3" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/18 "/>
</bind>
</comp>

<comp id="823" class="1004" name="ch_1_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="3" slack="0"/>
<pin id="825" dir="0" index="1" bw="1" slack="0"/>
<pin id="826" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch_1/18 "/>
</bind>
</comp>

<comp id="829" class="1004" name="zext_ln76_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="3" slack="0"/>
<pin id="831" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/18 "/>
</bind>
</comp>

<comp id="834" class="1004" name="f_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="0" index="1" bw="5" slack="5"/>
<pin id="837" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/18 "/>
</bind>
</comp>

<comp id="839" class="1004" name="add_ln54_1_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="9" slack="5"/>
<pin id="842" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/18 "/>
</bind>
</comp>

<comp id="845" class="1004" name="select_ln54_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="5"/>
<pin id="847" dir="0" index="1" bw="9" slack="0"/>
<pin id="848" dir="0" index="2" bw="9" slack="0"/>
<pin id="849" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/18 "/>
</bind>
</comp>

<comp id="852" class="1004" name="bitcast_ln78_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="1"/>
<pin id="854" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln78/23 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="0"/>
<pin id="858" dir="0" index="1" bw="32" slack="0"/>
<pin id="859" dir="0" index="2" bw="6" slack="0"/>
<pin id="860" dir="0" index="3" bw="6" slack="0"/>
<pin id="861" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/23 "/>
</bind>
</comp>

<comp id="866" class="1004" name="trunc_ln78_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="0"/>
<pin id="868" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/23 "/>
</bind>
</comp>

<comp id="870" class="1004" name="icmp_ln78_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="0"/>
<pin id="872" dir="0" index="1" bw="8" slack="0"/>
<pin id="873" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/23 "/>
</bind>
</comp>

<comp id="876" class="1004" name="icmp_ln78_1_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="23" slack="0"/>
<pin id="878" dir="0" index="1" bw="23" slack="0"/>
<pin id="879" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78_1/23 "/>
</bind>
</comp>

<comp id="882" class="1004" name="or_ln78_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="1" slack="0"/>
<pin id="885" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln78/23 "/>
</bind>
</comp>

<comp id="888" class="1004" name="and_ln78_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln78/23 "/>
</bind>
</comp>

<comp id="894" class="1004" name="select_ln78_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="32" slack="1"/>
<pin id="897" dir="0" index="2" bw="32" slack="0"/>
<pin id="898" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78/23 "/>
</bind>
</comp>

<comp id="903" class="1007" name="grp_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="4" slack="0"/>
<pin id="905" dir="0" index="1" bw="8" slack="0"/>
<pin id="906" dir="0" index="2" bw="4" slack="0"/>
<pin id="907" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln79/3 add_ln79/3 "/>
</bind>
</comp>

<comp id="912" class="1007" name="grp_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="4" slack="0"/>
<pin id="914" dir="0" index="1" bw="8" slack="0"/>
<pin id="915" dir="0" index="2" bw="4" slack="0"/>
<pin id="916" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln71/5 add_ln71_3/5 "/>
</bind>
</comp>

<comp id="921" class="1005" name="w_sumf_addr_2_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="3" slack="5"/>
<pin id="923" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="w_sumf_addr_2 "/>
</bind>
</comp>

<comp id="927" class="1005" name="w_sumf_addr_3_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="3" slack="6"/>
<pin id="929" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="w_sumf_addr_3 "/>
</bind>
</comp>

<comp id="933" class="1005" name="w_sumf_addr_4_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="3" slack="7"/>
<pin id="935" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="w_sumf_addr_4 "/>
</bind>
</comp>

<comp id="939" class="1005" name="w_sumf_addr_5_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="3" slack="8"/>
<pin id="941" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="w_sumf_addr_5 "/>
</bind>
</comp>

<comp id="945" class="1005" name="w_sumf_addr_6_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="3" slack="9"/>
<pin id="947" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="w_sumf_addr_6 "/>
</bind>
</comp>

<comp id="951" class="1005" name="w_sumf_addr_7_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="3" slack="10"/>
<pin id="953" dir="1" index="1" bw="3" slack="10"/>
</pin_list>
<bind>
<opset="w_sumf_addr_7 "/>
</bind>
</comp>

<comp id="960" class="1005" name="add_ln51_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="11" slack="0"/>
<pin id="962" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln51 "/>
</bind>
</comp>

<comp id="965" class="1005" name="icmp_ln54_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="1"/>
<pin id="967" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="971" class="1005" name="select_ln79_2_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="5" slack="1"/>
<pin id="973" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_2 "/>
</bind>
</comp>

<comp id="978" class="1005" name="select_ln79_3_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="4" slack="0"/>
<pin id="980" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln79_3 "/>
</bind>
</comp>

<comp id="985" class="1005" name="conv_bias_addr_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="4" slack="1"/>
<pin id="987" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_addr "/>
</bind>
</comp>

<comp id="990" class="1005" name="select_ln79_1_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="4" slack="1"/>
<pin id="992" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_1 "/>
</bind>
</comp>

<comp id="996" class="1005" name="zext_ln79_2_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="9" slack="2"/>
<pin id="998" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln79_2 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="conv_out_addr_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="11" slack="5"/>
<pin id="1003" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="1006" class="1005" name="w_sum_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="4"/>
<pin id="1008" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="w_sum "/>
</bind>
</comp>

<comp id="1011" class="1005" name="icmp_ln60_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="1"/>
<pin id="1013" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln60 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="ch_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="3" slack="0"/>
<pin id="1017" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="1020" class="1005" name="icmp_ln63_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="1"/>
<pin id="1022" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="add_ln63_1_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="4" slack="0"/>
<pin id="1026" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln63_1 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="select_ln63_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="2" slack="5"/>
<pin id="1031" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="select_ln63 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="select_ln63_1_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="2" slack="0"/>
<pin id="1036" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln63_1 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="conv_weights_0_addr_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="8" slack="1"/>
<pin id="1041" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_addr "/>
</bind>
</comp>

<comp id="1044" class="1005" name="conv_weights_1_addr_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="8" slack="1"/>
<pin id="1046" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_addr "/>
</bind>
</comp>

<comp id="1049" class="1005" name="conv_weights_2_addr_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="8" slack="1"/>
<pin id="1051" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_2_addr "/>
</bind>
</comp>

<comp id="1054" class="1005" name="conv_weights_3_addr_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="8" slack="1"/>
<pin id="1056" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_3_addr "/>
</bind>
</comp>

<comp id="1059" class="1005" name="conv_weights_4_addr_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="8" slack="1"/>
<pin id="1061" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_4_addr "/>
</bind>
</comp>

<comp id="1064" class="1005" name="conv_weights_5_addr_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="8" slack="1"/>
<pin id="1066" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_5_addr "/>
</bind>
</comp>

<comp id="1069" class="1005" name="input_0_addr_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="8" slack="1"/>
<pin id="1071" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="1074" class="1005" name="input_1_addr_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="8" slack="1"/>
<pin id="1076" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr "/>
</bind>
</comp>

<comp id="1079" class="1005" name="input_2_addr_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="8" slack="1"/>
<pin id="1081" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_2_addr "/>
</bind>
</comp>

<comp id="1084" class="1005" name="input_3_addr_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="1"/>
<pin id="1086" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_3_addr "/>
</bind>
</comp>

<comp id="1089" class="1005" name="input_4_addr_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="8" slack="1"/>
<pin id="1091" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_4_addr "/>
</bind>
</comp>

<comp id="1094" class="1005" name="input_5_addr_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="8" slack="1"/>
<pin id="1096" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_5_addr "/>
</bind>
</comp>

<comp id="1099" class="1005" name="conv_weights_0_load_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="32" slack="1"/>
<pin id="1101" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_load "/>
</bind>
</comp>

<comp id="1104" class="1005" name="input_0_load_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="32" slack="1"/>
<pin id="1106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_0_load "/>
</bind>
</comp>

<comp id="1109" class="1005" name="conv_weights_1_load_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="32" slack="1"/>
<pin id="1111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_load "/>
</bind>
</comp>

<comp id="1114" class="1005" name="input_1_load_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="1"/>
<pin id="1116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_1_load "/>
</bind>
</comp>

<comp id="1119" class="1005" name="conv_weights_2_load_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="32" slack="2"/>
<pin id="1121" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_weights_2_load "/>
</bind>
</comp>

<comp id="1124" class="1005" name="input_2_load_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="32" slack="2"/>
<pin id="1126" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="input_2_load "/>
</bind>
</comp>

<comp id="1129" class="1005" name="conv_weights_3_load_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="32" slack="3"/>
<pin id="1131" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv_weights_3_load "/>
</bind>
</comp>

<comp id="1134" class="1005" name="input_3_load_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="3"/>
<pin id="1136" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="input_3_load "/>
</bind>
</comp>

<comp id="1139" class="1005" name="conv_weights_4_load_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="32" slack="4"/>
<pin id="1141" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv_weights_4_load "/>
</bind>
</comp>

<comp id="1144" class="1005" name="input_4_load_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="4"/>
<pin id="1146" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="input_4_load "/>
</bind>
</comp>

<comp id="1149" class="1005" name="conv_weights_5_load_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="32" slack="5"/>
<pin id="1151" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="conv_weights_5_load "/>
</bind>
</comp>

<comp id="1154" class="1005" name="input_5_load_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="5"/>
<pin id="1156" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="input_5_load "/>
</bind>
</comp>

<comp id="1159" class="1005" name="tmp_s_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="32" slack="1"/>
<pin id="1161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1164" class="1005" name="tmp_2_1_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="32" slack="1"/>
<pin id="1166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_1 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="w_sumf_load_2_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="1"/>
<pin id="1171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sumf_load_2 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="tmp_2_2_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="32" slack="1"/>
<pin id="1176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_2 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="w_sumf_load_3_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="32" slack="1"/>
<pin id="1181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sumf_load_3 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="tmp_2_3_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="1"/>
<pin id="1186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_3 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="w_sumf_load_4_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="32" slack="1"/>
<pin id="1191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sumf_load_4 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="wc_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="2" slack="1"/>
<pin id="1196" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="1199" class="1005" name="tmp_2_4_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="32" slack="1"/>
<pin id="1201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_4 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="w_sumf_load_5_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="1"/>
<pin id="1206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sumf_load_5 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="tmp_2_5_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="32" slack="1"/>
<pin id="1211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_5 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="w_sumf_load_6_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="1"/>
<pin id="1216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sumf_load_6 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="ch_1_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="3" slack="0"/>
<pin id="1224" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="ch_1 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="w_sumf_addr_1_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="3" slack="1"/>
<pin id="1229" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_sumf_addr_1 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="f_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="5" slack="1"/>
<pin id="1234" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1237" class="1005" name="select_ln54_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="9" slack="1"/>
<pin id="1239" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln54 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="w_sum_1_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="32" slack="1"/>
<pin id="1244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="34" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="140" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="140" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="140" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="40" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="140" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="140" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="44" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="12" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="92" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="230"><net_src comp="14" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="36" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="18" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="22" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="24" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="0" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="36" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="2" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="36" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="4" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="36" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="6" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="36" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="8" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="36" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="10" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="36" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="225" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="267" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="232" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="332"><net_src comp="274" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="338"><net_src comp="239" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="344"><net_src comp="281" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="350"><net_src comp="246" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="356"><net_src comp="288" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="362"><net_src comp="253" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="368"><net_src comp="295" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="374"><net_src comp="260" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="380"><net_src comp="302" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="390"><net_src comp="36" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="391"><net_src comp="385" pin="3"/><net_sink comp="218" pin=2"/></net>

<net id="400"><net_src comp="46" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="411"><net_src comp="48" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="418"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="412" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="423"><net_src comp="50" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="430"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="424" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="435"><net_src comp="48" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="52" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="84" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="468"><net_src comp="48" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="465" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="479"><net_src comp="94" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="486"><net_src comp="476" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="490"><net_src comp="94" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="497"><net_src comp="487" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="507"><net_src comp="501" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="511"><net_src comp="84" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="518"><net_src comp="508" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="523"><net_src comp="519" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="524"><net_src comp="498" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="218" pin="7"/><net_sink comp="519" pin=1"/></net>

<net id="530"><net_src comp="309" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="315" pin="3"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="501" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="92" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="218" pin="7"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="548"><net_src comp="401" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="54" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="401" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="56" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="424" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="58" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="567"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="48" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="436" pin="4"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="556" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="60" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="447" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="62" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="576" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="570" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="562" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="64" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="582" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="556" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="52" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="447" pin="4"/><net_sink comp="600" pin=2"/></net>

<net id="613"><net_src comp="582" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="588" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="562" pin="3"/><net_sink comp="608" pin=2"/></net>

<net id="619"><net_src comp="600" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="625"><net_src comp="408" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="64" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="632"><net_src comp="621" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="633"><net_src comp="408" pin="1"/><net_sink comp="627" pin=2"/></net>

<net id="637"><net_src comp="627" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="646"><net_src comp="78" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="48" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="658"><net_src comp="651" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="641" pin="3"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="654" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="669"><net_src comp="458" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="86" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="458" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="90" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="680"><net_src comp="458" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="686"><net_src comp="469" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="96" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="469" pin="4"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="64" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="480" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="98" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="491" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="100" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="711"><net_src comp="700" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="94" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="491" pin="4"/><net_sink comp="706" pin=2"/></net>

<net id="719"><net_src comp="700" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="694" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="721"><net_src comp="480" pin="4"/><net_sink comp="714" pin=2"/></net>

<net id="725"><net_src comp="714" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="731"><net_src comp="102" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="714" pin="3"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="94" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="737"><net_src comp="726" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="742"><net_src comp="734" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="722" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="747"><net_src comp="714" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="752"><net_src comp="744" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="748" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="706" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="706" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="769"><net_src comp="738" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="761" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="776"><net_src comp="106" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="777"><net_src comp="765" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="778"><net_src comp="48" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="783"><net_src comp="771" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="779" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="790"><net_src comp="784" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="791"><net_src comp="784" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="792"><net_src comp="784" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="793"><net_src comp="784" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="798"><net_src comp="757" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="802"><net_src comp="794" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="803" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="809"><net_src comp="803" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="810"><net_src comp="803" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="811"><net_src comp="803" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="816"><net_src comp="98" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="821"><net_src comp="512" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="86" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="512" pin="4"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="90" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="832"><net_src comp="512" pin="4"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="838"><net_src comp="126" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="843"><net_src comp="128" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="420" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="850"><net_src comp="128" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="851"><net_src comp="839" pin="2"/><net_sink comp="845" pin=2"/></net>

<net id="855"><net_src comp="498" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="862"><net_src comp="130" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="852" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="864"><net_src comp="132" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="865"><net_src comp="134" pin="0"/><net_sink comp="856" pin=3"/></net>

<net id="869"><net_src comp="852" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="874"><net_src comp="856" pin="4"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="136" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="880"><net_src comp="866" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="138" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="886"><net_src comp="876" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="870" pin="2"/><net_sink comp="882" pin=1"/></net>

<net id="892"><net_src comp="882" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="532" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="899"><net_src comp="888" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="498" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="901"><net_src comp="92" pin="0"/><net_sink comp="894" pin=2"/></net>

<net id="902"><net_src comp="894" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="908"><net_src comp="634" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="909"><net_src comp="74" pin="0"/><net_sink comp="903" pin=1"/></net>

<net id="910"><net_src comp="638" pin="1"/><net_sink comp="903" pin=2"/></net>

<net id="911"><net_src comp="903" pin="3"/><net_sink comp="641" pin=1"/></net>

<net id="917"><net_src comp="753" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="918"><net_src comp="104" pin="0"/><net_sink comp="912" pin=1"/></net>

<net id="919"><net_src comp="799" pin="1"/><net_sink comp="912" pin=2"/></net>

<net id="920"><net_src comp="912" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="924"><net_src comp="144" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="930"><net_src comp="152" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="932"><net_src comp="927" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="936"><net_src comp="160" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="942"><net_src comp="168" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="948"><net_src comp="176" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="954"><net_src comp="184" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="956"><net_src comp="951" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="963"><net_src comp="550" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="968"><net_src comp="556" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="974"><net_src comp="600" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="977"><net_src comp="971" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="981"><net_src comp="608" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="984"><net_src comp="978" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="988"><net_src comp="192" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="993"><net_src comp="627" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="999"><net_src comp="648" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="1004"><net_src comp="205" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="1009"><net_src comp="199" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="1014"><net_src comp="665" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1018"><net_src comp="671" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="1023"><net_src comp="682" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="688" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="1032"><net_src comp="706" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1037"><net_src comp="714" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1042"><net_src comp="225" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1047"><net_src comp="232" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1052"><net_src comp="239" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1057"><net_src comp="246" pin="3"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1062"><net_src comp="253" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1067"><net_src comp="260" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1072"><net_src comp="267" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="1077"><net_src comp="274" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="1082"><net_src comp="281" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="1087"><net_src comp="288" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1092"><net_src comp="295" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1097"><net_src comp="302" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1102"><net_src comp="309" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1107"><net_src comp="315" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="1112"><net_src comp="321" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1117"><net_src comp="327" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="1122"><net_src comp="333" pin="3"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1127"><net_src comp="339" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="1132"><net_src comp="345" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1137"><net_src comp="351" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="1142"><net_src comp="357" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1147"><net_src comp="363" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="1152"><net_src comp="369" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1157"><net_src comp="375" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="1162"><net_src comp="526" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="1167"><net_src comp="526" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="1172"><net_src comp="218" pin="7"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1177"><net_src comp="526" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="1182"><net_src comp="218" pin="7"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1187"><net_src comp="526" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="1192"><net_src comp="218" pin="7"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1197"><net_src comp="812" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="1202"><net_src comp="526" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="1207"><net_src comp="218" pin="7"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1212"><net_src comp="526" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="1217"><net_src comp="218" pin="7"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1225"><net_src comp="823" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1230"><net_src comp="385" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="1235"><net_src comp="834" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="1240"><net_src comp="845" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="1245"><net_src comp="519" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="501" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {23 }
 - Input state : 
	Port: conv : input_0 | {5 6 }
	Port: conv : input_1 | {5 6 }
	Port: conv : input_2 | {5 6 }
	Port: conv : input_3 | {5 6 }
	Port: conv : input_4 | {5 6 }
	Port: conv : input_5 | {5 6 }
	Port: conv : conv_weights_0 | {5 6 }
	Port: conv : conv_weights_1 | {5 6 }
	Port: conv : conv_weights_2 | {5 6 }
	Port: conv : conv_weights_3 | {5 6 }
	Port: conv : conv_weights_4 | {5 6 }
	Port: conv : conv_weights_5 | {5 6 }
	Port: conv : conv_bias | {2 3 }
  - Chain level:
	State 1
		w_sumf_addr_2 : 1
		w_sumf_addr_3 : 1
		w_sumf_addr_4 : 1
		w_sumf_addr_5 : 1
		w_sumf_addr_6 : 1
		w_sumf_addr_7 : 1
	State 2
		icmp_ln51 : 1
		add_ln51 : 1
		br_ln51 : 2
		icmp_ln54 : 1
		select_ln79 : 2
		xor_ln79 : 2
		icmp_ln57 : 1
		and_ln79 : 2
		c : 3
		or_ln79 : 2
		select_ln79_2 : 2
		select_ln79_3 : 2
		zext_ln59 : 3
		conv_bias_addr : 4
		w_sum : 5
	State 3
		select_ln79_1 : 1
		zext_ln79 : 2
		mul_ln79 : 3
		add_ln79 : 4
		tmp_2_cast : 5
		add_ln79_1 : 6
		zext_ln79_4 : 7
		conv_out_addr : 8
	State 4
		icmp_ln60 : 1
		ch : 1
		br_ln60 : 2
		zext_ln61 : 1
		w_sumf_addr : 2
		store_ln61 : 3
	State 5
		icmp_ln63 : 1
		add_ln63_1 : 1
		br_ln63 : 2
		wr : 1
		icmp_ln66 : 1
		select_ln63 : 2
		select_ln63_1 : 2
		zext_ln71 : 3
		tmp_4 : 3
		zext_ln71_1 : 4
		sub_ln71 : 5
		zext_ln63 : 3
		add_ln63 : 4
		zext_ln71_2 : 5
		mul_ln71 : 6
		zext_ln66 : 3
		zext_ln71_3 : 3
		add_ln71 : 6
		tmp_9_cast : 7
		add_ln71_2 : 8
		zext_ln71_4 : 9
		conv_weights_0_addr : 10
		conv_weights_1_addr : 10
		conv_weights_2_addr : 10
		conv_weights_3_addr : 10
		conv_weights_4_addr : 10
		conv_weights_5_addr : 10
		add_ln71_1 : 4
		zext_ln71_5 : 5
		add_ln71_3 : 7
		zext_ln71_6 : 8
		input_0_addr : 9
		input_1_addr : 9
		input_2_addr : 9
		input_3_addr : 9
		input_4_addr : 9
		input_5_addr : 9
		conv_weights_0_load : 11
		input_0_load : 10
		conv_weights_1_load : 11
		input_1_load : 10
		conv_weights_2_load : 11
		input_2_load : 10
		conv_weights_3_load : 11
		input_3_load : 10
		conv_weights_4_load : 11
		input_4_load : 10
		conv_weights_5_load : 11
		input_5_load : 10
	State 6
		tmp_s : 1
	State 7
	State 8
	State 9
	State 10
	State 11
		store_ln71 : 1
	State 12
		store_ln71 : 1
	State 13
		store_ln71 : 1
	State 14
		store_ln71 : 1
	State 15
		store_ln71 : 1
	State 16
		store_ln71 : 1
		empty_6 : 1
	State 17
	State 18
		icmp_ln75 : 1
		ch_1 : 1
		br_ln75 : 2
		zext_ln76 : 1
		w_sumf_addr_1 : 2
		w_sumf_load : 3
		tmp_7 : 1
		select_ln54 : 1
	State 19
		w_sum_1 : 1
	State 20
	State 21
	State 22
	State 23
		tmp : 1
		trunc_ln78 : 1
		icmp_ln78 : 2
		icmp_ln78_1 : 2
		or_ln78 : 3
		and_ln78 : 3
		select_ln78 : 3
		store_ln79 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_519      |    2    |   227   |   403   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_526      |    3    |   128   |   320   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_532      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln51_fu_550   |    0    |    0    |    13   |
|          |       c_fu_588       |    0    |    0    |    13   |
|          |       r_fu_621       |    0    |    0    |    13   |
|          |   add_ln79_1_fu_654  |    0    |    0    |    12   |
|          |       ch_fu_671      |    0    |    0    |    12   |
|          |   add_ln63_1_fu_688  |    0    |    0    |    13   |
|          |       wr_fu_694      |    0    |    0    |    10   |
|    add   |    add_ln63_fu_748   |    0    |    0    |    13   |
|          |    add_ln71_fu_765   |    0    |    0    |    8    |
|          |   add_ln71_2_fu_779  |    0    |    0    |    15   |
|          |   add_ln71_1_fu_794  |    0    |    0    |    13   |
|          |       wc_fu_812      |    0    |    0    |    10   |
|          |      ch_1_fu_823     |    0    |    0    |    12   |
|          |       f_fu_834       |    0    |    0    |    15   |
|          |   add_ln54_1_fu_839  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln51_fu_544   |    0    |    0    |    13   |
|          |   icmp_ln54_fu_556   |    0    |    0    |    13   |
|          |   icmp_ln57_fu_576   |    0    |    0    |    11   |
|          |   icmp_ln60_fu_665   |    0    |    0    |    9    |
|   icmp   |   icmp_ln63_fu_682   |    0    |    0    |    9    |
|          |   icmp_ln66_fu_700   |    0    |    0    |    8    |
|          |   icmp_ln75_fu_817   |    0    |    0    |    9    |
|          |   icmp_ln78_fu_870   |    0    |    0    |    11   |
|          |  icmp_ln78_1_fu_876  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln79_fu_562  |    0    |    0    |    4    |
|          | select_ln79_2_fu_600 |    0    |    0    |    5    |
|          | select_ln79_3_fu_608 |    0    |    0    |    4    |
|  select  | select_ln79_1_fu_627 |    0    |    0    |    4    |
|          |  select_ln63_fu_706  |    0    |    0    |    2    |
|          | select_ln63_1_fu_714 |    0    |    0    |    2    |
|          |  select_ln54_fu_845  |    0    |    0    |    9    |
|          |  select_ln78_fu_894  |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln71_fu_738   |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln79_fu_582   |    0    |    0    |    2    |
|          |    and_ln78_fu_888   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln79_fu_594    |    0    |    0    |    2    |
|          |    or_ln78_fu_882    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln79_fu_570   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_903      |    1    |    0    |    0    |
|          |      grp_fu_912      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln59_fu_616   |    0    |    0    |    0    |
|          |   zext_ln79_fu_634   |    0    |    0    |    0    |
|          |  zext_ln79_1_fu_638  |    0    |    0    |    0    |
|          |  zext_ln79_2_fu_648  |    0    |    0    |    0    |
|          |  zext_ln79_3_fu_651  |    0    |    0    |    0    |
|          |  zext_ln79_4_fu_660  |    0    |    0    |    0    |
|          |   zext_ln61_fu_677   |    0    |    0    |    0    |
|          |   zext_ln71_fu_722   |    0    |    0    |    0    |
|   zext   |  zext_ln71_1_fu_734  |    0    |    0    |    0    |
|          |   zext_ln63_fu_744   |    0    |    0    |    0    |
|          |  zext_ln71_2_fu_753  |    0    |    0    |    0    |
|          |   zext_ln66_fu_757   |    0    |    0    |    0    |
|          |  zext_ln71_3_fu_761  |    0    |    0    |    0    |
|          |  zext_ln71_4_fu_784  |    0    |    0    |    0    |
|          |  zext_ln71_5_fu_799  |    0    |    0    |    0    |
|          |  zext_ln71_6_fu_803  |    0    |    0    |    0    |
|          |   zext_ln76_fu_829   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   tmp_2_cast_fu_641  |    0    |    0    |    0    |
|bitconcatenate|     tmp_4_fu_726     |    0    |    0    |    0    |
|          |   tmp_9_cast_fu_771  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_856      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln78_fu_866  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    7    |   421   |   1330  |
|----------|----------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
|   conv_bias  |    0   |   32   |    8   |    -   |
|conv_weights_0|    1   |    0   |    0   |    -   |
|conv_weights_1|    1   |    0   |    0   |    -   |
|conv_weights_2|    1   |    0   |    0   |    -   |
|conv_weights_3|    1   |    0   |    0   |    -   |
|conv_weights_4|    1   |    0   |    0   |    -   |
|conv_weights_5|    1   |    0   |    0   |    -   |
|    w_sumf    |    0   |   64   |    3   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |    6   |   96   |   11   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln51_reg_960      |   11   |
|     add_ln63_1_reg_1024    |    4   |
|         c_0_reg_432        |    4   |
|        ch2_0_reg_508       |    3   |
|        ch_0_reg_454        |    3   |
|        ch_1_reg_1222       |    3   |
|         ch_reg_1015        |    3   |
|   conv_bias_addr_reg_985   |    4   |
|   conv_out_addr_reg_1001   |   11   |
|conv_weights_0_addr_reg_1039|    8   |
|conv_weights_0_load_reg_1099|   32   |
|conv_weights_1_addr_reg_1044|    8   |
|conv_weights_1_load_reg_1109|   32   |
|conv_weights_2_addr_reg_1049|    8   |
|conv_weights_2_load_reg_1119|   32   |
|conv_weights_3_addr_reg_1054|    8   |
|conv_weights_3_load_reg_1129|   32   |
|conv_weights_4_addr_reg_1059|    8   |
|conv_weights_4_load_reg_1139|   32   |
|conv_weights_5_addr_reg_1064|    8   |
|conv_weights_5_load_reg_1149|   32   |
|         f_0_reg_443        |    5   |
|         f_reg_1232         |    5   |
|      icmp_ln54_reg_965     |    1   |
|     icmp_ln60_reg_1011     |    1   |
|     icmp_ln63_reg_1020     |    1   |
|  indvar_flatten21_reg_397  |   11   |
|   indvar_flatten7_reg_420  |    9   |
|   indvar_flatten_reg_465   |    4   |
|    input_0_addr_reg_1069   |    8   |
|    input_0_load_reg_1104   |   32   |
|    input_1_addr_reg_1074   |    8   |
|    input_1_load_reg_1114   |   32   |
|    input_2_addr_reg_1079   |    8   |
|    input_2_load_reg_1124   |   32   |
|    input_3_addr_reg_1084   |    8   |
|    input_3_load_reg_1134   |   32   |
|    input_4_addr_reg_1089   |    8   |
|    input_4_load_reg_1144   |   32   |
|    input_5_addr_reg_1094   |    8   |
|    input_5_load_reg_1154   |   32   |
|         r_0_reg_408        |    4   |
|           reg_538          |   32   |
|    select_ln54_reg_1237    |    9   |
|   select_ln63_1_reg_1034   |    2   |
|    select_ln63_reg_1029    |    2   |
|    select_ln79_1_reg_990   |    4   |
|    select_ln79_2_reg_971   |    5   |
|    select_ln79_3_reg_978   |    4   |
|      tmp_2_1_reg_1164      |   32   |
|      tmp_2_2_reg_1174      |   32   |
|      tmp_2_3_reg_1184      |   32   |
|      tmp_2_4_reg_1199      |   32   |
|      tmp_2_5_reg_1209      |   32   |
|       tmp_s_reg_1159       |   32   |
|       w_sum_0_reg_498      |   32   |
|      w_sum_1_reg_1242      |   32   |
|       w_sum_reg_1006       |   32   |
|   w_sumf_addr_1_reg_1227   |    3   |
|    w_sumf_addr_2_reg_921   |    3   |
|    w_sumf_addr_3_reg_927   |    3   |
|    w_sumf_addr_4_reg_933   |    3   |
|    w_sumf_addr_5_reg_939   |    3   |
|    w_sumf_addr_6_reg_945   |    3   |
|    w_sumf_addr_7_reg_951   |    3   |
|   w_sumf_load_2_reg_1169   |   32   |
|   w_sumf_load_3_reg_1179   |   32   |
|   w_sumf_load_4_reg_1189   |   32   |
|   w_sumf_load_5_reg_1204   |   32   |
|   w_sumf_load_6_reg_1214   |   32   |
|        wc_0_reg_487        |    2   |
|         wc_reg_1194        |    2   |
|        wr_0_reg_476        |    2   |
|     zext_ln79_2_reg_996    |    9   |
+----------------------------+--------+
|            Total           |  1109  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_199    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_access_fu_218    |  p0  |   7  |   3  |   21   ||    38   |
|    grp_access_fu_218    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_access_fu_218    |  p2  |   8  |   0  |    0   ||    41   |
|    grp_access_fu_309    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_315    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_321    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_327    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_333    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_339    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_345    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_351    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_357    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_363    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_369    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_access_fu_375    |  p0  |   2  |   8  |   16   ||    9    |
|       r_0_reg_408       |  p0  |   2  |   4  |    8   ||    9    |
| indvar_flatten7_reg_420 |  p0  |   2  |   9  |   18   ||    9    |
|        grp_fu_519       |  p0  |   7  |  32  |   224  ||    38   |
|        grp_fu_519       |  p1  |   8  |  32  |   256  ||    41   |
|        grp_fu_526       |  p0  |   7  |  32  |   224  ||    38   |
|        grp_fu_526       |  p1  |   7  |  32  |   224  ||    38   |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |  1239  || 40.2136 ||   378   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |    -   |   421  |  1330  |    -   |
|   Memory  |    6   |    -   |    -   |   96   |   11   |    0   |
|Multiplexer|    -   |    -   |   40   |    -   |   378  |    -   |
|  Register |    -   |    -   |    -   |  1109  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    6   |    7   |   40   |  1626  |  1719  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
