Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Feb 26 22:31:27 2021
| Host         : apple running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7z035-ffg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: EF_DCO_P (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: EF_FR_P (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: EOUT_P (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FOUT_P (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: GH_DCO_P (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: GOUT_P (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HOUT_P (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: clk_50M (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px10_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px11_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px12_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px13_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px20_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px21_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px22_reg[9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mem_test_m0/px23_reg[9]_P/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: mem_test_m0/reg_flag_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: mem_test_m0/reg_flag_reg_rep/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: mem_test_m0/reg_flag_reg_rep__0/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: mem_test_m0/reg_flag_reg_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mem_test_m0/reg_flag_reg_rep__2/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: spi4adc/reset_r_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 902 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.699        0.000                      0                10479        0.055        0.000                      0                10479        2.565        0.000                       0                  4863  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 3.375}        6.749           148.170         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
my_clock/inst/clk_in                                                                        {0.000 10.000}       20.000          50.000          
  clk_10M_my_clk_generator                                                                  {0.000 50.000}       100.000         10.000          
  clk_150M_my_clk_generator                                                                 {0.000 3.333}        6.667           150.000         
  clkfbout_my_clk_generator                                                                 {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.097        0.000                      0                  923        0.055        0.000                      0                  923       15.732        0.000                       0                   480  
my_clock/inst/clk_in                                                                                                                                                                                                                          7.000        0.000                       0                     1  
  clk_10M_my_clk_generator                                                                       95.680        0.000                      0                   99        0.147        0.000                      0                   99       49.600        0.000                       0                    63  
  clk_150M_my_clk_generator                                                                       1.886        0.000                      0                 8885        0.061        0.000                      0                 8885        2.565        0.000                       0                  4316  
  clkfbout_my_clk_generator                                                                                                                                                                                                                  18.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_150M_my_clk_generator  clk_10M_my_clk_generator         2.276        0.000                      0                   57        0.151        0.000                      0                   57  
clk_10M_my_clk_generator   clk_150M_my_clk_generator        2.318        0.000                      0                    4        0.287        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_10M_my_clk_generator                                                                    clk_10M_my_clk_generator                                                                         96.988        0.000                      0                   43        0.354        0.000                      0                   43  
**async_default**                                                                           clk_150M_my_clk_generator                                                                   clk_10M_my_clk_generator                                                                          3.583        0.000                      0                   29        0.172        0.000                      0                   29  
**async_default**                                                                           clk_150M_my_clk_generator                                                                   clk_150M_my_clk_generator                                                                         1.699        0.000                      0                  414        0.262        0.000                      0                  414  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.445        0.000                      0                  100        0.290        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.097ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.395ns (10.418%)  route 3.396ns (89.582%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 37.791 - 33.000 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    0.742ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.398     5.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X49Y217        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y217        FDRE (Prop_fdre_C_Q)         0.223     5.813 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=9, routed)           1.103     6.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[17]
    SLICE_X62Y228        LUT3 (Prop_lut3_I0_O)        0.043     6.958 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.755     7.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X64Y231        LUT4 (Prop_lut4_I1_O)        0.043     7.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.768     8.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X58Y231        LUT6 (Prop_lut6_I0_O)        0.043     8.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.248     8.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X58Y231        LUT6 (Prop_lut6_I0_O)        0.043     8.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.523     9.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[1]
    SLICE_X65Y231        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.218    37.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X65Y231        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.742    38.533    
                         clock uncertainty           -0.035    38.497    
    SLICE_X65Y231        FDPE (Setup_fdpe_C_D)       -0.019    38.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         38.478    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                 29.097    

Slack (MET) :             29.318ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.395ns (11.062%)  route 3.176ns (88.938%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 37.791 - 33.000 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    0.742ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.398     5.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X49Y217        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y217        FDRE (Prop_fdre_C_Q)         0.223     5.813 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=9, routed)           1.103     6.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[17]
    SLICE_X62Y228        LUT3 (Prop_lut3_I0_O)        0.043     6.958 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.755     7.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X64Y231        LUT4 (Prop_lut4_I1_O)        0.043     7.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.768     8.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X58Y231        LUT6 (Prop_lut6_I0_O)        0.043     8.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.248     8.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X58Y231        LUT6 (Prop_lut6_I0_O)        0.043     8.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.302     9.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[1]
    SLICE_X65Y231        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.218    37.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X65Y231        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.742    38.533    
                         clock uncertainty           -0.035    38.497    
    SLICE_X65Y231        FDPE (Setup_fdpe_C_D)       -0.019    38.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         38.478    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                 29.318    

Slack (MET) :             29.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.459ns (14.872%)  route 2.627ns (85.128%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 37.794 - 33.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.742ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.393     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y214        FDRE (Prop_fdre_C_Q)         0.204     5.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.473     6.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X62Y214        LUT6 (Prop_lut6_I1_O)        0.126     6.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     6.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y215        LUT5 (Prop_lut5_I0_O)        0.043     6.903 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.910     7.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X62Y219        LUT4 (Prop_lut4_I1_O)        0.043     7.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.444     8.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X62Y218        LUT6 (Prop_lut6_I5_O)        0.043     8.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.329     8.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X58Y218        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.221    37.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X58Y218        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.742    38.536    
                         clock uncertainty           -0.035    38.500    
    SLICE_X58Y218        FDRE (Setup_fdre_C_R)       -0.281    38.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         38.219    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                 29.548    

Slack (MET) :             29.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.459ns (14.872%)  route 2.627ns (85.128%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 37.794 - 33.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.742ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.393     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y214        FDRE (Prop_fdre_C_Q)         0.204     5.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.473     6.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X62Y214        LUT6 (Prop_lut6_I1_O)        0.126     6.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     6.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y215        LUT5 (Prop_lut5_I0_O)        0.043     6.903 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.910     7.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X62Y219        LUT4 (Prop_lut4_I1_O)        0.043     7.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.444     8.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X62Y218        LUT6 (Prop_lut6_I5_O)        0.043     8.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.329     8.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X58Y218        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.221    37.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X58Y218        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.742    38.536    
                         clock uncertainty           -0.035    38.500    
    SLICE_X58Y218        FDRE (Setup_fdre_C_R)       -0.281    38.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         38.219    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                 29.548    

Slack (MET) :             29.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.459ns (14.872%)  route 2.627ns (85.128%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 37.794 - 33.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.742ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.393     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y214        FDRE (Prop_fdre_C_Q)         0.204     5.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.473     6.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X62Y214        LUT6 (Prop_lut6_I1_O)        0.126     6.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     6.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y215        LUT5 (Prop_lut5_I0_O)        0.043     6.903 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.910     7.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X62Y219        LUT4 (Prop_lut4_I1_O)        0.043     7.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.444     8.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X62Y218        LUT6 (Prop_lut6_I5_O)        0.043     8.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.329     8.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X58Y218        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.221    37.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X58Y218        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.742    38.536    
                         clock uncertainty           -0.035    38.500    
    SLICE_X58Y218        FDRE (Setup_fdre_C_R)       -0.281    38.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         38.219    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                 29.548    

Slack (MET) :             29.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.459ns (14.872%)  route 2.627ns (85.128%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 37.794 - 33.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.742ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.393     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y214        FDRE (Prop_fdre_C_Q)         0.204     5.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.473     6.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X62Y214        LUT6 (Prop_lut6_I1_O)        0.126     6.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     6.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y215        LUT5 (Prop_lut5_I0_O)        0.043     6.903 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.910     7.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X62Y219        LUT4 (Prop_lut4_I1_O)        0.043     7.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.444     8.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X62Y218        LUT6 (Prop_lut6_I5_O)        0.043     8.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.329     8.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X58Y218        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.221    37.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X58Y218        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.742    38.536    
                         clock uncertainty           -0.035    38.500    
    SLICE_X58Y218        FDRE (Setup_fdre_C_R)       -0.281    38.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         38.219    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                 29.548    

Slack (MET) :             29.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.459ns (14.872%)  route 2.627ns (85.128%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 37.794 - 33.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.742ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.393     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y214        FDRE (Prop_fdre_C_Q)         0.204     5.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.473     6.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X62Y214        LUT6 (Prop_lut6_I1_O)        0.126     6.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     6.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y215        LUT5 (Prop_lut5_I0_O)        0.043     6.903 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.910     7.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X62Y219        LUT4 (Prop_lut4_I1_O)        0.043     7.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.444     8.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X62Y218        LUT6 (Prop_lut6_I5_O)        0.043     8.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.329     8.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X58Y218        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.221    37.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X58Y218        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.742    38.536    
                         clock uncertainty           -0.035    38.500    
    SLICE_X58Y218        FDRE (Setup_fdre_C_R)       -0.281    38.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         38.219    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                 29.548    

Slack (MET) :             29.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.459ns (14.872%)  route 2.627ns (85.128%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 37.794 - 33.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.742ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.393     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y214        FDRE (Prop_fdre_C_Q)         0.204     5.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.473     6.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X62Y214        LUT6 (Prop_lut6_I1_O)        0.126     6.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     6.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y215        LUT5 (Prop_lut5_I0_O)        0.043     6.903 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.910     7.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X62Y219        LUT4 (Prop_lut4_I1_O)        0.043     7.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.444     8.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X62Y218        LUT6 (Prop_lut6_I5_O)        0.043     8.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.329     8.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X58Y218        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.221    37.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X58Y218        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.742    38.536    
                         clock uncertainty           -0.035    38.500    
    SLICE_X58Y218        FDRE (Setup_fdre_C_R)       -0.281    38.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         38.219    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                 29.548    

Slack (MET) :             29.675ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.672ns (20.513%)  route 2.604ns (79.487%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 37.796 - 33.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.742ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.393     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y214        FDRE (Prop_fdre_C_Q)         0.223     5.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.528     7.335    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X52Y210        LUT4 (Prop_lut4_I1_O)        0.043     7.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=3, routed)           0.343     7.721    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X55Y212        LUT6 (Prop_lut6_I4_O)        0.043     7.764 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.764    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X55Y212        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.031 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X55Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.084 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.733     8.817    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X64Y213        LUT5 (Prop_lut5_I2_O)        0.043     8.860 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X64Y213        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.223    37.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y213        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.742    38.538    
                         clock uncertainty           -0.035    38.502    
    SLICE_X64Y213        FDRE (Setup_fdre_C_D)        0.033    38.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         38.535    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                 29.675    

Slack (MET) :             29.704ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.672ns (20.333%)  route 2.633ns (79.667%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 37.798 - 33.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.393     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y214        FDRE (Prop_fdre_C_Q)         0.223     5.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.528     7.335    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X52Y210        LUT4 (Prop_lut4_I1_O)        0.043     7.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=3, routed)           0.343     7.721    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X55Y212        LUT6 (Prop_lut6_I4_O)        0.043     7.764 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.764    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X55Y212        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.031 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X55Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.084 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.762     8.847    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X62Y213        LUT5 (Prop_lut5_I2_O)        0.043     8.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X62Y213        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.225    37.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y213        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.765    38.563    
                         clock uncertainty           -0.035    38.527    
    SLICE_X62Y213        FDRE (Setup_fdre_C_D)        0.066    38.593    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                 29.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.703%)  route 0.114ns (53.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.617     2.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y225        FDCE (Prop_fdce_C_Q)         0.100     3.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.114     3.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X50Y224        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.840     3.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y224        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.570     2.971    
    SLICE_X50Y224        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     3.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -3.100    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.091ns (45.053%)  route 0.111ns (54.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.617     2.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y225        FDCE (Prop_fdce_C_Q)         0.091     3.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.111     3.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X50Y224        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.840     3.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y224        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.570     2.971    
    SLICE_X50Y224        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     3.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.091ns (43.493%)  route 0.118ns (56.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.617     2.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y225        FDCE (Prop_fdce_C_Q)         0.091     3.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.118     3.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X50Y224        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.840     3.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y224        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.570     2.971    
    SLICE_X50Y224        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.095     3.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.091ns (45.333%)  route 0.110ns (54.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.617     2.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y225        FDCE (Prop_fdce_C_Q)         0.091     3.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.110     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X50Y224        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.840     3.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y224        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.570     2.971    
    SLICE_X50Y224        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     3.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.043    
                         arrival time                           3.141    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.549ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.624     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X49Y217        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y217        FDRE (Prop_fdre_C_Q)         0.100     3.048 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.055     3.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X49Y217        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.848     3.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X49Y217        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                         clock pessimism             -0.601     2.948    
    SLICE_X49Y217        FDRE (Hold_fdre_C_D)         0.047     2.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.995    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.547ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.622     2.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X55Y216        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y216        FDRE (Prop_fdre_C_Q)         0.100     3.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.055     3.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X55Y216        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.846     3.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X55Y216        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                         clock pessimism             -0.601     2.946    
    SLICE_X55Y216        FDRE (Hold_fdre_C_D)         0.047     2.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.993    
                         arrival time                           3.100    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.548ns
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.623     2.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X55Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y215        FDRE (Prop_fdre_C_Q)         0.100     3.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.055     3.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X55Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.847     3.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X55Y215        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                         clock pessimism             -0.601     2.947    
    SLICE_X55Y215        FDRE (Hold_fdre_C_D)         0.047     2.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.994    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.621     2.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X55Y217        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y217        FDRE (Prop_fdre_C_Q)         0.100     3.045 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.055     3.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[7]
    SLICE_X55Y217        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.845     3.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X55Y217        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                         clock pessimism             -0.601     2.945    
    SLICE_X55Y217        FDRE (Hold_fdre_C_D)         0.047     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.616     2.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X59Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y231        FDCE (Prop_fdce_C_Q)         0.100     3.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     3.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X59Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.840     3.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X59Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.601     2.940    
    SLICE_X59Y231        FDCE (Hold_fdce_C_D)         0.047     2.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.987    
                         arrival time                           3.094    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.616     2.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X53Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y225        FDCE (Prop_fdce_C_Q)         0.100     3.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     3.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X53Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.839     3.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X53Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.600     2.940    
    SLICE_X53Y225        FDCE (Hold_fdce_C_D)         0.047     2.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.987    
                         arrival time                           3.094    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X56Y220  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X50Y220  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X60Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X60Y222  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X59Y222  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X56Y222  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X58Y222  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X63Y218  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X61Y218  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y225  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y225  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y225  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y225  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y225  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y225  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y225  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y225  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y224  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y224  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y225  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y225  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  my_clock/inst/clk_in
  To Clock:  my_clock/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_clock/inst/clk_in
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_my_clk_generator
  To Clock:  clk_10M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack       95.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.680ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 1.000ns (24.764%)  route 3.038ns (75.236%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 97.758 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.566    -2.926    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.259    -2.667 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.998    -1.669    spi4adc/spi/reset_r_reg
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.043    -1.626 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.592    -1.033    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X49Y295        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.571 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.437    -0.134    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X49Y296        LUT3 (Prop_lut3_I1_O)        0.049    -0.085 f  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.348     0.263    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X47Y295        LUT5 (Prop_lut5_I1_O)        0.136     0.399 r  spi4adc/spi/dat_cnt[1]_i_2/O
                         net (fo=3, routed)           0.442     0.841    spi4adc/spi/dat_cnt[1]_i_2_n_0
    SLICE_X47Y296        LUT5 (Prop_lut5_I0_O)        0.051     0.892 r  spi4adc/spi/dat_cnt[1]_i_1/O
                         net (fo=1, routed)           0.220     1.112    spi4adc/spi/dat_cnt[1]
    SLICE_X46Y296        FDCE                                         r  spi4adc/spi/dat_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.366    97.758    spi4adc/spi/clk
    SLICE_X46Y296        FDCE                                         r  spi4adc/spi/dat_cnt_reg[1]/C
                         clock pessimism             -0.731    97.027    
                         clock uncertainty           -0.153    96.874    
    SLICE_X46Y296        FDCE (Setup_fdce_C_D)       -0.082    96.792    spi4adc/spi/dat_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         96.792    
                         arrival time                          -1.112    
  -------------------------------------------------------------------
                         slack                                 95.680    

Slack (MET) :             95.780ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dout_r_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.992ns (25.974%)  route 2.827ns (74.026%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 97.758 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.566    -2.926    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.259    -2.667 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.998    -1.669    spi4adc/spi/reset_r_reg
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.043    -1.626 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.592    -1.033    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X49Y295        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.571 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.437    -0.134    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X49Y296        LUT3 (Prop_lut3_I1_O)        0.049    -0.085 r  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.345     0.260    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X47Y295        LUT6 (Prop_lut6_I4_O)        0.136     0.396 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.267     0.663    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X46Y294        LUT2 (Prop_lut2_I0_O)        0.043     0.706 r  spi4adc/spi/dout_r_i_1/O
                         net (fo=1, routed)           0.187     0.893    spi4adc/spi/dout_r2_out
    SLICE_X45Y294        FDRE                                         r  spi4adc/spi/dout_r_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.366    97.758    spi4adc/spi/clk
    SLICE_X45Y294        FDRE                                         r  spi4adc/spi/dout_r_reg/C
                         clock pessimism             -0.731    97.027    
                         clock uncertainty           -0.153    96.874    
    SLICE_X45Y294        FDRE (Setup_fdre_C_CE)      -0.201    96.673    spi4adc/spi/dout_r_reg
  -------------------------------------------------------------------
                         required time                         96.673    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                 95.780    

Slack (MET) :             95.882ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 1.005ns (26.903%)  route 2.731ns (73.097%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.247ns = ( 97.753 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.566    -2.926    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.259    -2.667 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.941    -1.726    spi4adc/spi/reset_r_reg
    SLICE_X48Y293        LUT2 (Prop_lut2_I0_O)        0.043    -1.683 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.497    -1.186    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y292        LDCE (SetClr_ldce_CLR_Q)     0.469    -0.717 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.336    -0.381    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X50Y292        LUT3 (Prop_lut3_I1_O)        0.053    -0.328 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.350     0.022    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y291        LUT5 (Prop_lut5_I3_O)        0.138     0.160 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.295     0.455    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X51Y291        LUT2 (Prop_lut2_I0_O)        0.043     0.498 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.312     0.810    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X54Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.361    97.753    spi4adc/spi/clk
    SLICE_X54Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[4]/C
                         clock pessimism             -0.731    97.022    
                         clock uncertainty           -0.153    96.869    
    SLICE_X54Y291        FDCE (Setup_fdce_C_CE)      -0.178    96.691    spi4adc/spi/delay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         96.691    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                 95.882    

Slack (MET) :             95.898ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 1.005ns (27.010%)  route 2.716ns (72.990%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 97.754 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.566    -2.926    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.259    -2.667 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.941    -1.726    spi4adc/spi/reset_r_reg
    SLICE_X48Y293        LUT2 (Prop_lut2_I0_O)        0.043    -1.683 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.497    -1.186    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y292        LDCE (SetClr_ldce_CLR_Q)     0.469    -0.717 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.336    -0.381    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X50Y292        LUT3 (Prop_lut3_I1_O)        0.053    -0.328 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.350     0.022    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y291        LUT5 (Prop_lut5_I3_O)        0.138     0.160 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.295     0.455    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X51Y291        LUT2 (Prop_lut2_I0_O)        0.043     0.498 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.297     0.795    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X52Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.362    97.754    spi4adc/spi/clk
    SLICE_X52Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[1]/C
                         clock pessimism             -0.731    97.023    
                         clock uncertainty           -0.153    96.870    
    SLICE_X52Y291        FDCE (Setup_fdce_C_CE)      -0.178    96.692    spi4adc/spi/delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         96.692    
                         arrival time                          -0.795    
  -------------------------------------------------------------------
                         slack                                 95.898    

Slack (MET) :             95.929ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.949ns (25.853%)  route 2.722ns (74.147%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 97.758 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.566    -2.926    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.259    -2.667 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.998    -1.669    spi4adc/spi/reset_r_reg
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.043    -1.626 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.592    -1.033    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X49Y295        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.571 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.437    -0.134    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X49Y296        LUT3 (Prop_lut3_I1_O)        0.049    -0.085 r  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.345     0.260    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X47Y295        LUT6 (Prop_lut6_I4_O)        0.136     0.396 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.349     0.745    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X47Y295        FDCE                                         r  spi4adc/spi/d_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.366    97.758    spi4adc/spi/clk
    SLICE_X47Y295        FDCE                                         r  spi4adc/spi/d_cnt_reg[6]/C
                         clock pessimism             -0.731    97.027    
                         clock uncertainty           -0.153    96.874    
    SLICE_X47Y295        FDCE (Setup_fdce_C_CE)      -0.201    96.673    spi4adc/spi/d_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         96.673    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                 95.929    

Slack (MET) :             95.929ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.949ns (25.853%)  route 2.722ns (74.147%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 97.758 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.566    -2.926    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.259    -2.667 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.998    -1.669    spi4adc/spi/reset_r_reg
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.043    -1.626 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.592    -1.033    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X49Y295        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.571 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.437    -0.134    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X49Y296        LUT3 (Prop_lut3_I1_O)        0.049    -0.085 r  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.345     0.260    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X47Y295        LUT6 (Prop_lut6_I4_O)        0.136     0.396 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.349     0.745    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X47Y295        FDCE                                         r  spi4adc/spi/d_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.366    97.758    spi4adc/spi/clk
    SLICE_X47Y295        FDCE                                         r  spi4adc/spi/d_cnt_reg[7]/C
                         clock pessimism             -0.731    97.027    
                         clock uncertainty           -0.153    96.874    
    SLICE_X47Y295        FDCE (Setup_fdce_C_CE)      -0.201    96.673    spi4adc/spi/d_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         96.673    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                 95.929    

Slack (MET) :             95.951ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 1.005ns (27.579%)  route 2.639ns (72.421%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 97.754 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.566    -2.926    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.259    -2.667 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.941    -1.726    spi4adc/spi/reset_r_reg
    SLICE_X48Y293        LUT2 (Prop_lut2_I0_O)        0.043    -1.683 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.497    -1.186    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y292        LDCE (SetClr_ldce_CLR_Q)     0.469    -0.717 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.336    -0.381    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X50Y292        LUT3 (Prop_lut3_I1_O)        0.053    -0.328 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.350     0.022    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y291        LUT5 (Prop_lut5_I3_O)        0.138     0.160 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.295     0.455    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X51Y291        LUT2 (Prop_lut2_I0_O)        0.043     0.498 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.220     0.718    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X53Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.362    97.754    spi4adc/spi/clk
    SLICE_X53Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[3]/C
                         clock pessimism             -0.731    97.023    
                         clock uncertainty           -0.153    96.870    
    SLICE_X53Y291        FDCE (Setup_fdce_C_CE)      -0.201    96.669    spi4adc/spi/delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         96.669    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                 95.951    

Slack (MET) :             95.951ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 1.005ns (27.579%)  route 2.639ns (72.421%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 97.754 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.566    -2.926    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.259    -2.667 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.941    -1.726    spi4adc/spi/reset_r_reg
    SLICE_X48Y293        LUT2 (Prop_lut2_I0_O)        0.043    -1.683 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.497    -1.186    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y292        LDCE (SetClr_ldce_CLR_Q)     0.469    -0.717 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.336    -0.381    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X50Y292        LUT3 (Prop_lut3_I1_O)        0.053    -0.328 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.350     0.022    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y291        LUT5 (Prop_lut5_I3_O)        0.138     0.160 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.295     0.455    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X51Y291        LUT2 (Prop_lut2_I0_O)        0.043     0.498 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.220     0.718    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X53Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.362    97.754    spi4adc/spi/clk
    SLICE_X53Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[5]/C
                         clock pessimism             -0.731    97.023    
                         clock uncertainty           -0.153    96.870    
    SLICE_X53Y291        FDCE (Setup_fdce_C_CE)      -0.201    96.669    spi4adc/spi/delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         96.669    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                 95.951    

Slack (MET) :             95.951ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 1.005ns (27.579%)  route 2.639ns (72.421%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 97.754 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.566    -2.926    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.259    -2.667 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.941    -1.726    spi4adc/spi/reset_r_reg
    SLICE_X48Y293        LUT2 (Prop_lut2_I0_O)        0.043    -1.683 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.497    -1.186    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y292        LDCE (SetClr_ldce_CLR_Q)     0.469    -0.717 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.336    -0.381    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X50Y292        LUT3 (Prop_lut3_I1_O)        0.053    -0.328 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.350     0.022    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y291        LUT5 (Prop_lut5_I3_O)        0.138     0.160 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.295     0.455    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X51Y291        LUT2 (Prop_lut2_I0_O)        0.043     0.498 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.220     0.718    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X53Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.362    97.754    spi4adc/spi/clk
    SLICE_X53Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[6]/C
                         clock pessimism             -0.731    97.023    
                         clock uncertainty           -0.153    96.870    
    SLICE_X53Y291        FDCE (Setup_fdce_C_CE)      -0.201    96.669    spi4adc/spi/delay_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         96.669    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                 95.951    

Slack (MET) :             95.951ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 1.005ns (27.579%)  route 2.639ns (72.421%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 97.754 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.731ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.566    -2.926    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.259    -2.667 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.941    -1.726    spi4adc/spi/reset_r_reg
    SLICE_X48Y293        LUT2 (Prop_lut2_I0_O)        0.043    -1.683 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.497    -1.186    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y292        LDCE (SetClr_ldce_CLR_Q)     0.469    -0.717 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.336    -0.381    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X50Y292        LUT3 (Prop_lut3_I1_O)        0.053    -0.328 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.350     0.022    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y291        LUT5 (Prop_lut5_I3_O)        0.138     0.160 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.295     0.455    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X51Y291        LUT2 (Prop_lut2_I0_O)        0.043     0.498 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.220     0.718    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X53Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.362    97.754    spi4adc/spi/clk
    SLICE_X53Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[7]/C
                         clock pessimism             -0.731    97.023    
                         clock uncertainty           -0.153    96.870    
    SLICE_X53Y291        FDCE (Setup_fdce_C_CE)      -0.201    96.669    spi4adc/spi/delay_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         96.669    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                 95.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 spi4adc/spi/d_cnt_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.146ns (66.991%)  route 0.072ns (33.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.708    -0.971    spi4adc/spi/clk
    SLICE_X46Y295        FDPE                                         r  spi4adc/spi/d_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y295        FDPE (Prop_fdpe_C_Q)         0.118    -0.853 r  spi4adc/spi/d_cnt_reg[5]/Q
                         net (fo=4, routed)           0.072    -0.781    spi4adc/spi/d_cnt_reg__0[5]
    SLICE_X47Y295        LUT4 (Prop_lut4_I1_O)        0.028    -0.753 r  spi4adc/spi/d_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.753    spi4adc/spi/d_cnt0[6]
    SLICE_X47Y295        FDCE                                         r  spi4adc/spi/d_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.955    -1.078    spi4adc/spi/clk
    SLICE_X47Y295        FDCE                                         r  spi4adc/spi/d_cnt_reg[6]/C
                         clock pessimism              0.118    -0.960    
    SLICE_X47Y295        FDCE (Hold_fdce_C_D)         0.060    -0.900    spi4adc/spi/d_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.900    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 spi4adc/spi/d_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.146ns (55.857%)  route 0.115ns (44.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.708    -0.971    spi4adc/spi/clk
    SLICE_X46Y294        FDCE                                         r  spi4adc/spi/d_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y294        FDCE (Prop_fdce_C_Q)         0.118    -0.853 r  spi4adc/spi/d_cnt_reg[4]/Q
                         net (fo=5, routed)           0.115    -0.738    spi4adc/spi/d_cnt_reg__0[4]
    SLICE_X46Y295        LUT6 (Prop_lut6_I1_O)        0.028    -0.710 r  spi4adc/spi/d_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.710    spi4adc/spi/d_cnt0[5]
    SLICE_X46Y295        FDPE                                         r  spi4adc/spi/d_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.955    -1.078    spi4adc/spi/clk
    SLICE_X46Y295        FDPE                                         r  spi4adc/spi/d_cnt_reg[5]/C
                         clock pessimism              0.121    -0.957    
    SLICE_X46Y295        FDPE (Hold_fdpe_C_D)         0.087    -0.870    spi4adc/spi/d_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.870    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 spi4adc/spi/delay_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.157ns (69.575%)  route 0.069ns (30.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.081ns
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    -0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.706    -0.973    spi4adc/spi/clk
    SLICE_X53Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y291        FDCE (Prop_fdce_C_Q)         0.091    -0.882 r  spi4adc/spi/delay_cnt_reg[6]/Q
                         net (fo=3, routed)           0.069    -0.813    spi4adc/spi/delay_cnt[6]
    SLICE_X53Y291        LUT6 (Prop_lut6_I5_O)        0.066    -0.747 r  spi4adc/spi/delay_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.747    spi4adc/spi/p_2_in[7]
    SLICE_X53Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.952    -1.081    spi4adc/spi/clk
    SLICE_X53Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[7]/C
                         clock pessimism              0.108    -0.973    
    SLICE_X53Y291        FDCE (Hold_fdce_C_D)         0.060    -0.913    spi4adc/spi/delay_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.913    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 spi4adc/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/reset_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.235%)  route 0.151ns (50.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.709    -0.970    spi4adc/clk
    SLICE_X46Y297        FDCE                                         r  spi4adc/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y297        FDCE (Prop_fdce_C_Q)         0.118    -0.852 r  spi4adc/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.151    -0.701    spi4adc/state[0]
    SLICE_X48Y297        LUT6 (Prop_lut6_I3_O)        0.028    -0.673 r  spi4adc/reset_r_i_1/O
                         net (fo=1, routed)           0.000    -0.673    spi4adc/reset_r_i_1_n_0
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.955    -1.078    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
                         clock pessimism              0.141    -0.937    
    SLICE_X48Y297        FDCE (Hold_fdce_C_D)         0.087    -0.850    spi4adc/reset_r_reg
  -------------------------------------------------------------------
                         required time                          0.850    
                         arrival time                          -0.673    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 spi4adc/spi/delay_cnt_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.260%)  route 0.168ns (56.740%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.081ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.707    -0.972    spi4adc/spi/clk
    SLICE_X51Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y292        FDCE (Prop_fdce_C_Q)         0.100    -0.872 r  spi4adc/spi/delay_cnt_reg[0]_C/Q
                         net (fo=6, routed)           0.168    -0.704    spi4adc/spi/delay_cnt_reg[0]_C_n_0
    SLICE_X52Y291        LUT4 (Prop_lut4_I0_O)        0.028    -0.676 r  spi4adc/spi/delay_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.676    spi4adc/spi/p_2_in[1]
    SLICE_X52Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.952    -1.081    spi4adc/spi/clk
    SLICE_X52Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[1]/C
                         clock pessimism              0.141    -0.940    
    SLICE_X52Y291        FDCE (Hold_fdce_C_D)         0.087    -0.853    spi4adc/spi/delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.853    
                         arrival time                          -0.676    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 spi4adc/spi/dat_cnt_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.146ns (58.809%)  route 0.102ns (41.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.708    -0.971    spi4adc/spi/clk
    SLICE_X48Y296        FDPE                                         r  spi4adc/spi/dat_cnt_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y296        FDPE (Prop_fdpe_C_Q)         0.118    -0.853 r  spi4adc/spi/dat_cnt_reg[3]_P/Q
                         net (fo=5, routed)           0.102    -0.751    spi4adc/spi/dat_cnt_reg[3]_P_n_0
    SLICE_X49Y296        LUT6 (Prop_lut6_I3_O)        0.028    -0.723 r  spi4adc/spi/dat_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.723    spi4adc/spi/dat_cnt[5]
    SLICE_X49Y296        FDCE                                         r  spi4adc/spi/dat_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X49Y296        FDCE                                         r  spi4adc/spi/dat_cnt_reg[5]/C
                         clock pessimism              0.119    -0.960    
    SLICE_X49Y296        FDCE (Hold_fdce_C_D)         0.060    -0.900    spi4adc/spi/dat_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.900    
                         arrival time                          -0.723    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 spi4adc/spi/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.174ns (63.496%)  route 0.100ns (36.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.708    -0.971    spi4adc/spi/clk
    SLICE_X50Y294        FDCE                                         r  spi4adc/spi/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y294        FDCE (Prop_fdce_C_Q)         0.107    -0.864 r  spi4adc/spi/clk_cnt_reg[5]/Q
                         net (fo=4, routed)           0.100    -0.764    spi4adc/spi/clk_cnt_reg_n_0_[5]
    SLICE_X50Y294        LUT5 (Prop_lut5_I1_O)        0.067    -0.697 r  spi4adc/spi/clk_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.697    spi4adc/spi/clk_cnt[7]
    SLICE_X50Y294        FDCE                                         r  spi4adc/spi/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X50Y294        FDCE                                         r  spi4adc/spi/clk_cnt_reg[7]/C
                         clock pessimism              0.108    -0.971    
    SLICE_X50Y294        FDCE (Hold_fdce_C_D)         0.096    -0.875    spi4adc/spi/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.875    
                         arrival time                          -0.697    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 spi4adc/spi/dat_cnt_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.146ns (51.923%)  route 0.135ns (48.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.708    -0.971    spi4adc/spi/clk
    SLICE_X48Y295        FDPE                                         r  spi4adc/spi/dat_cnt_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y295        FDPE (Prop_fdpe_C_Q)         0.118    -0.853 f  spi4adc/spi/dat_cnt_reg[0]_P/Q
                         net (fo=5, routed)           0.135    -0.718    spi4adc/spi/dat_cnt_reg[0]_P_n_0
    SLICE_X48Y296        LUT4 (Prop_lut4_I1_O)        0.028    -0.690 r  spi4adc/spi/dat_cnt[0]_C_i_1/O
                         net (fo=1, routed)           0.000    -0.690    spi4adc/spi/dat_cnt[0]_C_i_1_n_0
    SLICE_X48Y296        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X48Y296        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/C
                         clock pessimism              0.122    -0.957    
    SLICE_X48Y296        FDCE (Hold_fdce_C_D)         0.087    -0.870    spi4adc/spi/dat_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.870    
                         arrival time                          -0.690    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 spi4adc/spi/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.260%)  route 0.155ns (54.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.708    -0.971    spi4adc/spi/clk
    SLICE_X51Y294        FDCE                                         r  spi4adc/spi/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y294        FDCE (Prop_fdce_C_Q)         0.100    -0.871 r  spi4adc/spi/clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.155    -0.716    spi4adc/spi/clk_cnt_reg_n_0_[1]
    SLICE_X50Y293        LUT6 (Prop_lut6_I0_O)        0.028    -0.688 r  spi4adc/spi/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.688    spi4adc/spi/clk_cnt[3]
    SLICE_X50Y293        FDCE                                         r  spi4adc/spi/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X50Y293        FDCE                                         r  spi4adc/spi/clk_cnt_reg[3]/C
                         clock pessimism              0.122    -0.957    
    SLICE_X50Y293        FDCE (Hold_fdce_C_D)         0.087    -0.870    spi4adc/spi/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.870    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 cnt_1M_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_1M_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.129ns (50.091%)  route 0.129ns (49.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.108ns
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    -0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.697    -0.982    clk_10M
    SLICE_X1Y239         FDRE                                         r  cnt_1M_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y239         FDRE (Prop_fdre_C_Q)         0.100    -0.882 r  cnt_1M_reg[1]/Q
                         net (fo=2, routed)           0.129    -0.753    cnt_1M_reg_n_0_[1]
    SLICE_X1Y239         LUT2 (Prop_lut2_I1_O)        0.029    -0.724 r  cnt_1M[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.724    p_0_in__0[2]
    SLICE_X1Y239         FDRE                                         r  cnt_1M_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.925    -1.108    clk_10M
    SLICE_X1Y239         FDRE                                         r  cnt_1M_reg[2]/C
                         clock pessimism              0.126    -0.982    
    SLICE_X1Y239         FDRE (Hold_fdre_C_D)         0.075    -0.907    cnt_1M_reg[2]
  -------------------------------------------------------------------
                         required time                          0.907    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10M_my_clk_generator
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y17   my_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X1Y239     cnt_1M_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X50Y294    spi4adc/spi/clk_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X50Y294    spi4adc/spi/clk_cnt_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X46Y295    spi4adc/spi/d_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X47Y295    spi4adc/spi/d_cnt_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X46Y296    spi4adc/spi/dat_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X53Y291    spi4adc/spi/delay_cnt_reg[6]/C
Min Period        n/a     FDPE/C              n/a            0.750         100.000     99.250     SLICE_X50Y292    spi4adc/spi/sclk_rdy_reg_P/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X1Y239     cnt_1M_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X50Y294    spi4adc/spi/clk_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X50Y294    spi4adc/spi/clk_cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X46Y295    spi4adc/spi/d_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X47Y295    spi4adc/spi/d_cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X46Y296    spi4adc/spi/dat_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X53Y291    spi4adc/spi/delay_cnt_reg[6]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         50.000      49.600     SLICE_X50Y292    spi4adc/spi/sclk_rdy_reg_P/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         50.000      49.600     SLICE_X50Y292    spi4adc/spi/sclk_rdy_reg_P/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X1Y239     cnt_1M_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X0Y239     clk_1M_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X1Y239     cnt_1M_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X1Y239     cnt_1M_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X1Y239     cnt_1M_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X52Y291    spi4adc/spi/delay_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X53Y291    spi4adc/spi/delay_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X54Y291    spi4adc/spi/delay_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X53Y291    spi4adc/spi/delay_cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X53Y291    spi4adc/spi/delay_cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X53Y291    spi4adc/spi/delay_cnt_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_150M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        1.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.886ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.259ns (5.944%)  route 4.098ns (94.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.389ns = ( 4.278 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    -2.925    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y293        FDRE (Prop_fdre_C_Q)         0.259    -2.666 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=446, routed)         4.098     1.432    ltc2271/inst/ila_core_inst/probe0[0]
    SLICE_X54Y223        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.219     4.278    ltc2271/inst/ila_core_inst/out
    SLICE_X54Y223        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism             -0.841     3.437    
                         clock uncertainty           -0.087     3.349    
    SLICE_X54Y223        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     3.318    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                          3.318    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  1.886    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.266ns (6.005%)  route 4.164ns (93.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.390ns = ( 4.277 - 6.667 ) 
    Source Clock Delay      (SCD):    -3.043ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.449    -3.043    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/S_DCLK_O
    SLICE_X21Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y224        FDRE (Prop_fdre_C_Q)         0.223    -2.820 r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          4.164     1.344    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X94Y216        LUT6 (Prop_lut6_I4_O)        0.043     1.387 r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.387    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[12]
    SLICE_X94Y216        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.218     4.277    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X94Y216        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[12]/C
                         clock pessimism             -0.841     3.436    
                         clock uncertainty           -0.087     3.348    
    SLICE_X94Y216        FDRE (Setup_fdre_C_D)        0.064     3.412    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[12]
  -------------------------------------------------------------------
                         required time                          3.412    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.302ns (7.180%)  route 3.904ns (92.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.385ns = ( 4.282 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    -2.925    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y293        FDRE (Prop_fdre_C_Q)         0.259    -2.666 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=446, routed)         3.904     1.238    ltc2271/inst/ila_core_inst/probe0[0]
    SLICE_X38Y226        LUT3 (Prop_lut3_I1_O)        0.043     1.281 r  ltc2271/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.281    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X38Y226        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.223     4.282    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X38Y226        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.841     3.441    
                         clock uncertainty           -0.087     3.353    
    SLICE_X38Y226        FDRE (Setup_fdre_C_D)        0.065     3.418    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.418    
                         arrival time                          -1.281    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.266ns (6.162%)  route 4.051ns (93.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.391ns = ( 4.276 - 6.667 ) 
    Source Clock Delay      (SCD):    -3.043ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.449    -3.043    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/S_DCLK_O
    SLICE_X21Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y224        FDRE (Prop_fdre_C_Q)         0.223    -2.820 r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          4.051     1.231    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X94Y217        LUT6 (Prop_lut6_I4_O)        0.043     1.274 r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[11]_i_1/O
                         net (fo=1, routed)           0.000     1.274    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[11]
    SLICE_X94Y217        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.217     4.276    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X94Y217        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[11]/C
                         clock pessimism             -0.841     3.435    
                         clock uncertainty           -0.087     3.347    
    SLICE_X94Y217        FDRE (Setup_fdre_C_D)        0.064     3.411    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[11]
  -------------------------------------------------------------------
                         required time                          3.411    
                         arrival time                          -1.274    
  -------------------------------------------------------------------
                         slack                                  2.138    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.308ns (34.477%)  route 2.486ns (65.523%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.316ns = ( 4.351 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.812ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.680    -2.812    CCD231/CCD231_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981    -1.831 r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           0.606    -1.225    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X32Y253        LUT3 (Prop_lut3_I0_O)        0.051    -1.174 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=43, routed)          0.774    -0.400    u_aq_axi_master/S00_AXI_wready
    SLICE_X23Y244        LUT4 (Prop_lut4_I2_O)        0.140    -0.260 r  u_aq_axi_master/mem_test_m0_i_1/O
                         net (fo=3, routed)           0.335     0.075    mem_test_m0/wr_burst_data_req
    SLICE_X24Y245        LUT2 (Prop_lut2_I0_O)        0.136     0.211 r  mem_test_m0/wr_burst_data_reg[63]_i_1/O
                         net (fo=64, routed)          0.771     0.982    mem_test_m0/wr_burst_data_reg[63]_i_1_n_0
    SLICE_X17Y235        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.292     4.351    mem_test_m0/mem_clk
    SLICE_X17Y235        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[0]/C
                         clock pessimism             -0.841     3.510    
                         clock uncertainty           -0.087     3.422    
    SLICE_X17Y235        FDCE (Setup_fdce_C_CE)      -0.201     3.221    mem_test_m0/wr_burst_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.221    
                         arrival time                          -0.982    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.308ns (34.477%)  route 2.486ns (65.523%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.316ns = ( 4.351 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.812ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.680    -2.812    CCD231/CCD231_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981    -1.831 r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           0.606    -1.225    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X32Y253        LUT3 (Prop_lut3_I0_O)        0.051    -1.174 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=43, routed)          0.774    -0.400    u_aq_axi_master/S00_AXI_wready
    SLICE_X23Y244        LUT4 (Prop_lut4_I2_O)        0.140    -0.260 r  u_aq_axi_master/mem_test_m0_i_1/O
                         net (fo=3, routed)           0.335     0.075    mem_test_m0/wr_burst_data_req
    SLICE_X24Y245        LUT2 (Prop_lut2_I0_O)        0.136     0.211 r  mem_test_m0/wr_burst_data_reg[63]_i_1/O
                         net (fo=64, routed)          0.771     0.982    mem_test_m0/wr_burst_data_reg[63]_i_1_n_0
    SLICE_X17Y235        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.292     4.351    mem_test_m0/mem_clk
    SLICE_X17Y235        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[10]/C
                         clock pessimism             -0.841     3.510    
                         clock uncertainty           -0.087     3.422    
    SLICE_X17Y235        FDCE (Setup_fdce_C_CE)      -0.201     3.221    mem_test_m0/wr_burst_data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          3.221    
                         arrival time                          -0.982    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.308ns (34.477%)  route 2.486ns (65.523%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.316ns = ( 4.351 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.812ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.680    -2.812    CCD231/CCD231_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981    -1.831 r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           0.606    -1.225    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X32Y253        LUT3 (Prop_lut3_I0_O)        0.051    -1.174 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=43, routed)          0.774    -0.400    u_aq_axi_master/S00_AXI_wready
    SLICE_X23Y244        LUT4 (Prop_lut4_I2_O)        0.140    -0.260 r  u_aq_axi_master/mem_test_m0_i_1/O
                         net (fo=3, routed)           0.335     0.075    mem_test_m0/wr_burst_data_req
    SLICE_X24Y245        LUT2 (Prop_lut2_I0_O)        0.136     0.211 r  mem_test_m0/wr_burst_data_reg[63]_i_1/O
                         net (fo=64, routed)          0.771     0.982    mem_test_m0/wr_burst_data_reg[63]_i_1_n_0
    SLICE_X17Y235        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.292     4.351    mem_test_m0/mem_clk
    SLICE_X17Y235        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[1]/C
                         clock pessimism             -0.841     3.510    
                         clock uncertainty           -0.087     3.422    
    SLICE_X17Y235        FDCE (Setup_fdce_C_CE)      -0.201     3.221    mem_test_m0/wr_burst_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.221    
                         arrival time                          -0.982    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.308ns (34.477%)  route 2.486ns (65.523%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.316ns = ( 4.351 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.812ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.680    -2.812    CCD231/CCD231_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981    -1.831 r  CCD231/CCD231_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=5, routed)           0.606    -1.225    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X32Y253        LUT3 (Prop_lut3_I0_O)        0.051    -1.174 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=43, routed)          0.774    -0.400    u_aq_axi_master/S00_AXI_wready
    SLICE_X23Y244        LUT4 (Prop_lut4_I2_O)        0.140    -0.260 r  u_aq_axi_master/mem_test_m0_i_1/O
                         net (fo=3, routed)           0.335     0.075    mem_test_m0/wr_burst_data_req
    SLICE_X24Y245        LUT2 (Prop_lut2_I0_O)        0.136     0.211 r  mem_test_m0/wr_burst_data_reg[63]_i_1/O
                         net (fo=64, routed)          0.771     0.982    mem_test_m0/wr_burst_data_reg[63]_i_1_n_0
    SLICE_X17Y235        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.292     4.351    mem_test_m0/mem_clk
    SLICE_X17Y235        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[2]/C
                         clock pessimism             -0.841     3.510    
                         clock uncertainty           -0.087     3.422    
    SLICE_X17Y235        FDCE (Setup_fdce_C_CE)      -0.201     3.221    mem_test_m0/wr_burst_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.221    
                         arrival time                          -0.982    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.266ns (6.415%)  route 3.880ns (93.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.388ns = ( 4.279 - 6.667 ) 
    Source Clock Delay      (SCD):    -3.043ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.449    -3.043    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/S_DCLK_O
    SLICE_X21Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y224        FDRE (Prop_fdre_C_Q)         0.223    -2.820 r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.880     1.060    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X94Y214        LUT6 (Prop_lut6_I4_O)        0.043     1.103 r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[9]_i_1/O
                         net (fo=1, routed)           0.000     1.103    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[9]
    SLICE_X94Y214        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.220     4.279    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X94Y214        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[9]/C
                         clock pessimism             -0.841     3.438    
                         clock uncertainty           -0.087     3.350    
    SLICE_X94Y214        FDRE (Setup_fdre_C_D)        0.064     3.414    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[9]
  -------------------------------------------------------------------
                         required time                          3.414    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.313ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.266ns (6.420%)  route 3.878ns (93.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.389ns = ( 4.278 - 6.667 ) 
    Source Clock Delay      (SCD):    -3.043ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.449    -3.043    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/S_DCLK_O
    SLICE_X21Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y224        FDRE (Prop_fdre_C_Q)         0.223    -2.820 r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          3.878     1.058    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X94Y215        LUT6 (Prop_lut6_I4_O)        0.043     1.101 r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.101    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[10]
    SLICE_X94Y215        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.219     4.278    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X94Y215        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[10]/C
                         clock pessimism             -0.841     3.437    
                         clock uncertainty           -0.087     3.349    
    SLICE_X94Y215        FDRE (Setup_fdre_C_D)        0.064     3.413    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[10]
  -------------------------------------------------------------------
                         required time                          3.413    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  2.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.968%)  route 0.101ns (46.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.619    -1.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X52Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y230        FDRE (Prop_fdre_C_Q)         0.118    -0.942 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/Q
                         net (fo=1, routed)           0.101    -0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X54Y230        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.841    -1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X54Y230        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.161    -1.031    
    SLICE_X54Y230        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    -0.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.902    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.107ns (39.487%)  route 0.164ns (60.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    -1.056ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.623    -1.056    ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X34Y218        FDRE                                         r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y218        FDRE (Prop_fdre_C_Q)         0.107    -0.949 r  ltc2271/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/Q
                         net (fo=31, routed)          0.164    -0.785    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/Q[11]
    RAMB36_X2Y43         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.879    -1.154    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X2Y43         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.161    -0.993    
    RAMB36_X2Y43         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.147    -0.846    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.846    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.077ns
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    -0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.710    -0.969    CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y296        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y296        FDRE (Prop_fdre_C_Q)         0.091    -0.878 r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.106    -0.772    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X36Y296        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.956    -1.077    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y296        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism              0.119    -0.958    
    SLICE_X36Y296        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.116    -0.842    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                          0.842    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.388%)  route 0.102ns (50.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.956ns
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    -0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.812    -0.867    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y300        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y300        FDRE (Prop_fdre_C_Q)         0.100    -0.767 r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.102    -0.665    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y300        SRL16E                                       r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.077    -0.956    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y300        SRL16E                                       r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism              0.121    -0.835    
    SLICE_X26Y300        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098    -0.737    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.287%)  route 0.107ns (51.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y291        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y291        FDRE (Prop_fdre_C_Q)         0.100    -0.871 r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.107    -0.764    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X38Y290        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.955    -1.078    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y290        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism              0.141    -0.937    
    SLICE_X38Y290        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094    -0.843    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                          0.843    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.890%)  route 0.097ns (49.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.077ns
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.710    -0.969    CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y296        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y296        FDRE (Prop_fdre_C_Q)         0.100    -0.869 r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.097    -0.772    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X38Y295        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.956    -1.077    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y295        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism              0.122    -0.955    
    SLICE_X38Y295        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102    -0.853    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                          0.853    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.057ns
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    -0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.729    -0.950    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y288        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y288        FDRE (Prop_fdre_C_Q)         0.100    -0.850 r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.094    -0.756    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X30Y288        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.976    -1.057    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y288        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism              0.121    -0.936    
    SLICE_X30Y288        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.837    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                          0.837    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][39]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.107ns (45.001%)  route 0.131ns (54.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.111ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.665    -1.014    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y203        FDRE                                         r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y203        FDRE (Prop_fdre_C_Q)         0.107    -0.907 r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][39]/Q
                         net (fo=4, routed)           0.131    -0.776    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/shifted_data_in_reg[8][39][0]
    RAMB36_X1Y40         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.922    -1.111    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/out
    RAMB36_X1Y40         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.141    -0.970    
    RAMB36_X1Y40         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.111    -0.859    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.859    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.977ns
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    -0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.790    -0.889    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X37Y303        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y303        FDRE (Prop_fdre_C_Q)         0.100    -0.789 r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.055    -0.734    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[2]
    SLICE_X36Y303        LUT5 (Prop_lut5_I4_O)        0.028    -0.706 r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.706    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1_n_0
    SLICE_X36Y303        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.056    -0.977    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X36Y303        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism              0.099    -0.878    
    SLICE_X36Y303        FDRE (Hold_fdre_C_D)         0.087    -0.791    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                          0.791    
                         arrival time                          -0.706    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    -0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.791    -0.888    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y301        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y301        FDRE (Prop_fdre_C_Q)         0.100    -0.788 r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/Q
                         net (fo=1, routed)           0.055    -0.733    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[8]
    SLICE_X34Y301        LUT5 (Prop_lut5_I4_O)        0.028    -0.705 r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.705    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[8]_i_1_n_0
    SLICE_X34Y301        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.057    -0.976    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y301        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/C
                         clock pessimism              0.099    -0.877    
    SLICE_X34Y301        FDRE (Hold_fdre_C_D)         0.087    -0.790    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]
  -------------------------------------------------------------------
                         required time                          0.790    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_150M_my_clk_generator
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.667       4.572      RAMB36_X0Y43     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.667       4.572      RAMB36_X0Y43     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.667       4.572      RAMB36_X2Y40     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.667       4.572      RAMB36_X2Y40     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.667       4.572      RAMB36_X1Y46     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.667       4.572      RAMB36_X1Y46     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.667       4.572      RAMB36_X1Y47     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.667       4.572      RAMB36_X1Y47     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         6.667       4.572      RAMB36_X3Y39     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.667       4.572      RAMB36_X3Y39     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X54Y230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X54Y230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X54Y230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X54Y230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X54Y230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X54Y230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         3.333       2.565      SLICE_X54Y230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         3.333       2.565      SLICE_X54Y230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X54Y231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X54Y231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X10Y247    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X10Y247    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X10Y247    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X10Y247    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X54Y230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X54Y230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X54Y230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X54Y230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X54Y230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X54Y230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_my_clk_generator
  To Clock:  clkfbout_my_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_my_clk_generator
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         20.000      18.592     BUFGCTRL_X0Y18   my_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_10M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.645ns  (logic 0.933ns (25.599%)  route 2.712ns (74.401%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 97.758 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 90.407 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.566    90.407    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.204    90.611 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.544    91.155    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.123    91.278 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.593    91.871    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y294        LDCE (SetClr_ldce_CLR_Q)     0.469    92.340 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.467    92.807    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X47Y296        LUT3 (Prop_lut3_I1_O)        0.043    92.850 f  spi4adc/spi/d_cnt[7]_i_4/O
                         net (fo=4, routed)           0.446    93.296    spi4adc/spi/d_cnt[7]_i_4_n_0
    SLICE_X47Y295        LUT5 (Prop_lut5_I0_O)        0.043    93.339 r  spi4adc/spi/dat_cnt[1]_i_2/O
                         net (fo=3, routed)           0.442    93.781    spi4adc/spi/dat_cnt[1]_i_2_n_0
    SLICE_X47Y296        LUT5 (Prop_lut5_I0_O)        0.051    93.832 r  spi4adc/spi/dat_cnt[1]_i_1/O
                         net (fo=1, routed)           0.220    94.052    spi4adc/spi/dat_cnt[1]
    SLICE_X46Y296        FDCE                                         r  spi4adc/spi/dat_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.366    97.758    spi4adc/spi/clk
    SLICE_X46Y296        FDCE                                         r  spi4adc/spi/dat_cnt_reg[1]/C
                         clock pessimism             -1.076    96.682    
                         clock uncertainty           -0.273    96.409    
    SLICE_X46Y296        FDCE (Setup_fdce_C_D)       -0.082    96.327    spi4adc/spi/dat_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         96.327    
                         arrival time                         -94.052    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.363ns  (logic 1.030ns (30.626%)  route 2.333ns (69.374%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.247ns = ( 97.753 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 90.407 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.566    90.407    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.204    90.611 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.544    91.155    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.123    91.278 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.497    91.775    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y292        LDCE (SetClr_ldce_CLR_Q)     0.469    92.244 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.336    92.580    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X50Y292        LUT3 (Prop_lut3_I1_O)        0.053    92.633 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.350    92.983    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y291        LUT5 (Prop_lut5_I3_O)        0.138    93.121 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.295    93.416    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X51Y291        LUT2 (Prop_lut2_I0_O)        0.043    93.459 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.312    93.771    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X54Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.361    97.753    spi4adc/spi/clk
    SLICE_X54Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[4]/C
                         clock pessimism             -1.076    96.677    
                         clock uncertainty           -0.273    96.404    
    SLICE_X54Y291        FDCE (Setup_fdce_C_CE)      -0.178    96.226    spi4adc/spi/delay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         96.226    
                         arrival time                         -93.771    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.348ns  (logic 1.030ns (30.761%)  route 2.318ns (69.239%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 97.754 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 90.407 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.566    90.407    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.204    90.611 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.544    91.155    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.123    91.278 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.497    91.775    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y292        LDCE (SetClr_ldce_CLR_Q)     0.469    92.244 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.336    92.580    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X50Y292        LUT3 (Prop_lut3_I1_O)        0.053    92.633 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.350    92.983    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y291        LUT5 (Prop_lut5_I3_O)        0.138    93.121 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.295    93.416    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X51Y291        LUT2 (Prop_lut2_I0_O)        0.043    93.459 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.297    93.756    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X52Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.362    97.754    spi4adc/spi/clk
    SLICE_X52Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[1]/C
                         clock pessimism             -1.076    96.678    
                         clock uncertainty           -0.273    96.405    
    SLICE_X52Y291        FDCE (Setup_fdce_C_CE)      -0.178    96.227    spi4adc/spi/delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         96.227    
                         arrival time                         -93.756    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dout_r_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.319ns  (logic 1.017ns (30.639%)  route 2.302ns (69.361%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 97.758 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 90.407 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.566    90.407    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.204    90.611 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.473    91.085    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I0_O)        0.123    91.208 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.592    91.800    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X49Y295        LDCE (SetClr_ldce_CLR_Q)     0.462    92.262 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.437    92.699    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X49Y296        LUT3 (Prop_lut3_I1_O)        0.049    92.748 r  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.345    93.094    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X47Y295        LUT6 (Prop_lut6_I4_O)        0.136    93.230 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.267    93.497    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X46Y294        LUT2 (Prop_lut2_I0_O)        0.043    93.540 r  spi4adc/spi/dout_r_i_1/O
                         net (fo=1, routed)           0.187    93.727    spi4adc/spi/dout_r2_out
    SLICE_X45Y294        FDRE                                         r  spi4adc/spi/dout_r_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.366    97.758    spi4adc/spi/clk
    SLICE_X45Y294        FDRE                                         r  spi4adc/spi/dout_r_reg/C
                         clock pessimism             -1.076    96.682    
                         clock uncertainty           -0.273    96.409    
    SLICE_X45Y294        FDRE (Setup_fdre_C_CE)      -0.201    96.208    spi4adc/spi/dout_r_reg
  -------------------------------------------------------------------
                         required time                         96.208    
                         arrival time                         -93.727    
  -------------------------------------------------------------------
                         slack                                  2.482    

Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.272ns  (logic 1.030ns (31.483%)  route 2.242ns (68.517%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 97.754 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 90.407 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.566    90.407    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.204    90.611 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.544    91.155    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.123    91.278 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.497    91.775    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y292        LDCE (SetClr_ldce_CLR_Q)     0.469    92.244 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.336    92.580    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X50Y292        LUT3 (Prop_lut3_I1_O)        0.053    92.633 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.350    92.983    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y291        LUT5 (Prop_lut5_I3_O)        0.138    93.121 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.295    93.416    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X51Y291        LUT2 (Prop_lut2_I0_O)        0.043    93.459 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.220    93.679    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X53Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.362    97.754    spi4adc/spi/clk
    SLICE_X53Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[3]/C
                         clock pessimism             -1.076    96.678    
                         clock uncertainty           -0.273    96.405    
    SLICE_X53Y291        FDCE (Setup_fdce_C_CE)      -0.201    96.204    spi4adc/spi/delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         96.204    
                         arrival time                         -93.679    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.272ns  (logic 1.030ns (31.483%)  route 2.242ns (68.517%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 97.754 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 90.407 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.566    90.407    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.204    90.611 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.544    91.155    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.123    91.278 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.497    91.775    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y292        LDCE (SetClr_ldce_CLR_Q)     0.469    92.244 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.336    92.580    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X50Y292        LUT3 (Prop_lut3_I1_O)        0.053    92.633 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.350    92.983    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y291        LUT5 (Prop_lut5_I3_O)        0.138    93.121 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.295    93.416    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X51Y291        LUT2 (Prop_lut2_I0_O)        0.043    93.459 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.220    93.679    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X53Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.362    97.754    spi4adc/spi/clk
    SLICE_X53Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[5]/C
                         clock pessimism             -1.076    96.678    
                         clock uncertainty           -0.273    96.405    
    SLICE_X53Y291        FDCE (Setup_fdce_C_CE)      -0.201    96.204    spi4adc/spi/delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         96.204    
                         arrival time                         -93.679    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.272ns  (logic 1.030ns (31.483%)  route 2.242ns (68.517%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 97.754 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 90.407 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.566    90.407    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.204    90.611 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.544    91.155    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.123    91.278 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.497    91.775    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y292        LDCE (SetClr_ldce_CLR_Q)     0.469    92.244 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.336    92.580    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X50Y292        LUT3 (Prop_lut3_I1_O)        0.053    92.633 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.350    92.983    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y291        LUT5 (Prop_lut5_I3_O)        0.138    93.121 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.295    93.416    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X51Y291        LUT2 (Prop_lut2_I0_O)        0.043    93.459 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.220    93.679    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X53Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.362    97.754    spi4adc/spi/clk
    SLICE_X53Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[6]/C
                         clock pessimism             -1.076    96.678    
                         clock uncertainty           -0.273    96.405    
    SLICE_X53Y291        FDCE (Setup_fdce_C_CE)      -0.201    96.204    spi4adc/spi/delay_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         96.204    
                         arrival time                         -93.679    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.272ns  (logic 1.030ns (31.483%)  route 2.242ns (68.517%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.246ns = ( 97.754 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 90.407 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.566    90.407    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.204    90.611 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.544    91.155    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.123    91.278 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.497    91.775    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y292        LDCE (SetClr_ldce_CLR_Q)     0.469    92.244 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.336    92.580    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X50Y292        LUT3 (Prop_lut3_I1_O)        0.053    92.633 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.350    92.983    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y291        LUT5 (Prop_lut5_I3_O)        0.138    93.121 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.295    93.416    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X51Y291        LUT2 (Prop_lut2_I0_O)        0.043    93.459 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.220    93.679    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X53Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.362    97.754    spi4adc/spi/clk
    SLICE_X53Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[7]/C
                         clock pessimism             -1.076    96.678    
                         clock uncertainty           -0.273    96.405    
    SLICE_X53Y291        FDCE (Setup_fdce_C_CE)      -0.201    96.204    spi4adc/spi/delay_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         96.204    
                         arrival time                         -93.679    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_rdy_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.475ns  (logic 1.030ns (29.637%)  route 2.445ns (70.363%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 97.756 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 90.407 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.566    90.407    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.204    90.611 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.544    91.155    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.123    91.278 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.497    91.775    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y292        LDCE (SetClr_ldce_CLR_Q)     0.469    92.244 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.336    92.580    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X50Y292        LUT3 (Prop_lut3_I1_O)        0.053    92.633 r  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.350    92.983    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y291        LUT5 (Prop_lut5_I3_O)        0.138    93.121 f  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.440    93.561    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X49Y292        LUT5 (Prop_lut5_I1_O)        0.043    93.604 r  spi4adc/spi/sclk_rdy_C_i_1/O
                         net (fo=2, routed)           0.278    93.883    spi4adc/spi/sclk_rdy_C_i_1_n_0
    SLICE_X50Y292        FDPE                                         r  spi4adc/spi/sclk_rdy_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.364    97.756    spi4adc/spi/clk
    SLICE_X50Y292        FDPE                                         r  spi4adc/spi/sclk_rdy_reg_P/C
                         clock pessimism             -1.076    96.680    
                         clock uncertainty           -0.273    96.407    
    SLICE_X50Y292        FDPE (Setup_fdpe_C_D)        0.011    96.418    spi4adc/spi/sclk_rdy_reg_P
  -------------------------------------------------------------------
                         required time                         96.418    
                         arrival time                         -93.883    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.371ns  (logic 1.030ns (30.552%)  route 2.341ns (69.448%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 97.756 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 90.407 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.566    90.407    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.204    90.611 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.544    91.155    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.123    91.278 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.497    91.775    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y292        LDCE (SetClr_ldce_CLR_Q)     0.469    92.244 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.336    92.580    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X50Y292        LUT3 (Prop_lut3_I1_O)        0.053    92.633 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.350    92.983    spi4adc/spi/delay_cnt[0]
    SLICE_X52Y291        LUT5 (Prop_lut5_I3_O)        0.138    93.121 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.284    93.405    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X50Y292        LUT5 (Prop_lut5_I2_O)        0.043    93.448 r  spi4adc/spi/delay_cnt[0]_C_i_1/O
                         net (fo=1, routed)           0.330    93.779    spi4adc/spi/delay_cnt[0]_C_i_1_n_0
    SLICE_X51Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.364    97.756    spi4adc/spi/clk
    SLICE_X51Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[0]_C/C
                         clock pessimism             -1.076    96.680    
                         clock uncertainty           -0.273    96.407    
    SLICE_X51Y292        FDCE (Setup_fdce_C_D)       -0.022    96.385    spi4adc/spi/delay_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                         96.385    
                         arrival time                         -93.779    
  -------------------------------------------------------------------
                         slack                                  2.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_r_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.157ns (19.357%)  route 0.654ns (80.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.091    -0.880 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=4, routed)           0.654    -0.226    spi4adc/spi/spi_cpol
    SLICE_X47Y291        LUT5 (Prop_lut5_I0_O)        0.066    -0.160 r  spi4adc/spi/sclk_r_C_i_1/O
                         net (fo=2, routed)           0.000    -0.160    spi4adc/spi/sclk_r_C_i_1_n_0
    SLICE_X47Y291        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X47Y291        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.273    -0.370    
    SLICE_X47Y291        FDPE (Hold_fdpe_C_D)         0.060    -0.310    spi4adc/spi/sclk_r_reg_P
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dout_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.207ns (24.591%)  route 0.635ns (75.409%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.709    -0.970    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y293        FDRE (Prop_fdre_C_Q)         0.100    -0.870 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.267    -0.603    spi4adc/spi/spi_data[27]
    SLICE_X41Y294        LUT6 (Prop_lut6_I5_O)        0.028    -0.575 r  spi4adc/spi/dout_r_i_10/O
                         net (fo=1, routed)           0.368    -0.207    spi4adc/spi/dout_r_i_10_n_0
    SLICE_X45Y294        LUT6 (Prop_lut6_I1_O)        0.028    -0.179 r  spi4adc/spi/dout_r_i_4/O
                         net (fo=1, routed)           0.000    -0.179    spi4adc/spi/dout_r_i_4_n_0
    SLICE_X45Y294        MUXF7 (Prop_muxf7_I1_O)      0.051    -0.128 r  spi4adc/spi/dout_r_reg_i_2/O
                         net (fo=1, routed)           0.000    -0.128    spi4adc/spi/dout_r_reg_i_2_n_0
    SLICE_X45Y294        FDRE                                         r  spi4adc/spi/dout_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.955    -1.078    spi4adc/spi/clk
    SLICE_X45Y294        FDRE                                         r  spi4adc/spi/dout_r_reg/C
                         clock pessimism              0.436    -0.642    
                         clock uncertainty            0.273    -0.369    
    SLICE_X45Y294        FDRE (Hold_fdre_C_D)         0.070    -0.299    spi4adc/spi/dout_r_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_r_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.157ns (18.161%)  route 0.707ns (81.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.091    -0.880 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=4, routed)           0.654    -0.226    spi4adc/spi/spi_cpol
    SLICE_X47Y291        LUT5 (Prop_lut5_I0_O)        0.066    -0.160 r  spi4adc/spi/sclk_r_C_i_1/O
                         net (fo=2, routed)           0.053    -0.107    spi4adc/spi/sclk_r_C_i_1_n_0
    SLICE_X46Y291        FDCE                                         r  spi4adc/spi/sclk_r_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X46Y291        FDCE                                         r  spi4adc/spi/sclk_r_reg_C/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.273    -0.370    
    SLICE_X46Y291        FDCE (Hold_fdce_C_D)         0.037    -0.333    spi4adc/spi/sclk_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_rdy_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.358ns (32.986%)  route 0.727ns (67.014%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.091    -0.880 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.277    -0.603    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.064    -0.539 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.249    -0.290    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y292        LDCE (SetClr_ldce_CLR_Q)     0.175    -0.115 f  spi4adc/spi/sclk_rdy_reg_LDC/Q
                         net (fo=3, routed)           0.202     0.086    spi4adc/spi/sclk_rdy_reg_LDC_n_0
    SLICE_X49Y292        LUT5 (Prop_lut5_I3_O)        0.028     0.114 r  spi4adc/spi/sclk_rdy_C_i_1/O
                         net (fo=2, routed)           0.000     0.114    spi4adc/spi/sclk_rdy_C_i_1_n_0
    SLICE_X49Y292        FDCE                                         r  spi4adc/spi/sclk_rdy_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.953    -1.080    spi4adc/spi/clk
    SLICE_X49Y292        FDCE                                         r  spi4adc/spi/sclk_rdy_reg_C/C
                         clock pessimism              0.436    -0.644    
                         clock uncertainty            0.273    -0.371    
    SLICE_X49Y292        FDCE (Hold_fdce_C_D)         0.060    -0.311    spi4adc/spi/sclk_rdy_reg_C
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.354ns (31.413%)  route 0.773ns (68.587%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.091    -0.880 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.254    -0.626    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I0_O)        0.064    -0.562 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.287    -0.274    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X49Y295        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.103 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.231     0.128    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X49Y296        LUT5 (Prop_lut5_I3_O)        0.028     0.156 r  spi4adc/spi/dat_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.156    spi4adc/spi/dat_cnt[4]
    SLICE_X49Y296        FDCE                                         r  spi4adc/spi/dat_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X49Y296        FDCE                                         r  spi4adc/spi/dat_cnt_reg[4]/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.273    -0.370    
    SLICE_X49Y296        FDCE (Hold_fdce_C_D)         0.060    -0.310    spi4adc/spi/dat_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.358ns (30.464%)  route 0.817ns (69.536%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.091    -0.880 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.277    -0.603    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.064    -0.539 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.297    -0.242    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y294        LDCE (SetClr_ldce_CLR_Q)     0.175    -0.067 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.243     0.176    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X48Y296        LUT4 (Prop_lut4_I0_O)        0.028     0.204 r  spi4adc/spi/dat_cnt[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.204    spi4adc/spi/dat_cnt[0]_C_i_1_n_0
    SLICE_X48Y296        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X48Y296        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.273    -0.370    
    SLICE_X48Y296        FDCE (Hold_fdce_C_D)         0.087    -0.283    spi4adc/spi/dat_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.358ns (30.365%)  route 0.821ns (69.635%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.091    -0.880 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.277    -0.603    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.064    -0.539 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.297    -0.242    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y294        LDCE (SetClr_ldce_CLR_Q)     0.175    -0.067 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.247     0.180    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X48Y295        LUT6 (Prop_lut6_I0_O)        0.028     0.208 r  spi4adc/spi/dat_cnt[2]_P_i_1/O
                         net (fo=1, routed)           0.000     0.208    spi4adc/spi/dat_cnt[2]_P_i_1_n_0
    SLICE_X48Y295        FDPE                                         r  spi4adc/spi/dat_cnt_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X48Y295        FDPE                                         r  spi4adc/spi/dat_cnt_reg[2]_P/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.273    -0.370    
    SLICE_X48Y295        FDPE (Hold_fdpe_C_D)         0.087    -0.283    spi4adc/spi/dat_cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.358ns (29.979%)  route 0.836ns (70.021%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.091    -0.880 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.277    -0.603    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.064    -0.539 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.297    -0.242    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y294        LDCE (SetClr_ldce_CLR_Q)     0.175    -0.067 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.262     0.195    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X48Y295        LUT4 (Prop_lut4_I1_O)        0.028     0.223 r  spi4adc/spi/dat_cnt[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.223    spi4adc/spi/dat_cnt[0]_P_i_1_n_0
    SLICE_X48Y295        FDPE                                         r  spi4adc/spi/dat_cnt_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X48Y295        FDPE                                         r  spi4adc/spi/dat_cnt_reg[0]_P/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.273    -0.370    
    SLICE_X48Y295        FDPE (Hold_fdpe_C_D)         0.087    -0.283    spi4adc/spi/dat_cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.354ns (29.976%)  route 0.827ns (70.024%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.091    -0.880 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.254    -0.626    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I0_O)        0.064    -0.562 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.287    -0.274    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X49Y295        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.103 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.285     0.182    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X49Y296        LUT6 (Prop_lut6_I2_O)        0.028     0.210 r  spi4adc/spi/dat_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.210    spi4adc/spi/dat_cnt[5]
    SLICE_X49Y296        FDCE                                         r  spi4adc/spi/dat_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X49Y296        FDCE                                         r  spi4adc/spi/dat_cnt_reg[5]/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.273    -0.370    
    SLICE_X49Y296        FDCE (Hold_fdce_C_D)         0.060    -0.310    spi4adc/spi/dat_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.358ns (29.173%)  route 0.869ns (70.827%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.091    -0.880 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.277    -0.603    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.064    -0.539 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.297    -0.242    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y294        LDCE (SetClr_ldce_CLR_Q)     0.175    -0.067 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.295     0.228    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X48Y296        LUT6 (Prop_lut6_I1_O)        0.028     0.256 r  spi4adc/spi/dat_cnt[2]_C_i_1/O
                         net (fo=1, routed)           0.000     0.256    spi4adc/spi/dat_cnt[2]_C_i_1_n_0
    SLICE_X48Y296        FDCE                                         r  spi4adc/spi/dat_cnt_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X48Y296        FDCE                                         r  spi4adc/spi/dat_cnt_reg[2]_C/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.273    -0.370    
    SLICE_X48Y296        FDCE (Hold_fdce_C_D)         0.087    -0.283    spi4adc/spi/dat_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.540    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_my_clk_generator
  To Clock:  clk_150M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.814ns (22.750%)  route 2.764ns (77.250%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.322ns = ( 4.345 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.566    -2.926    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.259    -2.667 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.490    -2.177    spi4adc/spi/reset_r_reg
    SLICE_X46Y291        LUT2 (Prop_lut2_I0_O)        0.043    -2.134 r  spi4adc/spi/sclk_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.323    -1.811    spi4adc/spi/sclk_r_reg_LDC_i_2_n_0
    SLICE_X46Y292        LDCE (SetClr_ldce_CLR_Q)     0.469    -1.342 f  spi4adc/spi/sclk_r_reg_LDC/Q
                         net (fo=1, routed)           0.192    -1.150    spi4adc/spi/sclk_r_reg_LDC_n_0
    SLICE_X46Y291        LUT3 (Prop_lut3_I1_O)        0.043    -1.107 r  spi4adc/spi/sclk_INST_0/O
                         net (fo=4, routed)           1.759     0.652    ltc2271/inst/ila_core_inst/probe9[0]
    SLICE_X22Y231        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.286     4.345    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y231        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/CLK
                         clock pessimism             -1.076     3.269    
                         clock uncertainty           -0.273     2.996    
    SLICE_X22Y231        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026     2.970    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8
  -------------------------------------------------------------------
                         required time                          2.970    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.814ns (24.663%)  route 2.487ns (75.337%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.375ns = ( 4.292 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.566    -2.926    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.259    -2.667 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.490    -2.177    spi4adc/spi/reset_r_reg
    SLICE_X46Y291        LUT2 (Prop_lut2_I0_O)        0.043    -2.134 r  spi4adc/spi/sclk_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.323    -1.811    spi4adc/spi/sclk_r_reg_LDC_i_2_n_0
    SLICE_X46Y292        LDCE (SetClr_ldce_CLR_Q)     0.469    -1.342 f  spi4adc/spi/sclk_r_reg_LDC/Q
                         net (fo=1, routed)           0.192    -1.150    spi4adc/spi/sclk_r_reg_LDC_n_0
    SLICE_X46Y291        LUT3 (Prop_lut3_I1_O)        0.043    -1.107 r  spi4adc/spi/sclk_INST_0/O
                         net (fo=4, routed)           1.481     0.375    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[0]
    SLICE_X33Y237        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.233     4.292    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X33Y237        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -1.076     3.216    
                         clock uncertainty           -0.273     2.943    
    SLICE_X33Y237        FDRE (Setup_fdre_C_D)       -0.008     2.935    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          2.935    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 spi4adc/spi/dout_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.223ns (11.386%)  route 1.736ns (88.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.322ns = ( 4.345 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.567    -2.925    spi4adc/spi/clk
    SLICE_X45Y294        FDRE                                         r  spi4adc/spi/dout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y294        FDRE (Prop_fdre_C_Q)         0.223    -2.702 r  spi4adc/spi/dout_r_reg/Q
                         net (fo=3, routed)           1.736    -0.966    ltc2271/inst/ila_core_inst/probe10[0]
    SLICE_X22Y231        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.286     4.345    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y231        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/CLK
                         clock pessimism             -1.076     3.269    
                         clock uncertainty           -0.273     2.996    
    SLICE_X22Y231        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036     2.960    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8
  -------------------------------------------------------------------
                         required time                          2.960    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 spi4adc/spi/dout_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.223ns (13.936%)  route 1.377ns (86.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.375ns = ( 4.292 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.567    -2.925    spi4adc/spi/clk
    SLICE_X45Y294        FDRE                                         r  spi4adc/spi/dout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y294        FDRE (Prop_fdre_C_Q)         0.223    -2.702 r  spi4adc/spi/dout_r_reg/Q
                         net (fo=3, routed)           1.377    -1.325    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[0]
    SLICE_X33Y236        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.233     4.292    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X33Y236        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -1.076     3.216    
                         clock uncertainty           -0.273     2.943    
    SLICE_X33Y236        FDRE (Setup_fdre_C_D)       -0.022     2.921    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          2.921    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  4.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 spi4adc/spi/dout_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.100ns (12.133%)  route 0.724ns (87.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.708    -0.971    spi4adc/spi/clk
    SLICE_X45Y294        FDRE                                         r  spi4adc/spi/dout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y294        FDRE (Prop_fdre_C_Q)         0.100    -0.871 r  spi4adc/spi/dout_r_reg/Q
                         net (fo=3, routed)           0.724    -0.147    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[0]
    SLICE_X33Y236        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.851    -1.182    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X33Y236        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.436    -0.746    
                         clock uncertainty            0.273    -0.473    
    SLICE_X33Y236        FDRE (Hold_fdre_C_D)         0.040    -0.433    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 spi4adc/spi/dout_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.100ns (9.376%)  route 0.967ns (90.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.150ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.708    -0.971    spi4adc/spi/clk
    SLICE_X45Y294        FDRE                                         r  spi4adc/spi/dout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y294        FDRE (Prop_fdre_C_Q)         0.100    -0.871 r  spi4adc/spi/dout_r_reg/Q
                         net (fo=3, routed)           0.967     0.096    ltc2271/inst/ila_core_inst/probe10[0]
    SLICE_X22Y231        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.883    -1.150    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y231        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/CLK
                         clock pessimism              0.436    -0.714    
                         clock uncertainty            0.273    -0.441    
    SLICE_X22Y231        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.347    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 spi4adc/spi/sclk_r_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.128ns (12.826%)  route 0.870ns (87.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.707    -0.972    spi4adc/spi/clk
    SLICE_X47Y291        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y291        FDPE (Prop_fdpe_C_Q)         0.100    -0.872 r  spi4adc/spi/sclk_r_reg_P/Q
                         net (fo=1, routed)           0.081    -0.791    spi4adc/spi/sclk_r_reg_P_n_0
    SLICE_X46Y291        LUT3 (Prop_lut3_I0_O)        0.028    -0.763 r  spi4adc/spi/sclk_INST_0/O
                         net (fo=4, routed)           0.789     0.026    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[0]
    SLICE_X33Y237        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.852    -1.181    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X33Y237        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.436    -0.745    
                         clock uncertainty            0.273    -0.472    
    SLICE_X33Y237        FDRE (Hold_fdre_C_D)         0.049    -0.423    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 spi4adc/spi/sclk_r_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.128ns (11.059%)  route 1.029ns (88.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.150ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.707    -0.972    spi4adc/spi/clk
    SLICE_X47Y291        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y291        FDPE (Prop_fdpe_C_Q)         0.100    -0.872 r  spi4adc/spi/sclk_r_reg_P/Q
                         net (fo=1, routed)           0.081    -0.791    spi4adc/spi/sclk_r_reg_P_n_0
    SLICE_X46Y291        LUT3 (Prop_lut3_I0_O)        0.028    -0.763 r  spi4adc/spi/sclk_INST_0/O
                         net (fo=4, routed)           0.949     0.185    ltc2271/inst/ila_core_inst/probe9[0]
    SLICE_X22Y231        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.883    -1.150    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y231        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/CLK
                         clock pessimism              0.436    -0.714    
                         clock uncertainty            0.273    -0.441    
    SLICE_X22Y231        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.342    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.528    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_10M_my_clk_generator
  To Clock:  clk_10M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack       96.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.988ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.302ns (11.406%)  route 2.346ns (88.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 97.757 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.566    -2.926    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.259    -2.667 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.998    -1.669    spi4adc/spi/reset_r_reg
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.043    -1.626 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          1.347    -0.278    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X48Y295        FDPE                                         f  spi4adc/spi/dat_cnt_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.365    97.757    spi4adc/spi/clk
    SLICE_X48Y295        FDPE                                         r  spi4adc/spi/dat_cnt_reg[0]_P/C
                         clock pessimism             -0.708    97.049    
                         clock uncertainty           -0.153    96.896    
    SLICE_X48Y295        FDPE (Recov_fdpe_C_PRE)     -0.187    96.709    spi4adc/spi/dat_cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                         96.709    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                 96.988    

Slack (MET) :             96.988ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.302ns (11.406%)  route 2.346ns (88.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 97.757 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.566    -2.926    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.259    -2.667 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.998    -1.669    spi4adc/spi/reset_r_reg
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.043    -1.626 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          1.347    -0.278    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X48Y295        FDPE                                         f  spi4adc/spi/dat_cnt_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.365    97.757    spi4adc/spi/clk
    SLICE_X48Y295        FDPE                                         r  spi4adc/spi/dat_cnt_reg[2]_P/C
                         clock pessimism             -0.708    97.049    
                         clock uncertainty           -0.153    96.896    
    SLICE_X48Y295        FDPE (Recov_fdpe_C_PRE)     -0.187    96.709    spi4adc/spi/dat_cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                         96.709    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                 96.988    

Slack (MET) :             97.021ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.302ns (11.406%)  route 2.346ns (88.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 97.757 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.566    -2.926    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.259    -2.667 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.998    -1.669    spi4adc/spi/reset_r_reg
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.043    -1.626 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          1.347    -0.278    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X48Y295        FDCE                                         f  spi4adc/spi/dat_cnt_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.365    97.757    spi4adc/spi/clk
    SLICE_X48Y295        FDCE                                         r  spi4adc/spi/dat_cnt_reg[3]_C/C
                         clock pessimism             -0.708    97.049    
                         clock uncertainty           -0.153    96.896    
    SLICE_X48Y295        FDCE (Recov_fdce_C_CLR)     -0.154    96.742    spi4adc/spi/dat_cnt_reg[3]_C
  -------------------------------------------------------------------
                         required time                         96.742    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                 97.021    

Slack (MET) :             97.228ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.302ns (12.687%)  route 2.078ns (87.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.566    -2.926    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.259    -2.667 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.941    -1.726    spi4adc/spi/reset_r_reg
    SLICE_X48Y293        LUT2 (Prop_lut2_I0_O)        0.043    -1.683 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          1.137    -0.546    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X51Y291        FDCE                                         f  spi4adc/spi/delay_cnt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X51Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[2]_C/C
                         clock pessimism             -0.708    97.047    
                         clock uncertainty           -0.153    96.894    
    SLICE_X51Y291        FDCE (Recov_fdce_C_CLR)     -0.212    96.682    spi4adc/spi/delay_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                         96.682    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                 97.228    

Slack (MET) :             97.310ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.302ns (12.996%)  route 2.022ns (87.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.566    -2.926    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.259    -2.667 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.998    -1.669    spi4adc/spi/reset_r_reg
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.043    -1.626 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          1.023    -0.602    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X50Y291        FDPE                                         f  spi4adc/spi/delay_cnt_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X50Y291        FDPE                                         r  spi4adc/spi/delay_cnt_reg[2]_P/C
                         clock pessimism             -0.708    97.047    
                         clock uncertainty           -0.153    96.894    
    SLICE_X50Y291        FDPE (Recov_fdpe_C_PRE)     -0.187    96.707    spi4adc/spi/delay_cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                         96.707    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                 97.310    

Slack (MET) :             97.358ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.302ns (13.263%)  route 1.975ns (86.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 97.757 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.566    -2.926    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.259    -2.667 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.941    -1.726    spi4adc/spi/reset_r_reg
    SLICE_X48Y293        LUT2 (Prop_lut2_I0_O)        0.043    -1.683 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          1.034    -0.649    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y296        FDPE                                         f  spi4adc/spi/dat_cnt_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.365    97.757    spi4adc/spi/clk
    SLICE_X48Y296        FDPE                                         r  spi4adc/spi/dat_cnt_reg[3]_P/C
                         clock pessimism             -0.708    97.049    
                         clock uncertainty           -0.153    96.896    
    SLICE_X48Y296        FDPE (Recov_fdpe_C_PRE)     -0.187    96.709    spi4adc/spi/dat_cnt_reg[3]_P
  -------------------------------------------------------------------
                         required time                         96.709    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                 97.358    

Slack (MET) :             97.391ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.302ns (13.263%)  route 1.975ns (86.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 97.757 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.566    -2.926    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.259    -2.667 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.941    -1.726    spi4adc/spi/reset_r_reg
    SLICE_X48Y293        LUT2 (Prop_lut2_I0_O)        0.043    -1.683 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          1.034    -0.649    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y296        FDCE                                         f  spi4adc/spi/dat_cnt_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.365    97.757    spi4adc/spi/clk
    SLICE_X48Y296        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/C
                         clock pessimism             -0.708    97.049    
                         clock uncertainty           -0.153    96.896    
    SLICE_X48Y296        FDCE (Recov_fdce_C_CLR)     -0.154    96.742    spi4adc/spi/dat_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                         96.742    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                 97.391    

Slack (MET) :             97.391ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.302ns (13.263%)  route 1.975ns (86.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 97.757 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.566    -2.926    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.259    -2.667 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.941    -1.726    spi4adc/spi/reset_r_reg
    SLICE_X48Y293        LUT2 (Prop_lut2_I0_O)        0.043    -1.683 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          1.034    -0.649    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y296        FDCE                                         f  spi4adc/spi/dat_cnt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.365    97.757    spi4adc/spi/clk
    SLICE_X48Y296        FDCE                                         r  spi4adc/spi/dat_cnt_reg[2]_C/C
                         clock pessimism             -0.708    97.049    
                         clock uncertainty           -0.153    96.896    
    SLICE_X48Y296        FDCE (Recov_fdce_C_CLR)     -0.154    96.742    spi4adc/spi/dat_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                         96.742    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                 97.391    

Slack (MET) :             97.578ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.302ns (14.683%)  route 1.755ns (85.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 97.756 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.566    -2.926    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.259    -2.667 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.998    -1.669    spi4adc/spi/reset_r_reg
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.043    -1.626 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.756    -0.869    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X50Y292        FDPE                                         f  spi4adc/spi/delay_cnt_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.364    97.756    spi4adc/spi/clk
    SLICE_X50Y292        FDPE                                         r  spi4adc/spi/delay_cnt_reg[0]_P/C
                         clock pessimism             -0.708    97.048    
                         clock uncertainty           -0.153    96.895    
    SLICE_X50Y292        FDPE (Recov_fdpe_C_PRE)     -0.187    96.708    spi4adc/spi/delay_cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                         96.708    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                 97.578    

Slack (MET) :             97.607ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.302ns (15.084%)  route 1.700ns (84.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 97.756 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns
    Clock Pessimism Removal (CPR):    -0.708ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.566    -2.926    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.259    -2.667 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.941    -1.726    spi4adc/spi/reset_r_reg
    SLICE_X48Y293        LUT2 (Prop_lut2_I0_O)        0.043    -1.683 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.759    -0.924    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X51Y292        FDCE                                         f  spi4adc/spi/delay_cnt_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.364    97.756    spi4adc/spi/clk
    SLICE_X51Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[0]_C/C
                         clock pessimism             -0.708    97.048    
                         clock uncertainty           -0.153    96.895    
    SLICE_X51Y292        FDCE (Recov_fdce_C_CLR)     -0.212    96.683    spi4adc/spi/delay_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                         96.683    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                 97.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.118ns (35.047%)  route 0.219ns (64.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.709    -0.970    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.118    -0.852 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.219    -0.633    spi4adc/spi/reset_r_reg
    SLICE_X46Y296        FDCE                                         f  spi4adc/spi/dat_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.955    -1.078    spi4adc/spi/clk
    SLICE_X46Y296        FDCE                                         r  spi4adc/spi/dat_cnt_reg[1]/C
                         clock pessimism              0.141    -0.937    
    SLICE_X46Y296        FDCE (Remov_fdce_C_CLR)     -0.050    -0.987    spi4adc/spi/dat_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.987    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.118ns (35.047%)  route 0.219ns (64.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.709    -0.970    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.118    -0.852 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.219    -0.633    spi4adc/spi/reset_r_reg
    SLICE_X46Y296        FDCE                                         f  spi4adc/spi/dat_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.955    -1.078    spi4adc/spi/clk
    SLICE_X46Y296        FDCE                                         r  spi4adc/spi/dat_cnt_reg[6]/C
                         clock pessimism              0.141    -0.937    
    SLICE_X46Y296        FDCE (Remov_fdce_C_CLR)     -0.050    -0.987    spi4adc/spi/dat_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.987    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.118ns (35.047%)  route 0.219ns (64.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.709    -0.970    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.118    -0.852 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.219    -0.633    spi4adc/spi/reset_r_reg
    SLICE_X46Y296        FDCE                                         f  spi4adc/spi/dat_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.955    -1.078    spi4adc/spi/clk
    SLICE_X46Y296        FDCE                                         r  spi4adc/spi/dat_cnt_reg[7]/C
                         clock pessimism              0.141    -0.937    
    SLICE_X46Y296        FDCE (Remov_fdce_C_CLR)     -0.050    -0.987    spi4adc/spi/dat_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.987    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.118ns (39.569%)  route 0.180ns (60.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.709    -0.970    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.118    -0.852 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.180    -0.672    spi4adc/spi/reset_r_reg
    SLICE_X49Y296        FDCE                                         f  spi4adc/spi/dat_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X49Y296        FDCE                                         r  spi4adc/spi/dat_cnt_reg[4]/C
                         clock pessimism              0.122    -0.957    
    SLICE_X49Y296        FDCE (Remov_fdce_C_CLR)     -0.069    -1.026    spi4adc/spi/dat_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          1.026    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.118ns (39.569%)  route 0.180ns (60.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.709    -0.970    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.118    -0.852 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.180    -0.672    spi4adc/spi/reset_r_reg
    SLICE_X49Y296        FDCE                                         f  spi4adc/spi/dat_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X49Y296        FDCE                                         r  spi4adc/spi/dat_cnt_reg[5]/C
                         clock pessimism              0.122    -0.957    
    SLICE_X49Y296        FDCE (Remov_fdce_C_CLR)     -0.069    -1.026    spi4adc/spi/dat_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          1.026    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/finished_r_reg/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.118ns (35.047%)  route 0.219ns (64.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.709    -0.970    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.118    -0.852 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.219    -0.633    spi4adc/spi/reset_r_reg
    SLICE_X47Y296        FDCE                                         f  spi4adc/spi/finished_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.955    -1.078    spi4adc/spi/clk
    SLICE_X47Y296        FDCE                                         r  spi4adc/spi/finished_r_reg/C
                         clock pessimism              0.141    -0.937    
    SLICE_X47Y296        FDCE (Remov_fdce_C_CLR)     -0.069    -1.006    spi4adc/spi/finished_r_reg
  -------------------------------------------------------------------
                         required time                          1.006    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.118ns (30.919%)  route 0.264ns (69.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.709    -0.970    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.118    -0.852 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.264    -0.588    spi4adc/spi/reset_r_reg
    SLICE_X46Y295        FDCE                                         f  spi4adc/spi/d_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.955    -1.078    spi4adc/spi/clk
    SLICE_X46Y295        FDCE                                         r  spi4adc/spi/d_cnt_reg[0]/C
                         clock pessimism              0.141    -0.937    
    SLICE_X46Y295        FDCE (Remov_fdce_C_CLR)     -0.050    -0.987    spi4adc/spi/d_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.987    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.118ns (30.919%)  route 0.264ns (69.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.709    -0.970    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.118    -0.852 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.264    -0.588    spi4adc/spi/reset_r_reg
    SLICE_X46Y295        FDCE                                         f  spi4adc/spi/d_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.955    -1.078    spi4adc/spi/clk
    SLICE_X46Y295        FDCE                                         r  spi4adc/spi/d_cnt_reg[1]/C
                         clock pessimism              0.141    -0.937    
    SLICE_X46Y295        FDCE (Remov_fdce_C_CLR)     -0.050    -0.987    spi4adc/spi/d_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.987    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.118ns (30.919%)  route 0.264ns (69.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.709    -0.970    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.118    -0.852 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.264    -0.588    spi4adc/spi/reset_r_reg
    SLICE_X46Y295        FDCE                                         f  spi4adc/spi/d_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.955    -1.078    spi4adc/spi/clk
    SLICE_X46Y295        FDCE                                         r  spi4adc/spi/d_cnt_reg[2]/C
                         clock pessimism              0.141    -0.937    
    SLICE_X46Y295        FDCE (Remov_fdce_C_CLR)     -0.050    -0.987    spi4adc/spi/d_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.987    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[5]/PRE
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.118ns (30.919%)  route 0.264ns (69.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.709    -0.970    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDCE (Prop_fdce_C_Q)         0.118    -0.852 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.264    -0.588    spi4adc/spi/reset_r_reg
    SLICE_X46Y295        FDPE                                         f  spi4adc/spi/d_cnt_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.955    -1.078    spi4adc/spi/clk
    SLICE_X46Y295        FDPE                                         r  spi4adc/spi/d_cnt_reg[5]/C
                         clock pessimism              0.141    -0.937    
    SLICE_X46Y295        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.989    spi4adc/spi/d_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.989    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.401    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_10M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        3.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.583ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_r_reg_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        2.239ns  (logic 0.330ns (14.740%)  route 1.909ns (85.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 97.756 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 90.407 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.566    90.407    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.204    90.611 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=4, routed)           1.228    91.839    spi4adc/spi/spi_cpol
    SLICE_X47Y291        LUT2 (Prop_lut2_I0_O)        0.126    91.965 f  spi4adc/spi/sclk_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.681    92.646    spi4adc/spi/sclk_r_reg_LDC_i_1_n_0
    SLICE_X47Y291        FDPE                                         f  spi4adc/spi/sclk_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.364    97.756    spi4adc/spi/clk
    SLICE_X47Y291        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/C
                         clock pessimism             -1.076    96.680    
                         clock uncertainty           -0.273    96.407    
    SLICE_X47Y291        FDPE (Recov_fdpe_C_PRE)     -0.178    96.229    spi4adc/spi/sclk_r_reg_P
  -------------------------------------------------------------------
                         required time                         96.229    
                         arrival time                         -92.646    
  -------------------------------------------------------------------
                         slack                                  3.583    

Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        2.148ns  (logic 0.327ns (15.224%)  route 1.821ns (84.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 97.757 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 90.407 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.566    90.407    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.204    90.611 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.473    91.085    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I0_O)        0.123    91.208 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          1.347    92.555    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X48Y295        FDPE                                         f  spi4adc/spi/dat_cnt_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.365    97.757    spi4adc/spi/clk
    SLICE_X48Y295        FDPE                                         r  spi4adc/spi/dat_cnt_reg[0]_P/C
                         clock pessimism             -1.076    96.681    
                         clock uncertainty           -0.273    96.408    
    SLICE_X48Y295        FDPE (Recov_fdpe_C_PRE)     -0.187    96.221    spi4adc/spi/dat_cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                         96.221    
                         arrival time                         -92.555    
  -------------------------------------------------------------------
                         slack                                  3.666    

Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        2.148ns  (logic 0.327ns (15.224%)  route 1.821ns (84.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 97.757 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 90.407 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.566    90.407    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.204    90.611 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.473    91.085    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I0_O)        0.123    91.208 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          1.347    92.555    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X48Y295        FDPE                                         f  spi4adc/spi/dat_cnt_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.365    97.757    spi4adc/spi/clk
    SLICE_X48Y295        FDPE                                         r  spi4adc/spi/dat_cnt_reg[2]_P/C
                         clock pessimism             -1.076    96.681    
                         clock uncertainty           -0.273    96.408    
    SLICE_X48Y295        FDPE (Recov_fdpe_C_PRE)     -0.187    96.221    spi4adc/spi/dat_cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                         96.221    
                         arrival time                         -92.555    
  -------------------------------------------------------------------
                         slack                                  3.666    

Slack (MET) :             3.699ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        2.148ns  (logic 0.327ns (15.224%)  route 1.821ns (84.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 97.757 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 90.407 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.566    90.407    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.204    90.611 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.473    91.085    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I0_O)        0.123    91.208 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          1.347    92.555    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X48Y295        FDCE                                         f  spi4adc/spi/dat_cnt_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.365    97.757    spi4adc/spi/clk
    SLICE_X48Y295        FDCE                                         r  spi4adc/spi/dat_cnt_reg[3]_C/C
                         clock pessimism             -1.076    96.681    
                         clock uncertainty           -0.273    96.408    
    SLICE_X48Y295        FDCE (Recov_fdce_C_CLR)     -0.154    96.254    spi4adc/spi/dat_cnt_reg[3]_C
  -------------------------------------------------------------------
                         required time                         96.254    
                         arrival time                         -92.555    
  -------------------------------------------------------------------
                         slack                                  3.699    

Slack (MET) :             3.779ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        2.008ns  (logic 0.327ns (16.284%)  route 1.681ns (83.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 90.407 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.566    90.407    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.204    90.611 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.544    91.155    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.123    91.278 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          1.137    92.415    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X51Y291        FDCE                                         f  spi4adc/spi/delay_cnt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X51Y291        FDCE                                         r  spi4adc/spi/delay_cnt_reg[2]_C/C
                         clock pessimism             -1.076    96.679    
                         clock uncertainty           -0.273    96.406    
    SLICE_X51Y291        FDCE (Recov_fdce_C_CLR)     -0.212    96.194    spi4adc/spi/delay_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                         96.194    
                         arrival time                         -92.415    
  -------------------------------------------------------------------
                         slack                                  3.779    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        1.905ns  (logic 0.327ns (17.169%)  route 1.578ns (82.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 97.757 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 90.407 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.566    90.407    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.204    90.611 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.544    91.155    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.123    91.278 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          1.034    92.312    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y296        FDPE                                         f  spi4adc/spi/dat_cnt_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.365    97.757    spi4adc/spi/clk
    SLICE_X48Y296        FDPE                                         r  spi4adc/spi/dat_cnt_reg[3]_P/C
                         clock pessimism             -1.076    96.681    
                         clock uncertainty           -0.273    96.408    
    SLICE_X48Y296        FDPE (Recov_fdpe_C_PRE)     -0.187    96.221    spi4adc/spi/dat_cnt_reg[3]_P
  -------------------------------------------------------------------
                         required time                         96.221    
                         arrival time                         -92.312    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        1.905ns  (logic 0.327ns (17.169%)  route 1.578ns (82.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 97.757 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 90.407 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.566    90.407    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.204    90.611 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.544    91.155    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.123    91.278 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          1.034    92.312    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y296        FDCE                                         f  spi4adc/spi/dat_cnt_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.365    97.757    spi4adc/spi/clk
    SLICE_X48Y296        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/C
                         clock pessimism             -1.076    96.681    
                         clock uncertainty           -0.273    96.408    
    SLICE_X48Y296        FDCE (Recov_fdce_C_CLR)     -0.154    96.254    spi4adc/spi/dat_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                         96.254    
                         arrival time                         -92.312    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        1.905ns  (logic 0.327ns (17.169%)  route 1.578ns (82.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 97.757 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 90.407 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.566    90.407    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.204    90.611 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.544    91.155    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.123    91.278 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          1.034    92.312    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X48Y296        FDCE                                         f  spi4adc/spi/dat_cnt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.365    97.757    spi4adc/spi/clk
    SLICE_X48Y296        FDCE                                         r  spi4adc/spi/dat_cnt_reg[2]_C/C
                         clock pessimism             -1.076    96.681    
                         clock uncertainty           -0.273    96.408    
    SLICE_X48Y296        FDCE (Recov_fdce_C_CLR)     -0.154    96.254    spi4adc/spi/dat_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                         96.254    
                         arrival time                         -92.312    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.988ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        1.824ns  (logic 0.327ns (17.930%)  route 1.497ns (82.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 97.755 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.926ns = ( 90.407 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.566    90.407    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.204    90.611 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.473    91.085    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I0_O)        0.123    91.208 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          1.023    92.231    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X50Y291        FDPE                                         f  spi4adc/spi/delay_cnt_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.363    97.755    spi4adc/spi/clk
    SLICE_X50Y291        FDPE                                         r  spi4adc/spi/delay_cnt_reg[2]_P/C
                         clock pessimism             -1.076    96.679    
                         clock uncertainty           -0.273    96.406    
    SLICE_X50Y291        FDPE (Recov_fdpe_C_PRE)     -0.187    96.219    spi4adc/spi/delay_cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                         96.219    
                         arrival time                         -92.231    
  -------------------------------------------------------------------
                         slack                                  3.988    

Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        1.811ns  (logic 0.223ns (12.315%)  route 1.588ns (87.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 97.757 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.925ns = ( 90.408 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    90.408    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y295        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y295        FDRE (Prop_fdre_C_Q)         0.223    90.631 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=14, routed)          1.588    92.219    spi4adc/rst
    SLICE_X48Y299        FDCE                                         f  spi4adc/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.365    97.757    spi4adc/clk
    SLICE_X48Y299        FDCE                                         r  spi4adc/FSM_sequential_state_reg[1]/C
                         clock pessimism             -1.076    96.681    
                         clock uncertainty           -0.273    96.408    
    SLICE_X48Y299        FDCE (Recov_fdce_C_CLR)     -0.154    96.254    spi4adc/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         96.254    
                         arrival time                         -92.219    
  -------------------------------------------------------------------
                         slack                                  4.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.100ns (13.808%)  route 0.624ns (86.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.077ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y295        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y295        FDRE (Prop_fdre_C_Q)         0.100    -0.871 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=14, routed)          0.624    -0.247    spi4adc/rst
    SLICE_X46Y297        FDCE                                         f  spi4adc/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.956    -1.077    spi4adc/clk
    SLICE_X46Y297        FDCE                                         r  spi4adc/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.436    -0.641    
                         clock uncertainty            0.273    -0.368    
    SLICE_X46Y297        FDCE (Remov_fdce_C_CLR)     -0.050    -0.418    spi4adc/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/en_r_reg/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.100ns (13.808%)  route 0.624ns (86.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.077ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y295        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y295        FDRE (Prop_fdre_C_Q)         0.100    -0.871 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=14, routed)          0.624    -0.247    spi4adc/rst
    SLICE_X46Y297        FDCE                                         f  spi4adc/en_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.956    -1.077    spi4adc/clk
    SLICE_X46Y297        FDCE                                         r  spi4adc/en_r_reg/C
                         clock pessimism              0.436    -0.641    
                         clock uncertainty            0.273    -0.368    
    SLICE_X46Y297        FDCE (Remov_fdce_C_CLR)     -0.050    -0.418    spi4adc/en_r_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/status_r_reg/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.100ns (13.808%)  route 0.624ns (86.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.077ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y295        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y295        FDRE (Prop_fdre_C_Q)         0.100    -0.871 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=14, routed)          0.624    -0.247    spi4adc/rst
    SLICE_X46Y297        FDCE                                         f  spi4adc/status_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.956    -1.077    spi4adc/clk
    SLICE_X46Y297        FDCE                                         r  spi4adc/status_r_reg/C
                         clock pessimism              0.436    -0.641    
                         clock uncertainty            0.273    -0.368    
    SLICE_X46Y297        FDCE (Remov_fdce_C_CLR)     -0.050    -0.418    spi4adc/status_r_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_r_reg_C/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.157ns (21.045%)  route 0.589ns (78.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.091    -0.880 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=4, routed)           0.192    -0.688    spi4adc/spi/spi_cpol
    SLICE_X46Y291        LUT2 (Prop_lut2_I1_O)        0.066    -0.622 f  spi4adc/spi/sclk_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.397    -0.225    spi4adc/spi/sclk_r_reg_LDC_i_2_n_0
    SLICE_X46Y291        FDCE                                         f  spi4adc/spi/sclk_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.954    -1.079    spi4adc/spi/clk
    SLICE_X46Y291        FDCE                                         r  spi4adc/spi/sclk_r_reg_C/C
                         clock pessimism              0.436    -0.643    
                         clock uncertainty            0.273    -0.370    
    SLICE_X46Y291        FDCE (Remov_fdce_C_CLR)     -0.050    -0.420    spi4adc/spi/sclk_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/clk_cnt_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.155ns (19.877%)  route 0.625ns (80.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.091    -0.880 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.254    -0.626    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I0_O)        0.064    -0.562 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.370    -0.191    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X50Y292        FDCE                                         f  spi4adc/spi/clk_cnt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.953    -1.080    spi4adc/spi/clk
    SLICE_X50Y292        FDCE                                         r  spi4adc/spi/clk_cnt_reg[2]_C/C
                         clock pessimism              0.436    -0.644    
                         clock uncertainty            0.273    -0.371    
    SLICE_X50Y292        FDCE (Remov_fdce_C_CLR)     -0.050    -0.421    spi4adc/spi/clk_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.155ns (19.877%)  route 0.625ns (80.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.091    -0.880 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.254    -0.626    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I0_O)        0.064    -0.562 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.370    -0.191    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X50Y292        FDPE                                         f  spi4adc/spi/delay_cnt_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.953    -1.080    spi4adc/spi/clk
    SLICE_X50Y292        FDPE                                         r  spi4adc/spi/delay_cnt_reg[0]_P/C
                         clock pessimism              0.436    -0.644    
                         clock uncertainty            0.273    -0.371    
    SLICE_X50Y292        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.423    spi4adc/spi/delay_cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_rdy_reg_P/PRE
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.155ns (19.877%)  route 0.625ns (80.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.091    -0.880 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.254    -0.626    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I0_O)        0.064    -0.562 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.370    -0.191    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X50Y292        FDPE                                         f  spi4adc/spi/sclk_rdy_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.953    -1.080    spi4adc/spi/clk
    SLICE_X50Y292        FDPE                                         r  spi4adc/spi/sclk_rdy_reg_P/C
                         clock pessimism              0.436    -0.644    
                         clock uncertainty            0.273    -0.371    
    SLICE_X50Y292        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.423    spi4adc/spi/sclk_rdy_reg_P
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_rdy_reg_C/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.155ns (19.399%)  route 0.644ns (80.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.091    -0.880 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.277    -0.603    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.064    -0.539 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.367    -0.172    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X49Y292        FDCE                                         f  spi4adc/spi/sclk_rdy_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.953    -1.080    spi4adc/spi/clk
    SLICE_X49Y292        FDCE                                         r  spi4adc/spi/sclk_rdy_reg_C/C
                         clock pessimism              0.436    -0.644    
                         clock uncertainty            0.273    -0.371    
    SLICE_X49Y292        FDCE (Remov_fdce_C_CLR)     -0.069    -0.440    spi4adc/spi/sclk_rdy_reg_C
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/reset_r_reg/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.100ns (12.085%)  route 0.727ns (87.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y295        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y295        FDRE (Prop_fdre_C_Q)         0.100    -0.871 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=14, routed)          0.727    -0.144    spi4adc/rst
    SLICE_X48Y297        FDCE                                         f  spi4adc/reset_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.955    -1.078    spi4adc/clk
    SLICE_X48Y297        FDCE                                         r  spi4adc/reset_r_reg/C
                         clock pessimism              0.436    -0.642    
                         clock uncertainty            0.273    -0.369    
    SLICE_X48Y297        FDCE (Remov_fdce_C_CLR)     -0.050    -0.419    spi4adc/reset_r_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.155ns (19.168%)  route 0.654ns (80.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.708    -0.971    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y293        FDRE (Prop_fdre_C_Q)         0.091    -0.880 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.277    -0.603    spi4adc/spi/spi_cpha
    SLICE_X48Y293        LUT2 (Prop_lut2_I1_O)        0.064    -0.539 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.377    -0.162    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X51Y292        FDCE                                         f  spi4adc/spi/delay_cnt_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.953    -1.080    spi4adc/spi/clk
    SLICE_X51Y292        FDCE                                         r  spi4adc/spi/delay_cnt_reg[0]_C/C
                         clock pessimism              0.436    -0.644    
                         clock uncertainty            0.273    -0.371    
    SLICE_X51Y292        FDCE (Remov_fdce_C_CLR)     -0.069    -0.440    spi4adc/spi/delay_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.278    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_150M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        1.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.259ns (5.836%)  route 4.179ns (94.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.314ns = ( 4.353 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    -2.925    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y293        FDRE (Prop_fdre_C_Q)         0.259    -2.666 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=446, routed)         4.179     1.513    mem_test_m0/rst
    SLICE_X19Y239        FDCE                                         f  mem_test_m0/wr_burst_data_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.294     4.353    mem_test_m0/mem_clk
    SLICE_X19Y239        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[11]/C
                         clock pessimism             -0.841     3.512    
                         clock uncertainty           -0.087     3.424    
    SLICE_X19Y239        FDCE (Recov_fdce_C_CLR)     -0.212     3.212    mem_test_m0/wr_burst_data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          3.212    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.259ns (5.836%)  route 4.179ns (94.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.314ns = ( 4.353 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    -2.925    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y293        FDRE (Prop_fdre_C_Q)         0.259    -2.666 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=446, routed)         4.179     1.513    mem_test_m0/rst
    SLICE_X19Y239        FDCE                                         f  mem_test_m0/wr_burst_data_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.294     4.353    mem_test_m0/mem_clk
    SLICE_X19Y239        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[12]/C
                         clock pessimism             -0.841     3.512    
                         clock uncertainty           -0.087     3.424    
    SLICE_X19Y239        FDCE (Recov_fdce_C_CLR)     -0.212     3.212    mem_test_m0/wr_burst_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          3.212    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[13]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.259ns (5.836%)  route 4.179ns (94.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.314ns = ( 4.353 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    -2.925    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y293        FDRE (Prop_fdre_C_Q)         0.259    -2.666 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=446, routed)         4.179     1.513    mem_test_m0/rst
    SLICE_X19Y239        FDCE                                         f  mem_test_m0/wr_burst_data_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.294     4.353    mem_test_m0/mem_clk
    SLICE_X19Y239        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[13]/C
                         clock pessimism             -0.841     3.512    
                         clock uncertainty           -0.087     3.424    
    SLICE_X19Y239        FDCE (Recov_fdce_C_CLR)     -0.212     3.212    mem_test_m0/wr_burst_data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          3.212    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[15]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.259ns (5.836%)  route 4.179ns (94.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.314ns = ( 4.353 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    -2.925    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y293        FDRE (Prop_fdre_C_Q)         0.259    -2.666 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=446, routed)         4.179     1.513    mem_test_m0/rst
    SLICE_X19Y239        FDCE                                         f  mem_test_m0/wr_burst_data_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.294     4.353    mem_test_m0/mem_clk
    SLICE_X19Y239        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[15]/C
                         clock pessimism             -0.841     3.512    
                         clock uncertainty           -0.087     3.424    
    SLICE_X19Y239        FDCE (Recov_fdce_C_CLR)     -0.212     3.212    mem_test_m0/wr_burst_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          3.212    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.259ns (5.836%)  route 4.179ns (94.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.314ns = ( 4.353 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    -2.925    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y293        FDRE (Prop_fdre_C_Q)         0.259    -2.666 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=446, routed)         4.179     1.513    mem_test_m0/rst
    SLICE_X19Y239        FDCE                                         f  mem_test_m0/wr_burst_data_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.294     4.353    mem_test_m0/mem_clk
    SLICE_X19Y239        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[5]/C
                         clock pessimism             -0.841     3.512    
                         clock uncertainty           -0.087     3.424    
    SLICE_X19Y239        FDCE (Recov_fdce_C_CLR)     -0.212     3.212    mem_test_m0/wr_burst_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          3.212    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.259ns (5.836%)  route 4.179ns (94.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.314ns = ( 4.353 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    -2.925    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y293        FDRE (Prop_fdre_C_Q)         0.259    -2.666 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=446, routed)         4.179     1.513    mem_test_m0/rst
    SLICE_X19Y239        FDCE                                         f  mem_test_m0/wr_burst_data_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.294     4.353    mem_test_m0/mem_clk
    SLICE_X19Y239        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[6]/C
                         clock pessimism             -0.841     3.512    
                         clock uncertainty           -0.087     3.424    
    SLICE_X19Y239        FDCE (Recov_fdce_C_CLR)     -0.212     3.212    mem_test_m0/wr_burst_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          3.212    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.259ns (5.836%)  route 4.179ns (94.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.314ns = ( 4.353 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    -2.925    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y293        FDRE (Prop_fdre_C_Q)         0.259    -2.666 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=446, routed)         4.179     1.513    mem_test_m0/rst
    SLICE_X19Y239        FDCE                                         f  mem_test_m0/wr_burst_data_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.294     4.353    mem_test_m0/mem_clk
    SLICE_X19Y239        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[9]/C
                         clock pessimism             -0.841     3.512    
                         clock uncertainty           -0.087     3.424    
    SLICE_X19Y239        FDCE (Recov_fdce_C_CLR)     -0.212     3.212    mem_test_m0/wr_burst_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          3.212    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[14]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 0.259ns (6.231%)  route 3.898ns (93.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.314ns = ( 4.353 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    -2.925    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y293        FDRE (Prop_fdre_C_Q)         0.259    -2.666 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=446, routed)         3.898     1.232    mem_test_m0/rst
    SLICE_X20Y240        FDCE                                         f  mem_test_m0/wr_burst_data_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.294     4.353    mem_test_m0/mem_clk
    SLICE_X20Y240        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[14]/C
                         clock pessimism             -0.841     3.512    
                         clock uncertainty           -0.087     3.424    
    SLICE_X20Y240        FDCE (Recov_fdce_C_CLR)     -0.154     3.270    mem_test_m0/wr_burst_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          3.270    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[47]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 0.259ns (6.231%)  route 3.898ns (93.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.314ns = ( 4.353 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    -2.925    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y293        FDRE (Prop_fdre_C_Q)         0.259    -2.666 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=446, routed)         3.898     1.232    mem_test_m0/rst
    SLICE_X20Y240        FDCE                                         f  mem_test_m0/wr_burst_data_reg_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.294     4.353    mem_test_m0/mem_clk
    SLICE_X20Y240        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[47]/C
                         clock pessimism             -0.841     3.512    
                         clock uncertainty           -0.087     3.424    
    SLICE_X20Y240        FDCE (Recov_fdce_C_CLR)     -0.154     3.270    mem_test_m0/wr_burst_data_reg_reg[47]
  -------------------------------------------------------------------
                         required time                          3.270    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mem_test_m0/wr_burst_data_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 0.259ns (6.231%)  route 3.898ns (93.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.314ns = ( 4.353 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.925ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.567    -2.925    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y293        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y293        FDRE (Prop_fdre_C_Q)         0.259    -2.666 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=446, routed)         3.898     1.232    mem_test_m0/rst
    SLICE_X20Y240        FDCE                                         f  mem_test_m0/wr_burst_data_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        1.294     4.353    mem_test_m0/mem_clk
    SLICE_X20Y240        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[7]/C
                         clock pessimism             -0.841     3.512    
                         clock uncertainty           -0.087     3.424    
    SLICE_X20Y240        FDCE (Recov_fdce_C_CLR)     -0.154     3.270    mem_test_m0/wr_burst_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          3.270    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                  2.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.090%)  route 0.104ns (50.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.617    -1.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X57Y234        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y234        FDPE (Prop_fdpe_C_Q)         0.100    -0.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104    -0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X57Y233        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.840    -1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X57Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.142    -1.051    
    SLICE_X57Y233        FDCE (Remov_fdce_C_CLR)     -0.069    -1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.120    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.090%)  route 0.104ns (50.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.617    -1.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X57Y234        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y234        FDPE (Prop_fdpe_C_Q)         0.100    -0.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104    -0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X57Y233        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.840    -1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X57Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.142    -1.051    
    SLICE_X57Y233        FDCE (Remov_fdce_C_CLR)     -0.069    -1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          1.120    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.589%)  route 0.106ns (51.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.617    -1.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X57Y234        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y234        FDPE (Prop_fdpe_C_Q)         0.100    -0.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.106    -0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X56Y233        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.840    -1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X56Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.142    -1.051    
    SLICE_X56Y233        FDCE (Remov_fdce_C_CLR)     -0.069    -1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.120    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.589%)  route 0.106ns (51.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.617    -1.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X57Y234        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y234        FDPE (Prop_fdpe_C_Q)         0.100    -0.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.106    -0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X56Y233        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.840    -1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X56Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.142    -1.051    
    SLICE_X56Y233        FDCE (Remov_fdce_C_CLR)     -0.069    -1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          1.120    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.589%)  route 0.106ns (51.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.617    -1.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X57Y234        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y234        FDPE (Prop_fdpe_C_Q)         0.100    -0.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.106    -0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X56Y233        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.840    -1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X56Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.142    -1.051    
    SLICE_X56Y233        FDCE (Remov_fdce_C_CLR)     -0.069    -1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          1.120    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.589%)  route 0.106ns (51.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.617    -1.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X57Y234        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y234        FDPE (Prop_fdpe_C_Q)         0.100    -0.962 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.106    -0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X56Y233        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.840    -1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X56Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.142    -1.051    
    SLICE_X56Y233        FDCE (Remov_fdce_C_CLR)     -0.069    -1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          1.120    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -1.063ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.616    -1.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y233        FDPE (Prop_fdpe_C_Q)         0.091    -0.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.092    -0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X59Y234        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.841    -1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y234        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.142    -1.050    
    SLICE_X59Y234        FDPE (Remov_fdpe_C_PRE)     -0.110    -1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          1.160    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.230%)  route 0.149ns (59.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -1.063ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.616    -1.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y222        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y222        FDPE (Prop_fdpe_C_Q)         0.100    -0.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.149    -0.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X52Y221        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.841    -1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X52Y221        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.142    -1.050    
    SLICE_X52Y221        FDPE (Remov_fdpe_C_PRE)     -0.052    -1.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          1.102    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.230%)  route 0.149ns (59.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -1.063ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.616    -1.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y222        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y222        FDPE (Prop_fdpe_C_Q)         0.100    -0.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.149    -0.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X52Y221        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.841    -1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X52Y221        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.142    -1.050    
    SLICE_X52Y221        FDPE (Remov_fdpe_C_PRE)     -0.052    -1.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          1.102    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.170%)  route 0.149ns (59.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    -1.056ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.623    -1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y216        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y216        FDCE (Prop_fdce_C_Q)         0.100    -0.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.149    -0.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X48Y216        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=4316, routed)        0.847    -1.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X48Y216        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.141    -1.045    
    SLICE_X48Y216        FDCE (Remov_fdce_C_CLR)     -0.050    -1.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          1.095    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                  0.288    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.445ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.416ns (18.043%)  route 1.890ns (81.957%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 37.793 - 33.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.393     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y214        FDRE (Prop_fdre_C_Q)         0.204     5.789 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.473     6.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X62Y214        LUT6 (Prop_lut6_I1_O)        0.126     6.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.478     6.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y215        LUT4 (Prop_lut4_I0_O)        0.043     6.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.540     7.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X64Y218        LUT1 (Prop_lut1_I0_O)        0.043     7.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.399     7.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X62Y219        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.220    37.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X62Y219        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.765    38.558    
                         clock uncertainty           -0.035    38.522    
    SLICE_X62Y219        FDCE (Recov_fdce_C_CLR)     -0.187    38.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.335    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                 30.445    

Slack (MET) :             30.445ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.416ns (18.043%)  route 1.890ns (81.957%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 37.793 - 33.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.393     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y214        FDRE (Prop_fdre_C_Q)         0.204     5.789 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.473     6.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X62Y214        LUT6 (Prop_lut6_I1_O)        0.126     6.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.478     6.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y215        LUT4 (Prop_lut4_I0_O)        0.043     6.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.540     7.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X64Y218        LUT1 (Prop_lut1_I0_O)        0.043     7.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.399     7.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X62Y219        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.220    37.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X62Y219        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.765    38.558    
                         clock uncertainty           -0.035    38.522    
    SLICE_X62Y219        FDCE (Recov_fdce_C_CLR)     -0.187    38.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.335    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                 30.445    

Slack (MET) :             30.478ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.416ns (18.043%)  route 1.890ns (81.957%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 37.793 - 33.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.393     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y214        FDRE (Prop_fdre_C_Q)         0.204     5.789 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.473     6.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X62Y214        LUT6 (Prop_lut6_I1_O)        0.126     6.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.478     6.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y215        LUT4 (Prop_lut4_I0_O)        0.043     6.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.540     7.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X64Y218        LUT1 (Prop_lut1_I0_O)        0.043     7.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.399     7.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X62Y219        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.220    37.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X62Y219        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.765    38.558    
                         clock uncertainty           -0.035    38.522    
    SLICE_X62Y219        FDCE (Recov_fdce_C_CLR)     -0.154    38.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.368    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                 30.478    

Slack (MET) :             30.478ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.416ns (18.043%)  route 1.890ns (81.957%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 37.793 - 33.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.393     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y214        FDRE (Prop_fdre_C_Q)         0.204     5.789 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.473     6.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X62Y214        LUT6 (Prop_lut6_I1_O)        0.126     6.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.478     6.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y215        LUT4 (Prop_lut4_I0_O)        0.043     6.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.540     7.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X64Y218        LUT1 (Prop_lut1_I0_O)        0.043     7.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.399     7.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X62Y219        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.220    37.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X62Y219        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.765    38.558    
                         clock uncertainty           -0.035    38.522    
    SLICE_X62Y219        FDCE (Recov_fdce_C_CLR)     -0.154    38.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.368    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                 30.478    

Slack (MET) :             30.478ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.416ns (18.043%)  route 1.890ns (81.957%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 37.793 - 33.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.393     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y214        FDRE (Prop_fdre_C_Q)         0.204     5.789 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.473     6.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X62Y214        LUT6 (Prop_lut6_I1_O)        0.126     6.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.478     6.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y215        LUT4 (Prop_lut4_I0_O)        0.043     6.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.540     7.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X64Y218        LUT1 (Prop_lut1_I0_O)        0.043     7.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.399     7.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X62Y219        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.220    37.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X62Y219        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.765    38.558    
                         clock uncertainty           -0.035    38.522    
    SLICE_X62Y219        FDCE (Recov_fdce_C_CLR)     -0.154    38.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.368    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                 30.478    

Slack (MET) :             30.478ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.416ns (18.043%)  route 1.890ns (81.957%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 37.793 - 33.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.393     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y214        FDRE (Prop_fdre_C_Q)         0.204     5.789 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.473     6.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X62Y214        LUT6 (Prop_lut6_I1_O)        0.126     6.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.478     6.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y215        LUT4 (Prop_lut4_I0_O)        0.043     6.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.540     7.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X64Y218        LUT1 (Prop_lut1_I0_O)        0.043     7.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.399     7.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X62Y219        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.220    37.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X62Y219        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.765    38.558    
                         clock uncertainty           -0.035    38.522    
    SLICE_X62Y219        FDCE (Recov_fdce_C_CLR)     -0.154    38.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.368    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                 30.478    

Slack (MET) :             30.578ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.416ns (19.601%)  route 1.706ns (80.399%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 37.791 - 33.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.742ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.393     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y214        FDRE (Prop_fdre_C_Q)         0.204     5.789 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.473     6.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X62Y214        LUT6 (Prop_lut6_I1_O)        0.126     6.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.478     6.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y215        LUT4 (Prop_lut4_I0_O)        0.043     6.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.540     7.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X64Y218        LUT1 (Prop_lut1_I0_O)        0.043     7.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.216     7.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X64Y219        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.218    37.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y219        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.742    38.533    
                         clock uncertainty           -0.035    38.497    
    SLICE_X64Y219        FDCE (Recov_fdce_C_CLR)     -0.212    38.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                 30.578    

Slack (MET) :             30.578ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.416ns (19.601%)  route 1.706ns (80.399%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 37.791 - 33.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.742ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.393     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y214        FDRE (Prop_fdre_C_Q)         0.204     5.789 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.473     6.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X62Y214        LUT6 (Prop_lut6_I1_O)        0.126     6.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.478     6.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y215        LUT4 (Prop_lut4_I0_O)        0.043     6.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.540     7.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X64Y218        LUT1 (Prop_lut1_I0_O)        0.043     7.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.216     7.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X64Y219        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.218    37.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y219        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.742    38.533    
                         clock uncertainty           -0.035    38.497    
    SLICE_X64Y219        FDCE (Recov_fdce_C_CLR)     -0.212    38.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                 30.578    

Slack (MET) :             30.578ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.416ns (19.601%)  route 1.706ns (80.399%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 37.791 - 33.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.742ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.393     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y214        FDRE (Prop_fdre_C_Q)         0.204     5.789 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.473     6.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X62Y214        LUT6 (Prop_lut6_I1_O)        0.126     6.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.478     6.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y215        LUT4 (Prop_lut4_I0_O)        0.043     6.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.540     7.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X64Y218        LUT1 (Prop_lut1_I0_O)        0.043     7.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.216     7.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X64Y219        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.218    37.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y219        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.742    38.533    
                         clock uncertainty           -0.035    38.497    
    SLICE_X64Y219        FDCE (Recov_fdce_C_CLR)     -0.212    38.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                 30.578    

Slack (MET) :             30.578ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.416ns (19.601%)  route 1.706ns (80.399%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 37.791 - 33.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.742ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.099     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.393     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y214        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y214        FDRE (Prop_fdre_C_Q)         0.204     5.789 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.473     6.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X62Y214        LUT6 (Prop_lut6_I1_O)        0.126     6.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.478     6.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X64Y215        LUT4 (Prop_lut4_I0_O)        0.043     6.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.540     7.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X64Y218        LUT1 (Prop_lut1_I0_O)        0.043     7.491 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.216     7.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X64Y219        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.490    36.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.218    37.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y219        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.742    38.533    
                         clock uncertainty           -0.035    38.497    
    SLICE_X64Y219        FDCE (Recov_fdce_C_CLR)     -0.212    38.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                 30.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.424%)  route 0.154ns (56.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.615     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X62Y231        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y231        FDPE (Prop_fdpe_C_Q)         0.118     3.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.154     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X58Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.840     3.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X58Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.570     2.971    
    SLICE_X58Y231        FDCE (Remov_fdce_C_CLR)     -0.050     2.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.921    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.424%)  route 0.154ns (56.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.615     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X62Y231        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y231        FDPE (Prop_fdpe_C_Q)         0.118     3.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.154     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X58Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.840     3.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X58Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.570     2.971    
    SLICE_X58Y231        FDCE (Remov_fdce_C_CLR)     -0.050     2.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.921    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.118ns (43.799%)  route 0.151ns (56.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.615     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X62Y231        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y231        FDPE (Prop_fdpe_C_Q)         0.118     3.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.151     3.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X65Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.838     3.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X65Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.570     2.969    
    SLICE_X65Y231        FDCE (Remov_fdce_C_CLR)     -0.069     2.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.118ns (43.799%)  route 0.151ns (56.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.615     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X62Y231        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y231        FDPE (Prop_fdpe_C_Q)         0.118     3.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.151     3.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X65Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.838     3.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X65Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.570     2.969    
    SLICE_X65Y231        FDCE (Remov_fdce_C_CLR)     -0.069     2.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.118ns (43.799%)  route 0.151ns (56.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.615     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X62Y231        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y231        FDPE (Prop_fdpe_C_Q)         0.118     3.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.151     3.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X65Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.838     3.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X65Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.570     2.969    
    SLICE_X65Y231        FDCE (Remov_fdce_C_CLR)     -0.069     2.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.424%)  route 0.154ns (56.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.615     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X62Y231        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y231        FDPE (Prop_fdpe_C_Q)         0.118     3.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.154     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X59Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.840     3.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X59Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.570     2.971    
    SLICE_X59Y231        FDCE (Remov_fdce_C_CLR)     -0.069     2.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.424%)  route 0.154ns (56.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.615     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X62Y231        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y231        FDPE (Prop_fdpe_C_Q)         0.118     3.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.154     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X59Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.840     3.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X59Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.570     2.971    
    SLICE_X59Y231        FDCE (Remov_fdce_C_CLR)     -0.069     2.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.424%)  route 0.154ns (56.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.615     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X62Y231        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y231        FDPE (Prop_fdpe_C_Q)         0.118     3.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.154     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X59Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.840     3.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X59Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.570     2.971    
    SLICE_X59Y231        FDCE (Remov_fdce_C_CLR)     -0.069     2.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.424%)  route 0.154ns (56.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.615     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X62Y231        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y231        FDPE (Prop_fdpe_C_Q)         0.118     3.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.154     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X59Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.840     3.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X59Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.570     2.971    
    SLICE_X59Y231        FDCE (Remov_fdce_C_CLR)     -0.069     2.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.424%)  route 0.154ns (56.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.298     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.615     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X62Y231        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y231        FDPE (Prop_fdpe_C_Q)         0.118     3.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.154     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X59Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.671     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.840     3.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X59Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.570     2.971    
    SLICE_X59Y231        FDCE (Remov_fdce_C_CLR)     -0.069     2.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.309    





