
ubuntu-preinstalled/zdump:     file format elf32-littlearm


Disassembly of section .init:

00000b1c <.init>:
 b1c:	push	{r3, lr}
 b20:	bl	1654 <abort@plt+0x968>
 b24:	pop	{r3, pc}

Disassembly of section .plt:

00000b28 <raise@plt-0x14>:
 b28:	push	{lr}		; (str lr, [sp, #-4]!)
 b2c:	ldr	lr, [pc, #4]	; b38 <raise@plt-0x4>
 b30:	add	lr, pc, lr
 b34:	ldr	pc, [lr, #8]!
 b38:	strdeq	r2, [r1], -r8

00000b3c <raise@plt>:
 b3c:	add	ip, pc, #0, 12
 b40:	add	ip, ip, #73728	; 0x12000
 b44:	ldr	pc, [ip, #1016]!	; 0x3f8

00000b48 <gmtime_r@plt>:
 b48:	add	ip, pc, #0, 12
 b4c:	add	ip, ip, #73728	; 0x12000
 b50:	ldr	pc, [ip, #1008]!	; 0x3f0

00000b54 <strcmp@plt>:
 b54:	add	ip, pc, #0, 12
 b58:	add	ip, ip, #73728	; 0x12000
 b5c:	ldr	pc, [ip, #1000]!	; 0x3e8

00000b60 <__cxa_finalize@plt>:
 b60:	add	ip, pc, #0, 12
 b64:	add	ip, ip, #73728	; 0x12000
 b68:	ldr	pc, [ip, #992]!	; 0x3e0

00000b6c <printf@plt>:
 b6c:			; <UNDEFINED> instruction: 0xe7fd4778
 b70:	add	ip, pc, #0, 12
 b74:	add	ip, ip, #73728	; 0x12000
 b78:	ldr	pc, [ip, #980]!	; 0x3d4

00000b7c <fflush@plt>:
 b7c:	add	ip, pc, #0, 12
 b80:	add	ip, ip, #73728	; 0x12000
 b84:	ldr	pc, [ip, #972]!	; 0x3cc

00000b88 <free@plt>:
 b88:			; <UNDEFINED> instruction: 0xe7fd4778
 b8c:	add	ip, pc, #0, 12
 b90:	add	ip, ip, #73728	; 0x12000
 b94:	ldr	pc, [ip, #960]!	; 0x3c0

00000b98 <ferror@plt>:
 b98:	add	ip, pc, #0, 12
 b9c:	add	ip, ip, #73728	; 0x12000
 ba0:	ldr	pc, [ip, #952]!	; 0x3b8

00000ba4 <memcpy@plt>:
 ba4:	add	ip, pc, #0, 12
 ba8:	add	ip, ip, #73728	; 0x12000
 bac:	ldr	pc, [ip, #944]!	; 0x3b0

00000bb0 <time@plt>:
 bb0:	add	ip, pc, #0, 12
 bb4:	add	ip, ip, #73728	; 0x12000
 bb8:	ldr	pc, [ip, #936]!	; 0x3a8

00000bbc <dcgettext@plt>:
 bbc:	add	ip, pc, #0, 12
 bc0:	add	ip, ip, #73728	; 0x12000
 bc4:	ldr	pc, [ip, #928]!	; 0x3a0

00000bc8 <__stack_chk_fail@plt>:
 bc8:	add	ip, pc, #0, 12
 bcc:	add	ip, ip, #73728	; 0x12000
 bd0:	ldr	pc, [ip, #920]!	; 0x398

00000bd4 <localtime_r@plt>:
 bd4:	add	ip, pc, #0, 12
 bd8:	add	ip, ip, #73728	; 0x12000
 bdc:	ldr	pc, [ip, #912]!	; 0x390

00000be0 <textdomain@plt>:
 be0:	add	ip, pc, #0, 12
 be4:	add	ip, ip, #73728	; 0x12000
 be8:	ldr	pc, [ip, #904]!	; 0x388

00000bec <perror@plt>:
 bec:	add	ip, pc, #0, 12
 bf0:	add	ip, ip, #73728	; 0x12000
 bf4:	ldr	pc, [ip, #896]!	; 0x380

00000bf8 <tzset@plt>:
 bf8:	add	ip, pc, #0, 12
 bfc:	add	ip, ip, #73728	; 0x12000
 c00:	ldr	pc, [ip, #888]!	; 0x378

00000c04 <strcat@plt>:
 c04:	add	ip, pc, #0, 12
 c08:	add	ip, ip, #73728	; 0x12000
 c0c:	ldr	pc, [ip, #880]!	; 0x370

00000c10 <strcpy@plt>:
 c10:			; <UNDEFINED> instruction: 0xe7fd4778
 c14:	add	ip, pc, #0, 12
 c18:	add	ip, ip, #73728	; 0x12000
 c1c:	ldr	pc, [ip, #868]!	; 0x364

00000c20 <puts@plt>:
 c20:	add	ip, pc, #0, 12
 c24:	add	ip, ip, #73728	; 0x12000
 c28:	ldr	pc, [ip, #860]!	; 0x35c

00000c2c <malloc@plt>:
 c2c:	add	ip, pc, #0, 12
 c30:	add	ip, ip, #73728	; 0x12000
 c34:	ldr	pc, [ip, #852]!	; 0x354

00000c38 <__libc_start_main@plt>:
 c38:	add	ip, pc, #0, 12
 c3c:	add	ip, ip, #73728	; 0x12000
 c40:	ldr	pc, [ip, #844]!	; 0x34c

00000c44 <strerror@plt>:
 c44:	add	ip, pc, #0, 12
 c48:	add	ip, ip, #73728	; 0x12000
 c4c:	ldr	pc, [ip, #836]!	; 0x344

00000c50 <strftime@plt>:
 c50:	add	ip, pc, #0, 12
 c54:	add	ip, ip, #73728	; 0x12000
 c58:	ldr	pc, [ip, #828]!	; 0x33c

00000c5c <__gmon_start__@plt>:
 c5c:	add	ip, pc, #0, 12
 c60:	add	ip, ip, #73728	; 0x12000
 c64:	ldr	pc, [ip, #820]!	; 0x334

00000c68 <exit@plt>:
 c68:	add	ip, pc, #0, 12
 c6c:	add	ip, ip, #73728	; 0x12000
 c70:	ldr	pc, [ip, #812]!	; 0x32c

00000c74 <strlen@plt>:
 c74:	add	ip, pc, #0, 12
 c78:	add	ip, ip, #73728	; 0x12000
 c7c:	ldr	pc, [ip, #804]!	; 0x324

00000c80 <getopt@plt>:
 c80:	add	ip, pc, #0, 12
 c84:	add	ip, ip, #73728	; 0x12000
 c88:	ldr	pc, [ip, #796]!	; 0x31c

00000c8c <fprintf@plt>:
 c8c:	add	ip, pc, #0, 12
 c90:	add	ip, ip, #73728	; 0x12000
 c94:	ldr	pc, [ip, #788]!	; 0x314

00000c98 <__errno_location@plt>:
 c98:	add	ip, pc, #0, 12
 c9c:	add	ip, ip, #73728	; 0x12000
 ca0:	ldr	pc, [ip, #780]!	; 0x30c

00000ca4 <snprintf@plt>:
 ca4:	add	ip, pc, #0, 12
 ca8:	add	ip, ip, #73728	; 0x12000
 cac:	ldr	pc, [ip, #772]!	; 0x304

00000cb0 <putchar@plt>:
 cb0:	add	ip, pc, #0, 12
 cb4:	add	ip, ip, #73728	; 0x12000
 cb8:	ldr	pc, [ip, #764]!	; 0x2fc

00000cbc <fclose@plt>:
 cbc:	add	ip, pc, #0, 12
 cc0:	add	ip, ip, #73728	; 0x12000
 cc4:	ldr	pc, [ip, #756]!	; 0x2f4

00000cc8 <setlocale@plt>:
 cc8:	add	ip, pc, #0, 12
 ccc:	add	ip, ip, #73728	; 0x12000
 cd0:	ldr	pc, [ip, #748]!	; 0x2ec

00000cd4 <putc@plt>:
 cd4:	add	ip, pc, #0, 12
 cd8:	add	ip, ip, #73728	; 0x12000
 cdc:	ldr	pc, [ip, #740]!	; 0x2e4

00000ce0 <__strtoll_internal@plt>:
 ce0:	add	ip, pc, #0, 12
 ce4:	add	ip, ip, #73728	; 0x12000
 ce8:	ldr	pc, [ip, #732]!	; 0x2dc

00000cec <abort@plt>:
 cec:	add	ip, pc, #0, 12
 cf0:	add	ip, ip, #73728	; 0x12000
 cf4:	ldr	pc, [ip, #724]!	; 0x2d4

Disassembly of section .text:

00000cf8 <.text>:
     cf8:	svcmi	0x00f0e92d
     cfc:	stc	6, cr4, [sp, #-12]!
     d00:	ldrmi	r8, [lr], -r8, lsl #22
     d04:	stmcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     d08:			; <UNDEFINED> instruction: 0xf8df460c
     d0c:	andcs	r1, r6, r4, lsl #17
     d10:	sbclt	r4, r9, sl, ror r4
     d14:	movwls	r4, #46201	; 0xb479
     d18:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     d1c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
     d20:			; <UNDEFINED> instruction: 0xf04f9347
     d24:			; <UNDEFINED> instruction: 0xf7ff0300
     d28:			; <UNDEFINED> instruction: 0xf8dfefd0
     d2c:	ldrbtmi	r0, [r8], #-2156	; 0xfffff794
     d30:	svc	0x0056f7ff
     d34:	stmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     d38:	cdpcs	8, 0, cr6, cr1, cr2, {1}
     d3c:	stmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     d40:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
     d44:	tstls	r3, r3, lsl #4
     d48:	ldcle	0, cr6, [fp, #-104]!	; 0xffffff98
     d4c:	ldmdahi	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     d50:			; <UNDEFINED> instruction: 0xf8df4627
     d54:	strcs	r9, [r1, #-2132]	; 0xfffff7ac
     d58:			; <UNDEFINED> instruction: 0x46a244f8
     d5c:	strd	r4, [r9], -r9
     d60:	strbmi	r4, [r9], -r0, lsr #12
     d64:	mrc	7, 7, APSR_nzcv, cr6, cr15, {7}
     d68:			; <UNDEFINED> instruction: 0xf0002800
     d6c:	strcc	r8, [r1, #-1028]	; 0xfffffbfc
     d70:	eorle	r4, r6, lr, lsr #5
     d74:	svcmi	0x0004f857
     d78:	strtmi	r4, [r0], -r1, asr #12
     d7c:	mcr	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     d80:	mvnle	r2, r0, lsl #16
     d84:	stmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     d88:			; <UNDEFINED> instruction: 0xf8df4682
     d8c:			; <UNDEFINED> instruction: 0xf8df1824
     d90:	ldrbtmi	r0, [sl], #-2084	; 0xfffff7dc
     d94:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
     d98:	mcr	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     d9c:	ldmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     da0:	ubfxcc	pc, pc, #17, #17
     da4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     da8:	blls	11dae18 <abort@plt+0x11da12c>
     dac:			; <UNDEFINED> instruction: 0xf04f405a
     db0:			; <UNDEFINED> instruction: 0xf0400300
     db4:	ldrbmi	r8, [r0], -r9, ror #7
     db8:	ldc	0, cr11, [sp], #292	; 0x124
     dbc:	pop	{r3, r8, r9, fp, pc}
     dc0:	usub8mi	r8, r4, r0
     dc4:	ubfxls	pc, pc, #17, #21
     dc8:	ldrmi	r2, [sp], -r0, lsl #6
     dcc:	ldrbtmi	r4, [r9], #1567	; 0x61f
     dd0:			; <UNDEFINED> instruction: 0x461e4698
     dd4:	strtmi	r9, [r1], -r5, lsl #6
     dd8:	strbmi	r9, [sl], -fp, lsl #16
     ddc:	svc	0x0050f7ff
     de0:	eorsle	r1, sp, r1, asr #24
     de4:	stmdacs	r0!, {r1, r2, r4, r6, fp, ip, sp}
     de8:	mvnhi	pc, r0, lsl #4
     dec:	vadd.i8	d2, d0, d16
     df0:	ldm	pc, {r0, r1, r5, r6, r7, r8, pc}^	; <UNPREDICTABLE>
     df4:	eorseq	pc, r2, r0, lsl r0	; <UNPREDICTABLE>
     df8:	mvneq	r0, r1, ror #3
     dfc:	mvneq	r0, r1, ror #3
     e00:	mvneq	r0, r1, ror #3
     e04:	mvneq	r0, r1, ror #3
     e08:	mvneq	r0, r1, ror #3
     e0c:	mvneq	r0, r1, ror #3
     e10:	mvneq	r0, ip, lsr #32
     e14:	mvneq	r0, r1, ror #3
     e18:	mvneq	r0, r1, ror #3
     e1c:	mvneq	r0, r3, lsr #32
     e20:	mvneq	r0, r1, ror #3
     e24:	mvneq	r0, r1, ror #3
     e28:	mvneq	r0, r1, ror #3
     e2c:	mvneq	r0, r1, ror #3
     e30:	eoreq	r0, r6, r1, ror #3
     e34:	eoreq	r0, r1, r1, ror #3
     e38:	strb	r2, [ip, r1, lsl #10]
     e3c:	movwls	r2, #21249	; 0x5301
     e40:			; <UNDEFINED> instruction: 0xf8dfe7c9
     e44:	bls	4cec3c <abort@plt+0x4cdf50>
     e48:	ldmdavs	lr, {r0, r1, r4, r6, r7, fp, ip, lr}
     e4c:			; <UNDEFINED> instruction: 0xf8dfe7c3
     e50:	bls	4cec18 <abort@plt+0x4cdf2c>
     e54:	ldmdavs	pc, {r0, r1, r4, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
     e58:			; <UNDEFINED> instruction: 0xf04fe7bd
     e5c:	ldr	r0, [sl, r1, lsl #16]!
     e60:			; <UNDEFINED> instruction: 0x3760f8df
     e64:	ldmdbls	r3, {r1, r4, r5, r7, r9, sl, lr}
     e68:			; <UNDEFINED> instruction: 0xf8519a0b
     e6c:	bcc	64e80 <abort@plt+0x64194>
     e70:	ldrdcc	pc, [r0], -r9
     e74:			; <UNDEFINED> instruction: 0xf000429a
     e78:	blls	1614d4 <abort@plt+0x1607e8>
     e7c:	movweq	lr, #14920	; 0x3a48
     e80:			; <UNDEFINED> instruction: 0x432b9311
     e84:			; <UNDEFINED> instruction: 0xf0409309
     e88:	stmdals	r9, {r0, r1, r5, r6, r8, pc}
     e8c:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
     e90:			; <UNDEFINED> instruction: 0xf7ff9304
     e94:			; <UNDEFINED> instruction: 0xf04fee8e
     e98:	tstls	r4, #0, 6
     e9c:	beq	fe43c6d0 <abort@plt+0xfe43b9e4>
     ea0:			; <UNDEFINED> instruction: 0x6724f8df
     ea4:			; <UNDEFINED> instruction: 0xf8d92300
     ea8:	ldrbtmi	r2, [lr], #-0
     eac:	blls	2d9080 <abort@plt+0x2d8394>
     eb0:	addsmi	r9, r3, #-805306368	; 0xd0000000
     eb4:	teqhi	ip, r0, asr #6	; <UNPREDICTABLE>
     eb8:	bl	127af4 <abort@plt+0x126e08>
     ebc:	blls	2c24d0 <abort@plt+0x2c17e4>
     ec0:	bl	1262e0 <abort@plt+0x1255f4>
     ec4:			; <UNDEFINED> instruction: 0xf8550483
     ec8:			; <UNDEFINED> instruction: 0xf7ff0b04
     ecc:	ldmdavs	r3!, {r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
     ed0:	svclt	0x00384283
     ed4:	adcmi	r6, ip, #112	; 0x70
     ed8:			; <UNDEFINED> instruction: 0xf8dfd1f5
     edc:			; <UNDEFINED> instruction: 0xf64a36f0
     ee0:	ldmdals	r3, {r0, r1, r2, r3, r4, r5, r6, r8, sp, lr}
     ee4:	mvnsvc	pc, r7, asr #13
     ee8:	usatcs	pc, #4, pc, asr #17	; <UNPREDICTABLE>
     eec:			; <UNDEFINED> instruction: 0xf8df9115
     ef0:	ldrbtmi	r1, [sl], #-1764	; 0xfffff91c
     ef4:	ldrbtmi	r9, [r9], #-528	; 0xfffffdf0
     ef8:	stmiapl	r3, {r1, r4, r8, ip, pc}^
     efc:	teqvc	lr, r5, asr #4	; <UNPREDICTABLE>
     f00:	mvnsvc	pc, r7, asr #13
     f04:	movwls	r9, #41223	; 0xa107
     f08:	tsteq	r0, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
     f0c:	bcc	43c740 <abort@plt+0x43ba54>
     f10:	blls	4a7730 <abort@plt+0x4a6a44>
     f14:	blne	13f064 <abort@plt+0x13e378>
     f18:	andls	r6, r6, #14352384	; 0xdb0000
     f1c:	blcs	25b44 <abort@plt+0x24e58>
     f20:	eorhi	pc, r0, #0
     f24:	tstls	r3, r8, lsl #12
     f28:	mcr	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     f2c:	ssatmi	pc, #9, pc, asr #17	; <UNPREDICTABLE>
     f30:	andcc	r4, r4, ip, ror r4
     f34:	cdp2	0, 4, cr15, cr12, cr0, {0}
     f38:	ssatcs	pc, #1, pc, asr #17	; <UNPREDICTABLE>
     f3c:	ldrbtmi	r9, [sl], #-3336	; 0xfffff2f8
     f40:	strmi	r9, [r3], -r3, lsl #18
     f44:	andls	r1, pc, r8, lsr #26
     f48:	andsvs	r6, r8, r0, lsl r8
     f4c:			; <UNDEFINED> instruction: 0xf7ff4618
     f50:	blls	2bc8c0 <abort@plt+0x2bbbd4>
     f54:	eorvs	r6, r8, r5, ror #1
     f58:			; <UNDEFINED> instruction: 0xf7ff601d
     f5c:	blls	27c89c <abort@plt+0x27bbb0>
     f60:			; <UNDEFINED> instruction: 0xf0002b00
     f64:	movwcs	r8, #555	; 0x22b
     f68:	blls	45d7fc <abort@plt+0x45cb10>
     f6c:	tstmi	r0, pc, asr #32	; <UNPREDICTABLE>
     f70:	blcs	253d4 <abort@plt+0x246e8>
     f74:	eorhi	pc, sp, #0
     f78:	ldmdage	r7, {r2, r4, r8, r9, fp, ip, pc}
     f7c:	svclt	0x00b84299
     f80:	blge	6e5be4 <abort@plt+0x6e4ef8>
     f84:	mcr	6, 0, r4, cr9, cr9, {0}
     f88:			; <UNDEFINED> instruction: 0x461c3a90
     f8c:	mcr	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     f90:			; <UNDEFINED> instruction: 0xf0002800
     f94:			; <UNDEFINED> instruction: 0xf8df821c
     f98:	strtmi	r0, [r2], -r8, asr #12
     f9c:			; <UNDEFINED> instruction: 0xf1004478
     fa0:	andscc	r0, r4, r0, lsl r1
     fa4:	cdp2	0, 13, cr15, cr12, cr0, {0}
     fa8:			; <UNDEFINED> instruction: 0x9c099b05
     fac:	blcs	24fec <abort@plt+0x24300>
     fb0:	eorshi	pc, r8, #64	; 0x40
     fb4:	ldrsblt	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
     fb8:	ldrmi	r9, [fp, #2820]	; 0xb04
     fbc:	adchi	pc, r5, r0, lsl #5
     fc0:			; <UNDEFINED> instruction: 0x3620f8df
     fc4:	ldmeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
     fc8:			; <UNDEFINED> instruction: 0x261cf8df
     fcc:	beq	183d408 <abort@plt+0x183c71c>
     fd0:	movwls	r4, #50299	; 0xc47b
     fd4:	tstcc	r8, #2046820352	; 0x7a000000
     fd8:			; <UNDEFINED> instruction: 0x46c3465d
     fdc:	bcs	43c80c <abort@plt+0x43bb20>
     fe0:	bcc	fe43c810 <abort@plt+0xfe43bb24>
     fe4:	addsmi	r9, sp, #7168	; 0x1c00
     fe8:	stcls	15, cr11, [r4, #-800]	; 0xfffffce0
     fec:	blls	13800c <abort@plt+0x137320>
     ff0:	strmi	pc, [r8, #-1285]!	; 0xfffffafb
     ff4:	addsmi	r3, sp, #192, 10	; 0x30000000
     ff8:	ldrmi	fp, [sp], -r8, lsr #31
     ffc:			; <UNDEFINED> instruction: 0x46504659
    1000:			; <UNDEFINED> instruction: 0xf7ff9518
    1004:	stmdacc	r0, {r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    1008:	andcs	fp, r1, r8, lsl pc
    100c:			; <UNDEFINED> instruction: 0xf00042a0
    1010:	ldmib	sp, {r1, r4, r6, r8, pc}^
    1014:	svcge	0x00314517
    1018:	ldrls	sl, [r9], #-2073	; 0xfffff7e7
    101c:			; <UNDEFINED> instruction: 0xf7ff4639
    1020:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    1024:	movwcs	fp, #7956	; 0x1f14
    1028:	ldrmi	r2, [r9], r0, lsl #6
    102c:	blls	335058 <abort@plt+0x33436c>
    1030:	mrc	6, 0, r4, cr10, cr10, {1}
    1034:			; <UNDEFINED> instruction: 0xf1031a90
    1038:			; <UNDEFINED> instruction: 0xf000001c
    103c:	mcr	14, 0, pc, cr8, cr1, {4}	; <UNPREDICTABLE>
    1040:	vmovls	r0, s18
    1044:			; <UNDEFINED> instruction: 0x2c011bac
    1048:	blge	6b8540 <abort@plt+0x6b7854>
    104c:	ldmeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    1050:	bge	fe43c878 <abort@plt+0xfe43bb8c>
    1054:	cfmadd32	mvax6, mvfx4, mvfx9, mvfx10
    1058:			; <UNDEFINED> instruction: 0x469bba10
    105c:	strbteq	lr, [r4], #-2822	; 0xfffff4fa
    1060:	svclt	0x00a442a6
    1064:	ldrls	r3, [sl], #-1025	; 0xfffffbff
    1068:	adcmi	sp, r5, #4, 20	; 0x4000
    106c:			; <UNDEFINED> instruction: 0xf104bfd8
    1070:	ldrls	r3, [sl], #-1279	; 0xfffffb01
    1074:	ldrbmi	r4, [r8], -r1, asr #12
    1078:	stc	7, cr15, [ip, #1020]!	; 0x3fc
    107c:	svclt	0x00181e03
    1080:	b	689c8c <abort@plt+0x688fa0>
    1084:			; <UNDEFINED> instruction: 0xf0000f03
    1088:	bls	1061488 <abort@plt+0x106079c>
    108c:	addsmi	r9, sl, #55296	; 0xd800
    1090:	smlabbhi	r1, r0, r2, pc	; <UNPREDICTABLE>
    1094:	ldrtmi	r4, [r8], -r1, asr #12
    1098:	stc2	0, cr15, [r2], {0}
    109c:	bl	18519ac <abort@plt+0x1850cc0>
    10a0:	ldmib	sp, {r0, r6, r8, r9}^
    10a4:	bl	fea5b510 <abort@plt+0xfea5a824>
    10a8:	strbne	r0, [r1, r6, lsl #8]!
    10ac:	svclt	0x00084299
    10b0:			; <UNDEFINED> instruction: 0xf0004294
    10b4:	strbmi	r8, [sp], -r9, lsl #1
    10b8:	stclle	12, cr2, [pc], {1}
    10bc:	bge	fe43c924 <abort@plt+0xfe43bc38>
    10c0:	blt	43c92c <abort@plt+0x43bc40>
    10c4:			; <UNDEFINED> instruction: 0x46504659
    10c8:			; <UNDEFINED> instruction: 0xf7ff9518
    10cc:	blls	17c6e4 <abort@plt+0x17b9f8>
    10d0:	blcs	250e4 <abort@plt+0x243f8>
    10d4:	msrhi	CPSR_fsc, r0
    10d8:	stmdacs	r0, {r3, r4, r9, fp, ip, pc}
    10dc:	teqhi	r8, r0	; <UNPREDICTABLE>
    10e0:	stmdbls	r6, {r4, r5, r8, r9, fp, ip, pc}
    10e4:	beq	43c954 <abort@plt+0x43bc68>
    10e8:	stcmi	8, cr15, [r4], {81}	; 0x51
    10ec:	strls	r9, [r0], #-2307	; 0xfffff6fd
    10f0:	cdp2	0, 5, cr15, cr4, cr0, {0}
    10f4:	blls	e855c <abort@plt+0xe7870>
    10f8:	ldrls	r9, [r7, #-3075]	; 0xfffff3fd
    10fc:			; <UNDEFINED> instruction: 0xf0402b00
    1100:	blls	121500 <abort@plt+0x120814>
    1104:			; <UNDEFINED> instruction: 0xf6ff429d
    1108:	blls	46cec4 <abort@plt+0x46c1d8>
    110c:			; <UNDEFINED> instruction: 0xf0002b00
    1110:	blls	2216e4 <abort@plt+0x2209f8>
    1114:	blls	29b17c <abort@plt+0x29a490>
    1118:	blls	3d2988 <abort@plt+0x3d1c9c>
    111c:			; <UNDEFINED> instruction: 0xf7ff6013
    1120:	blls	37c600 <abort@plt+0x37b914>
    1124:	movwcc	r9, #6667	; 0x1a0b
    1128:	addsmi	r9, sl, #872415232	; 0x34000000
    112c:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {3}
    1130:			; <UNDEFINED> instruction: 0xf8df9a13
    1134:	ldmpl	r3, {r3, r4, r5, r7, sl, ip, sp}^
    1138:			; <UNDEFINED> instruction: 0xf0006818
    113c:			; <UNDEFINED> instruction: 0xf8dffd59
    1140:	ldrbtmi	r3, [fp], #-1200	; 0xfffffb50
    1144:	stmdacs	r0, {r3, r4, r6, r9, fp, ip, sp, lr}
    1148:	orrhi	pc, ip, r0, asr #32
    114c:	strt	r4, [r5], -r2, lsl #13
    1150:	subsle	r2, r9, r0, lsl #30
    1154:	movwcs	sl, #3377	; 0xd31
    1158:	ldrtmi	r2, [r8], -sl, lsl #4
    115c:			; <UNDEFINED> instruction: 0xf7ff4629
    1160:	blls	c7c868 <abort@plt+0xc7bb7c>
    1164:			; <UNDEFINED> instruction: 0x468042bb
    1168:	andle	r4, r6, fp, lsl #13
    116c:	bcs	1f1dc <abort@plt+0x1e4f0>
    1170:	orrhi	pc, sl, r0
    1174:			; <UNDEFINED> instruction: 0xf0002a2c
    1178:	ldflsd	f0, [r3], {234}	; 0xea
    117c:			; <UNDEFINED> instruction: 0xf8df2205
    1180:	andcs	r3, r0, r4, ror r4
    1184:	ldrbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1188:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    118c:			; <UNDEFINED> instruction: 0xf7ff681c
    1190:	bls	fc5f0 <abort@plt+0xfb904>
    1194:			; <UNDEFINED> instruction: 0x4601463b
    1198:			; <UNDEFINED> instruction: 0xf7ff4620
    119c:			; <UNDEFINED> instruction: 0xf04fed78
    11a0:	ldrb	r0, [fp, #2561]!	; 0xa01
    11a4:	ldrbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    11a8:	eoreq	pc, r2, r4, asr r8	; <UNPREDICTABLE>
    11ac:			; <UNDEFINED> instruction: 0xf7ff4479
    11b0:	stmdacs	r0, {r1, r4, r6, r7, sl, fp, sp, lr, pc}
    11b4:	mcrge	4, 3, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    11b8:	ldrtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    11bc:	bls	4c95c8 <abort@plt+0x4c88dc>
    11c0:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    11c4:	stc2l	0, cr15, [r8, #-0]
    11c8:	blls	e67ae0 <abort@plt+0xe66df4>
    11cc:			; <UNDEFINED> instruction: 0xf47f429a
    11d0:	mrc	15, 0, sl, cr8, cr2, {3}
    11d4:	stmdals	r6, {r4, r9, fp, ip}^
    11d8:	ldc	7, cr15, [ip], #1020	; 0x3fc
    11dc:			; <UNDEFINED> instruction: 0xf47f2800
    11e0:			; <UNDEFINED> instruction: 0xf8cdaf6a
    11e4:	strbmi	r9, [r6], r4, rrx
    11e8:	ldm	lr!, {r2, r3, r4, r5, r7, r9, sl, lr}
    11ec:	cdpls	0, 1, cr0, cr9, cr15, {0}
    11f0:	stmia	ip!, {r2, r3, r5, r7, r8, r9, fp, ip}
    11f4:	ldm	lr!, {r0, r1, r2, r3}
    11f8:	stmia	ip!, {r0, r1, r2, r3}
    11fc:	ldm	lr, {r0, r1, r2, r3}
    1200:	stm	ip, {r0, r1, r2}
    1204:	ldrb	r0, [r7, -r7]
    1208:	svceq	0x0000f1ba
    120c:	orrhi	pc, lr, r0
    1210:			; <UNDEFINED> instruction: 0xf06fad31
    1214:	movwls	r4, #17152	; 0x4300
    1218:	movwmi	pc, #79	; 0x4f	; <UNPREDICTABLE>
    121c:	movwcs	r9, #788	; 0x314
    1220:	andcs	r4, sl, #42991616	; 0x2900000
    1224:			; <UNDEFINED> instruction: 0xf7ff4650
    1228:	blls	c7c7a0 <abort@plt+0xc7bab4>
    122c:			; <UNDEFINED> instruction: 0x46074553
    1230:	andsle	r4, r7, r8, lsl #13
    1234:	ldmiblt	r2, {r1, r3, r4, fp, ip, sp, lr}
    1238:	ldrbne	r9, [sl, r4, lsl #22]
    123c:	addmi	r4, pc, #26214400	; 0x1900000
    1240:	bl	1e12a94 <abort@plt+0x1e11da8>
    1244:			; <UNDEFINED> instruction: 0xf6bf0303
    1248:			; <UNDEFINED> instruction: 0xf1b7ae2b
    124c:	ldrtmi	r4, [sl], -r0, lsl #30
    1250:	mvnscc	pc, r8, ror r1	; <UNPREDICTABLE>
    1254:			; <UNDEFINED> instruction: 0xf04fda01
    1258:	andls	r4, r4, #0, 4
    125c:	bcs	b3aae4 <abort@plt+0xb39df8>
    1260:	msrhi	CPSR_fsx, r0
    1264:	andcs	r9, r5, #4864	; 0x1300
    1268:	andcs	r4, r0, r2, ror #23
    126c:	stmiapl	r3!, {r2, r5, r6, r7, r8, fp, lr}^
    1270:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    1274:	stc	7, cr15, [r2], #1020	; 0x3fc
    1278:	ldrbmi	r9, [r3], -r3, lsl #20
    127c:	strtmi	r4, [r0], -r1, lsl #12
    1280:	stc	7, cr15, [r4, #-1020]	; 0xfffffc04
    1284:	ldrmi	lr, [sl, #1931]	; 0x78b
    1288:	ldrdls	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    128c:	cdpls	0, 1, cr13, cr9, cr10, {0}
    1290:	streq	lr, [r6], #-2985	; 0xfffff457
    1294:	ldrtmi	lr, [r9], -pc, lsl #14
    1298:			; <UNDEFINED> instruction: 0xf0004640
    129c:	strmi	pc, [r2], -r1, lsl #23
    12a0:	ldrbt	r4, [lr], fp, lsl #12
    12a4:	streq	lr, [r9], #-2981	; 0xfffff45b
    12a8:			; <UNDEFINED> instruction: 0xf8cd464e
    12ac:	stmdacs	r0, {r2, r5, r6, ip, pc}
    12b0:	svcge	0x0002f43f
    12b4:	ldcls	7, cr14, [r8, #-604]	; 0xfffffda4
    12b8:	eorsle	r2, r8, r0, lsl #24
    12bc:	blls	827b70 <abort@plt+0x826e84>
    12c0:	ble	11d1d30 <abort@plt+0x11d1044>
    12c4:	beq	fe43cb30 <abort@plt+0xfe43be44>
    12c8:			; <UNDEFINED> instruction: 0xf0004659
    12cc:	submi	pc, r6, #107520	; 0x1a400
    12d0:	strbeq	lr, [r1, -r1, ror #22]
    12d4:	blne	aa8338 <abort@plt+0xaa764c>
    12d8:	adcsmi	r1, fp, #55312384	; 0x34c0000
    12dc:	adcsmi	fp, r2, #8, 30
    12e0:	mrcge	4, 4, APSR_nzcv, cr9, cr15, {3}
    12e4:	blls	8e7ba4 <abort@plt+0x8e6eb8>
    12e8:			; <UNDEFINED> instruction: 0xf47f429a
    12ec:	stmdbls	lr, {r2, r4, r7, r9, sl, fp, sp, pc}
    12f0:			; <UNDEFINED> instruction: 0xf7ff9830
    12f4:	stmdacs	r0, {r4, r5, sl, fp, sp, lr, pc}
    12f8:	mcrge	4, 4, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    12fc:	blls	426760 <abort@plt+0x425a74>
    1300:	mrc	6, 0, r4, cr11, cr10, {2}
    1304:			; <UNDEFINED> instruction: 0x465f1a10
    1308:	andseq	pc, r4, r3, lsl #2
    130c:			; <UNDEFINED> instruction: 0xf0009c09
    1310:	cdp	13, 1, cr15, cr9, cr7, {1}
    1314:			; <UNDEFINED> instruction: 0x46056a90
    1318:	svcgt	0x000f950e
    131c:			; <UNDEFINED> instruction: 0xc60f9d17
    1320:	strgt	ip, [pc], -pc, lsl #30
    1324:	muleq	r7, r7, r8
    1328:	andeq	lr, r7, r6, lsl #17
    132c:	ldrls	lr, [r7, #-1769]	; 0xfffff917
    1330:	stcls	6, cr14, [r6], {231}	; 0xe7
    1334:	ldmdbls	r8, {r0, r9, sp}
    1338:	stceq	8, cr15, [r4], {84}	; 0x54
    133c:			; <UNDEFINED> instruction: 0xf0003901
    1340:	ldmdbls	r8, {r0, r1, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    1344:	stceq	8, cr15, [r4], {84}	; 0x54
    1348:			; <UNDEFINED> instruction: 0xf0002201
    134c:			; <UNDEFINED> instruction: 0xe6d1ff15
    1350:	strb	r9, [r6], r3, lsl #22
    1354:	bne	fe43cbc0 <abort@plt+0xfe43bed4>
    1358:			; <UNDEFINED> instruction: 0xf0004658
    135c:	strmi	pc, [r6], -r1, lsr #22
    1360:	ldr	r4, [r7, pc, lsl #12]!
    1364:	ldmdavs	sl, {r1, r3, r8, r9, fp, ip, pc}
    1368:			; <UNDEFINED> instruction: 0xf8504610
    136c:	blcs	ff84 <abort@plt+0xf298>
    1370:	bne	fe035b64 <abort@plt+0xfe034e78>
    1374:			; <UNDEFINED> instruction: 0xf0803004
    1378:	tstls	r3, r5, lsl #2
    137c:	stc2	0, cr15, [r8], #-0
    1380:	stmdbls	r3, {r1, r3, r8, r9, fp, ip, pc}
    1384:	ldmdavs	r3, {r1, r3, r4, fp, sp, lr}
    1388:	andls	r4, r8, r5, lsl #12
    138c:	blcs	194a0 <abort@plt+0x187b4>
    1390:	cfstrdge	mvd15, [r8, #252]	; 0xfc
    1394:	ldmdavs	r4, {r0, sp}
    1398:	blcc	151f42c <abort@plt+0x151e740>
    139c:	stmdavc	r3!, {r2, r8, ip, lr, pc}^
    13a0:	svclt	0x00043b5a
    13a4:	blcc	f5f638 <abort@plt+0xf5e94c>
    13a8:	svcmi	0x0004f852
    13ac:	svclt	0x00182b00
    13b0:			; <UNDEFINED> instruction: 0xf8453001
    13b4:	stccs	0, cr4, [r0], {32}
    13b8:	ldr	sp, [r3, #493]!	; 0x1ed
    13bc:	bne	fe43cc30 <abort@plt+0xfe43bf44>
    13c0:	bls	267fe0 <abort@plt+0x2672f4>
    13c4:	stceq	8, cr15, [r4], {83}	; 0x53
    13c8:	cdp2	0, 13, cr15, cr6, cr0, {0}
    13cc:	strmi	lr, [r4], -r1, lsr #13
    13d0:	cfstr32ls	mvfx14, [r6], {240}	; 0xf0
    13d4:			; <UNDEFINED> instruction: 0xf8542201
    13d8:			; <UNDEFINED> instruction: 0xf0000c04
    13dc:	ldmdbls	r7, {r0, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    13e0:	stceq	8, cr15, [r4], {84}	; 0x54
    13e4:			; <UNDEFINED> instruction: 0xf5012201
    13e8:			; <UNDEFINED> instruction: 0xf50131a8
    13ec:	tstls	r7, r0, asr #3
    13f0:	cdp2	0, 12, cr15, cr2, cr0, {0}
    13f4:	ldr	r9, [pc, #2327]!	; 1d13 <abort@plt+0x1027>
    13f8:	andcs	r9, r1, #1536	; 0x600
    13fc:			; <UNDEFINED> instruction: 0xf64a9b15
    1400:			; <UNDEFINED> instruction: 0xf6c7617f
    1404:			; <UNDEFINED> instruction: 0xf85471fe
    1408:	tstls	r7, #4, 24	; 0x400
    140c:	cdp2	0, 11, cr15, cr4, cr0, {0}
    1410:	andcs	r9, r1, #376832	; 0x5c000
    1414:	stceq	8, cr15, [r4], {84}	; 0x54
    1418:			; <UNDEFINED> instruction: 0x31a8f501
    141c:	bicvc	pc, r0, r1, lsl #10
    1420:	bfi	r9, r7, #2, #16
    1424:	strmi	r9, [r3], -r6, lsl #26
    1428:	ldmdami	r6!, {r1, r2, r9, sl, lr}^
    142c:	bne	fe43cc98 <abort@plt+0xfe43bfac>
    1430:	stcmi	8, cr15, [r4], {85}	; 0x55
    1434:	bls	5d261c <abort@plt+0x5d1930>
    1438:			; <UNDEFINED> instruction: 0xf0009400
    143c:			; <UNDEFINED> instruction: 0xf855fcaf
    1440:	ldmdami	r1!, {r2, sl, fp, lr}^
    1444:	mrc	6, 0, r4, cr9, cr3, {1}
    1448:	bls	5c7e90 <abort@plt+0x5c71a4>
    144c:	strls	r4, [r0], #-1144	; 0xfffffb88
    1450:	stc2	0, cr15, [r4]
    1454:	ldrsblt	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    1458:	ldrmi	r9, [fp, #2820]	; 0xb04
    145c:	mrcge	6, 2, APSR_nzcv, cr9, cr15, {5}
    1460:	str	r9, [sp, #3077]!	; 0xc05
    1464:	bls	4d41f8 <abort@plt+0x4d350c>
    1468:	stmdavs	r0!, {r2, r4, r6, r7, fp, ip, lr}
    146c:	bl	fe53f470 <abort@plt+0xfe53e784>
    1470:			; <UNDEFINED> instruction: 0xf47f2800
    1474:	stmdavs	r0!, {r2, r4, r7, r9, sl, fp, sp, pc}
    1478:	stc	7, cr15, [r0], #-1020	; 0xfffffc04
    147c:	beq	3db44 <abort@plt+0x3ce58>
    1480:			; <UNDEFINED> instruction: 0xf04fbf18
    1484:	str	r0, [r9], #2561	; 0xa01
    1488:	stmdavs	ip, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}
    148c:	ldmvc	pc!, {r0, r1, r2, r3, r6, r7, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    1490:	strmi	r4, [sl], -r3, lsl #12
    1494:	blcc	ffffd5d8 <abort@plt+0xffffc8ec>
    1498:			; <UNDEFINED> instruction: 0x46404659
    149c:	movwls	r9, #16902	; 0x4206
    14a0:			; <UNDEFINED> instruction: 0xf93ef000
    14a4:	bls	1a80bc <abort@plt+0x1a73d0>
    14a8:			; <UNDEFINED> instruction: 0x46074611
    14ac:			; <UNDEFINED> instruction: 0x97144618
    14b0:			; <UNDEFINED> instruction: 0xf936f000
    14b4:			; <UNDEFINED> instruction: 0xf1ba9004
    14b8:			; <UNDEFINED> instruction: 0xf43f0f00
    14bc:			; <UNDEFINED> instruction: 0xe6aeacf1
    14c0:	andcs	r1, sl, #88, 24	; 0x5800
    14c4:	ldmdbge	ip!, {r8, r9, sp}
    14c8:	stc	7, cr15, [sl], {255}	; 0xff
    14cc:	bls	f28198 <abort@plt+0xf274ac>
    14d0:	addsmi	r3, sl, #67108864	; 0x4000000
    14d4:	strmi	r4, [ip], r3, lsl #13
    14d8:	mcrge	4, 6, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
    14dc:	blcs	1f530 <abort@plt+0x1e844>
    14e0:	mcrge	4, 6, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    14e4:	bfine	r9, r4, #22, #5
    14e8:	adcsmi	r4, r9, #26214400	; 0x1900000
    14ec:	bl	1cd2d40 <abort@plt+0x1cd2054>
    14f0:	ble	282118 <abort@plt+0x28142c>
    14f4:	andmi	pc, r0, pc, rrx
    14f8:			; <UNDEFINED> instruction: 0xf04f42b8
    14fc:	bl	1c41904 <abort@plt+0x1c40c18>
    1500:	ldrtmi	r0, [sl], -r8, lsl #10
    1504:			; <UNDEFINED> instruction: 0x4602bfb8
    1508:	blls	125d60 <abort@plt+0x125074>
    150c:			; <UNDEFINED> instruction: 0x461917da
    1510:	ldrmi	r4, [r3], -fp, lsl #11
    1514:	movweq	lr, #15228	; 0x3b7c
    1518:	stclge	6, cr15, [r2], {191}	; 0xbf
    151c:	svcmi	0x0000f1bb
    1520:			; <UNDEFINED> instruction: 0xf17c465a
    1524:			; <UNDEFINED> instruction: 0xf6bf31ff
    1528:			; <UNDEFINED> instruction: 0xe694ae98
    152c:	mvnscc	pc, pc, asr #32
    1530:	andvs	pc, ip, pc, asr #12
    1534:	rscsvc	pc, pc, pc, asr #13
    1538:			; <UNDEFINED> instruction: 0xf8f2f000
    153c:	strmi	r2, [r3], -r0, lsl #2
    1540:	sbcne	pc, r4, r0, asr #12
    1544:			; <UNDEFINED> instruction: 0xf0009314
    1548:	andls	pc, r4, fp, ror #17
    154c:	cfldrdne	mvd14, [r8], {168}	; 0xa8
    1550:	movwcs	r2, #522	; 0x20a
    1554:			; <UNDEFINED> instruction: 0xf7ffa93c
    1558:	bls	c7c470 <abort@plt+0xc7b784>
    155c:	ldrsbtgt	pc, [r0], #141	; 0x8d	; <UNPREDICTABLE>
    1560:	mrrcne	6, 0, r4, r0, cr3
    1564:	strmi	r4, [sl], -r4, lsl #11
    1568:	cfmvdhrge	mvd7, pc
    156c:	mulne	r0, ip, r8
    1570:	addsle	r2, r1, r0, lsl #18
    1574:	blmi	77ad80 <abort@plt+0x77a094>
    1578:	bls	4d2d84 <abort@plt+0x4d2098>
    157c:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    1580:	blx	1abd58a <abort@plt+0x1abc89e>
    1584:	blx	ff53d58e <abort@plt+0xff53c8a2>
    1588:	bl	7bf58c <abort@plt+0x7be8a0>
    158c:	andeq	r2, r1, ip, lsl r2
    1590:	strdeq	r1, [r0], -ip
    1594:	andeq	r0, r0, r8, lsr #1
    1598:	andeq	r1, r0, r6, ror #23
    159c:	andeq	r2, r1, r8, asr #5
    15a0:	andeq	r2, r1, sl, ror #3
    15a4:	andeq	r1, r0, r4, asr #23
    15a8:	strdeq	r1, [r0], -r8
    15ac:	andeq	r1, r0, r2, lsr ip
    15b0:	muleq	r0, r4, fp
    15b4:			; <UNDEFINED> instruction: 0x00001bb2
    15b8:	andeq	r2, r1, r8, lsl #3
    15bc:	andeq	r1, r0, lr, lsl #23
    15c0:	andeq	r0, r0, ip, asr #1
    15c4:	andeq	r0, r0, ip, lsr #1
    15c8:	andeq	r2, r1, lr, asr r1
    15cc:	andeq	r0, r0, r8, asr #1
    15d0:	andeq	r2, r1, r6, lsl r1
    15d4:	andeq	r2, r1, r2, lsl r1
    15d8:	ldrdeq	r2, [r1], -r8
    15dc:	andeq	r1, r0, r2, lsl #21
    15e0:	andeq	r2, r1, ip, rrx
    15e4:	andeq	r2, r1, r8, lsr r0
    15e8:	ldrdeq	r1, [r0], -ip
    15ec:	strheq	r0, [r0], -ip
    15f0:	andeq	r1, r1, r6, asr #29
    15f4:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    15f8:	ldrdeq	r1, [r0], -lr
    15fc:			; <UNDEFINED> instruction: 0x000017b8
    1600:	andeq	r1, r0, r4, lsl r7
    1604:	andeq	r1, r0, ip, ror #10
    1608:	andeq	r1, r0, ip, asr r5
    160c:	bleq	3d750 <abort@plt+0x3ca64>
    1610:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1614:	strbtmi	fp, [sl], -r2, lsl #24
    1618:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    161c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1620:	ldrmi	sl, [sl], #776	; 0x308
    1624:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1628:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    162c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1630:			; <UNDEFINED> instruction: 0xf85a4b06
    1634:	stmdami	r6, {r0, r1, ip, sp}
    1638:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    163c:	b	fff3f640 <abort@plt+0xfff3e954>
    1640:	bl	153f644 <abort@plt+0x153e958>
    1644:	andeq	r1, r1, ip, ror #17
    1648:	muleq	r0, ip, r0
    164c:	strheq	r0, [r0], -r8
    1650:	andeq	r0, r0, r0, asr #1
    1654:	ldr	r3, [pc, #20]	; 1670 <abort@plt+0x984>
    1658:	ldr	r2, [pc, #20]	; 1674 <abort@plt+0x988>
    165c:	add	r3, pc, r3
    1660:	ldr	r2, [r3, r2]
    1664:	cmp	r2, #0
    1668:	bxeq	lr
    166c:	b	c5c <__gmon_start__@plt>
    1670:	andeq	r1, r1, ip, asr #17
    1674:	strheq	r0, [r0], -r4
    1678:	blmi	1d3698 <abort@plt+0x1d29ac>
    167c:	bmi	1d2864 <abort@plt+0x1d1b78>
    1680:	addmi	r4, r3, #2063597568	; 0x7b000000
    1684:	andle	r4, r3, sl, ror r4
    1688:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    168c:	ldrmi	fp, [r8, -r3, lsl #2]
    1690:	svclt	0x00004770
    1694:	andeq	r1, r1, r8, lsl #19
    1698:	andeq	r1, r1, r4, lsl #19
    169c:	andeq	r1, r1, r8, lsr #17
    16a0:	andeq	r0, r0, r4, lsr #1
    16a4:	stmdbmi	r9, {r3, fp, lr}
    16a8:	bmi	252890 <abort@plt+0x251ba4>
    16ac:	bne	252898 <abort@plt+0x251bac>
    16b0:	svceq	0x00cb447a
    16b4:			; <UNDEFINED> instruction: 0x01a1eb03
    16b8:	andle	r1, r3, r9, asr #32
    16bc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    16c0:	ldrmi	fp, [r8, -r3, lsl #2]
    16c4:	svclt	0x00004770
    16c8:	andeq	r1, r1, ip, asr r9
    16cc:	andeq	r1, r1, r8, asr r9
    16d0:	andeq	r1, r1, ip, ror r8
    16d4:	andeq	r0, r0, r4, asr #1
    16d8:	blmi	2aeb00 <abort@plt+0x2ade14>
    16dc:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    16e0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    16e4:	blmi	26fc98 <abort@plt+0x26efac>
    16e8:	ldrdlt	r5, [r3, -r3]!
    16ec:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    16f0:			; <UNDEFINED> instruction: 0xf7ff6818
    16f4:			; <UNDEFINED> instruction: 0xf7ffea36
    16f8:	blmi	1c15fc <abort@plt+0x1c0910>
    16fc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1700:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1704:	andeq	r1, r1, r6, lsr #18
    1708:	andeq	r1, r1, ip, asr #16
    170c:	andeq	r0, r0, r0, lsr #1
    1710:	andeq	r1, r1, r2, lsl r9
    1714:	andeq	r1, r1, r6, lsl #18
    1718:	svclt	0x0000e7c4
    171c:	andeq	r0, r0, r0
    1720:	svcmi	0x00f0e92d
    1724:	ldrtvc	pc, [r2], #576	; 0x240	; <UNPREDICTABLE>
    1728:			; <UNDEFINED> instruction: 0xf04f4284
    172c:	bl	1d42b34 <abort@plt+0x1d41e48>
    1730:	addlt	r0, fp, r1, lsl #6
    1734:	strmi	r4, [fp], r2, lsl #13
    1738:	strcs	sp, [r0], -sp, ror #20
    173c:	movtpl	pc, #58447	; 0xe44f	; <UNPREDICTABLE>
    1740:	andmi	pc, r5, #1325400064	; 0x4f000000
    1744:	mvnne	pc, #192, 4
    1748:	rscne	pc, r2, #192, 4
    174c:	movwls	r4, #17975	; 0x4637
    1750:	sub	r9, r8, r6, lsl #4
    1754:	stmdbhi	r2, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    1758:	strtmi	r4, [r9], -r0, lsr #12
    175c:	b	160a0f4 <abort@plt+0x1609408>
    1760:			; <UNDEFINED> instruction: 0xf04f0c09
    1764:			; <UNDEFINED> instruction: 0xf64c0300
    1768:			; <UNDEFINED> instruction: 0xf8dd487f
    176c:			; <UNDEFINED> instruction: 0xf6c7c010
    1770:			; <UNDEFINED> instruction: 0xf04f681e
    1774:			; <UNDEFINED> instruction: 0xd1280900
    1778:	cdp2	0, 1, cr15, cr0, cr0, {0}
    177c:			; <UNDEFINED> instruction: 0xc018f8dd
    1780:	strtmi	r4, [r9], -r0, lsr #12
    1784:			; <UNDEFINED> instruction: 0x46994690
    1788:			; <UNDEFINED> instruction: 0x0e09ea58
    178c:	sbcvc	pc, r8, #1325400064	; 0x4f000000
    1790:	ldmcs	pc!, {r0, r1, r2, r6, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    1794:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1798:	ldmdavs	sp, {r0, r1, r2, r6, r7, r9, sl, ip, sp, lr, pc}
    179c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    17a0:			; <UNDEFINED> instruction: 0xf000d113
    17a4:			; <UNDEFINED> instruction: 0xf64cfdfb
    17a8:			; <UNDEFINED> instruction: 0xf8dd487f
    17ac:			; <UNDEFINED> instruction: 0xf6c7c010
    17b0:			; <UNDEFINED> instruction: 0xf04f681e
    17b4:	tstmi	r3, #0, 18
    17b8:			; <UNDEFINED> instruction: 0xf8ddbf01
    17bc:			; <UNDEFINED> instruction: 0xf647c018
    17c0:			; <UNDEFINED> instruction: 0xf6c728ff
    17c4:			; <UNDEFINED> instruction: 0xf04f681d
    17c8:	strcc	r0, [r1], #-2304	; 0xfffff700
    17cc:	mvnvc	lr, #323584	; 0x4f000
    17d0:	streq	pc, [r0, #-325]	; 0xfffffebb
    17d4:	bl	1e52e9c <abort@plt+0x1e521b0>
    17d8:	strbtmi	r0, [r6], #-771	; 0xfffffcfd
    17dc:	strmi	sp, [fp, #2837]!	; 0xb15
    17e0:	strmi	fp, [r2, #3848]!	; 0xf08
    17e4:	bl	feeb5838 <abort@plt+0xfeeb4b4c>
    17e8:	movwls	r0, #772	; 0x304
    17ec:	movweq	pc, #12292	; 0x3004	; <UNPREDICTABLE>
    17f0:	bl	1ae6400 <abort@plt+0x1ae5714>
    17f4:	movwls	r0, #4869	; 0x1305
    17f8:	ldrdeq	lr, [r0, -sp]
    17fc:	addne	pc, pc, #64, 4
    1800:	strls	r2, [r3, -r0, lsl #6]
    1804:	orrmi	r4, fp, r2, lsl #5
    1808:			; <UNDEFINED> instruction: 0xf06fdaa4
    180c:	ldrtmi	r4, [r0], -r0, lsl #12
    1810:	pop	{r0, r1, r3, ip, sp, pc}
    1814:	adcmi	r8, r9, #240, 30	; 0x3c0
    1818:	adcmi	fp, r0, #8, 30
    181c:	adcshi	pc, r6, r0
    1820:	orrne	pc, pc, #64, 4
    1824:	stmiane	r3, {r9, sl, sp}^
    1828:	ldrmi	pc, [r3, pc, asr #8]!
    182c:	vsubw.s8	<illegal reg q12.5>, <illegal reg q7.5>, d6
    1830:			; <UNDEFINED> instruction: 0xf04f0760
    1834:	stmib	sp, {r8, r9}^
    1838:	bl	106c440 <abort@plt+0x106b754>
    183c:	ldrtmi	r0, [r3], r3, lsl #6
    1840:	strls	r9, [r2, -r7, lsl #6]
    1844:	rsbcs	lr, r4, #39	; 0x27
    1848:	strtmi	r2, [r0], -r0, lsl #6
    184c:			; <UNDEFINED> instruction: 0xf0004629
    1850:	tstmi	r3, #10560	; 0x2940	; <UNPREDICTABLE>
    1854:	vst4.16	{d29,d31,d33,d35}, [pc], r7
    1858:	movwcs	r7, #712	; 0x2c8
    185c:	strtmi	r4, [r9], -r0, lsr #12
    1860:	ldc2	0, cr15, [ip]
    1864:	eorsle	r4, lr, r3, lsl r3
    1868:	ldmib	r3, {r0, r3, r6, r8, r9, sp, pc}^
    186c:	vst2.8	{d18-d21}, [pc], r0
    1870:	vmul.i<illegal width 8>	d21, d8, d2[3]
    1874:			; <UNDEFINED> instruction: 0xf04f18e1
    1878:			; <UNDEFINED> instruction: 0x465839ff
    187c:	b	13d2f90 <abort@plt+0x13d22a4>
    1880:	bl	1c5e008 <abort@plt+0x1c5d31c>
    1884:	blle	ac1cb0 <abort@plt+0xac0fc4>
    1888:	bleq	bc73c <abort@plt+0xbba50>
    188c:	movwcs	lr, #2525	; 0x9dd
    1890:			; <UNDEFINED> instruction: 0x41ab42a2
    1894:	ldmib	sp, {r3, r4, r5, r6, r9, fp, ip, lr, pc}^
    1898:	adcmi	r2, r2, #402653184	; 0x18000000
    189c:	svclt	0x00b441ab
    18a0:	movwcs	r2, #769	; 0x301
    18a4:	bicsvc	lr, r5, #77824	; 0x13000
    18a8:			; <UNDEFINED> instruction: 0xf114d128
    18ac:			; <UNDEFINED> instruction: 0xf00434ff
    18b0:	stmib	sp, {r0, r1, r9}^
    18b4:	ldmib	sp, {r2, r8, r9, sp}^
    18b8:			; <UNDEFINED> instruction: 0xf1452304
    18bc:	tstmi	r3, #1069547520	; 0x3fc00000
    18c0:	vst4.<illegal width 64>	{d29-d32}, [pc], r1
    18c4:	ldrbmi	r5, [r8], -lr, asr #16
    18c8:	stmiane	r1!, {r3, r6, r7, r9, ip, sp, lr, pc}^
    18cc:	strbmi	r1, [r3, #1985]	; 0x7c1
    18d0:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    18d4:	tsteq	r9, r1, ror fp
    18d8:	ldmib	r3, {r0, r2, r3, r5, r8, r9, sp, pc}^
    18dc:	ble	ff4ca4e4 <abort@plt+0xff4c97f8>
    18e0:	strmi	pc, [r0], -pc, asr #32
    18e4:	vst1.32	{d30}, [pc :64], r3
    18e8:	vst2.8	{d20-d21}, [pc], r5
    18ec:	vsubl.s8	q10, d8, d5
    18f0:	vmul.i<illegal width 8>	d17, d16, d2[4]
    18f4:			; <UNDEFINED> instruction: 0xf04f12e2
    18f8:			; <UNDEFINED> instruction: 0xe7be39ff
    18fc:	ldrdeq	lr, [r0, -sp]
    1900:	sbcvc	pc, r8, #1325400064	; 0x4f000000
    1904:	movwls	r1, #35363	; 0x8a23
    1908:	tsteq	r1, r5, ror #22
    190c:	ldmib	sp, {r0, r3, r8, ip, pc}^
    1910:	movwcs	r6, #1800	; 0x708
    1914:			; <UNDEFINED> instruction: 0x46394630
    1918:	stc2l	0, cr15, [r0, #-0]
    191c:			; <UNDEFINED> instruction: 0x4682463b
    1920:	tstge	sp, lr, lsl #13
    1924:	ldrdeq	lr, [r0, -r1]
    1928:	bl	1c523f0 <abort@plt+0x1c51704>
    192c:	blle	ff5c2540 <abort@plt+0xff5c1854>
    1930:	b	13e7d40 <abort@plt+0x13e7054>
    1934:	ldrbtmi	r0, [r0], -sl, asr #24
    1938:	blx	5331a <abort@plt+0x5262e>
    193c:	blx	feab497e <abort@plt+0xfeab3c92>
    1940:	strbtmi	r2, [r3], #-769	; 0xfffffcff
    1944:	stmdami	r0, {r1, r4, r8, ip, sp, lr, pc}
    1948:	ldmibcc	pc!, {r0, r1, r6, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    194c:	vmoveq.32	d10[0], lr
    1950:			; <UNDEFINED> instruction: 0x0c00eb40
    1954:	vmoveq.32	d10[0], lr
    1958:			; <UNDEFINED> instruction: 0x0c00eb4c
    195c:	biceq	lr, lr, pc, asr #20
    1960:	vstmiaeq	ip, {s29-s107}
    1964:	andeq	lr, sl, r1, lsl fp
    1968:	mrrcvc	10, 4, lr, lr, cr12	; <UNPREDICTABLE>
    196c:	bl	13133ac <abort@plt+0x13126c0>
    1970:	b	13c1d90 <abort@plt+0x13c10a4>
    1974:	bl	fed0897c <abort@plt+0xfed07c90>
    1978:	b	13c29b0 <abort@plt+0x13c1cc4>
    197c:	b	1045d88 <abort@plt+0x104509c>
    1980:	bl	195ddc8 <abort@plt+0x195d0dc>
    1984:	ldrb	r0, [r8, -r1, lsl #10]!
    1988:	smlsld	r4, r0, lr, r6
    198c:	ldr	r2, [lr, -r0, lsl #12]!
    1990:	mvneq	r3, r0, lsl #7
    1994:	andeq	r0, r0, r0
    1998:	ldceq	8, cr7, [r1, #-124]	; 0xffffff84
    199c:	andeq	r0, r0, r4, asr #32
    19a0:	svcmi	0x00f0e92d
    19a4:	stmdbvs	sl, {r0, r1, r3, r7, ip, sp, pc}^
    19a8:	stmdbvs	r6, {r0, r3, r7, r9, sl, lr}^
    19ac:	adcsmi	r9, r2, #9
    19b0:	addshi	pc, r7, r0, lsl #5
    19b4:	cdppl	2, 1, cr15, cr15, cr8, {2}
    19b8:	stcmi	6, cr15, [r9], #-276	; 0xfffffeec
    19bc:	ldrbeq	pc, [r0, -fp, asr #12]	; <UNPREDICTABLE>
    19c0:	bmi	a3f2dc <abort@plt+0xa3e5f0>
    19c4:	cdpne	2, 14, cr15, cr11, cr5, {6}
    19c8:	sfmcs	f7, 1, [pc], {204}	; 0xcc
    19cc:	ldrpl	pc, [lr, -r0, asr #5]
    19d0:	bcs	fe3fe4d8 <abort@plt+0xfe3fd7ec>
    19d4:	mrscs	r2, (UNDEF: 0)
    19d8:	stmiavc	r8, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}^
    19dc:	movwvc	pc, #41549	; 0xa24d	; <UNPREDICTABLE>
    19e0:	vsubhn.i16	d25, q0, <illegal reg q0.5>
    19e4:	movwls	r0, #33699	; 0x83a3
    19e8:	blcc	c0828 <abort@plt+0xbfb3c>
    19ec:	vaba.s8	<illegal reg q8.5>, q8, <illegal reg q1.5>
    19f0:	strcs	r1, [r0, #-1133]	; 0xfffffb93
    19f4:	mvnne	lr, #199680	; 0x30c00
    19f8:	tstcs	r3, #8, 22	; 0x2000	; <UNPREDICTABLE>
    19fc:	blvc	fe5bee10 <abort@plt+0xfe5be124>
    1a00:	svceq	0x0003f013
    1a04:	movwvc	pc, #47884	; 0xbb0c	; <UNPREDICTABLE>
    1a08:	bl	feeb5e40 <abort@plt+0xfeeb5154>
    1a0c:			; <UNDEFINED> instruction: 0xf44f0fb3
    1a10:	movwle	r7, #29879	; 0x74b7
    1a14:	vceq.f32	d25, d0, d8
    1a18:	bl	fed86bd4 <abort@plt+0xfed85ee8>
    1a1c:	svclt	0x00281f33
    1a20:	ldrtvc	pc, [r7], #1103	; 0x44f	; <UNPREDICTABLE>
    1a24:	stmdbne	r0, {r0, r8, r9, fp, ip, pc}
    1a28:	andeq	pc, r1, #-2147483648	; 0x80000000
    1a2c:	tsteq	r1, r5, asr #22
    1a30:			; <UNDEFINED> instruction: 0xd1d9429a
    1a34:			; <UNDEFINED> instruction: 0xf8d99d09
    1a38:	stmibvs	fp!, {r2, r3, r4, sp}^
    1a3c:	bne	fe6dbcf4 <abort@plt+0xfe6db008>
    1a40:	bl	1047d48 <abort@plt+0x104705c>
    1a44:	stmdane	r3, {r0, r1, r5, r6, r7, r8, ip, sp, lr}
    1a48:	andeq	lr, r1, #66560	; 0x10400
    1a4c:	movwls	r1, #10267	; 0x281b
    1a50:	movweq	lr, #6978	; 0x1b42
    1a54:	strtmi	r9, [r9], -r3, lsl #6
    1a58:			; <UNDEFINED> instruction: 0x6702e9dd
    1a5c:	ldrdcc	pc, [r8], -r9
    1a60:	rscseq	r6, sl, sp, ror #16
    1a64:	b	10885fc <abort@plt+0x1087910>
    1a68:	rscseq	r7, r3, r6, asr r2
    1a6c:	movwls	r9, #8707	; 0x2203
    1a70:	movwcs	lr, #10717	; 0x29dd
    1a74:	ldmdbne	r2, {r3, fp, sp, lr}
    1a78:	ldrdne	pc, [r4], -r9
    1a7c:	mvnvc	lr, #68608	; 0x10c00
    1a80:	bne	1a41ed8 <abort@plt+0x1a411ec>
    1a84:	b	1181f04 <abort@plt+0x1181218>
    1a88:	bne	fe89f2d8 <abort@plt+0xfe89e5ec>
    1a8c:	streq	lr, [r3], #-2918	; 0xfffff49a
    1a90:	bl	1107ce4 <abort@plt+0x1106ff8>
    1a94:	ldmne	fp, {r2, r9}^
    1a98:	bl	10a66b0 <abort@plt+0x10a59c4>
    1a9c:	movwls	r0, #21250	; 0x5302
    1aa0:	strmi	lr, [r4, #-2525]	; 0xfffff623
    1aa4:	bl	1147c3c <abort@plt+0x1146f50>
    1aa8:			; <UNDEFINED> instruction: 0xf8d975e1
    1aac:			; <UNDEFINED> instruction: 0x01231000
    1ab0:	blne	6c1f60 <abort@plt+0x6c1274>
    1ab4:	andsvc	lr, r4, #270336	; 0x42000
    1ab8:	andeq	lr, r1, r0, lsr #23
    1abc:	andeq	lr, r5, #100352	; 0x18800
    1ac0:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    1ac4:	movwls	r1, #26843	; 0x68db
    1ac8:	movweq	lr, #11074	; 0x2b42
    1acc:	ldmib	sp, {r0, r1, r2, r8, r9, ip, pc}^
    1ad0:	ldmdane	fp, {r1, r2, sl, ip, sp}
    1ad4:	strbtvc	lr, [r0], #2884	; 0xb44
    1ad8:			; <UNDEFINED> instruction: 0x46214618
    1adc:	pop	{r0, r1, r3, ip, sp, pc}
    1ae0:	strdcs	r8, [r0], -r0
    1ae4:	str	r2, [r5, r0, lsl #2]!
    1ae8:	subsle	r2, ip, r0, lsl #16
    1aec:	ldrlt	r6, [r0, #-2435]!	; 0xfffff67d
    1af0:	addlt	r2, r5, r6, lsl #22
    1af4:	stmdale	r4, {r2, r9, sl, lr}^
    1af8:	ldrbtmi	r4, [r9], #-2349	; 0xfffff6d3
    1afc:	orreq	lr, r3, r1, lsl #22
    1b00:	blcs	2dbf94 <abort@plt+0x2db2a8>
    1b04:	bmi	af7c14 <abort@plt+0xaf6f28>
    1b08:	andscc	r4, ip, #2046820352	; 0x7a000000
    1b0c:	addeq	lr, r3, #2048	; 0x800
    1b10:	ldrdpl	lr, [r0], -r4
    1b14:	stmib	sp, {r0, r1, r5, r7, fp, sp, lr}^
    1b18:	stmdami	r7!, {r0, r8, sl}
    1b1c:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
    1b20:			; <UNDEFINED> instruction: 0xf7ff68e3
    1b24:	stmdbvs	r0!, {r1, r2, r5, fp, sp, lr, pc}^
    1b28:	msrvs	SPSR_sxc, #1610612740	; 0x60000004
    1b2c:	msrvs	SPSR_sx, #1610612748	; 0x6000000c
    1b30:	blx	fe0cab62 <abort@plt+0xfe0c9e76>
    1b34:	strbne	r2, [r1, r0, lsl #6]
    1b38:	bne	1685dac <abort@plt+0x16850c0>
    1b3c:			; <UNDEFINED> instruction: 0x01bef102
    1b40:	stmdbcs	r0, {r0, r1, r4, r9, sl, lr}
    1b44:	andseq	pc, r2, #4, 22	; 0x1000
    1b48:	ldrdcs	fp, [r0], -r4
    1b4c:	b	409b58 <abort@plt+0x408e6c>
    1b50:	svclt	0x001c70d2
    1b54:			; <UNDEFINED> instruction: 0xf1031912
    1b58:			; <UNDEFINED> instruction: 0xd10901bd
    1b5c:	svclt	0x00d42a00
    1b60:	andcs	r2, r1, r0
    1b64:	sbcsvc	lr, r1, r0, lsl sl
    1b68:	bcc	2b17e0 <abort@plt+0x2b0af4>
    1b6c:			; <UNDEFINED> instruction: 0x01bff103
    1b70:	ldmdami	r2, {r0, r3, r4, r5, r6, r8, fp, ip, sp, pc}
    1b74:	ldrbtmi	r4, [r8], #-1553	; 0xfffff9ef
    1b78:	pop	{r0, r2, ip, sp, pc}
    1b7c:			; <UNDEFINED> instruction: 0xf7fe4030
    1b80:	stmdbvs	r3!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    1b84:	blcs	2d3fc4 <abort@plt+0x2d32d8>
    1b88:	ldmible	ip!, {r0, r3, r4, r5, r6, sl, lr}
    1b8c:	ldrbtmi	r4, [sl], #-2573	; 0xfffff5f3
    1b90:	stmdami	sp, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    1b94:	svclt	0x00b82a00
    1b98:	ldrbtmi	r4, [r8], #-594	; 0xfffffdae
    1b9c:	pop	{r0, r2, ip, sp, pc}
    1ba0:			; <UNDEFINED> instruction: 0xf7fe4030
    1ba4:	stmdami	r9, {r0, r1, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    1ba8:			; <UNDEFINED> instruction: 0xf7fe4478
    1bac:	svclt	0x0000bfdf
    1bb0:	ldrdeq	r0, [r0], -r2
    1bb4:	andeq	r0, r0, r4, asr #29
    1bb8:	andeq	r0, r0, sl, lsl #21
    1bbc:	andeq	r0, r0, lr, asr #20
    1bc0:	andeq	r0, r0, r4, lsl sl
    1bc4:	andeq	r0, r0, lr, lsl #20
    1bc8:	andeq	r0, r0, lr, lsr #20
    1bcc:	strdeq	r0, [r0], -r8
    1bd0:			; <UNDEFINED> instruction: 0xf7ffb508
    1bd4:	tstlt	r0, ip, lsr #16
    1bd8:	blmi	131000 <abort@plt+0x130314>
    1bdc:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    1be0:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1be4:			; <UNDEFINED> instruction: 0xf7ff2001
    1be8:	svclt	0x0000e840
    1bec:	andeq	r1, r1, ip, lsr #8
    1bf0:			; <UNDEFINED> instruction: 0x4604b538
    1bf4:	ldrbtmi	r4, [sp], #-3347	; 0xfffff2ed
    1bf8:	svc	0x00cef7fe
    1bfc:	ldmdbmi	r2, {r3, r4, r5, r8, ip, sp, pc}
    1c00:	andcs	r2, r0, r5, lsl #4
    1c04:			; <UNDEFINED> instruction: 0xf7fe4479
    1c08:	stmdblt	r0!, {r1, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    1c0c:			; <UNDEFINED> instruction: 0x4620bd38
    1c10:	ldmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c14:	rscsle	r2, r9, r0, lsl #16
    1c18:	ldmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c1c:			; <UNDEFINED> instruction: 0xf7ff6800
    1c20:	stmdacs	r0, {r1, r4, fp, sp, lr, pc}
    1c24:	stcmi	0, cr13, [r9], {242}	; 0xf2
    1c28:	bmi	25343c <abort@plt+0x252750>
    1c2c:	stmdbpl	r8!, {r0, r3, r8, fp, lr}
    1c30:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    1c34:	stmdavs	r0, {r1, r4, fp, sp, lr}
    1c38:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c3c:			; <UNDEFINED> instruction: 0xf7ff2001
    1c40:	svclt	0x0000e814
    1c44:	andeq	r1, r1, r6, lsr r3
    1c48:	andeq	r0, r0, ip, asr #19
    1c4c:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1c50:	ldrdeq	r1, [r1], -r8
    1c54:	andeq	r0, r0, sl, lsr #19
    1c58:	stmdbmi	lr, {r2, r3, r9, sl, lr}
    1c5c:	ldrbtmi	fp, [r9], #-1280	; 0xfffffb00
    1c60:	strmi	fp, [r5], -r3, lsl #1
    1c64:	andcs	r2, r0, r5, lsl #4
    1c68:	svc	0x00a8f7fe
    1c6c:	bmi	2d489c <abort@plt+0x2d3bb0>
    1c70:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    1c74:	andls	r6, r0, #1769472	; 0x1b0000
    1c78:			; <UNDEFINED> instruction: 0x4601461a
    1c7c:			; <UNDEFINED> instruction: 0xf7ff4628
    1c80:	tstlt	r4, r6, lsl #16
    1c84:			; <UNDEFINED> instruction: 0xf7fe4620
    1c88:	qsub8mi	lr, r8, r0
    1c8c:			; <UNDEFINED> instruction: 0xffb0f7ff
    1c90:	svclt	0x0000e7f8
    1c94:	andeq	r0, r0, r6, lsl #19
    1c98:	muleq	r1, r8, r3
    1c9c:	andeq	r0, r0, sl, lsr #22
    1ca0:	mcrne	4, 2, fp, cr13, cr0, {3}
    1ca4:	strmi	r2, [r4], -r1, lsl #26
    1ca8:	msreq	CPSR_x, #79	; 0x4f
    1cac:	blcc	7fcc4 <abort@plt+0x7efd8>
    1cb0:	blcc	7fd00 <abort@plt+0x7f014>
    1cb4:	subscs	sp, ip, r3, lsr #18
    1cb8:	stmdale	fp!, {r1, r5, r8, r9, fp, sp}
    1cbc:	stmdale	fp!, {r1, r5, r8, r9, fp, sp}
    1cc0:			; <UNDEFINED> instruction: 0xf003e8df
    1cc4:	bcs	a8c554 <abort@plt+0xa8b868>
    1cc8:	bcs	a8c578 <abort@plt+0xa8b88c>
    1ccc:	eorscc	r3, r2, sl, lsr #8
    1cd0:	bcs	a89d90 <abort@plt+0xa890a4>
    1cd4:	bcs	a8c584 <abort@plt+0xa8b898>
    1cd8:	bcs	a8c588 <abort@plt+0xa8b89c>
    1cdc:	bcs	a8c58c <abort@plt+0xa8b8a0>
    1ce0:	bcs	a8c590 <abort@plt+0xa8b8a4>
    1ce4:	andseq	r2, r3, r2, lsl sl
    1ce8:			; <UNDEFINED> instruction: 0x46262373
    1cec:			; <UNDEFINED> instruction: 0xf8063d02
    1cf0:	rsbvc	r0, r3, r2, lsl #22
    1cf4:	stccs	6, cr4, [r1, #-208]	; 0xffffff30
    1cf8:	blcc	7fd48 <abort@plt+0x7f05c>
    1cfc:			; <UNDEFINED> instruction: 0x4608d8dc
    1d00:			; <UNDEFINED> instruction: 0x4770bc70
    1d04:			; <UNDEFINED> instruction: 0xe7f02372
    1d08:			; <UNDEFINED> instruction: 0x23223101
    1d0c:	eorvc	r1, r3, r8, asr #22
    1d10:			; <UNDEFINED> instruction: 0x4770bc70
    1d14:	rscle	r2, r8, ip, asr fp
    1d18:			; <UNDEFINED> instruction: 0xf8043d01
    1d1c:	strb	r3, [sl, r1, lsl #22]!
    1d20:	strb	r2, [r2, r6, ror #6]!
    1d24:			; <UNDEFINED> instruction: 0xe7e02376
    1d28:	ldrb	r2, [lr, lr, ror #6]
    1d2c:			; <UNDEFINED> instruction: 0xe7dc2374
    1d30:	bmi	213d54 <abort@plt+0x213068>
    1d34:	stmdbmi	r8, {r3, r4, r5, r6, sl, lr}
    1d38:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    1d3c:	stmpl	r0, {r0, r1, r2, r8, r9, fp, lr}
    1d40:	stmdavs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    1d44:			; <UNDEFINED> instruction: 0xf7fe681a
    1d48:	andcs	lr, r1, r2, lsr #31
    1d4c:	svc	0x008cf7fe
    1d50:	strdeq	r1, [r1], -r8
    1d54:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1d58:	muleq	r0, sl, sl
    1d5c:	andeq	r1, r1, r8, asr #5
    1d60:			; <UNDEFINED> instruction: 0x4606b5f8
    1d64:			; <UNDEFINED> instruction: 0x460c6a97
    1d68:			; <UNDEFINED> instruction: 0xf7fe4638
    1d6c:	stmdavs	r3!, {r2, r7, r8, r9, sl, fp, sp, lr, pc}
    1d70:	adcmi	r4, fp, #5242880	; 0x500000
    1d74:	stmdale	sl, {r4, r5, fp, sp, lr}
    1d78:	svc	0x0008f7fe
    1d7c:	mrrcne	8, 2, r6, r8, cr3
    1d80:	addmi	r4, r3, #40, 8	; 0x28000000
    1d84:	eorvs	sp, r0, r8, lsl #16
    1d88:			; <UNDEFINED> instruction: 0xff22f7ff
    1d8c:			; <UNDEFINED> instruction: 0x46396030
    1d90:	ldrhtmi	lr, [r8], #141	; 0x8d
    1d94:	svclt	0x003cf7fe
    1d98:			; <UNDEFINED> instruction: 0xffcaf7ff
    1d9c:	svcmi	0x00f0e92d
    1da0:	stc	6, cr4, [sp, #-616]!	; 0xfffffd98
    1da4:	blmi	ff8a49b4 <abort@plt+0xff8a3cc8>
    1da8:	vqdmulh.s32	d4, d29, d2[1]
    1dac:	ldrbtmi	r4, [ip], #-3468	; 0xfffff274
    1db0:	stmiami	r1!, {r0, r3, ip, pc}^
    1db4:	stmiapl	r3, {r3, r4, r5, r6, sl, lr}^
    1db8:			; <UNDEFINED> instruction: 0xf8cd681b
    1dbc:			; <UNDEFINED> instruction: 0xf04f3484
    1dc0:			; <UNDEFINED> instruction: 0xf8dd0300
    1dc4:	stmdbcs	r0, {r3, r4, r5, r7, sl, ip, sp}
    1dc8:	orrshi	pc, r2, r0
    1dcc:			; <UNDEFINED> instruction: 0xee084adb
    1dd0:	blmi	ff6d0618 <abort@plt+0xff6cf92c>
    1dd4:	ldrbtmi	r4, [sl], #-1672	; 0xfffff978
    1dd8:	ldrbtmi	r2, [fp], #-279	; 0xfffffee9
    1ddc:	movwls	r9, #41483	; 0xa20b
    1de0:	vpmax.s8	d26, d11, d23
    1de4:	andls	r3, r5, #335544323	; 0x14000003
    1de8:			; <UNDEFINED> instruction: 0x13a2f2c9
    1dec:			; <UNDEFINED> instruction: 0x2321930c
    1df0:	movwmi	pc, #704	; 0x2c0	; <UNPREDICTABLE>
    1df4:	movwcs	r9, #781	; 0x30d
    1df8:	smlabtcc	r6, sp, r9, lr
    1dfc:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    1e00:	bls	266a18 <abort@plt+0x265d2c>
    1e04:	strmi	lr, [r4, #-2525]	; 0xfffff623
    1e08:			; <UNDEFINED> instruction: 0x46167813
    1e0c:	blcs	953860 <abort@plt+0x952b74>
    1e10:	blcs	35f00 <abort@plt+0x35214>
    1e14:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
    1e18:	streq	lr, [fp, -r6, lsr #23]
    1e1c:	stmdacs	r3!, {r3, r4, r5, r7, sl, fp, ip}^
    1e20:			; <UNDEFINED> instruction: 0xf10dd847
    1e24:			; <UNDEFINED> instruction: 0x46590938
    1e28:			; <UNDEFINED> instruction: 0x4648463a
    1e2c:	mrc	7, 5, APSR_nzcv, cr10, cr14, {7}
    1e30:	strbmi	r9, [sl], -sl, lsl #22
    1e34:	strtmi	r4, [r8], -r1, lsr #12
    1e38:			; <UNDEFINED> instruction: 0xc000f8b3
    1e3c:			; <UNDEFINED> instruction: 0xf8294643
    1e40:			; <UNDEFINED> instruction: 0xf7fec007
    1e44:	strmi	lr, [r1], r6, lsl #30
    1e48:	svceq	0x0000f1b9
    1e4c:	ldrtmi	sp, [r7], -fp, asr #32
    1e50:	rscscc	pc, pc, r9, lsl #2
    1e54:	blcc	7feb8 <abort@plt+0x7f1cc>
    1e58:	bne	912e74 <abort@plt+0x912188>
    1e5c:			; <UNDEFINED> instruction: 0xf0002b00
    1e60:	ldmdavc	r3!, {r0, r2, r5, r8, pc}^
    1e64:	rsble	r2, sl, r1, asr fp
    1e68:	subsle	r2, pc, r6, ror #22
    1e6c:	suble	r2, fp, ip, asr #22
    1e70:	ldmdble	r8!, {r2, r7, r9, lr}
    1e74:	bne	912e90 <abort@plt+0x9121a4>
    1e78:			; <UNDEFINED> instruction: 0xf10678b3
    1e7c:	ldrtmi	r0, [lr], -r2, lsl #22
    1e80:			; <UNDEFINED> instruction: 0xf1062b25
    1e84:	bicle	r0, r4, r1, lsl #12
    1e88:	blcs	96005c <abort@plt+0x95f370>
    1e8c:	ldmvc	r3!, {r2, r8, r9, sl, fp, ip, sp, pc}
    1e90:	rscsle	r3, r5, r1, lsl #12
    1e94:	subeq	pc, ip, #-1073741784	; 0xc0000028
    1e98:	bcs	6ae9e8 <abort@plt+0x6adcfc>
    1e9c:	stmdbls	sp, {r4, r5, r6, r7, fp, ip, lr, pc}
    1ea0:	vpmax.s8	d15, d2, d17
    1ea4:	strble	r0, [fp, #2002]!	; 0x7d2
    1ea8:	streq	lr, [fp, -r6, lsr #23]
    1eac:	stmdacs	r3!, {r3, r4, r5, r7, sl, fp, ip}^
    1eb0:			; <UNDEFINED> instruction: 0xf7ffd9b7
    1eb4:	ldrbmi	pc, [r9], -sp, lsl #29	; <UNPREDICTABLE>
    1eb8:			; <UNDEFINED> instruction: 0x4683463a
    1ebc:	mrc	7, 3, APSR_nzcv, cr2, cr14, {7}
    1ec0:	ldrbmi	r4, [sl], -r0, lsr #17
    1ec4:	strtmi	r4, [r1], -r3, asr #12
    1ec8:			; <UNDEFINED> instruction: 0xf8b04478
    1ecc:	strtmi	ip, [r8], -r0
    1ed0:	andgt	pc, r7, fp, lsr #16
    1ed4:	mrc	7, 5, APSR_nzcv, cr12, cr14, {7}
    1ed8:	ldrbmi	r4, [r8], -r1, lsl #13
    1edc:	mrc	7, 2, APSR_nzcv, cr6, cr14, {7}
    1ee0:	svceq	0x0000f1b9
    1ee4:	blls	1365b8 <abort@plt+0x1358cc>
    1ee8:	movwls	r0, #16475	; 0x405b
    1eec:	blcc	68b10 <abort@plt+0x67e24>
    1ef0:			; <UNDEFINED> instruction: 0xf0009307
    1ef4:	stmdals	r6, {r0, r3, r4, r8, pc}
    1ef8:	mcr	7, 2, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    1efc:			; <UNDEFINED> instruction: 0xf7ff9804
    1f00:	stmib	sp, {r0, r1, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    1f04:	ldrb	r0, [ip, -r5]!
    1f08:	andne	lr, r0, #216, 18	; 0x360000
    1f0c:	ldrdcc	pc, [r8], -r8
    1f10:			; <UNDEFINED> instruction: 0xf0402900
    1f14:	bcs	2215c <abort@plt+0x21470>
    1f18:	addhi	pc, r6, r0
    1f1c:	strtmi	r9, [r1], -r0, lsl #4
    1f20:	strtmi	r4, [r8], -r9, lsl #21
    1f24:			; <UNDEFINED> instruction: 0xf7fe447a
    1f28:			; <UNDEFINED> instruction: 0xe7a1eebe
    1f2c:	sbcsle	r2, sl, r0, lsl #24
    1f30:	bcs	43d798 <abort@plt+0x43caac>
    1f34:	strtmi	r4, [r8], -r1, lsr #12
    1f38:	mrc2	7, 5, pc, cr2, cr15, {7}
    1f3c:			; <UNDEFINED> instruction: 0xf8d8e798
    1f40:			; <UNDEFINED> instruction: 0xf1b99024
    1f44:	blle	1945b4c <abort@plt+0x1944e60>
    1f48:			; <UNDEFINED> instruction: 0xf8d8d136
    1f4c:	stmdavc	r3, {r3, r5}
    1f50:	andle	r2, r7, sp, lsr #22
    1f54:	ldrbtmi	r4, [r9], #-2429	; 0xfffff683
    1f58:	ldcl	7, cr15, [ip, #1016]!	; 0x3f8
    1f5c:	svclt	0x00142800
    1f60:			; <UNDEFINED> instruction: 0x232d232b
    1f64:			; <UNDEFINED> instruction: 0x46214a7a
    1f68:	andls	pc, r0, sp, asr #17
    1f6c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    1f70:	mrc	7, 4, APSR_nzcv, cr8, cr14, {7}
    1f74:	strbmi	r4, [ip, #-1665]	; 0xfffff97f
    1f78:	movwcs	fp, #3980	; 0xf8c
    1f7c:	b	14cab88 <abort@plt+0x14c9e9c>
    1f80:	asrsle	r7, r9	; <illegal shifter operand>
    1f84:	ldrbmi	r4, [r1], -r8, lsr #12
    1f88:	stcl	7, cr15, [r4, #1016]!	; 0x3f8
    1f8c:	streq	lr, [r9], #-2980	; 0xfffff45c
    1f90:	strmi	r4, [r1], sp, asr #8
    1f94:	cmnle	r2, r0, lsl #16
    1f98:	ldrdcc	pc, [r0], -r8	; <UNPREDICTABLE>
    1f9c:	blcs	13804 <abort@plt+0x12b18>
    1fa0:	svcge	0x0066f43f
    1fa4:	strtmi	r9, [r1], -fp, lsl #20
    1fa8:			; <UNDEFINED> instruction: 0xf1b94628
    1fac:	svclt	0x00180f00
    1fb0:			; <UNDEFINED> instruction: 0xf7fe3201
    1fb4:			; <UNDEFINED> instruction: 0xe75bee78
    1fb8:			; <UNDEFINED> instruction: 0xf648232b
    1fbc:			; <UNDEFINED> instruction: 0xf6c80289
    1fc0:			; <UNDEFINED> instruction: 0xf04f0288
    1fc4:			; <UNDEFINED> instruction: 0xf6470e3c
    1fc8:	blx	fe89d0ce <abort@plt+0xfe89c3e2>
    1fcc:	stmdals	ip, {r0, r3, r8}
    1fd0:	sfmeq	f7, 1, [r5], {192}	; 0xc0
    1fd4:	andlt	pc, r9, r0, lsr #23
    1fd8:	blne	147c91c <abort@plt+0x147bc30>
    1fdc:	tstls	fp, lr, lsl #22	; <UNPREDICTABLE>
    1fe0:	blx	fe8a600a <abort@plt+0xfe8a531e>
    1fe4:	stmdals	r8, {r0, r1, r3, r9}
    1fe8:	svclt	0x00d845e1
    1fec:	b	13cc3f4 <abort@plt+0x13cb708>
    1ff0:	b	13ca338 <abort@plt+0x13c964c>
    1ff4:	blx	386946 <abort@plt+0x385c5a>
    1ff8:			; <UNDEFINED> instruction: 0xd125b212
    1ffc:	rsbsle	r2, r5, r0, lsl #20
    2000:	andeq	lr, r0, #3358720	; 0x334000
    2004:	bmi	14d3890 <abort@plt+0x14d2ba4>
    2008:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    200c:	mcr	7, 2, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    2010:	ldr	r4, [r0, r1, lsl #13]!
    2014:	svcmi	0x0000f1b9
    2018:	svcge	0x0065f43f
    201c:	stmdbeq	r0, {r0, r3, r6, r7, r8, ip, sp, lr, pc}
    2020:	strb	r2, [sl, sp, lsr #6]
    2024:			; <UNDEFINED> instruction: 0xe72b7873
    2028:	strtmi	r4, [r1], -fp, asr #20
    202c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    2030:	mrc	7, 1, APSR_nzcv, cr8, cr14, {7}
    2034:	stmib	sp, {r2, r3, r4, r8, r9, sl, sp, lr, pc}^
    2038:	strtmi	r2, [r8], -r0, lsl #2
    203c:	strtmi	r4, [r1], -r7, asr #20
    2040:			; <UNDEFINED> instruction: 0xf7fe447a
    2044:			; <UNDEFINED> instruction: 0xe713ee30
    2048:	smlabtcs	r1, sp, r9, lr
    204c:	bmi	11138d8 <abort@plt+0x1112bec>
    2050:	strtmi	r9, [r8], -r0
    2054:			; <UNDEFINED> instruction: 0xf7fe447a
    2058:	strmi	lr, [r1], r6, lsr #28
    205c:	stccs	7, cr14, [r1], {139}	; 0x8b
    2060:	svcge	0x0041f67f
    2064:			; <UNDEFINED> instruction: 0xf10a3c01
    2068:	movwcs	r3, #37631	; 0x92ff
    206c:	blcc	80088 <abort@plt+0x7f39c>
    2070:	svccc	0x0001f812
    2074:	ldmdale	r5, {r1, r3, r4, r6, r8, r9, fp, sp}
    2078:	ldmle	r9!, {r6, r8, r9, fp, sp}^
    207c:			; <UNDEFINED> instruction: 0xf89ab913
    2080:	bllt	16ce088 <abort@plt+0x16cd39c>
    2084:			; <UNDEFINED> instruction: 0x46214652
    2088:			; <UNDEFINED> instruction: 0xf7ff4628
    208c:	addmi	pc, r4, #9, 28	; 0x90
    2090:	svcge	0x0029f67f
    2094:	ldrdcc	pc, [r0], -r8	; <UNPREDICTABLE>
    2098:	bne	9130b4 <abort@plt+0x9123c8>
    209c:			; <UNDEFINED> instruction: 0xf43f2b00
    20a0:	ldrb	sl, [pc, -fp, ror #29]!
    20a4:	blcs	650e30 <abort@plt+0x650144>
    20a8:	strb	sp, [r1, ip, ror #17]!
    20ac:	stmdals	r5, {r0, r1, r3, r5, ip, sp, lr}
    20b0:	ldc	7, cr15, [r6, #1016]!	; 0x3f8
    20b4:	blmi	794968 <abort@plt+0x793c7c>
    20b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    20bc:			; <UNDEFINED> instruction: 0xf8dd681a
    20c0:	subsmi	r3, sl, r4, lsl #9
    20c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    20c8:	stmdals	r6, {r4, r5, r8, ip, lr, pc}
    20cc:	sfmmi	f7, 1, [ip, #52]	; 0x34
    20d0:	blhi	bd3cc <abort@plt+0xbc6e0>
    20d4:	svcmi	0x00f0e8bd
    20d8:	ldcllt	7, cr15, [r6, #-1016]	; 0xfffffc08
    20dc:	ldrbmi	r4, [r3], -r2, lsr #20
    20e0:	strtmi	r4, [r8], -r1, lsr #12
    20e4:			; <UNDEFINED> instruction: 0xf7fe447a
    20e8:			; <UNDEFINED> instruction: 0xe7d0edde
    20ec:	ldr	r4, [r9, -r1, lsl #13]!
    20f0:			; <UNDEFINED> instruction: 0x4611481e
    20f4:			; <UNDEFINED> instruction: 0xf7fe4478
    20f8:	blmi	77d5f0 <abort@plt+0x77c904>
    20fc:	stmiapl	r3!, {r1, r3, sp}^
    2100:			; <UNDEFINED> instruction: 0xf7fe6819
    2104:	bmi	6fd8ac <abort@plt+0x6fcbc0>
    2108:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    210c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2110:	strcc	pc, [r4], #2269	; 0x8dd
    2114:			; <UNDEFINED> instruction: 0xf04f405a
    2118:	mrsle	r0, SP_und
    211c:	sfmmi	f7, 1, [ip, #52]	; 0x34
    2120:	blhi	bd41c <abort@plt+0xbc730>
    2124:	svchi	0x00f0e8bd
    2128:	mcr2	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    212c:	stcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    2130:	andeq	r0, r0, r8, lsr #1
    2134:	andeq	r1, r1, lr, ror r1
    2138:	andeq	r1, r1, r8, ror r1
    213c:	andeq	r0, r0, r6, ror #20
    2140:	andeq	r0, r0, lr, lsl #20
    2144:	andeq	r0, r0, r0, lsr #18
    2148:	ldrdeq	r0, [r0], -r8
    214c:			; <UNDEFINED> instruction: 0x000008ba
    2150:	andeq	r0, r0, r2, asr #17
    2154:	andeq	r0, r0, sl, lsl r8
    2158:	ldrdeq	r0, [r0], -sl
    215c:	andeq	r0, r0, ip, lsr #15
    2160:	andeq	r0, r0, r0, asr #15
    2164:	andeq	r0, r1, r4, ror lr
    2168:	andeq	r0, r0, r4, asr r7
    216c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2170:	strheq	r0, [r0], -ip
    2174:	andeq	r0, r1, r2, lsr #28
    2178:	push	{r0, r1, r5, r6, r8, r9, fp, lr}
    217c:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    2180:	stclmi	0, cr11, [r2, #-624]!	; 0xfffffd90
    2184:	ldrmi	r4, [r7], -r4, lsl #12
    2188:	ldrbtmi	r9, [sp], #-259	; 0xfffffefd
    218c:			; <UNDEFINED> instruction: 0x46026859
    2190:			; <UNDEFINED> instruction: 0xae034b5f
    2194:	stmiapl	fp!, {r0, r1, r2, r3, r4, r6, fp, lr}^
    2198:	cfldrdmi	mvd4, [pc, #-480]	; 1fc0 <abort@plt+0x12d4>
    219c:	tstls	fp, #1769472	; 0x1b0000
    21a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    21a4:	stcl	7, cr15, [r4], #1016	; 0x3f8
    21a8:	svccs	0x0000447d
    21ac:			; <UNDEFINED> instruction: 0x4630d158
    21b0:			; <UNDEFINED> instruction: 0xf7fea905
    21b4:			; <UNDEFINED> instruction: 0x4606ed10
    21b8:	ldc2	7, cr15, [r6], {255}	; 0xff
    21bc:	subsle	r2, pc, r0, lsl #28
    21c0:	stmdavc	fp, {r0, r4, r5, r7, r9, fp, sp, lr}
    21c4:	cmple	r4, r0, lsl #22
    21c8:	teqle	r3, r0, lsl #30
    21cc:			; <UNDEFINED> instruction: 0xf7fe200a
    21d0:	bvs	fedbd798 <abort@plt+0xfedbcaac>
    21d4:	stmdblt	fp!, {r0, r1, r4, r5, fp, ip, sp, lr}^
    21d8:	blmi	1354b20 <abort@plt+0x1353e34>
    21dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    21e0:	blls	6dc250 <abort@plt+0x6db564>
    21e4:			; <UNDEFINED> instruction: 0xf04f405a
    21e8:			; <UNDEFINED> instruction: 0xf0400300
    21ec:	andslt	r8, ip, fp, lsl #1
    21f0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    21f4:	ldrtmi	r4, [r7], -sl, asr #20
    21f8:	bvc	4933e8 <abort@plt+0x4926fc>
    21fc:	mvnle	r2, r0, lsl #20
    2200:	ldmdale	r2, {r1, r3, r4, r6, r8, r9, fp, sp}
    2204:	stmdale	ip, {r6, r8, r9, fp, sp}
    2208:	eoreq	pc, fp, #-1073741784	; 0xc0000028
    220c:	teqeq	r0, r3, lsr #3	; <UNPREDICTABLE>
    2210:	rscseq	pc, sp, #2
    2214:	svclt	0x00182a00
    2218:	svclt	0x00942909
    221c:	andcs	r2, r0, r1
    2220:			; <UNDEFINED> instruction: 0xf817d832
    2224:	blcs	1691e30 <abort@plt+0x1691144>
    2228:			; <UNDEFINED> instruction: 0xf1a3d9ec
    222c:	bcs	642bb8 <abort@plt+0x641ecc>
    2230:			; <UNDEFINED> instruction: 0xe7e9d9f7
    2234:	ldmib	r6, {r0, r1, r3, r4, r5, fp, lr}^
    2238:	ldrbtmi	r1, [r8], #-1800	; 0xfffff8f8
    223c:	ldc	7, cr15, [r8], {254}	; 0xfe
    2240:	svcmi	0x0000f1b7
    2244:	ldmdami	r8!, {r1, r6, r7, ip, lr, pc}
    2248:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    224c:	ldc	7, cr15, [r0], {254}	; 0xfe
    2250:	ldmdami	r6!, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    2254:			; <UNDEFINED> instruction: 0xf7fe4478
    2258:	svccs	0x0000ec8c
    225c:			; <UNDEFINED> instruction: 0xe7e9d0b6
    2260:			; <UNDEFINED> instruction: 0x4630a910
    2264:	ldcl	7, cr15, [r0], #-1016	; 0xfffffc08
    2268:			; <UNDEFINED> instruction: 0xf7ffb1e0
    226c:	ldmdami	r0!, {r0, r2, r3, r4, r5, sl, fp, ip, sp, lr, pc}
    2270:			; <UNDEFINED> instruction: 0xf7fe4478
    2274:	stmdami	pc!, {r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    2278:			; <UNDEFINED> instruction: 0xf7fe4478
    227c:			; <UNDEFINED> instruction: 0xe796ec7a
    2280:			; <UNDEFINED> instruction: 0xf7fe200a
    2284:			; <UNDEFINED> instruction: 0xe7a7ed16
    2288:	svccs	0x00021bbf
    228c:	svccs	0x0006dd10
    2290:	blcs	3935c <abort@plt+0x38670>
    2294:	stmdbmi	r8!, {r5, r7, ip, lr, pc}
    2298:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    229c:	stc	7, cr15, [lr], {254}	; 0xfe
    22a0:	and	r4, fp, r0, lsl #13
    22a4:	stmdbls	r3, {r0, r2, r5, fp, lr}
    22a8:			; <UNDEFINED> instruction: 0xf7fe4478
    22ac:	strb	lr, [r2, r2, ror #24]!
    22b0:	andcs	r4, r5, #573440	; 0x8c000
    22b4:			; <UNDEFINED> instruction: 0xf7fe4479
    22b8:	strmi	lr, [r0], r2, lsl #25
    22bc:	svcmi	0x00224b21
    22c0:	ldrbtmi	r5, [pc], #-2283	; 22c8 <abort@plt+0x15dc>
    22c4:			; <UNDEFINED> instruction: 0xf7fe6818
    22c8:	blmi	83d438 <abort@plt+0x83c74c>
    22cc:	andcs	r4, r5, #32, 18	; 0x80000
    22d0:	stmiapl	fp!, {sp}^
    22d4:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    22d8:	ldcl	7, cr15, [r0], #-1016	; 0xfffffc08
    22dc:			; <UNDEFINED> instruction: 0x4623683a
    22e0:	andhi	pc, r4, sp, asr #17
    22e4:	strmi	r9, [r1], -r0, lsl #12
    22e8:			; <UNDEFINED> instruction: 0xf7fe4628
    22ec:	movwcs	lr, #7376	; 0x1cd0
    22f0:	eorsvc	r7, fp, #-1342177273	; 0xb0000007
    22f4:	ldmdbmi	r7, {r4, r5, r6, r8, r9, sl, sp, lr, pc}
    22f8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    22fc:	mrrc	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    2300:	ldrb	r4, [fp, r0, lsl #13]
    2304:	stcl	7, cr15, [r0], #-1016	; 0xfffffc08
    2308:	andeq	r0, r1, sl, lsl #29
    230c:	andeq	r0, r1, r2, lsr #27
    2310:	andeq	r0, r0, r8, lsr #1
    2314:	andeq	r0, r0, ip, lsr #13
    2318:	andeq	r0, r1, r4, lsl #27
    231c:	andeq	r0, r1, r0, asr sp
    2320:	andeq	r0, r1, r0, lsl lr
    2324:	andeq	r0, r0, lr, lsl r6
    2328:	andeq	r0, r0, sl, lsl r6
    232c:	andeq	r0, r0, r0, lsl #12
    2330:	ldrdeq	r0, [r0], -ip
    2334:	ldrdeq	r0, [r0], -r8
    2338:	andeq	r0, r0, lr, lsl #12
    233c:	andeq	r0, r0, ip, lsl r3
    2340:			; <UNDEFINED> instruction: 0x000005bc
    2344:	strheq	r0, [r0], -ip
    2348:	andeq	r0, r1, r6, asr #26
    234c:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    2350:	andeq	r0, r0, r0, lsl r6
    2354:	muleq	r0, r2, r5
    2358:	mvnsmi	lr, #737280	; 0xb4000
    235c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2360:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2364:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    2368:	bl	ff640368 <abort@plt+0xff63f67c>
    236c:	blne	1d93568 <abort@plt+0x1d9287c>
    2370:	strhle	r1, [sl], -r6
    2374:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    2378:	svccc	0x0004f855
    237c:	strbmi	r3, [sl], -r1, lsl #8
    2380:	ldrtmi	r4, [r8], -r1, asr #12
    2384:	adcmi	r4, r6, #152, 14	; 0x2600000
    2388:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    238c:	svclt	0x000083f8
    2390:			; <UNDEFINED> instruction: 0x00010aba
    2394:			; <UNDEFINED> instruction: 0x00010ab0
    2398:	svclt	0x00004770
    239c:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    23a0:	svclt	0x00be2900
    23a4:			; <UNDEFINED> instruction: 0xf04f2000
    23a8:	and	r4, r6, r0, lsl #2
    23ac:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    23b0:			; <UNDEFINED> instruction: 0xf06fbf1c
    23b4:			; <UNDEFINED> instruction: 0xf04f4100
    23b8:			; <UNDEFINED> instruction: 0xf00030ff
    23bc:			; <UNDEFINED> instruction: 0xf1adb857
    23c0:	stmdb	sp!, {r3, sl, fp}^
    23c4:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    23c8:	blcs	38ff4 <abort@plt+0x38308>
    23cc:			; <UNDEFINED> instruction: 0xf000db1a
    23d0:			; <UNDEFINED> instruction: 0xf8ddf853
    23d4:	ldmib	sp, {r2, sp, lr, pc}^
    23d8:	andlt	r2, r4, r2, lsl #6
    23dc:	submi	r4, r0, #112, 14	; 0x1c00000
    23e0:	cmpeq	r1, r1, ror #22
    23e4:	blle	6ccfec <abort@plt+0x6cc300>
    23e8:			; <UNDEFINED> instruction: 0xf846f000
    23ec:	ldrd	pc, [r4], -sp
    23f0:	movwcs	lr, #10717	; 0x29dd
    23f4:	submi	fp, r0, #4
    23f8:	cmpeq	r1, r1, ror #22
    23fc:	bl	18d2d4c <abort@plt+0x18d2060>
    2400:	ldrbmi	r0, [r0, -r3, asr #6]!
    2404:	bl	18d2d54 <abort@plt+0x18d2068>
    2408:			; <UNDEFINED> instruction: 0xf0000343
    240c:			; <UNDEFINED> instruction: 0xf8ddf835
    2410:	ldmib	sp, {r2, sp, lr, pc}^
    2414:	andlt	r2, r4, r2, lsl #6
    2418:	bl	1852d20 <abort@plt+0x1852034>
    241c:	ldrbmi	r0, [r0, -r1, asr #2]!
    2420:	bl	18d2d70 <abort@plt+0x18d2084>
    2424:			; <UNDEFINED> instruction: 0xf0000343
    2428:			; <UNDEFINED> instruction: 0xf8ddf827
    242c:	ldmib	sp, {r2, sp, lr, pc}^
    2430:	andlt	r2, r4, r2, lsl #6
    2434:	bl	18d2d84 <abort@plt+0x18d2098>
    2438:	ldrbmi	r0, [r0, -r3, asr #6]!
    243c:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    2440:	svclt	0x00082900
    2444:	svclt	0x001c2800
    2448:	mvnscc	pc, pc, asr #32
    244c:	rscscc	pc, pc, pc, asr #32
    2450:	stmdalt	ip, {ip, sp, lr, pc}
    2454:	stfeqd	f7, [r8], {173}	; 0xad
    2458:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    245c:			; <UNDEFINED> instruction: 0xf80cf000
    2460:	ldrd	pc, [r4], -sp
    2464:	movwcs	lr, #10717	; 0x29dd
    2468:	ldrbmi	fp, [r0, -r4]!
    246c:			; <UNDEFINED> instruction: 0xf04fb502
    2470:			; <UNDEFINED> instruction: 0xf7fe0008
    2474:	vstrlt	d14, [r2, #-400]	; 0xfffffe70
    2478:	svclt	0x00084299
    247c:	push	{r4, r7, r9, lr}
    2480:			; <UNDEFINED> instruction: 0x46044ff0
    2484:	andcs	fp, r0, r8, lsr pc
    2488:			; <UNDEFINED> instruction: 0xf8dd460d
    248c:	svclt	0x0038c024
    2490:	cmnle	fp, #1048576	; 0x100000
    2494:			; <UNDEFINED> instruction: 0x46994690
    2498:			; <UNDEFINED> instruction: 0xf283fab3
    249c:	rsbsle	r2, r0, r0, lsl #22
    24a0:			; <UNDEFINED> instruction: 0xf385fab5
    24a4:	rsble	r2, r8, r0, lsl #26
    24a8:			; <UNDEFINED> instruction: 0xf1a21ad2
    24ac:	blx	245d34 <abort@plt+0x245048>
    24b0:	blx	2410c0 <abort@plt+0x2403d4>
    24b4:			; <UNDEFINED> instruction: 0xf1c2f30e
    24b8:	b	12c4140 <abort@plt+0x12c3454>
    24bc:	blx	a050d0 <abort@plt+0xa043e4>
    24c0:	b	12ff0e4 <abort@plt+0x12fe3f8>
    24c4:	blx	2050d8 <abort@plt+0x2043ec>
    24c8:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    24cc:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    24d0:	andcs	fp, r0, ip, lsr pc
    24d4:	movwle	r4, #42497	; 0xa601
    24d8:	bl	fed0a4e4 <abort@plt+0xfed097f8>
    24dc:	blx	350c <abort@plt+0x2820>
    24e0:	blx	83e920 <abort@plt+0x83dc34>
    24e4:	bl	197f108 <abort@plt+0x197e41c>
    24e8:	tstmi	r9, #46137344	; 0x2c00000
    24ec:	bcs	12734 <abort@plt+0x11a48>
    24f0:	b	13f65e8 <abort@plt+0x13f58fc>
    24f4:	b	13c4664 <abort@plt+0x13c3978>
    24f8:	b	1204a6c <abort@plt+0x1203d80>
    24fc:	ldrmi	r7, [r6], -fp, asr #17
    2500:	bl	fed3a534 <abort@plt+0xfed39848>
    2504:	bl	194312c <abort@plt+0x1942440>
    2508:	ldmne	fp, {r0, r3, r9, fp}^
    250c:	beq	2bd23c <abort@plt+0x2bc550>
    2510:			; <UNDEFINED> instruction: 0xf14a1c5c
    2514:	cfsh32cc	mvfx0, mvfx1, #0
    2518:	strbmi	sp, [sp, #-7]
    251c:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    2520:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    2524:	adfccsz	f4, f1, #5.0
    2528:	blx	176d0c <abort@plt+0x176020>
    252c:	blx	940150 <abort@plt+0x93f464>
    2530:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    2534:	vseleq.f32	s30, s28, s11
    2538:	blx	948940 <abort@plt+0x947c54>
    253c:	b	110054c <abort@plt+0x10ff860>
    2540:			; <UNDEFINED> instruction: 0xf1a2040e
    2544:			; <UNDEFINED> instruction: 0xf1c20720
    2548:	blx	203dd0 <abort@plt+0x2030e4>
    254c:	blx	13f15c <abort@plt+0x13e470>
    2550:	blx	140174 <abort@plt+0x13f488>
    2554:	b	10fed64 <abort@plt+0x10fe078>
    2558:	blx	90317c <abort@plt+0x902490>
    255c:	bl	117fd7c <abort@plt+0x117f090>
    2560:	teqmi	r3, #1073741824	; 0x40000000
    2564:	strbmi	r1, [r5], -r0, lsl #21
    2568:	tsteq	r3, r1, ror #22
    256c:	svceq	0x0000f1bc
    2570:	stmib	ip, {r0, ip, lr, pc}^
    2574:	pop	{r8, sl, lr}
    2578:	blx	fed26540 <abort@plt+0xfed25854>
    257c:	msrcc	CPSR_, #132, 6	; 0x10000002
    2580:	blx	fee3c3d0 <abort@plt+0xfee3b6e4>
    2584:	blx	fed7efac <abort@plt+0xfed7e2c0>
    2588:	eorcc	pc, r0, #335544322	; 0x14000002
    258c:	orrle	r2, fp, r0, lsl #26
    2590:	svclt	0x0000e7f3

Disassembly of section .fini:

00002594 <.fini>:
    2594:	push	{r3, lr}
    2598:	pop	{r3, pc}
