Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov 25 14:30:38 2019
| Host         : LAPTOP-69E4OMV9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 36 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.840        0.000                      0                 4062        0.104        0.000                      0                 4062        2.208        0.000                       0                   466  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_deler/inst/sys_clk  {0.000 5.208}        10.417          95.997          
  clk_FFT_clk_wiz_0     {0.000 88.892}       177.783         5.625           
  clk_VGA_clk_wiz_0     {0.000 12.500}       25.001          39.999          
  clk_audio_clk_wiz_0   {0.000 40.974}       81.947          12.203          
  clkfbout_clk_wiz_0    {0.000 5.208}        10.417          95.997          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_deler/inst/sys_clk                                                                                                                                                    2.208        0.000                       0                     1  
  clk_FFT_clk_wiz_0         157.466        0.000                      0                 1935        0.226        0.000                      0                 1935       35.577        0.000                       0                   134  
  clk_VGA_clk_wiz_0          10.840        0.000                      0                 1834        0.221        0.000                      0                 1834       12.000        0.000                       0                   150  
  clk_audio_clk_wiz_0        39.839        0.000                      0                  293        0.104        0.000                      0                  293       40.474        0.000                       0                   178  
  clkfbout_clk_wiz_0                                                                                                                                                      8.262        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_deler/inst/sys_clk
  To Clock:  clk_deler/inst/sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_deler/inst/sys_clk
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { clk_deler/inst/sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.417      89.583     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_FFT_clk_wiz_0
  To Clock:  clk_FFT_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      157.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       35.577ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             157.466ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.783ns  (clk_FFT_clk_wiz_0 rise@177.783ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.570ns  (logic 4.429ns (22.631%)  route 15.141ns (77.369%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( 174.905 - 177.783 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.797    -2.305    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X96Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDRE (Prop_fdre_C_Q)         0.478    -1.827 r  Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/Q
                         net (fo=3, routed)           0.849    -0.978    Beeld_inst/mem_interface_beeld_inst/Y_reg[9]
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_B[9]_P[15])
                                                      3.827     2.849 r  Beeld_inst/mem_interface_beeld_inst/writeAdres0/P[15]
                         net (fo=198, routed)        13.950    16.799    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y47          LUT4 (Prop_lut4_I3_O)        0.124    16.923 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_192_LOPT_REMAP/O
                         net (fo=1, routed)           0.343    17.265    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_149
    RAMB36_X0Y9          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                    177.783   177.783 r  
    Y9                   IBUF                         0.000   177.783 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162   178.945    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   171.508 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   173.199    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.290 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.615   174.905    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.406   175.310    
                         clock uncertainty           -0.136   175.175    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   174.732    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        174.732    
                         arrival time                         -17.265    
  -------------------------------------------------------------------
                         slack                                157.466    

Slack (MET) :             158.133ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.783ns  (clk_FFT_clk_wiz_0 rise@177.783ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.902ns  (logic 4.429ns (23.431%)  route 14.473ns (76.569%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.880ns = ( 174.904 - 177.783 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.797    -2.305    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X96Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDRE (Prop_fdre_C_Q)         0.478    -1.827 r  Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/Q
                         net (fo=3, routed)           0.849    -0.978    Beeld_inst/mem_interface_beeld_inst/Y_reg[9]
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_B[9]_P[15])
                                                      3.827     2.849 f  Beeld_inst/mem_interface_beeld_inst/writeAdres0/P[15]
                         net (fo=198, routed)        12.741    15.590    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y37          LUT4 (Prop_lut4_I3_O)        0.124    15.714 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_290_LOPT_REMAP/O
                         net (fo=1, routed)           0.884    16.597    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_198
    RAMB36_X0Y8          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                    177.783   177.783 r  
    Y9                   IBUF                         0.000   177.783 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162   178.945    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   171.508 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   173.199    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.290 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.614   174.904    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.406   175.309    
                         clock uncertainty           -0.136   175.174    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   174.731    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        174.731    
                         arrival time                         -16.597    
  -------------------------------------------------------------------
                         slack                                158.133    

Slack (MET) :             158.253ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.783ns  (clk_FFT_clk_wiz_0 rise@177.783ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.577ns  (logic 4.451ns (23.960%)  route 14.126ns (76.040%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.882ns = ( 174.902 - 177.783 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.797    -2.305    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X96Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDRE (Prop_fdre_C_Q)         0.478    -1.827 r  Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/Q
                         net (fo=3, routed)           0.849    -0.978    Beeld_inst/mem_interface_beeld_inst/Y_reg[9]
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_B[9]_P[15])
                                                      3.827     2.849 r  Beeld_inst/mem_interface_beeld_inst/writeAdres0/P[15]
                         net (fo=198, routed)        12.741    15.590    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y37          LUT4 (Prop_lut4_I3_O)        0.146    15.736 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_132_LOPT_REMAP/O
                         net (fo=1, routed)           0.536    16.272    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_119
    RAMB36_X0Y7          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                    177.783   177.783 r  
    Y9                   IBUF                         0.000   177.783 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162   178.945    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   171.508 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   173.199    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.290 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.612   174.902    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.406   175.307    
                         clock uncertainty           -0.136   175.172    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647   174.525    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        174.525    
                         arrival time                         -16.272    
  -------------------------------------------------------------------
                         slack                                158.253    

Slack (MET) :             158.361ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.783ns  (clk_FFT_clk_wiz_0 rise@177.783ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.666ns  (logic 4.429ns (23.727%)  route 14.237ns (76.273%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.888ns = ( 174.896 - 177.783 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.797    -2.305    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X96Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDRE (Prop_fdre_C_Q)         0.478    -1.827 r  Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/Q
                         net (fo=3, routed)           0.849    -0.978    Beeld_inst/mem_interface_beeld_inst/Y_reg[9]
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_B[9]_P[15])
                                                      3.827     2.849 r  Beeld_inst/mem_interface_beeld_inst/writeAdres0/P[15]
                         net (fo=198, routed)        12.539    15.387    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addra[15]
    SLICE_X10Y32         LUT4 (Prop_lut4_I3_O)        0.124    15.511 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_128_LOPT_REMAP/O
                         net (fo=1, routed)           0.850    16.361    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_117
    RAMB36_X1Y6          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                    177.783   177.783 r  
    Y9                   IBUF                         0.000   177.783 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162   178.945    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   171.508 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   173.199    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.290 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.606   174.896    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.406   175.301    
                         clock uncertainty           -0.136   175.166    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   174.723    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        174.723    
                         arrival time                         -16.361    
  -------------------------------------------------------------------
                         slack                                158.361    

Slack (MET) :             158.387ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.783ns  (clk_FFT_clk_wiz_0 rise@177.783ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.578ns  (logic 4.305ns (23.173%)  route 14.273ns (76.827%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( 174.905 - 177.783 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.797    -2.305    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X96Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDRE (Prop_fdre_C_Q)         0.478    -1.827 r  Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/Q
                         net (fo=3, routed)           0.849    -0.978    Beeld_inst/mem_interface_beeld_inst/Y_reg[9]
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_B[9]_P[15])
                                                      3.827     2.849 r  Beeld_inst/mem_interface_beeld_inst/writeAdres0/P[15]
                         net (fo=198, routed)        13.424    16.273    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y9          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                    177.783   177.783 r  
    Y9                   IBUF                         0.000   177.783 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162   178.945    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   171.508 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   173.199    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.290 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.615   174.905    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.406   175.310    
                         clock uncertainty           -0.136   175.175    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515   174.660    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        174.660    
                         arrival time                         -16.273    
  -------------------------------------------------------------------
                         slack                                158.387    

Slack (MET) :             158.490ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.783ns  (clk_FFT_clk_wiz_0 rise@177.783ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.336ns  (logic 4.455ns (24.297%)  route 13.881ns (75.703%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.886ns = ( 174.898 - 177.783 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.797    -2.305    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X96Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDRE (Prop_fdre_C_Q)         0.478    -1.827 r  Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/Q
                         net (fo=3, routed)           0.849    -0.978    Beeld_inst/mem_interface_beeld_inst/Y_reg[9]
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_B[9]_P[15])
                                                      3.827     2.849 f  Beeld_inst/mem_interface_beeld_inst/writeAdres0/P[15]
                         net (fo=198, routed)        12.539    15.387    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/addra[15]
    SLICE_X10Y32         LUT4 (Prop_lut4_I3_O)        0.150    15.537 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_230_LOPT_REMAP/O
                         net (fo=1, routed)           0.493    16.031    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_168
    RAMB36_X0Y6          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                    177.783   177.783 r  
    Y9                   IBUF                         0.000   177.783 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162   178.945    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   171.508 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   173.199    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.290 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.608   174.898    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.406   175.303    
                         clock uncertainty           -0.136   175.168    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647   174.521    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        174.521    
                         arrival time                         -16.031    
  -------------------------------------------------------------------
                         slack                                158.490    

Slack (MET) :             158.730ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.783ns  (clk_FFT_clk_wiz_0 rise@177.783ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.233ns  (logic 4.305ns (23.610%)  route 13.928ns (76.390%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.880ns = ( 174.904 - 177.783 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.797    -2.305    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X96Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDRE (Prop_fdre_C_Q)         0.478    -1.827 r  Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/Q
                         net (fo=3, routed)           0.849    -0.978    Beeld_inst/mem_interface_beeld_inst/Y_reg[9]
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_B[9]_P[15])
                                                      3.827     2.849 r  Beeld_inst/mem_interface_beeld_inst/writeAdres0/P[15]
                         net (fo=198, routed)        13.080    15.928    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y8          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                    177.783   177.783 r  
    Y9                   IBUF                         0.000   177.783 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162   178.945    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   171.508 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   173.199    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.290 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.614   174.904    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.406   175.309    
                         clock uncertainty           -0.136   175.174    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515   174.659    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        174.659    
                         arrival time                         -15.928    
  -------------------------------------------------------------------
                         slack                                158.730    

Slack (MET) :             159.103ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.783ns  (clk_FFT_clk_wiz_0 rise@177.783ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.992ns  (logic 4.429ns (24.617%)  route 13.563ns (75.383%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.806ns = ( 174.977 - 177.783 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.797    -2.305    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X96Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDRE (Prop_fdre_C_Q)         0.478    -1.827 r  Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/Q
                         net (fo=3, routed)           0.849    -0.978    Beeld_inst/mem_interface_beeld_inst/Y_reg[9]
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_B[9]_P[17])
                                                      3.827     2.849 r  Beeld_inst/mem_interface_beeld_inst/writeAdres0/P[17]
                         net (fo=100, routed)        11.612    14.461    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt_1
    SLICE_X32Y92         LUT4 (Prop_lut4_I0_O)        0.124    14.585 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_140_LOPT_REMAP/O
                         net (fo=1, routed)           1.102    15.687    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_123
    RAMB36_X2Y22         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                    177.783   177.783 r  
    Y9                   IBUF                         0.000   177.783 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162   178.945    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   171.508 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   173.199    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.290 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.687   174.977    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.392   175.369    
                         clock uncertainty           -0.136   175.233    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   174.790    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        174.790    
                         arrival time                         -15.687    
  -------------------------------------------------------------------
                         slack                                159.103    

Slack (MET) :             159.105ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.783ns  (clk_FFT_clk_wiz_0 rise@177.783ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.612ns  (logic 4.458ns (25.313%)  route 13.154ns (74.687%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.977ns = ( 174.806 - 177.783 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.797    -2.305    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X96Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDRE (Prop_fdre_C_Q)         0.478    -1.827 r  Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/Q
                         net (fo=3, routed)           0.849    -0.978    Beeld_inst/mem_interface_beeld_inst/Y_reg[9]
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_B[9]_P[17])
                                                      3.827     2.849 r  Beeld_inst/mem_interface_beeld_inst/writeAdres0/P[17]
                         net (fo=100, routed)        11.612    14.461    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/pwropt_1
    SLICE_X32Y92         LUT4 (Prop_lut4_I0_O)        0.153    14.614 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_294_LOPT_REMAP/O
                         net (fo=1, routed)           0.693    15.307    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_200
    RAMB36_X2Y17         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                    177.783   177.783 r  
    Y9                   IBUF                         0.000   177.783 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162   178.945    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   171.508 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   173.199    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.290 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.516   174.806    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.392   175.197    
                         clock uncertainty           -0.136   175.062    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.650   174.412    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        174.412    
                         arrival time                         -15.307    
  -------------------------------------------------------------------
                         slack                                159.105    

Slack (MET) :             159.129ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.783ns  (clk_FFT_clk_wiz_0 rise@177.783ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.833ns  (logic 4.305ns (24.141%)  route 13.528ns (75.859%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.882ns = ( 174.902 - 177.783 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.797    -2.305    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X96Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDRE (Prop_fdre_C_Q)         0.478    -1.827 r  Beeld_inst/mem_interface_beeld_inst/Y_reg[9]/Q
                         net (fo=3, routed)           0.849    -0.978    Beeld_inst/mem_interface_beeld_inst/Y_reg[9]
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_B[9]_P[15])
                                                      3.827     2.849 r  Beeld_inst/mem_interface_beeld_inst/writeAdres0/P[15]
                         net (fo=198, routed)        12.679    15.528    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y7          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                    177.783   177.783 r  
    Y9                   IBUF                         0.000   177.783 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162   178.945    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438   171.508 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691   173.199    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.290 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         1.612   174.902    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.406   175.307    
                         clock uncertainty           -0.136   175.172    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515   174.657    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        174.657    
                         arrival time                         -15.528    
  -------------------------------------------------------------------
                         slack                                159.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/X_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/X_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_FFT_clk_wiz_0 rise@0.000ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.859%)  route 0.101ns (29.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.610    -0.827    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X94Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y41         FDRE (Prop_fdre_C_Q)         0.148    -0.679 r  Beeld_inst/mem_interface_beeld_inst/X_reg[8]/Q
                         net (fo=4, routed)           0.101    -0.578    Beeld_inst/mem_interface_beeld_inst/X_reg[8]
    SLICE_X94Y41         LUT6 (Prop_lut6_I1_O)        0.098    -0.480 r  Beeld_inst/mem_interface_beeld_inst/X[9]_i_2/O
                         net (fo=4, routed)           0.000    -0.480    Beeld_inst/mem_interface_beeld_inst/X[9]
    SLICE_X94Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.880    -1.251    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X94Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[9]/C
                         clock pessimism              0.424    -0.827    
    SLICE_X94Y41         FDRE (Hold_fdre_C_D)         0.121    -0.706    Beeld_inst/mem_interface_beeld_inst/X_reg[9]
  -------------------------------------------------------------------
                         required time                          0.706    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/X_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/X_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_FFT_clk_wiz_0 rise@0.000ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.187ns (48.742%)  route 0.197ns (51.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.610    -0.827    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X95Y42         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.686 r  Beeld_inst/mem_interface_beeld_inst/X_reg[0]/Q
                         net (fo=8, routed)           0.197    -0.489    Beeld_inst/mem_interface_beeld_inst/X_reg[0]
    SLICE_X94Y42         LUT5 (Prop_lut5_I1_O)        0.046    -0.443 r  Beeld_inst/mem_interface_beeld_inst/X[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.443    Beeld_inst/mem_interface_beeld_inst/X[3]
    SLICE_X94Y42         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.880    -1.251    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X94Y42         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[3]/C
                         clock pessimism              0.437    -0.814    
    SLICE_X94Y42         FDRE (Hold_fdre_C_D)         0.131    -0.683    Beeld_inst/mem_interface_beeld_inst/X_reg[3]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/X_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/X_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_FFT_clk_wiz_0 rise@0.000ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.735%)  route 0.196ns (51.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.610    -0.827    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X95Y42         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.686 r  Beeld_inst/mem_interface_beeld_inst/X_reg[0]/Q
                         net (fo=8, routed)           0.196    -0.490    Beeld_inst/mem_interface_beeld_inst/X_reg[0]
    SLICE_X94Y42         LUT6 (Prop_lut6_I2_O)        0.045    -0.445 r  Beeld_inst/mem_interface_beeld_inst/X[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.445    Beeld_inst/mem_interface_beeld_inst/X[4]_i_1_n_0
    SLICE_X94Y42         FDSE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.880    -1.251    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X94Y42         FDSE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[4]/C
                         clock pessimism              0.437    -0.814    
    SLICE_X94Y42         FDSE (Hold_fdse_C_D)         0.121    -0.693    Beeld_inst/mem_interface_beeld_inst/X_reg[4]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/X_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/X_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_FFT_clk_wiz_0 rise@0.000ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.608%)  route 0.197ns (51.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.610    -0.827    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X95Y42         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.686 r  Beeld_inst/mem_interface_beeld_inst/X_reg[0]/Q
                         net (fo=8, routed)           0.197    -0.489    Beeld_inst/mem_interface_beeld_inst/X_reg[0]
    SLICE_X94Y42         LUT3 (Prop_lut3_I2_O)        0.045    -0.444 r  Beeld_inst/mem_interface_beeld_inst/X[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.444    Beeld_inst/mem_interface_beeld_inst/X[1]
    SLICE_X94Y42         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.880    -1.251    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X94Y42         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[1]/C
                         clock pessimism              0.437    -0.814    
    SLICE_X94Y42         FDRE (Hold_fdre_C_D)         0.120    -0.694    Beeld_inst/mem_interface_beeld_inst/X_reg[1]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/X_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/X_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_FFT_clk_wiz_0 rise@0.000ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.609    -0.828    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X93Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.687 r  Beeld_inst/mem_interface_beeld_inst/X_reg[5]/Q
                         net (fo=7, routed)           0.180    -0.506    Beeld_inst/mem_interface_beeld_inst/X_reg[5]
    SLICE_X93Y41         LUT3 (Prop_lut3_I0_O)        0.042    -0.464 r  Beeld_inst/mem_interface_beeld_inst/X[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.464    Beeld_inst/mem_interface_beeld_inst/X[6]
    SLICE_X93Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.879    -1.252    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X93Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[6]/C
                         clock pessimism              0.424    -0.828    
    SLICE_X93Y41         FDRE (Hold_fdre_C_D)         0.107    -0.721    Beeld_inst/mem_interface_beeld_inst/X_reg[6]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_FFT_clk_wiz_0 rise@0.000ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.164ns (25.827%)  route 0.471ns (74.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.209ns
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.609    -0.828    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X92Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.664 r  Beeld_inst/mem_interface_beeld_inst/teller_reg[0]/Q
                         net (fo=26, routed)          0.471    -0.193    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[0]
    RAMB36_X5Y7          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.922    -1.209    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X5Y7          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.461    -0.747    
    RAMB36_X5Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.451    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/teller_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_FFT_clk_wiz_0 rise@0.000ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.675%)  route 0.188ns (47.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.609    -0.828    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X92Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.664 r  Beeld_inst/mem_interface_beeld_inst/teller_reg[0]/Q
                         net (fo=26, routed)          0.188    -0.476    Beeld_inst/mem_interface_beeld_inst/dina[0]
    SLICE_X92Y40         LUT6 (Prop_lut6_I4_O)        0.045    -0.431 r  Beeld_inst/mem_interface_beeld_inst/teller[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.431    Beeld_inst/mem_interface_beeld_inst/teller[3]
    SLICE_X92Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/teller_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.879    -1.252    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X92Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/teller_reg[3]/C
                         clock pessimism              0.440    -0.812    
    SLICE_X92Y40         FDRE (Hold_fdre_C_D)         0.120    -0.692    Beeld_inst/mem_interface_beeld_inst/teller_reg[3]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/teller_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/teller_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_FFT_clk_wiz_0 rise@0.000ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.207ns (52.193%)  route 0.190ns (47.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.609    -0.828    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X92Y42         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/teller_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.664 r  Beeld_inst/mem_interface_beeld_inst/teller_reg[5]/Q
                         net (fo=19, routed)          0.190    -0.474    Beeld_inst/mem_interface_beeld_inst/dina[5]
    SLICE_X92Y42         LUT4 (Prop_lut4_I1_O)        0.043    -0.431 r  Beeld_inst/mem_interface_beeld_inst/teller[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.431    Beeld_inst/mem_interface_beeld_inst/teller[6]
    SLICE_X92Y42         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/teller_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.879    -1.252    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X92Y42         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/teller_reg[6]/C
                         clock pessimism              0.424    -0.828    
    SLICE_X92Y42         FDRE (Hold_fdre_C_D)         0.131    -0.697    Beeld_inst/mem_interface_beeld_inst/teller_reg[6]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/Y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/Y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_FFT_clk_wiz_0 rise@0.000ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.378%)  route 0.183ns (46.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.610    -0.827    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X94Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.663 r  Beeld_inst/mem_interface_beeld_inst/Y_reg[5]/Q
                         net (fo=5, routed)           0.183    -0.480    Beeld_inst/mem_interface_beeld_inst/Y_reg[5]
    SLICE_X94Y40         LUT6 (Prop_lut6_I0_O)        0.045    -0.435 r  Beeld_inst/mem_interface_beeld_inst/Y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.435    Beeld_inst/mem_interface_beeld_inst/Y[5]_i_1_n_0
    SLICE_X94Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.880    -1.251    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X94Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/Y_reg[5]/C
                         clock pessimism              0.424    -0.827    
    SLICE_X94Y40         FDRE (Hold_fdre_C_D)         0.121    -0.706    Beeld_inst/mem_interface_beeld_inst/Y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.706    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/X_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/X_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_FFT_clk_wiz_0  {rise@0.000ns fall@88.892ns period=177.783ns})
  Path Group:             clk_FFT_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_FFT_clk_wiz_0 rise@0.000ns - clk_FFT_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.609    -0.828    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X93Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.687 r  Beeld_inst/mem_interface_beeld_inst/X_reg[5]/Q
                         net (fo=7, routed)           0.180    -0.506    Beeld_inst/mem_interface_beeld_inst/X_reg[5]
    SLICE_X93Y41         LUT2 (Prop_lut2_I0_O)        0.045    -0.461 r  Beeld_inst/mem_interface_beeld_inst/X[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.461    Beeld_inst/mem_interface_beeld_inst/X[5]
    SLICE_X93Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_FFT_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_FFT_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout3_buf/O
                         net (fo=132, routed)         0.879    -1.252    Beeld_inst/mem_interface_beeld_inst/CLK
    SLICE_X93Y41         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/X_reg[5]/C
                         clock pessimism              0.424    -0.828    
    SLICE_X93Y41         FDRE (Hold_fdre_C_D)         0.091    -0.737    Beeld_inst/mem_interface_beeld_inst/X_reg[5]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_FFT_clk_wiz_0
Waveform(ns):       { 0.000 88.892 }
Period(ns):         177.783
Sources:            { clk_deler/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X3Y4      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X3Y18     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X2Y7      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X5Y0      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X1Y2      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X4Y12     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X3Y1      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X1Y4      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X1Y7      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         177.783     174.891    RAMB36_X3Y5      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       177.783     35.577     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X95Y42     Beeld_inst/mem_interface_beeld_inst/X_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X94Y42     Beeld_inst/mem_interface_beeld_inst/X_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         88.892      88.392     SLICE_X95Y42     Beeld_inst/mem_interface_beeld_inst/X_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X94Y42     Beeld_inst/mem_interface_beeld_inst/X_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         88.892      88.392     SLICE_X94Y42     Beeld_inst/mem_interface_beeld_inst/X_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X94Y41     Beeld_inst/mem_interface_beeld_inst/X_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X94Y41     Beeld_inst/mem_interface_beeld_inst/X_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X94Y41     Beeld_inst/mem_interface_beeld_inst/X_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X94Y40     Beeld_inst/mem_interface_beeld_inst/Y_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X94Y40     Beeld_inst/mem_interface_beeld_inst/Y_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X95Y42     Beeld_inst/mem_interface_beeld_inst/X_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X94Y42     Beeld_inst/mem_interface_beeld_inst/X_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         88.892      88.392     SLICE_X95Y42     Beeld_inst/mem_interface_beeld_inst/X_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X94Y42     Beeld_inst/mem_interface_beeld_inst/X_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         88.892      88.392     SLICE_X94Y42     Beeld_inst/mem_interface_beeld_inst/X_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X93Y41     Beeld_inst/mem_interface_beeld_inst/X_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X93Y41     Beeld_inst/mem_interface_beeld_inst/X_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X94Y41     Beeld_inst/mem_interface_beeld_inst/X_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X94Y41     Beeld_inst/mem_interface_beeld_inst/X_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         88.892      88.392     SLICE_X94Y41     Beeld_inst/mem_interface_beeld_inst/X_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_VGA_clk_wiz_0
  To Clock:  clk_VGA_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.840ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.402ns  (logic 3.937ns (29.377%)  route 9.465ns (70.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.849ns = ( 22.151 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.742    -2.360    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y8           DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      3.813     1.453 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[9]
                         net (fo=1, routed)           0.814     2.266    Beeld_inst/VGA_driver_inst/P[9]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.390 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_10/O
                         net (fo=105, routed)         8.651    11.041    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/addrb[9]
    RAMB36_X4Y19         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.644    22.151    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/clkb
    RAMB36_X4Y19         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.392    22.543    
                         clock uncertainty           -0.096    22.447    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    21.881    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         21.881    
                         arrival time                         -11.041    
  -------------------------------------------------------------------
                         slack                                 10.840    

Slack (MET) :             11.176ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.064ns  (logic 3.937ns (30.137%)  route 9.127ns (69.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.851ns = ( 22.149 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.742    -2.360    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y8           DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      3.813     1.453 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[9]
                         net (fo=1, routed)           0.814     2.266    Beeld_inst/VGA_driver_inst/P[9]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.390 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_10/O
                         net (fo=105, routed)         8.313    10.703    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/addrb[9]
    RAMB36_X4Y18         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.642    22.149    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/clkb
    RAMB36_X4Y18         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.392    22.541    
                         clock uncertainty           -0.096    22.445    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    21.879    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.879    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                 11.176    

Slack (MET) :             11.511ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.726ns  (logic 3.937ns (30.938%)  route 8.789ns (69.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.854ns = ( 22.146 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.742    -2.360    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y8           DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      3.813     1.453 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[9]
                         net (fo=1, routed)           0.814     2.266    Beeld_inst/VGA_driver_inst/P[9]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.390 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_10/O
                         net (fo=105, routed)         7.975    10.365    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addrb[9]
    RAMB36_X4Y17         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.639    22.146    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.392    22.538    
                         clock uncertainty           -0.096    22.442    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    21.876    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         21.876    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                 11.511    

Slack (MET) :             11.707ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 3.966ns (32.174%)  route 8.361ns (67.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 22.150 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.742    -2.360    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y8           DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      3.813     1.453 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[11]
                         net (fo=1, routed)           1.032     2.484    Beeld_inst/VGA_driver_inst/P[11]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.153     2.637 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_8/O
                         net (fo=105, routed)         7.329     9.966    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addrb[11]
    RAMB36_X5Y17         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.643    22.150    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clkb
    RAMB36_X5Y17         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.392    22.542    
                         clock uncertainty           -0.096    22.446    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.773    21.673    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         21.673    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                 11.707    

Slack (MET) :             11.792ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.450ns  (logic 3.937ns (31.622%)  route 8.513ns (68.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.849ns = ( 22.151 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.742    -2.360    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y8           DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      3.813     1.453 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[4]
                         net (fo=1, routed)           0.799     2.252    Beeld_inst/VGA_driver_inst/P[4]
    SLICE_X36Y21         LUT2 (Prop_lut2_I1_O)        0.124     2.376 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_15/O
                         net (fo=105, routed)         7.714    10.090    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/addrb[4]
    RAMB36_X4Y19         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.644    22.151    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/clkb
    RAMB36_X4Y19         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.392    22.543    
                         clock uncertainty           -0.096    22.447    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    21.881    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         21.881    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                 11.792    

Slack (MET) :             11.808ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.463ns  (logic 3.937ns (31.589%)  route 8.526ns (68.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.834ns = ( 22.167 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.742    -2.360    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y8           DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      3.813     1.453 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[6]
                         net (fo=1, routed)           1.004     2.457    Beeld_inst/VGA_driver_inst/P[6]
    SLICE_X36Y21         LUT2 (Prop_lut2_I1_O)        0.124     2.581 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_13/O
                         net (fo=105, routed)         7.522    10.103    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/addrb[6]
    RAMB36_X5Y1          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.660    22.167    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.406    22.572    
                         clock uncertainty           -0.096    22.477    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    21.911    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         21.911    
                         arrival time                         -10.103    
  -------------------------------------------------------------------
                         slack                                 11.808    

Slack (MET) :             11.843ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.388ns  (logic 3.937ns (31.782%)  route 8.451ns (68.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.860ns = ( 22.140 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.742    -2.360    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y8           DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      3.813     1.453 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[9]
                         net (fo=1, routed)           0.814     2.266    Beeld_inst/VGA_driver_inst/P[9]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.390 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_10/O
                         net (fo=105, routed)         7.637    10.027    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addrb[9]
    RAMB36_X4Y16         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.633    22.140    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.392    22.532    
                         clock uncertainty           -0.096    22.436    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    21.870    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.870    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                 11.843    

Slack (MET) :             11.948ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.085ns  (logic 3.930ns (32.518%)  route 8.155ns (67.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 22.150 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.742    -2.360    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y8           DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      3.813     1.453 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[3]
                         net (fo=1, routed)           0.786     2.238    Beeld_inst/VGA_driver_inst/P[3]
    SLICE_X36Y21         LUT2 (Prop_lut2_I1_O)        0.117     2.355 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_16/O
                         net (fo=105, routed)         7.370     9.725    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addrb[3]
    RAMB36_X5Y17         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.643    22.150    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clkb
    RAMB36_X5Y17         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.392    22.542    
                         clock uncertainty           -0.096    22.446    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.773    21.673    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         21.673    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                 11.948    

Slack (MET) :             12.039ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.989ns  (logic 3.966ns (33.081%)  route 8.023ns (66.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.856ns = ( 22.144 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.742    -2.360    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y8           DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      3.813     1.453 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[11]
                         net (fo=1, routed)           1.032     2.484    Beeld_inst/VGA_driver_inst/P[11]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.153     2.637 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_8/O
                         net (fo=105, routed)         6.991     9.628    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addrb[11]
    RAMB36_X5Y16         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.637    22.144    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clkb
    RAMB36_X5Y16         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.392    22.536    
                         clock uncertainty           -0.096    22.440    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.773    21.667    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.667    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                 12.039    

Slack (MET) :             12.088ns  (required time - arrival time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.001ns  (clk_VGA_clk_wiz_0 rise@25.001ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 3.937ns (32.395%)  route 8.216ns (67.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 22.150 - 25.001 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.742    -2.360    Beeld_inst/mem_interface_beeld_inst/clk_VGA
    DSP48_X2Y8           DSP48E1                                      r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      3.813     1.453 r  Beeld_inst/mem_interface_beeld_inst/LeesAdres0/P[14]
                         net (fo=1, routed)           1.004     2.457    Beeld_inst/VGA_driver_inst/P[14]
    SLICE_X36Y23         LUT2 (Prop_lut2_I1_O)        0.124     2.581 r  Beeld_inst/VGA_driver_inst/DUAL_PORT_RAM_inst_i_5/O
                         net (fo=102, routed)         7.212     9.793    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addrb[14]
    RAMB36_X5Y17         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                     25.001    25.001 r  
    Y9                   IBUF                         0.000    25.001 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    26.163    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.725 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.416    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.507 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         1.643    22.150    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clkb
    RAMB36_X5Y17         RAMB36E1                                     r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.392    22.542    
                         clock uncertainty           -0.096    22.446    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    21.880    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         21.880    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                 12.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.308ns
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.556    -0.881    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y43         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.717 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.601    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X50Y43         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.823    -1.308    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y43         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.427    -0.881    
    SLICE_X50Y43         FDRE (Hold_fdre_C_D)         0.059    -0.822    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.308ns
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.556    -0.881    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y43         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.717 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.605    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X50Y43         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.823    -1.308    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y43         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.427    -0.881    
    SLICE_X50Y43         FDRE (Hold_fdre_C_D)         0.052    -0.829    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.829    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.580    -0.857    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y42         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.716 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.184    -0.532    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X56Y42         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.849    -1.282    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y42         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.425    -0.857    
    SLICE_X56Y42         FDRE (Hold_fdre_C_D)         0.070    -0.787    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.787    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.309ns
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.555    -0.882    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.741 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.184    -0.557    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X52Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.822    -1.309    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y40         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.427    -0.882    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.070    -0.812    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.812    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/HTeller_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/VGA_driver_inst/HTeller_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.446%)  route 0.183ns (49.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.319ns
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.550    -0.887    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X37Y22         FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.746 r  Beeld_inst/VGA_driver_inst/HTeller_reg[9]/Q
                         net (fo=8, routed)           0.183    -0.563    Beeld_inst/VGA_driver_inst/HTeller_reg_n_0_[9]
    SLICE_X37Y23         LUT5 (Prop_lut5_I4_O)        0.045    -0.518 r  Beeld_inst/VGA_driver_inst/HTeller[10]_i_1/O
                         net (fo=2, routed)           0.000    -0.518    Beeld_inst/VGA_driver_inst/D[10]
    SLICE_X37Y23         FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.812    -1.319    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X37Y23         FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[10]/C
                         clock pessimism              0.443    -0.876    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.091    -0.785    Beeld_inst/VGA_driver_inst/HTeller_reg[10]
  -------------------------------------------------------------------
                         required time                          0.785    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/HTeller_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/VGA_driver_inst/HTeller_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.184ns (48.612%)  route 0.195ns (51.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.317ns
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.550    -0.887    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X37Y22         FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.746 r  Beeld_inst/VGA_driver_inst/HTeller_reg[7]/Q
                         net (fo=8, routed)           0.195    -0.551    Beeld_inst/VGA_driver_inst/HTeller_reg_n_0_[7]
    SLICE_X37Y22         LUT5 (Prop_lut5_I1_O)        0.043    -0.508 r  Beeld_inst/VGA_driver_inst/HTeller[8]_i_1/O
                         net (fo=2, routed)           0.000    -0.508    Beeld_inst/VGA_driver_inst/D[8]
    SLICE_X37Y22         FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.814    -1.317    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X37Y22         FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[8]/C
                         clock pessimism              0.430    -0.887    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.100    -0.787    Beeld_inst/VGA_driver_inst/HTeller_reg[8]
  -------------------------------------------------------------------
                         required time                          0.787    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.309ns
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.555    -0.882    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y42         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.718 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.541    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X50Y42         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.822    -1.309    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y42         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.427    -0.882    
    SLICE_X50Y42         FDRE (Hold_fdre_C_D)         0.059    -0.823    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.823    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.579    -0.858    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y38         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.694 r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.176    -0.517    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X58Y38         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.848    -1.283    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y38         FDRE                                         r  Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.425    -0.858    
    SLICE_X58Y38         FDRE (Hold_fdre_C_D)         0.059    -0.799    Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.799    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/VTeller_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/VGA_driver_inst/VTeller_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.232ns (60.853%)  route 0.149ns (39.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.316ns
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.550    -0.887    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X39Y21         FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.128    -0.759 r  Beeld_inst/VGA_driver_inst/VTeller_reg[6]/Q
                         net (fo=12, routed)          0.149    -0.610    Beeld_inst/VGA_driver_inst/B[6]
    SLICE_X39Y21         LUT4 (Prop_lut4_I2_O)        0.104    -0.506 r  Beeld_inst/VGA_driver_inst/VTeller[7]_i_1/O
                         net (fo=2, routed)           0.000    -0.506    Beeld_inst/VGA_driver_inst/VTeller_reg[9]_0[7]
    SLICE_X39Y21         FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.815    -1.316    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X39Y21         FDRE                                         r  Beeld_inst/VGA_driver_inst/VTeller_reg[7]/C
                         clock pessimism              0.429    -0.887    
    SLICE_X39Y21         FDRE (Hold_fdre_C_D)         0.098    -0.789    Beeld_inst/VGA_driver_inst/VTeller_reg[7]
  -------------------------------------------------------------------
                         required time                          0.789    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 Beeld_inst/VGA_driver_inst/HTeller_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Destination:            Beeld_inst/VGA_driver_inst/HTeller_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.001ns})
  Path Group:             clk_VGA_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_clk_wiz_0 rise@0.000ns - clk_VGA_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.224%)  route 0.235ns (55.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.317ns
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.550    -0.887    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X37Y22         FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.746 r  Beeld_inst/VGA_driver_inst/HTeller_reg[7]/Q
                         net (fo=8, routed)           0.235    -0.511    Beeld_inst/VGA_driver_inst/HTeller_reg_n_0_[7]
    SLICE_X37Y22         LUT6 (Prop_lut6_I4_O)        0.045    -0.466 r  Beeld_inst/VGA_driver_inst/HTeller[9]_i_1/O
                         net (fo=2, routed)           0.000    -0.466    Beeld_inst/VGA_driver_inst/D[9]
    SLICE_X37Y22         FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_VGA_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout2_buf/O
                         net (fo=149, routed)         0.814    -1.317    Beeld_inst/VGA_driver_inst/clk_VGA
    SLICE_X37Y22         FDRE                                         r  Beeld_inst/VGA_driver_inst/HTeller_reg[9]/C
                         clock pessimism              0.430    -0.887    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.092    -0.795    Beeld_inst/VGA_driver_inst/HTeller_reg[9]
  -------------------------------------------------------------------
                         required time                          0.795    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_VGA_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.001
Sources:            { clk_deler/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X3Y4      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X3Y18     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X2Y7      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X5Y0      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X1Y2      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X4Y12     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X3Y1      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X1Y4      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X1Y7      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         25.001      22.109     RAMB36_X3Y5      Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.001      188.359    MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X62Y33     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_377_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X51Y43     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_392_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y21     Beeld_inst/VGA_driver_inst/Flag_Active_Video_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X37Y21     Beeld_inst/VGA_driver_inst/HTeller_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X37Y23     Beeld_inst/VGA_driver_inst/HTeller_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X37Y21     Beeld_inst/VGA_driver_inst/HTeller_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X37Y21     Beeld_inst/VGA_driver_inst/HTeller_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y21     Beeld_inst/VGA_driver_inst/HTeller_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y21     Beeld_inst/VGA_driver_inst/HTeller_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y21     Beeld_inst/VGA_driver_inst/HTeller_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X51Y43     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_392_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X38Y20     Beeld_inst/VGA_driver_inst/VTeller_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X38Y20     Beeld_inst/VGA_driver_inst/VTeller_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X50Y43     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X50Y43     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y42     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X50Y43     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X50Y43     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y42     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X62Y33     Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/Beeld_inst/mem_interface_beeld_inst/DUAL_PORT_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_377_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_audio_clk_wiz_0
  To Clock:  clk_audio_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.474ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.839ns  (required time - arrival time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/sdata_out_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.974ns  (clk_audio_clk_wiz_0 fall@40.974ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.456ns (47.094%)  route 0.512ns (52.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.627ns = ( 38.346 - 40.974 ) 
    Source Clock Delay      (SCD):    -2.037ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.146    -3.956    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -3.855 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.818    -2.037    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X3Y27          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456    -1.581 r  Audio_inst/INST_ADAU1761/s_sample_reg[63]/Q
                         net (fo=1, routed)           0.512    -1.069    Audio_inst/INST_ADAU1761/p_0_in
    SLICE_X0Y27          FDRE                                         r  Audio_inst/INST_ADAU1761/sdata_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 fall edge)
                                                     40.974    40.974 f  
    Y9                   IBUF                         0.000    40.974 f  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    42.135    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    34.698 f  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    36.389    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.480 f  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    36.613    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.704 f  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.642    38.346    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X0Y27          FDRE                                         r  Audio_inst/INST_ADAU1761/sdata_out_reg/C  (IS_INVERTED)
                         clock pessimism              0.568    38.915    
                         clock uncertainty           -0.118    38.797    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)       -0.026    38.771    Audio_inst/INST_ADAU1761/sdata_out_reg
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                 39.839    

Slack (MET) :             77.195ns  (required time - arrival time)
  Source:                 Audio_inst/s_lr_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.642ns (15.430%)  route 3.519ns (84.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.625ns = ( 79.322 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          1.818    -2.284    Audio_inst/clk_audio
    SLICE_X2Y27          FDRE                                         r  Audio_inst/s_lr_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.766 f  Audio_inst/s_lr_clk_en_reg/Q
                         net (fo=50, routed)          2.645     0.879    Audio_inst/INST_ADAU1761/s_lr_clk_reg_0
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     1.003 r  Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1/O
                         net (fo=63, routed)          0.874     1.877    Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1_n_0
    SLICE_X6Y30          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    77.587    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.678 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.644    79.322    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X6Y30          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[0]/C
                         clock pessimism              0.392    79.713    
                         clock uncertainty           -0.118    79.596    
    SLICE_X6Y30          FDRE (Setup_fdre_C_R)       -0.524    79.072    Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         79.072    
                         arrival time                          -1.877    
  -------------------------------------------------------------------
                         slack                                 77.195    

Slack (MET) :             77.210ns  (required time - arrival time)
  Source:                 Audio_inst/s_lr_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.642ns (15.478%)  route 3.506ns (84.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.623ns = ( 79.324 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          1.818    -2.284    Audio_inst/clk_audio
    SLICE_X2Y27          FDRE                                         r  Audio_inst/s_lr_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.766 f  Audio_inst/s_lr_clk_en_reg/Q
                         net (fo=50, routed)          2.645     0.879    Audio_inst/INST_ADAU1761/s_lr_clk_reg_0
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     1.003 r  Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1/O
                         net (fo=63, routed)          0.861     1.864    Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1_n_0
    SLICE_X2Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    77.587    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.678 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.646    79.324    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X2Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[35]/C
                         clock pessimism              0.392    79.715    
                         clock uncertainty           -0.118    79.598    
    SLICE_X2Y31          FDRE (Setup_fdre_C_R)       -0.524    79.074    Audio_inst/INST_ADAU1761/s_sample_reg[35]
  -------------------------------------------------------------------
                         required time                         79.074    
                         arrival time                          -1.864    
  -------------------------------------------------------------------
                         slack                                 77.210    

Slack (MET) :             77.210ns  (required time - arrival time)
  Source:                 Audio_inst/s_lr_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.642ns (15.478%)  route 3.506ns (84.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.623ns = ( 79.324 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          1.818    -2.284    Audio_inst/clk_audio
    SLICE_X2Y27          FDRE                                         r  Audio_inst/s_lr_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.766 f  Audio_inst/s_lr_clk_en_reg/Q
                         net (fo=50, routed)          2.645     0.879    Audio_inst/INST_ADAU1761/s_lr_clk_reg_0
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     1.003 r  Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1/O
                         net (fo=63, routed)          0.861     1.864    Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1_n_0
    SLICE_X2Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    77.587    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.678 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.646    79.324    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X2Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[36]/C
                         clock pessimism              0.392    79.715    
                         clock uncertainty           -0.118    79.598    
    SLICE_X2Y31          FDRE (Setup_fdre_C_R)       -0.524    79.074    Audio_inst/INST_ADAU1761/s_sample_reg[36]
  -------------------------------------------------------------------
                         required time                         79.074    
                         arrival time                          -1.864    
  -------------------------------------------------------------------
                         slack                                 77.210    

Slack (MET) :             77.210ns  (required time - arrival time)
  Source:                 Audio_inst/s_lr_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.642ns (15.478%)  route 3.506ns (84.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.623ns = ( 79.324 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          1.818    -2.284    Audio_inst/clk_audio
    SLICE_X2Y27          FDRE                                         r  Audio_inst/s_lr_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.766 f  Audio_inst/s_lr_clk_en_reg/Q
                         net (fo=50, routed)          2.645     0.879    Audio_inst/INST_ADAU1761/s_lr_clk_reg_0
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     1.003 r  Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1/O
                         net (fo=63, routed)          0.861     1.864    Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1_n_0
    SLICE_X2Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    77.587    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.678 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.646    79.324    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X2Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[37]/C
                         clock pessimism              0.392    79.715    
                         clock uncertainty           -0.118    79.598    
    SLICE_X2Y31          FDRE (Setup_fdre_C_R)       -0.524    79.074    Audio_inst/INST_ADAU1761/s_sample_reg[37]
  -------------------------------------------------------------------
                         required time                         79.074    
                         arrival time                          -1.864    
  -------------------------------------------------------------------
                         slack                                 77.210    

Slack (MET) :             77.210ns  (required time - arrival time)
  Source:                 Audio_inst/s_lr_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.642ns (15.478%)  route 3.506ns (84.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.623ns = ( 79.324 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          1.818    -2.284    Audio_inst/clk_audio
    SLICE_X2Y27          FDRE                                         r  Audio_inst/s_lr_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.766 f  Audio_inst/s_lr_clk_en_reg/Q
                         net (fo=50, routed)          2.645     0.879    Audio_inst/INST_ADAU1761/s_lr_clk_reg_0
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     1.003 r  Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1/O
                         net (fo=63, routed)          0.861     1.864    Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1_n_0
    SLICE_X2Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    77.587    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.678 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.646    79.324    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X2Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[38]/C
                         clock pessimism              0.392    79.715    
                         clock uncertainty           -0.118    79.598    
    SLICE_X2Y31          FDRE (Setup_fdre_C_R)       -0.524    79.074    Audio_inst/INST_ADAU1761/s_sample_reg[38]
  -------------------------------------------------------------------
                         required time                         79.074    
                         arrival time                          -1.864    
  -------------------------------------------------------------------
                         slack                                 77.210    

Slack (MET) :             77.210ns  (required time - arrival time)
  Source:                 Audio_inst/s_lr_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.642ns (15.478%)  route 3.506ns (84.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.623ns = ( 79.324 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          1.818    -2.284    Audio_inst/clk_audio
    SLICE_X2Y27          FDRE                                         r  Audio_inst/s_lr_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.766 f  Audio_inst/s_lr_clk_en_reg/Q
                         net (fo=50, routed)          2.645     0.879    Audio_inst/INST_ADAU1761/s_lr_clk_reg_0
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     1.003 r  Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1/O
                         net (fo=63, routed)          0.861     1.864    Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1_n_0
    SLICE_X2Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    77.587    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.678 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.646    79.324    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X2Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[39]/C
                         clock pessimism              0.392    79.715    
                         clock uncertainty           -0.118    79.598    
    SLICE_X2Y31          FDRE (Setup_fdre_C_R)       -0.524    79.074    Audio_inst/INST_ADAU1761/s_sample_reg[39]
  -------------------------------------------------------------------
                         required time                         79.074    
                         arrival time                          -1.864    
  -------------------------------------------------------------------
                         slack                                 77.210    

Slack (MET) :             77.290ns  (required time - arrival time)
  Source:                 Audio_inst/s_lr_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.642ns (15.430%)  route 3.519ns (84.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.625ns = ( 79.322 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          1.818    -2.284    Audio_inst/clk_audio
    SLICE_X2Y27          FDRE                                         r  Audio_inst/s_lr_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.766 f  Audio_inst/s_lr_clk_en_reg/Q
                         net (fo=50, routed)          2.645     0.879    Audio_inst/INST_ADAU1761/s_lr_clk_reg_0
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     1.003 r  Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1/O
                         net (fo=63, routed)          0.874     1.877    Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1_n_0
    SLICE_X7Y30          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    77.587    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.678 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.644    79.322    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X7Y30          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]/C
                         clock pessimism              0.392    79.713    
                         clock uncertainty           -0.118    79.596    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.429    79.167    Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         79.167    
                         arrival time                          -1.877    
  -------------------------------------------------------------------
                         slack                                 77.290    

Slack (MET) :             77.290ns  (required time - arrival time)
  Source:                 Audio_inst/s_lr_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.642ns (15.430%)  route 3.519ns (84.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.625ns = ( 79.322 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          1.818    -2.284    Audio_inst/clk_audio
    SLICE_X2Y27          FDRE                                         r  Audio_inst/s_lr_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.766 f  Audio_inst/s_lr_clk_en_reg/Q
                         net (fo=50, routed)          2.645     0.879    Audio_inst/INST_ADAU1761/s_lr_clk_reg_0
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     1.003 r  Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1/O
                         net (fo=63, routed)          0.874     1.877    Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1_n_0
    SLICE_X7Y30          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    77.587    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.678 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.644    79.322    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X7Y30          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[4]/C
                         clock pessimism              0.392    79.713    
                         clock uncertainty           -0.118    79.596    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.429    79.167    Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         79.167    
                         arrival time                          -1.877    
  -------------------------------------------------------------------
                         slack                                 77.290    

Slack (MET) :             77.290ns  (required time - arrival time)
  Source:                 Audio_inst/s_lr_clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.947ns  (clk_audio_clk_wiz_0 rise@81.947ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.642ns (15.430%)  route 3.519ns (84.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.625ns = ( 79.322 - 81.947 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.285     1.285    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -6.058 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -4.203    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          1.818    -2.284    Audio_inst/clk_audio
    SLICE_X2Y27          FDRE                                         r  Audio_inst/s_lr_clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.766 f  Audio_inst/s_lr_clk_en_reg/Q
                         net (fo=50, routed)          2.645     0.879    Audio_inst/INST_ADAU1761/s_lr_clk_reg_0
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     1.003 r  Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1/O
                         net (fo=63, routed)          0.874     1.877    Audio_inst/INST_ADAU1761/s_sample_r_out[23]_i_1_n_0
    SLICE_X7Y30          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     81.947    81.947 r  
    Y9                   IBUF                         0.000    81.947 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          1.162    83.109    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    75.671 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    77.363    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.454 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.133    77.587    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.678 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         1.644    79.322    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X7Y30          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[5]/C
                         clock pessimism              0.392    79.713    
                         clock uncertainty           -0.118    79.596    
    SLICE_X7Y30          FDRE (Setup_fdre_C_R)       -0.429    79.167    Audio_inst/INST_ADAU1761/s_sdata_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         79.167    
                         arrival time                          -1.877    
  -------------------------------------------------------------------
                         slack                                 77.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_r_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.616    -0.765    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X5Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[2]/Q
                         net (fo=1, routed)           0.052    -0.572    Audio_inst/INST_ADAU1761/s_sample_r_out[2]
    SLICE_X4Y31          LUT4 (Prop_lut4_I3_O)        0.045    -0.527 r  Audio_inst/INST_ADAU1761/s_sample[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.527    Audio_inst/INST_ADAU1761/s_sample[10]_i_1_n_0
    SLICE_X4Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.883    -1.186    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X4Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[10]/C
                         clock pessimism              0.434    -0.752    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.121    -0.631    Audio_inst/INST_ADAU1761/s_sample_reg[10]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_r_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.616    -0.765    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X5Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.568    Audio_inst/INST_ADAU1761/s_sample_r_out[3]
    SLICE_X4Y31          LUT4 (Prop_lut4_I3_O)        0.045    -0.523 r  Audio_inst/INST_ADAU1761/s_sample[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.523    Audio_inst/INST_ADAU1761/s_sample[11]_i_1_n_0
    SLICE_X4Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.883    -1.186    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X4Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[11]/C
                         clock pessimism              0.434    -0.752    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.120    -0.632    Audio_inst/INST_ADAU1761/s_sample_reg[11]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_r_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.617    -0.764    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X5Y32          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.623 r  Audio_inst/INST_ADAU1761/s_sample_r_reg[15]/Q
                         net (fo=2, routed)           0.066    -0.556    Audio_inst/INST_ADAU1761/s_sample_r[15]
    SLICE_X4Y32          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.884    -1.185    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X4Y32          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[15]/C
                         clock pessimism              0.434    -0.751    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.076    -0.675    Audio_inst/INST_ADAU1761/s_sample_r_out_reg[15]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_l_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_l_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.828%)  route 0.126ns (47.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.188ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.613    -0.768    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X5Y28          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  Audio_inst/INST_ADAU1761/s_sample_l_reg[21]/Q
                         net (fo=2, routed)           0.126    -0.501    Audio_inst/INST_ADAU1761/s_sample_l[21]
    SLICE_X2Y28          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.881    -1.188    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X2Y28          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[22]/C
                         clock pessimism              0.455    -0.733    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.076    -0.657    Audio_inst/INST_ADAU1761/s_sample_l_reg[22]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_l_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_l_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.791%)  route 0.061ns (27.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.188ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.613    -0.768    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X2Y28          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.604 r  Audio_inst/INST_ADAU1761/s_sample_l_reg[22]/Q
                         net (fo=2, routed)           0.061    -0.542    Audio_inst/INST_ADAU1761/s_sample_l[22]
    SLICE_X3Y28          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.881    -1.188    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X3Y28          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[22]/C
                         clock pessimism              0.433    -0.755    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.047    -0.708    Audio_inst/INST_ADAU1761/s_sample_l_out_reg[22]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.618    -0.763    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X3Y33          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  Audio_inst/INST_ADAU1761/s_sample_reg[31]/Q
                         net (fo=1, routed)           0.110    -0.512    Audio_inst/INST_ADAU1761/s_sample_reg_n_0_[31]
    SLICE_X3Y32          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.885    -1.184    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X3Y32          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[32]/C
                         clock pessimism              0.434    -0.750    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.070    -0.680    Audio_inst/INST_ADAU1761/s_sample_reg[32]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_r_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.688%)  route 0.111ns (37.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.616    -0.765    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X5Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  Audio_inst/INST_ADAU1761/s_sample_r_out_reg[4]/Q
                         net (fo=1, routed)           0.111    -0.513    Audio_inst/INST_ADAU1761/s_sample_r_out[4]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.045    -0.468 r  Audio_inst/INST_ADAU1761/s_sample[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.468    Audio_inst/INST_ADAU1761/s_sample[12]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.884    -1.185    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X3Y31          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[12]/C
                         clock pessimism              0.455    -0.730    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.091    -0.639    Audio_inst/INST_ADAU1761/s_sample_reg[12]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.208%)  route 0.097ns (31.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.618    -0.763    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X4Y33          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.599 r  Audio_inst/INST_ADAU1761/s_sample_reg[26]/Q
                         net (fo=1, routed)           0.097    -0.501    Audio_inst/INST_ADAU1761/s_sample_reg_n_0_[26]
    SLICE_X6Y32          LUT4 (Prop_lut4_I0_O)        0.045    -0.456 r  Audio_inst/INST_ADAU1761/s_sample[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.456    Audio_inst/INST_ADAU1761/s_sample[27]_i_1_n_0
    SLICE_X6Y32          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.884    -1.185    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X6Y32          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[27]/C
                         clock pessimism              0.435    -0.750    
    SLICE_X6Y32          FDRE (Hold_fdre_C_D)         0.121    -0.629    Audio_inst/INST_ADAU1761/s_sample_reg[27]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_l_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.582%)  route 0.126ns (40.418%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.187ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.614    -0.767    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X1Y29          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[6]/Q
                         net (fo=1, routed)           0.126    -0.500    Audio_inst/INST_ADAU1761/s_sample_l_out[6]
    SLICE_X2Y29          LUT4 (Prop_lut4_I3_O)        0.045    -0.455 r  Audio_inst/INST_ADAU1761/s_sample[46]_i_1/O
                         net (fo=1, routed)           0.000    -0.455    Audio_inst/INST_ADAU1761/s_sample[46]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.882    -1.187    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X2Y29          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[46]/C
                         clock pessimism              0.434    -0.753    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121    -0.632    Audio_inst/INST_ADAU1761/s_sample_reg[46]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Audio_inst/INST_ADAU1761/s_sample_l_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Destination:            Audio_inst/INST_ADAU1761/s_sample_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@40.974ns period=81.947ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.189ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.440     0.440    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.980 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.462    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.030    -1.406    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.380 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.613    -0.768    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X4Y27          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.604 r  Audio_inst/INST_ADAU1761/s_sample_l_out_reg[20]/Q
                         net (fo=1, routed)           0.108    -0.496    Audio_inst/INST_ADAU1761/s_sample_l_out[20]
    SLICE_X4Y28          LUT4 (Prop_lut4_I3_O)        0.045    -0.451 r  Audio_inst/INST_ADAU1761/s_sample[60]_i_1/O
                         net (fo=1, routed)           0.000    -0.451    Audio_inst/INST_ADAU1761/s_sample[60]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=13, routed)          0.480     0.480    clk_deler/inst/sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.724 r  clk_deler/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -2.160    clk_deler/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  clk_deler/inst/clkout4_buf/O
                         net (fo=16, routed)          0.033    -2.098    Audio_inst/clk_audio
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -2.069 r  Audio_inst/BUFGCE_B_CLK_inst/O
                         net (fo=161, routed)         0.880    -1.189    Audio_inst/INST_ADAU1761/s_b_clk_real
    SLICE_X4Y28          FDRE                                         r  Audio_inst/INST_ADAU1761/s_sample_reg[60]/C
                         clock pessimism              0.435    -0.754    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.121    -0.633    Audio_inst/INST_ADAU1761/s_sample_reg[60]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_audio_clk_wiz_0
Waveform(ns):       { 0.000 40.974 }
Period(ns):         81.947
Sources:            { clk_deler/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         81.947      79.792     BUFGCTRL_X0Y1    Audio_inst/BUFGCE_B_CLK_inst/I0
Min Period        n/a     BUFG/I              n/a            2.155         81.947      79.792     BUFGCTRL_X0Y0    clk_deler/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         81.947      80.698     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         81.947      80.947     SLICE_X3Y30      Audio_inst/INST_ADAU1761/s_lr_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         81.947      80.947     SLICE_X2Y30      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.947      80.947     SLICE_X3Y28      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.947      80.947     SLICE_X4Y29      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.947      80.947     SLICE_X4Y29      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.947      80.947     SLICE_X4Y27      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.947      80.947     SLICE_X4Y29      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       81.947      131.413    MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X1Y29      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X1Y29      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X1Y29      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X1Y29      Audio_inst/INST_ADAU1761/s_sample_l_out_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X0Y29      Audio_inst/INST_ADAU1761/s_sample_l_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X3Y33      Audio_inst/INST_ADAU1761/s_sample_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X2Y29      Audio_inst/INST_ADAU1761/s_sample_reg[43]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X2Y29      Audio_inst/INST_ADAU1761/s_sample_reg[44]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X2Y29      Audio_inst/INST_ADAU1761/s_sample_reg[45]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X2Y29      Audio_inst/INST_ADAU1761/s_sample_reg[46]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X5Y28      Audio_inst/INST_ADAU1761/s_sample_l_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X4Y30      Audio_inst/INST_ADAU1761/s_sample_l_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X4Y30      Audio_inst/INST_ADAU1761/s_sample_l_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X4Y30      Audio_inst/INST_ADAU1761/s_sample_l_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X4Y30      Audio_inst/INST_ADAU1761/s_sample_l_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X4Y30      Audio_inst/INST_ADAU1761/s_sample_l_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X4Y30      Audio_inst/INST_ADAU1761/s_sample_l_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X4Y30      Audio_inst/INST_ADAU1761/s_sample_l_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X4Y30      Audio_inst/INST_ADAU1761/s_sample_l_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.974      40.474     SLICE_X5Y28      Audio_inst/INST_ADAU1761/s_sample_l_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { clk_deler/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.417      8.262      BUFGCTRL_X0Y5    clk_deler/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.417      89.583     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.417      202.943    MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBOUT



