#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Dec  9 04:04:26 2024
# Process ID: 28852
# Current directory: D:/INSA_Toulouse/BE_VHDL/BE_VHDL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15168 D:\INSA_Toulouse\BE_VHDL\BE_VHDL\BE_VHDL.xpr
# Log file: D:/INSA_Toulouse/BE_VHDL/BE_VHDL/vivado.log
# Journal file: D:/INSA_Toulouse/BE_VHDL/BE_VHDL\vivado.jou
# Running On: DESKTOP-KMFD8FM, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 4, Host memory: 8464 MB
#-----------------------------------------------------------
start_gui
open_project D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Ilustration6 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Ilustration6_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation
source Ilustration6_test.tcl
current_wave_config {Untitled 1}
add_wave {{/Ilustration6_test/CPU6/U2/registers}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/Ilustration6_test/CPU6/U4/registers}} 
restart
run all
close_sim
launch_simulation
source Ilustration6_test.tcl
current_wave_config {Untitled 2}
add_wave {{/Ilustration6_test/CPU6/U4/registers}} 
restart
run all
run all
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_sim
launch_simulation
export_ip_user_files -of_objects  [get_files D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA_BE.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA_BE.xdc
export_ip_user_files -of_objects  [get_files D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/constrs_1/new/FPGA.xdc
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation
launch_simulation
source Ilustration6_test.tcl
current_wave_config {Untitled 3}
add_wave {{/Ilustration6_test/CPU6/U4/registers}} 
restart
run all
create_project BE_Conception_uP_RISC D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC -part xc7k70tfbv676-1
add_files -norecurse {D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/BancMemoire.vhd D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/Flip_Flop_D.vhd D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/memDonnees.vhd D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/memInstru.vhd D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/ALU.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.srcs/sources_1/new
close [ open D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.srcs/sources_1/new/DATA_Flow.v w ]
add_files D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.srcs/sources_1/new/DATA_Flow.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DATA_Flow [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
close [ open D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.srcs/sources_1/new/DATA_Flow.vhd w ]
add_files D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.srcs/sources_1/new/DATA_Flow.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.srcs/sources_1/new/DATA_Flow.v] -no_script -reset -force -quiet
remove_files  D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.srcs/sources_1/new/DATA_Flow.v
current_project BE_VHDL
current_project BE_Conception_uP_RISC
add_files -norecurse D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/RegistreBank.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/BancMemoire.vhd] -no_script -reset -force -quiet
remove_files  D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/BancMemoire.vhd
current_project BE_VHDL
current_project BE_Conception_uP_RISC
current_project BE_VHDL
current_project BE_Conception_uP_RISC
current_project BE_VHDL
current_project BE_Conception_uP_RISC
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_project BE_VHDL
current_project BE_Conception_uP_RISC
current_project BE_VHDL
current_project BE_Conception_uP_RISC
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source DATA_Flow.tcl
file mkdir D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.srcs/sim_1/new/DATA_Flow_test.v w ]
add_files -fileset sim_1 D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.srcs/sim_1/new/DATA_Flow_test.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.srcs/sim_1/new/DATA_Flow_test.vhd w ]
add_files -fileset sim_1 D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.srcs/sim_1/new/DATA_Flow_test.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.srcs/sim_1/new/DATA_Flow_test.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.srcs/sim_1/new/DATA_Flow_test.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DATA_Flow_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
close_sim
close_project
