$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module hw1_tb $end
  $var wire 1 , clk $end
  $var wire 16 # A [15:0] $end
  $var wire 8 $ x [7:0] $end
  $var wire 8 % tick_count [7:0] $end
  $var wire 18 & y [17:0] $end
  $var wire 18 ' y_true [17:0] $end
  $scope module UUT $end
   $var wire 16 # A [15:0] $end
   $var wire 8 $ x [7:0] $end
   $var wire 18 & y [17:0] $end
   $var wire 9 ( y0 [8:0] $end
   $var wire 9 ) y1 [8:0] $end
   $scope module UUT0 $end
    $var wire 8 * A [7:0] $end
    $var wire 8 $ x [7:0] $end
    $var wire 9 ( y [8:0] $end
   $upscope $end
   $scope module UUT1 $end
    $var wire 8 + A [7:0] $end
    $var wire 8 $ x [7:0] $end
    $var wire 9 ) y [8:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000000000000000 #
b00000000 $
b00000000 %
b000000000000000000 &
b000000000000000000 '
b000000000 (
b000000000 )
b00000000 *
b00000000 +
0,
#5
b1111011100111010 #
b01101011 $
b00000001 %
b010100111010000000 &
b010100111010000000 '
b010100111 (
b010000000 )
b11110111 *
b00111010 +
1,
#10
0,
#15
b00000010 %
1,
