{"Source Block": ["hdl/library/util_dacfifo/util_dacfifo.v@153:181@HdlStmProcess", "\n  // write address generation\n\n  assign dma_wren_s = dma_valid & dma_xfer_req & dma_ready;\n\n  always @(posedge dma_clk) begin\n    if(dma_rst == 1'b1) begin\n      dma_waddr <= 'b0;\n      dma_waddr_g <= 'b0;\n      dma_xfer_out_fifo <= 1'b0;\n      dma_xfer_out_bypass <= 1'b0;\n    end else begin\n      if (dma_wren_s == 1'b1) begin\n        dma_waddr <= dma_waddr + 1;\n        dma_xfer_out_fifo <= 1'b0;\n      end\n      if (dma_xfer_last == 1'b1) begin\n        dma_waddr <= 'b0;\n        dma_xfer_out_fifo <= 1'b1;\n      end\n      dma_waddr_g <= dma_waddr_b2g_s;\n      dma_xfer_out_bypass <= dma_xfer_req;\n    end\n  end\n\n  ad_b2g #(\n    .DATA_WIDTH (ADDRESS_WIDTH))\n  i_dma_waddr_b2g (\n    .din (dma_waddr),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[166, "        dma_waddr <= dma_waddr + 1;\n"]], "Add": [[166, "        dma_waddr <= dma_waddr + 1'b1;\n"]]}}