<html><body><samp><pre>
<!@TC:1463622796>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: C:\ispLEVER_Classic2_0\synpbase
#OS: Windows 7 6.2
#Hostname: ALBERTORIOS-PC

#Implementation: lcdram

<a name=compilerReport1>$ Start of Compile</a>
#Wed May 18 20:53:16 2016

Synopsys VHDL Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1463622796> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\ispLEVER_Classic2_0\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1463622796> | Setting time resolution to ns
@N: : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:6:7:6:18:@N::@XP_MSG">bufferlcd00.vhd(6)</a><!@TM:1463622796> | Top entity is set to bufferlcd00.
File C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\packagelcdram00.vhd changed - recompiling
VHDL syntax check successful!
File C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\packagelcdram00.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:6:7:6:18:@N:CD630:@XP_MSG">bufferlcd00.vhd(6)</a><!@TM:1463622796> | Synthesizing work.bufferlcd00.bufferlcd0 
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:25:7:25:14:@W:CG296:@XP_MSG">bufferlcd00.vhd(25)</a><!@TM:1463622796> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:33:23:33:34:@W:CG290:@XP_MSG">bufferlcd00.vhd(33)</a><!@TM:1463622796> | Referenced variable inwordwrite is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:28:16:28:28:@W:CG290:@XP_MSG">bufferlcd00.vhd(28)</a><!@TM:1463622796> | Referenced variable inwordconfig is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:35:10:35:14:@W:CG290:@XP_MSG">bufferlcd00.vhd(35)</a><!@TM:1463622796> | Referenced variable rswb is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:34:11:34:15:@W:CG290:@XP_MSG">bufferlcd00.vhd(34)</a><!@TM:1463622796> | Referenced variable rwwb is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:30:9:30:13:@W:CG290:@XP_MSG">bufferlcd00.vhd(30)</a><!@TM:1463622796> | Referenced variable rscb is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:29:9:29:13:@W:CG290:@XP_MSG">bufferlcd00.vhd(29)</a><!@TM:1463622796> | Referenced variable rwcb is not in sensitivity list</font>
Post processing for work.bufferlcd00.bufferlcd0
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:27:4:27:6:@W:CL117:@XP_MSG">bufferlcd00.vhd(27)</a><!@TM:1463622796> | Latch generated from process for signal outwordbuff(7 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:27:4:27:6:@W:CL117:@XP_MSG">bufferlcd00.vhd(27)</a><!@TM:1463622796> | Latch generated from process for signal RWbb; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:27:4:27:6:@W:CL117:@XP_MSG">bufferlcd00.vhd(27)</a><!@TM:1463622796> | Latch generated from process for signal RSbb; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:27:4:27:6:@W:CL117:@XP_MSG">bufferlcd00.vhd(27)</a><!@TM:1463622796> | Latch generated from process for signal ENbb; possible missing assignment in an if or case statement.</font>
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 18 20:53:16 2016

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1463622798> | Running in 64-bit mode 
File C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\synwork\bufferlcd00_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 18 20:53:18 2016

###########################################################]
Map & Optimize Report

<a name=mapperReport2>Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1463622798> | Running in 64-bit mode. 
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:32:11:32:32:@W:MT462:@XP_MSG">bufferlcd00.vhd(32)</a><!@TM:1463622798> | Net pbuff\.un2_inflagbuffwrite_0 appears to be an unidentified clock source. Assuming default frequency. </font>
---------------------------------------
<a name=resourceUsage3>Resource Usage Report</a>

Simple gate primitives:
IBUF            24 uses
OBUF            11 uses
INV             13 uses
DLAT            11 uses
AND2            23 uses
OR2             11 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1463622798> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 103MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 18 20:53:18 2016

###########################################################]

</pre></samp></body></html>
