CELL (tdd_reg[0][4]): CELL PIN (tdd_reg[0][4]/D): BEL PIN: project_hilbert=SLICE_X6Y52/A5LUT/A3 SLICE_X6Y52/AFF/D, project_hilbert_design_diff_test=SLICE_X6Y52/A5LUT/A4 SLICE_X6Y52/AFF/D
CELL (tdd_reg[0][6]): CELL PIN (tdd_reg[0][6]/D): BEL PIN: project_hilbert=SLICE_X5Y52/B5LUT/A3 SLICE_X5Y52/BFF/D, project_hilbert_design_diff_test=SLICE_X5Y52/B5LUT/A5 SLICE_X5Y52/BFF/D
NET (td_reg[0]__0[4]): NODES: In project_hilbert, not project_hilbert_design_diff_test: INT_L_X4Y52/SE2BEG0 INT_R_X5Y51/NR1BEG0 CLBLM_R_X5Y52/CLBLM_M_A3 INT_R_X5Y52/IMUX1
NET (td_reg[0]__0[4]): NODES: In project_hilbert_design_diff_test, not project_hilbert: CLBLM_R_X5Y52/CLBLM_M_A4 INT_R_X5Y52/IMUX11 INT_L_X4Y52/EE2BEG0 INT_L_X6Y52/WR1BEG1
NET (td_reg[0]__0[6]): NODES: In project_hilbert, not project_hilbert_design_diff_test: INT_L_X4Y52/IMUX_L16 CLBLL_L_X4Y52/CLBLL_L_B3 INT_L_X4Y52/SR1BEG3
NET (td_reg[0]__0[6]): NODES: In project_hilbert_design_diff_test, not project_hilbert: CLBLL_L_X4Y52/CLBLL_L_B5 INT_L_X4Y52/FAN_BOUNCE5 INT_L_X4Y52/IMUX_L25 INT_L_X4Y52/FAN_ALT5
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/Q): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/Q
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/C): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CK
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CE): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/CE
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/CLR): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/SR
CELL (xmhd_reg[2][9]): CELL PIN (xmhd_reg[2][9]/D): BEL PIN: project_hilbert=, project_hilbert_design_diff_test=SLICE_X3Y54/BFF/D
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert, not project_hilbert_design_diff_test: PIO_DIRECTION HD.PARTPIN_LOCS HD.ASSIGNED_PPLOCS IOSTANDARD INTERFACE BUS_WIDTH LOGIC_VALUE BUS_DIRECTION HD.CLK_SRC BUFFER_TYPE HOLD_SLACK DIFF_PAIR_TYPE DQS_BIAS OUT_TERM BUS_START BUS_STOP LOAD DIFF_PAIR_PORT DIFF_TERM VCCAUX_IO DIRECTION PACKAGE_PIN IO_BUFFER_TYPE DRIVE BUS_NAME USE_INTERNAL_VREF SLEW IOBANK HD.PARTPIN_TIEOFF HD.PARTPIN_RANGE BOARD_PART_PIN IS_GT_TERM UNCONNECTED SETUP_SLACK OFFCHIP_TERM IN_TERM CLOCK_BUFFER_TYPE PULLTYPE IBUF_LOW_PWR
CELL (xmhd_reg[2][9]): PROPERTIES: In project_hilbert_design_diff_test, not project_hilbert: RAM_STYLE PRIMITIVE_LEVEL HLUTNM MEM.ADDRESS_END IS_BLACKBOX srl_bus_name MAX_FANOUT NODELAY SEU_PROTECT PWR_MODE TOOL_INSERTED_BUFG INIT_VAL MEM.ADDRESS_SPACE_DATA_MSB FILE_NAME IODELAY_GROUP XBLKNM TRANSIENT_FILTER MEM.ENDIANNESS IS_BEL_FIXED IS_SEQUENTIAL RPM REUSE_STATUS PRIMITIVE_SUBGROUP HD.ISOLATED MEM.ADDRESS_SPACE_WORD_WIDTH DELAY_BYPASS LINE_NUMBER ASYNC_REG H_SET BUFG REF_NAME RLOC PRIMITIVE_COUNT PARENT BEL IS_CLOCK_GATED STATUS RPM_GRID MEM.ADDRESS_SPACE_END DCI_VALUE FSM_SAFE_STATE IPROGRAMMING IS_PRIMITIVE XSTLIB ROM_STYLE MEM.ADDRESS_BEGIN srl_name IOBDELAY CONVERT_BRAM8 MACRO_NAME PBLOCK KEEP_HIERARCHY CASCADE_HEIGHT FSM_ENCODING IS_DEBUGGABLE KEEP POWER_OPTED_CE MEM.DATA_LSB CLOCK_REGION SIM_COLLISION_CHECK HD.ISOLATED_EXEMPT MEM.ADDRESS_SPACE_BEGIN SHREG_EXTRACT HD.TANDEM IS_C_INVERTED DONT_TOUCH OPROGRAMMING LOCK_PINS SOFT_HLUTNM USE_RLOC USE_LUTNM BLKNM INIT XPM_CDC MEM.ADDRESS_SPACE_DATA_WIDTH USE_DSP48 MEM.ADDRESS_SPACE_DATA_LSB IS_D_INVERTED MEM.DATA_MSB LUTNM PRIMITIVE_TYPE METHODOLOGY_DRC_VIOS IS_ORIG_CELL HBLKNM IS_CLR_INVERTED PRIMITIVE_GROUP ORIG_REF_NAME RW_ADDR_COLLISION MEM.ADDRESS_SPACE
