

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Wed Nov  1 03:32:28 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  303766426|  303766426|  3.038 sec|  3.038 sec|  303766426|  303766426|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                       |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- TJ_TI                |  303766425|  303766425|   1350073|          -|          -|   225|        no|
        | + TN                  |    1343964|    1343964|    335991|          -|          -|     4|        no|
        |  ++ TY                |     328916|     328916|     19348|          -|          -|    17|        no|
        |   +++ TX              |      19346|      19346|      1138|          -|          -|    17|        no|
        |    ++++ KY            |       1135|       1135|       227|          -|          -|     5|        no|
        |     +++++ KX          |        225|        225|        45|          -|          -|     5|        no|
        | + VITIS_LOOP_139_2    |       5814|       5814|       342|          -|          -|    17|        no|
        |  ++ VITIS_LOOP_141_3  |        340|        340|        20|          -|          -|    17|        no|
        +-----------------------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 77
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 56 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 3 
8 --> 9 7 
9 --> 10 
10 --> 11 8 
11 --> 12 10 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 11 
56 --> 77 57 
57 --> 58 56 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 57 
77 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%ti = alloca i32 1"   --->   Operation 78 'alloca' 'ti' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 79 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%indvar_flatten70 = alloca i32 1"   --->   Operation 80 'alloca' 'indvar_flatten70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_26, void @empty_6, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %params, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_25, void @empty_6, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv3.cpp:31]   --->   Operation 83 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val" [src/conv3.cpp:31]   --->   Operation 84 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights" [src/conv3.cpp:31]   --->   Operation 85 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv3.cpp:31]   --->   Operation 86 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 0, i8 %indvar_flatten70" [src/conv3.cpp:31]   --->   Operation 87 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 88 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 0, i4 %tj" [src/conv3.cpp:31]   --->   Operation 88 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 0, i4 %ti" [src/conv3.cpp:31]   --->   Operation 89 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TN" [src/conv3.cpp:31]   --->   Operation 90 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%indvar_flatten70_load = load i8 %indvar_flatten70" [src/conv3.cpp:31]   --->   Operation 91 'load' 'indvar_flatten70_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.76ns)   --->   "%icmp_ln31 = icmp_eq  i8 %indvar_flatten70_load, i8 225" [src/conv3.cpp:31]   --->   Operation 92 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.76ns)   --->   "%add_ln31_1 = add i8 %indvar_flatten70_load, i8 1" [src/conv3.cpp:31]   --->   Operation 93 'add' 'add_ln31_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc79, void %for.end81" [src/conv3.cpp:31]   --->   Operation 94 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%ti_load = load i4 %ti" [src/conv3.cpp:32]   --->   Operation 95 'load' 'ti_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tj_load = load i4 %tj" [src/conv3.cpp:31]   --->   Operation 96 'load' 'tj_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %tj_load, i4 1" [src/conv3.cpp:31]   --->   Operation 97 'add' 'add_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TJ_TI_str"   --->   Operation 98 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 225, i64 225, i64 225"   --->   Operation 99 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.79ns)   --->   "%icmp_ln32 = icmp_eq  i4 %ti_load, i4 15" [src/conv3.cpp:32]   --->   Operation 100 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.39ns)   --->   "%select_ln31 = select i1 %icmp_ln32, i4 0, i4 %ti_load" [src/conv3.cpp:31]   --->   Operation 101 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_9_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln31, i4 %add_ln31" [src/conv3.cpp:31]   --->   Operation 102 'bitconcatenate' 'tmp_9_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_load, i4 %tj_load" [src/conv3.cpp:31]   --->   Operation 103 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.39ns)   --->   "%select_ln31_1 = select i1 %icmp_ln32, i8 %tmp_9_mid1, i8 %tmp_s" [src/conv3.cpp:31]   --->   Operation 104 'select' 'select_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.39ns)   --->   "%select_ln31_2 = select i1 %icmp_ln32, i4 %add_ln31, i4 %tj_load" [src/conv3.cpp:31]   --->   Operation 105 'select' 'select_ln31_2' <Predicate = (!icmp_ln31)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [src/conv3.cpp:32]   --->   Operation 106 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln31, i4 0" [src/conv3.cpp:31]   --->   Operation 107 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%ti_cast28 = zext i4 %select_ln31" [src/conv3.cpp:31]   --->   Operation 108 'zext' 'ti_cast28' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.42ns)   --->   "%br_ln40 = br void %NOUT" [src/conv3.cpp:40]   --->   Operation 109 'br' 'br_ln40' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln85 = ret" [src/conv3.cpp:85]   --->   Operation 110 'ret' 'ret_ln85' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.80>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tn = phi i3 %add_ln40, void %for.inc73, i3 0, void %for.inc79" [src/conv3.cpp:40]   --->   Operation 111 'phi' 'tn' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 %add_ln40_1, void %for.inc73, i12 0, void %for.inc79" [src/conv3.cpp:40]   --->   Operation 112 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.80ns)   --->   "%add_ln40_1 = add i12 %phi_mul, i12 800" [src/conv3.cpp:40]   --->   Operation 113 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.67ns)   --->   "%icmp_ln40 = icmp_eq  i3 %tn, i3 4" [src/conv3.cpp:40]   --->   Operation 114 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.67ns)   --->   "%add_ln40 = add i3 %tn, i3 1" [src/conv3.cpp:40]   --->   Operation 115 'add' 'add_ln40' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %NOUT.split, void %VITIS_LOOP_141_3.i.preheader" [src/conv3.cpp:40]   --->   Operation 116 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_1, i32 %input_fm_buffer"   --->   Operation 117 'call' 'call_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i3 %tn" [src/conv3.cpp:104->src/conv3.cpp:52]   --->   Operation 118 'trunc' 'trunc_ln104' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.42ns)   --->   "%br_ln143 = br void %VITIS_LOOP_141_3.i" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 119 'br' 'br_ln143' <Predicate = (icmp_ln40)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_1, i32 %input_fm_buffer"   --->   Operation 120 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln104, i3 0" [src/conv3.cpp:104->src/conv3.cpp:52]   --->   Operation 121 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%tmp1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln31_2, i4 %select_ln31_2" [src/srcnn.cpp:55->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 122 'bitconcatenate' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [2/2] (0.00ns)   --->   "%call_ln31 = call void @conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3, i8 %select_ln31_1, i8 %tmp1, i5 %shl_ln2, i4 %select_ln31, i64 %input_ftmap_read, i32 %output_r, i32 %input_fm_buffer" [src/conv3.cpp:31]   --->   Operation 123 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.73>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv3.cpp:40]   --->   Operation 124 'speclooptripcount' 'speclooptripcount_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/conv3.cpp:40]   --->   Operation 125 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/2] (0.00ns)   --->   "%call_ln31 = call void @conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3, i8 %select_ln31_1, i8 %tmp1, i5 %shl_ln2, i4 %select_ln31, i64 %input_ftmap_read, i32 %output_r, i32 %input_fm_buffer" [src/conv3.cpp:31]   --->   Operation 126 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%or_ln104 = or i5 %shl_ln2, i5 7" [src/conv3.cpp:104->src/conv3.cpp:52]   --->   Operation 127 'or' 'or_ln104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%or_ln104_cast = zext i5 %or_ln104" [src/conv3.cpp:104->src/conv3.cpp:52]   --->   Operation 128 'zext' 'or_ln104_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (1.65ns)   --->   "%empty = mul i12 %or_ln104_cast, i12 100" [src/conv3.cpp:104->src/conv3.cpp:52]   --->   Operation 129 'mul' 'empty' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%p_cast50 = zext i12 %empty" [src/conv3.cpp:104->src/conv3.cpp:52]   --->   Operation 130 'zext' 'p_cast50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i12 %phi_mul" [src/conv3.cpp:58]   --->   Operation 131 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (1.08ns)   --->   "%tmp11 = add i64 %p_cast50, i64 %conv3_weights_read" [src/conv3.cpp:104->src/conv3.cpp:52]   --->   Operation 132 'add' 'tmp11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.42ns)   --->   "%br_ln58 = br void %TX" [src/conv3.cpp:58]   --->   Operation 133 'br' 'br_ln58' <Predicate = true> <Delay = 0.42>

State 7 <SV = 6> <Delay = 0.78>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%ty_1 = phi i5 %add_ln58, void %for.inc67, i5 0, void %NOUT.split" [src/conv3.cpp:58]   --->   Operation 134 'phi' 'ty_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%ty_1_cast = zext i5 %ty_1" [src/conv3.cpp:58]   --->   Operation 135 'zext' 'ty_1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ty_1, i4 0" [src/conv3.cpp:58]   --->   Operation 136 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.77ns)   --->   "%empty_109 = add i9 %tmp_8, i9 %ty_1_cast" [src/conv3.cpp:58]   --->   Operation 137 'add' 'empty_109' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.78ns)   --->   "%icmp_ln58 = icmp_eq  i5 %ty_1, i5 17" [src/conv3.cpp:58]   --->   Operation 138 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.78ns)   --->   "%add_ln58 = add i5 %ty_1, i5 1" [src/conv3.cpp:58]   --->   Operation 139 'add' 'add_ln58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %TX.split, void %for.inc73" [src/conv3.cpp:58]   --->   Operation 140 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%speclooptripcount_ln58 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:58]   --->   Operation 141 'speclooptripcount' 'speclooptripcount_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/conv3.cpp:58]   --->   Operation 142 'specloopname' 'specloopname_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.42ns)   --->   "%br_ln59 = br void %KY" [src/conv3.cpp:59]   --->   Operation 143 'br' 'br_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.42>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln40 = br void %NOUT" [src/conv3.cpp:40]   --->   Operation 144 'br' 'br_ln40' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.01>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%tx_1 = phi i5 %add_ln59, void %for.inc64, i5 0, void %TX.split" [src/conv3.cpp:59]   --->   Operation 145 'phi' 'tx_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%tx_1_cast = zext i5 %tx_1" [src/conv3.cpp:59]   --->   Operation 146 'zext' 'tx_1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.77ns)   --->   "%empty_110 = add i9 %empty_109, i9 %tx_1_cast" [src/conv3.cpp:58]   --->   Operation 147 'add' 'empty_110' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%p_cast198 = zext i9 %empty_110" [src/conv3.cpp:58]   --->   Operation 148 'zext' 'p_cast198' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_1 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast198" [src/conv3.cpp:58]   --->   Operation 149 'getelementptr' 'output_fm_buffer_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.78ns)   --->   "%icmp_ln59 = icmp_eq  i5 %tx_1, i5 17" [src/conv3.cpp:59]   --->   Operation 150 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.78ns)   --->   "%add_ln59 = add i5 %tx_1, i5 1" [src/conv3.cpp:59]   --->   Operation 151 'add' 'add_ln59' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %KY.split, void %for.inc67" [src/conv3.cpp:59]   --->   Operation 152 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load_1 = load i9 %output_fm_buffer_0_addr_1" [src/conv3.cpp:73]   --->   Operation 153 'load' 'output_fm_buffer_0_load_1' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln58 = br void %TX" [src/conv3.cpp:58]   --->   Operation 154 'br' 'br_ln58' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.23>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:59]   --->   Operation 155 'speclooptripcount' 'speclooptripcount_ln59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/conv3.cpp:59]   --->   Operation 156 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load_1 = load i9 %output_fm_buffer_0_addr_1" [src/conv3.cpp:73]   --->   Operation 157 'load' 'output_fm_buffer_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_9 : Operation 158 [1/1] (0.42ns)   --->   "%br_ln63 = br void %KX" [src/conv3.cpp:63]   --->   Operation 158 'br' 'br_ln63' <Predicate = true> <Delay = 0.42>

State 10 <SV = 9> <Delay = 2.94>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%ky = phi i3 %add_ln63, void %for.inc61, i3 0, void %KY.split" [src/conv3.cpp:63]   --->   Operation 159 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%add57_7_lcssa19 = phi i32 %add57_717, void %for.inc61, i32 %output_fm_buffer_0_load_1, void %KY.split" [src/conv3.cpp:73]   --->   Operation 160 'phi' 'add57_7_lcssa19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i3 %ky" [src/conv3.cpp:63]   --->   Operation 161 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.67ns)   --->   "%icmp_ln63 = icmp_eq  i3 %ky, i3 5" [src/conv3.cpp:63]   --->   Operation 162 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.67ns)   --->   "%add_ln63 = add i3 %ky, i3 1" [src/conv3.cpp:63]   --->   Operation 163 'add' 'add_ln63' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %KX.split, void %for.inc64" [src/conv3.cpp:63]   --->   Operation 164 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%speclooptripcount_ln63 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:63]   --->   Operation 165 'speclooptripcount' 'speclooptripcount_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv3.cpp:63]   --->   Operation 166 'specloopname' 'specloopname_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %ky, i4 0" [src/conv3.cpp:63]   --->   Operation 167 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %ky, i2 0" [src/conv3.cpp:63]   --->   Operation 168 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i5 %p_shl5" [src/conv3.cpp:63]   --->   Operation 169 'zext' 'p_shl5_cast' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.77ns)   --->   "%empty_111 = add i7 %p_shl4, i7 %p_shl5_cast" [src/conv3.cpp:63]   --->   Operation 170 'add' 'empty_111' <Predicate = (!icmp_ln63)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%p_cast54 = zext i7 %empty_111" [src/conv3.cpp:63]   --->   Operation 171 'zext' 'p_cast54' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%p_cast41 = zext i7 %empty_111" [src/conv3.cpp:63]   --->   Operation 172 'zext' 'p_cast41' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%p_cast40 = zext i7 %empty_111" [src/conv3.cpp:63]   --->   Operation 173 'zext' 'p_cast40' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%p_cast39 = zext i7 %empty_111" [src/conv3.cpp:63]   --->   Operation 174 'zext' 'p_cast39' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%p_cast38 = zext i7 %empty_111" [src/conv3.cpp:63]   --->   Operation 175 'zext' 'p_cast38' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (1.08ns)   --->   "%tmp10 = add i64 %p_cast54, i64 %conv3_weights_read" [src/conv3.cpp:63]   --->   Operation 176 'add' 'tmp10' <Predicate = (!icmp_ln63)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (1.08ns)   --->   "%empty_112 = add i64 %tmp10, i64 %p_cast50" [src/conv3.cpp:63]   --->   Operation 177 'add' 'empty_112' <Predicate = (!icmp_ln63)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.76ns)   --->   "%tmp12 = add i8 %p_cast38, i8 156" [src/conv3.cpp:63]   --->   Operation 178 'add' 'tmp12' <Predicate = (!icmp_ln63)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%tmp12_cast = sext i8 %tmp12" [src/conv3.cpp:63]   --->   Operation 179 'sext' 'tmp12_cast' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (1.08ns)   --->   "%empty_113 = add i64 %tmp12_cast, i64 %tmp11" [src/conv3.cpp:63]   --->   Operation 180 'add' 'empty_113' <Predicate = (!icmp_ln63)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.77ns)   --->   "%tmp14 = add i9 %p_cast39, i9 312" [src/conv3.cpp:63]   --->   Operation 181 'add' 'tmp14' <Predicate = (!icmp_ln63)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%tmp14_cast = sext i9 %tmp14" [src/conv3.cpp:63]   --->   Operation 182 'sext' 'tmp14_cast' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (1.08ns)   --->   "%empty_114 = add i64 %tmp14_cast, i64 %tmp11" [src/conv3.cpp:63]   --->   Operation 183 'add' 'empty_114' <Predicate = (!icmp_ln63)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (0.78ns)   --->   "%tmp16 = add i10 %p_cast40, i10 724" [src/conv3.cpp:63]   --->   Operation 184 'add' 'tmp16' <Predicate = (!icmp_ln63)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%tmp16_cast = sext i10 %tmp16" [src/conv3.cpp:63]   --->   Operation 185 'sext' 'tmp16_cast' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (1.08ns)   --->   "%empty_115 = add i64 %tmp16_cast, i64 %tmp11" [src/conv3.cpp:63]   --->   Operation 186 'add' 'empty_115' <Predicate = (!icmp_ln63)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (0.78ns)   --->   "%tmp18 = add i10 %p_cast40, i10 624" [src/conv3.cpp:63]   --->   Operation 187 'add' 'tmp18' <Predicate = (!icmp_ln63)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%tmp18_cast = sext i10 %tmp18" [src/conv3.cpp:63]   --->   Operation 188 'sext' 'tmp18_cast' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (1.08ns)   --->   "%empty_116 = add i64 %tmp18_cast, i64 %tmp11" [src/conv3.cpp:63]   --->   Operation 189 'add' 'empty_116' <Predicate = (!icmp_ln63)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [1/1] (0.78ns)   --->   "%tmp20 = add i10 %p_cast40, i10 524" [src/conv3.cpp:63]   --->   Operation 190 'add' 'tmp20' <Predicate = (!icmp_ln63)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%tmp20_cast = sext i10 %tmp20" [src/conv3.cpp:63]   --->   Operation 191 'sext' 'tmp20_cast' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (1.08ns)   --->   "%empty_117 = add i64 %tmp20_cast, i64 %tmp11" [src/conv3.cpp:63]   --->   Operation 192 'add' 'empty_117' <Predicate = (!icmp_ln63)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (0.79ns)   --->   "%tmp22 = add i11 %p_cast41, i11 1448" [src/conv3.cpp:63]   --->   Operation 193 'add' 'tmp22' <Predicate = (!icmp_ln63)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%tmp22_cast = sext i11 %tmp22" [src/conv3.cpp:63]   --->   Operation 194 'sext' 'tmp22_cast' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (1.08ns)   --->   "%empty_118 = add i64 %tmp22_cast, i64 %tmp11" [src/conv3.cpp:63]   --->   Operation 195 'add' 'empty_118' <Predicate = (!icmp_ln63)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/1] (1.08ns)   --->   "%empty_119 = add i64 %tmp10, i64 %zext_ln58" [src/conv3.cpp:63]   --->   Operation 196 'add' 'empty_119' <Predicate = (!icmp_ln63)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (0.78ns)   --->   "%empty_120 = add i5 %zext_ln63, i5 %ty_1" [src/conv3.cpp:63]   --->   Operation 197 'add' 'empty_120' <Predicate = (!icmp_ln63)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i5 %empty_120" [src/conv3.cpp:73]   --->   Operation 198 'zext' 'zext_ln73' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (1.23ns)   --->   "%mul_ln73 = mul i10 %zext_ln73, i10 21" [src/conv3.cpp:73]   --->   Operation 199 'mul' 'mul_ln73' <Predicate = (!icmp_ln63)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i10 %mul_ln73" [src/conv3.cpp:73]   --->   Operation 200 'zext' 'zext_ln73_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i10 %mul_ln73" [src/conv3.cpp:73]   --->   Operation 201 'zext' 'zext_ln73_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.78ns)   --->   "%add_ln73_8 = add i11 %zext_ln73_2, i11 441" [src/conv3.cpp:73]   --->   Operation 202 'add' 'add_ln73_8' <Predicate = (!icmp_ln63)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [1/1] (0.79ns)   --->   "%add_ln73_9 = add i11 %zext_ln73_2, i11 882" [src/conv3.cpp:73]   --->   Operation 203 'add' 'add_ln73_9' <Predicate = (!icmp_ln63)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [1/1] (0.79ns)   --->   "%add_ln73_10 = add i11 %zext_ln73_2, i11 1323" [src/conv3.cpp:73]   --->   Operation 204 'add' 'add_ln73_10' <Predicate = (!icmp_ln63)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [1/1] (0.80ns)   --->   "%add_ln73_11 = add i12 %zext_ln73_1, i12 1764" [src/conv3.cpp:73]   --->   Operation 205 'add' 'add_ln73_11' <Predicate = (!icmp_ln63)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (0.80ns)   --->   "%add_ln73_12 = add i12 %zext_ln73_1, i12 2205" [src/conv3.cpp:73]   --->   Operation 206 'add' 'add_ln73_12' <Predicate = (!icmp_ln63)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [1/1] (0.80ns)   --->   "%add_ln73_13 = add i12 %zext_ln73_1, i12 2646" [src/conv3.cpp:73]   --->   Operation 207 'add' 'add_ln73_13' <Predicate = (!icmp_ln63)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [1/1] (0.79ns)   --->   "%add_ln73_14 = add i11 %zext_ln73_2, i11 1039" [src/conv3.cpp:73]   --->   Operation 208 'add' 'add_ln73_14' <Predicate = (!icmp_ln63)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_119, i32 2, i32 63" [src/conv3.cpp:64]   --->   Operation 209 'partselect' 'trunc_ln' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i62 %trunc_ln" [src/conv3.cpp:64]   --->   Operation 210 'sext' 'sext_ln64' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_118, i32 2, i32 63" [src/conv3.cpp:64]   --->   Operation 211 'partselect' 'trunc_ln64_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln64_1 = sext i62 %trunc_ln64_1" [src/conv3.cpp:64]   --->   Operation 212 'sext' 'sext_ln64_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln64_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_117, i32 2, i32 63" [src/conv3.cpp:64]   --->   Operation 213 'partselect' 'trunc_ln64_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln64_2 = sext i62 %trunc_ln64_2" [src/conv3.cpp:64]   --->   Operation 214 'sext' 'sext_ln64_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln64_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_116, i32 2, i32 63" [src/conv3.cpp:64]   --->   Operation 215 'partselect' 'trunc_ln64_3' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln64_3 = sext i62 %trunc_ln64_3" [src/conv3.cpp:64]   --->   Operation 216 'sext' 'sext_ln64_3' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln64_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_115, i32 2, i32 63" [src/conv3.cpp:64]   --->   Operation 217 'partselect' 'trunc_ln64_4' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln64_4 = sext i62 %trunc_ln64_4" [src/conv3.cpp:64]   --->   Operation 218 'sext' 'sext_ln64_4' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln64_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_114, i32 2, i32 63" [src/conv3.cpp:64]   --->   Operation 219 'partselect' 'trunc_ln64_5' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln64_5 = sext i62 %trunc_ln64_5" [src/conv3.cpp:64]   --->   Operation 220 'sext' 'sext_ln64_5' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln64_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_113, i32 2, i32 63" [src/conv3.cpp:64]   --->   Operation 221 'partselect' 'trunc_ln64_6' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln64_6 = sext i62 %trunc_ln64_6" [src/conv3.cpp:64]   --->   Operation 222 'sext' 'sext_ln64_6' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln64_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_112, i32 2, i32 63" [src/conv3.cpp:64]   --->   Operation 223 'partselect' 'trunc_ln64_7' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln64_7 = sext i62 %trunc_ln64_7" [src/conv3.cpp:64]   --->   Operation 224 'sext' 'sext_ln64_7' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 225 [1/1] (0.42ns)   --->   "%br_ln64 = br void %for.inc" [src/conv3.cpp:64]   --->   Operation 225 'br' 'br_ln64' <Predicate = (!icmp_ln63)> <Delay = 0.42>
ST_10 : Operation 226 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %add57_7_lcssa19, i9 %output_fm_buffer_0_addr_1" [src/conv3.cpp:73]   --->   Operation 226 'store' 'store_ln73' <Predicate = (icmp_ln63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln59 = br void %KY" [src/conv3.cpp:59]   --->   Operation 227 'br' 'br_ln59' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.59>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%kx = phi i3 0, void %KX.split, i3 %add_ln64, void %for.inc.split" [src/conv3.cpp:64]   --->   Operation 228 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%add57_717 = phi i32 %add57_7_lcssa19, void %KX.split, i32 %add57_7, void %for.inc.split" [src/conv3.cpp:73]   --->   Operation 229 'phi' 'add57_717' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i3 %kx" [src/conv3.cpp:64]   --->   Operation 230 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i3 %kx" [src/conv3.cpp:64]   --->   Operation 231 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (0.67ns)   --->   "%icmp_ln64 = icmp_eq  i3 %kx, i3 5" [src/conv3.cpp:64]   --->   Operation 232 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 233 [1/1] (0.67ns)   --->   "%add_ln64 = add i3 %kx, i3 1" [src/conv3.cpp:64]   --->   Operation 233 'add' 'add_ln64' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc.split, void %for.inc61" [src/conv3.cpp:64]   --->   Operation 234 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (0.78ns)   --->   "%add_ln68 = add i5 %zext_ln64_1, i5 %tx_1" [src/conv3.cpp:68]   --->   Operation 235 'add' 'add_ln68' <Predicate = (!icmp_ln64)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln73_3 = zext i5 %add_ln68" [src/conv3.cpp:73]   --->   Operation 236 'zext' 'zext_ln73_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln73_4 = zext i5 %add_ln68" [src/conv3.cpp:73]   --->   Operation 237 'zext' 'zext_ln73_4' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln73_5 = zext i5 %add_ln68" [src/conv3.cpp:73]   --->   Operation 238 'zext' 'zext_ln73_5' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (0.78ns)   --->   "%add_ln73_15 = add i10 %mul_ln73, i10 %zext_ln73_5" [src/conv3.cpp:73]   --->   Operation 239 'add' 'add_ln73_15' <Predicate = (!icmp_ln64)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [1/1] (0.79ns)   --->   "%add_ln73_16 = add i11 %add_ln73_8, i11 %zext_ln73_4" [src/conv3.cpp:73]   --->   Operation 240 'add' 'add_ln73_16' <Predicate = (!icmp_ln64)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 241 [1/1] (0.79ns)   --->   "%add_ln73_17 = add i11 %add_ln73_9, i11 %zext_ln73_4" [src/conv3.cpp:73]   --->   Operation 241 'add' 'add_ln73_17' <Predicate = (!icmp_ln64)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 242 [1/1] (0.79ns)   --->   "%add_ln73_18 = add i11 %add_ln73_10, i11 %zext_ln73_4" [src/conv3.cpp:73]   --->   Operation 242 'add' 'add_ln73_18' <Predicate = (!icmp_ln64)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 243 [1/1] (0.80ns)   --->   "%add_ln73_19 = add i12 %add_ln73_11, i12 %zext_ln73_3" [src/conv3.cpp:73]   --->   Operation 243 'add' 'add_ln73_19' <Predicate = (!icmp_ln64)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [1/1] (0.80ns)   --->   "%add_ln73_20 = add i12 %add_ln73_12, i12 %zext_ln73_3" [src/conv3.cpp:73]   --->   Operation 244 'add' 'add_ln73_20' <Predicate = (!icmp_ln64)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 245 [1/1] (0.80ns)   --->   "%add_ln73_21 = add i12 %add_ln73_13, i12 %zext_ln73_3" [src/conv3.cpp:73]   --->   Operation 245 'add' 'add_ln73_21' <Predicate = (!icmp_ln64)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 246 [1/1] (0.79ns)   --->   "%add_ln73_22 = add i11 %add_ln73_14, i11 %zext_ln73_4" [src/conv3.cpp:73]   --->   Operation 246 'add' 'add_ln73_22' <Predicate = (!icmp_ln64)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 247 [1/1] (1.08ns)   --->   "%add_ln73 = add i63 %zext_ln64, i63 %sext_ln64" [src/conv3.cpp:73]   --->   Operation 247 'add' 'add_ln73' <Predicate = (!icmp_ln64)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i63 %add_ln73" [src/conv3.cpp:73]   --->   Operation 248 'sext' 'sext_ln73' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_11 : Operation 249 [1/1] (0.00ns)   --->   "%params_addr = getelementptr i32 %params, i64 %sext_ln73" [src/conv3.cpp:73]   --->   Operation 249 'getelementptr' 'params_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_11 : Operation 250 [1/1] (1.08ns)   --->   "%add_ln73_1 = add i63 %zext_ln64, i63 %sext_ln64_1" [src/conv3.cpp:73]   --->   Operation 250 'add' 'add_ln73_1' <Predicate = (!icmp_ln64)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i63 %add_ln73_1" [src/conv3.cpp:73]   --->   Operation 251 'sext' 'sext_ln73_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (0.00ns)   --->   "%params_addr_1 = getelementptr i32 %params, i64 %sext_ln73_1" [src/conv3.cpp:73]   --->   Operation 252 'getelementptr' 'params_addr_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_11 : Operation 253 [1/1] (1.08ns)   --->   "%add_ln73_2 = add i63 %zext_ln64, i63 %sext_ln64_2" [src/conv3.cpp:73]   --->   Operation 253 'add' 'add_ln73_2' <Predicate = (!icmp_ln64)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln73_2 = sext i63 %add_ln73_2" [src/conv3.cpp:73]   --->   Operation 254 'sext' 'sext_ln73_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%params_addr_2 = getelementptr i32 %params, i64 %sext_ln73_2" [src/conv3.cpp:73]   --->   Operation 255 'getelementptr' 'params_addr_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_11 : Operation 256 [1/1] (1.08ns)   --->   "%add_ln73_3 = add i63 %zext_ln64, i63 %sext_ln64_3" [src/conv3.cpp:73]   --->   Operation 256 'add' 'add_ln73_3' <Predicate = (!icmp_ln64)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln73_3 = sext i63 %add_ln73_3" [src/conv3.cpp:73]   --->   Operation 257 'sext' 'sext_ln73_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%params_addr_3 = getelementptr i32 %params, i64 %sext_ln73_3" [src/conv3.cpp:73]   --->   Operation 258 'getelementptr' 'params_addr_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (1.08ns)   --->   "%add_ln73_4 = add i63 %zext_ln64, i63 %sext_ln64_4" [src/conv3.cpp:73]   --->   Operation 259 'add' 'add_ln73_4' <Predicate = (!icmp_ln64)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln73_4 = sext i63 %add_ln73_4" [src/conv3.cpp:73]   --->   Operation 260 'sext' 'sext_ln73_4' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%params_addr_4 = getelementptr i32 %params, i64 %sext_ln73_4" [src/conv3.cpp:73]   --->   Operation 261 'getelementptr' 'params_addr_4' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (1.08ns)   --->   "%add_ln73_5 = add i63 %zext_ln64, i63 %sext_ln64_5" [src/conv3.cpp:73]   --->   Operation 262 'add' 'add_ln73_5' <Predicate = (!icmp_ln64)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln73_5 = sext i63 %add_ln73_5" [src/conv3.cpp:73]   --->   Operation 263 'sext' 'sext_ln73_5' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%params_addr_5 = getelementptr i32 %params, i64 %sext_ln73_5" [src/conv3.cpp:73]   --->   Operation 264 'getelementptr' 'params_addr_5' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (1.08ns)   --->   "%add_ln73_6 = add i63 %zext_ln64, i63 %sext_ln64_6" [src/conv3.cpp:73]   --->   Operation 265 'add' 'add_ln73_6' <Predicate = (!icmp_ln64)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln73_6 = sext i63 %add_ln73_6" [src/conv3.cpp:73]   --->   Operation 266 'sext' 'sext_ln73_6' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%params_addr_6 = getelementptr i32 %params, i64 %sext_ln73_6" [src/conv3.cpp:73]   --->   Operation 267 'getelementptr' 'params_addr_6' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (1.08ns)   --->   "%add_ln73_7 = add i63 %zext_ln64, i63 %sext_ln64_7" [src/conv3.cpp:73]   --->   Operation 268 'add' 'add_ln73_7' <Predicate = (!icmp_ln64)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln73_7 = sext i63 %add_ln73_7" [src/conv3.cpp:73]   --->   Operation 269 'sext' 'sext_ln73_7' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (0.00ns)   --->   "%params_addr_7 = getelementptr i32 %params, i64 %sext_ln73_7" [src/conv3.cpp:73]   --->   Operation 270 'getelementptr' 'params_addr_7' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln63 = br void %KX" [src/conv3.cpp:63]   --->   Operation 271 'br' 'br_ln63' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 272 [8/8] (7.30ns)   --->   "%params_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr, i32 1" [src/conv3.cpp:73]   --->   Operation 272 'readreq' 'params_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 273 [7/8] (7.30ns)   --->   "%params_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr, i32 1" [src/conv3.cpp:73]   --->   Operation 273 'readreq' 'params_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 274 [8/8] (7.30ns)   --->   "%params_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_1, i32 1" [src/conv3.cpp:73]   --->   Operation 274 'readreq' 'params_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 275 [6/8] (7.30ns)   --->   "%params_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr, i32 1" [src/conv3.cpp:73]   --->   Operation 275 'readreq' 'params_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 276 [7/8] (7.30ns)   --->   "%params_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_1, i32 1" [src/conv3.cpp:73]   --->   Operation 276 'readreq' 'params_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 277 [8/8] (7.30ns)   --->   "%params_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_2, i32 1" [src/conv3.cpp:73]   --->   Operation 277 'readreq' 'params_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 278 [5/8] (7.30ns)   --->   "%params_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr, i32 1" [src/conv3.cpp:73]   --->   Operation 278 'readreq' 'params_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 279 [6/8] (7.30ns)   --->   "%params_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_1, i32 1" [src/conv3.cpp:73]   --->   Operation 279 'readreq' 'params_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 280 [7/8] (7.30ns)   --->   "%params_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_2, i32 1" [src/conv3.cpp:73]   --->   Operation 280 'readreq' 'params_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 281 [8/8] (7.30ns)   --->   "%params_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_3, i32 1" [src/conv3.cpp:73]   --->   Operation 281 'readreq' 'params_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 282 [4/8] (7.30ns)   --->   "%params_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr, i32 1" [src/conv3.cpp:73]   --->   Operation 282 'readreq' 'params_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 283 [5/8] (7.30ns)   --->   "%params_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_1, i32 1" [src/conv3.cpp:73]   --->   Operation 283 'readreq' 'params_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 284 [6/8] (7.30ns)   --->   "%params_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_2, i32 1" [src/conv3.cpp:73]   --->   Operation 284 'readreq' 'params_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 285 [7/8] (7.30ns)   --->   "%params_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_3, i32 1" [src/conv3.cpp:73]   --->   Operation 285 'readreq' 'params_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 286 [8/8] (7.30ns)   --->   "%params_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_4, i32 1" [src/conv3.cpp:73]   --->   Operation 286 'readreq' 'params_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 287 [3/8] (7.30ns)   --->   "%params_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr, i32 1" [src/conv3.cpp:73]   --->   Operation 287 'readreq' 'params_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 288 [4/8] (7.30ns)   --->   "%params_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_1, i32 1" [src/conv3.cpp:73]   --->   Operation 288 'readreq' 'params_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 289 [5/8] (7.30ns)   --->   "%params_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_2, i32 1" [src/conv3.cpp:73]   --->   Operation 289 'readreq' 'params_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 290 [6/8] (7.30ns)   --->   "%params_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_3, i32 1" [src/conv3.cpp:73]   --->   Operation 290 'readreq' 'params_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 291 [7/8] (7.30ns)   --->   "%params_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_4, i32 1" [src/conv3.cpp:73]   --->   Operation 291 'readreq' 'params_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 292 [8/8] (7.30ns)   --->   "%params_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_5, i32 1" [src/conv3.cpp:73]   --->   Operation 292 'readreq' 'params_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 293 [2/8] (7.30ns)   --->   "%params_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr, i32 1" [src/conv3.cpp:73]   --->   Operation 293 'readreq' 'params_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 294 [3/8] (7.30ns)   --->   "%params_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_1, i32 1" [src/conv3.cpp:73]   --->   Operation 294 'readreq' 'params_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 295 [4/8] (7.30ns)   --->   "%params_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_2, i32 1" [src/conv3.cpp:73]   --->   Operation 295 'readreq' 'params_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 296 [5/8] (7.30ns)   --->   "%params_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_3, i32 1" [src/conv3.cpp:73]   --->   Operation 296 'readreq' 'params_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 297 [6/8] (7.30ns)   --->   "%params_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_4, i32 1" [src/conv3.cpp:73]   --->   Operation 297 'readreq' 'params_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 298 [7/8] (7.30ns)   --->   "%params_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_5, i32 1" [src/conv3.cpp:73]   --->   Operation 298 'readreq' 'params_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 299 [8/8] (7.30ns)   --->   "%params_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_6, i32 1" [src/conv3.cpp:73]   --->   Operation 299 'readreq' 'params_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln73_6 = zext i10 %add_ln73_15" [src/conv3.cpp:73]   --->   Operation 300 'zext' 'zext_ln73_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 301 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln73_6" [src/conv3.cpp:73]   --->   Operation 301 'getelementptr' 'input_fm_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 302 [1/8] (7.30ns)   --->   "%params_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr, i32 1" [src/conv3.cpp:73]   --->   Operation 302 'readreq' 'params_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 303 [2/2] (1.23ns)   --->   "%input_fm_buffer_load = load i12 %input_fm_buffer_addr" [src/conv3.cpp:73]   --->   Operation 303 'load' 'input_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_19 : Operation 304 [2/8] (7.30ns)   --->   "%params_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_1, i32 1" [src/conv3.cpp:73]   --->   Operation 304 'readreq' 'params_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 305 [3/8] (7.30ns)   --->   "%params_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_2, i32 1" [src/conv3.cpp:73]   --->   Operation 305 'readreq' 'params_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 306 [4/8] (7.30ns)   --->   "%params_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_3, i32 1" [src/conv3.cpp:73]   --->   Operation 306 'readreq' 'params_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 307 [5/8] (7.30ns)   --->   "%params_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_4, i32 1" [src/conv3.cpp:73]   --->   Operation 307 'readreq' 'params_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 308 [6/8] (7.30ns)   --->   "%params_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_5, i32 1" [src/conv3.cpp:73]   --->   Operation 308 'readreq' 'params_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 309 [7/8] (7.30ns)   --->   "%params_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_6, i32 1" [src/conv3.cpp:73]   --->   Operation 309 'readreq' 'params_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 310 [8/8] (7.30ns)   --->   "%params_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_7, i32 1" [src/conv3.cpp:73]   --->   Operation 310 'readreq' 'params_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln73_7 = zext i11 %add_ln73_16" [src/conv3.cpp:73]   --->   Operation 311 'zext' 'zext_ln73_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 312 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_1 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln73_7" [src/conv3.cpp:73]   --->   Operation 312 'getelementptr' 'input_fm_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 313 [1/1] (7.30ns)   --->   "%params_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %params_addr" [src/conv3.cpp:73]   --->   Operation 313 'read' 'params_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 314 [1/2] (1.23ns)   --->   "%input_fm_buffer_load = load i12 %input_fm_buffer_addr" [src/conv3.cpp:73]   --->   Operation 314 'load' 'input_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_20 : Operation 315 [1/8] (7.30ns)   --->   "%params_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_1, i32 1" [src/conv3.cpp:73]   --->   Operation 315 'readreq' 'params_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 316 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_1 = load i12 %input_fm_buffer_addr_1" [src/conv3.cpp:73]   --->   Operation 316 'load' 'input_fm_buffer_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_20 : Operation 317 [2/8] (7.30ns)   --->   "%params_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_2, i32 1" [src/conv3.cpp:73]   --->   Operation 317 'readreq' 'params_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 318 [3/8] (7.30ns)   --->   "%params_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_3, i32 1" [src/conv3.cpp:73]   --->   Operation 318 'readreq' 'params_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 319 [4/8] (7.30ns)   --->   "%params_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_4, i32 1" [src/conv3.cpp:73]   --->   Operation 319 'readreq' 'params_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 320 [5/8] (7.30ns)   --->   "%params_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_5, i32 1" [src/conv3.cpp:73]   --->   Operation 320 'readreq' 'params_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 321 [6/8] (7.30ns)   --->   "%params_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_6, i32 1" [src/conv3.cpp:73]   --->   Operation 321 'readreq' 'params_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 322 [7/8] (7.30ns)   --->   "%params_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_7, i32 1" [src/conv3.cpp:73]   --->   Operation 322 'readreq' 'params_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln73_8 = zext i11 %add_ln73_17" [src/conv3.cpp:73]   --->   Operation 323 'zext' 'zext_ln73_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 324 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_2 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln73_8" [src/conv3.cpp:73]   --->   Operation 324 'getelementptr' 'input_fm_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 325 [1/1] (0.00ns)   --->   "%bitcast_ln73 = bitcast i32 %params_addr_read" [src/conv3.cpp:73]   --->   Operation 325 'bitcast' 'bitcast_ln73' <Predicate = true> <Delay = 0.00>
ST_21 : [1/1] (0.73ns)   --->   Input mux for Operation 326 '%mul = fmul i32 %bitcast_ln73, i32 %input_fm_buffer_load'
ST_21 : Operation 326 [3/3] (6.27ns)   --->   "%mul = fmul i32 %bitcast_ln73, i32 %input_fm_buffer_load" [src/conv3.cpp:73]   --->   Operation 326 'fmul' 'mul' <Predicate = true> <Delay = 6.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 327 [1/1] (7.30ns)   --->   "%params_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %params_addr_1" [src/conv3.cpp:73]   --->   Operation 327 'read' 'params_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 328 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_1 = load i12 %input_fm_buffer_addr_1" [src/conv3.cpp:73]   --->   Operation 328 'load' 'input_fm_buffer_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_21 : Operation 329 [1/8] (7.30ns)   --->   "%params_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_2, i32 1" [src/conv3.cpp:73]   --->   Operation 329 'readreq' 'params_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 330 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_2 = load i12 %input_fm_buffer_addr_2" [src/conv3.cpp:73]   --->   Operation 330 'load' 'input_fm_buffer_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_21 : Operation 331 [2/8] (7.30ns)   --->   "%params_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_3, i32 1" [src/conv3.cpp:73]   --->   Operation 331 'readreq' 'params_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 332 [3/8] (7.30ns)   --->   "%params_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_4, i32 1" [src/conv3.cpp:73]   --->   Operation 332 'readreq' 'params_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 333 [4/8] (7.30ns)   --->   "%params_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_5, i32 1" [src/conv3.cpp:73]   --->   Operation 333 'readreq' 'params_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 334 [5/8] (7.30ns)   --->   "%params_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_6, i32 1" [src/conv3.cpp:73]   --->   Operation 334 'readreq' 'params_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 335 [6/8] (7.30ns)   --->   "%params_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_7, i32 1" [src/conv3.cpp:73]   --->   Operation 335 'readreq' 'params_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln73_9 = zext i11 %add_ln73_18" [src/conv3.cpp:73]   --->   Operation 336 'zext' 'zext_ln73_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 337 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_3 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln73_9" [src/conv3.cpp:73]   --->   Operation 337 'getelementptr' 'input_fm_buffer_addr_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 338 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln73, i32 %input_fm_buffer_load" [src/conv3.cpp:73]   --->   Operation 338 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 339 [1/1] (0.00ns)   --->   "%bitcast_ln73_1 = bitcast i32 %params_addr_1_read" [src/conv3.cpp:73]   --->   Operation 339 'bitcast' 'bitcast_ln73_1' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.73ns)   --->   Input mux for Operation 340 '%mul50_1 = fmul i32 %bitcast_ln73_1, i32 %input_fm_buffer_load_1'
ST_22 : Operation 340 [3/3] (6.27ns)   --->   "%mul50_1 = fmul i32 %bitcast_ln73_1, i32 %input_fm_buffer_load_1" [src/conv3.cpp:73]   --->   Operation 340 'fmul' 'mul50_1' <Predicate = true> <Delay = 6.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 341 [1/1] (7.30ns)   --->   "%params_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %params_addr_2" [src/conv3.cpp:73]   --->   Operation 341 'read' 'params_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 342 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_2 = load i12 %input_fm_buffer_addr_2" [src/conv3.cpp:73]   --->   Operation 342 'load' 'input_fm_buffer_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_22 : Operation 343 [1/8] (7.30ns)   --->   "%params_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_3, i32 1" [src/conv3.cpp:73]   --->   Operation 343 'readreq' 'params_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 344 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_3 = load i12 %input_fm_buffer_addr_3" [src/conv3.cpp:73]   --->   Operation 344 'load' 'input_fm_buffer_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_22 : Operation 345 [2/8] (7.30ns)   --->   "%params_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_4, i32 1" [src/conv3.cpp:73]   --->   Operation 345 'readreq' 'params_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 346 [3/8] (7.30ns)   --->   "%params_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_5, i32 1" [src/conv3.cpp:73]   --->   Operation 346 'readreq' 'params_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 347 [4/8] (7.30ns)   --->   "%params_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_6, i32 1" [src/conv3.cpp:73]   --->   Operation 347 'readreq' 'params_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 348 [5/8] (7.30ns)   --->   "%params_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_7, i32 1" [src/conv3.cpp:73]   --->   Operation 348 'readreq' 'params_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln73_10 = zext i12 %add_ln73_19" [src/conv3.cpp:73]   --->   Operation 349 'zext' 'zext_ln73_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 350 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_4 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln73_10" [src/conv3.cpp:73]   --->   Operation 350 'getelementptr' 'input_fm_buffer_addr_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 351 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln73, i32 %input_fm_buffer_load" [src/conv3.cpp:73]   --->   Operation 351 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 352 [2/3] (7.01ns)   --->   "%mul50_1 = fmul i32 %bitcast_ln73_1, i32 %input_fm_buffer_load_1" [src/conv3.cpp:73]   --->   Operation 352 'fmul' 'mul50_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 353 [1/1] (0.00ns)   --->   "%bitcast_ln73_2 = bitcast i32 %params_addr_2_read" [src/conv3.cpp:73]   --->   Operation 353 'bitcast' 'bitcast_ln73_2' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.73ns)   --->   Input mux for Operation 354 '%mul50_2 = fmul i32 %bitcast_ln73_2, i32 %input_fm_buffer_load_2'
ST_23 : Operation 354 [3/3] (6.27ns)   --->   "%mul50_2 = fmul i32 %bitcast_ln73_2, i32 %input_fm_buffer_load_2" [src/conv3.cpp:73]   --->   Operation 354 'fmul' 'mul50_2' <Predicate = true> <Delay = 6.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 355 [1/1] (7.30ns)   --->   "%params_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %params_addr_3" [src/conv3.cpp:73]   --->   Operation 355 'read' 'params_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 356 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_3 = load i12 %input_fm_buffer_addr_3" [src/conv3.cpp:73]   --->   Operation 356 'load' 'input_fm_buffer_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_23 : Operation 357 [1/8] (7.30ns)   --->   "%params_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_4, i32 1" [src/conv3.cpp:73]   --->   Operation 357 'readreq' 'params_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 358 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_4 = load i12 %input_fm_buffer_addr_4" [src/conv3.cpp:73]   --->   Operation 358 'load' 'input_fm_buffer_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_23 : Operation 359 [2/8] (7.30ns)   --->   "%params_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_5, i32 1" [src/conv3.cpp:73]   --->   Operation 359 'readreq' 'params_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 360 [3/8] (7.30ns)   --->   "%params_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_6, i32 1" [src/conv3.cpp:73]   --->   Operation 360 'readreq' 'params_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 361 [4/8] (7.30ns)   --->   "%params_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_7, i32 1" [src/conv3.cpp:73]   --->   Operation 361 'readreq' 'params_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln73_11 = zext i12 %add_ln73_20" [src/conv3.cpp:73]   --->   Operation 362 'zext' 'zext_ln73_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 363 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_5 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln73_11" [src/conv3.cpp:73]   --->   Operation 363 'getelementptr' 'input_fm_buffer_addr_5' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.96ns)   --->   Input mux for Operation 364 '%add = fadd i32 %add57_717, i32 %mul'
ST_24 : Operation 364 [4/4] (5.47ns)   --->   "%add = fadd i32 %add57_717, i32 %mul" [src/conv3.cpp:73]   --->   Operation 364 'fadd' 'add' <Predicate = true> <Delay = 5.47> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 365 [1/3] (7.01ns)   --->   "%mul50_1 = fmul i32 %bitcast_ln73_1, i32 %input_fm_buffer_load_1" [src/conv3.cpp:73]   --->   Operation 365 'fmul' 'mul50_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 366 [2/3] (7.01ns)   --->   "%mul50_2 = fmul i32 %bitcast_ln73_2, i32 %input_fm_buffer_load_2" [src/conv3.cpp:73]   --->   Operation 366 'fmul' 'mul50_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 367 [1/1] (0.00ns)   --->   "%bitcast_ln73_3 = bitcast i32 %params_addr_3_read" [src/conv3.cpp:73]   --->   Operation 367 'bitcast' 'bitcast_ln73_3' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.73ns)   --->   Input mux for Operation 368 '%mul50_3 = fmul i32 %bitcast_ln73_3, i32 %input_fm_buffer_load_3'
ST_24 : Operation 368 [3/3] (6.27ns)   --->   "%mul50_3 = fmul i32 %bitcast_ln73_3, i32 %input_fm_buffer_load_3" [src/conv3.cpp:73]   --->   Operation 368 'fmul' 'mul50_3' <Predicate = true> <Delay = 6.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 369 [1/1] (7.30ns)   --->   "%params_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %params_addr_4" [src/conv3.cpp:73]   --->   Operation 369 'read' 'params_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 370 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_4 = load i12 %input_fm_buffer_addr_4" [src/conv3.cpp:73]   --->   Operation 370 'load' 'input_fm_buffer_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_24 : Operation 371 [1/8] (7.30ns)   --->   "%params_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_5, i32 1" [src/conv3.cpp:73]   --->   Operation 371 'readreq' 'params_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 372 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_5 = load i12 %input_fm_buffer_addr_5" [src/conv3.cpp:73]   --->   Operation 372 'load' 'input_fm_buffer_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_24 : Operation 373 [2/8] (7.30ns)   --->   "%params_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_6, i32 1" [src/conv3.cpp:73]   --->   Operation 373 'readreq' 'params_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 374 [3/8] (7.30ns)   --->   "%params_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_7, i32 1" [src/conv3.cpp:73]   --->   Operation 374 'readreq' 'params_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln73_12 = zext i12 %add_ln73_21" [src/conv3.cpp:73]   --->   Operation 375 'zext' 'zext_ln73_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 376 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_6 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln73_12" [src/conv3.cpp:73]   --->   Operation 376 'getelementptr' 'input_fm_buffer_addr_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 377 [3/4] (6.43ns)   --->   "%add = fadd i32 %add57_717, i32 %mul" [src/conv3.cpp:73]   --->   Operation 377 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 378 [1/3] (7.01ns)   --->   "%mul50_2 = fmul i32 %bitcast_ln73_2, i32 %input_fm_buffer_load_2" [src/conv3.cpp:73]   --->   Operation 378 'fmul' 'mul50_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 379 [2/3] (7.01ns)   --->   "%mul50_3 = fmul i32 %bitcast_ln73_3, i32 %input_fm_buffer_load_3" [src/conv3.cpp:73]   --->   Operation 379 'fmul' 'mul50_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 380 [1/1] (0.00ns)   --->   "%bitcast_ln73_4 = bitcast i32 %params_addr_4_read" [src/conv3.cpp:73]   --->   Operation 380 'bitcast' 'bitcast_ln73_4' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.73ns)   --->   Input mux for Operation 381 '%mul50_4 = fmul i32 %bitcast_ln73_4, i32 %input_fm_buffer_load_4'
ST_25 : Operation 381 [3/3] (6.27ns)   --->   "%mul50_4 = fmul i32 %bitcast_ln73_4, i32 %input_fm_buffer_load_4" [src/conv3.cpp:73]   --->   Operation 381 'fmul' 'mul50_4' <Predicate = true> <Delay = 6.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 382 [1/1] (7.30ns)   --->   "%params_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %params_addr_5" [src/conv3.cpp:73]   --->   Operation 382 'read' 'params_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 383 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_5 = load i12 %input_fm_buffer_addr_5" [src/conv3.cpp:73]   --->   Operation 383 'load' 'input_fm_buffer_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_25 : Operation 384 [1/8] (7.30ns)   --->   "%params_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_6, i32 1" [src/conv3.cpp:73]   --->   Operation 384 'readreq' 'params_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 385 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_6 = load i12 %input_fm_buffer_addr_6" [src/conv3.cpp:73]   --->   Operation 385 'load' 'input_fm_buffer_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_25 : Operation 386 [2/8] (7.30ns)   --->   "%params_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_7, i32 1" [src/conv3.cpp:73]   --->   Operation 386 'readreq' 'params_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln73_8 = sext i11 %add_ln73_22" [src/conv3.cpp:73]   --->   Operation 387 'sext' 'sext_ln73_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln73_13 = zext i12 %sext_ln73_8" [src/conv3.cpp:73]   --->   Operation 388 'zext' 'zext_ln73_13' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 389 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_7 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln73_13" [src/conv3.cpp:73]   --->   Operation 389 'getelementptr' 'input_fm_buffer_addr_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 390 [2/4] (6.43ns)   --->   "%add = fadd i32 %add57_717, i32 %mul" [src/conv3.cpp:73]   --->   Operation 390 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 391 [1/3] (7.01ns)   --->   "%mul50_3 = fmul i32 %bitcast_ln73_3, i32 %input_fm_buffer_load_3" [src/conv3.cpp:73]   --->   Operation 391 'fmul' 'mul50_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 392 [2/3] (7.01ns)   --->   "%mul50_4 = fmul i32 %bitcast_ln73_4, i32 %input_fm_buffer_load_4" [src/conv3.cpp:73]   --->   Operation 392 'fmul' 'mul50_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 393 [1/1] (0.00ns)   --->   "%bitcast_ln73_5 = bitcast i32 %params_addr_5_read" [src/conv3.cpp:73]   --->   Operation 393 'bitcast' 'bitcast_ln73_5' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (0.73ns)   --->   Input mux for Operation 394 '%mul50_5 = fmul i32 %bitcast_ln73_5, i32 %input_fm_buffer_load_5'
ST_26 : Operation 394 [3/3] (6.27ns)   --->   "%mul50_5 = fmul i32 %bitcast_ln73_5, i32 %input_fm_buffer_load_5" [src/conv3.cpp:73]   --->   Operation 394 'fmul' 'mul50_5' <Predicate = true> <Delay = 6.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 395 [1/1] (7.30ns)   --->   "%params_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %params_addr_6" [src/conv3.cpp:73]   --->   Operation 395 'read' 'params_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 396 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_6 = load i12 %input_fm_buffer_addr_6" [src/conv3.cpp:73]   --->   Operation 396 'load' 'input_fm_buffer_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_26 : Operation 397 [1/8] (7.30ns)   --->   "%params_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %params_addr_7, i32 1" [src/conv3.cpp:73]   --->   Operation 397 'readreq' 'params_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 398 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_7 = load i12 %input_fm_buffer_addr_7" [src/conv3.cpp:73]   --->   Operation 398 'load' 'input_fm_buffer_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 399 [1/4] (6.43ns)   --->   "%add = fadd i32 %add57_717, i32 %mul" [src/conv3.cpp:73]   --->   Operation 399 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 400 [1/3] (7.01ns)   --->   "%mul50_4 = fmul i32 %bitcast_ln73_4, i32 %input_fm_buffer_load_4" [src/conv3.cpp:73]   --->   Operation 400 'fmul' 'mul50_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 401 [2/3] (7.01ns)   --->   "%mul50_5 = fmul i32 %bitcast_ln73_5, i32 %input_fm_buffer_load_5" [src/conv3.cpp:73]   --->   Operation 401 'fmul' 'mul50_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 402 [1/1] (0.00ns)   --->   "%bitcast_ln73_6 = bitcast i32 %params_addr_6_read" [src/conv3.cpp:73]   --->   Operation 402 'bitcast' 'bitcast_ln73_6' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.73ns)   --->   Input mux for Operation 403 '%mul50_6 = fmul i32 %bitcast_ln73_6, i32 %input_fm_buffer_load_6'
ST_27 : Operation 403 [3/3] (6.27ns)   --->   "%mul50_6 = fmul i32 %bitcast_ln73_6, i32 %input_fm_buffer_load_6" [src/conv3.cpp:73]   --->   Operation 403 'fmul' 'mul50_6' <Predicate = true> <Delay = 6.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 404 [1/1] (7.30ns)   --->   "%params_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %params_addr_7" [src/conv3.cpp:73]   --->   Operation 404 'read' 'params_addr_7_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 405 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_7 = load i12 %input_fm_buffer_addr_7" [src/conv3.cpp:73]   --->   Operation 405 'load' 'input_fm_buffer_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 28 <SV = 27> <Delay = 7.01>
ST_28 : [1/1] (0.96ns)   --->   Input mux for Operation 406 '%add57_1 = fadd i32 %add, i32 %mul50_1'
ST_28 : Operation 406 [4/4] (5.47ns)   --->   "%add57_1 = fadd i32 %add, i32 %mul50_1" [src/conv3.cpp:73]   --->   Operation 406 'fadd' 'add57_1' <Predicate = true> <Delay = 5.47> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 407 [1/3] (7.01ns)   --->   "%mul50_5 = fmul i32 %bitcast_ln73_5, i32 %input_fm_buffer_load_5" [src/conv3.cpp:73]   --->   Operation 407 'fmul' 'mul50_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 408 [2/3] (7.01ns)   --->   "%mul50_6 = fmul i32 %bitcast_ln73_6, i32 %input_fm_buffer_load_6" [src/conv3.cpp:73]   --->   Operation 408 'fmul' 'mul50_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 409 [1/1] (0.00ns)   --->   "%bitcast_ln73_7 = bitcast i32 %params_addr_7_read" [src/conv3.cpp:73]   --->   Operation 409 'bitcast' 'bitcast_ln73_7' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (0.73ns)   --->   Input mux for Operation 410 '%mul50_7 = fmul i32 %bitcast_ln73_7, i32 %input_fm_buffer_load_7'
ST_28 : Operation 410 [3/3] (6.27ns)   --->   "%mul50_7 = fmul i32 %bitcast_ln73_7, i32 %input_fm_buffer_load_7" [src/conv3.cpp:73]   --->   Operation 410 'fmul' 'mul50_7' <Predicate = true> <Delay = 6.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.01>
ST_29 : Operation 411 [3/4] (6.43ns)   --->   "%add57_1 = fadd i32 %add, i32 %mul50_1" [src/conv3.cpp:73]   --->   Operation 411 'fadd' 'add57_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 412 [1/3] (7.01ns)   --->   "%mul50_6 = fmul i32 %bitcast_ln73_6, i32 %input_fm_buffer_load_6" [src/conv3.cpp:73]   --->   Operation 412 'fmul' 'mul50_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 413 [2/3] (7.01ns)   --->   "%mul50_7 = fmul i32 %bitcast_ln73_7, i32 %input_fm_buffer_load_7" [src/conv3.cpp:73]   --->   Operation 413 'fmul' 'mul50_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.01>
ST_30 : Operation 414 [2/4] (6.43ns)   --->   "%add57_1 = fadd i32 %add, i32 %mul50_1" [src/conv3.cpp:73]   --->   Operation 414 'fadd' 'add57_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 415 [1/3] (7.01ns)   --->   "%mul50_7 = fmul i32 %bitcast_ln73_7, i32 %input_fm_buffer_load_7" [src/conv3.cpp:73]   --->   Operation 415 'fmul' 'mul50_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 416 [1/4] (6.43ns)   --->   "%add57_1 = fadd i32 %add, i32 %mul50_1" [src/conv3.cpp:73]   --->   Operation 416 'fadd' 'add57_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : [1/1] (0.96ns)   --->   Input mux for Operation 417 '%add57_2 = fadd i32 %add57_1, i32 %mul50_2'
ST_32 : Operation 417 [4/4] (5.47ns)   --->   "%add57_2 = fadd i32 %add57_1, i32 %mul50_2" [src/conv3.cpp:73]   --->   Operation 417 'fadd' 'add57_2' <Predicate = true> <Delay = 5.47> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 418 [3/4] (6.43ns)   --->   "%add57_2 = fadd i32 %add57_1, i32 %mul50_2" [src/conv3.cpp:73]   --->   Operation 418 'fadd' 'add57_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 419 [2/4] (6.43ns)   --->   "%add57_2 = fadd i32 %add57_1, i32 %mul50_2" [src/conv3.cpp:73]   --->   Operation 419 'fadd' 'add57_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : Operation 420 [1/4] (6.43ns)   --->   "%add57_2 = fadd i32 %add57_1, i32 %mul50_2" [src/conv3.cpp:73]   --->   Operation 420 'fadd' 'add57_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : [1/1] (0.96ns)   --->   Input mux for Operation 421 '%add57_3 = fadd i32 %add57_2, i32 %mul50_3'
ST_36 : Operation 421 [4/4] (5.47ns)   --->   "%add57_3 = fadd i32 %add57_2, i32 %mul50_3" [src/conv3.cpp:73]   --->   Operation 421 'fadd' 'add57_3' <Predicate = true> <Delay = 5.47> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 422 [3/4] (6.43ns)   --->   "%add57_3 = fadd i32 %add57_2, i32 %mul50_3" [src/conv3.cpp:73]   --->   Operation 422 'fadd' 'add57_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 423 [2/4] (6.43ns)   --->   "%add57_3 = fadd i32 %add57_2, i32 %mul50_3" [src/conv3.cpp:73]   --->   Operation 423 'fadd' 'add57_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : Operation 424 [1/4] (6.43ns)   --->   "%add57_3 = fadd i32 %add57_2, i32 %mul50_3" [src/conv3.cpp:73]   --->   Operation 424 'fadd' 'add57_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : [1/1] (0.96ns)   --->   Input mux for Operation 425 '%add57_4 = fadd i32 %add57_3, i32 %mul50_4'
ST_40 : Operation 425 [4/4] (5.47ns)   --->   "%add57_4 = fadd i32 %add57_3, i32 %mul50_4" [src/conv3.cpp:73]   --->   Operation 425 'fadd' 'add57_4' <Predicate = true> <Delay = 5.47> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 426 [3/4] (6.43ns)   --->   "%add57_4 = fadd i32 %add57_3, i32 %mul50_4" [src/conv3.cpp:73]   --->   Operation 426 'fadd' 'add57_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 427 [2/4] (6.43ns)   --->   "%add57_4 = fadd i32 %add57_3, i32 %mul50_4" [src/conv3.cpp:73]   --->   Operation 427 'fadd' 'add57_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : Operation 428 [1/4] (6.43ns)   --->   "%add57_4 = fadd i32 %add57_3, i32 %mul50_4" [src/conv3.cpp:73]   --->   Operation 428 'fadd' 'add57_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : [1/1] (0.96ns)   --->   Input mux for Operation 429 '%add57_5 = fadd i32 %add57_4, i32 %mul50_5'
ST_44 : Operation 429 [4/4] (5.47ns)   --->   "%add57_5 = fadd i32 %add57_4, i32 %mul50_5" [src/conv3.cpp:73]   --->   Operation 429 'fadd' 'add57_5' <Predicate = true> <Delay = 5.47> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.43>
ST_45 : Operation 430 [3/4] (6.43ns)   --->   "%add57_5 = fadd i32 %add57_4, i32 %mul50_5" [src/conv3.cpp:73]   --->   Operation 430 'fadd' 'add57_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 431 [2/4] (6.43ns)   --->   "%add57_5 = fadd i32 %add57_4, i32 %mul50_5" [src/conv3.cpp:73]   --->   Operation 431 'fadd' 'add57_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.43>
ST_47 : Operation 432 [1/4] (6.43ns)   --->   "%add57_5 = fadd i32 %add57_4, i32 %mul50_5" [src/conv3.cpp:73]   --->   Operation 432 'fadd' 'add57_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.43>
ST_48 : [1/1] (0.96ns)   --->   Input mux for Operation 433 '%add57_6 = fadd i32 %add57_5, i32 %mul50_6'
ST_48 : Operation 433 [4/4] (5.47ns)   --->   "%add57_6 = fadd i32 %add57_5, i32 %mul50_6" [src/conv3.cpp:73]   --->   Operation 433 'fadd' 'add57_6' <Predicate = true> <Delay = 5.47> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : Operation 434 [3/4] (6.43ns)   --->   "%add57_6 = fadd i32 %add57_5, i32 %mul50_6" [src/conv3.cpp:73]   --->   Operation 434 'fadd' 'add57_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 435 [2/4] (6.43ns)   --->   "%add57_6 = fadd i32 %add57_5, i32 %mul50_6" [src/conv3.cpp:73]   --->   Operation 435 'fadd' 'add57_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.43>
ST_51 : Operation 436 [1/4] (6.43ns)   --->   "%add57_6 = fadd i32 %add57_5, i32 %mul50_6" [src/conv3.cpp:73]   --->   Operation 436 'fadd' 'add57_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.43>
ST_52 : [1/1] (0.96ns)   --->   Input mux for Operation 437 '%add57_7 = fadd i32 %add57_6, i32 %mul50_7'
ST_52 : Operation 437 [4/4] (5.47ns)   --->   "%add57_7 = fadd i32 %add57_6, i32 %mul50_7" [src/conv3.cpp:73]   --->   Operation 437 'fadd' 'add57_7' <Predicate = true> <Delay = 5.47> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.43>
ST_53 : Operation 438 [3/4] (6.43ns)   --->   "%add57_7 = fadd i32 %add57_6, i32 %mul50_7" [src/conv3.cpp:73]   --->   Operation 438 'fadd' 'add57_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.43>
ST_54 : Operation 439 [2/4] (6.43ns)   --->   "%add57_7 = fadd i32 %add57_6, i32 %mul50_7" [src/conv3.cpp:73]   --->   Operation 439 'fadd' 'add57_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.43>
ST_55 : Operation 440 [1/1] (0.00ns)   --->   "%speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:64]   --->   Operation 440 'speclooptripcount' 'speclooptripcount_ln64' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 441 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv3.cpp:64]   --->   Operation 441 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 442 [1/4] (6.43ns)   --->   "%add57_7 = fadd i32 %add57_6, i32 %mul50_7" [src/conv3.cpp:73]   --->   Operation 442 'fadd' 'add57_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.inc" [src/conv3.cpp:64]   --->   Operation 443 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>

State 56 <SV = 3> <Delay = 1.63>
ST_56 : Operation 444 [1/1] (0.00ns)   --->   "%ty = phi i5 %add_ln139, void %for.inc24.i, i5 0, void %VITIS_LOOP_141_3.i.preheader" [src/conv3.cpp:139->src/conv3.cpp:83]   --->   Operation 444 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i5 %ty" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 445 'zext' 'zext_ln143' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ty, i4 0" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 446 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 447 [1/1] (0.77ns)   --->   "%add_ln143_4 = add i9 %tmp_7, i9 %zext_ln143" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 447 'add' 'add_ln143_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i5 %ty" [src/conv3.cpp:139->src/conv3.cpp:83]   --->   Operation 448 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 449 [1/1] (0.78ns)   --->   "%icmp_ln139 = icmp_eq  i5 %ty, i5 17" [src/conv3.cpp:139->src/conv3.cpp:83]   --->   Operation 449 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 450 [1/1] (0.78ns)   --->   "%add_ln139 = add i5 %ty, i5 1" [src/conv3.cpp:139->src/conv3.cpp:83]   --->   Operation 450 'add' 'add_ln139' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %VITIS_LOOP_141_3.i.split, void %memset.loop.i26.preheader" [src/conv3.cpp:139->src/conv3.cpp:83]   --->   Operation 451 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 452 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:139->src/conv3.cpp:83]   --->   Operation 452 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_56 : Operation 453 [1/1] (0.00ns)   --->   "%specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [src/conv3.cpp:139->src/conv3.cpp:83]   --->   Operation 453 'specloopname' 'specloopname_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_56 : Operation 454 [1/1] (0.76ns)   --->   "%empty_121 = add i8 %zext_ln139, i8 %select_ln31_1" [src/conv3.cpp:139->src/conv3.cpp:83]   --->   Operation 454 'add' 'empty_121' <Predicate = (!icmp_ln139)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 455 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_121, i10 0" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 455 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_56 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln143_1 = zext i18 %shl_ln" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 456 'zext' 'zext_ln143_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_56 : Operation 457 [1/1] (0.00ns)   --->   "%shl_ln143_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_121, i2 0" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 457 'bitconcatenate' 'shl_ln143_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_56 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln143_2 = zext i10 %shl_ln143_1" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 458 'zext' 'zext_ln143_2' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_56 : Operation 459 [1/1] (0.87ns)   --->   "%sub_ln143 = sub i19 %zext_ln143_1, i19 %zext_ln143_2" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 459 'sub' 'sub_ln143' <Predicate = (!icmp_ln139)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln141 = sext i19 %sub_ln143" [src/conv3.cpp:141->src/conv3.cpp:83]   --->   Operation 460 'sext' 'sext_ln141' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_56 : Operation 461 [1/1] (0.42ns)   --->   "%br_ln141 = br void %for.inc.i24" [src/conv3.cpp:141->src/conv3.cpp:83]   --->   Operation 461 'br' 'br_ln141' <Predicate = (!icmp_ln139)> <Delay = 0.42>
ST_56 : Operation 462 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_3, i32 %output_fm_buffer_0"   --->   Operation 462 'call' 'call_ln0' <Predicate = (icmp_ln139)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 463 [1/1] (0.79ns)   --->   "%add_ln32 = add i4 %select_ln31, i4 1" [src/conv3.cpp:32]   --->   Operation 463 'add' 'add_ln32' <Predicate = (icmp_ln139)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 464 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 %add_ln31_1, i8 %indvar_flatten70" [src/conv3.cpp:32]   --->   Operation 464 'store' 'store_ln32' <Predicate = (icmp_ln139)> <Delay = 0.42>
ST_56 : Operation 465 [1/1] (0.42ns)   --->   "%store_ln32 = store i4 %select_ln31_2, i4 %tj" [src/conv3.cpp:32]   --->   Operation 465 'store' 'store_ln32' <Predicate = (icmp_ln139)> <Delay = 0.42>
ST_56 : Operation 466 [1/1] (0.42ns)   --->   "%store_ln32 = store i4 %add_ln32, i4 %ti" [src/conv3.cpp:32]   --->   Operation 466 'store' 'store_ln32' <Predicate = (icmp_ln139)> <Delay = 0.42>

State 57 <SV = 4> <Delay = 2.37>
ST_57 : Operation 467 [1/1] (0.00ns)   --->   "%tx = phi i5 %add_ln141, void %for.inc.i24.split, i5 0, void %VITIS_LOOP_141_3.i.split" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 467 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln143_5 = zext i5 %tx" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 468 'zext' 'zext_ln143_5' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 469 [1/1] (0.77ns)   --->   "%add_ln143_5 = add i9 %add_ln143_4, i9 %zext_ln143_5" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 469 'add' 'add_ln143_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln143_6 = zext i9 %add_ln143_5" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 470 'zext' 'zext_ln143_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 471 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %zext_ln143_6" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 471 'getelementptr' 'output_fm_buffer_0_addr' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 472 [1/1] (0.78ns)   --->   "%icmp_ln141 = icmp_eq  i5 %tx, i5 17" [src/conv3.cpp:141->src/conv3.cpp:83]   --->   Operation 472 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 473 [1/1] (0.78ns)   --->   "%add_ln141 = add i5 %tx, i5 1" [src/conv3.cpp:141->src/conv3.cpp:83]   --->   Operation 473 'add' 'add_ln141' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 474 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %for.inc.i24.split, void %for.inc24.i" [src/conv3.cpp:141->src/conv3.cpp:83]   --->   Operation 474 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 475 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 475 'load' 'output_fm_buffer_0_load' <Predicate = (!icmp_ln141)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_57 : Operation 476 [1/1] (0.78ns)   --->   "%add_ln143 = add i5 %ti_cast28, i5 %tx" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 476 'add' 'add_ln143' <Predicate = (!icmp_ln141)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln143_3 = zext i5 %add_ln143" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 477 'zext' 'zext_ln143_3' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_57 : Operation 478 [1/1] (0.76ns)   --->   "%add_ln143_1 = add i8 %zext_ln143_3, i8 %p_shl1" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 478 'add' 'add_ln143_1' <Predicate = (!icmp_ln141)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 479 [1/1] (0.00ns)   --->   "%shl_ln143_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln143_1, i2 0" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 479 'bitconcatenate' 'shl_ln143_2' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_57 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln143_4 = zext i10 %shl_ln143_2" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 480 'zext' 'zext_ln143_4' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_57 : Operation 481 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln143_3 = add i64 %zext_ln143_4, i64 %output_ftmap_read" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 481 'add' 'add_ln143_3' <Predicate = (!icmp_ln141)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 482 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln143_2 = add i64 %add_ln143_3, i64 %sext_ln141" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 482 'add' 'add_ln143_2' <Predicate = (!icmp_ln141)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln143_2, i32 2, i32 63" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 483 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_57 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln143 = sext i62 %trunc_ln9" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 484 'sext' 'sext_ln143' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_57 : Operation 485 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i32 %output_r, i64 %sext_ln143" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 485 'getelementptr' 'output_r_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_57 : Operation 486 [1/1] (0.00ns)   --->   "%br_ln139 = br void %VITIS_LOOP_141_3.i" [src/conv3.cpp:139->src/conv3.cpp:83]   --->   Operation 486 'br' 'br_ln139' <Predicate = (icmp_ln141)> <Delay = 0.00>

State 58 <SV = 5> <Delay = 7.30>
ST_58 : Operation 487 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 487 'load' 'output_fm_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_58 : Operation 488 [8/8] (7.30ns)   --->   "%output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 488 'readreq' 'output_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 6> <Delay = 7.30>
ST_59 : [1/1] (0.96ns)   --->   Input mux for Operation 489 '%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read'
ST_59 : Operation 489 [4/4] (5.47ns)   --->   "%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 489 'fadd' 'add_i' <Predicate = true> <Delay = 5.47> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 490 [7/8] (7.30ns)   --->   "%output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 490 'readreq' 'output_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 7> <Delay = 7.30>
ST_60 : Operation 491 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 491 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 492 [6/8] (7.30ns)   --->   "%output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 492 'readreq' 'output_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 8> <Delay = 7.30>
ST_61 : Operation 493 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 493 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 494 [5/8] (7.30ns)   --->   "%output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 494 'readreq' 'output_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 9> <Delay = 7.30>
ST_62 : Operation 495 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 495 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 496 [4/8] (7.30ns)   --->   "%output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 496 'readreq' 'output_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 10> <Delay = 7.30>
ST_63 : Operation 497 [3/8] (7.30ns)   --->   "%output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 497 'readreq' 'output_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 11> <Delay = 7.30>
ST_64 : Operation 498 [2/8] (7.30ns)   --->   "%output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 498 'readreq' 'output_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 12> <Delay = 7.30>
ST_65 : Operation 499 [1/8] (7.30ns)   --->   "%output_r_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 499 'readreq' 'output_r_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 13> <Delay = 7.30>
ST_66 : Operation 500 [1/1] (7.30ns)   --->   "%output_r_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 500 'read' 'output_r_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 14> <Delay = 7.30>
ST_67 : Operation 501 [1/1] (0.00ns)   --->   "%bitcast_ln143 = bitcast i32 %output_r_addr_read" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 501 'bitcast' 'bitcast_ln143' <Predicate = true> <Delay = 0.00>
ST_67 : [1/1] (0.96ns)   --->   Input mux for Operation 502 '%add23_i = fadd i32 %bitcast_ln143, i32 %add_i'
ST_67 : Operation 502 [4/4] (5.47ns)   --->   "%add23_i = fadd i32 %bitcast_ln143, i32 %add_i" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 502 'fadd' 'add23_i' <Predicate = true> <Delay = 5.47> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 503 [1/1] (7.30ns)   --->   "%output_r_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %output_r_addr, i32 1" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 503 'writereq' 'output_r_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 15> <Delay = 6.43>
ST_68 : Operation 504 [3/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln143, i32 %add_i" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 504 'fadd' 'add23_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 16> <Delay = 6.43>
ST_69 : Operation 505 [2/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln143, i32 %add_i" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 505 'fadd' 'add23_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 17> <Delay = 6.43>
ST_70 : Operation 506 [1/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln143, i32 %add_i" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 506 'fadd' 'add23_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 18> <Delay = 7.30>
ST_71 : Operation 507 [1/1] (0.00ns)   --->   "%bitcast_ln143_1 = bitcast i32 %add23_i" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 507 'bitcast' 'bitcast_ln143_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 508 [1/1] (7.30ns)   --->   "%write_ln143 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %output_r_addr, i32 %bitcast_ln143_1, i4 15" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 508 'write' 'write_ln143' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 19> <Delay = 7.30>
ST_72 : Operation 509 [5/5] (7.30ns)   --->   "%output_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 509 'writeresp' 'output_r_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 20> <Delay = 7.30>
ST_73 : Operation 510 [4/5] (7.30ns)   --->   "%output_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 510 'writeresp' 'output_r_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 21> <Delay = 7.30>
ST_74 : Operation 511 [3/5] (7.30ns)   --->   "%output_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 511 'writeresp' 'output_r_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 22> <Delay = 7.30>
ST_75 : Operation 512 [2/5] (7.30ns)   --->   "%output_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 512 'writeresp' 'output_r_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 23> <Delay = 7.30>
ST_76 : Operation 513 [1/1] (0.00ns)   --->   "%speclooptripcount_ln141 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:141->src/conv3.cpp:83]   --->   Operation 513 'speclooptripcount' 'speclooptripcount_ln141' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 514 [1/1] (0.00ns)   --->   "%specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv3.cpp:141->src/conv3.cpp:83]   --->   Operation 514 'specloopname' 'specloopname_ln141' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 515 [1/5] (7.30ns)   --->   "%output_r_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %output_r_addr" [src/conv3.cpp:143->src/conv3.cpp:83]   --->   Operation 515 'writeresp' 'output_r_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 516 [1/1] (0.00ns)   --->   "%br_ln141 = br void %for.inc.i24" [src/conv3.cpp:141->src/conv3.cpp:83]   --->   Operation 516 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>

State 77 <SV = 4> <Delay = 0.00>
ST_77 : Operation 517 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_3, i32 %output_fm_buffer_0"   --->   Operation 517 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 518 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TN" [src/conv3.cpp:32]   --->   Operation 518 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten70') [11]  (0.000 ns)
	'store' operation ('store_ln31', src/conv3.cpp:31) of constant 0 on local variable 'indvar_flatten70' [18]  (0.427 ns)

 <State 2>: 1.190ns
The critical path consists of the following:
	'load' operation ('ti_load', src/conv3.cpp:32) on local variable 'ti' [28]  (0.000 ns)
	'icmp' operation ('icmp_ln32', src/conv3.cpp:32) [33]  (0.797 ns)
	'select' operation ('select_ln31_1', src/conv3.cpp:31) [37]  (0.393 ns)

 <State 3>: 0.809ns
The critical path consists of the following:
	'phi' operation ('phi_mul', src/conv3.cpp:40) with incoming values : ('add_ln40_1', src/conv3.cpp:40) [45]  (0.000 ns)
	'add' operation ('add_ln40_1', src/conv3.cpp:40) [46]  (0.809 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 2.735ns
The critical path consists of the following:
	'or' operation ('or_ln104', src/conv3.cpp:104->src/conv3.cpp:52) [58]  (0.000 ns)
	'mul' operation ('empty', src/conv3.cpp:104->src/conv3.cpp:52) [60]  (1.650 ns)
	'add' operation ('tmp11', src/conv3.cpp:104->src/conv3.cpp:52) [63]  (1.085 ns)

 <State 7>: 0.789ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv3.cpp:58) with incoming values : ('add_ln58', src/conv3.cpp:58) [66]  (0.000 ns)
	'icmp' operation ('icmp_ln58', src/conv3.cpp:58) [70]  (0.789 ns)

 <State 8>: 2.013ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv3.cpp:59) with incoming values : ('add_ln59', src/conv3.cpp:59) [78]  (0.000 ns)
	'add' operation ('empty_110', src/conv3.cpp:58) [80]  (0.776 ns)
	'getelementptr' operation ('output_fm_buffer_0_addr_1', src/conv3.cpp:58) [82]  (0.000 ns)
	'load' operation ('output_fm_buffer_0_load_1', src/conv3.cpp:73) on array 'output_fm_buffer_0' [89]  (1.237 ns)

 <State 9>: 1.237ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_0_load_1', src/conv3.cpp:73) on array 'output_fm_buffer_0' [89]  (1.237 ns)

 <State 10>: 2.943ns
The critical path consists of the following:
	'phi' operation ('ky', src/conv3.cpp:63) with incoming values : ('add_ln63', src/conv3.cpp:63) [92]  (0.000 ns)
	'add' operation ('empty_111', src/conv3.cpp:63) [104]  (0.773 ns)
	'add' operation ('tmp10', src/conv3.cpp:63) [110]  (1.085 ns)
	'add' operation ('empty_112', src/conv3.cpp:63) [111]  (1.085 ns)

 <State 11>: 1.598ns
The critical path consists of the following:
	'phi' operation ('kx', src/conv3.cpp:64) with incoming values : ('add_ln64', src/conv3.cpp:64) [161]  (0.000 ns)
	'add' operation ('add_ln68', src/conv3.cpp:68) [171]  (0.789 ns)
	'add' operation ('add_ln73_19', src/conv3.cpp:73) [187]  (0.809 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('params_load_req', src/conv3.cpp:73) on port 'params' (src/conv3.cpp:73) [203]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('params_load_req', src/conv3.cpp:73) on port 'params' (src/conv3.cpp:73) [203]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('params_load_req', src/conv3.cpp:73) on port 'params' (src/conv3.cpp:73) [203]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('params_load_req', src/conv3.cpp:73) on port 'params' (src/conv3.cpp:73) [203]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('params_load_req', src/conv3.cpp:73) on port 'params' (src/conv3.cpp:73) [203]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('params_load_req', src/conv3.cpp:73) on port 'params' (src/conv3.cpp:73) [203]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('params_load_req', src/conv3.cpp:73) on port 'params' (src/conv3.cpp:73) [203]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('params_load_req', src/conv3.cpp:73) on port 'params' (src/conv3.cpp:73) [203]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus read operation ('params_addr_read', src/conv3.cpp:73) on port 'params' (src/conv3.cpp:73) [204]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus read operation ('params_addr_1_read', src/conv3.cpp:73) on port 'params' (src/conv3.cpp:73) [213]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus read operation ('params_addr_2_read', src/conv3.cpp:73) on port 'params' (src/conv3.cpp:73) [222]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus read operation ('params_addr_3_read', src/conv3.cpp:73) on port 'params' (src/conv3.cpp:73) [231]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('params_addr_4_read', src/conv3.cpp:73) on port 'params' (src/conv3.cpp:73) [240]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus read operation ('params_addr_5_read', src/conv3.cpp:73) on port 'params' (src/conv3.cpp:73) [249]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus read operation ('params_addr_6_read', src/conv3.cpp:73) on port 'params' (src/conv3.cpp:73) [258]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus read operation ('params_addr_7_read', src/conv3.cpp:73) on port 'params' (src/conv3.cpp:73) [267]  (7.300 ns)

 <State 28>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul50_5', src/conv3.cpp:73) [252]  (7.016 ns)

 <State 29>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul50_6', src/conv3.cpp:73) [261]  (7.016 ns)

 <State 30>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul50_7', src/conv3.cpp:73) [270]  (7.016 ns)

 <State 31>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1', src/conv3.cpp:73) [217]  (6.437 ns)

 <State 32>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.961 ns)
'fadd' operation ('add57_2', src/conv3.cpp:73) [226]  (5.476 ns)

 <State 33>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2', src/conv3.cpp:73) [226]  (6.437 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2', src/conv3.cpp:73) [226]  (6.437 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2', src/conv3.cpp:73) [226]  (6.437 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.961 ns)
'fadd' operation ('add57_3', src/conv3.cpp:73) [235]  (5.476 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3', src/conv3.cpp:73) [235]  (6.437 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3', src/conv3.cpp:73) [235]  (6.437 ns)

 <State 39>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3', src/conv3.cpp:73) [235]  (6.437 ns)

 <State 40>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.961 ns)
'fadd' operation ('add57_4', src/conv3.cpp:73) [244]  (5.476 ns)

 <State 41>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4', src/conv3.cpp:73) [244]  (6.437 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4', src/conv3.cpp:73) [244]  (6.437 ns)

 <State 43>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4', src/conv3.cpp:73) [244]  (6.437 ns)

 <State 44>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.961 ns)
'fadd' operation ('add57_5', src/conv3.cpp:73) [253]  (5.476 ns)

 <State 45>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5', src/conv3.cpp:73) [253]  (6.437 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5', src/conv3.cpp:73) [253]  (6.437 ns)

 <State 47>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5', src/conv3.cpp:73) [253]  (6.437 ns)

 <State 48>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.961 ns)
'fadd' operation ('add57_6', src/conv3.cpp:73) [262]  (5.476 ns)

 <State 49>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6', src/conv3.cpp:73) [262]  (6.437 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6', src/conv3.cpp:73) [262]  (6.437 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6', src/conv3.cpp:73) [262]  (6.437 ns)

 <State 52>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.961 ns)
'fadd' operation ('add57_7', src/conv3.cpp:73) [271]  (5.476 ns)

 <State 53>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7', src/conv3.cpp:73) [271]  (6.437 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7', src/conv3.cpp:73) [271]  (6.437 ns)

 <State 55>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7', src/conv3.cpp:73) [271]  (6.437 ns)

 <State 56>: 1.638ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv3.cpp:139->src/conv3.cpp:83) with incoming values : ('add_ln139', src/conv3.cpp:139->src/conv3.cpp:83) [285]  (0.000 ns)
	'add' operation ('empty_121', src/conv3.cpp:139->src/conv3.cpp:83) [296]  (0.765 ns)
	'sub' operation ('sub_ln143', src/conv3.cpp:143->src/conv3.cpp:83) [301]  (0.873 ns)

 <State 57>: 2.373ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv3.cpp:143->src/conv3.cpp:83) with incoming values : ('add_ln141', src/conv3.cpp:141->src/conv3.cpp:83) [305]  (0.000 ns)
	'add' operation ('add_ln143', src/conv3.cpp:143->src/conv3.cpp:83) [318]  (0.789 ns)
	'add' operation ('add_ln143_1', src/conv3.cpp:143->src/conv3.cpp:83) [320]  (0.765 ns)
	'add' operation ('add_ln143_3', src/conv3.cpp:143->src/conv3.cpp:83) [323]  (0.000 ns)
	'add' operation ('add_ln143_2', src/conv3.cpp:143->src/conv3.cpp:83) [324]  (0.819 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus request operation ('output_r_load_req', src/conv3.cpp:143->src/conv3.cpp:83) on port 'output_r' (src/conv3.cpp:143->src/conv3.cpp:83) [328]  (7.300 ns)

 <State 59>: 7.300ns
The critical path consists of the following:
	bus request operation ('output_r_load_req', src/conv3.cpp:143->src/conv3.cpp:83) on port 'output_r' (src/conv3.cpp:143->src/conv3.cpp:83) [328]  (7.300 ns)

 <State 60>: 7.300ns
The critical path consists of the following:
	bus request operation ('output_r_load_req', src/conv3.cpp:143->src/conv3.cpp:83) on port 'output_r' (src/conv3.cpp:143->src/conv3.cpp:83) [328]  (7.300 ns)

 <State 61>: 7.300ns
The critical path consists of the following:
	bus request operation ('output_r_load_req', src/conv3.cpp:143->src/conv3.cpp:83) on port 'output_r' (src/conv3.cpp:143->src/conv3.cpp:83) [328]  (7.300 ns)

 <State 62>: 7.300ns
The critical path consists of the following:
	bus request operation ('output_r_load_req', src/conv3.cpp:143->src/conv3.cpp:83) on port 'output_r' (src/conv3.cpp:143->src/conv3.cpp:83) [328]  (7.300 ns)

 <State 63>: 7.300ns
The critical path consists of the following:
	bus request operation ('output_r_load_req', src/conv3.cpp:143->src/conv3.cpp:83) on port 'output_r' (src/conv3.cpp:143->src/conv3.cpp:83) [328]  (7.300 ns)

 <State 64>: 7.300ns
The critical path consists of the following:
	bus request operation ('output_r_load_req', src/conv3.cpp:143->src/conv3.cpp:83) on port 'output_r' (src/conv3.cpp:143->src/conv3.cpp:83) [328]  (7.300 ns)

 <State 65>: 7.300ns
The critical path consists of the following:
	bus request operation ('output_r_load_req', src/conv3.cpp:143->src/conv3.cpp:83) on port 'output_r' (src/conv3.cpp:143->src/conv3.cpp:83) [328]  (7.300 ns)

 <State 66>: 7.300ns
The critical path consists of the following:
	bus read operation ('output_r_addr_read', src/conv3.cpp:143->src/conv3.cpp:83) on port 'output_r' (src/conv3.cpp:143->src/conv3.cpp:83) [329]  (7.300 ns)

 <State 67>: 7.300ns
The critical path consists of the following:
	bus request operation ('output_r_addr_req', src/conv3.cpp:143->src/conv3.cpp:83) on port 'output_r' (src/conv3.cpp:143->src/conv3.cpp:83) [333]  (7.300 ns)

 <State 68>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add23_i', src/conv3.cpp:143->src/conv3.cpp:83) [331]  (6.437 ns)

 <State 69>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add23_i', src/conv3.cpp:143->src/conv3.cpp:83) [331]  (6.437 ns)

 <State 70>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add23_i', src/conv3.cpp:143->src/conv3.cpp:83) [331]  (6.437 ns)

 <State 71>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln143', src/conv3.cpp:143->src/conv3.cpp:83) on port 'output_r' (src/conv3.cpp:143->src/conv3.cpp:83) [334]  (7.300 ns)

 <State 72>: 7.300ns
The critical path consists of the following:
	bus response operation ('output_r_addr_resp', src/conv3.cpp:143->src/conv3.cpp:83) on port 'output_r' (src/conv3.cpp:143->src/conv3.cpp:83) [335]  (7.300 ns)

 <State 73>: 7.300ns
The critical path consists of the following:
	bus response operation ('output_r_addr_resp', src/conv3.cpp:143->src/conv3.cpp:83) on port 'output_r' (src/conv3.cpp:143->src/conv3.cpp:83) [335]  (7.300 ns)

 <State 74>: 7.300ns
The critical path consists of the following:
	bus response operation ('output_r_addr_resp', src/conv3.cpp:143->src/conv3.cpp:83) on port 'output_r' (src/conv3.cpp:143->src/conv3.cpp:83) [335]  (7.300 ns)

 <State 75>: 7.300ns
The critical path consists of the following:
	bus response operation ('output_r_addr_resp', src/conv3.cpp:143->src/conv3.cpp:83) on port 'output_r' (src/conv3.cpp:143->src/conv3.cpp:83) [335]  (7.300 ns)

 <State 76>: 7.300ns
The critical path consists of the following:
	bus response operation ('output_r_addr_resp', src/conv3.cpp:143->src/conv3.cpp:83) on port 'output_r' (src/conv3.cpp:143->src/conv3.cpp:83) [335]  (7.300 ns)

 <State 77>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
