Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Sat Aug  2 21:27:37 2025
| Host         : 37b9771225f5 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-16   Warning   Address collision              16          
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     66.419        0.000                      0                 1255        0.053        0.000                      0                 1255       40.410        0.000                       0                   359  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            66.419        0.000                      0                 1255        0.053        0.000                      0                 1255       40.410        0.000                       0                   359  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       66.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.419ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.989ns  (logic 6.701ns (39.444%)  route 10.288ns (60.556%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5 RAMB36E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 88.360 - 83.330 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.588     5.132    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  processor/data_mem/memory_file_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    processor/data_mem/memory_file_reg_0_3_n_1
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 f  processor/data_mem/memory_file_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.870    10.364    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[3]
    SLICE_X4Y120         LUT6 (Prop_lut6_I3_O)        0.124    10.488 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_4/O
                         net (fo=18, routed)          1.357    11.845    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/EX_reg_reg[9]_3
    SLICE_X11Y123        LUT3 (Prop_lut3_I0_O)        0.152    11.997 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/data_wr_addr[3]_i_1/O
                         net (fo=8, routed)           0.884    12.881    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/op2_dout_IFID_reg[3]
    SLICE_X10Y122        LUT4 (Prop_lut4_I3_O)        0.354    13.235 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4/O
                         net (fo=1, routed)           0.549    13.784    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.774    14.558 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.558    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.777 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.588    15.365    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y122        LUT5 (Prop_lut5_I1_O)        0.295    15.660 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.823    16.482    processor/stage_IFID/DI[0]
    SLICE_X7Y122         LUT6 (Prop_lut6_I0_O)        0.124    16.606 r  processor/stage_IFID/step_one__0_carry_i_4/O
                         net (fo=1, routed)           0.000    16.606    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[2]
    SLICE_X7Y122         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.004 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.004    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.118 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=11, routed)          1.162    18.281    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X7Y121         LUT4 (Prop_lut4_I3_O)        0.152    18.433 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_12/O
                         net (fo=1, routed)           0.497    18.930    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_12_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I1_O)        0.326    19.256 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_6/O
                         net (fo=2, routed)           0.806    20.061    processor/stage_IFID/op_out1
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124    20.185 r  processor/stage_IFID/operation_result[5]_i_2/O
                         net (fo=8, routed)           0.912    21.098    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[1]_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I2_O)        0.124    21.222 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[1]_i_3/O
                         net (fo=1, routed)           0.775    21.997    processor/stage_IFID/operation_result_reg[1]
    SLICE_X7Y124         LUT6 (Prop_lut6_I4_O)        0.124    22.121 r  processor/stage_IFID/operation_result[1]_i_1/O
                         net (fo=1, routed)           0.000    22.121    processor/stage_EX/operation_result_reg[7]_0[1]
    SLICE_X7Y124         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.665    88.360    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/C
                         clock pessimism              0.186    88.546    
                         clock uncertainty           -0.035    88.510    
    SLICE_X7Y124         FDRE (Setup_fdre_C_D)        0.029    88.539    processor/stage_EX/operation_result_reg[1]
  -------------------------------------------------------------------
                         required time                         88.539    
                         arrival time                         -22.121    
  -------------------------------------------------------------------
                         slack                                 66.419    

Slack (MET) :             66.525ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.933ns  (logic 6.701ns (39.575%)  route 10.232ns (60.425%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5 RAMB36E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 88.360 - 83.330 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.588     5.132    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  processor/data_mem/memory_file_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    processor/data_mem/memory_file_reg_0_3_n_1
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 f  processor/data_mem/memory_file_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.870    10.364    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[3]
    SLICE_X4Y120         LUT6 (Prop_lut6_I3_O)        0.124    10.488 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_4/O
                         net (fo=18, routed)          1.357    11.845    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/EX_reg_reg[9]_3
    SLICE_X11Y123        LUT3 (Prop_lut3_I0_O)        0.152    11.997 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/data_wr_addr[3]_i_1/O
                         net (fo=8, routed)           0.884    12.881    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/op2_dout_IFID_reg[3]
    SLICE_X10Y122        LUT4 (Prop_lut4_I3_O)        0.354    13.235 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4/O
                         net (fo=1, routed)           0.549    13.784    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.774    14.558 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.558    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.777 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.588    15.365    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y122        LUT5 (Prop_lut5_I1_O)        0.295    15.660 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.823    16.482    processor/stage_IFID/DI[0]
    SLICE_X7Y122         LUT6 (Prop_lut6_I0_O)        0.124    16.606 r  processor/stage_IFID/step_one__0_carry_i_4/O
                         net (fo=1, routed)           0.000    16.606    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[2]
    SLICE_X7Y122         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.004 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.004    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.118 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=11, routed)          1.162    18.281    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X7Y121         LUT4 (Prop_lut4_I3_O)        0.152    18.433 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_12/O
                         net (fo=1, routed)           0.497    18.930    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_12_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I1_O)        0.326    19.256 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_6/O
                         net (fo=2, routed)           0.806    20.061    processor/stage_IFID/op_out1
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124    20.185 r  processor/stage_IFID/operation_result[5]_i_2/O
                         net (fo=8, routed)           0.881    21.067    processor/stage_IFID/IFID_reg_reg[33]_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I2_O)        0.124    21.191 r  processor/stage_IFID/operation_result[7]_i_5/O
                         net (fo=1, routed)           0.750    21.941    processor/stage_IFID/operation_result[7]_i_5_n_0
    SLICE_X6Y124         LUT6 (Prop_lut6_I4_O)        0.124    22.065 r  processor/stage_IFID/operation_result[7]_i_1/O
                         net (fo=1, routed)           0.000    22.065    processor/stage_EX/operation_result_reg[7]_0[7]
    SLICE_X6Y124         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.665    88.360    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/C
                         clock pessimism              0.186    88.546    
                         clock uncertainty           -0.035    88.510    
    SLICE_X6Y124         FDRE (Setup_fdre_C_D)        0.079    88.589    processor/stage_EX/operation_result_reg[7]
  -------------------------------------------------------------------
                         required time                         88.589    
                         arrival time                         -22.065    
  -------------------------------------------------------------------
                         slack                                 66.525    

Slack (MET) :             66.623ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.717ns  (logic 6.701ns (40.084%)  route 10.016ns (59.916%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5 RAMB36E1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 88.293 - 83.330 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.588     5.132    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  processor/data_mem/memory_file_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    processor/data_mem/memory_file_reg_0_3_n_1
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 f  processor/data_mem/memory_file_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.870    10.364    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[3]
    SLICE_X4Y120         LUT6 (Prop_lut6_I3_O)        0.124    10.488 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_4/O
                         net (fo=18, routed)          1.357    11.845    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/EX_reg_reg[9]_3
    SLICE_X11Y123        LUT3 (Prop_lut3_I0_O)        0.152    11.997 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/data_wr_addr[3]_i_1/O
                         net (fo=8, routed)           0.884    12.881    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/op2_dout_IFID_reg[3]
    SLICE_X10Y122        LUT4 (Prop_lut4_I3_O)        0.354    13.235 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4/O
                         net (fo=1, routed)           0.549    13.784    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.774    14.558 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.558    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.777 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.588    15.365    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y122        LUT5 (Prop_lut5_I1_O)        0.295    15.660 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.823    16.482    processor/stage_IFID/DI[0]
    SLICE_X7Y122         LUT6 (Prop_lut6_I0_O)        0.124    16.606 r  processor/stage_IFID/step_one__0_carry_i_4/O
                         net (fo=1, routed)           0.000    16.606    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[2]
    SLICE_X7Y122         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.004 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.004    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.118 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=11, routed)          1.162    18.281    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X7Y121         LUT4 (Prop_lut4_I3_O)        0.152    18.433 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_12/O
                         net (fo=1, routed)           0.497    18.930    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_12_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I1_O)        0.326    19.256 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_6/O
                         net (fo=2, routed)           0.806    20.061    processor/stage_IFID/op_out1
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124    20.185 r  processor/stage_IFID/operation_result[5]_i_2/O
                         net (fo=8, routed)           0.576    20.762    processor/stage_IFID/IFID_reg_reg[33]_0
    SLICE_X5Y124         LUT6 (Prop_lut6_I2_O)        0.124    20.886 r  processor/stage_IFID/operation_result[0]_i_6/O
                         net (fo=1, routed)           0.840    21.725    processor/stage_IFID/operation_result[0]_i_6_n_0
    SLICE_X11Y125        LUT6 (Prop_lut6_I4_O)        0.124    21.849 r  processor/stage_IFID/operation_result[0]_i_1/O
                         net (fo=1, routed)           0.000    21.849    processor/stage_EX/operation_result_reg[7]_0[0]
    SLICE_X11Y125        FDRE                                         r  processor/stage_EX/operation_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.598    88.293    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X11Y125        FDRE                                         r  processor/stage_EX/operation_result_reg[0]/C
                         clock pessimism              0.186    88.479    
                         clock uncertainty           -0.035    88.443    
    SLICE_X11Y125        FDRE (Setup_fdre_C_D)        0.029    88.472    processor/stage_EX/operation_result_reg[0]
  -------------------------------------------------------------------
                         required time                         88.472    
                         arrival time                         -21.849    
  -------------------------------------------------------------------
                         slack                                 66.623    

Slack (MET) :             66.711ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.747ns  (logic 6.701ns (40.014%)  route 10.046ns (59.986%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5 RAMB36E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 88.360 - 83.330 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.588     5.132    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  processor/data_mem/memory_file_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    processor/data_mem/memory_file_reg_0_3_n_1
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 f  processor/data_mem/memory_file_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.870    10.364    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[3]
    SLICE_X4Y120         LUT6 (Prop_lut6_I3_O)        0.124    10.488 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_4/O
                         net (fo=18, routed)          1.357    11.845    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/EX_reg_reg[9]_3
    SLICE_X11Y123        LUT3 (Prop_lut3_I0_O)        0.152    11.997 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/data_wr_addr[3]_i_1/O
                         net (fo=8, routed)           0.884    12.881    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/op2_dout_IFID_reg[3]
    SLICE_X10Y122        LUT4 (Prop_lut4_I3_O)        0.354    13.235 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4/O
                         net (fo=1, routed)           0.549    13.784    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.774    14.558 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.558    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.777 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.588    15.365    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y122        LUT5 (Prop_lut5_I1_O)        0.295    15.660 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.823    16.482    processor/stage_IFID/DI[0]
    SLICE_X7Y122         LUT6 (Prop_lut6_I0_O)        0.124    16.606 r  processor/stage_IFID/step_one__0_carry_i_4/O
                         net (fo=1, routed)           0.000    16.606    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[2]
    SLICE_X7Y122         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.004 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.004    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.118 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=11, routed)          1.162    18.281    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X7Y121         LUT4 (Prop_lut4_I3_O)        0.152    18.433 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_12/O
                         net (fo=1, routed)           0.497    18.930    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_12_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I1_O)        0.326    19.256 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_6/O
                         net (fo=2, routed)           0.806    20.061    processor/stage_IFID/op_out1
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124    20.185 r  processor/stage_IFID/operation_result[5]_i_2/O
                         net (fo=8, routed)           1.000    21.186    processor/stage_IFID/IFID_reg_reg[33]_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I2_O)        0.124    21.310 r  processor/stage_IFID/operation_result[6]_i_3/O
                         net (fo=1, routed)           0.445    21.755    processor/stage_IFID/operation_result[6]_i_3_n_0
    SLICE_X6Y124         LUT6 (Prop_lut6_I4_O)        0.124    21.879 r  processor/stage_IFID/operation_result[6]_i_1/O
                         net (fo=1, routed)           0.000    21.879    processor/stage_EX/operation_result_reg[7]_0[6]
    SLICE_X6Y124         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.665    88.360    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/C
                         clock pessimism              0.186    88.546    
                         clock uncertainty           -0.035    88.510    
    SLICE_X6Y124         FDRE (Setup_fdre_C_D)        0.079    88.589    processor/stage_EX/operation_result_reg[6]
  -------------------------------------------------------------------
                         required time                         88.589    
                         arrival time                         -21.879    
  -------------------------------------------------------------------
                         slack                                 66.711    

Slack (MET) :             66.827ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.633ns  (logic 6.701ns (40.288%)  route 9.932ns (59.712%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 88.360 - 83.330 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.588     5.132    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  processor/data_mem/memory_file_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    processor/data_mem/memory_file_reg_0_3_n_1
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 f  processor/data_mem/memory_file_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.870    10.364    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[3]
    SLICE_X4Y120         LUT6 (Prop_lut6_I3_O)        0.124    10.488 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_4/O
                         net (fo=18, routed)          1.357    11.845    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/EX_reg_reg[9]_3
    SLICE_X11Y123        LUT3 (Prop_lut3_I0_O)        0.152    11.997 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/data_wr_addr[3]_i_1/O
                         net (fo=8, routed)           0.884    12.881    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/op2_dout_IFID_reg[3]
    SLICE_X10Y122        LUT4 (Prop_lut4_I3_O)        0.354    13.235 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4/O
                         net (fo=1, routed)           0.549    13.784    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.774    14.558 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.558    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.777 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.588    15.365    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y122        LUT5 (Prop_lut5_I1_O)        0.295    15.660 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.823    16.482    processor/stage_IFID/DI[0]
    SLICE_X7Y122         LUT6 (Prop_lut6_I0_O)        0.124    16.606 r  processor/stage_IFID/step_one__0_carry_i_4/O
                         net (fo=1, routed)           0.000    16.606    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[2]
    SLICE_X7Y122         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.004 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.004    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.118 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=11, routed)          1.162    18.281    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X7Y121         LUT4 (Prop_lut4_I3_O)        0.152    18.433 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_12/O
                         net (fo=1, routed)           0.497    18.930    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_12_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I1_O)        0.326    19.256 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_6/O
                         net (fo=2, routed)           0.806    20.061    processor/stage_IFID/op_out1
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124    20.185 r  processor/stage_IFID/operation_result[5]_i_2/O
                         net (fo=8, routed)           0.885    21.071    processor/stage_IFID/IFID_reg_reg[33]_0
    SLICE_X6Y121         LUT5 (Prop_lut5_I2_O)        0.124    21.195 r  processor/stage_IFID/operation_result[4]_i_3/O
                         net (fo=1, routed)           0.446    21.641    processor/stage_IFID/operation_result[4]_i_3_n_0
    SLICE_X6Y124         LUT6 (Prop_lut6_I4_O)        0.124    21.765 r  processor/stage_IFID/operation_result[4]_i_1/O
                         net (fo=1, routed)           0.000    21.765    processor/stage_EX/operation_result_reg[7]_0[4]
    SLICE_X6Y124         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.665    88.360    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/C
                         clock pessimism              0.186    88.546    
                         clock uncertainty           -0.035    88.510    
    SLICE_X6Y124         FDRE (Setup_fdre_C_D)        0.081    88.591    processor/stage_EX/operation_result_reg[4]
  -------------------------------------------------------------------
                         required time                         88.591    
                         arrival time                         -21.765    
  -------------------------------------------------------------------
                         slack                                 66.827    

Slack (MET) :             66.917ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.538ns  (logic 6.701ns (40.519%)  route 9.837ns (59.481%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 88.360 - 83.330 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.588     5.132    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  processor/data_mem/memory_file_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    processor/data_mem/memory_file_reg_0_3_n_1
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 f  processor/data_mem/memory_file_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.870    10.364    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[3]
    SLICE_X4Y120         LUT6 (Prop_lut6_I3_O)        0.124    10.488 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_4/O
                         net (fo=18, routed)          1.357    11.845    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/EX_reg_reg[9]_3
    SLICE_X11Y123        LUT3 (Prop_lut3_I0_O)        0.152    11.997 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/data_wr_addr[3]_i_1/O
                         net (fo=8, routed)           0.884    12.881    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/op2_dout_IFID_reg[3]
    SLICE_X10Y122        LUT4 (Prop_lut4_I3_O)        0.354    13.235 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4/O
                         net (fo=1, routed)           0.549    13.784    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.774    14.558 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.558    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.777 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.588    15.365    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y122        LUT5 (Prop_lut5_I1_O)        0.295    15.660 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.823    16.482    processor/stage_IFID/DI[0]
    SLICE_X7Y122         LUT6 (Prop_lut6_I0_O)        0.124    16.606 r  processor/stage_IFID/step_one__0_carry_i_4/O
                         net (fo=1, routed)           0.000    16.606    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[2]
    SLICE_X7Y122         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.004 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.004    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.118 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=11, routed)          1.162    18.281    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X7Y121         LUT4 (Prop_lut4_I3_O)        0.152    18.433 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_12/O
                         net (fo=1, routed)           0.497    18.930    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_12_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I1_O)        0.326    19.256 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_6/O
                         net (fo=2, routed)           0.806    20.061    processor/stage_IFID/op_out1
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124    20.185 r  processor/stage_IFID/operation_result[5]_i_2/O
                         net (fo=8, routed)           0.781    20.967    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[1]_0
    SLICE_X5Y122         LUT5 (Prop_lut5_I2_O)        0.124    21.091 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[2]_i_3/O
                         net (fo=1, routed)           0.455    21.546    processor/stage_IFID/operation_result_reg[2]
    SLICE_X6Y124         LUT6 (Prop_lut6_I4_O)        0.124    21.670 r  processor/stage_IFID/operation_result[2]_i_1/O
                         net (fo=1, routed)           0.000    21.670    processor/stage_EX/operation_result_reg[7]_0[2]
    SLICE_X6Y124         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.665    88.360    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/C
                         clock pessimism              0.186    88.546    
                         clock uncertainty           -0.035    88.510    
    SLICE_X6Y124         FDRE (Setup_fdre_C_D)        0.077    88.587    processor/stage_EX/operation_result_reg[2]
  -------------------------------------------------------------------
                         required time                         88.587    
                         arrival time                         -21.670    
  -------------------------------------------------------------------
                         slack                                 66.917    

Slack (MET) :             67.421ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        15.990ns  (logic 6.701ns (41.908%)  route 9.289ns (58.092%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 88.362 - 83.330 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.588     5.132    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  processor/data_mem/memory_file_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    processor/data_mem/memory_file_reg_0_3_n_1
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 f  processor/data_mem/memory_file_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.870    10.364    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[3]
    SLICE_X4Y120         LUT6 (Prop_lut6_I3_O)        0.124    10.488 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_4/O
                         net (fo=18, routed)          1.357    11.845    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/EX_reg_reg[9]_3
    SLICE_X11Y123        LUT3 (Prop_lut3_I0_O)        0.152    11.997 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/data_wr_addr[3]_i_1/O
                         net (fo=8, routed)           0.884    12.881    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/op2_dout_IFID_reg[3]
    SLICE_X10Y122        LUT4 (Prop_lut4_I3_O)        0.354    13.235 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4/O
                         net (fo=1, routed)           0.549    13.784    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.774    14.558 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.558    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.777 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.588    15.365    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y122        LUT5 (Prop_lut5_I1_O)        0.295    15.660 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.823    16.482    processor/stage_IFID/DI[0]
    SLICE_X7Y122         LUT6 (Prop_lut6_I0_O)        0.124    16.606 r  processor/stage_IFID/step_one__0_carry_i_4/O
                         net (fo=1, routed)           0.000    16.606    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[2]
    SLICE_X7Y122         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.004 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.004    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.118 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=11, routed)          1.162    18.281    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X7Y121         LUT4 (Prop_lut4_I3_O)        0.152    18.433 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_12/O
                         net (fo=1, routed)           0.497    18.930    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_12_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I1_O)        0.326    19.256 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_6/O
                         net (fo=2, routed)           0.609    19.864    processor/stage_IFID/op_out1
    SLICE_X7Y124         LUT2 (Prop_lut2_I1_O)        0.124    19.988 r  processor/stage_IFID/operation_result[7]_i_11/O
                         net (fo=8, routed)           0.481    20.470    processor/stage_IFID/IFID_reg_reg[33]_1
    SLICE_X5Y124         LUT6 (Prop_lut6_I5_O)        0.124    20.594 r  processor/stage_IFID/operation_result[5]_i_4/O
                         net (fo=1, routed)           0.404    20.998    processor/stage_IFID/operation_result[5]_i_4_n_0
    SLICE_X5Y123         LUT5 (Prop_lut5_I3_O)        0.124    21.122 r  processor/stage_IFID/operation_result[5]_i_1/O
                         net (fo=1, routed)           0.000    21.122    processor/stage_EX/operation_result_reg[7]_0[5]
    SLICE_X5Y123         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.667    88.362    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/C
                         clock pessimism              0.186    88.548    
                         clock uncertainty           -0.035    88.512    
    SLICE_X5Y123         FDRE (Setup_fdre_C_D)        0.031    88.543    processor/stage_EX/operation_result_reg[5]
  -------------------------------------------------------------------
                         required time                         88.543    
                         arrival time                         -21.122    
  -------------------------------------------------------------------
                         slack                                 67.421    

Slack (MET) :             67.533ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        15.878ns  (logic 6.577ns (41.423%)  route 9.301ns (58.577%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 88.362 - 83.330 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.588     5.132    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  processor/data_mem/memory_file_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    processor/data_mem/memory_file_reg_0_3_n_1
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 f  processor/data_mem/memory_file_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           1.870    10.364    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[3]
    SLICE_X4Y120         LUT6 (Prop_lut6_I3_O)        0.124    10.488 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_4/O
                         net (fo=18, routed)          1.357    11.845    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/EX_reg_reg[9]_3
    SLICE_X11Y123        LUT3 (Prop_lut3_I0_O)        0.152    11.997 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/data_wr_addr[3]_i_1/O
                         net (fo=8, routed)           0.884    12.881    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/op2_dout_IFID_reg[3]
    SLICE_X10Y122        LUT4 (Prop_lut4_I3_O)        0.354    13.235 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4/O
                         net (fo=1, routed)           0.549    13.784    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_i_4_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.774    14.558 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.558    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.777 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.588    15.365    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y122        LUT5 (Prop_lut5_I1_O)        0.295    15.660 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.823    16.482    processor/stage_IFID/DI[0]
    SLICE_X7Y122         LUT6 (Prop_lut6_I0_O)        0.124    16.606 r  processor/stage_IFID/step_one__0_carry_i_4/O
                         net (fo=1, routed)           0.000    16.606    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/S[2]
    SLICE_X7Y122         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.004 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.004    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.118 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=11, routed)          1.162    18.281    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X7Y121         LUT4 (Prop_lut4_I3_O)        0.152    18.433 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_12/O
                         net (fo=1, routed)           0.497    18.930    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_12_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I1_O)        0.326    19.256 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_6/O
                         net (fo=2, routed)           0.806    20.061    processor/stage_IFID/op_out1
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124    20.185 r  processor/stage_IFID/operation_result[5]_i_2/O
                         net (fo=8, routed)           0.700    20.886    processor/stage_IFID/IFID_reg_reg[33]_0
    SLICE_X5Y123         LUT5 (Prop_lut5_I0_O)        0.124    21.010 r  processor/stage_IFID/operation_result[3]_i_1/O
                         net (fo=1, routed)           0.000    21.010    processor/stage_EX/operation_result_reg[7]_0[3]
    SLICE_X5Y123         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.667    88.362    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/C
                         clock pessimism              0.186    88.548    
                         clock uncertainty           -0.035    88.512    
    SLICE_X5Y123         FDRE (Setup_fdre_C_D)        0.031    88.543    processor/stage_EX/operation_result_reg[3]
  -------------------------------------------------------------------
                         required time                         88.543    
                         arrival time                         -21.010    
  -------------------------------------------------------------------
                         slack                                 67.533    

Slack (MET) :             69.819ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_0_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        12.624ns  (logic 3.545ns (28.081%)  route 9.079ns (71.919%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 88.165 - 83.330 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.763     5.306    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y25         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.178 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.244    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.669 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=3, routed)           2.524    11.192    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/dmem_dout[2]
    SLICE_X3Y124         LUT6 (Prop_lut6_I3_O)        0.124    11.316 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/memory_file_reg_0_7_i_1/O
                         net (fo=22, routed)          1.986    13.303    processor/stage_EX/wr_data[7]
    SLICE_X10Y124        LUT4 (Prop_lut4_I3_O)        0.124    13.427 r  processor/stage_EX/memory_file_reg_0_0_i_9/O
                         net (fo=16, routed)          4.504    17.931    processor/data_mem/data_rd_addr0[7]
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.470    88.165    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
                         clock pessimism              0.186    88.351    
                         clock uncertainty           -0.035    88.315    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    87.749    processor/data_mem/memory_file_reg_0_0
  -------------------------------------------------------------------
                         required time                         87.749    
                         arrival time                         -17.931    
  -------------------------------------------------------------------
                         slack                                 69.819    

Slack (MET) :             70.154ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_1_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        12.286ns  (logic 3.545ns (28.853%)  route 8.741ns (71.147%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 88.162 - 83.330 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.763     5.306    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y25         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.178 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.244    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.669 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=3, routed)           2.524    11.192    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/dmem_dout[2]
    SLICE_X3Y124         LUT6 (Prop_lut6_I3_O)        0.124    11.316 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/memory_file_reg_0_7_i_1/O
                         net (fo=22, routed)          1.986    13.303    processor/stage_EX/wr_data[7]
    SLICE_X10Y124        LUT4 (Prop_lut4_I3_O)        0.124    13.427 r  processor/stage_EX/memory_file_reg_0_0_i_9/O
                         net (fo=16, routed)          4.166    17.593    processor/data_mem/data_rd_addr0[7]
    RAMB36_X0Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.467    88.162    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_0/CLKBWRCLK
                         clock pessimism              0.186    88.348    
                         clock uncertainty           -0.035    88.312    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    87.746    processor/data_mem/memory_file_reg_1_0
  -------------------------------------------------------------------
                         required time                         87.746    
                         arrival time                         -17.593    
  -------------------------------------------------------------------
                         slack                                 70.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 UART/receiver/data7_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/receiver/data_width_loop[7].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.887%)  route 0.131ns (48.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.667     1.571    UART/receiver/clk_IBUF_BUFG
    SLICE_X4Y118         FDRE                                         r  UART/receiver/data7_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  UART/receiver/data7_flop/Q
                         net (fo=3, routed)           0.131     1.843    UART/receiver/data[7]
    SLICE_X2Y118         SRL16E                                       r  UART/receiver/data_width_loop[7].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.941     2.091    UART/receiver/clk_IBUF_BUFG
    SLICE_X2Y118         SRL16E                                       r  UART/receiver/data_width_loop[7].storage_srl/CLK
                         clock pessimism             -0.483     1.607    
    SLICE_X2Y118         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.790    UART/receiver/data_width_loop[7].storage_srl
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 processor/stage_EX/data_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_0_6/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.725%)  route 0.167ns (54.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.636     1.540    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X9Y122         FDRE                                         r  processor/stage_EX/data_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  processor/stage_EX/data_wr_addr_reg[2]/Q
                         net (fo=16, routed)          0.167     1.849    processor/data_mem/ADDRARDADDR[2]
    RAMB36_X0Y24         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_6/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.949     2.098    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_6/CLKARDCLK
                         clock pessimism             -0.504     1.594    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.777    processor/data_mem/memory_file_reg_0_6
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 processor/stage_EX/data_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_0_6/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (39.002%)  route 0.221ns (60.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.636     1.540    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X9Y122         FDRE                                         r  processor/stage_EX/data_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  processor/stage_EX/data_wr_addr_reg[3]/Q
                         net (fo=16, routed)          0.221     1.902    processor/data_mem/ADDRARDADDR[3]
    RAMB36_X0Y24         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_6/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.949     2.098    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_6/CLKARDCLK
                         clock pessimism             -0.504     1.594    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.777    processor/data_mem/memory_file_reg_0_6
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 processor/stage_EX/data_wr_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_0_6/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.617%)  route 0.224ns (61.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.636     1.540    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X9Y122         FDRE                                         r  processor/stage_EX/data_wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  processor/stage_EX/data_wr_addr_reg[9]/Q
                         net (fo=16, routed)          0.224     1.905    processor/data_mem/ADDRARDADDR[9]
    RAMB36_X0Y24         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_6/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.949     2.098    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_6/CLKARDCLK
                         clock pessimism             -0.504     1.594    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.777    processor/data_mem/memory_file_reg_0_6
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 UART/receiver/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/receiver/pointer2_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.267%)  route 0.091ns (32.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.667     1.571    UART/receiver/clk_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  UART/receiver/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  UART/receiver/pointer0_flop/Q
                         net (fo=14, routed)          0.091     1.803    UART/receiver/pointer[0]
    SLICE_X2Y119         LUT6 (Prop_lut6_I0_O)        0.045     1.848 r  UART/receiver/pointer2_lut/O
                         net (fo=1, routed)           0.000     1.848    UART/receiver/pointer_value[2]
    SLICE_X2Y119         FDRE                                         r  UART/receiver/pointer2_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.940     2.090    UART/receiver/clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  UART/receiver/pointer2_flop/C
                         clock pessimism             -0.505     1.584    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.121     1.705    UART/receiver/pointer2_flop
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 UART/receiver/data3_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/receiver/data_width_loop[3].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.668     1.572    UART/receiver/clk_IBUF_BUFG
    SLICE_X3Y118         FDRE                                         r  UART/receiver/data3_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.141     1.713 r  UART/receiver/data3_flop/Q
                         net (fo=3, routed)           0.127     1.840    UART/receiver/data[3]
    SLICE_X2Y118         SRL16E                                       r  UART/receiver/data_width_loop[3].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.941     2.091    UART/receiver/clk_IBUF_BUFG
    SLICE_X2Y118         SRL16E                                       r  UART/receiver/data_width_loop[3].storage_srl/CLK
                         clock pessimism             -0.505     1.585    
    SLICE_X2Y118         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.693    UART/receiver/data_width_loop[3].storage_srl
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 processor/stage_EX/data_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_1_6/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.028%)  route 0.273ns (65.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.636     1.540    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X9Y122         FDRE                                         r  processor/stage_EX/data_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  processor/stage_EX/data_wr_addr_reg[2]/Q
                         net (fo=16, routed)          0.273     1.955    processor/data_mem/ADDRARDADDR[2]
    RAMB36_X0Y25         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.952     2.101    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  processor/data_mem/memory_file_reg_1_6/CLKARDCLK
                         clock pessimism             -0.483     1.618    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.801    processor/data_mem/memory_file_reg_1_6
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 processor/stage_EX/data_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_0_6/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.317%)  route 0.253ns (60.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.636     1.540    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X10Y122        FDRE                                         r  processor/stage_EX/data_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.164     1.704 r  processor/stage_EX/data_wr_addr_reg[0]/Q
                         net (fo=16, routed)          0.253     1.957    processor/data_mem/ADDRARDADDR[0]
    RAMB36_X0Y24         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_6/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.949     2.098    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_6/CLKARDCLK
                         clock pessimism             -0.483     1.615    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.798    processor/data_mem/memory_file_reg_0_6
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 UART/receiver/data0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART/receiver/data_width_loop[0].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.270%)  route 0.134ns (48.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.668     1.572    UART/receiver/clk_IBUF_BUFG
    SLICE_X3Y118         FDRE                                         r  UART/receiver/data0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.141     1.713 r  UART/receiver/data0_flop/Q
                         net (fo=6, routed)           0.134     1.847    UART/receiver/data[0]
    SLICE_X2Y118         SRL16E                                       r  UART/receiver/data_width_loop[0].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.941     2.091    UART/receiver/clk_IBUF_BUFG
    SLICE_X2Y118         SRL16E                                       r  UART/receiver/data_width_loop[0].storage_srl/CLK
                         clock pessimism             -0.505     1.585    
    SLICE_X2Y118         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.687    UART/receiver/data_width_loop[0].storage_srl
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 processor/stage_IFID/res_addr_out_IFID_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/destination_reg_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.668     1.572    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X7Y132         FDRE                                         r  processor/stage_IFID/res_addr_out_IFID_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDRE (Prop_fdre_C_Q)         0.141     1.713 r  processor/stage_IFID/res_addr_out_IFID_reg[1]/Q
                         net (fo=1, routed)           0.110     1.823    processor/stage_EX/destination_reg_addr_reg[2]_0[1]
    SLICE_X7Y131         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.939     2.089    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X7Y131         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
                         clock pessimism             -0.503     1.585    
    SLICE_X7Y131         FDRE (Hold_fdre_C_D)         0.070     1.655    processor/stage_EX/destination_reg_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y14  processor/data_mem/memory_file_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y20  processor/data_mem/memory_file_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y18  processor/data_mem/memory_file_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y16  processor/data_mem/memory_file_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y22  processor/data_mem/memory_file_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y28  processor/data_mem/memory_file_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y24  processor/data_mem/memory_file_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X1Y25  processor/data_mem/memory_file_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y15  processor/data_mem/memory_file_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y21  processor/data_mem/memory_file_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y125  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y125  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y125  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y125  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y125  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y125  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y125  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y125  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y125  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y125  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y125  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y125  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y125  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y125  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y125  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y125  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y125  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y125  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y125  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y125  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.545ns  (logic 3.981ns (52.757%)  route 3.565ns (47.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.804     5.348    UART/transmitter/clk_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.456     5.804 r  UART/transmitter/serial_flop/Q
                         net (fo=1, routed)           3.565     9.369    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.893 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.893    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/receiver/data_present_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.090ns  (logic 4.010ns (65.849%)  route 2.080ns (34.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.797     5.341    UART/receiver/clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  UART/receiver/data_present_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.518     5.859 r  UART/receiver/data_present_flop/Q
                         net (fo=4, routed)           2.080     7.939    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         3.492    11.431 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.431    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/receiver/data_present_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.357ns (71.174%)  route 0.550ns (28.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.667     1.571    UART/receiver/clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  UART/receiver/data_present_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.164     1.735 r  UART/receiver/data_present_flop/Q
                         net (fo=4, routed)           0.550     2.285    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         1.193     3.478 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.478    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.367ns (55.821%)  route 1.082ns (44.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.671     1.575    UART/transmitter/clk_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141     1.716 r  UART/transmitter/serial_flop/Q
                         net (fo=1, routed)           1.082     2.798    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.023 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.023    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay           223 Endpoints
Min Delay           223 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.925ns  (logic 2.418ns (22.133%)  route 8.507ns (77.867%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         4.470     5.933    processor/programcounter/btn_IBUF[0]
    SLICE_X6Y130         LUT6 (Prop_lut6_I4_O)        0.124     6.057 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13/O
                         net (fo=7, routed)           0.832     6.889    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13_n_0
    SLICE_X4Y130         LUT2 (Prop_lut2_I1_O)        0.154     7.043 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=27, routed)          2.627     9.670    processor/reg_file/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X2Y125         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.349    10.019 r  processor/reg_file/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=1, routed)           0.578    10.597    processor/programcounter/p_1_in0_out[0]
    SLICE_X7Y125         LUT6 (Prop_lut6_I5_O)        0.328    10.925 r  processor/programcounter/op1_dout_IFID[0]_i_1/O
                         net (fo=1, routed)           0.000    10.925    processor/stage_IFID/op1_dout_IFID_reg[0]_0
    SLICE_X7Y125         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.665     5.030    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X7Y125         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.772ns  (logic 2.444ns (22.689%)  route 8.328ns (77.311%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         4.470     5.933    processor/programcounter/btn_IBUF[0]
    SLICE_X6Y130         LUT6 (Prop_lut6_I4_O)        0.124     6.057 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13/O
                         net (fo=7, routed)           0.832     6.889    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13_n_0
    SLICE_X4Y130         LUT2 (Prop_lut2_I1_O)        0.154     7.043 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=27, routed)          2.619     9.662    processor/reg_file/reg_file_reg_r1_0_7_0_5/ADDRB1
    SLICE_X2Y125         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355    10.017 r  processor/reg_file/reg_file_reg_r1_0_7_0_5/RAMB/O
                         net (fo=1, routed)           0.407    10.424    processor/programcounter/p_1_in0_out[2]
    SLICE_X3Y125         LUT6 (Prop_lut6_I5_O)        0.348    10.772 r  processor/programcounter/op1_dout_IFID[2]_i_1/O
                         net (fo=1, routed)           0.000    10.772    processor/stage_IFID/op1_dout_IFID_reg[2]_0
    SLICE_X3Y125         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.666     5.031    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.755ns  (logic 2.444ns (22.725%)  route 8.311ns (77.275%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         4.470     5.933    processor/programcounter/btn_IBUF[0]
    SLICE_X6Y130         LUT6 (Prop_lut6_I4_O)        0.124     6.057 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13/O
                         net (fo=7, routed)           0.832     6.889    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13_n_0
    SLICE_X4Y130         LUT2 (Prop_lut2_I1_O)        0.154     7.043 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=27, routed)          2.430     9.472    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRB1
    SLICE_X2Y126         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355     9.827 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMB/O
                         net (fo=1, routed)           0.579    10.407    processor/programcounter/rd_data11[14]
    SLICE_X3Y126         LUT6 (Prop_lut6_I5_O)        0.348    10.755 r  processor/programcounter/op1_dout_IFID[14]_i_1/O
                         net (fo=1, routed)           0.000    10.755    processor/stage_IFID/op1_dout_IFID_reg[14]_0
    SLICE_X3Y126         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.668     5.033    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[14]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.722ns  (logic 2.192ns (20.444%)  route 8.530ns (79.556%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         4.470     5.933    processor/programcounter/btn_IBUF[0]
    SLICE_X6Y130         LUT6 (Prop_lut6_I4_O)        0.124     6.057 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13/O
                         net (fo=7, routed)           0.832     6.889    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13_n_0
    SLICE_X4Y130         LUT2 (Prop_lut2_I1_O)        0.154     7.043 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=27, routed)          2.438     9.480    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRA1
    SLICE_X2Y126         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.327     9.807 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.790    10.598    processor/programcounter/rd_data11[13]
    SLICE_X1Y126         LUT6 (Prop_lut6_I5_O)        0.124    10.722 r  processor/programcounter/op1_dout_IFID[13]_i_1/O
                         net (fo=1, routed)           0.000    10.722    processor/stage_IFID/op1_dout_IFID_reg[13]_0
    SLICE_X1Y126         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.668     5.033    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[13]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.695ns  (logic 2.192ns (20.495%)  route 8.503ns (79.505%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         4.470     5.933    processor/programcounter/btn_IBUF[0]
    SLICE_X6Y130         LUT6 (Prop_lut6_I4_O)        0.124     6.057 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13/O
                         net (fo=7, routed)           0.832     6.889    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13_n_0
    SLICE_X4Y130         LUT2 (Prop_lut2_I1_O)        0.154     7.043 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=27, routed)          2.619     9.662    processor/reg_file/reg_file_reg_r1_0_7_0_5/ADDRB1
    SLICE_X2Y125         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.327     9.989 r  processor/reg_file/reg_file_reg_r1_0_7_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.582    10.571    processor/programcounter/p_1_in0_out[3]
    SLICE_X7Y125         LUT6 (Prop_lut6_I5_O)        0.124    10.695 r  processor/programcounter/op1_dout_IFID[3]_i_1/O
                         net (fo=1, routed)           0.000    10.695    processor/stage_IFID/op1_dout_IFID_reg[3]_0
    SLICE_X7Y125         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.665     5.030    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X7Y125         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.627ns  (logic 2.418ns (22.754%)  route 8.209ns (77.246%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        5.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         4.470     5.933    processor/programcounter/btn_IBUF[0]
    SLICE_X6Y130         LUT6 (Prop_lut6_I4_O)        0.124     6.057 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13/O
                         net (fo=7, routed)           0.832     6.889    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13_n_0
    SLICE_X4Y130         LUT2 (Prop_lut2_I1_O)        0.154     7.043 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=27, routed)          1.823     8.865    processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/ADDRA1
    SLICE_X2Y127         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.349     9.214 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/RAMA/O
                         net (fo=1, routed)           1.084    10.299    processor/programcounter/rd_data11[6]
    SLICE_X3Y127         LUT6 (Prop_lut6_I3_O)        0.328    10.627 r  processor/programcounter/op1_dout_IFID[6]_i_1/O
                         net (fo=1, routed)           0.000    10.627    processor/stage_IFID/op1_dout_IFID_reg[6]_0
    SLICE_X3Y127         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.669     5.034    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.565ns  (logic 2.192ns (20.748%)  route 8.373ns (79.252%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         4.470     5.933    processor/programcounter/btn_IBUF[0]
    SLICE_X6Y130         LUT6 (Prop_lut6_I4_O)        0.124     6.057 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13/O
                         net (fo=7, routed)           0.832     6.889    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13_n_0
    SLICE_X4Y130         LUT2 (Prop_lut2_I1_O)        0.154     7.043 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=27, routed)          2.627     9.670    processor/reg_file/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X2Y125         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.327     9.997 r  processor/reg_file/reg_file_reg_r1_0_7_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.444    10.441    processor/programcounter/p_1_in0_out[1]
    SLICE_X2Y124         LUT6 (Prop_lut6_I5_O)        0.124    10.565 r  processor/programcounter/op1_dout_IFID[1]_i_1/O
                         net (fo=1, routed)           0.000    10.565    processor/stage_IFID/op1_dout_IFID_reg[1]_0
    SLICE_X2Y124         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.666     5.031    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.462ns  (logic 2.418ns (23.111%)  route 8.044ns (76.889%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         4.470     5.933    processor/programcounter/btn_IBUF[0]
    SLICE_X6Y130         LUT6 (Prop_lut6_I4_O)        0.124     6.057 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13/O
                         net (fo=7, routed)           0.832     6.889    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13_n_0
    SLICE_X4Y130         LUT2 (Prop_lut2_I1_O)        0.154     7.043 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=27, routed)          2.438     9.480    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRA1
    SLICE_X2Y126         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.349     9.829 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA/O
                         net (fo=1, routed)           0.305    10.134    processor/programcounter/rd_data11[12]
    SLICE_X1Y125         LUT6 (Prop_lut6_I5_O)        0.328    10.462 r  processor/programcounter/op1_dout_IFID[12]_i_1/O
                         net (fo=1, routed)           0.000    10.462    processor/stage_IFID/op1_dout_IFID_reg[12]_0
    SLICE_X1Y125         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.666     5.031    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[12]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.321ns  (logic 2.192ns (21.237%)  route 8.129ns (78.763%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         4.470     5.933    processor/programcounter/btn_IBUF[0]
    SLICE_X6Y130         LUT6 (Prop_lut6_I4_O)        0.124     6.057 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13/O
                         net (fo=7, routed)           0.832     6.889    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13_n_0
    SLICE_X4Y130         LUT2 (Prop_lut2_I1_O)        0.154     7.043 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=27, routed)          2.430     9.472    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRB1
    SLICE_X2Y126         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.327     9.799 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.398    10.197    processor/programcounter/rd_data11[15]
    SLICE_X1Y126         LUT6 (Prop_lut6_I5_O)        0.124    10.321 r  processor/programcounter/op1_dout_IFID[15]_i_1/O
                         net (fo=1, routed)           0.000    10.321    processor/stage_IFID/op1_dout_IFID_reg[15]_0
    SLICE_X1Y126         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.668     5.033    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[15]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.178ns  (logic 1.959ns (19.247%)  route 8.219ns (80.753%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        5.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         4.470     5.933    processor/programcounter/btn_IBUF[0]
    SLICE_X6Y130         LUT6 (Prop_lut6_I4_O)        0.124     6.057 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13/O
                         net (fo=7, routed)           0.668     6.725    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_13_n_0
    SLICE_X4Y130         LUT2 (Prop_lut2_I0_O)        0.124     6.849 r  processor/programcounter/op1_dout_IFID[15]_i_5/O
                         net (fo=1, routed)           0.670     7.519    processor/programcounter/op1_dout_IFID[15]_i_5_n_0
    SLICE_X4Y130         LUT6 (Prop_lut6_I0_O)        0.124     7.643 r  processor/programcounter/op1_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          2.411    10.054    processor/programcounter/fwd/bypass_op1_dcd_stage
    SLICE_X1Y127         LUT6 (Prop_lut6_I2_O)        0.124    10.178 r  processor/programcounter/op1_dout_IFID[11]_i_1/O
                         net (fo=1, routed)           0.000    10.178    processor/stage_IFID/op1_dout_IFID_reg[11]_0
    SLICE_X1Y127         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.669     5.034    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/data_present_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.231ns (28.939%)  route 0.567ns (71.061%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         0.567     0.798    UART/receiver/btn_IBUF[0]
    SLICE_X2Y119         FDRE                                         r  UART/receiver/data_present_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.940     2.090    UART/receiver/clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  UART/receiver/data_present_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/pointer0_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.231ns (28.939%)  route 0.567ns (71.061%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         0.567     0.798    UART/receiver/btn_IBUF[0]
    SLICE_X3Y119         FDRE                                         r  UART/receiver/pointer0_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.940     2.090    UART/receiver/clk_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  UART/receiver/pointer0_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/pointer1_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.231ns (28.939%)  route 0.567ns (71.061%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         0.567     0.798    UART/receiver/btn_IBUF[0]
    SLICE_X3Y119         FDRE                                         r  UART/receiver/pointer1_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.940     2.090    UART/receiver/clk_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  UART/receiver/pointer1_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/pointer2_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.231ns (28.939%)  route 0.567ns (71.061%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         0.567     0.798    UART/receiver/btn_IBUF[0]
    SLICE_X2Y119         FDRE                                         r  UART/receiver/pointer2_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.940     2.090    UART/receiver/clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  UART/receiver/pointer2_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/pointer3_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.231ns (28.939%)  route 0.567ns (71.061%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         0.567     0.798    UART/receiver/btn_IBUF[0]
    SLICE_X2Y119         FDRE                                         r  UART/receiver/pointer3_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.940     2.090    UART/receiver/clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  UART/receiver/pointer3_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/pointer3_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.231ns (27.576%)  route 0.607ns (72.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         0.607     0.838    UART/transmitter/btn_IBUF[0]
    SLICE_X2Y121         FDRE                                         r  UART/transmitter/pointer3_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.938     2.088    UART/transmitter/clk_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  UART/transmitter/pointer3_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/data_present_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.231ns (27.078%)  route 0.622ns (72.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         0.622     0.853    UART/transmitter/btn_IBUF[0]
    SLICE_X3Y120         FDRE                                         r  UART/transmitter/data_present_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.939     2.089    UART/transmitter/clk_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  UART/transmitter/data_present_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/pointer0_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.231ns (27.078%)  route 0.622ns (72.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         0.622     0.853    UART/transmitter/btn_IBUF[0]
    SLICE_X2Y120         FDRE                                         r  UART/transmitter/pointer0_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.939     2.089    UART/transmitter/clk_IBUF_BUFG
    SLICE_X2Y120         FDRE                                         r  UART/transmitter/pointer0_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/pointer1_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.231ns (27.078%)  route 0.622ns (72.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         0.622     0.853    UART/transmitter/btn_IBUF[0]
    SLICE_X2Y120         FDRE                                         r  UART/transmitter/pointer1_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.939     2.089    UART/transmitter/clk_IBUF_BUFG
    SLICE_X2Y120         FDRE                                         r  UART/transmitter/pointer1_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/pointer2_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.231ns (27.078%)  route 0.622ns (72.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=112, routed)         0.622     0.853    UART/transmitter/btn_IBUF[0]
    SLICE_X2Y120         FDRE                                         r  UART/transmitter/pointer2_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         0.939     2.089    UART/transmitter/clk_IBUF_BUFG
    SLICE_X2Y120         FDRE                                         r  UART/transmitter/pointer2_flop/C





