
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.685091                       # Number of seconds simulated
sim_ticks                                1685091374500                       # Number of ticks simulated
final_tick                               1685091374500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 484021                       # Simulator instruction rate (inst/s)
host_op_rate                                   848308                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1631239028                       # Simulator tick rate (ticks/s)
host_mem_usage                                 825116                       # Number of bytes of host memory used
host_seconds                                  1033.01                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313787                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       447197120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          447240320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     76233792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        76233792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6987455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6988130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1191153                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1191153                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              25637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          265384493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             265410130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         25637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            25637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        45240153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             45240153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        45240153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             25637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         265384493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            310650283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6988130                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1191153                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6988130                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1191153                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              446774144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  466176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                76232576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               447240320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             76233792                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   7284                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      5788082                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            447008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            437965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            432906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            434699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            426566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            428789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            428218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            427266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            434617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            430199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           432635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           438775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           442234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           447445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           447123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           444401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             76741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             76448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             76176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             77164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             70897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             72938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             71262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             72168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             71053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            71386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            76962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            76893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            76392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            76629                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1685074164500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6988130                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1191153                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6980846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  28187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  71372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  71166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5941051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.032693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.546265                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   117.280632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5312849     89.43%     89.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       442042      7.44%     96.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        51465      0.87%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22374      0.38%     98.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14649      0.25%     98.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15556      0.26%     98.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15779      0.27%     98.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7987      0.13%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        58350      0.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5941051                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      98.605269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     46.882060                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    185.629492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         66943     94.56%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         3489      4.93%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          346      0.49%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           15      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70795                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.825115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.795524                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.006489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            41840     59.10%     59.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              756      1.07%     60.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26964     38.09%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1215      1.72%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70795                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 156607410000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            287498272500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                34904230000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22433.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41183.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       265.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        45.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    265.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1526522                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  704407                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.14                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     206017.34                       # Average gap between requests
system.mem_ctrls.pageHitRate                    27.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22261372560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12146582250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             27014652600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3855541680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         110061538080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         874196271045                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         244212105000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1293748063215                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            767.764321                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 401116355250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   56268680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1227699877250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22652973000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12360253125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             27435946200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3863006640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         110061538080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         873359457750                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         244946151750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1294679326545                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            768.316972                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 402104097000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   56268680000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1226712135500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3370182749                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313787                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966684                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981010                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966684                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046968                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076421                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654672                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763601                       # number of memory refs
system.cpu.num_load_insts                   221285044                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3370182749                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901002                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420256     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285044     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313787                       # Class of executed instruction
system.cpu.dcache.tags.replacements          12499794                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.839878                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           281276911                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12500818                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.500680                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         669207500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.839878                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999844                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999844                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          648                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          358                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1187611734                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1187611734                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    209214783                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       209214783                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72062128                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72062128                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     281276911                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        281276911                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    281276911                       # number of overall hits
system.cpu.dcache.overall_hits::total       281276911                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     12084388                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12084388                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       416430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       416430                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     12500818                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12500818                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     12500818                       # number of overall misses
system.cpu.dcache.overall_misses::total      12500818                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 705686131000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 705686131000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  20764307000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20764307000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 726450438000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 726450438000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 726450438000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 726450438000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777729                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777729                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777729                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777729                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.054607                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.054607                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005746                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.042552                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042552                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.042552                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042552                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58396.513833                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58396.513833                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 49862.658790                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49862.658790                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 58112.232176                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58112.232176                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 58112.232176                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58112.232176                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2445520                       # number of writebacks
system.cpu.dcache.writebacks::total           2445520                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     12084388                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12084388                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       416430                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       416430                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     12500818                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12500818                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     12500818                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12500818                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 693601743000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 693601743000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  20347877000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20347877000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 713949620000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 713949620000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 713949620000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 713949620000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.054607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.054607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005746                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005746                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.042552                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.042552                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.042552                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.042552                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57396.513833                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57396.513833                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 48862.658790                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48862.658790                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 57112.232176                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57112.232176                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 57112.232176                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57112.232176                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                31                       # number of replacements
system.cpu.icache.tags.tagsinuse           613.548498                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317269                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               677                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1000468.639586                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   613.548498                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.599168                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.599168                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          646                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          646                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.630859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2709272461                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2709272461                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317269                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317269                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317269                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317269                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317269                       # number of overall hits
system.cpu.icache.overall_hits::total       677317269                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          677                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           677                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          677                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            677                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          677                       # number of overall misses
system.cpu.icache.overall_misses::total           677                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     53823000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53823000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     53823000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53823000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     53823000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53823000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 79502.215657                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79502.215657                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 79502.215657                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79502.215657                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 79502.215657                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79502.215657                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           31                       # number of writebacks
system.cpu.icache.writebacks::total                31                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          677                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          677                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          677                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53146000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53146000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53146000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53146000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53146000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53146000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78502.215657                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78502.215657                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78502.215657                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78502.215657                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78502.215657                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78502.215657                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6983988                       # number of replacements
system.l2.tags.tagsinuse                  8179.701021                       # Cycle average of tags in use
system.l2.tags.total_refs                    17592292                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6992174                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.515997                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                4681817000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1339.608296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.624619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       6838.468106                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.163526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.834774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998499                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          423                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3969                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3601                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          193                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999268                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses              204818213852                       # Number of tag accesses
system.l2.tags.data_accesses             204818213852                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2445520                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2445520                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           31                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               31                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             193758                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                193758                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        5319605                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5319605                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     2                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               5513363                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5513365                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    2                       # number of overall hits
system.l2.overall_hits::cpu.data              5513363                       # number of overall hits
system.l2.overall_hits::total                 5513365                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           222672                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              222672                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              675                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6764783                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6764783                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 675                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6987455                       # number of demand (read+write) misses
system.l2.demand_misses::total                6988130                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                675                       # number of overall misses
system.l2.overall_misses::cpu.data            6987455                       # number of overall misses
system.l2.overall_misses::total               6988130                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  17688772500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17688772500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     52106000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52106000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 619619308500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 619619308500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      52106000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  637308081000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     637360187000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     52106000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 637308081000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    637360187000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2445520                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2445520                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           31                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           31                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         416430                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            416430                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     12084388                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12084388                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               677                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          12500818                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12501495                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              677                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         12500818                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12501495                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.534717                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.534717                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.997046                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997046                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.559795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.559795                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.997046                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.558960                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.558984                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.997046                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.558960                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.558984                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79438.692337                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79438.692337                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77194.074074                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77194.074074                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91594.853597                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91594.853597                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77194.074074                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91207.468384                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91206.114798                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77194.074074                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91207.468384                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91206.114798                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1191153                       # number of writebacks
system.l2.writebacks::total                   1191153                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          417                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           417                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       222672                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         222672                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6764783                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6764783                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6987455                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6988130                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6987455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6988130                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  15462052500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15462052500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     45356000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45356000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 551971478500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 551971478500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     45356000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 567433531000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 567478887000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     45356000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 567433531000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 567478887000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.534717                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.534717                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.997046                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997046                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.559795                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.559795                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.997046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.558960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.558984                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.997046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.558960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.558984                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69438.692337                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69438.692337                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67194.074074                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67194.074074                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81594.853597                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81594.853597                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 67194.074074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81207.468384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81206.114798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 67194.074074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81207.468384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81206.114798                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            6765458                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1191153                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5788082                       # Transaction distribution
system.membus.trans_dist::ReadExReq            222672                       # Transaction distribution
system.membus.trans_dist::ReadExResp           222672                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6765458                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20955495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     20955495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20955495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    523474112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    523474112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               523474112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          13967365                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13967365    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13967365                       # Request fanout histogram
system.membus.reqLayer2.occupancy         18739042000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        38947906500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     25001320                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     12499825                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5170                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         5170                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          12085065                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3636673                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           31                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15847108                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           416430                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          416430                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           677                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12084388                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     37501429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              37502814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        45312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    956565632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              956610944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6983988                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         19485483                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000265                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016288                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19480312     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5171      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19485483                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14946211000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1015500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18751227000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
