-- ----------------------------------------------------------------------------
-- Title      : Main FPGA
-- Project    : XENTA, RCU, PCB1036 Board
-- ----------------------------------------------------------------------------
-- File       : tb_wbus_axil_wbus.vhd
-- Author     : Michael JÃ¸rgensen
-- Company    : Weibel Scientific
-- Created    : 2025-11-23
-- Platform   : Simulation
-- ----------------------------------------------------------------------------
-- Description:
-- Simple testbench for the AXI-Lite to WBUS and WBUS to AXI-Lite converters
-- ----------------------------------------------------------------------------

library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;

entity tb_wbus_axil_wbus is
  generic (
    G_DEBUG     : boolean;
    G_ADDR_SIZE : natural;
    G_DATA_SIZE : natural
  );
end entity tb_wbus_axil_wbus;

architecture simulation of tb_wbus_axil_wbus is

  signal   running  : std_logic       := '1';
  signal   wbus_clk : std_logic       := '1';
  signal   wbus_rst : std_logic       := '1';

  signal   tb_wbus_cyc   : std_logic;
  signal   tb_wbus_stall : std_logic;
  signal   tb_wbus_stb   : std_logic;
  signal   tb_wbus_addr  : std_logic_vector(G_ADDR_SIZE - 1 downto 0);
  signal   tb_wbus_we    : std_logic;
  signal   tb_wbus_wrdat : std_logic_vector(G_DATA_SIZE - 1 downto 0);
  signal   tb_wbus_ack   : std_logic;
  signal   tb_wbus_rddat : std_logic_vector(G_DATA_SIZE - 1 downto 0);

  signal   mem_wbus_cyc   : std_logic := '0';
  signal   mem_wbus_stall : std_logic;
  signal   mem_wbus_stb   : std_logic;
  signal   mem_wbus_addr  : std_logic_vector(G_ADDR_SIZE - 1 downto 0);
  signal   mem_wbus_we    : std_logic;
  signal   mem_wbus_wrdat : std_logic_vector(G_DATA_SIZE - 1 downto 0);
  signal   mem_wbus_ack   : std_logic;
  signal   mem_wbus_rddat : std_logic_vector(G_DATA_SIZE - 1 downto 0);

  signal   axil_awready : std_logic;
  signal   axil_awvalid : std_logic;
  signal   axil_awaddr  : std_logic_vector(G_ADDR_SIZE - 1 downto 0);
  signal   axil_wready  : std_logic;
  signal   axil_wvalid  : std_logic;
  signal   axil_wdata   : std_logic_vector(G_DATA_SIZE - 1 downto 0);
  signal   axil_wstrb   : std_logic_vector(G_DATA_SIZE / 8 - 1 downto 0);
  signal   axil_bready  : std_logic;
  signal   axil_bvalid  : std_logic;
  signal   axil_bresp   : std_logic_vector(1 downto 0);
  signal   axil_arready : std_logic;
  signal   axil_arvalid : std_logic;
  signal   axil_araddr  : std_logic_vector(G_ADDR_SIZE - 1 downto 0);
  signal   axil_rready  : std_logic;
  signal   axil_rvalid  : std_logic;
  signal   axil_rdata   : std_logic_vector(G_DATA_SIZE - 1 downto 0);
  signal   axil_rresp   : std_logic_vector(1 downto 0);

begin

  -------------------------------------
  -- Clock and reset
  -------------------------------------

  wbus_clk <= running and not wbus_clk after 5 ns;
  wbus_rst <= '1', '0' after 100 ns;


  -------------------------------------
  -- Instantiate DUTs
  -------------------------------------

  wbus_to_axil_inst : entity work.wbus_to_axil
    generic map (
      G_ADDR_SIZE => G_ADDR_SIZE,
      G_DATA_SIZE => G_DATA_SIZE
    )
    port map (
      clk_i            => wbus_clk,
      rst_i            => wbus_rst,
      s_wbus_cyc_i     => tb_wbus_cyc,
      s_wbus_stall_o   => tb_wbus_stall,
      s_wbus_stb_i     => tb_wbus_stb,
      s_wbus_addr_i    => tb_wbus_addr,
      s_wbus_we_i      => tb_wbus_we,
      s_wbus_wrdat_i   => tb_wbus_wrdat,
      s_wbus_ack_o     => tb_wbus_ack,
      s_wbus_rddat_o   => tb_wbus_rddat,
      m_axil_awready_i => axil_awready,
      m_axil_awvalid_o => axil_awvalid,
      m_axil_awaddr_o  => axil_awaddr,
      m_axil_wready_i  => axil_wready,
      m_axil_wvalid_o  => axil_wvalid,
      m_axil_wdata_o   => axil_wdata,
      m_axil_wstrb_o   => axil_wstrb,
      m_axil_bready_o  => axil_bready,
      m_axil_bvalid_i  => axil_bvalid,
      m_axil_bresp_i   => axil_bresp,
      m_axil_arready_i => axil_arready,
      m_axil_arvalid_o => axil_arvalid,
      m_axil_araddr_o  => axil_araddr,
      m_axil_rready_o  => axil_rready,
      m_axil_rvalid_i  => axil_rvalid,
      m_axil_rdata_i   => axil_rdata,
      m_axil_rresp_i   => axil_rresp
    ); -- wbus_to_axil_inst : entity work.wbus_to_axil

  axil_to_wbus_inst : entity work.axil_to_wbus
    generic map (
      G_TIMEOUT   => 100,
      G_ADDR_SIZE => G_ADDR_SIZE,
      G_DATA_SIZE => G_DATA_SIZE
    )
    port map (
      clk_i            => wbus_clk,
      rst_i            => wbus_rst,
      s_axil_awready_o => axil_awready,
      s_axil_awvalid_i => axil_awvalid,
      s_axil_awaddr_i  => axil_awaddr,
      s_axil_wready_o  => axil_wready,
      s_axil_wvalid_i  => axil_wvalid,
      s_axil_wdata_i   => axil_wdata,
      s_axil_wstrb_i   => axil_wstrb,
      s_axil_bready_i  => axil_bready,
      s_axil_bvalid_o  => axil_bvalid,
      s_axil_bresp_o   => axil_bresp,
      s_axil_arready_o => axil_arready,
      s_axil_arvalid_i => axil_arvalid,
      s_axil_araddr_i  => axil_araddr,
      s_axil_rready_i  => axil_rready,
      s_axil_rvalid_o  => axil_rvalid,
      s_axil_rdata_o   => axil_rdata,
      s_axil_rresp_o   => axil_rresp,
      m_wbus_cyc_o     => mem_wbus_cyc,
      m_wbus_stall_i   => mem_wbus_stall,
      m_wbus_stb_o     => mem_wbus_stb,
      m_wbus_addr_o    => mem_wbus_addr,
      m_wbus_we_o      => mem_wbus_we,
      m_wbus_wrdat_o   => mem_wbus_wrdat,
      m_wbus_ack_i     => mem_wbus_ack,
      m_wbus_rddat_i   => mem_wbus_rddat
    ); -- axil_to_wbus_inst : entity work.axil_to_wbus


  -------------------------------------
  -- Generate stimuli
  -------------------------------------

  wbus_master_sim_inst : entity work.wbus_master_sim
    generic map (
      G_DEBUG     => G_DEBUG,
      G_OFFSET    => 1234,
      G_ADDR_SIZE => G_ADDR_SIZE,
      G_DATA_SIZE => G_DATA_SIZE
    )
    port map (
      clk_i          => wbus_clk,
      rst_i          => wbus_rst,
      m_wbus_cyc_o   => tb_wbus_cyc,
      m_wbus_stall_i => tb_wbus_stall,
      m_wbus_stb_o   => tb_wbus_stb,
      m_wbus_addr_o  => tb_wbus_addr,
      m_wbus_we_o    => tb_wbus_we,
      m_wbus_wrdat_o => tb_wbus_wrdat,
      m_wbus_ack_i   => tb_wbus_ack,
      m_wbus_rddat_i => tb_wbus_rddat
    ); -- wbus_master_sim_inst : entity work.wbus_master_sim

  wbus_slave_sim_inst : entity work.wbus_slave_sim
    generic map (
      G_LATENCY   => 3,
      G_DEBUG     => G_DEBUG,
      G_TIMEOUT   => false,
      G_ADDR_SIZE => G_ADDR_SIZE,
      G_DATA_SIZE => G_DATA_SIZE
    )
    port map (
      clk_i          => wbus_clk,
      rst_i          => wbus_rst,
      s_wbus_cyc_i   => mem_wbus_cyc,
      s_wbus_stall_o => mem_wbus_stall,
      s_wbus_stb_i   => mem_wbus_stb,
      s_wbus_addr_i  => mem_wbus_addr,
      s_wbus_we_i    => mem_wbus_we,
      s_wbus_wrdat_i => mem_wbus_wrdat,
      s_wbus_ack_o   => mem_wbus_ack,
      s_wbus_rddat_o => mem_wbus_rddat
    ); -- wbus_slave_sim_inst : entity work.wbus_slave_sim

end architecture simulation;

