

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Wed Nov 16 04:18:20 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        1116cordic
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      261|      261|  2.610 us|  2.610 us|  262|  262|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                         |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                        |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cordiccart2pol_Pipeline_cordiccart2pol_label0_fu_98  |cordiccart2pol_Pipeline_cordiccart2pol_label0  |      242|      242|  2.420 us|  2.420 us|  242|  242|       no|
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    351|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|   10|    1108|   1765|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    157|    -|
|Register         |        -|    -|     108|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   10|    1216|   2273|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    4|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+
    |                         Instance                        |                     Module                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+
    |grp_cordiccart2pol_Pipeline_cordiccart2pol_label0_fu_98  |cordiccart2pol_Pipeline_cordiccart2pol_label0  |        2|  10|  1108|  1765|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U17                          |fcmp_32ns_32ns_1_2_no_dsp_1                    |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U18                          |fcmp_32ns_32ns_1_2_no_dsp_1                    |        0|   0|     0|     0|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U16                        |fdiv_32ns_32ns_32_16_no_dsp_1                  |        0|   0|     0|     0|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+
    |Total                                                    |                                               |        2|  10|  1108|  1765|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |and_ln15_fu_163_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln23_fu_203_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_1_fu_151_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln15_fu_145_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln23_1_fu_191_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln23_fu_185_p2      |      icmp|   0|  0|  11|           8|           2|
    |or_ln15_1_fu_250_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln15_fu_157_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln23_fu_197_p2        |        or|   0|  0|   2|           1|           1|
    |currentx_1_fu_228_p3     |    select|   0|  0|  32|           1|          32|
    |currenty_2_fu_235_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln15_1_fu_256_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln15_2_fu_265_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln15_3_fu_273_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln15_fu_242_p3    |    select|   0|  0|  30|           1|           1|
    |theta                    |       xor|   0|  0|  33|          32|          33|
    |xor_ln25_fu_208_p2       |       xor|   0|  0|  33|          32|          33|
    |xor_ln32_fu_218_p2       |       xor|   0|  0|  33|          32|          33|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 351|         169|         271|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  106|         21|    1|         21|
    |grp_fu_116_ce      |    9|          2|    1|          2|
    |grp_fu_116_opcode  |   14|          3|    5|         15|
    |grp_fu_116_p0      |   14|          3|   32|         96|
    |grp_fu_116_p1      |   14|          3|   32|         96|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  157|         32|   71|        230|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                             |  20|   0|   20|          0|
    |grp_cordiccart2pol_Pipeline_cordiccart2pol_label0_fu_98_ap_start_reg  |   1|   0|    1|          0|
    |select_ln15_1_reg_342                                                 |  21|   0|   32|         11|
    |select_ln15_2_reg_347                                                 |  32|   0|   32|          0|
    |select_ln15_3_reg_352                                                 |  32|   0|   32|          0|
    |tmp_1_reg_332                                                         |   1|   0|    1|          0|
    |tmp_3_reg_337                                                         |   1|   0|    1|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 | 108|   0|  119|         11|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|   32|     ap_none|               x|        scalar|
|y             |   in|   32|     ap_none|               y|        scalar|
|r             |  out|   32|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|   32|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

