{"RevisionHistory": {"Version": 0.7}, "Adc_MUX": {"0x50000544": ["TRK_MUX", [[4, 0], [4, 4], [2, 8]], ["FFT_block_sel_AI", "FFT_block_sel_Tracking", "Dim_sel"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x50000504": ["MISC0", [[1, 0], [1, 1], [2, 2], [1, 4], [1, 5], [2, 6], [3, 8], [1, 12]], ["Write Clear", "Read Clear", "Reserved", "S2P_Mode", "RAW_MODE_B", "Reserved", "CH_Valid", "opnode 2 inv"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}]}, "RFIC_S2P": {"0x50000530": ["S2P", [[8, 0], [6, 8], [6, 16], [3, 24], [1, 28], [1, 29], [1, 30], [1, 31]], ["Gap_Time", "ADC_Lag", "ADC_Chirp_Number", "ADC_Sample_Number", "TwoWire IN", "TwoWire OUT", "K60B mode", "K60B mode EXT"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}]}, "Tracking": {"0x50000520": ["TRK_COEFF1_0", [[32, 0]], ["TRK_COEFF"], ["$UNSG32"], {}], "0x50000524": ["TRK_COEFF1_1", [[32, 0]], ["TRK_COEFF1"], ["$UNSG32"], {}], "0x50000528": ["TRK_COEFF1_2", [[24, 0]], ["TRK_COEFF2"], ["$UNSG32"], {}], "0x50000534": ["TRK_SET0", [[1, 0], [1, 1], [3, 4], [3, 8], [4, 12], [12, 16]], ["Config_Valid", "Enable_unwarp", "Mode", "Filter Mode", "POW_Index", "Threshold"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x50000538": ["TRK_SET1", [[13, 0], [13, 16]], ["Limit Threshold", "Phase Threshold"], ["$UNSG32", "$UNSG32"], {}], "0x5000053C": ["TRK_SET2", [[11, 0], [10, 12]], ["Ratio_lamda_distance", "Num Coefficient"], ["$UNSG32", "$UNSG32"], {}], "0x50000548": ["TRK_SET3", [[1, 0], [1, 1], [3, 2], [1, 5], [1, 6], [1, 7], [11, 8], [1, 19]], ["en_tracking", "i_agc_enable", "enable_channel", "Onoff_TDD", "TDD_start_idx", "Enable_unwarp_2nd", "Ratio_lamda_distance_2nd", "output_valid_clr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x5000054C": ["TRK_REVISE0", [[15, 0], [15, 16], [1, 16]], ["revise_threshold", "cutoff", "revise_mode"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x50000550": ["TRK_REVISE1", [[15, 0], [15, 16], [1, 16]], ["revise_threshold_2nd", "cutoff_2nd", "revise_mode_2nd"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x50000554": ["TRK_FILTER2", [[3, 0], [11, 4]], ["Filter Mode_2nd", "Num_Coefficient_2nd"], ["$UNSG32", "$UNSG32"], {}], "0x50000558": ["TRK_COEFF2_0", [[32, 0]], ["TRK_COEFF_2nd"], ["$UNSG32"], {}], "0x5000055C": ["TRK_COEFF2_1", [[32, 0]], ["TRK_COEFF_2nd"], ["$UNSG32"], {}], "0x50000560": ["TRK_COEFF2_2", [[32, 0]], ["TRK_COEFF_2nd"], ["$UNSG32"], {}], "0x50000564": ["TRK_FILTER3", [[3, 0], [11, 4]], ["Filter Mode_3rd", "Num_Coefficient_3rd"], ["$UNSG32", "$UNSG32"], {}], "0x50000584": ["TRK_REVISE3", [[12, 0], [12, 12]], ["i_revise_in1", "i_revise_in2"], ["$SIGN32", "$SIGN32"], {}]}, "DSPRx20M_Unit_0": {"0x400D2008": ["REG_RDIGen0_param0", [[1, 0], [1, 1], [8, 2], [1, 10], [1, 11], [1, 12], [2, 13], [1, 15], [1, 16], [4, 17]], ["FT_sample", "upDownComb", "FT_startPoint", "FT_downSampleRatio", "FT_Con2Polar", "ST_512FFT_ext", "ST_SymbolCnt", "ST_downSampleRatio", "ST_Con2Polar", "con2PolarGainShift"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$SIGN32"], {}], "0x400D200C": ["REG_RDIGen0_param1", [[12, 0], [12, 12]], ["FT_rot_vec_re", "FT_rot_vec_im"], ["$SIGN32", "$SIGN32"], {}], "0x400D6008": ["REG_RDIGen1_param0", [[1, 0], [1, 1], [8, 2], [1, 10], [1, 11], [1, 12], [2, 13], [1, 15], [1, 16], [4, 17]], ["FT_sample", "upDownComb", "FT_startPoint", "FT_downSampleRatio", "FT_Con2Polar", "ST_512FFT_ext", "ST_SymbolCnt", "ST_downSampleRatio", "ST_Con2Polar", "con2PolarGainShift"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$SIGN32"], {}], "0x400D600C": ["REG_RDIGen1_param1", [[12, 0], [12, 12]], ["FT_rot_vec_re", "FT_rot_vec_im"], ["$SIGN32", "$SIGN32"], {}], "0x400D8018": ["REG_phaseMap_ctrl0", [[1, 0]], ["Enable"], ["$UNSG32"], {}], "0x400D801C": ["REG_phaseMap_param0", [[8, 0], [8, 8], [8, 16], [8, 24]], ["column", "mode", "gainRDI", "gainPhaseFFT"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400D8040": ["AGCctrl0_ctrl0", [[1, 0], [1, 1]], ["enable", "AGC_ByPass"], ["$UNSG32", "$UNSG32"], {}], "0x400D8044": ["AGCctrl0_ctrl1", [[1, 0]], ["nouse"], ["$UNSG32"], {}], "0x400D8048": ["AGCctrl0_param0", [[16, 0], [16, 16]], ["samples_per_acc", "log_P_targ"], ["$UNSG32", "$SIGN32"], {}], "0x400D804C": ["AGCctrl0_param1", [[13, 0], [12, 13]], ["alpha", "agc_gain_init"], ["$SIGN32", "$UNSG32"], {}], "0x400D8050": ["AGCctrl0_param2", [[16, 0], [16, 16]], ["discardSampleNum", "samplesPerChirp"], ["$UNSG32", "$UNSG32"], {}], "0x400D8054": ["AGCctrl0_param3", [[12, 0], [8, 12]], ["noUse0", "noUse1"], ["$UNSG32", "$UNSG32"], {}], "0x400D8058": ["AGCctrl0_param4", [[16, 0], [5, 16]], ["noUse0", "noUse1"], ["$UNSG32", "$UNSG32"], {}], "0x400D8080": ["AGCctrl1_ctrl0", [[1, 0], [1, 1]], ["enable", "AGC_ByPass"], ["$UNSG32", "$UNSG32"], {}], "0x400D8084": ["AGCctrl1_ctrl1", [[1, 0]], ["nouse"], ["$UNSG32"], {}], "0x400D8088": ["AGCctrl1_param0", [[16, 0], [16, 16]], ["samples_per_acc", "log_P_targ"], ["$UNSG32", "$SIGN32"], {}], "0x400D808C": ["AGCctrl1_param1", [[13, 0], [12, 13]], ["alpha", "agc_gain_init"], ["$SIGN32", "$UNSG32"], {}], "0x400D8090": ["AGCctrl1_param2", [[16, 0], [16, 16]], ["discardSampleNum", "samplesPerChirp"], ["$UNSG32", "$UNSG32"], {}], "0x400D8094": ["AGCctrl1_param3", [[12, 0], [8, 12]], ["noUse0", "noUse1"], ["$UNSG32", "$UNSG32"], {}], "0x400D8098": ["AGCctrl1_param4", [[16, 0], [5, 16]], ["noUse0", "noUse1"], ["$UNSG32", "$UNSG32"], {}]}, "DSPRx20M_Unit_1": {"0x400F2008": ["REG_RDIGen0_param0", [[1, 0], [1, 1], [8, 2], [1, 10], [1, 11], [1, 12], [2, 13], [1, 15], [1, 16], [4, 17]], ["FT_sample", "upDownComb", "FT_startPoint", "FT_downSampleRatio", "FT_Con2Polar", "ST_512FFT_ext", "ST_SymbolCnt", "ST_downSampleRatio", "ST_Con2Polar", "con2PolarGainShift"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$SIGN32"], {}], "0x400F200C": ["REG_RDIGen0_param1", [[12, 0], [12, 12]], ["FT_rot_vec_re", "FT_rot_vec_im"], ["$SIGN32", "$SIGN32"], {}], "0x400F6008": ["REG_RDIGen1_param0", [[1, 0], [1, 1], [8, 2], [1, 10], [1, 11], [1, 12], [2, 13], [1, 15], [1, 16], [4, 17]], ["FT_sample", "upDownComb", "FT_startPoint", "FT_downSampleRatio", "FT_Con2Polar", "ST_512FFT_ext", "ST_SymbolCnt", "ST_downSampleRatio", "ST_Con2Polar", "con2PolarGainShift"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$SIGN32"], {}], "0x400F600C": ["REG_RDIGen1_param1", [[12, 0], [12, 12]], ["FT_rot_vec_re", "FT_rot_vec_im"], ["$SIGN32", "$SIGN32"], {}], "0x400F8018": ["REG_phaseMap_ctrl0", [[1, 0]], ["Enable"], ["$UNSG32"], {}], "0x400F801C": ["REG_phaseMap_param0", [[8, 0], [8, 8], [8, 16], [8, 24]], ["column", "mode", "gainRDI", "gainPhaseFFT"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400F8040": ["AGCctrl0_ctrl0", [[1, 0], [1, 1]], ["enable", "AGC_ByPass"], ["$UNSG32", "$UNSG32"], {}], "0x400F8044": ["AGCctrl0_ctrl1", [[1, 0]], ["nouse"], ["$UNSG32"], {}], "0x400F8048": ["AGCctrl0_param0", [[16, 0], [16, 16]], ["samples_per_acc", "log_P_targ"], ["$UNSG32", "$SIGN32"], {}], "0x400F804C": ["AGCctrl0_param1", [[13, 0], [12, 13]], ["alpha", "agc_gain_init"], ["$SIGN32", "$UNSG32"], {}], "0x400F8050": ["AGCctrl0_param2", [[16, 0], [16, 16]], ["discardSampleNum", "samplesPerChirp"], ["$UNSG32", "$UNSG32"], {}], "0x400F8054": ["AGCctrl0_param3", [[12, 0], [8, 12]], ["noUse0", "noUse1"], ["$UNSG32", "$UNSG32"], {}], "0x400F8058": ["AGCctrl0_param4", [[16, 0], [5, 16]], ["noUse0", "noUse1"], ["$UNSG32", "$UNSG32"], {}], "0x400F8080": ["AGCctrl1_ctrl0", [[1, 0], [1, 1]], ["enable", "AGC_ByPass"], ["$UNSG32", "$UNSG32"], {}], "0x400F8084": ["AGCctrl1_ctrl1", [[1, 0]], ["nouse"], ["$UNSG32"], {}], "0x400F8088": ["AGCctrl1_param0", [[16, 0], [16, 16]], ["samples_per_acc", "log_P_targ"], ["$UNSG32", "$SIGN32"], {}], "0x400F808C": ["AGCctrl1_param1", [[13, 0], [12, 13]], ["alpha", "agc_gain_init"], ["$SIGN32", "$UNSG32"], {}], "0x400F8090": ["AGCctrl1_param2", [[16, 0], [16, 16]], ["discardSampleNum", "samplesPerChirp"], ["$UNSG32", "$UNSG32"], {}], "0x400F8094": ["AGCctrl1_param3", [[12, 0], [8, 12]], ["noUse0", "noUse1"], ["$UNSG32", "$UNSG32"], {}], "0x400F8098": ["AGCctrl1_param4", [[16, 0], [5, 16]], ["noUse0", "noUse1"], ["$UNSG32", "$UNSG32"], {}]}, "DSPRx625K_Unit_0": {"0x400B0044": ["REG_RFCtrl_ctrl1", [[1, 0], [16, 1], [15, 17]], ["mode", "samplesPerFrm", "cyclesPerSample"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400B0088": ["REG_AICctrl0_param0", [[8, 0], [3, 8], [1, 11], [4, 12], [2, 16], [8, 18]], ["syncOffset", "chirp_log_num", "chirp_period", "outputShiftNum", "symbolPerFrm", "symbolPerFrm_user"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400B008C": ["REG_AICctrl0_param1", [[8, 0], [8, 8]], ["W_starting", "W_end"], ["$UNSG32", "$UNSG32"], {}], "0x400B00A8": ["REG_AICctrl1_param0", [[8, 0], [3, 8], [1, 11], [4, 12], [2, 16], [8, 18]], ["syncOffset", "chirp_log_num", "chirp_period", "outputShiftNum", "symbolPerFrm", "symbolPerFrm_user"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400B00AC": ["REG_AICctrl1_param1", [[8, 0], [8, 8]], ["W_starting", "W_end"], ["$UNSG32", "$UNSG32"], {}], "0x400B00C8": ["REG_winFuncCtrl0_param0", [[8, 0], [7, 8], [7, 15]], ["periodicity", "winStartIdx", "winEndingIdx"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400B00D8": ["REG_winFuncCtrl1_param0", [[8, 0], [7, 8], [7, 15]], ["periodicity", "winStartIdx", "winEndingIdx"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400B0100": ["REG_motion_detect", [[1, 0]], ["enable"], ["$UNSG32"], {}], "0x400B0200": ["REG_sicCtrl0", [[2, 0], [2, 2], [2, 4], [2, 6], [3, 8], [3, 11], [3, 14]], ["sic_u0c0_frmstartSel", "sic_u0c1_frmstartSel", "sic_u1c0_frmstartSel", "sic_u1c1_frmstartSel", "rf1_sic_in_sel", "rf2_sic_in_sel", "rf3_sic_in_sel"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400B0098": ["REG_AICctrl0_sic_ctrl0", [[7, 0], [18, 7], [1, 25], [1, 26], [1, 27], [1, 28]], ["bufB_startIdx", "cyclesPerFrm", "noUpdateBufB", "changePolarity", "auto_cyclesPerFrm", "SICInfo_sel"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400B009C": ["REG_AICctrl0_sic_ctrl1", [[9, 0], [7, 9], [16, 16]], ["delayOfStart", "bufB_addr", "bufB_data_wr"], ["$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x400B00B8": ["REG_AICctrl1_sic_ctrl0", [[7, 0], [18, 7], [1, 25], [1, 26], [1, 27], [1, 28]], ["bufB_startIdx", "cyclesPerFrm", "noUpdateBufB", "changePolarity", "auto_cyclesPerFrm", "SICInfo_sel"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400B00BC": ["REG_AICctrl1_sic_ctrl1", [[9, 0], [7, 9], [16, 16]], ["delayOfStart", "bufB_addr", "bufB_data_wr"], ["$SIGN32", "$UNSG32", "$UNSG32"], {}]}, "DSPRx625K_Unit_1": {"0x40090044": ["REG_RFCtrl_ctrl1", [[1, 0], [16, 1], [15, 17]], ["mode", "samplesPerFrm", "cyclesPerSample"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40090088": ["REG_AICctrl0_param0", [[8, 0], [3, 8], [1, 11], [4, 12], [2, 16], [8, 18]], ["syncOffset", "chirp_log_num", "chirp_period", "outputShiftNum", "symbolPerFrm", "symbolPerFrm_user"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4009008C": ["REG_AICctrl0_param1", [[8, 0], [8, 8]], ["W_starting", "W_end"], ["$UNSG32", "$UNSG32"], {}], "0x400900A8": ["REG_AICctrl1_param0", [[8, 0], [3, 8], [1, 11], [4, 12], [2, 16], [8, 18]], ["syncOffset", "chirp_log_num", "chirp_period", "outputShiftNum", "symbolPerFrm", "symbolPerFrm_user"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400900AC": ["REG_AICctrl1_param1", [[8, 0], [8, 8]], ["W_starting", "W_end"], ["$UNSG32", "$UNSG32"], {}], "0x400900C8": ["REG_winFuncCtrl0_param0", [[8, 0], [7, 8], [7, 15]], ["periodicity", "winStartIdx", "winEndingIdx"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400900D8": ["REG_winFuncCtrl1_param0", [[8, 0], [7, 8], [7, 15]], ["periodicity", "winStartIdx", "winEndingIdx"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40090100": ["REG_motion_detect", [[1, 0]], ["enable"], ["$UNSG32"], {}], "0x40090200": ["REG_sicCtrl0", [[2, 0], [2, 2], [2, 4], [2, 6], [3, 8], [3, 11], [3, 14]], ["sic_u0c0_frmstartSel", "sic_u0c1_frmstartSel", "sic_u1c0_frmstartSel", "sic_u1c1_frmstartSel", "rf1_sic_in_sel", "rf2_sic_in_sel", "rf3_sic_in_sel"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40090098": ["REG_AICctrl0_sic_ctrl0", [[7, 0], [18, 7], [1, 25], [1, 26], [1, 27], [1, 28]], ["bufB_startIdx", "cyclesPerFrm", "noUpdateBufB", "changePolarity", "auto_cyclesPerFrm", "SICInfo_sel"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4009009C": ["REG_AICctrl0_sic_ctrl1", [[9, 0], [7, 9], [16, 16]], ["delayOfStart", "bufB_addr", "bufB_data_wr"], ["$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x400900B8": ["REG_AICctrl1_sic_ctrl0", [[7, 0], [18, 7], [1, 25], [1, 26], [1, 27], [1, 28]], ["bufB_startIdx", "cyclesPerFrm", "noUpdateBufB", "changePolarity", "auto_cyclesPerFrm", "SICInfo_sel"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400900BC": ["REG_AICctrl1_sic_ctrl1", [[9, 0], [7, 9], [16, 16]], ["delayOfStart", "bufB_addr", "bufB_data_wr"], ["$SIGN32", "$UNSG32", "$UNSG32"], {}]}, "DSP_Motion": {"0x4005C084": ["REG_AICctrl_ctrl0", [[1, 0], [1, 1], [1, 2], [1, 3], [1, 4], [1, 5], [1, 6], [1, 7], [1, 8]], ["opTrigger", "stopTrigger", "startPowerSave_trig", "stopPowerSave_trig", "resetWeightTrigger", "clearBufferTrigger", "enableWnCntUpTrig", "disableWnCntUpTrig", "waitRegSettingDone"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4005C088": ["REG_AICctrl_param0", [[8, 0], [3, 8], [1, 11], [4, 12], [2, 16], [8, 18]], ["syncOffset", "chirp_log_num", "chirp_period", "outputShiftNum", "symbolPerFrm", "symbolPerFrm_user"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4005C08C": ["REG_AICctrl_param1", [[8, 0], [8, 8], [1, 16], [4, 17]], ["W_starting", "W_end", "En_first_velocity_est", "Vel_right_shift_num"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4005C040": ["REG_RFCtrl_ctrl0", [[1, 0], [1, 1], [1, 2]], ["extRFStartTrig", "extRFStopTrig", "regSettingTrig"], ["$UNSG32", "$UNSG33", "$UNSG32"], {}], "0x4005C044": ["REG_RFCtrl_ctrl1", [[16, 0]], ["samplesPerFrm"], ["$UNSG32"], {}], "0x4005C048": ["REG_RFCtrl_ctrl2", [[1, 0], [2, 1]], ["enable", "RFSel"], ["$UNSG32", "$UNSG32"], {}], "0x4005C04C": ["REG_RFCtrl_ctrl3", [[32, 0]], ["numOfFrm"], ["$UNSG32"], {}], "0x4005C050": ["REG_RFCtrl_ctrl4", [[20, 0], [12, 20]], ["frmStartPeriod", "frmSampleOffset"], ["$UNSG32", "$UNSG32"], {}], "0x4005C100": ["REG_motion_detect", [[1, 0]], ["enable"], ["$UNSG32"], {}]}, "AIACC_PARAM": {"0x40060004": ["param0", [[6, 0], [6, 6], [5, 12], [5, 17], [5, 22], [5, 27]], ["total_nn_layer[5:0]", "start_layer[5:0]", "gesture_num[4:0]", "avg_trunc_bits[4:0]", "minus_trunc_bits[4:0]", "thold_trunc_bits[4:0]"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060008": ["param1", [[5, 0], [12, 5], [12, 17]], ["avge_frame_num", "mult_param", "threshold_param"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400608F8": ["ctrl1", [[1, 0], [13, 1], [13, 14]], ["enable_ai", "Protect_R_Addr", "Protect_L_Addr"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}]}, "AIACC_Siamese": {"0x400608FC": ["Sia_pre_0", [[5, 0], [12, 5], [12, 17], [1, 29]], ["Pre_trunc_bits", "Pre_threshold_amp", "Pre_threshold_v", "Pre_out_direction"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060900": ["Sia_ctrl_0", [[1, 0], [1, 1], [8, 2], [11, 10], [11, 21]], ["Enable_Sia", "Clear_Sia", "Sia_ctrl_mrdi_num", "Sia_ctrl_mrdi_addr", "Sia_ctrl_ht_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060904": ["Sia_ctrl_1", [[4, 0], [12, 4], [12, 16]], ["Sia_ctrl_spot_delay", "Sia_dist_threshold_0", "Sia_dist_threshold_1"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060908": ["Sia_ctrl_2", [[12, 0], [12, 12]], ["Sia_dist_threshold_2", "Sia_dist_threshold_3"], ["$UNSG32", "$UNSG32"], {}], "0x4006090C": ["Sia_ctrl_3", [[12, 0], [12, 12]], ["Sia_dist_threshold_4", "Sia_dist_threshold_5"], ["$UNSG32", "$UNSG32"], {}], "0x40060910": ["Sia_ctrl_4", [[12, 0], [12, 12]], ["Sia_dist_threshold_6", "Sia_dist_threshold_7"], ["$UNSG32", "$UNSG32"], {}], "0x40060914": ["Sia_post_config", [[5, 0], [4, 5]], ["Post_trunc_bits", "Post_anchors_num"], ["$UNSG32", "$UNSG32"], {}], "0x40060918": ["Sia_post_0", [[12, 0], [12, 12]], ["Post_anchors_0", "Post_anchors_1"], ["$SIGN32", "$SIGN32"], {}], "0x4006091C": ["Sia_post_1", [[12, 0], [12, 12]], ["Post_anchors_2", "Post_anchors_3"], ["$SIGN32", "$SIGN32"], {}], "0x40060920": ["Sia_post_2", [[12, 0], [12, 12]], ["Post_anchors_4", "Post_anchors_5"], ["$SIGN32", "$SIGN32"], {}], "0x40060924": ["Sia_post_3", [[12, 0], [12, 12]], ["Post_anchors_6", "Post_anchors_7"], ["$SIGN32", "$SIGN32"], {}], "0x40060928": ["Sia_post_4", [[12, 0], [12, 12]], ["Post_anchors_8", "Post_anchors_9"], ["$SIGN32", "$SIGN32"], {}], "0x4006092C": ["Sia_post_5", [[12, 0], [12, 12]], ["Post_anchors_10", "Post_anchors_11"], ["$SIGN32", "$SIGN32"], {}], "0x40060930": ["Sia_post_6", [[12, 0], [12, 12]], ["Post_anchors_12", "Post_anchors_13"], ["$SIGN32", "$SIGN32"], {}], "0x40060934": ["Sia_post_7", [[12, 0], [12, 12]], ["Post_anchors_14", "Post_anchors_15"], ["$SIGN32", "$SIGN32"], {}], "0x40060938": ["Sia_post_8", [[12, 0], [12, 12]], ["Post_anchors_16", "Post_anchors_17"], ["$SIGN32", "$SIGN32"], {}], "0x4006093C": ["Sia_post_9", [[12, 0], [12, 12]], ["Post_anchors_18", "Post_anchors_19"], ["$SIGN32", "$SIGN32"], {}], "0x40060940": ["Sia_post_10", [[12, 0], [12, 12]], ["Post_anchors_20", "Post_anchors_21"], ["$SIGN32", "$SIGN32"], {}], "0x40060944": ["Sia_post_11", [[12, 0], [12, 12]], ["Post_anchors_22", "Post_anchors_23"], ["$SIGN32", "$SIGN32"], {}], "0x40060948": ["Sia_post_12", [[12, 0], [12, 12]], ["Post_anchors_24", "Post_anchors_25"], ["$SIGN32", "$SIGN32"], {}], "0x4006094C": ["Sia_post_13", [[12, 0], [12, 12]], ["Post_anchors_26", "Post_anchors_27"], ["$SIGN32", "$SIGN32"], {}], "0x40060950": ["Sia_post_14", [[12, 0], [12, 12]], ["Post_anchors_28", "Post_anchors_29"], ["$SIGN32", "$SIGN32"], {}], "0x40060954": ["Sia_post_15", [[12, 0], [12, 12]], ["Post_anchors_30", "Post_anchors_31"], ["$SIGN32", "$SIGN32"], {}], "0x40060958": ["Sia_post_16", [[12, 0], [12, 12]], ["Post_anchors_32", "Post_anchors_33"], ["$SIGN32", "$SIGN32"], {}], "0x4006095C": ["Sia_post_17", [[12, 0], [12, 12]], ["Post_anchors_34", "Post_anchors_35"], ["$SIGN32", "$SIGN32"], {}], "0x40060960": ["Sia_post_18", [[12, 0], [12, 12]], ["Post_anchors_36", "Post_anchors_37"], ["$SIGN32", "$SIGN32"], {}], "0x40060964": ["Sia_post_19", [[12, 0], [12, 12]], ["Post_anchors_38", "Post_anchors_39"], ["$SIGN32", "$SIGN32"], {}], "0x40060968": ["Sia_post_20", [[12, 0], [12, 12]], ["Post_anchors_40", "Post_anchors_41"], ["$SIGN32", "$SIGN32"], {}], "0x4006096C": ["Sia_post_21", [[12, 0], [12, 12]], ["Post_anchors_42", "Post_anchors_43"], ["$SIGN32", "$SIGN32"], {}], "0x40060970": ["Sia_post_22", [[12, 0], [12, 12]], ["Post_anchors_44", "Post_anchors_45"], ["$SIGN32", "$SIGN32"], {}], "0x40060974": ["Sia_post_23", [[12, 0], [12, 12]], ["Post_anchors_46", "Post_anchors_47"], ["$SIGN32", "$SIGN32"], {}], "0x40060978": ["Sia_post_24", [[12, 0], [12, 12]], ["Post_anchors_48", "Post_anchors_49"], ["$SIGN32", "$SIGN32"], {}], "0x4006097C": ["Sia_post_25", [[12, 0], [12, 12]], ["Post_anchors_50", "Post_anchors_51"], ["$SIGN32", "$SIGN32"], {}], "0x40060980": ["Sia_post_26", [[12, 0], [12, 12]], ["Post_anchors_52", "Post_anchors_53"], ["$SIGN32", "$SIGN32"], {}], "0x40060984": ["Sia_post_27", [[12, 0], [12, 12]], ["Post_anchors_54", "Post_anchors_55"], ["$SIGN32", "$SIGN32"], {}], "0x40060988": ["Sia_post_28", [[12, 0], [12, 12]], ["Post_anchors_56", "Post_anchors_57"], ["$SIGN32", "$SIGN32"], {}], "0x4006098C": ["Sia_post_29", [[12, 0], [12, 12]], ["Post_anchors_58", "Post_anchors_59"], ["$SIGN32", "$SIGN32"], {}], "0x40060990": ["Sia_post_30", [[12, 0], [12, 12]], ["Post_anchors_60", "Post_anchors_61"], ["$SIGN32", "$SIGN32"], {}], "0x40060994": ["Sia_post_31", [[12, 0], [12, 12]], ["Post_anchors_62", "Post_anchors_63"], ["$SIGN32", "$SIGN32"], {}], "0x40060998": ["Sia_post_32", [[12, 0], [12, 12]], ["Post_anchors_64", "Post_anchors_65"], ["$SIGN32", "$SIGN32"], {}], "0x4006099C": ["Sia_post_33", [[12, 0], [12, 12]], ["Post_anchors_66", "Post_anchors_67"], ["$SIGN32", "$SIGN32"], {}], "0x400609A0": ["Sia_post_34", [[12, 0], [12, 12]], ["Post_anchors_68", "Post_anchors_69"], ["$SIGN32", "$SIGN32"], {}], "0x400609A4": ["Sia_post_35", [[12, 0], [12, 12]], ["Post_anchors_70", "Post_anchors_71"], ["$SIGN32", "$SIGN32"], {}], "0x400609A8": ["Sia_post_36", [[12, 0], [12, 12]], ["Post_anchors_72", "Post_anchors_73"], ["$SIGN32", "$SIGN32"], {}], "0x400609AC": ["Sia_post_37", [[12, 0], [12, 12]], ["Post_anchors_74", "Post_anchors_75"], ["$SIGN32", "$SIGN32"], {}], "0x400609B0": ["Sia_post_38", [[12, 0], [12, 12]], ["Post_anchors_76", "Post_anchors_77"], ["$SIGN32", "$SIGN32"], {}], "0x400609B4": ["Sia_post_39", [[12, 0], [12, 12]], ["Post_anchors_78", "Post_anchors_79"], ["$SIGN32", "$SIGN32"], {}], "0x400609B8": ["Sia_post_40", [[12, 0], [12, 12]], ["Post_anchors_80", "Post_anchors_81"], ["$SIGN32", "$SIGN32"], {}], "0x400609BC": ["Sia_post_41", [[12, 0], [12, 12]], ["Post_anchors_82", "Post_anchors_83"], ["$SIGN32", "$SIGN32"], {}], "0x400609C0": ["Sia_post_42", [[12, 0], [12, 12]], ["Post_anchors_84", "Post_anchors_85"], ["$SIGN32", "$SIGN32"], {}], "0x400609C4": ["Sia_post_43", [[12, 0], [12, 12]], ["Post_anchors_86", "Post_anchors_87"], ["$SIGN32", "$SIGN32"], {}], "0x400609C8": ["Sia_post_44", [[12, 0], [12, 12]], ["Post_anchors_88", "Post_anchors_89"], ["$SIGN32", "$SIGN32"], {}], "0x400609CC": ["Sia_post_45", [[12, 0], [12, 12]], ["Post_anchors_90", "Post_anchors_91"], ["$SIGN32", "$SIGN32"], {}], "0x400609D0": ["Sia_post_46", [[12, 0], [12, 12]], ["Post_anchors_92", "Post_anchors_93"], ["$SIGN32", "$SIGN32"], {}], "0x400609D4": ["Sia_post_47", [[12, 0], [12, 12]], ["Post_anchors_94", "Post_anchors_95"], ["$SIGN32", "$SIGN32"], {}], "0x400609D8": ["Sia_post_48", [[12, 0], [12, 12]], ["Post_anchors_96", "Post_anchors_97"], ["$SIGN32", "$SIGN32"], {}], "0x400609DC": ["Sia_post_49", [[12, 0], [12, 12]], ["Post_anchors_98", "Post_anchors_99"], ["$SIGN32", "$SIGN32"], {}], "0x400609E0": ["Sia_post_50", [[12, 0], [12, 12]], ["Post_anchors_100", "Post_anchors_101"], ["$SIGN32", "$SIGN32"], {}], "0x400609E4": ["Sia_post_51", [[12, 0], [12, 12]], ["Post_anchors_102", "Post_anchors_103"], ["$SIGN32", "$SIGN32"], {}], "0x400609E8": ["Sia_post_52", [[12, 0], [12, 12]], ["Post_anchors_104", "Post_anchors_105"], ["$SIGN32", "$SIGN32"], {}], "0x400609EC": ["Sia_post_53", [[12, 0], [12, 12]], ["Post_anchors_106", "Post_anchors_107"], ["$SIGN32", "$SIGN32"], {}], "0x400609F0": ["Sia_post_54", [[12, 0], [12, 12]], ["Post_anchors_108", "Post_anchors_109"], ["$SIGN32", "$SIGN32"], {}], "0x400609F4": ["Sia_post_55", [[12, 0], [12, 12]], ["Post_anchors_110", "Post_anchors_111"], ["$SIGN32", "$SIGN32"], {}], "0x400609F8": ["Sia_post_56", [[12, 0], [12, 12]], ["Post_anchors_112", "Post_anchors_113"], ["$SIGN32", "$SIGN32"], {}], "0x400609FC": ["Sia_post_57", [[12, 0], [12, 12]], ["Post_anchors_114", "Post_anchors_115"], ["$SIGN32", "$SIGN32"], {}], "0x40060A00": ["Sia_post_58", [[12, 0], [12, 12]], ["Post_anchors_116", "Post_anchors_117"], ["$SIGN32", "$SIGN32"], {}], "0x40060A04": ["Sia_post_59", [[12, 0], [12, 12]], ["Post_anchors_118", "Post_anchors_119"], ["$SIGN32", "$SIGN32"], {}], "0x40060A08": ["Sia_post_60", [[12, 0], [12, 12]], ["Post_anchors_120", "Post_anchors_121"], ["$SIGN32", "$SIGN32"], {}], "0x40060A0C": ["Sia_post_61", [[12, 0], [12, 12]], ["Post_anchors_122", "Post_anchors_123"], ["$SIGN32", "$SIGN32"], {}], "0x40060A10": ["Sia_post_62", [[12, 0], [12, 12]], ["Post_anchors_124", "Post_anchors_125"], ["$SIGN32", "$SIGN32"], {}], "0x40060A14": ["Sia_post_63", [[12, 0], [12, 12]], ["Post_anchors_126", "Post_anchors_127"], ["$SIGN32", "$SIGN32"], {}]}, "AIACC_MEM": {"0x4006000C": ["memConv1_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060010": ["memConv1_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060014": ["memConv1_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060018": ["memConv1_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006001C": ["memConv2_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060020": ["memConv2_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060024": ["memConv2_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060028": ["memConv2_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006002C": ["memConv3_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060030": ["memConv3_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060034": ["memConv3_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060038": ["memConv3_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006003C": ["memBili1_1_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060040": ["memBili1_1_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060044": ["memBili1_1_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060048": ["memBili1_1_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006004C": ["memBili1_2_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060050": ["memBili1_2_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060054": ["memBili1_2_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060058": ["memBili1_2_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006005C": ["memBN_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060060": ["memBN_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060064": ["memBN_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060068": ["memBN_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006006C": ["memM1FC1_1_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060070": ["memM1FC1_1_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060074": ["memM1FC1_1_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060078": ["memM1FC1_1_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006007C": ["memM1FC1_2_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060080": ["memM1FC1_2_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060084": ["memM1FC1_2_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060088": ["memM1FC1_2_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006008C": ["memM1HP1_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060090": ["memM1HP1_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060094": ["memM1HP1_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060098": ["memM1HP1_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006009C": ["memM1FC2_1_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400600A0": ["memM1FC2_1_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x400600A4": ["memM1FC2_1_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400600A8": ["memM1FC2_1_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400600AC": ["memM1FC2_2_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400600B0": ["memM1FC2_2_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x400600B4": ["memM1FC2_2_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400600B8": ["memM1FC2_2_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400600BC": ["memM1Minus_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400600C0": ["memM1Minus_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x400600C4": ["memM1Minus_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400600C8": ["memM1Minus_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400600CC": ["memM1HP2_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400600D0": ["memM1HP2_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x400600D4": ["memM1HP2_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400600D8": ["memM1HP2_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400600DC": ["memM2FC1_1_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400600E0": ["memM2FC1_1_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x400600E4": ["memM2FC1_1_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400600E8": ["memM2FC1_1_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400600EC": ["memM2FC1_2_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400600F0": ["memM2FC1_2_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x400600F4": ["memM2FC1_2_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400600F8": ["memM2FC1_2_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400600FC": ["memM2HP1_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060100": ["memM2HP1_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060104": ["memM2HP1_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060108": ["memM2HP1_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006010C": ["memM2FC2_1_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060110": ["memM2FC2_1_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060114": ["memM2FC2_1_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060118": ["memM2FC2_1_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006011C": ["memM2FC2_2_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060120": ["memM2FC2_2_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060124": ["memM2FC2_2_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060128": ["memM2FC2_2_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006012C": ["memM2Minus_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060130": ["memM2Minus_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060134": ["memM2Minus_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060138": ["memM2Minus_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006013C": ["memM2HP2_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060140": ["memM2HP2_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060144": ["memM2HP2_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060148": ["memM2HP2_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006014C": ["memM3FC1_1_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060150": ["memM3FC1_1_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060154": ["memM3FC1_1_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060158": ["memM3FC1_1_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006015C": ["memM3FC1_2_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060160": ["memM3FC1_2_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060164": ["memM3FC1_2_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060168": ["memM3FC1_2_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006016C": ["memM3HP1_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060170": ["memM3HP1_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060174": ["memM3HP1_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060178": ["memM3HP1_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006017C": ["memM3FC2_1_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060180": ["memM3FC2_1_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060184": ["memM3FC2_1_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060188": ["memM3FC2_1_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006018C": ["memM3FC2_2_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060190": ["memM3FC2_2_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060194": ["memM3FC2_2_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060198": ["memM3FC2_2_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006019C": ["memM3Minus_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400601A0": ["memM3Minus_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x400601A4": ["memM3Minus_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400601A8": ["memM3Minus_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400601AC": ["memM3HP2_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400601B0": ["memM3HP2_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x400601B4": ["memM3HP2_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400601B8": ["memM3HP2_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400601BC": ["memFC3_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400601C0": ["memFC3_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x400601C4": ["memFC3_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400601C8": ["memFC3_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400601CC": ["memSPARE1_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400601D0": ["memSPARE1_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x400601D4": ["memSPARE1_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400601D8": ["memSPARE1_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400601DC": ["memSPARE2_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400601E0": ["memSPARE2_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x400601E4": ["memSPARE2_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400601E8": ["memSPARE2_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400601EC": ["memSPARE3_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400601F0": ["memSPARE3_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x400601F4": ["memSPARE3_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400601F8": ["memSPARE3_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400601FC": ["memSPARE4_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060200": ["memSPARE4_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060204": ["memSPARE4_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060208": ["memSPARE4_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006020C": ["memSPARE6_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060210": ["memSPARE6_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060214": ["memSPARE6_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060218": ["memSPARE6_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006021C": ["memSPARE7_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060220": ["memSPARE7_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060224": ["memSPARE7_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060228": ["memSPARE7_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006022C": ["memSPARE8_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060230": ["memSPARE8_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060234": ["memSPARE8_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060238": ["memSPARE8_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006023C": ["memSPARE9_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060240": ["memSPARE9_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060244": ["memSPARE9_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060248": ["memSPARE9_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006024C": ["memSPARE10_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060250": ["memSPARE10_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060254": ["memSPARE10_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060258": ["memSPARE10_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006025C": ["memSPARE11_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060260": ["memSPARE11_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060264": ["memSPARE11_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060268": ["memSPARE11_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006026C": ["memSPARE12_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060270": ["memSPARE12_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060274": ["memSPARE12_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060278": ["memSPARE12_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006027C": ["memSPARE13_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060280": ["memSPARE13_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060284": ["memSPARE13_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060288": ["memSPARE13_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006028C": ["memSPARE14_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060290": ["memSPARE14_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060294": ["memSPARE14_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060298": ["memSPARE14_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006029C": ["memSPARE15_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400602A0": ["memSPARE15_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x400602A4": ["memSPARE15_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400602A8": ["memSPARE15_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400602AC": ["memSPARE16_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400602B0": ["memSPARE16_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x400602B4": ["memSPARE16_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400602B8": ["memSPARE16_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400602BC": ["memSPARE17_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400602C0": ["memSPARE17_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x400602C4": ["memSPARE17_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400602C8": ["memSPARE17_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400602CC": ["memSPARE18_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400602D0": ["memSPARE18_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x400602D4": ["memSPARE18_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400602D8": ["memSPARE18_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400602DC": ["memSPARE19_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400602E0": ["memSPARE19_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x400602E4": ["memSPARE19_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400602E8": ["memSPARE19_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400602EC": ["memSPARE20_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400602F0": ["memSPARE20_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x400602F4": ["memSPARE20_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400602F8": ["memSPARE20_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400602FC": ["memSPARE21_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060300": ["memSPARE21_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060304": ["memSPARE21_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060308": ["memSPARE21_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006030C": ["memSPARE22_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060310": ["memSPARE22_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060314": ["memSPARE22_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060318": ["memSPARE22_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006031C": ["memSPARE23_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060320": ["memSPARE23_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060324": ["memSPARE23_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060328": ["memSPARE23_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006032C": ["memSPARE24_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060330": ["memSPARE24_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060334": ["memSPARE24_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060338": ["memSPARE24_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006033C": ["memSPARE25_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060340": ["memSPARE25_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060344": ["memSPARE25_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060348": ["memSPARE25_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006034C": ["memSPARE26_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060350": ["memSPARE26_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060354": ["memSPARE26_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060358": ["memSPARE26_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006035C": ["memSPARE27_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060360": ["memSPARE27_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060364": ["memSPARE27_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060368": ["memSPARE27_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006036C": ["memSPARE28_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060370": ["memSPARE28_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060374": ["memSPARE28_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060378": ["memSPARE28_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006037C": ["memSPARE29_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060380": ["memSPARE29_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060384": ["memSPARE29_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060388": ["memSPARE29_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006038C": ["memSPARE30_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060390": ["memSPARE30_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x40060394": ["memSPARE30_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060398": ["memSPARE30_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006039C": ["memSPARE31_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400603A0": ["memSPARE31_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x400603A4": ["memSPARE31_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400603A8": ["memSPARE31_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400603AC": ["memSPARE32_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400603B0": ["memSPARE32_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x400603B4": ["memSPARE32_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400603B8": ["memSPARE32_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400603BC": ["memSPARE33_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400603C0": ["memSPARE33_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x400603C4": ["memSPARE33_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400603C8": ["memSPARE33_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400603CC": ["memSPARE34_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400603D0": ["memSPARE34_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x400603D4": ["memSPARE34_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400603D8": ["memSPARE34_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400603DC": ["memSPARE35_0", [[1, 0], [11, 1], [10, 12]], ["Sel_RDI", "Start_R1", "Start_R2"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400603E0": ["memSPARE35_1", [[13, 0], [13, 13]], ["Start_Bias", "Start_L1"], ["$UNSG32", "$UNSG32"], {}], "0x400603E4": ["memSPARE35_2", [[13, 0], [1, 13], [1, 14], [13, 15]], ["Start_L2", "En_L_concat", "En_R_concat", "Wr_L_addr"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400603E8": ["memSPARE35_3", [[10, 0], [1, 10], [1, 11]], ["Wr_R_addr", "En_L", "En_R"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}]}, "AIACC_Layer": {"0x400603EC": ["layerConv1_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400603F0": ["layerConv1_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400603F4": ["layerConv1_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400603F8": ["layerConv1_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400603FC": ["layerConv1_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060400": ["layerConv2_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060404": ["layerConv2_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060408": ["layerConv2_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006040C": ["layerConv2_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060410": ["layerConv2_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060414": ["layerConv3_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060418": ["layerConv3_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006041C": ["layerConv3_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060420": ["layerConv3_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060424": ["layerConv3_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060428": ["layerBili1_1_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006042C": ["layerBili1_1_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060430": ["layerBili1_1_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060434": ["layerBili1_1_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060438": ["layerBili1_1_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x4006043C": ["layerBili1_2_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060440": ["layerBili1_2_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060444": ["layerBili1_2_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060448": ["layerBili1_2_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006044C": ["layerBili1_2_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060450": ["layerHP_BN_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060454": ["layerHP_BN_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060458": ["layerHP_BN_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006045C": ["layerHP_BN_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060460": ["layerHP_BN_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060464": ["layerM1FC1_1_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060468": ["layerM1FC1_1_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006046C": ["layerM1FC1_1_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060470": ["layerM1FC1_1_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060474": ["layerM1FC1_1_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060478": ["layerM1FC1_2_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006047C": ["layerM1FC1_2_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060480": ["layerM1FC1_2_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060484": ["layerM1FC1_2_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060488": ["layerM1FC1_2_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x4006048C": ["layerM1HP1_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060490": ["layerM1HP1_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060494": ["layerM1HP1_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060498": ["layerM1HP1_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006049C": ["layerM1HP1_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x400604A0": ["layerM1FC2_1_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400604A4": ["layerM1FC1_1_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400604A8": ["layerM1FC1_1_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400604AC": ["layerM1FC1_1_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400604B0": ["layerM1FC1_1_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x400604B4": ["layerM1FC1_2_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400604B8": ["layerM1FC1_2_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400604BC": ["layerM1FC1_2_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400604C0": ["layerM1FC1_2_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400604C4": ["layerM1FC1_2_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x400604C8": ["layerM1Minus_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400604CC": ["layerM1Minus_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400604D0": ["layerM1Minus_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400604D4": ["layerM1Minus_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400604D8": ["layerM1Minus_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x400604DC": ["layerM1HP2_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400604E0": ["layerM1HP2_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400604E4": ["layerM1HP2_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400604E8": ["layerM1HP2_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400604EC": ["layerM1HP2_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x400604F0": ["layerM2FC1_1_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400604F4": ["layerM2FC1_1_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400604F8": ["layerM2FC1_1_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400604FC": ["layerM2FC1_1_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060500": ["layerM2FC1_1_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060504": ["layerM2FC1_2_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060508": ["layerM2FC1_2_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006050C": ["layerM2FC1_2_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060510": ["layerM2FC1_2_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060514": ["layerM2FC1_2_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060518": ["layerM2HP1_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006051C": ["layerM2HP1_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060520": ["layerM2HP1_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060524": ["layerM2HP1_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060528": ["layerM2HP1_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x4006052C": ["layerM2FC2_1_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060530": ["layerM2FC1_1_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060534": ["layerM2FC1_1_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060538": ["layerM2FC1_1_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006053C": ["layerM2FC1_1_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060540": ["layerM2FC1_2_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060544": ["layerM2FC1_2_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060548": ["layerM2FC1_2_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006054C": ["layerM2FC1_2_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060550": ["layerM2FC1_2_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060554": ["layerM2Minus_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060558": ["layerM2Minus_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006055C": ["layerM2Minus_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060560": ["layerM2Minus_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060564": ["layerM2Minus_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060568": ["layerM2HP2_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006056C": ["layerM2HP2_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060570": ["layerM2HP2_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060574": ["layerM2HP2_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060578": ["layerM2HP2_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x4006057C": ["layerM3FC1_1_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060580": ["layerM3FC1_1_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060584": ["layerM3FC1_1_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060588": ["layerM3FC1_1_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006058C": ["layerM3FC1_1_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060590": ["layerM3FC1_2_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060594": ["layerM3FC1_2_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060598": ["layerM3FC1_2_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006059C": ["layerM3FC1_2_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400605A0": ["layerM3FC1_2_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x400605A4": ["layerM3HP1_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400605A8": ["layerM3HP1_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400605AC": ["layerM3HP1_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400605B0": ["layerM3HP1_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400605B4": ["layerM3HP1_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x400605B8": ["layerM3FC2_1_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400605BC": ["layerM3FC1_1_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400605C0": ["layerM3FC1_1_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400605C4": ["layerM3FC1_1_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400605C8": ["layerM3FC1_1_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x400605CC": ["layerM3FC1_2_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400605D0": ["layerM3FC1_2_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400605D4": ["layerM3FC1_2_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400605D8": ["layerM3FC1_2_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400605DC": ["layerM3FC1_2_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x400605E0": ["layerM3Minus_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400605E4": ["layerM3Minus_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400605E8": ["layerM3Minus_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400605EC": ["layerM3Minus_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400605F0": ["layerM3Minus_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x400605F4": ["layerM3HP2_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400605F8": ["layerM3HP2_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400605FC": ["layerM3HP2_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060600": ["layerM3HP2_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060604": ["layerM3HP2_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060608": ["layerFC3_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006060C": ["layerFC3_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060610": ["layerFC3_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060614": ["layerFC3_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060618": ["layerFC3_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x4006061C": ["layerSPARE1_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060620": ["layerSPARE1_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060624": ["layerSPARE1_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060628": ["layerSPARE1_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006062C": ["layerSPARE1_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060630": ["layerSPARE2_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060634": ["layerSPARE2_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060638": ["layerSPARE2_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006063C": ["layerSPARE2_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060640": ["layerSPARE2_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060644": ["layerSPARE3_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060648": ["layerSPARE3_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006064C": ["layerSPARE3_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060650": ["layerSPARE3_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060654": ["layerSPARE3_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060658": ["layerSPARE4_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006065C": ["layerSPARE4_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060660": ["layerSPARE4_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060664": ["layerSPARE4_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060668": ["layerSPARE4_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x4006066C": ["layerSPARE5_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060670": ["layerSPARE5_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060674": ["layerSPARE5_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060678": ["layerSPARE5_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006067C": ["layerSPARE5_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060680": ["layerSPARE6_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060684": ["layerSPARE6_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060688": ["layerSPARE6_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006068C": ["layerSPARE6_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060690": ["layerSPARE6_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060694": ["layerSPARE7_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060698": ["layerSPARE7_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006069C": ["layerSPARE7_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400606A0": ["layerSPARE7_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400606A4": ["layerSPARE7_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x400606A8": ["layerSPARE8_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400606AC": ["layerSPARE8_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400606B0": ["layerSPARE8_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400606B4": ["layerSPARE8_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400606B8": ["layerSPARE8_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x400606BC": ["layerSPARE9_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400606C0": ["layerSPARE9_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400606C4": ["layerSPARE9_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400606C8": ["layerSPARE9_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400606CC": ["layerSPARE9_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x400606D0": ["layerSPARE10_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400606D4": ["layerSPARE10_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400606D8": ["layerSPARE10_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400606DC": ["layerSPARE10_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400606E0": ["layerSPARE10_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x400606E4": ["layerSPARE11_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400606E8": ["layerSPARE11_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400606EC": ["layerSPARE11_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400606F0": ["layerSPARE11_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400606F4": ["layerSPARE11_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x400606F8": ["layerSPARE12_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400606FC": ["layerSPARE12_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060700": ["layerSPARE12_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060704": ["layerSPARE12_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060708": ["layerSPARE12_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x4006070C": ["layerSPARE13_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060710": ["layerSPARE13_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060714": ["layerSPARE13_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060718": ["layerSPARE13_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006071C": ["layerSPARE13_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060720": ["layerSPARE14_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060724": ["layerSPARE14_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060728": ["layerSPARE14_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006072C": ["layerSPARE14_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060730": ["layerSPARE14_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060734": ["layerSPARE15_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060738": ["layerSPARE15_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006073C": ["layerSPARE15_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060740": ["layerSPARE15_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060744": ["layerSPARE15_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060748": ["layerSPARE16_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006074C": ["layerSPARE16_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060750": ["layerSPARE16_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060754": ["layerSPARE16_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060758": ["layerSPARE16_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x4006075C": ["layerSPARE17_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060760": ["layerSPARE17_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060764": ["layerSPARE17_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060768": ["layerSPARE17_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006076C": ["layerSPARE17_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060770": ["layerSPARE18_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060774": ["layerSPARE18_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060778": ["layerSPARE18_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006077C": ["layerSPARE18_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060780": ["layerSPARE18_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060784": ["layerSPARE19_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060788": ["layerSPARE19_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006078C": ["layerSPARE19_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060790": ["layerSPARE19_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060794": ["layerSPARE19_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060798": ["layerSPARE20_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006079C": ["layerSPARE20_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400607A0": ["layerSPARE20_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400607A4": ["layerSPARE20_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400607A8": ["layerSPARE20_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x400607AC": ["layerSPARE21_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400607B0": ["layerSPARE21_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400607B4": ["layerSPARE21_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400607B8": ["layerSPARE21_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400607BC": ["layerSPARE21_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x400607C0": ["layerSPARE22_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400607C4": ["layerSPARE22_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400607C8": ["layerSPARE22_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400607CC": ["layerSPARE22_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400607D0": ["layerSPARE22_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x400607D4": ["layerSPARE23_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400607D8": ["layerSPARE23_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400607DC": ["layerSPARE23_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400607E0": ["layerSPARE23_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400607E4": ["layerSPARE23_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x400607E8": ["layerSPARE24_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400607EC": ["layerSPARE24_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400607F0": ["layerSPARE24_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400607F4": ["layerSPARE24_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400607F8": ["layerSPARE24_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x400607FC": ["layerSPARE25_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060800": ["layerSPARE25_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060804": ["layerSPARE25_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060808": ["layerSPARE25_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006080C": ["layerSPARE25_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060810": ["layerSPARE26_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060814": ["layerSPARE26_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060818": ["layerSPARE26_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006081C": ["layerSPARE26_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060820": ["layerSPARE26_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060824": ["layerSPARE27_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060828": ["layerSPARE27_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006082C": ["layerSPARE27_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060830": ["layerSPARE27_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060834": ["layerSPARE27_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060838": ["layerSPARE28_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006083C": ["layerSPARE28_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060840": ["layerSPARE28_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060844": ["layerSPARE28_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060848": ["layerSPARE28_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x4006084C": ["layerSPARE29_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060850": ["layerSPARE29_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060854": ["layerSPARE29_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060858": ["layerSPARE29_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006085C": ["layerSPARE29_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060860": ["layerSPARE30_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060864": ["layerSPARE30_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060868": ["layerSPARE30_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006086C": ["layerSPARE30_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060870": ["layerSPARE30_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060874": ["layerSPARE31_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060878": ["layerSPARE31_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006087C": ["layerSPARE31_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060880": ["layerSPARE31_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060884": ["layerSPARE31_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x40060888": ["layerSPARE32_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x4006088C": ["layerSPARE32_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060890": ["layerSPARE32_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060894": ["layerSPARE32_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x40060898": ["layerSPARE32_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x4006089C": ["layerSPARE33_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400608A0": ["layerSPARE33_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400608A4": ["layerSPARE33_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400608A8": ["layerSPARE33_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400608AC": ["layerSPARE33_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x400608B0": ["layerSPARE34_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400608B4": ["layerSPARE34_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400608B8": ["layerSPARE34_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400608BC": ["layerSPARE34_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400608C0": ["layerSPARE34_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}], "0x400608C4": ["layerSPARE35_0", [[3, 0], [5, 3], [5, 8], [5, 13], [10, 18]], ["mode", "ext_shift_bits", "trunc_shift_bits", "tuc", "tur"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400608C8": ["layerSPARE35_1", [[5, 0], [10, 5], [10, 15]], ["nu_put_bias_time", "t_nu_i_ele", "t_nu_o_ele"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400608CC": ["layerSPARE35_2", [[10, 0], [1, 10], [1, 11], [1, 12], [1, 13], [1, 14], [1, 15], [1, 16], [1, 17], [2, 18], [8, 20]], ["t_nu_o_time", "ctrl_bias", "en_relu", "en_sigmoid", "en_tanh", "en_softmax", "is_hp", "l_minus", "r_minus", "use_PE_inter", "in_ch"], ["$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400608D0": ["layerSPARE35_3", [[8, 0], [8, 8], [8, 16]], ["out_ch", "in_wth", "out_wth"], ["$UNSG32", "$UNSG32", "$UNSG32"], {}], "0x400608D4": ["layerSPARE35_4", [[3, 0], [2, 3], [2, 5], [12, 7], [1, 19]], ["k_wth", "s", "plus_or_minus", "constant", "Out_side"], ["$UNSG32", "$UNSG32", "$SIGN32", "$UNSG32", "$UNSG32"], {}]}}
