# Verilog-OR
This trove consists of verilog code,RTL,simulation output,testbench of OR gate in all three levels of modeling(gate level,data flow and behavioral model)

gor - gate level verilog code
gortest - gate level testbench
gor simulation - gate level simulation output
gor.pdf - gate level RTL structure

dor - data flow verilog code
dortest - data flow testbench
dor simulation - data flow simulation output
dor.pdf - data flow RTL structure

bor - behavioral level verilog code
bortest - behavioral level testbench
bor simulation - behavioral level simulation output
bor.pdf - behavioral level RTL structure
