$date
	Sat Feb  7 19:16:39 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module four_bit_adder_tb $end
$scope module test $end
$var wire 1 ! cout $end
$var wire 4 " sum [3:0] $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$upscope $end
$upscope $end
$scope module mystery_module_tb $end
$scope module test $end
$var wire 1 & y $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$var reg 1 ) c $end
$var reg 4 * i [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
0)
0(
0'
0&
0%
b0 $
b0 #
bx "
x!
$end
#2000
0!
bx0 "
#4000
b0 "
#50000
1&
1)
b1 *
b101 $
b11 #
#52000
b110 "
#54000
b100 "
#56000
b0 "
#58000
b1000 "
#100000
0&
1(
0)
b10 *
1%
b1000 $
b111 #
#102000
1!
b0 "
#150000
1&
1)
b11 *
b1 $
b1111 #
#152000
b1 "
#200000
1'
0(
0)
b100 *
b1111 $
#202000
b1111 "
#250000
1)
b101 *
#300000
1(
0)
b110 *
#350000
1)
b111 *
#400000
b1000 *
