# Lab 5: Signal Tap
## Overview
This lab was focused on establishing a signal tap instance to monitor signals on the FPGA. This was used to monitor the state transition between pattern 3 and pattern 4, using the push button input as a trigger.

## Deliverables

![Lab 5 signal tap](/docs/assets/Lab5_SignalTap_Out.png)

![Lab 5 signal config](/docs/assets/Lab5_SignalTap_Config.png)

### Questions
> How much FPGA on-chip memory was required to monitor your signals?

7168 bits