{"vcs1":{"timestamp_begin":1740658066.607745134, "rt":3.73, "ut":3.50, "st":0.17}}
{"vcselab":{"timestamp_begin":1740658070.421502429, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1740658070.743944663, "rt":0.23, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740658066.312762738}
{"VCS_COMP_START_TIME": 1740658066.312762738}
{"VCS_COMP_END_TIME": 1740658071.044460164}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n ../testbench/top.sv -o simv"}
{"vcs1": {"peak_mem": 286172}}
{"vcselab": {"peak_mem": 133960}}
