
dut_lib: 'aib_ams'
dut_cell: 'aib_driver_lvl_shifter_model_wrapper'
layout_package: ''
layout_class: ''

impl_lib: 'AAA_lvlshifter_tb'
dsn_basename: 'lvlshifter'
view_name: "schematic"

root_dir: "data/lvlshifter"
summary_fname: "summary.yaml"

sweep_params:
  intent: ['']

env_list: ['tt_25']

dut_wrappers: []
schematic_params:
  lvl_shifter_params:
    lch: 36
    seg_dict:
      pd: 48 # 112
      pu: 12 # 48
      rst: 96 # 256
    w_dict:
      pd: 2
      pu: 2
      rst: 2
    stack_dict:
      pd: 2
      pu: 1
      rst: 1
    intent_dict:
      nch: 'standard'
      pch: 'standard'
    inv_params:
      inv_params:
        - seg: 64
          lch: 36
          w_p: 2
          w_n: 2
          th_p: 'standard'
          th_n: 'standard'
          stack: 1
    remove_out_inv: 3
  inv_params:
    inv_params:
#      - seg: 1
#        lch: 36
#        w_p: 2
#        w_n: 2
#        th_p: 'standard'
#        th_n: 'standard'
#        stack: 1
#      - seg: 3
#        lch: 36
#        w_p: 2
#        w_n: 2
#        th_p: 'standard'
#        th_n: 'standard'
#        stack: 1
      - seg: 5 # 16
        lch: 36
        w_p: 2
        w_n: 2
        th_p: 'standard'
        th_n: 'standard'
        stack: 1
    show_outb: True
    export_pins: False
  vdd_input: vdd_core
  export_tb_pins:
    - inb
    - midn
    - midp
  lvl_term:
    rst_lb: VDD_in
    rst_hb: VDD_in
    in: in
    inb: inbbuf
    midn: midn
    midp: midp

measurements:
  - meas_type: trf
    meas_package: aib_ams.design.aib.output_driver
    meas_class: OutputDriverMeasManager
    out_fname: lvlshifter
    plot_figs: True
    testbenches:
      tdelay:
        tb_package: bag3_testbenches.measurement.digital.timing
        tb_class: OutputDriverTBManager
        tb_lib: bag3_testbenches
        tb_cell: digital_timing_tb
        wrapper_type: ''
        sch_params:
          dut_conns:
            VDD: VDD
            VSS: VSS
            in: in
            inbuf: inbuf
            inbbuf: inbbuf
            out: out
            outb: outb
            midp: midp
            midn: midn
          cout_conns:
            PLUS: midn
            MINUS: VSS
          clk_params:
            v1: 0
            v2: vdd_core
        sim_params:
          vdd: 1.0
          vdd_core: 0.8
          cout: 4e-14
          v1: 0
          v2: 0.8
          tper: 10e-9
          trf: 100.0e-15
          egain: 1