module top_module ();
    
    reg clk;
    reg reset;
    reg t;
    reg q;
    
    initial
        forever #5 clk =~clk;
    
    initial begin
        clk = 1'b0;
        t = 1'b0;
        reset = 1'b0;
        #15 reset = 1'b1;
        #15 reset = 1'b0;
        #5 t = 1'b1;
        #2 t = 1'b0;
    end
    
    tff instance_1 (
        .clk (clk),
        .reset (reset),
        .t (t),
        .q (q));


endmodule
