0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/madse/Desktop/4bit_multiplier_ver3.1_optimized/4bit_multiplier_ver3.1_optimized.sim/sim_1/behav/xsim/glbl.v,1741696524,verilog,,,,glbl,,uvm,,,,,,
C:/Users/madse/Desktop/4bit_multiplier_ver3.1_optimized/4bit_multiplier_ver3.1_optimized.srcs/global_params.svh,1741696529,verilog,,,,,,,,,,,,
C:/Users/madse/Desktop/4bit_multiplier_ver3.1_optimized/4bit_multiplier_ver3.1_optimized.srcs/sources_1/imports/4bit_multiplier_ver3_optimization/P-bit/LFSR.sv,1741696530,systemVerilog,C:/Users/madse/Desktop/4bit_multiplier_ver3.1_optimized/4bit_multiplier_ver3.1_optimized.srcs/sources_1/imports/4bit_multiplier_ver3_optimization/P-bit/P_bit.sv;C:/Users/madse/Desktop/4bit_multiplier_ver3.1_optimized/4bit_multiplier_ver3.1_optimized.srcs/sources_1/imports/4bit_multiplier_ver3_optimization/P-bit/Tanh_LUT.sv;C:/Users/madse/Desktop/4bit_multiplier_ver3.1_optimized/4bit_multiplier_ver3.1_optimized.srcs/sources_1/imports/4bit_multiplier_ver3_optimization/Top level/clamper.sv;C:/Users/madse/Desktop/4bit_multiplier_ver3.1_optimized/4bit_multiplier_ver3.1_optimized.srcs/sources_1/imports/4bit_multiplier_ver3_optimization/Top level/grouped_update_order_LUT.sv;C:/Users/madse/Desktop/4bit_multiplier_ver3.1_optimized/4bit_multiplier_ver3.1_optimized.srcs/sources_1/imports/4bit_multiplier_ver3_optimization/Top level/probabalistic_top_level_template.sv;C:/Users/madse/Desktop/4bit_multiplier_ver3.1_optimized/4bit_multiplier_ver3.1_optimized.srcs/sources_1/new/probabalistic_top_level_template_tb.sv,C:/Users/madse/Desktop/4bit_multiplier_ver3.1_optimized/4bit_multiplier_ver3.1_optimized.srcs/sources_1/imports/4bit_multiplier_ver3_optimization/P-bit/P_bit.sv,,$unit_LFSR_sv_1680677912;LFSR,,uvm,,,,,,
C:/Users/madse/Desktop/4bit_multiplier_ver3.1_optimized/4bit_multiplier_ver3.1_optimized.srcs/sources_1/imports/4bit_multiplier_ver3_optimization/P-bit/P_bit.sv,1741696530,systemVerilog,,C:/Users/madse/Desktop/4bit_multiplier_ver3.1_optimized/4bit_multiplier_ver3.1_optimized.srcs/sources_1/imports/4bit_multiplier_ver3_optimization/P-bit/Tanh_LUT.sv,,P_bit,,uvm,,,,,,
C:/Users/madse/Desktop/4bit_multiplier_ver3.1_optimized/4bit_multiplier_ver3.1_optimized.srcs/sources_1/imports/4bit_multiplier_ver3_optimization/P-bit/Tanh_LUT.sv,1741696530,systemVerilog,,C:/Users/madse/Desktop/4bit_multiplier_ver3.1_optimized/4bit_multiplier_ver3.1_optimized.srcs/sources_1/imports/4bit_multiplier_ver3_optimization/Top level/clamper.sv,,Tanh_LUT,,uvm,,,,,,
C:/Users/madse/Desktop/4bit_multiplier_ver3.1_optimized/4bit_multiplier_ver3.1_optimized.srcs/sources_1/imports/4bit_multiplier_ver3_optimization/Top level/clamper.sv,1741771934,systemVerilog,,C:/Users/madse/Desktop/4bit_multiplier_ver3.1_optimized/4bit_multiplier_ver3.1_optimized.srcs/sources_1/imports/4bit_multiplier_ver3_optimization/Top level/grouped_update_order_LUT.sv,C:/Users/madse/Desktop/4bit_multiplier_ver3.1_optimized/4bit_multiplier_ver3.1_optimized.srcs/global_params.svh,clamper,,uvm,,,,,,
C:/Users/madse/Desktop/4bit_multiplier_ver3.1_optimized/4bit_multiplier_ver3.1_optimized.srcs/sources_1/imports/4bit_multiplier_ver3_optimization/Top level/grouped_update_order_LUT.sv,1741771955,systemVerilog,,C:/Users/madse/Desktop/4bit_multiplier_ver3.1_optimized/4bit_multiplier_ver3.1_optimized.srcs/sources_1/imports/4bit_multiplier_ver3_optimization/Top level/probabalistic_top_level_template.sv,C:/Users/madse/Desktop/4bit_multiplier_ver3.1_optimized/4bit_multiplier_ver3.1_optimized.srcs/global_params.svh,grouped_update_order_LUT,,uvm,,,,,,
C:/Users/madse/Desktop/4bit_multiplier_ver3.1_optimized/4bit_multiplier_ver3.1_optimized.srcs/sources_1/imports/4bit_multiplier_ver3_optimization/Top level/probabalistic_top_level_template.sv,1741703169,systemVerilog,,C:/Users/madse/Desktop/4bit_multiplier_ver3.1_optimized/4bit_multiplier_ver3.1_optimized.srcs/sources_1/new/probabalistic_top_level_template_tb.sv,C:/Users/madse/Desktop/4bit_multiplier_ver3.1_optimized/4bit_multiplier_ver3.1_optimized.srcs/global_params.svh,probabalistic_top_level_template,,uvm,,,,,,
C:/Users/madse/Desktop/4bit_multiplier_ver3.1_optimized/4bit_multiplier_ver3.1_optimized.srcs/sources_1/new/probabalistic_top_level_template_tb.sv,1741769777,systemVerilog,,,,probabalistic_top_level_template_tb,,uvm,,,,,,
