
SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000038ac  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08003a3c  08003a3c  00013a3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003abc  08003abc  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003abc  08003abc  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003abc  08003abc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003abc  08003abc  00013abc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003ac0  08003ac0  00013ac0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003ac4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000124  20000070  08003b34  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000194  08003b34  00020194  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d6dd  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000019ca  00000000  00000000  0002d77d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000007e0  00000000  00000000  0002f148  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000728  00000000  00000000  0002f928  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001c518  00000000  00000000  00030050  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007c1e  00000000  00000000  0004c568  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009daea  00000000  00000000  00054186  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f1c70  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000022b0  00000000  00000000  000f1cec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003a24 	.word	0x08003a24

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08003a24 	.word	0x08003a24

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000284:	4b08      	ldr	r3, [pc, #32]	; (80002a8 <HAL_Init+0x28>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	4a07      	ldr	r2, [pc, #28]	; (80002a8 <HAL_Init+0x28>)
 800028a:	f043 0310 	orr.w	r3, r3, #16
 800028e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000290:	2003      	movs	r0, #3
 8000292:	f000 f92f 	bl	80004f4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000296:	2000      	movs	r0, #0
 8000298:	f000 f808 	bl	80002ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800029c:	f002 fe14 	bl	8002ec8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80002a0:	2300      	movs	r3, #0
}
 80002a2:	4618      	mov	r0, r3
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	bf00      	nop
 80002a8:	40022000 	.word	0x40022000

080002ac <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b082      	sub	sp, #8
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80002b4:	4b12      	ldr	r3, [pc, #72]	; (8000300 <HAL_InitTick+0x54>)
 80002b6:	681a      	ldr	r2, [r3, #0]
 80002b8:	4b12      	ldr	r3, [pc, #72]	; (8000304 <HAL_InitTick+0x58>)
 80002ba:	781b      	ldrb	r3, [r3, #0]
 80002bc:	4619      	mov	r1, r3
 80002be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80002c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80002ca:	4618      	mov	r0, r3
 80002cc:	f000 f939 	bl	8000542 <HAL_SYSTICK_Config>
 80002d0:	4603      	mov	r3, r0
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d001      	beq.n	80002da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80002d6:	2301      	movs	r3, #1
 80002d8:	e00e      	b.n	80002f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	2b0f      	cmp	r3, #15
 80002de:	d80a      	bhi.n	80002f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80002e0:	2200      	movs	r2, #0
 80002e2:	6879      	ldr	r1, [r7, #4]
 80002e4:	f04f 30ff 	mov.w	r0, #4294967295
 80002e8:	f000 f90f 	bl	800050a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80002ec:	4a06      	ldr	r2, [pc, #24]	; (8000308 <HAL_InitTick+0x5c>)
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80002f2:	2300      	movs	r3, #0
 80002f4:	e000      	b.n	80002f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80002f6:	2301      	movs	r3, #1
}
 80002f8:	4618      	mov	r0, r3
 80002fa:	3708      	adds	r7, #8
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bd80      	pop	{r7, pc}
 8000300:	20000008 	.word	0x20000008
 8000304:	20000004 	.word	0x20000004
 8000308:	20000000 	.word	0x20000000

0800030c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800030c:	b480      	push	{r7}
 800030e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000310:	4b06      	ldr	r3, [pc, #24]	; (800032c <HAL_IncTick+0x20>)
 8000312:	781b      	ldrb	r3, [r3, #0]
 8000314:	461a      	mov	r2, r3
 8000316:	4b06      	ldr	r3, [pc, #24]	; (8000330 <HAL_IncTick+0x24>)
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	4413      	add	r3, r2
 800031c:	4a04      	ldr	r2, [pc, #16]	; (8000330 <HAL_IncTick+0x24>)
 800031e:	6013      	str	r3, [r2, #0]
}
 8000320:	bf00      	nop
 8000322:	46bd      	mov	sp, r7
 8000324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000328:	4770      	bx	lr
 800032a:	bf00      	nop
 800032c:	20000004 	.word	0x20000004
 8000330:	20000098 	.word	0x20000098

08000334 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000334:	b480      	push	{r7}
 8000336:	af00      	add	r7, sp, #0
  return uwTick;  
 8000338:	4b03      	ldr	r3, [pc, #12]	; (8000348 <HAL_GetTick+0x14>)
 800033a:	681b      	ldr	r3, [r3, #0]
}
 800033c:	4618      	mov	r0, r3
 800033e:	46bd      	mov	sp, r7
 8000340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000344:	4770      	bx	lr
 8000346:	bf00      	nop
 8000348:	20000098 	.word	0x20000098

0800034c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	b084      	sub	sp, #16
 8000350:	af00      	add	r7, sp, #0
 8000352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000354:	f7ff ffee 	bl	8000334 <HAL_GetTick>
 8000358:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800035e:	68fb      	ldr	r3, [r7, #12]
 8000360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000364:	d005      	beq.n	8000372 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000366:	4b09      	ldr	r3, [pc, #36]	; (800038c <HAL_Delay+0x40>)
 8000368:	781b      	ldrb	r3, [r3, #0]
 800036a:	461a      	mov	r2, r3
 800036c:	68fb      	ldr	r3, [r7, #12]
 800036e:	4413      	add	r3, r2
 8000370:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000372:	bf00      	nop
 8000374:	f7ff ffde 	bl	8000334 <HAL_GetTick>
 8000378:	4602      	mov	r2, r0
 800037a:	68bb      	ldr	r3, [r7, #8]
 800037c:	1ad3      	subs	r3, r2, r3
 800037e:	68fa      	ldr	r2, [r7, #12]
 8000380:	429a      	cmp	r2, r3
 8000382:	d8f7      	bhi.n	8000374 <HAL_Delay+0x28>
  {
  }
}
 8000384:	bf00      	nop
 8000386:	3710      	adds	r7, #16
 8000388:	46bd      	mov	sp, r7
 800038a:	bd80      	pop	{r7, pc}
 800038c:	20000004 	.word	0x20000004

08000390 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000390:	b480      	push	{r7}
 8000392:	b085      	sub	sp, #20
 8000394:	af00      	add	r7, sp, #0
 8000396:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	f003 0307 	and.w	r3, r3, #7
 800039e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80003a0:	4b0c      	ldr	r3, [pc, #48]	; (80003d4 <NVIC_SetPriorityGrouping+0x44>)
 80003a2:	68db      	ldr	r3, [r3, #12]
 80003a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80003a6:	68ba      	ldr	r2, [r7, #8]
 80003a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80003ac:	4013      	ands	r3, r2
 80003ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80003b0:	68fb      	ldr	r3, [r7, #12]
 80003b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80003b4:	68bb      	ldr	r3, [r7, #8]
 80003b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80003b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80003bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80003c2:	4a04      	ldr	r2, [pc, #16]	; (80003d4 <NVIC_SetPriorityGrouping+0x44>)
 80003c4:	68bb      	ldr	r3, [r7, #8]
 80003c6:	60d3      	str	r3, [r2, #12]
}
 80003c8:	bf00      	nop
 80003ca:	3714      	adds	r7, #20
 80003cc:	46bd      	mov	sp, r7
 80003ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d2:	4770      	bx	lr
 80003d4:	e000ed00 	.word	0xe000ed00

080003d8 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80003dc:	4b04      	ldr	r3, [pc, #16]	; (80003f0 <NVIC_GetPriorityGrouping+0x18>)
 80003de:	68db      	ldr	r3, [r3, #12]
 80003e0:	0a1b      	lsrs	r3, r3, #8
 80003e2:	f003 0307 	and.w	r3, r3, #7
}
 80003e6:	4618      	mov	r0, r3
 80003e8:	46bd      	mov	sp, r7
 80003ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ee:	4770      	bx	lr
 80003f0:	e000ed00 	.word	0xe000ed00

080003f4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80003f4:	b480      	push	{r7}
 80003f6:	b083      	sub	sp, #12
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	4603      	mov	r3, r0
 80003fc:	6039      	str	r1, [r7, #0]
 80003fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000400:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000404:	2b00      	cmp	r3, #0
 8000406:	da0b      	bge.n	8000420 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000408:	683b      	ldr	r3, [r7, #0]
 800040a:	b2da      	uxtb	r2, r3
 800040c:	490c      	ldr	r1, [pc, #48]	; (8000440 <NVIC_SetPriority+0x4c>)
 800040e:	79fb      	ldrb	r3, [r7, #7]
 8000410:	f003 030f 	and.w	r3, r3, #15
 8000414:	3b04      	subs	r3, #4
 8000416:	0112      	lsls	r2, r2, #4
 8000418:	b2d2      	uxtb	r2, r2
 800041a:	440b      	add	r3, r1
 800041c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800041e:	e009      	b.n	8000434 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000420:	683b      	ldr	r3, [r7, #0]
 8000422:	b2da      	uxtb	r2, r3
 8000424:	4907      	ldr	r1, [pc, #28]	; (8000444 <NVIC_SetPriority+0x50>)
 8000426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800042a:	0112      	lsls	r2, r2, #4
 800042c:	b2d2      	uxtb	r2, r2
 800042e:	440b      	add	r3, r1
 8000430:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000434:	bf00      	nop
 8000436:	370c      	adds	r7, #12
 8000438:	46bd      	mov	sp, r7
 800043a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043e:	4770      	bx	lr
 8000440:	e000ed00 	.word	0xe000ed00
 8000444:	e000e100 	.word	0xe000e100

08000448 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000448:	b480      	push	{r7}
 800044a:	b089      	sub	sp, #36	; 0x24
 800044c:	af00      	add	r7, sp, #0
 800044e:	60f8      	str	r0, [r7, #12]
 8000450:	60b9      	str	r1, [r7, #8]
 8000452:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000454:	68fb      	ldr	r3, [r7, #12]
 8000456:	f003 0307 	and.w	r3, r3, #7
 800045a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800045c:	69fb      	ldr	r3, [r7, #28]
 800045e:	f1c3 0307 	rsb	r3, r3, #7
 8000462:	2b04      	cmp	r3, #4
 8000464:	bf28      	it	cs
 8000466:	2304      	movcs	r3, #4
 8000468:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800046a:	69fb      	ldr	r3, [r7, #28]
 800046c:	3304      	adds	r3, #4
 800046e:	2b06      	cmp	r3, #6
 8000470:	d902      	bls.n	8000478 <NVIC_EncodePriority+0x30>
 8000472:	69fb      	ldr	r3, [r7, #28]
 8000474:	3b03      	subs	r3, #3
 8000476:	e000      	b.n	800047a <NVIC_EncodePriority+0x32>
 8000478:	2300      	movs	r3, #0
 800047a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800047c:	f04f 32ff 	mov.w	r2, #4294967295
 8000480:	69bb      	ldr	r3, [r7, #24]
 8000482:	fa02 f303 	lsl.w	r3, r2, r3
 8000486:	43da      	mvns	r2, r3
 8000488:	68bb      	ldr	r3, [r7, #8]
 800048a:	401a      	ands	r2, r3
 800048c:	697b      	ldr	r3, [r7, #20]
 800048e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000490:	f04f 31ff 	mov.w	r1, #4294967295
 8000494:	697b      	ldr	r3, [r7, #20]
 8000496:	fa01 f303 	lsl.w	r3, r1, r3
 800049a:	43d9      	mvns	r1, r3
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80004a0:	4313      	orrs	r3, r2
         );
}
 80004a2:	4618      	mov	r0, r3
 80004a4:	3724      	adds	r7, #36	; 0x24
 80004a6:	46bd      	mov	sp, r7
 80004a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ac:	4770      	bx	lr
	...

080004b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b082      	sub	sp, #8
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	3b01      	subs	r3, #1
 80004bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80004c0:	d301      	bcc.n	80004c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80004c2:	2301      	movs	r3, #1
 80004c4:	e00f      	b.n	80004e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80004c6:	4a0a      	ldr	r2, [pc, #40]	; (80004f0 <SysTick_Config+0x40>)
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	3b01      	subs	r3, #1
 80004cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80004ce:	210f      	movs	r1, #15
 80004d0:	f04f 30ff 	mov.w	r0, #4294967295
 80004d4:	f7ff ff8e 	bl	80003f4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80004d8:	4b05      	ldr	r3, [pc, #20]	; (80004f0 <SysTick_Config+0x40>)
 80004da:	2200      	movs	r2, #0
 80004dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80004de:	4b04      	ldr	r3, [pc, #16]	; (80004f0 <SysTick_Config+0x40>)
 80004e0:	2207      	movs	r2, #7
 80004e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80004e4:	2300      	movs	r3, #0
}
 80004e6:	4618      	mov	r0, r3
 80004e8:	3708      	adds	r7, #8
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	bf00      	nop
 80004f0:	e000e010 	.word	0xe000e010

080004f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80004fc:	6878      	ldr	r0, [r7, #4]
 80004fe:	f7ff ff47 	bl	8000390 <NVIC_SetPriorityGrouping>
}
 8000502:	bf00      	nop
 8000504:	3708      	adds	r7, #8
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}

0800050a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800050a:	b580      	push	{r7, lr}
 800050c:	b086      	sub	sp, #24
 800050e:	af00      	add	r7, sp, #0
 8000510:	4603      	mov	r3, r0
 8000512:	60b9      	str	r1, [r7, #8]
 8000514:	607a      	str	r2, [r7, #4]
 8000516:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000518:	2300      	movs	r3, #0
 800051a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800051c:	f7ff ff5c 	bl	80003d8 <NVIC_GetPriorityGrouping>
 8000520:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000522:	687a      	ldr	r2, [r7, #4]
 8000524:	68b9      	ldr	r1, [r7, #8]
 8000526:	6978      	ldr	r0, [r7, #20]
 8000528:	f7ff ff8e 	bl	8000448 <NVIC_EncodePriority>
 800052c:	4602      	mov	r2, r0
 800052e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000532:	4611      	mov	r1, r2
 8000534:	4618      	mov	r0, r3
 8000536:	f7ff ff5d 	bl	80003f4 <NVIC_SetPriority>
}
 800053a:	bf00      	nop
 800053c:	3718      	adds	r7, #24
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}

08000542 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000542:	b580      	push	{r7, lr}
 8000544:	b082      	sub	sp, #8
 8000546:	af00      	add	r7, sp, #0
 8000548:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800054a:	6878      	ldr	r0, [r7, #4]
 800054c:	f7ff ffb0 	bl	80004b0 <SysTick_Config>
 8000550:	4603      	mov	r3, r0
}
 8000552:	4618      	mov	r0, r3
 8000554:	3708      	adds	r7, #8
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}
	...

0800055c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800055c:	b480      	push	{r7}
 800055e:	b087      	sub	sp, #28
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
 8000564:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000566:	2300      	movs	r3, #0
 8000568:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800056a:	2300      	movs	r3, #0
 800056c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800056e:	2300      	movs	r3, #0
 8000570:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000572:	e14e      	b.n	8000812 <HAL_GPIO_Init+0x2b6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000574:	683b      	ldr	r3, [r7, #0]
 8000576:	681a      	ldr	r2, [r3, #0]
 8000578:	2101      	movs	r1, #1
 800057a:	697b      	ldr	r3, [r7, #20]
 800057c:	fa01 f303 	lsl.w	r3, r1, r3
 8000580:	4013      	ands	r3, r2
 8000582:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8000584:	68fb      	ldr	r3, [r7, #12]
 8000586:	2b00      	cmp	r3, #0
 8000588:	f000 8140 	beq.w	800080c <HAL_GPIO_Init+0x2b0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800058c:	683b      	ldr	r3, [r7, #0]
 800058e:	685b      	ldr	r3, [r3, #4]
 8000590:	2b02      	cmp	r3, #2
 8000592:	d003      	beq.n	800059c <HAL_GPIO_Init+0x40>
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	685b      	ldr	r3, [r3, #4]
 8000598:	2b12      	cmp	r3, #18
 800059a:	d123      	bne.n	80005e4 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800059c:	697b      	ldr	r3, [r7, #20]
 800059e:	08da      	lsrs	r2, r3, #3
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	3208      	adds	r2, #8
 80005a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80005a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80005aa:	697b      	ldr	r3, [r7, #20]
 80005ac:	f003 0307 	and.w	r3, r3, #7
 80005b0:	009b      	lsls	r3, r3, #2
 80005b2:	220f      	movs	r2, #15
 80005b4:	fa02 f303 	lsl.w	r3, r2, r3
 80005b8:	43db      	mvns	r3, r3
 80005ba:	693a      	ldr	r2, [r7, #16]
 80005bc:	4013      	ands	r3, r2
 80005be:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80005c0:	683b      	ldr	r3, [r7, #0]
 80005c2:	691a      	ldr	r2, [r3, #16]
 80005c4:	697b      	ldr	r3, [r7, #20]
 80005c6:	f003 0307 	and.w	r3, r3, #7
 80005ca:	009b      	lsls	r3, r3, #2
 80005cc:	fa02 f303 	lsl.w	r3, r2, r3
 80005d0:	693a      	ldr	r2, [r7, #16]
 80005d2:	4313      	orrs	r3, r2
 80005d4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80005d6:	697b      	ldr	r3, [r7, #20]
 80005d8:	08da      	lsrs	r2, r3, #3
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	3208      	adds	r2, #8
 80005de:	6939      	ldr	r1, [r7, #16]
 80005e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80005ea:	697b      	ldr	r3, [r7, #20]
 80005ec:	005b      	lsls	r3, r3, #1
 80005ee:	2203      	movs	r2, #3
 80005f0:	fa02 f303 	lsl.w	r3, r2, r3
 80005f4:	43db      	mvns	r3, r3
 80005f6:	693a      	ldr	r2, [r7, #16]
 80005f8:	4013      	ands	r3, r2
 80005fa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80005fc:	683b      	ldr	r3, [r7, #0]
 80005fe:	685b      	ldr	r3, [r3, #4]
 8000600:	f003 0203 	and.w	r2, r3, #3
 8000604:	697b      	ldr	r3, [r7, #20]
 8000606:	005b      	lsls	r3, r3, #1
 8000608:	fa02 f303 	lsl.w	r3, r2, r3
 800060c:	693a      	ldr	r2, [r7, #16]
 800060e:	4313      	orrs	r3, r2
 8000610:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	693a      	ldr	r2, [r7, #16]
 8000616:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000618:	683b      	ldr	r3, [r7, #0]
 800061a:	685b      	ldr	r3, [r3, #4]
 800061c:	2b01      	cmp	r3, #1
 800061e:	d00b      	beq.n	8000638 <HAL_GPIO_Init+0xdc>
 8000620:	683b      	ldr	r3, [r7, #0]
 8000622:	685b      	ldr	r3, [r3, #4]
 8000624:	2b02      	cmp	r3, #2
 8000626:	d007      	beq.n	8000638 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000628:	683b      	ldr	r3, [r7, #0]
 800062a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800062c:	2b11      	cmp	r3, #17
 800062e:	d003      	beq.n	8000638 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000630:	683b      	ldr	r3, [r7, #0]
 8000632:	685b      	ldr	r3, [r3, #4]
 8000634:	2b12      	cmp	r3, #18
 8000636:	d130      	bne.n	800069a <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	689b      	ldr	r3, [r3, #8]
 800063c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800063e:	697b      	ldr	r3, [r7, #20]
 8000640:	005b      	lsls	r3, r3, #1
 8000642:	2203      	movs	r2, #3
 8000644:	fa02 f303 	lsl.w	r3, r2, r3
 8000648:	43db      	mvns	r3, r3
 800064a:	693a      	ldr	r2, [r7, #16]
 800064c:	4013      	ands	r3, r2
 800064e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000650:	683b      	ldr	r3, [r7, #0]
 8000652:	68da      	ldr	r2, [r3, #12]
 8000654:	697b      	ldr	r3, [r7, #20]
 8000656:	005b      	lsls	r3, r3, #1
 8000658:	fa02 f303 	lsl.w	r3, r2, r3
 800065c:	693a      	ldr	r2, [r7, #16]
 800065e:	4313      	orrs	r3, r2
 8000660:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	693a      	ldr	r2, [r7, #16]
 8000666:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	685b      	ldr	r3, [r3, #4]
 800066c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800066e:	2201      	movs	r2, #1
 8000670:	697b      	ldr	r3, [r7, #20]
 8000672:	fa02 f303 	lsl.w	r3, r2, r3
 8000676:	43db      	mvns	r3, r3
 8000678:	693a      	ldr	r2, [r7, #16]
 800067a:	4013      	ands	r3, r2
 800067c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	685b      	ldr	r3, [r3, #4]
 8000682:	091b      	lsrs	r3, r3, #4
 8000684:	f003 0201 	and.w	r2, r3, #1
 8000688:	697b      	ldr	r3, [r7, #20]
 800068a:	fa02 f303 	lsl.w	r3, r2, r3
 800068e:	693a      	ldr	r2, [r7, #16]
 8000690:	4313      	orrs	r3, r2
 8000692:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	693a      	ldr	r2, [r7, #16]
 8000698:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	68db      	ldr	r3, [r3, #12]
 800069e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80006a0:	697b      	ldr	r3, [r7, #20]
 80006a2:	005b      	lsls	r3, r3, #1
 80006a4:	2203      	movs	r2, #3
 80006a6:	fa02 f303 	lsl.w	r3, r2, r3
 80006aa:	43db      	mvns	r3, r3
 80006ac:	693a      	ldr	r2, [r7, #16]
 80006ae:	4013      	ands	r3, r2
 80006b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80006b2:	683b      	ldr	r3, [r7, #0]
 80006b4:	689a      	ldr	r2, [r3, #8]
 80006b6:	697b      	ldr	r3, [r7, #20]
 80006b8:	005b      	lsls	r3, r3, #1
 80006ba:	fa02 f303 	lsl.w	r3, r2, r3
 80006be:	693a      	ldr	r2, [r7, #16]
 80006c0:	4313      	orrs	r3, r2
 80006c2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	693a      	ldr	r2, [r7, #16]
 80006c8:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80006ca:	683b      	ldr	r3, [r7, #0]
 80006cc:	685b      	ldr	r3, [r3, #4]
 80006ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	f000 809a 	beq.w	800080c <HAL_GPIO_Init+0x2b0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006d8:	4b55      	ldr	r3, [pc, #340]	; (8000830 <HAL_GPIO_Init+0x2d4>)
 80006da:	699b      	ldr	r3, [r3, #24]
 80006dc:	4a54      	ldr	r2, [pc, #336]	; (8000830 <HAL_GPIO_Init+0x2d4>)
 80006de:	f043 0301 	orr.w	r3, r3, #1
 80006e2:	6193      	str	r3, [r2, #24]
 80006e4:	4b52      	ldr	r3, [pc, #328]	; (8000830 <HAL_GPIO_Init+0x2d4>)
 80006e6:	699b      	ldr	r3, [r3, #24]
 80006e8:	f003 0301 	and.w	r3, r3, #1
 80006ec:	60bb      	str	r3, [r7, #8]
 80006ee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80006f0:	4a50      	ldr	r2, [pc, #320]	; (8000834 <HAL_GPIO_Init+0x2d8>)
 80006f2:	697b      	ldr	r3, [r7, #20]
 80006f4:	089b      	lsrs	r3, r3, #2
 80006f6:	3302      	adds	r3, #2
 80006f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006fc:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80006fe:	697b      	ldr	r3, [r7, #20]
 8000700:	f003 0303 	and.w	r3, r3, #3
 8000704:	009b      	lsls	r3, r3, #2
 8000706:	220f      	movs	r2, #15
 8000708:	fa02 f303 	lsl.w	r3, r2, r3
 800070c:	43db      	mvns	r3, r3
 800070e:	693a      	ldr	r2, [r7, #16]
 8000710:	4013      	ands	r3, r2
 8000712:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800071a:	d013      	beq.n	8000744 <HAL_GPIO_Init+0x1e8>
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	4a46      	ldr	r2, [pc, #280]	; (8000838 <HAL_GPIO_Init+0x2dc>)
 8000720:	4293      	cmp	r3, r2
 8000722:	d00d      	beq.n	8000740 <HAL_GPIO_Init+0x1e4>
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	4a45      	ldr	r2, [pc, #276]	; (800083c <HAL_GPIO_Init+0x2e0>)
 8000728:	4293      	cmp	r3, r2
 800072a:	d007      	beq.n	800073c <HAL_GPIO_Init+0x1e0>
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	4a44      	ldr	r2, [pc, #272]	; (8000840 <HAL_GPIO_Init+0x2e4>)
 8000730:	4293      	cmp	r3, r2
 8000732:	d101      	bne.n	8000738 <HAL_GPIO_Init+0x1dc>
 8000734:	2303      	movs	r3, #3
 8000736:	e006      	b.n	8000746 <HAL_GPIO_Init+0x1ea>
 8000738:	2305      	movs	r3, #5
 800073a:	e004      	b.n	8000746 <HAL_GPIO_Init+0x1ea>
 800073c:	2302      	movs	r3, #2
 800073e:	e002      	b.n	8000746 <HAL_GPIO_Init+0x1ea>
 8000740:	2301      	movs	r3, #1
 8000742:	e000      	b.n	8000746 <HAL_GPIO_Init+0x1ea>
 8000744:	2300      	movs	r3, #0
 8000746:	697a      	ldr	r2, [r7, #20]
 8000748:	f002 0203 	and.w	r2, r2, #3
 800074c:	0092      	lsls	r2, r2, #2
 800074e:	4093      	lsls	r3, r2
 8000750:	693a      	ldr	r2, [r7, #16]
 8000752:	4313      	orrs	r3, r2
 8000754:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000756:	4937      	ldr	r1, [pc, #220]	; (8000834 <HAL_GPIO_Init+0x2d8>)
 8000758:	697b      	ldr	r3, [r7, #20]
 800075a:	089b      	lsrs	r3, r3, #2
 800075c:	3302      	adds	r3, #2
 800075e:	693a      	ldr	r2, [r7, #16]
 8000760:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000764:	4b37      	ldr	r3, [pc, #220]	; (8000844 <HAL_GPIO_Init+0x2e8>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	43db      	mvns	r3, r3
 800076e:	693a      	ldr	r2, [r7, #16]
 8000770:	4013      	ands	r3, r2
 8000772:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000774:	683b      	ldr	r3, [r7, #0]
 8000776:	685b      	ldr	r3, [r3, #4]
 8000778:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800077c:	2b00      	cmp	r3, #0
 800077e:	d003      	beq.n	8000788 <HAL_GPIO_Init+0x22c>
        {
          temp |= iocurrent;
 8000780:	693a      	ldr	r2, [r7, #16]
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	4313      	orrs	r3, r2
 8000786:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000788:	4a2e      	ldr	r2, [pc, #184]	; (8000844 <HAL_GPIO_Init+0x2e8>)
 800078a:	693b      	ldr	r3, [r7, #16]
 800078c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800078e:	4b2d      	ldr	r3, [pc, #180]	; (8000844 <HAL_GPIO_Init+0x2e8>)
 8000790:	685b      	ldr	r3, [r3, #4]
 8000792:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	43db      	mvns	r3, r3
 8000798:	693a      	ldr	r2, [r7, #16]
 800079a:	4013      	ands	r3, r2
 800079c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	685b      	ldr	r3, [r3, #4]
 80007a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d003      	beq.n	80007b2 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 80007aa:	693a      	ldr	r2, [r7, #16]
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	4313      	orrs	r3, r2
 80007b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80007b2:	4a24      	ldr	r2, [pc, #144]	; (8000844 <HAL_GPIO_Init+0x2e8>)
 80007b4:	693b      	ldr	r3, [r7, #16]
 80007b6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80007b8:	4b22      	ldr	r3, [pc, #136]	; (8000844 <HAL_GPIO_Init+0x2e8>)
 80007ba:	689b      	ldr	r3, [r3, #8]
 80007bc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	43db      	mvns	r3, r3
 80007c2:	693a      	ldr	r2, [r7, #16]
 80007c4:	4013      	ands	r3, r2
 80007c6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	685b      	ldr	r3, [r3, #4]
 80007cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d003      	beq.n	80007dc <HAL_GPIO_Init+0x280>
        {
          temp |= iocurrent;
 80007d4:	693a      	ldr	r2, [r7, #16]
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	4313      	orrs	r3, r2
 80007da:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80007dc:	4a19      	ldr	r2, [pc, #100]	; (8000844 <HAL_GPIO_Init+0x2e8>)
 80007de:	693b      	ldr	r3, [r7, #16]
 80007e0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80007e2:	4b18      	ldr	r3, [pc, #96]	; (8000844 <HAL_GPIO_Init+0x2e8>)
 80007e4:	68db      	ldr	r3, [r3, #12]
 80007e6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	43db      	mvns	r3, r3
 80007ec:	693a      	ldr	r2, [r7, #16]
 80007ee:	4013      	ands	r3, r2
 80007f0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	685b      	ldr	r3, [r3, #4]
 80007f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d003      	beq.n	8000806 <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 80007fe:	693a      	ldr	r2, [r7, #16]
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	4313      	orrs	r3, r2
 8000804:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000806:	4a0f      	ldr	r2, [pc, #60]	; (8000844 <HAL_GPIO_Init+0x2e8>)
 8000808:	693b      	ldr	r3, [r7, #16]
 800080a:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 800080c:	697b      	ldr	r3, [r7, #20]
 800080e:	3301      	adds	r3, #1
 8000810:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	681a      	ldr	r2, [r3, #0]
 8000816:	697b      	ldr	r3, [r7, #20]
 8000818:	fa22 f303 	lsr.w	r3, r2, r3
 800081c:	2b00      	cmp	r3, #0
 800081e:	f47f aea9 	bne.w	8000574 <HAL_GPIO_Init+0x18>
  }
}
 8000822:	bf00      	nop
 8000824:	371c      	adds	r7, #28
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	40021000 	.word	0x40021000
 8000834:	40010000 	.word	0x40010000
 8000838:	48000400 	.word	0x48000400
 800083c:	48000800 	.word	0x48000800
 8000840:	48000c00 	.word	0x48000c00
 8000844:	40010400 	.word	0x40010400

08000848 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000848:	b480      	push	{r7}
 800084a:	b083      	sub	sp, #12
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
 8000850:	460b      	mov	r3, r1
 8000852:	807b      	strh	r3, [r7, #2]
 8000854:	4613      	mov	r3, r2
 8000856:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000858:	787b      	ldrb	r3, [r7, #1]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d003      	beq.n	8000866 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800085e:	887a      	ldrh	r2, [r7, #2]
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000864:	e002      	b.n	800086c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000866:	887a      	ldrh	r2, [r7, #2]
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800086c:	bf00      	nop
 800086e:	370c      	adds	r7, #12
 8000870:	46bd      	mov	sp, r7
 8000872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000876:	4770      	bx	lr

08000878 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800087e:	af00      	add	r7, sp, #0
 8000880:	1d3b      	adds	r3, r7, #4
 8000882:	6018      	str	r0, [r3, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000884:	1d3b      	adds	r3, r7, #4
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d102      	bne.n	8000892 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 800088c:	2301      	movs	r3, #1
 800088e:	f000 beda 	b.w	8001646 <HAL_RCC_OscConfig+0xdce>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000892:	1d3b      	adds	r3, r7, #4
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	f003 0301 	and.w	r3, r3, #1
 800089c:	2b00      	cmp	r3, #0
 800089e:	f000 816e 	beq.w	8000b7e <HAL_RCC_OscConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80008a2:	4bb5      	ldr	r3, [pc, #724]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80008a4:	685b      	ldr	r3, [r3, #4]
 80008a6:	f003 030c 	and.w	r3, r3, #12
 80008aa:	2b04      	cmp	r3, #4
 80008ac:	d00c      	beq.n	80008c8 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80008ae:	4bb2      	ldr	r3, [pc, #712]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80008b0:	685b      	ldr	r3, [r3, #4]
 80008b2:	f003 030c 	and.w	r3, r3, #12
 80008b6:	2b08      	cmp	r3, #8
 80008b8:	d15a      	bne.n	8000970 <HAL_RCC_OscConfig+0xf8>
 80008ba:	4baf      	ldr	r3, [pc, #700]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80008bc:	685b      	ldr	r3, [r3, #4]
 80008be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80008c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80008c6:	d153      	bne.n	8000970 <HAL_RCC_OscConfig+0xf8>
 80008c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80008cc:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008d0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80008d4:	fa93 f3a3 	rbit	r3, r3
 80008d8:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80008dc:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008e0:	fab3 f383 	clz	r3, r3
 80008e4:	b2db      	uxtb	r3, r3
 80008e6:	095b      	lsrs	r3, r3, #5
 80008e8:	b2db      	uxtb	r3, r3
 80008ea:	f043 0301 	orr.w	r3, r3, #1
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	2b01      	cmp	r3, #1
 80008f2:	d102      	bne.n	80008fa <HAL_RCC_OscConfig+0x82>
 80008f4:	4ba0      	ldr	r3, [pc, #640]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	e015      	b.n	8000926 <HAL_RCC_OscConfig+0xae>
 80008fa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80008fe:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000902:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8000906:	fa93 f3a3 	rbit	r3, r3
 800090a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800090e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000912:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000916:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800091a:	fa93 f3a3 	rbit	r3, r3
 800091e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000922:	4b95      	ldr	r3, [pc, #596]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 8000924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000926:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800092a:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800092e:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8000932:	fa92 f2a2 	rbit	r2, r2
 8000936:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 800093a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800093e:	fab2 f282 	clz	r2, r2
 8000942:	b252      	sxtb	r2, r2
 8000944:	f042 0220 	orr.w	r2, r2, #32
 8000948:	b252      	sxtb	r2, r2
 800094a:	b2d2      	uxtb	r2, r2
 800094c:	f002 021f 	and.w	r2, r2, #31
 8000950:	2101      	movs	r1, #1
 8000952:	fa01 f202 	lsl.w	r2, r1, r2
 8000956:	4013      	ands	r3, r2
 8000958:	2b00      	cmp	r3, #0
 800095a:	f000 810f 	beq.w	8000b7c <HAL_RCC_OscConfig+0x304>
 800095e:	1d3b      	adds	r3, r7, #4
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	685b      	ldr	r3, [r3, #4]
 8000964:	2b00      	cmp	r3, #0
 8000966:	f040 8109 	bne.w	8000b7c <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 800096a:	2301      	movs	r3, #1
 800096c:	f000 be6b 	b.w	8001646 <HAL_RCC_OscConfig+0xdce>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000970:	1d3b      	adds	r3, r7, #4
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	685b      	ldr	r3, [r3, #4]
 8000976:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800097a:	d106      	bne.n	800098a <HAL_RCC_OscConfig+0x112>
 800097c:	4b7e      	ldr	r3, [pc, #504]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a7d      	ldr	r2, [pc, #500]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 8000982:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000986:	6013      	str	r3, [r2, #0]
 8000988:	e030      	b.n	80009ec <HAL_RCC_OscConfig+0x174>
 800098a:	1d3b      	adds	r3, r7, #4
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	685b      	ldr	r3, [r3, #4]
 8000990:	2b00      	cmp	r3, #0
 8000992:	d10c      	bne.n	80009ae <HAL_RCC_OscConfig+0x136>
 8000994:	4b78      	ldr	r3, [pc, #480]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	4a77      	ldr	r2, [pc, #476]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 800099a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800099e:	6013      	str	r3, [r2, #0]
 80009a0:	4b75      	ldr	r3, [pc, #468]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4a74      	ldr	r2, [pc, #464]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80009a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80009aa:	6013      	str	r3, [r2, #0]
 80009ac:	e01e      	b.n	80009ec <HAL_RCC_OscConfig+0x174>
 80009ae:	1d3b      	adds	r3, r7, #4
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	685b      	ldr	r3, [r3, #4]
 80009b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80009b8:	d10c      	bne.n	80009d4 <HAL_RCC_OscConfig+0x15c>
 80009ba:	4b6f      	ldr	r3, [pc, #444]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	4a6e      	ldr	r2, [pc, #440]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80009c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80009c4:	6013      	str	r3, [r2, #0]
 80009c6:	4b6c      	ldr	r3, [pc, #432]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	4a6b      	ldr	r2, [pc, #428]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80009cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80009d0:	6013      	str	r3, [r2, #0]
 80009d2:	e00b      	b.n	80009ec <HAL_RCC_OscConfig+0x174>
 80009d4:	4b68      	ldr	r3, [pc, #416]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a67      	ldr	r2, [pc, #412]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80009da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80009de:	6013      	str	r3, [r2, #0]
 80009e0:	4b65      	ldr	r3, [pc, #404]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	4a64      	ldr	r2, [pc, #400]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80009e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80009ea:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80009ec:	4b62      	ldr	r3, [pc, #392]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80009ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009f0:	f023 020f 	bic.w	r2, r3, #15
 80009f4:	1d3b      	adds	r3, r7, #4
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	689b      	ldr	r3, [r3, #8]
 80009fa:	495f      	ldr	r1, [pc, #380]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 80009fc:	4313      	orrs	r3, r2
 80009fe:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000a00:	1d3b      	adds	r3, r7, #4
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	685b      	ldr	r3, [r3, #4]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d05a      	beq.n	8000ac0 <HAL_RCC_OscConfig+0x248>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a0a:	f7ff fc93 	bl	8000334 <HAL_GetTick>
 8000a0e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a12:	e00a      	b.n	8000a2a <HAL_RCC_OscConfig+0x1b2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a14:	f7ff fc8e 	bl	8000334 <HAL_GetTick>
 8000a18:	4602      	mov	r2, r0
 8000a1a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000a1e:	1ad3      	subs	r3, r2, r3
 8000a20:	2b64      	cmp	r3, #100	; 0x64
 8000a22:	d902      	bls.n	8000a2a <HAL_RCC_OscConfig+0x1b2>
          {
            return HAL_TIMEOUT;
 8000a24:	2303      	movs	r3, #3
 8000a26:	f000 be0e 	b.w	8001646 <HAL_RCC_OscConfig+0xdce>
 8000a2a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a2e:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a32:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8000a36:	fa93 f3a3 	rbit	r3, r3
 8000a3a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 8000a3e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a42:	fab3 f383 	clz	r3, r3
 8000a46:	b2db      	uxtb	r3, r3
 8000a48:	095b      	lsrs	r3, r3, #5
 8000a4a:	b2db      	uxtb	r3, r3
 8000a4c:	f043 0301 	orr.w	r3, r3, #1
 8000a50:	b2db      	uxtb	r3, r3
 8000a52:	2b01      	cmp	r3, #1
 8000a54:	d102      	bne.n	8000a5c <HAL_RCC_OscConfig+0x1e4>
 8000a56:	4b48      	ldr	r3, [pc, #288]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	e015      	b.n	8000a88 <HAL_RCC_OscConfig+0x210>
 8000a5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a60:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a64:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8000a68:	fa93 f3a3 	rbit	r3, r3
 8000a6c:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8000a70:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a74:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000a78:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8000a7c:	fa93 f3a3 	rbit	r3, r3
 8000a80:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000a84:	4b3c      	ldr	r3, [pc, #240]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 8000a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a88:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000a8c:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000a90:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8000a94:	fa92 f2a2 	rbit	r2, r2
 8000a98:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 8000a9c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000aa0:	fab2 f282 	clz	r2, r2
 8000aa4:	b252      	sxtb	r2, r2
 8000aa6:	f042 0220 	orr.w	r2, r2, #32
 8000aaa:	b252      	sxtb	r2, r2
 8000aac:	b2d2      	uxtb	r2, r2
 8000aae:	f002 021f 	and.w	r2, r2, #31
 8000ab2:	2101      	movs	r1, #1
 8000ab4:	fa01 f202 	lsl.w	r2, r1, r2
 8000ab8:	4013      	ands	r3, r2
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d0aa      	beq.n	8000a14 <HAL_RCC_OscConfig+0x19c>
 8000abe:	e05e      	b.n	8000b7e <HAL_RCC_OscConfig+0x306>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ac0:	f7ff fc38 	bl	8000334 <HAL_GetTick>
 8000ac4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ac8:	e00a      	b.n	8000ae0 <HAL_RCC_OscConfig+0x268>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000aca:	f7ff fc33 	bl	8000334 <HAL_GetTick>
 8000ace:	4602      	mov	r2, r0
 8000ad0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000ad4:	1ad3      	subs	r3, r2, r3
 8000ad6:	2b64      	cmp	r3, #100	; 0x64
 8000ad8:	d902      	bls.n	8000ae0 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8000ada:	2303      	movs	r3, #3
 8000adc:	f000 bdb3 	b.w	8001646 <HAL_RCC_OscConfig+0xdce>
 8000ae0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ae4:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ae8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8000aec:	fa93 f3a3 	rbit	r3, r3
 8000af0:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 8000af4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000af8:	fab3 f383 	clz	r3, r3
 8000afc:	b2db      	uxtb	r3, r3
 8000afe:	095b      	lsrs	r3, r3, #5
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	f043 0301 	orr.w	r3, r3, #1
 8000b06:	b2db      	uxtb	r3, r3
 8000b08:	2b01      	cmp	r3, #1
 8000b0a:	d102      	bne.n	8000b12 <HAL_RCC_OscConfig+0x29a>
 8000b0c:	4b1a      	ldr	r3, [pc, #104]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	e015      	b.n	8000b3e <HAL_RCC_OscConfig+0x2c6>
 8000b12:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b16:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b1a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000b1e:	fa93 f3a3 	rbit	r3, r3
 8000b22:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000b26:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b2a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000b2e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000b32:	fa93 f3a3 	rbit	r3, r3
 8000b36:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000b3a:	4b0f      	ldr	r3, [pc, #60]	; (8000b78 <HAL_RCC_OscConfig+0x300>)
 8000b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b3e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000b42:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000b46:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000b4a:	fa92 f2a2 	rbit	r2, r2
 8000b4e:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 8000b52:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000b56:	fab2 f282 	clz	r2, r2
 8000b5a:	b252      	sxtb	r2, r2
 8000b5c:	f042 0220 	orr.w	r2, r2, #32
 8000b60:	b252      	sxtb	r2, r2
 8000b62:	b2d2      	uxtb	r2, r2
 8000b64:	f002 021f 	and.w	r2, r2, #31
 8000b68:	2101      	movs	r1, #1
 8000b6a:	fa01 f202 	lsl.w	r2, r1, r2
 8000b6e:	4013      	ands	r3, r2
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d1aa      	bne.n	8000aca <HAL_RCC_OscConfig+0x252>
 8000b74:	e003      	b.n	8000b7e <HAL_RCC_OscConfig+0x306>
 8000b76:	bf00      	nop
 8000b78:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b7e:	1d3b      	adds	r3, r7, #4
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f003 0302 	and.w	r3, r3, #2
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	f000 8170 	beq.w	8000e6e <HAL_RCC_OscConfig+0x5f6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000b8e:	4bd0      	ldr	r3, [pc, #832]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000b90:	685b      	ldr	r3, [r3, #4]
 8000b92:	f003 030c 	and.w	r3, r3, #12
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d00b      	beq.n	8000bb2 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000b9a:	4bcd      	ldr	r3, [pc, #820]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000b9c:	685b      	ldr	r3, [r3, #4]
 8000b9e:	f003 030c 	and.w	r3, r3, #12
 8000ba2:	2b08      	cmp	r3, #8
 8000ba4:	d16d      	bne.n	8000c82 <HAL_RCC_OscConfig+0x40a>
 8000ba6:	4bca      	ldr	r3, [pc, #808]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000ba8:	685b      	ldr	r3, [r3, #4]
 8000baa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d167      	bne.n	8000c82 <HAL_RCC_OscConfig+0x40a>
 8000bb2:	2302      	movs	r3, #2
 8000bb4:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bb8:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8000bbc:	fa93 f3a3 	rbit	r3, r3
 8000bc0:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 8000bc4:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bc8:	fab3 f383 	clz	r3, r3
 8000bcc:	b2db      	uxtb	r3, r3
 8000bce:	095b      	lsrs	r3, r3, #5
 8000bd0:	b2db      	uxtb	r3, r3
 8000bd2:	f043 0301 	orr.w	r3, r3, #1
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	d102      	bne.n	8000be2 <HAL_RCC_OscConfig+0x36a>
 8000bdc:	4bbc      	ldr	r3, [pc, #752]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	e013      	b.n	8000c0a <HAL_RCC_OscConfig+0x392>
 8000be2:	2302      	movs	r3, #2
 8000be4:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000be8:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8000bec:	fa93 f3a3 	rbit	r3, r3
 8000bf0:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000bfa:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000bfe:	fa93 f3a3 	rbit	r3, r3
 8000c02:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000c06:	4bb2      	ldr	r3, [pc, #712]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c0a:	2202      	movs	r2, #2
 8000c0c:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8000c10:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8000c14:	fa92 f2a2 	rbit	r2, r2
 8000c18:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 8000c1c:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000c20:	fab2 f282 	clz	r2, r2
 8000c24:	b252      	sxtb	r2, r2
 8000c26:	f042 0220 	orr.w	r2, r2, #32
 8000c2a:	b252      	sxtb	r2, r2
 8000c2c:	b2d2      	uxtb	r2, r2
 8000c2e:	f002 021f 	and.w	r2, r2, #31
 8000c32:	2101      	movs	r1, #1
 8000c34:	fa01 f202 	lsl.w	r2, r1, r2
 8000c38:	4013      	ands	r3, r2
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d007      	beq.n	8000c4e <HAL_RCC_OscConfig+0x3d6>
 8000c3e:	1d3b      	adds	r3, r7, #4
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	691b      	ldr	r3, [r3, #16]
 8000c44:	2b01      	cmp	r3, #1
 8000c46:	d002      	beq.n	8000c4e <HAL_RCC_OscConfig+0x3d6>
      {
        return HAL_ERROR;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	f000 bcfc 	b.w	8001646 <HAL_RCC_OscConfig+0xdce>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c4e:	4ba0      	ldr	r3, [pc, #640]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c56:	1d3b      	adds	r3, r7, #4
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	6959      	ldr	r1, [r3, #20]
 8000c5c:	23f8      	movs	r3, #248	; 0xf8
 8000c5e:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c62:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8000c66:	fa93 f3a3 	rbit	r3, r3
 8000c6a:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 8000c6e:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8000c72:	fab3 f383 	clz	r3, r3
 8000c76:	fa01 f303 	lsl.w	r3, r1, r3
 8000c7a:	4995      	ldr	r1, [pc, #596]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000c7c:	4313      	orrs	r3, r2
 8000c7e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c80:	e0f5      	b.n	8000e6e <HAL_RCC_OscConfig+0x5f6>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c82:	1d3b      	adds	r3, r7, #4
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	691b      	ldr	r3, [r3, #16]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	f000 8085 	beq.w	8000d98 <HAL_RCC_OscConfig+0x520>
 8000c8e:	2301      	movs	r3, #1
 8000c90:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c94:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8000c98:	fa93 f3a3 	rbit	r3, r3
 8000c9c:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 8000ca0:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ca4:	fab3 f383 	clz	r3, r3
 8000ca8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000cac:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000cb0:	009b      	lsls	r3, r3, #2
 8000cb2:	461a      	mov	r2, r3
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cb8:	f7ff fb3c 	bl	8000334 <HAL_GetTick>
 8000cbc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cc0:	e00a      	b.n	8000cd8 <HAL_RCC_OscConfig+0x460>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000cc2:	f7ff fb37 	bl	8000334 <HAL_GetTick>
 8000cc6:	4602      	mov	r2, r0
 8000cc8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000ccc:	1ad3      	subs	r3, r2, r3
 8000cce:	2b02      	cmp	r3, #2
 8000cd0:	d902      	bls.n	8000cd8 <HAL_RCC_OscConfig+0x460>
          {
            return HAL_TIMEOUT;
 8000cd2:	2303      	movs	r3, #3
 8000cd4:	f000 bcb7 	b.w	8001646 <HAL_RCC_OscConfig+0xdce>
 8000cd8:	2302      	movs	r3, #2
 8000cda:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cde:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8000ce2:	fa93 f3a3 	rbit	r3, r3
 8000ce6:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 8000cea:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cee:	fab3 f383 	clz	r3, r3
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	095b      	lsrs	r3, r3, #5
 8000cf6:	b2db      	uxtb	r3, r3
 8000cf8:	f043 0301 	orr.w	r3, r3, #1
 8000cfc:	b2db      	uxtb	r3, r3
 8000cfe:	2b01      	cmp	r3, #1
 8000d00:	d102      	bne.n	8000d08 <HAL_RCC_OscConfig+0x490>
 8000d02:	4b73      	ldr	r3, [pc, #460]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	e013      	b.n	8000d30 <HAL_RCC_OscConfig+0x4b8>
 8000d08:	2302      	movs	r3, #2
 8000d0a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d0e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8000d12:	fa93 f3a3 	rbit	r3, r3
 8000d16:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8000d1a:	2302      	movs	r3, #2
 8000d1c:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000d20:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8000d24:	fa93 f3a3 	rbit	r3, r3
 8000d28:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8000d2c:	4b68      	ldr	r3, [pc, #416]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d30:	2202      	movs	r2, #2
 8000d32:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8000d36:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8000d3a:	fa92 f2a2 	rbit	r2, r2
 8000d3e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 8000d42:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	b252      	sxtb	r2, r2
 8000d4c:	f042 0220 	orr.w	r2, r2, #32
 8000d50:	b252      	sxtb	r2, r2
 8000d52:	b2d2      	uxtb	r2, r2
 8000d54:	f002 021f 	and.w	r2, r2, #31
 8000d58:	2101      	movs	r1, #1
 8000d5a:	fa01 f202 	lsl.w	r2, r1, r2
 8000d5e:	4013      	ands	r3, r2
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d0ae      	beq.n	8000cc2 <HAL_RCC_OscConfig+0x44a>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d64:	4b5a      	ldr	r3, [pc, #360]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d6c:	1d3b      	adds	r3, r7, #4
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	6959      	ldr	r1, [r3, #20]
 8000d72:	23f8      	movs	r3, #248	; 0xf8
 8000d74:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d78:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8000d7c:	fa93 f3a3 	rbit	r3, r3
 8000d80:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 8000d84:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8000d88:	fab3 f383 	clz	r3, r3
 8000d8c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d90:	494f      	ldr	r1, [pc, #316]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000d92:	4313      	orrs	r3, r2
 8000d94:	600b      	str	r3, [r1, #0]
 8000d96:	e06a      	b.n	8000e6e <HAL_RCC_OscConfig+0x5f6>
 8000d98:	2301      	movs	r3, #1
 8000d9a:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d9e:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8000da2:	fa93 f3a3 	rbit	r3, r3
 8000da6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 8000daa:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000dae:	fab3 f383 	clz	r3, r3
 8000db2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000db6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000dba:	009b      	lsls	r3, r3, #2
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dc2:	f7ff fab7 	bl	8000334 <HAL_GetTick>
 8000dc6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dca:	e00a      	b.n	8000de2 <HAL_RCC_OscConfig+0x56a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000dcc:	f7ff fab2 	bl	8000334 <HAL_GetTick>
 8000dd0:	4602      	mov	r2, r0
 8000dd2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000dd6:	1ad3      	subs	r3, r2, r3
 8000dd8:	2b02      	cmp	r3, #2
 8000dda:	d902      	bls.n	8000de2 <HAL_RCC_OscConfig+0x56a>
          {
            return HAL_TIMEOUT;
 8000ddc:	2303      	movs	r3, #3
 8000dde:	f000 bc32 	b.w	8001646 <HAL_RCC_OscConfig+0xdce>
 8000de2:	2302      	movs	r3, #2
 8000de4:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000de8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8000dec:	fa93 f3a3 	rbit	r3, r3
 8000df0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 8000df4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000df8:	fab3 f383 	clz	r3, r3
 8000dfc:	b2db      	uxtb	r3, r3
 8000dfe:	095b      	lsrs	r3, r3, #5
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	f043 0301 	orr.w	r3, r3, #1
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	2b01      	cmp	r3, #1
 8000e0a:	d102      	bne.n	8000e12 <HAL_RCC_OscConfig+0x59a>
 8000e0c:	4b30      	ldr	r3, [pc, #192]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	e013      	b.n	8000e3a <HAL_RCC_OscConfig+0x5c2>
 8000e12:	2302      	movs	r3, #2
 8000e14:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e18:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000e1c:	fa93 f3a3 	rbit	r3, r3
 8000e20:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8000e24:	2302      	movs	r3, #2
 8000e26:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8000e2a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000e2e:	fa93 f3a3 	rbit	r3, r3
 8000e32:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8000e36:	4b26      	ldr	r3, [pc, #152]	; (8000ed0 <HAL_RCC_OscConfig+0x658>)
 8000e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e3a:	2202      	movs	r2, #2
 8000e3c:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8000e40:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8000e44:	fa92 f2a2 	rbit	r2, r2
 8000e48:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 8000e4c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8000e50:	fab2 f282 	clz	r2, r2
 8000e54:	b252      	sxtb	r2, r2
 8000e56:	f042 0220 	orr.w	r2, r2, #32
 8000e5a:	b252      	sxtb	r2, r2
 8000e5c:	b2d2      	uxtb	r2, r2
 8000e5e:	f002 021f 	and.w	r2, r2, #31
 8000e62:	2101      	movs	r1, #1
 8000e64:	fa01 f202 	lsl.w	r2, r1, r2
 8000e68:	4013      	ands	r3, r2
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d1ae      	bne.n	8000dcc <HAL_RCC_OscConfig+0x554>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e6e:	1d3b      	adds	r3, r7, #4
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f003 0308 	and.w	r3, r3, #8
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	f000 80d8 	beq.w	800102e <HAL_RCC_OscConfig+0x7b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e7e:	1d3b      	adds	r3, r7, #4
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	699b      	ldr	r3, [r3, #24]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d067      	beq.n	8000f58 <HAL_RCC_OscConfig+0x6e0>
 8000e88:	2301      	movs	r3, #1
 8000e8a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000e92:	fa93 f3a3 	rbit	r3, r3
 8000e96:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 8000e9a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e9e:	fab3 f383 	clz	r3, r3
 8000ea2:	461a      	mov	r2, r3
 8000ea4:	4b0b      	ldr	r3, [pc, #44]	; (8000ed4 <HAL_RCC_OscConfig+0x65c>)
 8000ea6:	4413      	add	r3, r2
 8000ea8:	009b      	lsls	r3, r3, #2
 8000eaa:	461a      	mov	r2, r3
 8000eac:	2301      	movs	r3, #1
 8000eae:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000eb0:	f7ff fa40 	bl	8000334 <HAL_GetTick>
 8000eb4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000eb8:	e00e      	b.n	8000ed8 <HAL_RCC_OscConfig+0x660>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000eba:	f7ff fa3b 	bl	8000334 <HAL_GetTick>
 8000ebe:	4602      	mov	r2, r0
 8000ec0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000ec4:	1ad3      	subs	r3, r2, r3
 8000ec6:	2b02      	cmp	r3, #2
 8000ec8:	d906      	bls.n	8000ed8 <HAL_RCC_OscConfig+0x660>
        {
          return HAL_TIMEOUT;
 8000eca:	2303      	movs	r3, #3
 8000ecc:	e3bb      	b.n	8001646 <HAL_RCC_OscConfig+0xdce>
 8000ece:	bf00      	nop
 8000ed0:	40021000 	.word	0x40021000
 8000ed4:	10908120 	.word	0x10908120
 8000ed8:	2302      	movs	r3, #2
 8000eda:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ede:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000ee2:	fa93 f3a3 	rbit	r3, r3
 8000ee6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8000eea:	2302      	movs	r3, #2
 8000eec:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000ef0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8000ef4:	fa93 f2a3 	rbit	r2, r3
 8000ef8:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000efc:	601a      	str	r2, [r3, #0]
 8000efe:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000f02:	2202      	movs	r2, #2
 8000f04:	601a      	str	r2, [r3, #0]
 8000f06:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	fa93 f2a3 	rbit	r2, r3
 8000f10:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8000f14:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f16:	4ba5      	ldr	r3, [pc, #660]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 8000f18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f1a:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000f1e:	2102      	movs	r1, #2
 8000f20:	6019      	str	r1, [r3, #0]
 8000f22:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	fa93 f1a3 	rbit	r1, r3
 8000f2c:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000f30:	6019      	str	r1, [r3, #0]
  return(result);
 8000f32:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	fab3 f383 	clz	r3, r3
 8000f3c:	b25b      	sxtb	r3, r3
 8000f3e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000f42:	b25b      	sxtb	r3, r3
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	f003 031f 	and.w	r3, r3, #31
 8000f4a:	2101      	movs	r1, #1
 8000f4c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f50:	4013      	ands	r3, r2
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d0b1      	beq.n	8000eba <HAL_RCC_OscConfig+0x642>
 8000f56:	e06a      	b.n	800102e <HAL_RCC_OscConfig+0x7b6>
 8000f58:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f60:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	fa93 f2a3 	rbit	r2, r3
 8000f6a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000f6e:	601a      	str	r2, [r3, #0]
  return(result);
 8000f70:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000f74:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f76:	fab3 f383 	clz	r3, r3
 8000f7a:	461a      	mov	r2, r3
 8000f7c:	4b8c      	ldr	r3, [pc, #560]	; (80011b0 <HAL_RCC_OscConfig+0x938>)
 8000f7e:	4413      	add	r3, r2
 8000f80:	009b      	lsls	r3, r3, #2
 8000f82:	461a      	mov	r2, r3
 8000f84:	2300      	movs	r3, #0
 8000f86:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f88:	f7ff f9d4 	bl	8000334 <HAL_GetTick>
 8000f8c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f90:	e009      	b.n	8000fa6 <HAL_RCC_OscConfig+0x72e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f92:	f7ff f9cf 	bl	8000334 <HAL_GetTick>
 8000f96:	4602      	mov	r2, r0
 8000f98:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000f9c:	1ad3      	subs	r3, r2, r3
 8000f9e:	2b02      	cmp	r3, #2
 8000fa0:	d901      	bls.n	8000fa6 <HAL_RCC_OscConfig+0x72e>
        {
          return HAL_TIMEOUT;
 8000fa2:	2303      	movs	r3, #3
 8000fa4:	e34f      	b.n	8001646 <HAL_RCC_OscConfig+0xdce>
 8000fa6:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000faa:	2202      	movs	r2, #2
 8000fac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fae:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	fa93 f2a3 	rbit	r2, r3
 8000fb8:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8000fbc:	601a      	str	r2, [r3, #0]
 8000fbe:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000fc2:	2202      	movs	r2, #2
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	fa93 f2a3 	rbit	r2, r3
 8000fd0:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8000fd4:	601a      	str	r2, [r3, #0]
 8000fd6:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000fda:	2202      	movs	r2, #2
 8000fdc:	601a      	str	r2, [r3, #0]
 8000fde:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	fa93 f2a3 	rbit	r2, r3
 8000fe8:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000fec:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fee:	4b6f      	ldr	r3, [pc, #444]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 8000ff0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ff2:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000ff6:	2102      	movs	r1, #2
 8000ff8:	6019      	str	r1, [r3, #0]
 8000ffa:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	fa93 f1a3 	rbit	r1, r3
 8001004:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001008:	6019      	str	r1, [r3, #0]
  return(result);
 800100a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	fab3 f383 	clz	r3, r3
 8001014:	b25b      	sxtb	r3, r3
 8001016:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800101a:	b25b      	sxtb	r3, r3
 800101c:	b2db      	uxtb	r3, r3
 800101e:	f003 031f 	and.w	r3, r3, #31
 8001022:	2101      	movs	r1, #1
 8001024:	fa01 f303 	lsl.w	r3, r1, r3
 8001028:	4013      	ands	r3, r2
 800102a:	2b00      	cmp	r3, #0
 800102c:	d1b1      	bne.n	8000f92 <HAL_RCC_OscConfig+0x71a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800102e:	1d3b      	adds	r3, r7, #4
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f003 0304 	and.w	r3, r3, #4
 8001038:	2b00      	cmp	r3, #0
 800103a:	f000 8159 	beq.w	80012f0 <HAL_RCC_OscConfig+0xa78>
  {
    FlagStatus       pwrclkchanged = RESET;
 800103e:	2300      	movs	r3, #0
 8001040:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001044:	4b59      	ldr	r3, [pc, #356]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 8001046:	69db      	ldr	r3, [r3, #28]
 8001048:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800104c:	2b00      	cmp	r3, #0
 800104e:	d112      	bne.n	8001076 <HAL_RCC_OscConfig+0x7fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001050:	4b56      	ldr	r3, [pc, #344]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 8001052:	69db      	ldr	r3, [r3, #28]
 8001054:	4a55      	ldr	r2, [pc, #340]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 8001056:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800105a:	61d3      	str	r3, [r2, #28]
 800105c:	4b53      	ldr	r3, [pc, #332]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 800105e:	69db      	ldr	r3, [r3, #28]
 8001060:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001064:	f107 030c 	add.w	r3, r7, #12
 8001068:	601a      	str	r2, [r3, #0]
 800106a:	f107 030c 	add.w	r3, r7, #12
 800106e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001070:	2301      	movs	r3, #1
 8001072:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001076:	4b4f      	ldr	r3, [pc, #316]	; (80011b4 <HAL_RCC_OscConfig+0x93c>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800107e:	2b00      	cmp	r3, #0
 8001080:	d11a      	bne.n	80010b8 <HAL_RCC_OscConfig+0x840>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001082:	4b4c      	ldr	r3, [pc, #304]	; (80011b4 <HAL_RCC_OscConfig+0x93c>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4a4b      	ldr	r2, [pc, #300]	; (80011b4 <HAL_RCC_OscConfig+0x93c>)
 8001088:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800108c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800108e:	f7ff f951 	bl	8000334 <HAL_GetTick>
 8001092:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001096:	e009      	b.n	80010ac <HAL_RCC_OscConfig+0x834>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001098:	f7ff f94c 	bl	8000334 <HAL_GetTick>
 800109c:	4602      	mov	r2, r0
 800109e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80010a2:	1ad3      	subs	r3, r2, r3
 80010a4:	2b64      	cmp	r3, #100	; 0x64
 80010a6:	d901      	bls.n	80010ac <HAL_RCC_OscConfig+0x834>
        {
          return HAL_TIMEOUT;
 80010a8:	2303      	movs	r3, #3
 80010aa:	e2cc      	b.n	8001646 <HAL_RCC_OscConfig+0xdce>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010ac:	4b41      	ldr	r3, [pc, #260]	; (80011b4 <HAL_RCC_OscConfig+0x93c>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d0ef      	beq.n	8001098 <HAL_RCC_OscConfig+0x820>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010b8:	1d3b      	adds	r3, r7, #4
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	68db      	ldr	r3, [r3, #12]
 80010be:	2b01      	cmp	r3, #1
 80010c0:	d106      	bne.n	80010d0 <HAL_RCC_OscConfig+0x858>
 80010c2:	4b3a      	ldr	r3, [pc, #232]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 80010c4:	6a1b      	ldr	r3, [r3, #32]
 80010c6:	4a39      	ldr	r2, [pc, #228]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 80010c8:	f043 0301 	orr.w	r3, r3, #1
 80010cc:	6213      	str	r3, [r2, #32]
 80010ce:	e02f      	b.n	8001130 <HAL_RCC_OscConfig+0x8b8>
 80010d0:	1d3b      	adds	r3, r7, #4
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	68db      	ldr	r3, [r3, #12]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d10c      	bne.n	80010f4 <HAL_RCC_OscConfig+0x87c>
 80010da:	4b34      	ldr	r3, [pc, #208]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 80010dc:	6a1b      	ldr	r3, [r3, #32]
 80010de:	4a33      	ldr	r2, [pc, #204]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 80010e0:	f023 0301 	bic.w	r3, r3, #1
 80010e4:	6213      	str	r3, [r2, #32]
 80010e6:	4b31      	ldr	r3, [pc, #196]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 80010e8:	6a1b      	ldr	r3, [r3, #32]
 80010ea:	4a30      	ldr	r2, [pc, #192]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 80010ec:	f023 0304 	bic.w	r3, r3, #4
 80010f0:	6213      	str	r3, [r2, #32]
 80010f2:	e01d      	b.n	8001130 <HAL_RCC_OscConfig+0x8b8>
 80010f4:	1d3b      	adds	r3, r7, #4
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	68db      	ldr	r3, [r3, #12]
 80010fa:	2b05      	cmp	r3, #5
 80010fc:	d10c      	bne.n	8001118 <HAL_RCC_OscConfig+0x8a0>
 80010fe:	4b2b      	ldr	r3, [pc, #172]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 8001100:	6a1b      	ldr	r3, [r3, #32]
 8001102:	4a2a      	ldr	r2, [pc, #168]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 8001104:	f043 0304 	orr.w	r3, r3, #4
 8001108:	6213      	str	r3, [r2, #32]
 800110a:	4b28      	ldr	r3, [pc, #160]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 800110c:	6a1b      	ldr	r3, [r3, #32]
 800110e:	4a27      	ldr	r2, [pc, #156]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 8001110:	f043 0301 	orr.w	r3, r3, #1
 8001114:	6213      	str	r3, [r2, #32]
 8001116:	e00b      	b.n	8001130 <HAL_RCC_OscConfig+0x8b8>
 8001118:	4b24      	ldr	r3, [pc, #144]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 800111a:	6a1b      	ldr	r3, [r3, #32]
 800111c:	4a23      	ldr	r2, [pc, #140]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 800111e:	f023 0301 	bic.w	r3, r3, #1
 8001122:	6213      	str	r3, [r2, #32]
 8001124:	4b21      	ldr	r3, [pc, #132]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 8001126:	6a1b      	ldr	r3, [r3, #32]
 8001128:	4a20      	ldr	r2, [pc, #128]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 800112a:	f023 0304 	bic.w	r3, r3, #4
 800112e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001130:	1d3b      	adds	r3, r7, #4
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	68db      	ldr	r3, [r3, #12]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d06b      	beq.n	8001212 <HAL_RCC_OscConfig+0x99a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800113a:	f7ff f8fb 	bl	8000334 <HAL_GetTick>
 800113e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001142:	e00b      	b.n	800115c <HAL_RCC_OscConfig+0x8e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001144:	f7ff f8f6 	bl	8000334 <HAL_GetTick>
 8001148:	4602      	mov	r2, r0
 800114a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800114e:	1ad3      	subs	r3, r2, r3
 8001150:	f241 3288 	movw	r2, #5000	; 0x1388
 8001154:	4293      	cmp	r3, r2
 8001156:	d901      	bls.n	800115c <HAL_RCC_OscConfig+0x8e4>
        {
          return HAL_TIMEOUT;
 8001158:	2303      	movs	r3, #3
 800115a:	e274      	b.n	8001646 <HAL_RCC_OscConfig+0xdce>
 800115c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001160:	2202      	movs	r2, #2
 8001162:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001164:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	fa93 f2a3 	rbit	r2, r3
 800116e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001178:	2202      	movs	r2, #2
 800117a:	601a      	str	r2, [r3, #0]
 800117c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	fa93 f2a3 	rbit	r2, r3
 8001186:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800118a:	601a      	str	r2, [r3, #0]
  return(result);
 800118c:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001190:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001192:	fab3 f383 	clz	r3, r3
 8001196:	b2db      	uxtb	r3, r3
 8001198:	095b      	lsrs	r3, r3, #5
 800119a:	b2db      	uxtb	r3, r3
 800119c:	f043 0302 	orr.w	r3, r3, #2
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	2b02      	cmp	r3, #2
 80011a4:	d108      	bne.n	80011b8 <HAL_RCC_OscConfig+0x940>
 80011a6:	4b01      	ldr	r3, [pc, #4]	; (80011ac <HAL_RCC_OscConfig+0x934>)
 80011a8:	6a1b      	ldr	r3, [r3, #32]
 80011aa:	e013      	b.n	80011d4 <HAL_RCC_OscConfig+0x95c>
 80011ac:	40021000 	.word	0x40021000
 80011b0:	10908120 	.word	0x10908120
 80011b4:	40007000 	.word	0x40007000
 80011b8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80011bc:	2202      	movs	r2, #2
 80011be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011c0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	fa93 f2a3 	rbit	r2, r3
 80011ca:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	4bbb      	ldr	r3, [pc, #748]	; (80014c0 <HAL_RCC_OscConfig+0xc48>)
 80011d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011d4:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80011d8:	2102      	movs	r1, #2
 80011da:	6011      	str	r1, [r2, #0]
 80011dc:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80011e0:	6812      	ldr	r2, [r2, #0]
 80011e2:	fa92 f1a2 	rbit	r1, r2
 80011e6:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80011ea:	6011      	str	r1, [r2, #0]
  return(result);
 80011ec:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80011f0:	6812      	ldr	r2, [r2, #0]
 80011f2:	fab2 f282 	clz	r2, r2
 80011f6:	b252      	sxtb	r2, r2
 80011f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80011fc:	b252      	sxtb	r2, r2
 80011fe:	b2d2      	uxtb	r2, r2
 8001200:	f002 021f 	and.w	r2, r2, #31
 8001204:	2101      	movs	r1, #1
 8001206:	fa01 f202 	lsl.w	r2, r1, r2
 800120a:	4013      	ands	r3, r2
 800120c:	2b00      	cmp	r3, #0
 800120e:	d099      	beq.n	8001144 <HAL_RCC_OscConfig+0x8cc>
 8001210:	e064      	b.n	80012dc <HAL_RCC_OscConfig+0xa64>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001212:	f7ff f88f 	bl	8000334 <HAL_GetTick>
 8001216:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800121a:	e00b      	b.n	8001234 <HAL_RCC_OscConfig+0x9bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800121c:	f7ff f88a 	bl	8000334 <HAL_GetTick>
 8001220:	4602      	mov	r2, r0
 8001222:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001226:	1ad3      	subs	r3, r2, r3
 8001228:	f241 3288 	movw	r2, #5000	; 0x1388
 800122c:	4293      	cmp	r3, r2
 800122e:	d901      	bls.n	8001234 <HAL_RCC_OscConfig+0x9bc>
        {
          return HAL_TIMEOUT;
 8001230:	2303      	movs	r3, #3
 8001232:	e208      	b.n	8001646 <HAL_RCC_OscConfig+0xdce>
 8001234:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001238:	2202      	movs	r2, #2
 800123a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800123c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	fa93 f2a3 	rbit	r2, r3
 8001246:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001250:	2202      	movs	r2, #2
 8001252:	601a      	str	r2, [r3, #0]
 8001254:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	fa93 f2a3 	rbit	r2, r3
 800125e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001262:	601a      	str	r2, [r3, #0]
  return(result);
 8001264:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001268:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800126a:	fab3 f383 	clz	r3, r3
 800126e:	b2db      	uxtb	r3, r3
 8001270:	095b      	lsrs	r3, r3, #5
 8001272:	b2db      	uxtb	r3, r3
 8001274:	f043 0302 	orr.w	r3, r3, #2
 8001278:	b2db      	uxtb	r3, r3
 800127a:	2b02      	cmp	r3, #2
 800127c:	d102      	bne.n	8001284 <HAL_RCC_OscConfig+0xa0c>
 800127e:	4b90      	ldr	r3, [pc, #576]	; (80014c0 <HAL_RCC_OscConfig+0xc48>)
 8001280:	6a1b      	ldr	r3, [r3, #32]
 8001282:	e00d      	b.n	80012a0 <HAL_RCC_OscConfig+0xa28>
 8001284:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001288:	2202      	movs	r2, #2
 800128a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800128c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	fa93 f2a3 	rbit	r2, r3
 8001296:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	4b88      	ldr	r3, [pc, #544]	; (80014c0 <HAL_RCC_OscConfig+0xc48>)
 800129e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012a0:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80012a4:	2102      	movs	r1, #2
 80012a6:	6011      	str	r1, [r2, #0]
 80012a8:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80012ac:	6812      	ldr	r2, [r2, #0]
 80012ae:	fa92 f1a2 	rbit	r1, r2
 80012b2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80012b6:	6011      	str	r1, [r2, #0]
  return(result);
 80012b8:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80012bc:	6812      	ldr	r2, [r2, #0]
 80012be:	fab2 f282 	clz	r2, r2
 80012c2:	b252      	sxtb	r2, r2
 80012c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80012c8:	b252      	sxtb	r2, r2
 80012ca:	b2d2      	uxtb	r2, r2
 80012cc:	f002 021f 	and.w	r2, r2, #31
 80012d0:	2101      	movs	r1, #1
 80012d2:	fa01 f202 	lsl.w	r2, r1, r2
 80012d6:	4013      	ands	r3, r2
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d19f      	bne.n	800121c <HAL_RCC_OscConfig+0x9a4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80012dc:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80012e0:	2b01      	cmp	r3, #1
 80012e2:	d105      	bne.n	80012f0 <HAL_RCC_OscConfig+0xa78>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012e4:	4b76      	ldr	r3, [pc, #472]	; (80014c0 <HAL_RCC_OscConfig+0xc48>)
 80012e6:	69db      	ldr	r3, [r3, #28]
 80012e8:	4a75      	ldr	r2, [pc, #468]	; (80014c0 <HAL_RCC_OscConfig+0xc48>)
 80012ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80012ee:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012f0:	1d3b      	adds	r3, r7, #4
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	69db      	ldr	r3, [r3, #28]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	f000 81a4 	beq.w	8001644 <HAL_RCC_OscConfig+0xdcc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012fc:	4b70      	ldr	r3, [pc, #448]	; (80014c0 <HAL_RCC_OscConfig+0xc48>)
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	f003 030c 	and.w	r3, r3, #12
 8001304:	2b08      	cmp	r3, #8
 8001306:	f000 819b 	beq.w	8001640 <HAL_RCC_OscConfig+0xdc8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800130a:	1d3b      	adds	r3, r7, #4
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	69db      	ldr	r3, [r3, #28]
 8001310:	2b02      	cmp	r3, #2
 8001312:	f040 8113 	bne.w	800153c <HAL_RCC_OscConfig+0xcc4>
 8001316:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800131a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800131e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001320:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	fa93 f2a3 	rbit	r2, r3
 800132a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800132e:	601a      	str	r2, [r3, #0]
  return(result);
 8001330:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001334:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001336:	fab3 f383 	clz	r3, r3
 800133a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800133e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001342:	009b      	lsls	r3, r3, #2
 8001344:	461a      	mov	r2, r3
 8001346:	2300      	movs	r3, #0
 8001348:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800134a:	f7fe fff3 	bl	8000334 <HAL_GetTick>
 800134e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001352:	e009      	b.n	8001368 <HAL_RCC_OscConfig+0xaf0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001354:	f7fe ffee 	bl	8000334 <HAL_GetTick>
 8001358:	4602      	mov	r2, r0
 800135a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800135e:	1ad3      	subs	r3, r2, r3
 8001360:	2b02      	cmp	r3, #2
 8001362:	d901      	bls.n	8001368 <HAL_RCC_OscConfig+0xaf0>
          {
            return HAL_TIMEOUT;
 8001364:	2303      	movs	r3, #3
 8001366:	e16e      	b.n	8001646 <HAL_RCC_OscConfig+0xdce>
 8001368:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800136c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001370:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001372:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	fa93 f2a3 	rbit	r2, r3
 800137c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001380:	601a      	str	r2, [r3, #0]
  return(result);
 8001382:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001386:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001388:	fab3 f383 	clz	r3, r3
 800138c:	b2db      	uxtb	r3, r3
 800138e:	095b      	lsrs	r3, r3, #5
 8001390:	b2db      	uxtb	r3, r3
 8001392:	f043 0301 	orr.w	r3, r3, #1
 8001396:	b2db      	uxtb	r3, r3
 8001398:	2b01      	cmp	r3, #1
 800139a:	d102      	bne.n	80013a2 <HAL_RCC_OscConfig+0xb2a>
 800139c:	4b48      	ldr	r3, [pc, #288]	; (80014c0 <HAL_RCC_OscConfig+0xc48>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	e01b      	b.n	80013da <HAL_RCC_OscConfig+0xb62>
 80013a2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80013a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80013aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ac:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	fa93 f2a3 	rbit	r2, r3
 80013b6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80013ba:	601a      	str	r2, [r3, #0]
 80013bc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80013c0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	fa93 f2a3 	rbit	r2, r3
 80013d0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	4b3a      	ldr	r3, [pc, #232]	; (80014c0 <HAL_RCC_OscConfig+0xc48>)
 80013d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013da:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80013de:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80013e2:	6011      	str	r1, [r2, #0]
 80013e4:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80013e8:	6812      	ldr	r2, [r2, #0]
 80013ea:	fa92 f1a2 	rbit	r1, r2
 80013ee:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80013f2:	6011      	str	r1, [r2, #0]
  return(result);
 80013f4:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80013f8:	6812      	ldr	r2, [r2, #0]
 80013fa:	fab2 f282 	clz	r2, r2
 80013fe:	b252      	sxtb	r2, r2
 8001400:	f042 0220 	orr.w	r2, r2, #32
 8001404:	b252      	sxtb	r2, r2
 8001406:	b2d2      	uxtb	r2, r2
 8001408:	f002 021f 	and.w	r2, r2, #31
 800140c:	2101      	movs	r1, #1
 800140e:	fa01 f202 	lsl.w	r2, r1, r2
 8001412:	4013      	ands	r3, r2
 8001414:	2b00      	cmp	r3, #0
 8001416:	d19d      	bne.n	8001354 <HAL_RCC_OscConfig+0xadc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001418:	4b29      	ldr	r3, [pc, #164]	; (80014c0 <HAL_RCC_OscConfig+0xc48>)
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001420:	1d3b      	adds	r3, r7, #4
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001426:	1d3b      	adds	r3, r7, #4
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	6a1b      	ldr	r3, [r3, #32]
 800142c:	430b      	orrs	r3, r1
 800142e:	4924      	ldr	r1, [pc, #144]	; (80014c0 <HAL_RCC_OscConfig+0xc48>)
 8001430:	4313      	orrs	r3, r2
 8001432:	604b      	str	r3, [r1, #4]
 8001434:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001438:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800143c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800143e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	fa93 f2a3 	rbit	r2, r3
 8001448:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800144c:	601a      	str	r2, [r3, #0]
  return(result);
 800144e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001452:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001454:	fab3 f383 	clz	r3, r3
 8001458:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800145c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001460:	009b      	lsls	r3, r3, #2
 8001462:	461a      	mov	r2, r3
 8001464:	2301      	movs	r3, #1
 8001466:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001468:	f7fe ff64 	bl	8000334 <HAL_GetTick>
 800146c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001470:	e009      	b.n	8001486 <HAL_RCC_OscConfig+0xc0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001472:	f7fe ff5f 	bl	8000334 <HAL_GetTick>
 8001476:	4602      	mov	r2, r0
 8001478:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	2b02      	cmp	r3, #2
 8001480:	d901      	bls.n	8001486 <HAL_RCC_OscConfig+0xc0e>
          {
            return HAL_TIMEOUT;
 8001482:	2303      	movs	r3, #3
 8001484:	e0df      	b.n	8001646 <HAL_RCC_OscConfig+0xdce>
 8001486:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800148a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800148e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001490:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	fa93 f2a3 	rbit	r2, r3
 800149a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800149e:	601a      	str	r2, [r3, #0]
  return(result);
 80014a0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80014a4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80014a6:	fab3 f383 	clz	r3, r3
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	095b      	lsrs	r3, r3, #5
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	f043 0301 	orr.w	r3, r3, #1
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	d104      	bne.n	80014c4 <HAL_RCC_OscConfig+0xc4c>
 80014ba:	4b01      	ldr	r3, [pc, #4]	; (80014c0 <HAL_RCC_OscConfig+0xc48>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	e01d      	b.n	80014fc <HAL_RCC_OscConfig+0xc84>
 80014c0:	40021000 	.word	0x40021000
 80014c4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80014c8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80014cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ce:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	fa93 f2a3 	rbit	r2, r3
 80014d8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80014dc:	601a      	str	r2, [r3, #0]
 80014de:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80014e2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	fa93 f2a3 	rbit	r2, r3
 80014f2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80014f6:	601a      	str	r2, [r3, #0]
 80014f8:	4b55      	ldr	r3, [pc, #340]	; (8001650 <HAL_RCC_OscConfig+0xdd8>)
 80014fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014fc:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001500:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001504:	6011      	str	r1, [r2, #0]
 8001506:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800150a:	6812      	ldr	r2, [r2, #0]
 800150c:	fa92 f1a2 	rbit	r1, r2
 8001510:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001514:	6011      	str	r1, [r2, #0]
  return(result);
 8001516:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800151a:	6812      	ldr	r2, [r2, #0]
 800151c:	fab2 f282 	clz	r2, r2
 8001520:	b252      	sxtb	r2, r2
 8001522:	f042 0220 	orr.w	r2, r2, #32
 8001526:	b252      	sxtb	r2, r2
 8001528:	b2d2      	uxtb	r2, r2
 800152a:	f002 021f 	and.w	r2, r2, #31
 800152e:	2101      	movs	r1, #1
 8001530:	fa01 f202 	lsl.w	r2, r1, r2
 8001534:	4013      	ands	r3, r2
 8001536:	2b00      	cmp	r3, #0
 8001538:	d09b      	beq.n	8001472 <HAL_RCC_OscConfig+0xbfa>
 800153a:	e083      	b.n	8001644 <HAL_RCC_OscConfig+0xdcc>
 800153c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001540:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001544:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001546:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	fa93 f2a3 	rbit	r2, r3
 8001550:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001554:	601a      	str	r2, [r3, #0]
  return(result);
 8001556:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800155a:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800155c:	fab3 f383 	clz	r3, r3
 8001560:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001564:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	461a      	mov	r2, r3
 800156c:	2300      	movs	r3, #0
 800156e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001570:	f7fe fee0 	bl	8000334 <HAL_GetTick>
 8001574:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001578:	e009      	b.n	800158e <HAL_RCC_OscConfig+0xd16>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800157a:	f7fe fedb 	bl	8000334 <HAL_GetTick>
 800157e:	4602      	mov	r2, r0
 8001580:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	2b02      	cmp	r3, #2
 8001588:	d901      	bls.n	800158e <HAL_RCC_OscConfig+0xd16>
          {
            return HAL_TIMEOUT;
 800158a:	2303      	movs	r3, #3
 800158c:	e05b      	b.n	8001646 <HAL_RCC_OscConfig+0xdce>
 800158e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001592:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001596:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001598:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	fa93 f2a3 	rbit	r2, r3
 80015a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015a6:	601a      	str	r2, [r3, #0]
  return(result);
 80015a8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015ac:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015ae:	fab3 f383 	clz	r3, r3
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	095b      	lsrs	r3, r3, #5
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	f043 0301 	orr.w	r3, r3, #1
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	2b01      	cmp	r3, #1
 80015c0:	d102      	bne.n	80015c8 <HAL_RCC_OscConfig+0xd50>
 80015c2:	4b23      	ldr	r3, [pc, #140]	; (8001650 <HAL_RCC_OscConfig+0xdd8>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	e01b      	b.n	8001600 <HAL_RCC_OscConfig+0xd88>
 80015c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015cc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80015d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	fa93 f2a3 	rbit	r2, r3
 80015dc:	f107 0320 	add.w	r3, r7, #32
 80015e0:	601a      	str	r2, [r3, #0]
 80015e2:	f107 031c 	add.w	r3, r7, #28
 80015e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	f107 031c 	add.w	r3, r7, #28
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	fa93 f2a3 	rbit	r2, r3
 80015f6:	f107 0318 	add.w	r3, r7, #24
 80015fa:	601a      	str	r2, [r3, #0]
 80015fc:	4b14      	ldr	r3, [pc, #80]	; (8001650 <HAL_RCC_OscConfig+0xdd8>)
 80015fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001600:	f107 0214 	add.w	r2, r7, #20
 8001604:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001608:	6011      	str	r1, [r2, #0]
 800160a:	f107 0214 	add.w	r2, r7, #20
 800160e:	6812      	ldr	r2, [r2, #0]
 8001610:	fa92 f1a2 	rbit	r1, r2
 8001614:	f107 0210 	add.w	r2, r7, #16
 8001618:	6011      	str	r1, [r2, #0]
  return(result);
 800161a:	f107 0210 	add.w	r2, r7, #16
 800161e:	6812      	ldr	r2, [r2, #0]
 8001620:	fab2 f282 	clz	r2, r2
 8001624:	b252      	sxtb	r2, r2
 8001626:	f042 0220 	orr.w	r2, r2, #32
 800162a:	b252      	sxtb	r2, r2
 800162c:	b2d2      	uxtb	r2, r2
 800162e:	f002 021f 	and.w	r2, r2, #31
 8001632:	2101      	movs	r1, #1
 8001634:	fa01 f202 	lsl.w	r2, r1, r2
 8001638:	4013      	ands	r3, r2
 800163a:	2b00      	cmp	r3, #0
 800163c:	d19d      	bne.n	800157a <HAL_RCC_OscConfig+0xd02>
 800163e:	e001      	b.n	8001644 <HAL_RCC_OscConfig+0xdcc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e000      	b.n	8001646 <HAL_RCC_OscConfig+0xdce>
    }
  }
  
  return HAL_OK;
 8001644:	2300      	movs	r3, #0
}
 8001646:	4618      	mov	r0, r3
 8001648:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40021000 	.word	0x40021000

08001654 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b09e      	sub	sp, #120	; 0x78
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
 800165c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800165e:	2300      	movs	r3, #0
 8001660:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d101      	bne.n	800166c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e164      	b.n	8001936 <HAL_RCC_ClockConfig+0x2e2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800166c:	4b92      	ldr	r3, [pc, #584]	; (80018b8 <HAL_RCC_ClockConfig+0x264>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f003 0307 	and.w	r3, r3, #7
 8001674:	683a      	ldr	r2, [r7, #0]
 8001676:	429a      	cmp	r2, r3
 8001678:	d910      	bls.n	800169c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800167a:	4b8f      	ldr	r3, [pc, #572]	; (80018b8 <HAL_RCC_ClockConfig+0x264>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f023 0207 	bic.w	r2, r3, #7
 8001682:	498d      	ldr	r1, [pc, #564]	; (80018b8 <HAL_RCC_ClockConfig+0x264>)
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	4313      	orrs	r3, r2
 8001688:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800168a:	4b8b      	ldr	r3, [pc, #556]	; (80018b8 <HAL_RCC_ClockConfig+0x264>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f003 0307 	and.w	r3, r3, #7
 8001692:	683a      	ldr	r2, [r7, #0]
 8001694:	429a      	cmp	r2, r3
 8001696:	d001      	beq.n	800169c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001698:	2301      	movs	r3, #1
 800169a:	e14c      	b.n	8001936 <HAL_RCC_ClockConfig+0x2e2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f003 0302 	and.w	r3, r3, #2
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d008      	beq.n	80016ba <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016a8:	4b84      	ldr	r3, [pc, #528]	; (80018bc <HAL_RCC_ClockConfig+0x268>)
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	4981      	ldr	r1, [pc, #516]	; (80018bc <HAL_RCC_ClockConfig+0x268>)
 80016b6:	4313      	orrs	r3, r2
 80016b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f003 0301 	and.w	r3, r3, #1
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	f000 80df 	beq.w	8001886 <HAL_RCC_ClockConfig+0x232>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d13d      	bne.n	800174c <HAL_RCC_ClockConfig+0xf8>
 80016d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016d4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80016d8:	fa93 f3a3 	rbit	r3, r3
 80016dc:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 80016de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016e0:	fab3 f383 	clz	r3, r3
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	095b      	lsrs	r3, r3, #5
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	f043 0301 	orr.w	r3, r3, #1
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d102      	bne.n	80016fa <HAL_RCC_ClockConfig+0xa6>
 80016f4:	4b71      	ldr	r3, [pc, #452]	; (80018bc <HAL_RCC_ClockConfig+0x268>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	e00f      	b.n	800171a <HAL_RCC_ClockConfig+0xc6>
 80016fa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016fe:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001700:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001702:	fa93 f3a3 	rbit	r3, r3
 8001706:	667b      	str	r3, [r7, #100]	; 0x64
 8001708:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800170c:	663b      	str	r3, [r7, #96]	; 0x60
 800170e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001710:	fa93 f3a3 	rbit	r3, r3
 8001714:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001716:	4b69      	ldr	r3, [pc, #420]	; (80018bc <HAL_RCC_ClockConfig+0x268>)
 8001718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800171a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800171e:	65ba      	str	r2, [r7, #88]	; 0x58
 8001720:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001722:	fa92 f2a2 	rbit	r2, r2
 8001726:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 8001728:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800172a:	fab2 f282 	clz	r2, r2
 800172e:	b252      	sxtb	r2, r2
 8001730:	f042 0220 	orr.w	r2, r2, #32
 8001734:	b252      	sxtb	r2, r2
 8001736:	b2d2      	uxtb	r2, r2
 8001738:	f002 021f 	and.w	r2, r2, #31
 800173c:	2101      	movs	r1, #1
 800173e:	fa01 f202 	lsl.w	r2, r1, r2
 8001742:	4013      	ands	r3, r2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d17d      	bne.n	8001844 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001748:	2301      	movs	r3, #1
 800174a:	e0f4      	b.n	8001936 <HAL_RCC_ClockConfig+0x2e2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	2b02      	cmp	r3, #2
 8001752:	d13d      	bne.n	80017d0 <HAL_RCC_ClockConfig+0x17c>
 8001754:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001758:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800175a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800175c:	fa93 f3a3 	rbit	r3, r3
 8001760:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 8001762:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001764:	fab3 f383 	clz	r3, r3
 8001768:	b2db      	uxtb	r3, r3
 800176a:	095b      	lsrs	r3, r3, #5
 800176c:	b2db      	uxtb	r3, r3
 800176e:	f043 0301 	orr.w	r3, r3, #1
 8001772:	b2db      	uxtb	r3, r3
 8001774:	2b01      	cmp	r3, #1
 8001776:	d102      	bne.n	800177e <HAL_RCC_ClockConfig+0x12a>
 8001778:	4b50      	ldr	r3, [pc, #320]	; (80018bc <HAL_RCC_ClockConfig+0x268>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	e00f      	b.n	800179e <HAL_RCC_ClockConfig+0x14a>
 800177e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001782:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001784:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001786:	fa93 f3a3 	rbit	r3, r3
 800178a:	647b      	str	r3, [r7, #68]	; 0x44
 800178c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001790:	643b      	str	r3, [r7, #64]	; 0x40
 8001792:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001794:	fa93 f3a3 	rbit	r3, r3
 8001798:	63fb      	str	r3, [r7, #60]	; 0x3c
 800179a:	4b48      	ldr	r3, [pc, #288]	; (80018bc <HAL_RCC_ClockConfig+0x268>)
 800179c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800179e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017a2:	63ba      	str	r2, [r7, #56]	; 0x38
 80017a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80017a6:	fa92 f2a2 	rbit	r2, r2
 80017aa:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 80017ac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80017ae:	fab2 f282 	clz	r2, r2
 80017b2:	b252      	sxtb	r2, r2
 80017b4:	f042 0220 	orr.w	r2, r2, #32
 80017b8:	b252      	sxtb	r2, r2
 80017ba:	b2d2      	uxtb	r2, r2
 80017bc:	f002 021f 	and.w	r2, r2, #31
 80017c0:	2101      	movs	r1, #1
 80017c2:	fa01 f202 	lsl.w	r2, r1, r2
 80017c6:	4013      	ands	r3, r2
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d13b      	bne.n	8001844 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 80017cc:	2301      	movs	r3, #1
 80017ce:	e0b2      	b.n	8001936 <HAL_RCC_ClockConfig+0x2e2>
 80017d0:	2302      	movs	r3, #2
 80017d2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017d6:	fa93 f3a3 	rbit	r3, r3
 80017da:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 80017dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017de:	fab3 f383 	clz	r3, r3
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	095b      	lsrs	r3, r3, #5
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	f043 0301 	orr.w	r3, r3, #1
 80017ec:	b2db      	uxtb	r3, r3
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d102      	bne.n	80017f8 <HAL_RCC_ClockConfig+0x1a4>
 80017f2:	4b32      	ldr	r3, [pc, #200]	; (80018bc <HAL_RCC_ClockConfig+0x268>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	e00d      	b.n	8001814 <HAL_RCC_ClockConfig+0x1c0>
 80017f8:	2302      	movs	r3, #2
 80017fa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017fe:	fa93 f3a3 	rbit	r3, r3
 8001802:	627b      	str	r3, [r7, #36]	; 0x24
 8001804:	2302      	movs	r3, #2
 8001806:	623b      	str	r3, [r7, #32]
 8001808:	6a3b      	ldr	r3, [r7, #32]
 800180a:	fa93 f3a3 	rbit	r3, r3
 800180e:	61fb      	str	r3, [r7, #28]
 8001810:	4b2a      	ldr	r3, [pc, #168]	; (80018bc <HAL_RCC_ClockConfig+0x268>)
 8001812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001814:	2202      	movs	r2, #2
 8001816:	61ba      	str	r2, [r7, #24]
 8001818:	69ba      	ldr	r2, [r7, #24]
 800181a:	fa92 f2a2 	rbit	r2, r2
 800181e:	617a      	str	r2, [r7, #20]
  return(result);
 8001820:	697a      	ldr	r2, [r7, #20]
 8001822:	fab2 f282 	clz	r2, r2
 8001826:	b252      	sxtb	r2, r2
 8001828:	f042 0220 	orr.w	r2, r2, #32
 800182c:	b252      	sxtb	r2, r2
 800182e:	b2d2      	uxtb	r2, r2
 8001830:	f002 021f 	and.w	r2, r2, #31
 8001834:	2101      	movs	r1, #1
 8001836:	fa01 f202 	lsl.w	r2, r1, r2
 800183a:	4013      	ands	r3, r2
 800183c:	2b00      	cmp	r3, #0
 800183e:	d101      	bne.n	8001844 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001840:	2301      	movs	r3, #1
 8001842:	e078      	b.n	8001936 <HAL_RCC_ClockConfig+0x2e2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001844:	4b1d      	ldr	r3, [pc, #116]	; (80018bc <HAL_RCC_ClockConfig+0x268>)
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	f023 0203 	bic.w	r2, r3, #3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	491a      	ldr	r1, [pc, #104]	; (80018bc <HAL_RCC_ClockConfig+0x268>)
 8001852:	4313      	orrs	r3, r2
 8001854:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001856:	f7fe fd6d 	bl	8000334 <HAL_GetTick>
 800185a:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800185c:	e00a      	b.n	8001874 <HAL_RCC_ClockConfig+0x220>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800185e:	f7fe fd69 	bl	8000334 <HAL_GetTick>
 8001862:	4602      	mov	r2, r0
 8001864:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	f241 3288 	movw	r2, #5000	; 0x1388
 800186c:	4293      	cmp	r3, r2
 800186e:	d901      	bls.n	8001874 <HAL_RCC_ClockConfig+0x220>
      {
        return HAL_TIMEOUT;
 8001870:	2303      	movs	r3, #3
 8001872:	e060      	b.n	8001936 <HAL_RCC_ClockConfig+0x2e2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001874:	4b11      	ldr	r3, [pc, #68]	; (80018bc <HAL_RCC_ClockConfig+0x268>)
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	f003 020c 	and.w	r2, r3, #12
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	429a      	cmp	r2, r3
 8001884:	d1eb      	bne.n	800185e <HAL_RCC_ClockConfig+0x20a>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001886:	4b0c      	ldr	r3, [pc, #48]	; (80018b8 <HAL_RCC_ClockConfig+0x264>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 0307 	and.w	r3, r3, #7
 800188e:	683a      	ldr	r2, [r7, #0]
 8001890:	429a      	cmp	r2, r3
 8001892:	d215      	bcs.n	80018c0 <HAL_RCC_ClockConfig+0x26c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001894:	4b08      	ldr	r3, [pc, #32]	; (80018b8 <HAL_RCC_ClockConfig+0x264>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f023 0207 	bic.w	r2, r3, #7
 800189c:	4906      	ldr	r1, [pc, #24]	; (80018b8 <HAL_RCC_ClockConfig+0x264>)
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018a4:	4b04      	ldr	r3, [pc, #16]	; (80018b8 <HAL_RCC_ClockConfig+0x264>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f003 0307 	and.w	r3, r3, #7
 80018ac:	683a      	ldr	r2, [r7, #0]
 80018ae:	429a      	cmp	r2, r3
 80018b0:	d006      	beq.n	80018c0 <HAL_RCC_ClockConfig+0x26c>
    {
      return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e03f      	b.n	8001936 <HAL_RCC_ClockConfig+0x2e2>
 80018b6:	bf00      	nop
 80018b8:	40022000 	.word	0x40022000
 80018bc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f003 0304 	and.w	r3, r3, #4
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d008      	beq.n	80018de <HAL_RCC_ClockConfig+0x28a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018cc:	4b1c      	ldr	r3, [pc, #112]	; (8001940 <HAL_RCC_ClockConfig+0x2ec>)
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	4919      	ldr	r1, [pc, #100]	; (8001940 <HAL_RCC_ClockConfig+0x2ec>)
 80018da:	4313      	orrs	r3, r2
 80018dc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 0308 	and.w	r3, r3, #8
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d009      	beq.n	80018fe <HAL_RCC_ClockConfig+0x2aa>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018ea:	4b15      	ldr	r3, [pc, #84]	; (8001940 <HAL_RCC_ClockConfig+0x2ec>)
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	691b      	ldr	r3, [r3, #16]
 80018f6:	00db      	lsls	r3, r3, #3
 80018f8:	4911      	ldr	r1, [pc, #68]	; (8001940 <HAL_RCC_ClockConfig+0x2ec>)
 80018fa:	4313      	orrs	r3, r2
 80018fc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80018fe:	f000 f825 	bl	800194c <HAL_RCC_GetSysClockFreq>
 8001902:	4601      	mov	r1, r0
 8001904:	4b0e      	ldr	r3, [pc, #56]	; (8001940 <HAL_RCC_ClockConfig+0x2ec>)
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800190c:	23f0      	movs	r3, #240	; 0xf0
 800190e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	fa93 f3a3 	rbit	r3, r3
 8001916:	60fb      	str	r3, [r7, #12]
  return(result);
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	fab3 f383 	clz	r3, r3
 800191e:	fa22 f303 	lsr.w	r3, r2, r3
 8001922:	4a08      	ldr	r2, [pc, #32]	; (8001944 <HAL_RCC_ClockConfig+0x2f0>)
 8001924:	5cd3      	ldrb	r3, [r2, r3]
 8001926:	fa21 f303 	lsr.w	r3, r1, r3
 800192a:	4a07      	ldr	r2, [pc, #28]	; (8001948 <HAL_RCC_ClockConfig+0x2f4>)
 800192c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800192e:	2000      	movs	r0, #0
 8001930:	f7fe fcbc 	bl	80002ac <HAL_InitTick>
  
  return HAL_OK;
 8001934:	2300      	movs	r3, #0
}
 8001936:	4618      	mov	r0, r3
 8001938:	3778      	adds	r7, #120	; 0x78
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	40021000 	.word	0x40021000
 8001944:	08003a70 	.word	0x08003a70
 8001948:	20000008 	.word	0x20000008

0800194c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800194c:	b480      	push	{r7}
 800194e:	b08b      	sub	sp, #44	; 0x2c
 8001950:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001952:	2300      	movs	r3, #0
 8001954:	61fb      	str	r3, [r7, #28]
 8001956:	2300      	movs	r3, #0
 8001958:	61bb      	str	r3, [r7, #24]
 800195a:	2300      	movs	r3, #0
 800195c:	627b      	str	r3, [r7, #36]	; 0x24
 800195e:	2300      	movs	r3, #0
 8001960:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001962:	2300      	movs	r3, #0
 8001964:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001966:	4b29      	ldr	r3, [pc, #164]	; (8001a0c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800196c:	69fb      	ldr	r3, [r7, #28]
 800196e:	f003 030c 	and.w	r3, r3, #12
 8001972:	2b04      	cmp	r3, #4
 8001974:	d002      	beq.n	800197c <HAL_RCC_GetSysClockFreq+0x30>
 8001976:	2b08      	cmp	r3, #8
 8001978:	d003      	beq.n	8001982 <HAL_RCC_GetSysClockFreq+0x36>
 800197a:	e03c      	b.n	80019f6 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800197c:	4b24      	ldr	r3, [pc, #144]	; (8001a10 <HAL_RCC_GetSysClockFreq+0xc4>)
 800197e:	623b      	str	r3, [r7, #32]
      break;
 8001980:	e03c      	b.n	80019fc <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001988:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 800198c:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	fa93 f3a3 	rbit	r3, r3
 8001994:	607b      	str	r3, [r7, #4]
  return(result);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	fab3 f383 	clz	r3, r3
 800199c:	fa22 f303 	lsr.w	r3, r2, r3
 80019a0:	4a1c      	ldr	r2, [pc, #112]	; (8001a14 <HAL_RCC_GetSysClockFreq+0xc8>)
 80019a2:	5cd3      	ldrb	r3, [r2, r3]
 80019a4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80019a6:	4b19      	ldr	r3, [pc, #100]	; (8001a0c <HAL_RCC_GetSysClockFreq+0xc0>)
 80019a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019aa:	f003 020f 	and.w	r2, r3, #15
 80019ae:	230f      	movs	r3, #15
 80019b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	fa93 f3a3 	rbit	r3, r3
 80019b8:	60fb      	str	r3, [r7, #12]
  return(result);
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	fab3 f383 	clz	r3, r3
 80019c0:	fa22 f303 	lsr.w	r3, r2, r3
 80019c4:	4a14      	ldr	r2, [pc, #80]	; (8001a18 <HAL_RCC_GetSysClockFreq+0xcc>)
 80019c6:	5cd3      	ldrb	r3, [r2, r3]
 80019c8:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80019ca:	69fb      	ldr	r3, [r7, #28]
 80019cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d008      	beq.n	80019e6 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80019d4:	4a0e      	ldr	r2, [pc, #56]	; (8001a10 <HAL_RCC_GetSysClockFreq+0xc4>)
 80019d6:	69bb      	ldr	r3, [r7, #24]
 80019d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	fb02 f303 	mul.w	r3, r2, r3
 80019e2:	627b      	str	r3, [r7, #36]	; 0x24
 80019e4:	e004      	b.n	80019f0 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	4a0c      	ldr	r2, [pc, #48]	; (8001a1c <HAL_RCC_GetSysClockFreq+0xd0>)
 80019ea:	fb02 f303 	mul.w	r3, r2, r3
 80019ee:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80019f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019f2:	623b      	str	r3, [r7, #32]
      break;
 80019f4:	e002      	b.n	80019fc <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80019f6:	4b06      	ldr	r3, [pc, #24]	; (8001a10 <HAL_RCC_GetSysClockFreq+0xc4>)
 80019f8:	623b      	str	r3, [r7, #32]
      break;
 80019fa:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019fc:	6a3b      	ldr	r3, [r7, #32]
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	372c      	adds	r7, #44	; 0x2c
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	40021000 	.word	0x40021000
 8001a10:	007a1200 	.word	0x007a1200
 8001a14:	08003a50 	.word	0x08003a50
 8001a18:	08003a60 	.word	0x08003a60
 8001a1c:	003d0900 	.word	0x003d0900

08001a20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a24:	4b03      	ldr	r3, [pc, #12]	; (8001a34 <HAL_RCC_GetHCLKFreq+0x14>)
 8001a26:	681b      	ldr	r3, [r3, #0]
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop
 8001a34:	20000008 	.word	0x20000008

08001a38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001a3e:	f7ff ffef 	bl	8001a20 <HAL_RCC_GetHCLKFreq>
 8001a42:	4601      	mov	r1, r0
 8001a44:	4b0b      	ldr	r3, [pc, #44]	; (8001a74 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001a4c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001a50:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	fa93 f3a3 	rbit	r3, r3
 8001a58:	603b      	str	r3, [r7, #0]
  return(result);
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	fab3 f383 	clz	r3, r3
 8001a60:	fa22 f303 	lsr.w	r3, r2, r3
 8001a64:	4a04      	ldr	r2, [pc, #16]	; (8001a78 <HAL_RCC_GetPCLK1Freq+0x40>)
 8001a66:	5cd3      	ldrb	r3, [r2, r3]
 8001a68:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3708      	adds	r7, #8
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	40021000 	.word	0x40021000
 8001a78:	08003a80 	.word	0x08003a80

08001a7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001a82:	f7ff ffcd 	bl	8001a20 <HAL_RCC_GetHCLKFreq>
 8001a86:	4601      	mov	r1, r0
 8001a88:	4b0b      	ldr	r3, [pc, #44]	; (8001ab8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 8001a90:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001a94:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	fa93 f3a3 	rbit	r3, r3
 8001a9c:	603b      	str	r3, [r7, #0]
  return(result);
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	fab3 f383 	clz	r3, r3
 8001aa4:	fa22 f303 	lsr.w	r3, r2, r3
 8001aa8:	4a04      	ldr	r2, [pc, #16]	; (8001abc <HAL_RCC_GetPCLK2Freq+0x40>)
 8001aaa:	5cd3      	ldrb	r3, [r2, r3]
 8001aac:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3708      	adds	r7, #8
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	40021000 	.word	0x40021000
 8001abc:	08003a80 	.word	0x08003a80

08001ac0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b084      	sub	sp, #16
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d101      	bne.n	8001ad2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e07c      	b.n	8001bcc <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d106      	bne.n	8001af2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001aec:	6878      	ldr	r0, [r7, #4]
 8001aee:	f001 fa0f 	bl	8002f10 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2202      	movs	r2, #2
 8001af6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001b08:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	68db      	ldr	r3, [r3, #12]
 8001b0e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001b12:	d902      	bls.n	8001b1a <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001b14:	2300      	movs	r3, #0
 8001b16:	60fb      	str	r3, [r7, #12]
 8001b18:	e002      	b.n	8001b20 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001b1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b1e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8001b28:	d007      	beq.n	8001b3a <HAL_SPI_Init+0x7a>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	68db      	ldr	r3, [r3, #12]
 8001b2e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001b32:	d002      	beq.n	8001b3a <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2200      	movs	r2, #0
 8001b38:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d10b      	bne.n	8001b5a <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	68db      	ldr	r3, [r3, #12]
 8001b46:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001b4a:	d903      	bls.n	8001b54 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2202      	movs	r2, #2
 8001b50:	631a      	str	r2, [r3, #48]	; 0x30
 8001b52:	e002      	b.n	8001b5a <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2201      	movs	r2, #1
 8001b58:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	685a      	ldr	r2, [r3, #4]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	431a      	orrs	r2, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	691b      	ldr	r3, [r3, #16]
 8001b68:	431a      	orrs	r2, r3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	695b      	ldr	r3, [r3, #20]
 8001b6e:	431a      	orrs	r2, r3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	699b      	ldr	r3, [r3, #24]
 8001b74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b78:	431a      	orrs	r2, r3
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	69db      	ldr	r3, [r3, #28]
 8001b7e:	431a      	orrs	r2, r3
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6a1b      	ldr	r3, [r3, #32]
 8001b84:	ea42 0103 	orr.w	r1, r2, r3
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	430a      	orrs	r2, r1
 8001b92:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo Threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	699b      	ldr	r3, [r3, #24]
 8001b98:	0c1b      	lsrs	r3, r3, #16
 8001b9a:	f003 0204 	and.w	r2, r3, #4
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba2:	431a      	orrs	r2, r3
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ba8:	431a      	orrs	r2, r3
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	68db      	ldr	r3, [r3, #12]
 8001bae:	ea42 0103 	orr.w	r1, r2, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	68fa      	ldr	r2, [r7, #12]
 8001bb8:	430a      	orrs	r2, r1
 8001bba:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8001bca:	2300      	movs	r3, #0
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3710      	adds	r7, #16
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}

08001bd4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b088      	sub	sp, #32
 8001bd8:	af02      	add	r7, sp, #8
 8001bda:	60f8      	str	r0, [r7, #12]
 8001bdc:	60b9      	str	r1, [r7, #8]
 8001bde:	603b      	str	r3, [r7, #0]
 8001be0:	4613      	mov	r3, r2
 8001be2:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8001be4:	2300      	movs	r3, #0
 8001be6:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001be8:	2300      	movs	r3, #0
 8001bea:	75fb      	strb	r3, [r7, #23]


  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001bf4:	d112      	bne.n	8001c1c <HAL_SPI_Receive+0x48>
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d10e      	bne.n	8001c1c <HAL_SPI_Receive+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	2204      	movs	r2, #4
 8001c02:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8001c06:	88fa      	ldrh	r2, [r7, #6]
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	9300      	str	r3, [sp, #0]
 8001c0c:	4613      	mov	r3, r2
 8001c0e:	68ba      	ldr	r2, [r7, #8]
 8001c10:	68b9      	ldr	r1, [r7, #8]
 8001c12:	68f8      	ldr	r0, [r7, #12]
 8001c14:	f000 f901 	bl	8001e1a <HAL_SPI_TransmitReceive>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	e0fa      	b.n	8001e12 <HAL_SPI_Receive+0x23e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	d101      	bne.n	8001c2a <HAL_SPI_Receive+0x56>
 8001c26:	2302      	movs	r3, #2
 8001c28:	e0f3      	b.n	8001e12 <HAL_SPI_Receive+0x23e>
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001c32:	f7fe fb7f 	bl	8000334 <HAL_GetTick>
 8001c36:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001c3e:	b2db      	uxtb	r3, r3
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d002      	beq.n	8001c4a <HAL_SPI_Receive+0x76>
  {
    errorcode = HAL_BUSY;
 8001c44:	2302      	movs	r3, #2
 8001c46:	75fb      	strb	r3, [r7, #23]
    goto error;
 8001c48:	e0da      	b.n	8001e00 <HAL_SPI_Receive+0x22c>
  }

  if ((pData == NULL) || (Size == 0U))
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d002      	beq.n	8001c56 <HAL_SPI_Receive+0x82>
 8001c50:	88fb      	ldrh	r3, [r7, #6]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d102      	bne.n	8001c5c <HAL_SPI_Receive+0x88>
  {
    errorcode = HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
 8001c58:	75fb      	strb	r3, [r7, #23]
    goto error;
 8001c5a:	e0d1      	b.n	8001e00 <HAL_SPI_Receive+0x22c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	2204      	movs	r2, #4
 8001c60:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	2200      	movs	r2, #0
 8001c68:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	68ba      	ldr	r2, [r7, #8]
 8001c6e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	88fa      	ldrh	r2, [r7, #6]
 8001c74:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	88fa      	ldrh	r2, [r7, #6]
 8001c7c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	2200      	movs	r2, #0
 8001c84:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	2200      	movs	r2, #0
 8001c90:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	2200      	movs	r2, #0
 8001c96:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx FiFo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	68db      	ldr	r3, [r3, #12]
 8001ca2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001ca6:	d908      	bls.n	8001cba <HAL_SPI_Receive+0xe6>
  {
    /* set fiforxthresold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	685a      	ldr	r2, [r3, #4]
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001cb6:	605a      	str	r2, [r3, #4]
 8001cb8:	e007      	b.n	8001cca <HAL_SPI_Receive+0xf6>
  }
  else
  {
    /* set fiforxthresold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	685a      	ldr	r2, [r3, #4]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001cc8:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001cd2:	d107      	bne.n	8001ce4 <HAL_SPI_Receive+0x110>
  {
    SPI_1LINE_RX(hspi);
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001ce2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cee:	2b40      	cmp	r3, #64	; 0x40
 8001cf0:	d007      	beq.n	8001d02 <HAL_SPI_Receive+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001d00:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	68db      	ldr	r3, [r3, #12]
 8001d06:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001d0a:	d860      	bhi.n	8001dce <HAL_SPI_Receive+0x1fa>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8001d0c:	e02c      	b.n	8001d68 <HAL_SPI_Receive+0x194>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	f003 0301 	and.w	r3, r3, #1
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d113      	bne.n	8001d44 <HAL_SPI_Receive+0x170>
      {
        /* read the received data */
        (* (uint8_t *)pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	330c      	adds	r3, #12
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	b2da      	uxtb	r2, r3
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	3b01      	subs	r3, #1
 8001d3a:	b29a      	uxth	r2, r3
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8001d42:	e011      	b.n	8001d68 <HAL_SPI_Receive+0x194>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d00b      	beq.n	8001d62 <HAL_SPI_Receive+0x18e>
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d50:	d00a      	beq.n	8001d68 <HAL_SPI_Receive+0x194>
 8001d52:	f7fe faef 	bl	8000334 <HAL_GetTick>
 8001d56:	4602      	mov	r2, r0
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	683a      	ldr	r2, [r7, #0]
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d802      	bhi.n	8001d68 <HAL_SPI_Receive+0x194>
        {
          errorcode = HAL_TIMEOUT;
 8001d62:	2303      	movs	r3, #3
 8001d64:	75fb      	strb	r3, [r7, #23]
          goto error;
 8001d66:	e04b      	b.n	8001e00 <HAL_SPI_Receive+0x22c>
    while (hspi->RxXferCount > 0U)
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001d6e:	b29b      	uxth	r3, r3
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d1cc      	bne.n	8001d0e <HAL_SPI_Receive+0x13a>
 8001d74:	e031      	b.n	8001dda <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	f003 0301 	and.w	r3, r3, #1
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d112      	bne.n	8001daa <HAL_SPI_Receive+0x1d6>
      {
        *((uint16_t *)pData) = hspi->Instance->DR;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	68db      	ldr	r3, [r3, #12]
 8001d8a:	b29a      	uxth	r2, r3
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	801a      	strh	r2, [r3, #0]
        pData += sizeof(uint16_t);
 8001d90:	68bb      	ldr	r3, [r7, #8]
 8001d92:	3302      	adds	r3, #2
 8001d94:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	3b01      	subs	r3, #1
 8001da0:	b29a      	uxth	r2, r3
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8001da8:	e011      	b.n	8001dce <HAL_SPI_Receive+0x1fa>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d00b      	beq.n	8001dc8 <HAL_SPI_Receive+0x1f4>
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001db6:	d00a      	beq.n	8001dce <HAL_SPI_Receive+0x1fa>
 8001db8:	f7fe fabc 	bl	8000334 <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	683a      	ldr	r2, [r7, #0]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d802      	bhi.n	8001dce <HAL_SPI_Receive+0x1fa>
        {
          errorcode = HAL_TIMEOUT;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	75fb      	strb	r3, [r7, #23]
          goto error;
 8001dcc:	e018      	b.n	8001e00 <HAL_SPI_Receive+0x22c>
    while (hspi->RxXferCount > 0U)
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001dd4:	b29b      	uxth	r3, r3
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d1cd      	bne.n	8001d76 <HAL_SPI_Receive+0x1a2>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	6839      	ldr	r1, [r7, #0]
 8001dde:	68f8      	ldr	r0, [r7, #12]
 8001de0:	f000 faf3 	bl	80023ca <SPI_EndRxTransaction>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d002      	beq.n	8001df0 <HAL_SPI_Receive+0x21c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	2220      	movs	r2, #32
 8001dee:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d002      	beq.n	8001dfe <HAL_SPI_Receive+0x22a>
  {
    errorcode = HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	75fb      	strb	r3, [r7, #23]
 8001dfc:	e000      	b.n	8001e00 <HAL_SPI_Receive+0x22c>
  }

error :
 8001dfe:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	2201      	movs	r2, #1
 8001e04:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8001e10:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3718      	adds	r7, #24
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}

08001e1a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b08a      	sub	sp, #40	; 0x28
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	60f8      	str	r0, [r7, #12]
 8001e22:	60b9      	str	r1, [r7, #8]
 8001e24:	607a      	str	r2, [r7, #4]
 8001e26:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	61fb      	str	r3, [r7, #28]
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8001e30:	2300      	movs	r3, #0
 8001e32:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 8001e34:	2301      	movs	r3, #1
 8001e36:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d101      	bne.n	8001e4c <HAL_SPI_TransmitReceive+0x32>
 8001e48:	2302      	movs	r3, #2
 8001e4a:	e1e2      	b.n	8002212 <HAL_SPI_TransmitReceive+0x3f8>
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	2201      	movs	r2, #1
 8001e50:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001e54:	f7fe fa6e 	bl	8000334 <HAL_GetTick>
 8001e58:	6178      	str	r0, [r7, #20]

  tmp  = hspi->State;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	61bb      	str	r3, [r7, #24]

  if (!((tmp == HAL_SPI_STATE_READY) || \
 8001e6a:	69fb      	ldr	r3, [r7, #28]
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d00e      	beq.n	8001e8e <HAL_SPI_TransmitReceive+0x74>
 8001e70:	69bb      	ldr	r3, [r7, #24]
 8001e72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001e76:	d106      	bne.n	8001e86 <HAL_SPI_TransmitReceive+0x6c>
        ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d102      	bne.n	8001e86 <HAL_SPI_TransmitReceive+0x6c>
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	2b04      	cmp	r3, #4
 8001e84:	d003      	beq.n	8001e8e <HAL_SPI_TransmitReceive+0x74>
  {
    errorcode = HAL_BUSY;
 8001e86:	2302      	movs	r3, #2
 8001e88:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8001e8c:	e1b7      	b.n	80021fe <HAL_SPI_TransmitReceive+0x3e4>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d005      	beq.n	8001ea0 <HAL_SPI_TransmitReceive+0x86>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d002      	beq.n	8001ea0 <HAL_SPI_TransmitReceive+0x86>
 8001e9a:	887b      	ldrh	r3, [r7, #2]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d103      	bne.n	8001ea8 <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8001ea6:	e1aa      	b.n	80021fe <HAL_SPI_TransmitReceive+0x3e4>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	2b04      	cmp	r3, #4
 8001eb2:	d003      	beq.n	8001ebc <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	2205      	movs	r2, #5
 8001eb8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	687a      	ldr	r2, [r7, #4]
 8001ec6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	887a      	ldrh	r2, [r7, #2]
 8001ecc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	887a      	ldrh	r2, [r7, #2]
 8001ed4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	68ba      	ldr	r2, [r7, #8]
 8001edc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	887a      	ldrh	r2, [r7, #2]
 8001ee2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	887a      	ldrh	r2, [r7, #2]
 8001ee8:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	2200      	movs	r2, #0
 8001eee:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1U))
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	68db      	ldr	r3, [r3, #12]
 8001efa:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001efe:	d805      	bhi.n	8001f0c <HAL_SPI_TransmitReceive+0xf2>
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d908      	bls.n	8001f1e <HAL_SPI_TransmitReceive+0x104>
  {
    /* set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	685a      	ldr	r2, [r3, #4]
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001f1a:	605a      	str	r2, [r3, #4]
 8001f1c:	e007      	b.n	8001f2e <HAL_SPI_TransmitReceive+0x114>
  }
  else
  {
    /* set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	685a      	ldr	r2, [r3, #4]
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001f2c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f38:	2b40      	cmp	r3, #64	; 0x40
 8001f3a:	d007      	beq.n	8001f4c <HAL_SPI_TransmitReceive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f4a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001f54:	d975      	bls.n	8002042 <HAL_SPI_TransmitReceive+0x228>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d004      	beq.n	8001f68 <HAL_SPI_TransmitReceive+0x14e>
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001f62:	b29b      	uxth	r3, r3
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d160      	bne.n	800202a <HAL_SPI_TransmitReceive+0x210>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	881a      	ldrh	r2, [r3, #0]
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	3302      	adds	r3, #2
 8001f76:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001f7c:	b29b      	uxth	r3, r3
 8001f7e:	3b01      	subs	r3, #1
 8001f80:	b29a      	uxth	r2, r3
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001f86:	e050      	b.n	800202a <HAL_SPI_TransmitReceive+0x210>
    {
      /* Check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8001f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d01c      	beq.n	8001fc8 <HAL_SPI_TransmitReceive+0x1ae>
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001f92:	b29b      	uxth	r3, r3
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d017      	beq.n	8001fc8 <HAL_SPI_TransmitReceive+0x1ae>
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	f003 0302 	and.w	r3, r3, #2
 8001fa2:	2b02      	cmp	r3, #2
 8001fa4:	d110      	bne.n	8001fc8 <HAL_SPI_TransmitReceive+0x1ae>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8001fa6:	68bb      	ldr	r3, [r7, #8]
 8001fa8:	881a      	ldrh	r2, [r3, #0]
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	3302      	adds	r3, #2
 8001fb4:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001fba:	b29b      	uxth	r3, r3
 8001fbc:	3b01      	subs	r3, #1
 8001fbe:	b29a      	uxth	r2, r3
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d01a      	beq.n	800200a <HAL_SPI_TransmitReceive+0x1f0>
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d113      	bne.n	800200a <HAL_SPI_TransmitReceive+0x1f0>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	b29a      	uxth	r2, r3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	3302      	adds	r3, #2
 8001ff2:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001ffa:	b29b      	uxth	r3, r3
 8001ffc:	3b01      	subs	r3, #1
 8001ffe:	b29a      	uxth	r2, r3
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002006:	2301      	movs	r3, #1
 8002008:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 800200a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800200c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002010:	d00b      	beq.n	800202a <HAL_SPI_TransmitReceive+0x210>
 8002012:	f7fe f98f 	bl	8000334 <HAL_GetTick>
 8002016:	4602      	mov	r2, r0
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	1ad3      	subs	r3, r2, r3
 800201c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800201e:	429a      	cmp	r2, r3
 8002020:	d803      	bhi.n	800202a <HAL_SPI_TransmitReceive+0x210>
      {
        errorcode = HAL_TIMEOUT;
 8002022:	2303      	movs	r3, #3
 8002024:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002028:	e0e9      	b.n	80021fe <HAL_SPI_TransmitReceive+0x3e4>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800202e:	b29b      	uxth	r3, r3
 8002030:	2b00      	cmp	r3, #0
 8002032:	d1a9      	bne.n	8001f88 <HAL_SPI_TransmitReceive+0x16e>
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800203a:	b29b      	uxth	r3, r3
 800203c:	2b00      	cmp	r3, #0
 800203e:	d1a3      	bne.n	8001f88 <HAL_SPI_TransmitReceive+0x16e>
 8002040:	e0c9      	b.n	80021d6 <HAL_SPI_TransmitReceive+0x3bc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d005      	beq.n	8002056 <HAL_SPI_TransmitReceive+0x23c>
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800204e:	b29b      	uxth	r3, r3
 8002050:	2b01      	cmp	r3, #1
 8002052:	f040 80b3 	bne.w	80021bc <HAL_SPI_TransmitReceive+0x3a2>
    {
      if (hspi->TxXferCount > 1U)
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800205a:	b29b      	uxth	r3, r3
 800205c:	2b01      	cmp	r3, #1
 800205e:	d90f      	bls.n	8002080 <HAL_SPI_TransmitReceive+0x266>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	881a      	ldrh	r2, [r3, #0]
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	3302      	adds	r3, #2
 800206e:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount -= 2U;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002074:	b29b      	uxth	r3, r3
 8002076:	3b02      	subs	r3, #2
 8002078:	b29a      	uxth	r2, r3
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800207e:	e09d      	b.n	80021bc <HAL_SPI_TransmitReceive+0x3a2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	1c5a      	adds	r2, r3, #1
 8002084:	60ba      	str	r2, [r7, #8]
 8002086:	68fa      	ldr	r2, [r7, #12]
 8002088:	6812      	ldr	r2, [r2, #0]
 800208a:	320c      	adds	r2, #12
 800208c:	781b      	ldrb	r3, [r3, #0]
 800208e:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002094:	b29b      	uxth	r3, r3
 8002096:	3b01      	subs	r3, #1
 8002098:	b29a      	uxth	r2, r3
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800209e:	e08d      	b.n	80021bc <HAL_SPI_TransmitReceive+0x3a2>
    {
      /* check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80020a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d031      	beq.n	800210a <HAL_SPI_TransmitReceive+0x2f0>
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d02c      	beq.n	800210a <HAL_SPI_TransmitReceive+0x2f0>
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	f003 0302 	and.w	r3, r3, #2
 80020ba:	2b02      	cmp	r3, #2
 80020bc:	d125      	bne.n	800210a <HAL_SPI_TransmitReceive+0x2f0>
      {
        if (hspi->TxXferCount > 1U)
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80020c2:	b29b      	uxth	r3, r3
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	d90f      	bls.n	80020e8 <HAL_SPI_TransmitReceive+0x2ce>
        {
          hspi->Instance->DR = *((uint16_t *)pTxData);
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	881a      	ldrh	r2, [r3, #0]
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	60da      	str	r2, [r3, #12]
          pTxData += sizeof(uint16_t);
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	3302      	adds	r3, #2
 80020d6:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80020dc:	b29b      	uxth	r3, r3
 80020de:	3b02      	subs	r3, #2
 80020e0:	b29a      	uxth	r2, r3
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80020e6:	e00e      	b.n	8002106 <HAL_SPI_TransmitReceive+0x2ec>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	1c5a      	adds	r2, r3, #1
 80020ec:	60ba      	str	r2, [r7, #8]
 80020ee:	68fa      	ldr	r2, [r7, #12]
 80020f0:	6812      	ldr	r2, [r2, #0]
 80020f2:	320c      	adds	r2, #12
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80020fc:	b29b      	uxth	r3, r3
 80020fe:	3b01      	subs	r3, #1
 8002100:	b29a      	uxth	r2, r3
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002106:	2300      	movs	r3, #0
 8002108:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002110:	b29b      	uxth	r3, r3
 8002112:	2b00      	cmp	r3, #0
 8002114:	d042      	beq.n	800219c <HAL_SPI_TransmitReceive+0x382>
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	f003 0301 	and.w	r3, r3, #1
 8002120:	2b01      	cmp	r3, #1
 8002122:	d13b      	bne.n	800219c <HAL_SPI_TransmitReceive+0x382>
      {
        if (hspi->RxXferCount > 1U)
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800212a:	b29b      	uxth	r3, r3
 800212c:	2b01      	cmp	r3, #1
 800212e:	d920      	bls.n	8002172 <HAL_SPI_TransmitReceive+0x358>
        {
          *((uint16_t *)pRxData) = hspi->Instance->DR;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	68db      	ldr	r3, [r3, #12]
 8002136:	b29a      	uxth	r2, r3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	801a      	strh	r2, [r3, #0]
          pRxData += sizeof(uint16_t);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	3302      	adds	r3, #2
 8002140:	607b      	str	r3, [r7, #4]
          hspi->RxXferCount -= 2U;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002148:	b29b      	uxth	r3, r3
 800214a:	3b02      	subs	r3, #2
 800214c:	b29a      	uxth	r2, r3
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800215a:	b29b      	uxth	r3, r3
 800215c:	2b01      	cmp	r3, #1
 800215e:	d81b      	bhi.n	8002198 <HAL_SPI_TransmitReceive+0x37e>
          {
            /* set fiforxthresold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	685a      	ldr	r2, [r3, #4]
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800216e:	605a      	str	r2, [r3, #4]
 8002170:	e012      	b.n	8002198 <HAL_SPI_TransmitReceive+0x37e>
          }
        }
        else
        {
          (*(uint8_t *)pRxData++) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f103 020c 	add.w	r2, r3, #12
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	1c59      	adds	r1, r3, #1
 800217e:	6079      	str	r1, [r7, #4]
 8002180:	7812      	ldrb	r2, [r2, #0]
 8002182:	b2d2      	uxtb	r2, r2
 8002184:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800218c:	b29b      	uxth	r3, r3
 800218e:	3b01      	subs	r3, #1
 8002190:	b29a      	uxth	r2, r3
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002198:	2301      	movs	r3, #1
 800219a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 800219c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800219e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021a2:	d00b      	beq.n	80021bc <HAL_SPI_TransmitReceive+0x3a2>
 80021a4:	f7fe f8c6 	bl	8000334 <HAL_GetTick>
 80021a8:	4602      	mov	r2, r0
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d803      	bhi.n	80021bc <HAL_SPI_TransmitReceive+0x3a2>
      {
        errorcode = HAL_TIMEOUT;
 80021b4:	2303      	movs	r3, #3
 80021b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80021ba:	e020      	b.n	80021fe <HAL_SPI_TransmitReceive+0x3e4>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80021c0:	b29b      	uxth	r3, r3
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	f47f af6c 	bne.w	80020a0 <HAL_SPI_TransmitReceive+0x286>
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80021ce:	b29b      	uxth	r3, r3
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	f47f af65 	bne.w	80020a0 <HAL_SPI_TransmitReceive+0x286>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80021d6:	697a      	ldr	r2, [r7, #20]
 80021d8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80021da:	68f8      	ldr	r0, [r7, #12]
 80021dc:	f000 f94d 	bl	800247a <SPI_EndRxTxTransaction>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d002      	beq.n	80021ec <HAL_SPI_TransmitReceive+0x3d2>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	2220      	movs	r2, #32
 80021ea:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d003      	beq.n	80021fc <HAL_SPI_TransmitReceive+0x3e2>
  {
    errorcode = HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80021fa:	e000      	b.n	80021fe <HAL_SPI_TransmitReceive+0x3e4>
  }

error :
 80021fc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2201      	movs	r2, #1
 8002202:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2200      	movs	r2, #0
 800220a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800220e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8002212:	4618      	mov	r0, r3
 8002214:	3728      	adds	r7, #40	; 0x28
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <SPI_WaitFlagStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800221a:	b580      	push	{r7, lr}
 800221c:	b084      	sub	sp, #16
 800221e:	af00      	add	r7, sp, #0
 8002220:	60f8      	str	r0, [r7, #12]
 8002222:	60b9      	str	r1, [r7, #8]
 8002224:	607a      	str	r2, [r7, #4]
 8002226:	603b      	str	r3, [r7, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002228:	e04c      	b.n	80022c4 <SPI_WaitFlagStateUntilTimeout+0xaa>
  {
    if (Timeout != HAL_MAX_DELAY)
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002230:	d048      	beq.n	80022c4 <SPI_WaitFlagStateUntilTimeout+0xaa>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d007      	beq.n	8002248 <SPI_WaitFlagStateUntilTimeout+0x2e>
 8002238:	f7fe f87c 	bl	8000334 <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	69bb      	ldr	r3, [r7, #24]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	683a      	ldr	r2, [r7, #0]
 8002244:	429a      	cmp	r2, r3
 8002246:	d83d      	bhi.n	80022c4 <SPI_WaitFlagStateUntilTimeout+0xaa>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	685a      	ldr	r2, [r3, #4]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002256:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002260:	d111      	bne.n	8002286 <SPI_WaitFlagStateUntilTimeout+0x6c>
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800226a:	d004      	beq.n	8002276 <SPI_WaitFlagStateUntilTimeout+0x5c>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002274:	d107      	bne.n	8002286 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	681a      	ldr	r2, [r3, #0]
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002284:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800228a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800228e:	d10f      	bne.n	80022b0 <SPI_WaitFlagStateUntilTimeout+0x96>
        {
          SPI_RESET_CRC(hspi);
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800229e:	601a      	str	r2, [r3, #0]
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80022ae:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	2201      	movs	r2, #1
 80022b4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	2200      	movs	r2, #0
 80022bc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	e00e      	b.n	80022e2 <SPI_WaitFlagStateUntilTimeout+0xc8>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	689a      	ldr	r2, [r3, #8]
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	4013      	ands	r3, r2
 80022ce:	68ba      	ldr	r2, [r7, #8]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d101      	bne.n	80022d8 <SPI_WaitFlagStateUntilTimeout+0xbe>
 80022d4:	2201      	movs	r2, #1
 80022d6:	e000      	b.n	80022da <SPI_WaitFlagStateUntilTimeout+0xc0>
 80022d8:	2200      	movs	r2, #0
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d1a4      	bne.n	800222a <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80022e0:	2300      	movs	r3, #0
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3710      	adds	r7, #16
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}

080022ea <SPI_WaitFifoStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80022ea:	b580      	push	{r7, lr}
 80022ec:	b086      	sub	sp, #24
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	60f8      	str	r0, [r7, #12]
 80022f2:	60b9      	str	r1, [r7, #8]
 80022f4:	607a      	str	r2, [r7, #4]
 80022f6:	603b      	str	r3, [r7, #0]
  __IO uint8_t tmpreg;

  while ((hspi->Instance->SR & Fifo) != State)
 80022f8:	e05a      	b.n	80023b0 <SPI_WaitFifoStateUntilTimeout+0xc6>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002300:	d109      	bne.n	8002316 <SPI_WaitFifoStateUntilTimeout+0x2c>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d106      	bne.n	8002316 <SPI_WaitFifoStateUntilTimeout+0x2c>
    {
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	330c      	adds	r3, #12
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	b2db      	uxtb	r3, r3
 8002312:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8002314:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800231c:	d048      	beq.n	80023b0 <SPI_WaitFifoStateUntilTimeout+0xc6>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d007      	beq.n	8002334 <SPI_WaitFifoStateUntilTimeout+0x4a>
 8002324:	f7fe f806 	bl	8000334 <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	6a3b      	ldr	r3, [r7, #32]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	683a      	ldr	r2, [r7, #0]
 8002330:	429a      	cmp	r2, r3
 8002332:	d83d      	bhi.n	80023b0 <SPI_WaitFifoStateUntilTimeout+0xc6>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	685a      	ldr	r2, [r3, #4]
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002342:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800234c:	d111      	bne.n	8002372 <SPI_WaitFifoStateUntilTimeout+0x88>
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002356:	d004      	beq.n	8002362 <SPI_WaitFifoStateUntilTimeout+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002360:	d107      	bne.n	8002372 <SPI_WaitFifoStateUntilTimeout+0x88>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002370:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002376:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800237a:	d10f      	bne.n	800239c <SPI_WaitFifoStateUntilTimeout+0xb2>
        {
          SPI_RESET_CRC(hspi);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800238a:	601a      	str	r2, [r3, #0]
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800239a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2201      	movs	r2, #1
 80023a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2200      	movs	r2, #0
 80023a8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80023ac:	2303      	movs	r3, #3
 80023ae:	e008      	b.n	80023c2 <SPI_WaitFifoStateUntilTimeout+0xd8>
  while ((hspi->Instance->SR & Fifo) != State)
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	689a      	ldr	r2, [r3, #8]
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	4013      	ands	r3, r2
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d19c      	bne.n	80022fa <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80023c0:	2300      	movs	r3, #0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3718      	adds	r7, #24
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b086      	sub	sp, #24
 80023ce:	af02      	add	r7, sp, #8
 80023d0:	60f8      	str	r0, [r7, #12]
 80023d2:	60b9      	str	r1, [r7, #8]
 80023d4:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80023de:	d111      	bne.n	8002404 <SPI_EndRxTransaction+0x3a>
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80023e8:	d004      	beq.n	80023f4 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023f2:	d107      	bne.n	8002404 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002402:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	9300      	str	r3, [sp, #0]
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	2200      	movs	r2, #0
 800240c:	2180      	movs	r1, #128	; 0x80
 800240e:	68f8      	ldr	r0, [r7, #12]
 8002410:	f7ff ff03 	bl	800221a <SPI_WaitFlagStateUntilTimeout>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d007      	beq.n	800242a <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800241e:	f043 0220 	orr.w	r2, r3, #32
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e023      	b.n	8002472 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002432:	d11d      	bne.n	8002470 <SPI_EndRxTransaction+0xa6>
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800243c:	d004      	beq.n	8002448 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002446:	d113      	bne.n	8002470 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	9300      	str	r3, [sp, #0]
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	2200      	movs	r2, #0
 8002450:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002454:	68f8      	ldr	r0, [r7, #12]
 8002456:	f7ff ff48 	bl	80022ea <SPI_WaitFifoStateUntilTimeout>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d007      	beq.n	8002470 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002464:	f043 0220 	orr.w	r2, r3, #32
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800246c:	2303      	movs	r3, #3
 800246e:	e000      	b.n	8002472 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8002470:	2300      	movs	r3, #0
}
 8002472:	4618      	mov	r0, r3
 8002474:	3710      	adds	r7, #16
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}

0800247a <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800247a:	b580      	push	{r7, lr}
 800247c:	b086      	sub	sp, #24
 800247e:	af02      	add	r7, sp, #8
 8002480:	60f8      	str	r0, [r7, #12]
 8002482:	60b9      	str	r1, [r7, #8]
 8002484:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	9300      	str	r3, [sp, #0]
 800248a:	68bb      	ldr	r3, [r7, #8]
 800248c:	2200      	movs	r2, #0
 800248e:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8002492:	68f8      	ldr	r0, [r7, #12]
 8002494:	f7ff ff29 	bl	80022ea <SPI_WaitFifoStateUntilTimeout>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d007      	beq.n	80024ae <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024a2:	f043 0220 	orr.w	r2, r3, #32
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80024aa:	2303      	movs	r3, #3
 80024ac:	e027      	b.n	80024fe <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	9300      	str	r3, [sp, #0]
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	2200      	movs	r2, #0
 80024b6:	2180      	movs	r1, #128	; 0x80
 80024b8:	68f8      	ldr	r0, [r7, #12]
 80024ba:	f7ff feae 	bl	800221a <SPI_WaitFlagStateUntilTimeout>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d007      	beq.n	80024d4 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024c8:	f043 0220 	orr.w	r2, r3, #32
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80024d0:	2303      	movs	r3, #3
 80024d2:	e014      	b.n	80024fe <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	9300      	str	r3, [sp, #0]
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	2200      	movs	r2, #0
 80024dc:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80024e0:	68f8      	ldr	r0, [r7, #12]
 80024e2:	f7ff ff02 	bl	80022ea <SPI_WaitFifoStateUntilTimeout>
 80024e6:	4603      	mov	r3, r0
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d007      	beq.n	80024fc <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024f0:	f043 0220 	orr.w	r2, r3, #32
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80024f8:	2303      	movs	r3, #3
 80024fa:	e000      	b.n	80024fe <SPI_EndRxTxTransaction+0x84>
  }
  return HAL_OK;
 80024fc:	2300      	movs	r3, #0
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3710      	adds	r7, #16
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}

08002506 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002506:	b580      	push	{r7, lr}
 8002508:	b082      	sub	sp, #8
 800250a:	af00      	add	r7, sp, #0
 800250c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d101      	bne.n	8002518 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e043      	b.n	80025a0 <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800251e:	b2db      	uxtb	r3, r3
 8002520:	2b00      	cmp	r3, #0
 8002522:	d106      	bne.n	8002532 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2200      	movs	r2, #0
 8002528:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800252c:	6878      	ldr	r0, [r7, #4]
 800252e:	f000 fd31 	bl	8002f94 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2224      	movs	r2, #36	; 0x24
 8002536:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f022 0201 	bic.w	r2, r2, #1
 8002548:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	f000 f8ba 	bl	80026c4 <UART_SetConfig>
 8002550:	4603      	mov	r3, r0
 8002552:	2b01      	cmp	r3, #1
 8002554:	d101      	bne.n	800255a <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	e022      	b.n	80025a0 <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800255e:	2b00      	cmp	r3, #0
 8002560:	d002      	beq.n	8002568 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f000 fa14 	bl	8002990 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	685a      	ldr	r2, [r3, #4]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002576:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	689a      	ldr	r2, [r3, #8]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002586:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f042 0201 	orr.w	r2, r2, #1
 8002596:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f000 fa9b 	bl	8002ad4 <UART_CheckIdleState>
 800259e:	4603      	mov	r3, r0
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3708      	adds	r7, #8
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}

080025a8 <HAL_UART_Transmit>:
  * @param Size Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b088      	sub	sp, #32
 80025ac:	af02      	add	r7, sp, #8
 80025ae:	60f8      	str	r0, [r7, #12]
 80025b0:	60b9      	str	r1, [r7, #8]
 80025b2:	603b      	str	r3, [r7, #0]
 80025b4:	4613      	mov	r3, r2
 80025b6:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 80025b8:	2300      	movs	r3, #0
 80025ba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 80025c2:	b2db      	uxtb	r3, r3
 80025c4:	2b20      	cmp	r3, #32
 80025c6:	d177      	bne.n	80026b8 <HAL_UART_Transmit+0x110>
  {
    if((pData == NULL ) || (Size == 0U))
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d002      	beq.n	80025d4 <HAL_UART_Transmit+0x2c>
 80025ce:	88fb      	ldrh	r3, [r7, #6]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d101      	bne.n	80025d8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	e070      	b.n	80026ba <HAL_UART_Transmit+0x112>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d101      	bne.n	80025e6 <HAL_UART_Transmit+0x3e>
 80025e2:	2302      	movs	r3, #2
 80025e4:	e069      	b.n	80026ba <HAL_UART_Transmit+0x112>
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	2201      	movs	r2, #1
 80025ea:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2200      	movs	r2, #0
 80025f2:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2221      	movs	r2, #33	; 0x21
 80025f8:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80025fc:	f7fd fe9a 	bl	8000334 <HAL_GetTick>
 8002600:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	88fa      	ldrh	r2, [r7, #6]
 8002606:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	88fa      	ldrh	r2, [r7, #6]
 800260e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8002612:	e034      	b.n	800267e <HAL_UART_Transmit+0xd6>
    {
      huart->TxXferCount--;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800261a:	b29b      	uxth	r3, r3
 800261c:	3b01      	subs	r3, #1
 800261e:	b29a      	uxth	r2, r3
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	9300      	str	r3, [sp, #0]
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	2200      	movs	r2, #0
 800262e:	2180      	movs	r1, #128	; 0x80
 8002630:	68f8      	ldr	r0, [r7, #12]
 8002632:	f000 fa98 	bl	8002b66 <UART_WaitOnFlagUntilTimeout>
 8002636:	4603      	mov	r3, r0
 8002638:	2b00      	cmp	r3, #0
 800263a:	d001      	beq.n	8002640 <HAL_UART_Transmit+0x98>
      {
        return HAL_TIMEOUT;
 800263c:	2303      	movs	r3, #3
 800263e:	e03c      	b.n	80026ba <HAL_UART_Transmit+0x112>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002648:	d111      	bne.n	800266e <HAL_UART_Transmit+0xc6>
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	691b      	ldr	r3, [r3, #16]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d10d      	bne.n	800266e <HAL_UART_Transmit+0xc6>
      {
        tmp = (uint16_t*) pData;
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	881a      	ldrh	r2, [r3, #0]
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002662:	b292      	uxth	r2, r2
 8002664:	851a      	strh	r2, [r3, #40]	; 0x28
        pData += 2U;
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	3302      	adds	r3, #2
 800266a:	60bb      	str	r3, [r7, #8]
 800266c:	e007      	b.n	800267e <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	1c5a      	adds	r2, r3, #1
 8002672:	60ba      	str	r2, [r7, #8]
 8002674:	781a      	ldrb	r2, [r3, #0]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	b292      	uxth	r2, r2
 800267c:	851a      	strh	r2, [r3, #40]	; 0x28
    while(huart->TxXferCount > 0U)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002684:	b29b      	uxth	r3, r3
 8002686:	2b00      	cmp	r3, #0
 8002688:	d1c4      	bne.n	8002614 <HAL_UART_Transmit+0x6c>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	9300      	str	r3, [sp, #0]
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	2200      	movs	r2, #0
 8002692:	2140      	movs	r1, #64	; 0x40
 8002694:	68f8      	ldr	r0, [r7, #12]
 8002696:	f000 fa66 	bl	8002b66 <UART_WaitOnFlagUntilTimeout>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <HAL_UART_Transmit+0xfc>
    {
      return HAL_TIMEOUT;
 80026a0:	2303      	movs	r3, #3
 80026a2:	e00a      	b.n	80026ba <HAL_UART_Transmit+0x112>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2220      	movs	r2, #32
 80026a8:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2200      	movs	r2, #0
 80026b0:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    return HAL_OK;
 80026b4:	2300      	movs	r3, #0
 80026b6:	e000      	b.n	80026ba <HAL_UART_Transmit+0x112>
  }
  else
  {
    return HAL_BUSY;
 80026b8:	2302      	movs	r3, #2
  }
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3718      	adds	r7, #24
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
	...

080026c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b086      	sub	sp, #24
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 80026cc:	2300      	movs	r3, #0
 80026ce:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 80026d0:	2310      	movs	r3, #16
 80026d2:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 80026d4:	2300      	movs	r3, #0
 80026d6:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 80026d8:	2300      	movs	r3, #0
 80026da:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 80026dc:	2300      	movs	r3, #0
 80026de:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	689a      	ldr	r2, [r3, #8]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	691b      	ldr	r3, [r3, #16]
 80026e8:	431a      	orrs	r2, r3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	695b      	ldr	r3, [r3, #20]
 80026ee:	431a      	orrs	r2, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	69db      	ldr	r3, [r3, #28]
 80026f4:	4313      	orrs	r3, r2
 80026f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	4b9f      	ldr	r3, [pc, #636]	; (800297c <UART_SetConfig+0x2b8>)
 8002700:	4013      	ands	r3, r2
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	6812      	ldr	r2, [r2, #0]
 8002706:	68f9      	ldr	r1, [r7, #12]
 8002708:	430b      	orrs	r3, r1
 800270a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	68da      	ldr	r2, [r3, #12]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	430a      	orrs	r2, r1
 8002720:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	699a      	ldr	r2, [r3, #24]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6a1b      	ldr	r3, [r3, #32]
 800272a:	4313      	orrs	r3, r2
 800272c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	68fa      	ldr	r2, [r7, #12]
 800273e:	430a      	orrs	r2, r1
 8002740:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a8e      	ldr	r2, [pc, #568]	; (8002980 <UART_SetConfig+0x2bc>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d121      	bne.n	8002790 <UART_SetConfig+0xcc>
 800274c:	4b8d      	ldr	r3, [pc, #564]	; (8002984 <UART_SetConfig+0x2c0>)
 800274e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002750:	f003 0303 	and.w	r3, r3, #3
 8002754:	2b03      	cmp	r3, #3
 8002756:	d817      	bhi.n	8002788 <UART_SetConfig+0xc4>
 8002758:	a201      	add	r2, pc, #4	; (adr r2, 8002760 <UART_SetConfig+0x9c>)
 800275a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800275e:	bf00      	nop
 8002760:	08002771 	.word	0x08002771
 8002764:	0800277d 	.word	0x0800277d
 8002768:	08002783 	.word	0x08002783
 800276c:	08002777 	.word	0x08002777
 8002770:	2300      	movs	r3, #0
 8002772:	75fb      	strb	r3, [r7, #23]
 8002774:	e01e      	b.n	80027b4 <UART_SetConfig+0xf0>
 8002776:	2302      	movs	r3, #2
 8002778:	75fb      	strb	r3, [r7, #23]
 800277a:	e01b      	b.n	80027b4 <UART_SetConfig+0xf0>
 800277c:	2304      	movs	r3, #4
 800277e:	75fb      	strb	r3, [r7, #23]
 8002780:	e018      	b.n	80027b4 <UART_SetConfig+0xf0>
 8002782:	2308      	movs	r3, #8
 8002784:	75fb      	strb	r3, [r7, #23]
 8002786:	e015      	b.n	80027b4 <UART_SetConfig+0xf0>
 8002788:	2310      	movs	r3, #16
 800278a:	75fb      	strb	r3, [r7, #23]
 800278c:	bf00      	nop
 800278e:	e011      	b.n	80027b4 <UART_SetConfig+0xf0>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a7c      	ldr	r2, [pc, #496]	; (8002988 <UART_SetConfig+0x2c4>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d102      	bne.n	80027a0 <UART_SetConfig+0xdc>
 800279a:	2300      	movs	r3, #0
 800279c:	75fb      	strb	r3, [r7, #23]
 800279e:	e009      	b.n	80027b4 <UART_SetConfig+0xf0>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a79      	ldr	r2, [pc, #484]	; (800298c <UART_SetConfig+0x2c8>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d102      	bne.n	80027b0 <UART_SetConfig+0xec>
 80027aa:	2300      	movs	r3, #0
 80027ac:	75fb      	strb	r3, [r7, #23]
 80027ae:	e001      	b.n	80027b4 <UART_SetConfig+0xf0>
 80027b0:	2310      	movs	r3, #16
 80027b2:	75fb      	strb	r3, [r7, #23]

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	69db      	ldr	r3, [r3, #28]
 80027b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80027bc:	d16f      	bne.n	800289e <UART_SetConfig+0x1da>
  {
    switch (clocksource)
 80027be:	7dfb      	ldrb	r3, [r7, #23]
 80027c0:	2b08      	cmp	r3, #8
 80027c2:	d857      	bhi.n	8002874 <UART_SetConfig+0x1b0>
 80027c4:	a201      	add	r2, pc, #4	; (adr r2, 80027cc <UART_SetConfig+0x108>)
 80027c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027ca:	bf00      	nop
 80027cc:	080027f1 	.word	0x080027f1
 80027d0:	0800280d 	.word	0x0800280d
 80027d4:	08002829 	.word	0x08002829
 80027d8:	08002875 	.word	0x08002875
 80027dc:	08002843 	.word	0x08002843
 80027e0:	08002875 	.word	0x08002875
 80027e4:	08002875 	.word	0x08002875
 80027e8:	08002875 	.word	0x08002875
 80027ec:	0800285f 	.word	0x0800285f
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80027f0:	f7ff f922 	bl	8001a38 <HAL_RCC_GetPCLK1Freq>
 80027f4:	4603      	mov	r3, r0
 80027f6:	005a      	lsls	r2, r3, #1
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	085b      	lsrs	r3, r3, #1
 80027fe:	441a      	add	r2, r3
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	fbb2 f3f3 	udiv	r3, r2, r3
 8002808:	82bb      	strh	r3, [r7, #20]
        break;
 800280a:	e036      	b.n	800287a <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800280c:	f7ff f936 	bl	8001a7c <HAL_RCC_GetPCLK2Freq>
 8002810:	4603      	mov	r3, r0
 8002812:	005a      	lsls	r2, r3, #1
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	085b      	lsrs	r3, r3, #1
 800281a:	441a      	add	r2, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	fbb2 f3f3 	udiv	r3, r2, r3
 8002824:	82bb      	strh	r3, [r7, #20]
        break;
 8002826:	e028      	b.n	800287a <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	085b      	lsrs	r3, r3, #1
 800282e:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002832:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	6852      	ldr	r2, [r2, #4]
 800283a:	fbb3 f3f2 	udiv	r3, r3, r2
 800283e:	82bb      	strh	r3, [r7, #20]
        break;
 8002840:	e01b      	b.n	800287a <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002842:	f7ff f883 	bl	800194c <HAL_RCC_GetSysClockFreq>
 8002846:	4603      	mov	r3, r0
 8002848:	005a      	lsls	r2, r3, #1
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	085b      	lsrs	r3, r3, #1
 8002850:	441a      	add	r2, r3
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	fbb2 f3f3 	udiv	r3, r2, r3
 800285a:	82bb      	strh	r3, [r7, #20]
        break;
 800285c:	e00d      	b.n	800287a <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	085b      	lsrs	r3, r3, #1
 8002864:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002870:	82bb      	strh	r3, [r7, #20]
        break;
 8002872:	e002      	b.n	800287a <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	74fb      	strb	r3, [r7, #19]
        break;
 8002878:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 800287a:	8abb      	ldrh	r3, [r7, #20]
 800287c:	f023 030f 	bic.w	r3, r3, #15
 8002880:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002882:	8abb      	ldrh	r3, [r7, #20]
 8002884:	105b      	asrs	r3, r3, #1
 8002886:	b29b      	uxth	r3, r3
 8002888:	f003 0307 	and.w	r3, r3, #7
 800288c:	b29a      	uxth	r2, r3
 800288e:	897b      	ldrh	r3, [r7, #10]
 8002890:	4313      	orrs	r3, r2
 8002892:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	897a      	ldrh	r2, [r7, #10]
 800289a:	60da      	str	r2, [r3, #12]
 800289c:	e069      	b.n	8002972 <UART_SetConfig+0x2ae>
  }
  else
  {
    switch (clocksource)
 800289e:	7dfb      	ldrb	r3, [r7, #23]
 80028a0:	2b08      	cmp	r3, #8
 80028a2:	d863      	bhi.n	800296c <UART_SetConfig+0x2a8>
 80028a4:	a201      	add	r2, pc, #4	; (adr r2, 80028ac <UART_SetConfig+0x1e8>)
 80028a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028aa:	bf00      	nop
 80028ac:	080028d1 	.word	0x080028d1
 80028b0:	080028f1 	.word	0x080028f1
 80028b4:	08002911 	.word	0x08002911
 80028b8:	0800296d 	.word	0x0800296d
 80028bc:	08002931 	.word	0x08002931
 80028c0:	0800296d 	.word	0x0800296d
 80028c4:	0800296d 	.word	0x0800296d
 80028c8:	0800296d 	.word	0x0800296d
 80028cc:	08002951 	.word	0x08002951
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80028d0:	f7ff f8b2 	bl	8001a38 <HAL_RCC_GetPCLK1Freq>
 80028d4:	4602      	mov	r2, r0
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	085b      	lsrs	r3, r3, #1
 80028dc:	441a      	add	r2, r3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80028e6:	b29a      	uxth	r2, r3
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	60da      	str	r2, [r3, #12]
        break;
 80028ee:	e040      	b.n	8002972 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80028f0:	f7ff f8c4 	bl	8001a7c <HAL_RCC_GetPCLK2Freq>
 80028f4:	4602      	mov	r2, r0
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	085b      	lsrs	r3, r3, #1
 80028fc:	441a      	add	r2, r3
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	fbb2 f3f3 	udiv	r3, r2, r3
 8002906:	b29a      	uxth	r2, r3
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	60da      	str	r2, [r3, #12]
        break;
 800290e:	e030      	b.n	8002972 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	085b      	lsrs	r3, r3, #1
 8002916:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 800291a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 800291e:	687a      	ldr	r2, [r7, #4]
 8002920:	6852      	ldr	r2, [r2, #4]
 8002922:	fbb3 f3f2 	udiv	r3, r3, r2
 8002926:	b29a      	uxth	r2, r3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	60da      	str	r2, [r3, #12]
        break;
 800292e:	e020      	b.n	8002972 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002930:	f7ff f80c 	bl	800194c <HAL_RCC_GetSysClockFreq>
 8002934:	4602      	mov	r2, r0
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	085b      	lsrs	r3, r3, #1
 800293c:	441a      	add	r2, r3
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	fbb2 f3f3 	udiv	r3, r2, r3
 8002946:	b29a      	uxth	r2, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	60da      	str	r2, [r3, #12]
        break;
 800294e:	e010      	b.n	8002972 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	085b      	lsrs	r3, r3, #1
 8002956:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002962:	b29a      	uxth	r2, r3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	60da      	str	r2, [r3, #12]
        break;
 800296a:	e002      	b.n	8002972 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	74fb      	strb	r3, [r7, #19]
        break;
 8002970:	bf00      	nop
    }
  }

  return ret;
 8002972:	7cfb      	ldrb	r3, [r7, #19]

}
 8002974:	4618      	mov	r0, r3
 8002976:	3718      	adds	r7, #24
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	efff69f3 	.word	0xefff69f3
 8002980:	40013800 	.word	0x40013800
 8002984:	40021000 	.word	0x40021000
 8002988:	40004400 	.word	0x40004400
 800298c:	40004800 	.word	0x40004800

08002990 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800299c:	f003 0301 	and.w	r3, r3, #1
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d00a      	beq.n	80029ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	430a      	orrs	r2, r1
 80029b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029be:	f003 0302 	and.w	r3, r3, #2
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d00a      	beq.n	80029dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	430a      	orrs	r2, r1
 80029da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e0:	f003 0304 	and.w	r3, r3, #4
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d00a      	beq.n	80029fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	430a      	orrs	r2, r1
 80029fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a02:	f003 0308 	and.w	r3, r3, #8
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d00a      	beq.n	8002a20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	430a      	orrs	r2, r1
 8002a1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a24:	f003 0310 	and.w	r3, r3, #16
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d00a      	beq.n	8002a42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a46:	f003 0320 	and.w	r3, r3, #32
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d00a      	beq.n	8002a64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	430a      	orrs	r2, r1
 8002a62:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d01a      	beq.n	8002aa6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	430a      	orrs	r2, r1
 8002a84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002a8e:	d10a      	bne.n	8002aa6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	430a      	orrs	r2, r1
 8002aa4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d00a      	beq.n	8002ac8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	430a      	orrs	r2, r1
 8002ac6:	605a      	str	r2, [r3, #4]
  }
}
 8002ac8:	bf00      	nop
 8002aca:	370c      	adds	r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr

08002ad4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b086      	sub	sp, #24
 8002ad8:	af02      	add	r7, sp, #8
 8002ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002adc:	2300      	movs	r3, #0
 8002ade:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002ae6:	f7fd fc25 	bl	8000334 <HAL_GetTick>
 8002aea:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0308 	and.w	r3, r3, #8
 8002af6:	2b08      	cmp	r3, #8
 8002af8:	d10e      	bne.n	8002b18 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002afa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002afe:	9300      	str	r3, [sp, #0]
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2200      	movs	r2, #0
 8002b04:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002b08:	6878      	ldr	r0, [r7, #4]
 8002b0a:	f000 f82c 	bl	8002b66 <UART_WaitOnFlagUntilTimeout>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d001      	beq.n	8002b18 <UART_CheckIdleState+0x44>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8002b14:	2303      	movs	r3, #3
 8002b16:	e022      	b.n	8002b5e <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 0304 	and.w	r3, r3, #4
 8002b22:	2b04      	cmp	r3, #4
 8002b24:	d10e      	bne.n	8002b44 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002b26:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002b2a:	9300      	str	r3, [sp, #0]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	f000 f816 	bl	8002b66 <UART_WaitOnFlagUntilTimeout>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d001      	beq.n	8002b44 <UART_CheckIdleState+0x70>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8002b40:	2303      	movs	r3, #3
 8002b42:	e00c      	b.n	8002b5e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2220      	movs	r2, #32
 8002b48:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_READY;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2220      	movs	r2, #32
 8002b50:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2200      	movs	r2, #0
 8002b58:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 8002b5c:	2300      	movs	r3, #0
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3710      	adds	r7, #16
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}

08002b66 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002b66:	b580      	push	{r7, lr}
 8002b68:	b084      	sub	sp, #16
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	60f8      	str	r0, [r7, #12]
 8002b6e:	60b9      	str	r1, [r7, #8]
 8002b70:	603b      	str	r3, [r7, #0]
 8002b72:	4613      	mov	r3, r2
 8002b74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b76:	e02c      	b.n	8002bd2 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002b78:	69bb      	ldr	r3, [r7, #24]
 8002b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b7e:	d028      	beq.n	8002bd2 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002b80:	69bb      	ldr	r3, [r7, #24]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d007      	beq.n	8002b96 <UART_WaitOnFlagUntilTimeout+0x30>
 8002b86:	f7fd fbd5 	bl	8000334 <HAL_GetTick>
 8002b8a:	4602      	mov	r2, r0
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	1ad3      	subs	r3, r2, r3
 8002b90:	69ba      	ldr	r2, [r7, #24]
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d21d      	bcs.n	8002bd2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002ba4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	689a      	ldr	r2, [r3, #8]
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f022 0201 	bic.w	r2, r2, #1
 8002bb4:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2220      	movs	r2, #32
 8002bba:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2220      	movs	r2, #32
 8002bc2:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e00f      	b.n	8002bf2 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	69da      	ldr	r2, [r3, #28]
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	4013      	ands	r3, r2
 8002bdc:	68ba      	ldr	r2, [r7, #8]
 8002bde:	429a      	cmp	r2, r3
 8002be0:	bf0c      	ite	eq
 8002be2:	2301      	moveq	r3, #1
 8002be4:	2300      	movne	r3, #0
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	461a      	mov	r2, r3
 8002bea:	79fb      	ldrb	r3, [r7, #7]
 8002bec:	429a      	cmp	r2, r3
 8002bee:	d0c3      	beq.n	8002b78 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002bf0:	2300      	movs	r3, #0
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3710      	adds	r7, #16
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
	...

08002bfc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c00:	f7fd fb3e 	bl	8000280 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c04:	f000 f840 	bl	8002c88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c08:	f000 f8ee 	bl	8002de8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002c0c:	f000 f8bc 	bl	8002d88 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8002c10:	f000 f87c 	bl	8002d0c <MX_SPI1_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

	  HAL_GPIO_WritePin(LD_GPIO_Port, GPIO_PIN_4, GPIO_PIN_RESET);
 8002c14:	2200      	movs	r2, #0
 8002c16:	2110      	movs	r1, #16
 8002c18:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c1c:	f7fd fe14 	bl	8000848 <HAL_GPIO_WritePin>
	  HAL_Delay(100);
 8002c20:	2064      	movs	r0, #100	; 0x64
 8002c22:	f7fd fb93 	bl	800034c <HAL_Delay>
	  HAL_GPIO_WritePin(LD_GPIO_Port, GPIO_PIN_4, GPIO_PIN_SET);
 8002c26:	2201      	movs	r2, #1
 8002c28:	2110      	movs	r1, #16
 8002c2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c2e:	f7fd fe0b 	bl	8000848 <HAL_GPIO_WritePin>
	  HAL_Delay(100);
 8002c32:	2064      	movs	r0, #100	; 0x64
 8002c34:	f7fd fb8a 	bl	800034c <HAL_Delay>

	  HAL_SPI_Receive(&hspi1, &dadospi, 1, 1000);
 8002c38:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	490d      	ldr	r1, [pc, #52]	; (8002c74 <main+0x78>)
 8002c40:	480d      	ldr	r0, [pc, #52]	; (8002c78 <main+0x7c>)
 8002c42:	f7fe ffc7 	bl	8001bd4 <HAL_SPI_Receive>

	  sprintf (transmissao, "valor lido: %d\r\n", dadospi);
 8002c46:	4b0b      	ldr	r3, [pc, #44]	; (8002c74 <main+0x78>)
 8002c48:	781b      	ldrb	r3, [r3, #0]
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	490b      	ldr	r1, [pc, #44]	; (8002c7c <main+0x80>)
 8002c4e:	480c      	ldr	r0, [pc, #48]	; (8002c80 <main+0x84>)
 8002c50:	f000 fae2 	bl	8003218 <siprintf>

	  HAL_UART_Transmit(&huart2, transmissao, strlen(transmissao), 10000);
 8002c54:	480a      	ldr	r0, [pc, #40]	; (8002c80 <main+0x84>)
 8002c56:	f7fd fabb 	bl	80001d0 <strlen>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	b29a      	uxth	r2, r3
 8002c5e:	f242 7310 	movw	r3, #10000	; 0x2710
 8002c62:	4907      	ldr	r1, [pc, #28]	; (8002c80 <main+0x84>)
 8002c64:	4807      	ldr	r0, [pc, #28]	; (8002c84 <main+0x88>)
 8002c66:	f7ff fc9f 	bl	80025a8 <HAL_UART_Transmit>

	  HAL_Delay(1000);
 8002c6a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002c6e:	f7fd fb6d 	bl	800034c <HAL_Delay>
  {
 8002c72:	e7cf      	b.n	8002c14 <main+0x18>
 8002c74:	20000005 	.word	0x20000005
 8002c78:	200000bc 	.word	0x200000bc
 8002c7c:	08003a3c 	.word	0x08003a3c
 8002c80:	2000009c 	.word	0x2000009c
 8002c84:	20000120 	.word	0x20000120

08002c88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b090      	sub	sp, #64	; 0x40
 8002c8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c8e:	f107 0318 	add.w	r3, r7, #24
 8002c92:	2228      	movs	r2, #40	; 0x28
 8002c94:	2100      	movs	r1, #0
 8002c96:	4618      	mov	r0, r3
 8002c98:	f000 fab6 	bl	8003208 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c9c:	1d3b      	adds	r3, r7, #4
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	601a      	str	r2, [r3, #0]
 8002ca2:	605a      	str	r2, [r3, #4]
 8002ca4:	609a      	str	r2, [r3, #8]
 8002ca6:	60da      	str	r2, [r3, #12]
 8002ca8:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002caa:	2302      	movs	r3, #2
 8002cac:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002cb2:	2310      	movs	r3, #16
 8002cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002cb6:	2302      	movs	r3, #2
 8002cb8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8002cbe:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8002cc2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002cc4:	f107 0318 	add.w	r3, r7, #24
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f7fd fdd5 	bl	8000878 <HAL_RCC_OscConfig>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d001      	beq.n	8002cd8 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8002cd4:	f000 f8f0 	bl	8002eb8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002cd8:	230f      	movs	r3, #15
 8002cda:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002cdc:	2302      	movs	r3, #2
 8002cde:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002ce4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ce8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002cea:	2300      	movs	r3, #0
 8002cec:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002cee:	1d3b      	adds	r3, r7, #4
 8002cf0:	2102      	movs	r1, #2
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f7fe fcae 	bl	8001654 <HAL_RCC_ClockConfig>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d001      	beq.n	8002d02 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8002cfe:	f000 f8db 	bl	8002eb8 <Error_Handler>
  }
}
 8002d02:	bf00      	nop
 8002d04:	3740      	adds	r7, #64	; 0x40
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
	...

08002d0c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002d10:	4b1b      	ldr	r3, [pc, #108]	; (8002d80 <MX_SPI1_Init+0x74>)
 8002d12:	4a1c      	ldr	r2, [pc, #112]	; (8002d84 <MX_SPI1_Init+0x78>)
 8002d14:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002d16:	4b1a      	ldr	r3, [pc, #104]	; (8002d80 <MX_SPI1_Init+0x74>)
 8002d18:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002d1c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8002d1e:	4b18      	ldr	r3, [pc, #96]	; (8002d80 <MX_SPI1_Init+0x74>)
 8002d20:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d24:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d26:	4b16      	ldr	r3, [pc, #88]	; (8002d80 <MX_SPI1_Init+0x74>)
 8002d28:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002d2c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d2e:	4b14      	ldr	r3, [pc, #80]	; (8002d80 <MX_SPI1_Init+0x74>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d34:	4b12      	ldr	r3, [pc, #72]	; (8002d80 <MX_SPI1_Init+0x74>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002d3a:	4b11      	ldr	r3, [pc, #68]	; (8002d80 <MX_SPI1_Init+0x74>)
 8002d3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d40:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002d42:	4b0f      	ldr	r3, [pc, #60]	; (8002d80 <MX_SPI1_Init+0x74>)
 8002d44:	2238      	movs	r2, #56	; 0x38
 8002d46:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d48:	4b0d      	ldr	r3, [pc, #52]	; (8002d80 <MX_SPI1_Init+0x74>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d4e:	4b0c      	ldr	r3, [pc, #48]	; (8002d80 <MX_SPI1_Init+0x74>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d54:	4b0a      	ldr	r3, [pc, #40]	; (8002d80 <MX_SPI1_Init+0x74>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002d5a:	4b09      	ldr	r3, [pc, #36]	; (8002d80 <MX_SPI1_Init+0x74>)
 8002d5c:	2207      	movs	r2, #7
 8002d5e:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002d60:	4b07      	ldr	r3, [pc, #28]	; (8002d80 <MX_SPI1_Init+0x74>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002d66:	4b06      	ldr	r3, [pc, #24]	; (8002d80 <MX_SPI1_Init+0x74>)
 8002d68:	2208      	movs	r2, #8
 8002d6a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002d6c:	4804      	ldr	r0, [pc, #16]	; (8002d80 <MX_SPI1_Init+0x74>)
 8002d6e:	f7fe fea7 	bl	8001ac0 <HAL_SPI_Init>
 8002d72:	4603      	mov	r3, r0
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d001      	beq.n	8002d7c <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8002d78:	f000 f89e 	bl	8002eb8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002d7c:	bf00      	nop
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	200000bc 	.word	0x200000bc
 8002d84:	40013000 	.word	0x40013000

08002d88 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002d8c:	4b14      	ldr	r3, [pc, #80]	; (8002de0 <MX_USART2_UART_Init+0x58>)
 8002d8e:	4a15      	ldr	r2, [pc, #84]	; (8002de4 <MX_USART2_UART_Init+0x5c>)
 8002d90:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8002d92:	4b13      	ldr	r3, [pc, #76]	; (8002de0 <MX_USART2_UART_Init+0x58>)
 8002d94:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8002d98:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d9a:	4b11      	ldr	r3, [pc, #68]	; (8002de0 <MX_USART2_UART_Init+0x58>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002da0:	4b0f      	ldr	r3, [pc, #60]	; (8002de0 <MX_USART2_UART_Init+0x58>)
 8002da2:	2200      	movs	r2, #0
 8002da4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002da6:	4b0e      	ldr	r3, [pc, #56]	; (8002de0 <MX_USART2_UART_Init+0x58>)
 8002da8:	2200      	movs	r2, #0
 8002daa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002dac:	4b0c      	ldr	r3, [pc, #48]	; (8002de0 <MX_USART2_UART_Init+0x58>)
 8002dae:	220c      	movs	r2, #12
 8002db0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002db2:	4b0b      	ldr	r3, [pc, #44]	; (8002de0 <MX_USART2_UART_Init+0x58>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002db8:	4b09      	ldr	r3, [pc, #36]	; (8002de0 <MX_USART2_UART_Init+0x58>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002dbe:	4b08      	ldr	r3, [pc, #32]	; (8002de0 <MX_USART2_UART_Init+0x58>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002dc4:	4b06      	ldr	r3, [pc, #24]	; (8002de0 <MX_USART2_UART_Init+0x58>)
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002dca:	4805      	ldr	r0, [pc, #20]	; (8002de0 <MX_USART2_UART_Init+0x58>)
 8002dcc:	f7ff fb9b 	bl	8002506 <HAL_UART_Init>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d001      	beq.n	8002dda <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002dd6:	f000 f86f 	bl	8002eb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002dda:	bf00      	nop
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	20000120 	.word	0x20000120
 8002de4:	40004400 	.word	0x40004400

08002de8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b08a      	sub	sp, #40	; 0x28
 8002dec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dee:	f107 0314 	add.w	r3, r7, #20
 8002df2:	2200      	movs	r2, #0
 8002df4:	601a      	str	r2, [r3, #0]
 8002df6:	605a      	str	r2, [r3, #4]
 8002df8:	609a      	str	r2, [r3, #8]
 8002dfa:	60da      	str	r2, [r3, #12]
 8002dfc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002dfe:	4b2b      	ldr	r3, [pc, #172]	; (8002eac <MX_GPIO_Init+0xc4>)
 8002e00:	695b      	ldr	r3, [r3, #20]
 8002e02:	4a2a      	ldr	r2, [pc, #168]	; (8002eac <MX_GPIO_Init+0xc4>)
 8002e04:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002e08:	6153      	str	r3, [r2, #20]
 8002e0a:	4b28      	ldr	r3, [pc, #160]	; (8002eac <MX_GPIO_Init+0xc4>)
 8002e0c:	695b      	ldr	r3, [r3, #20]
 8002e0e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e12:	613b      	str	r3, [r7, #16]
 8002e14:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002e16:	4b25      	ldr	r3, [pc, #148]	; (8002eac <MX_GPIO_Init+0xc4>)
 8002e18:	695b      	ldr	r3, [r3, #20]
 8002e1a:	4a24      	ldr	r2, [pc, #144]	; (8002eac <MX_GPIO_Init+0xc4>)
 8002e1c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002e20:	6153      	str	r3, [r2, #20]
 8002e22:	4b22      	ldr	r3, [pc, #136]	; (8002eac <MX_GPIO_Init+0xc4>)
 8002e24:	695b      	ldr	r3, [r3, #20]
 8002e26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e2a:	60fb      	str	r3, [r7, #12]
 8002e2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e2e:	4b1f      	ldr	r3, [pc, #124]	; (8002eac <MX_GPIO_Init+0xc4>)
 8002e30:	695b      	ldr	r3, [r3, #20]
 8002e32:	4a1e      	ldr	r2, [pc, #120]	; (8002eac <MX_GPIO_Init+0xc4>)
 8002e34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e38:	6153      	str	r3, [r2, #20]
 8002e3a:	4b1c      	ldr	r3, [pc, #112]	; (8002eac <MX_GPIO_Init+0xc4>)
 8002e3c:	695b      	ldr	r3, [r3, #20]
 8002e3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e42:	60bb      	str	r3, [r7, #8]
 8002e44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e46:	4b19      	ldr	r3, [pc, #100]	; (8002eac <MX_GPIO_Init+0xc4>)
 8002e48:	695b      	ldr	r3, [r3, #20]
 8002e4a:	4a18      	ldr	r2, [pc, #96]	; (8002eac <MX_GPIO_Init+0xc4>)
 8002e4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e50:	6153      	str	r3, [r2, #20]
 8002e52:	4b16      	ldr	r3, [pc, #88]	; (8002eac <MX_GPIO_Init+0xc4>)
 8002e54:	695b      	ldr	r3, [r3, #20]
 8002e56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e5a:	607b      	str	r3, [r7, #4]
 8002e5c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8002e5e:	2200      	movs	r2, #0
 8002e60:	2110      	movs	r1, #16
 8002e62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e66:	f7fd fcef 	bl	8000848 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002e6a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002e70:	4b0f      	ldr	r3, [pc, #60]	; (8002eb0 <MX_GPIO_Init+0xc8>)
 8002e72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e74:	2300      	movs	r3, #0
 8002e76:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002e78:	f107 0314 	add.w	r3, r7, #20
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	480d      	ldr	r0, [pc, #52]	; (8002eb4 <MX_GPIO_Init+0xcc>)
 8002e80:	f7fd fb6c 	bl	800055c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002e84:	2310      	movs	r3, #16
 8002e86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e90:	2300      	movs	r3, #0
 8002e92:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e94:	f107 0314 	add.w	r3, r7, #20
 8002e98:	4619      	mov	r1, r3
 8002e9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e9e:	f7fd fb5d 	bl	800055c <HAL_GPIO_Init>

}
 8002ea2:	bf00      	nop
 8002ea4:	3728      	adds	r7, #40	; 0x28
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	40021000 	.word	0x40021000
 8002eb0:	10210000 	.word	0x10210000
 8002eb4:	48000800 	.word	0x48000800

08002eb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002ebc:	bf00      	nop
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr
	...

08002ec8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b082      	sub	sp, #8
 8002ecc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ece:	4b0f      	ldr	r3, [pc, #60]	; (8002f0c <HAL_MspInit+0x44>)
 8002ed0:	699b      	ldr	r3, [r3, #24]
 8002ed2:	4a0e      	ldr	r2, [pc, #56]	; (8002f0c <HAL_MspInit+0x44>)
 8002ed4:	f043 0301 	orr.w	r3, r3, #1
 8002ed8:	6193      	str	r3, [r2, #24]
 8002eda:	4b0c      	ldr	r3, [pc, #48]	; (8002f0c <HAL_MspInit+0x44>)
 8002edc:	699b      	ldr	r3, [r3, #24]
 8002ede:	f003 0301 	and.w	r3, r3, #1
 8002ee2:	607b      	str	r3, [r7, #4]
 8002ee4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ee6:	4b09      	ldr	r3, [pc, #36]	; (8002f0c <HAL_MspInit+0x44>)
 8002ee8:	69db      	ldr	r3, [r3, #28]
 8002eea:	4a08      	ldr	r2, [pc, #32]	; (8002f0c <HAL_MspInit+0x44>)
 8002eec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ef0:	61d3      	str	r3, [r2, #28]
 8002ef2:	4b06      	ldr	r3, [pc, #24]	; (8002f0c <HAL_MspInit+0x44>)
 8002ef4:	69db      	ldr	r3, [r3, #28]
 8002ef6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002efa:	603b      	str	r3, [r7, #0]
 8002efc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002efe:	2007      	movs	r0, #7
 8002f00:	f7fd faf8 	bl	80004f4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f04:	bf00      	nop
 8002f06:	3708      	adds	r7, #8
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	40021000 	.word	0x40021000

08002f10 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b08a      	sub	sp, #40	; 0x28
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f18:	f107 0314 	add.w	r3, r7, #20
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	601a      	str	r2, [r3, #0]
 8002f20:	605a      	str	r2, [r3, #4]
 8002f22:	609a      	str	r2, [r3, #8]
 8002f24:	60da      	str	r2, [r3, #12]
 8002f26:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a17      	ldr	r2, [pc, #92]	; (8002f8c <HAL_SPI_MspInit+0x7c>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d128      	bne.n	8002f84 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002f32:	4b17      	ldr	r3, [pc, #92]	; (8002f90 <HAL_SPI_MspInit+0x80>)
 8002f34:	699b      	ldr	r3, [r3, #24]
 8002f36:	4a16      	ldr	r2, [pc, #88]	; (8002f90 <HAL_SPI_MspInit+0x80>)
 8002f38:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002f3c:	6193      	str	r3, [r2, #24]
 8002f3e:	4b14      	ldr	r3, [pc, #80]	; (8002f90 <HAL_SPI_MspInit+0x80>)
 8002f40:	699b      	ldr	r3, [r3, #24]
 8002f42:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f46:	613b      	str	r3, [r7, #16]
 8002f48:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f4a:	4b11      	ldr	r3, [pc, #68]	; (8002f90 <HAL_SPI_MspInit+0x80>)
 8002f4c:	695b      	ldr	r3, [r3, #20]
 8002f4e:	4a10      	ldr	r2, [pc, #64]	; (8002f90 <HAL_SPI_MspInit+0x80>)
 8002f50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f54:	6153      	str	r3, [r2, #20]
 8002f56:	4b0e      	ldr	r3, [pc, #56]	; (8002f90 <HAL_SPI_MspInit+0x80>)
 8002f58:	695b      	ldr	r3, [r3, #20]
 8002f5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f5e:	60fb      	str	r3, [r7, #12]
 8002f60:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002f62:	2360      	movs	r3, #96	; 0x60
 8002f64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f66:	2302      	movs	r3, #2
 8002f68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f6e:	2303      	movs	r3, #3
 8002f70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002f72:	2305      	movs	r3, #5
 8002f74:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f76:	f107 0314 	add.w	r3, r7, #20
 8002f7a:	4619      	mov	r1, r3
 8002f7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f80:	f7fd faec 	bl	800055c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002f84:	bf00      	nop
 8002f86:	3728      	adds	r7, #40	; 0x28
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	40013000 	.word	0x40013000
 8002f90:	40021000 	.word	0x40021000

08002f94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b08a      	sub	sp, #40	; 0x28
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f9c:	f107 0314 	add.w	r3, r7, #20
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	601a      	str	r2, [r3, #0]
 8002fa4:	605a      	str	r2, [r3, #4]
 8002fa6:	609a      	str	r2, [r3, #8]
 8002fa8:	60da      	str	r2, [r3, #12]
 8002faa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a17      	ldr	r2, [pc, #92]	; (8003010 <HAL_UART_MspInit+0x7c>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d128      	bne.n	8003008 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002fb6:	4b17      	ldr	r3, [pc, #92]	; (8003014 <HAL_UART_MspInit+0x80>)
 8002fb8:	69db      	ldr	r3, [r3, #28]
 8002fba:	4a16      	ldr	r2, [pc, #88]	; (8003014 <HAL_UART_MspInit+0x80>)
 8002fbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fc0:	61d3      	str	r3, [r2, #28]
 8002fc2:	4b14      	ldr	r3, [pc, #80]	; (8003014 <HAL_UART_MspInit+0x80>)
 8002fc4:	69db      	ldr	r3, [r3, #28]
 8002fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fca:	613b      	str	r3, [r7, #16]
 8002fcc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fce:	4b11      	ldr	r3, [pc, #68]	; (8003014 <HAL_UART_MspInit+0x80>)
 8002fd0:	695b      	ldr	r3, [r3, #20]
 8002fd2:	4a10      	ldr	r2, [pc, #64]	; (8003014 <HAL_UART_MspInit+0x80>)
 8002fd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fd8:	6153      	str	r3, [r2, #20]
 8002fda:	4b0e      	ldr	r3, [pc, #56]	; (8003014 <HAL_UART_MspInit+0x80>)
 8002fdc:	695b      	ldr	r3, [r3, #20]
 8002fde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fe2:	60fb      	str	r3, [r7, #12]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002fe6:	230c      	movs	r3, #12
 8002fe8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fea:	2302      	movs	r3, #2
 8002fec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ff6:	2307      	movs	r3, #7
 8002ff8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ffa:	f107 0314 	add.w	r3, r7, #20
 8002ffe:	4619      	mov	r1, r3
 8003000:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003004:	f7fd faaa 	bl	800055c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003008:	bf00      	nop
 800300a:	3728      	adds	r7, #40	; 0x28
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}
 8003010:	40004400 	.word	0x40004400
 8003014:	40021000 	.word	0x40021000

08003018 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003018:	b480      	push	{r7}
 800301a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800301c:	bf00      	nop
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr

08003026 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003026:	b480      	push	{r7}
 8003028:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800302a:	e7fe      	b.n	800302a <HardFault_Handler+0x4>

0800302c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800302c:	b480      	push	{r7}
 800302e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003030:	e7fe      	b.n	8003030 <MemManage_Handler+0x4>

08003032 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003032:	b480      	push	{r7}
 8003034:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003036:	e7fe      	b.n	8003036 <BusFault_Handler+0x4>

08003038 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003038:	b480      	push	{r7}
 800303a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800303c:	e7fe      	b.n	800303c <UsageFault_Handler+0x4>

0800303e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800303e:	b480      	push	{r7}
 8003040:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003042:	bf00      	nop
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr

0800304c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800304c:	b480      	push	{r7}
 800304e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003050:	bf00      	nop
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr

0800305a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800305a:	b480      	push	{r7}
 800305c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800305e:	bf00      	nop
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr

08003068 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800306c:	f7fd f94e 	bl	800030c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003070:	bf00      	nop
 8003072:	bd80      	pop	{r7, pc}

08003074 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b084      	sub	sp, #16
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800307c:	4b11      	ldr	r3, [pc, #68]	; (80030c4 <_sbrk+0x50>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d102      	bne.n	800308a <_sbrk+0x16>
		heap_end = &end;
 8003084:	4b0f      	ldr	r3, [pc, #60]	; (80030c4 <_sbrk+0x50>)
 8003086:	4a10      	ldr	r2, [pc, #64]	; (80030c8 <_sbrk+0x54>)
 8003088:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800308a:	4b0e      	ldr	r3, [pc, #56]	; (80030c4 <_sbrk+0x50>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003090:	4b0c      	ldr	r3, [pc, #48]	; (80030c4 <_sbrk+0x50>)
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	4413      	add	r3, r2
 8003098:	466a      	mov	r2, sp
 800309a:	4293      	cmp	r3, r2
 800309c:	d907      	bls.n	80030ae <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800309e:	f000 f889 	bl	80031b4 <__errno>
 80030a2:	4602      	mov	r2, r0
 80030a4:	230c      	movs	r3, #12
 80030a6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80030a8:	f04f 33ff 	mov.w	r3, #4294967295
 80030ac:	e006      	b.n	80030bc <_sbrk+0x48>
	}

	heap_end += incr;
 80030ae:	4b05      	ldr	r3, [pc, #20]	; (80030c4 <_sbrk+0x50>)
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	4413      	add	r3, r2
 80030b6:	4a03      	ldr	r2, [pc, #12]	; (80030c4 <_sbrk+0x50>)
 80030b8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80030ba:	68fb      	ldr	r3, [r7, #12]
}
 80030bc:	4618      	mov	r0, r3
 80030be:	3710      	adds	r7, #16
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	2000008c 	.word	0x2000008c
 80030c8:	20000198 	.word	0x20000198

080030cc <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030cc:	b480      	push	{r7}
 80030ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80030d0:	4b1f      	ldr	r3, [pc, #124]	; (8003150 <SystemInit+0x84>)
 80030d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030d6:	4a1e      	ldr	r2, [pc, #120]	; (8003150 <SystemInit+0x84>)
 80030d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80030dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80030e0:	4b1c      	ldr	r3, [pc, #112]	; (8003154 <SystemInit+0x88>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a1b      	ldr	r2, [pc, #108]	; (8003154 <SystemInit+0x88>)
 80030e6:	f043 0301 	orr.w	r3, r3, #1
 80030ea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 80030ec:	4b19      	ldr	r3, [pc, #100]	; (8003154 <SystemInit+0x88>)
 80030ee:	685a      	ldr	r2, [r3, #4]
 80030f0:	4918      	ldr	r1, [pc, #96]	; (8003154 <SystemInit+0x88>)
 80030f2:	4b19      	ldr	r3, [pc, #100]	; (8003158 <SystemInit+0x8c>)
 80030f4:	4013      	ands	r3, r2
 80030f6:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80030f8:	4b16      	ldr	r3, [pc, #88]	; (8003154 <SystemInit+0x88>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a15      	ldr	r2, [pc, #84]	; (8003154 <SystemInit+0x88>)
 80030fe:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003102:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003106:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003108:	4b12      	ldr	r3, [pc, #72]	; (8003154 <SystemInit+0x88>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a11      	ldr	r2, [pc, #68]	; (8003154 <SystemInit+0x88>)
 800310e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003112:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003114:	4b0f      	ldr	r3, [pc, #60]	; (8003154 <SystemInit+0x88>)
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	4a0e      	ldr	r2, [pc, #56]	; (8003154 <SystemInit+0x88>)
 800311a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800311e:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8003120:	4b0c      	ldr	r3, [pc, #48]	; (8003154 <SystemInit+0x88>)
 8003122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003124:	4a0b      	ldr	r2, [pc, #44]	; (8003154 <SystemInit+0x88>)
 8003126:	f023 030f 	bic.w	r3, r3, #15
 800312a:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 800312c:	4b09      	ldr	r3, [pc, #36]	; (8003154 <SystemInit+0x88>)
 800312e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003130:	4908      	ldr	r1, [pc, #32]	; (8003154 <SystemInit+0x88>)
 8003132:	4b0a      	ldr	r3, [pc, #40]	; (800315c <SystemInit+0x90>)
 8003134:	4013      	ands	r3, r2
 8003136:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8003138:	4b06      	ldr	r3, [pc, #24]	; (8003154 <SystemInit+0x88>)
 800313a:	2200      	movs	r2, #0
 800313c:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800313e:	4b04      	ldr	r3, [pc, #16]	; (8003150 <SystemInit+0x84>)
 8003140:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003144:	609a      	str	r2, [r3, #8]
#endif
}
 8003146:	bf00      	nop
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr
 8003150:	e000ed00 	.word	0xe000ed00
 8003154:	40021000 	.word	0x40021000
 8003158:	f87fc00c 	.word	0xf87fc00c
 800315c:	ff00fccc 	.word	0xff00fccc

08003160 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003160:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003198 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003164:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003166:	e003      	b.n	8003170 <LoopCopyDataInit>

08003168 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003168:	4b0c      	ldr	r3, [pc, #48]	; (800319c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800316a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800316c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800316e:	3104      	adds	r1, #4

08003170 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003170:	480b      	ldr	r0, [pc, #44]	; (80031a0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003172:	4b0c      	ldr	r3, [pc, #48]	; (80031a4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003174:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003176:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003178:	d3f6      	bcc.n	8003168 <CopyDataInit>
	ldr	r2, =_sbss
 800317a:	4a0b      	ldr	r2, [pc, #44]	; (80031a8 <LoopForever+0x12>)
	b	LoopFillZerobss
 800317c:	e002      	b.n	8003184 <LoopFillZerobss>

0800317e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800317e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003180:	f842 3b04 	str.w	r3, [r2], #4

08003184 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003184:	4b09      	ldr	r3, [pc, #36]	; (80031ac <LoopForever+0x16>)
	cmp	r2, r3
 8003186:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003188:	d3f9      	bcc.n	800317e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800318a:	f7ff ff9f 	bl	80030cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800318e:	f000 f817 	bl	80031c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003192:	f7ff fd33 	bl	8002bfc <main>

08003196 <LoopForever>:

LoopForever:
    b LoopForever
 8003196:	e7fe      	b.n	8003196 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003198:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 800319c:	08003ac4 	.word	0x08003ac4
	ldr	r0, =_sdata
 80031a0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80031a4:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 80031a8:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 80031ac:	20000194 	.word	0x20000194

080031b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80031b0:	e7fe      	b.n	80031b0 <ADC1_2_IRQHandler>
	...

080031b4 <__errno>:
 80031b4:	4b01      	ldr	r3, [pc, #4]	; (80031bc <__errno+0x8>)
 80031b6:	6818      	ldr	r0, [r3, #0]
 80031b8:	4770      	bx	lr
 80031ba:	bf00      	nop
 80031bc:	2000000c 	.word	0x2000000c

080031c0 <__libc_init_array>:
 80031c0:	b570      	push	{r4, r5, r6, lr}
 80031c2:	4e0d      	ldr	r6, [pc, #52]	; (80031f8 <__libc_init_array+0x38>)
 80031c4:	4c0d      	ldr	r4, [pc, #52]	; (80031fc <__libc_init_array+0x3c>)
 80031c6:	1ba4      	subs	r4, r4, r6
 80031c8:	10a4      	asrs	r4, r4, #2
 80031ca:	2500      	movs	r5, #0
 80031cc:	42a5      	cmp	r5, r4
 80031ce:	d109      	bne.n	80031e4 <__libc_init_array+0x24>
 80031d0:	4e0b      	ldr	r6, [pc, #44]	; (8003200 <__libc_init_array+0x40>)
 80031d2:	4c0c      	ldr	r4, [pc, #48]	; (8003204 <__libc_init_array+0x44>)
 80031d4:	f000 fc26 	bl	8003a24 <_init>
 80031d8:	1ba4      	subs	r4, r4, r6
 80031da:	10a4      	asrs	r4, r4, #2
 80031dc:	2500      	movs	r5, #0
 80031de:	42a5      	cmp	r5, r4
 80031e0:	d105      	bne.n	80031ee <__libc_init_array+0x2e>
 80031e2:	bd70      	pop	{r4, r5, r6, pc}
 80031e4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80031e8:	4798      	blx	r3
 80031ea:	3501      	adds	r5, #1
 80031ec:	e7ee      	b.n	80031cc <__libc_init_array+0xc>
 80031ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80031f2:	4798      	blx	r3
 80031f4:	3501      	adds	r5, #1
 80031f6:	e7f2      	b.n	80031de <__libc_init_array+0x1e>
 80031f8:	08003abc 	.word	0x08003abc
 80031fc:	08003abc 	.word	0x08003abc
 8003200:	08003abc 	.word	0x08003abc
 8003204:	08003ac0 	.word	0x08003ac0

08003208 <memset>:
 8003208:	4402      	add	r2, r0
 800320a:	4603      	mov	r3, r0
 800320c:	4293      	cmp	r3, r2
 800320e:	d100      	bne.n	8003212 <memset+0xa>
 8003210:	4770      	bx	lr
 8003212:	f803 1b01 	strb.w	r1, [r3], #1
 8003216:	e7f9      	b.n	800320c <memset+0x4>

08003218 <siprintf>:
 8003218:	b40e      	push	{r1, r2, r3}
 800321a:	b500      	push	{lr}
 800321c:	b09c      	sub	sp, #112	; 0x70
 800321e:	ab1d      	add	r3, sp, #116	; 0x74
 8003220:	9002      	str	r0, [sp, #8]
 8003222:	9006      	str	r0, [sp, #24]
 8003224:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003228:	4809      	ldr	r0, [pc, #36]	; (8003250 <siprintf+0x38>)
 800322a:	9107      	str	r1, [sp, #28]
 800322c:	9104      	str	r1, [sp, #16]
 800322e:	4909      	ldr	r1, [pc, #36]	; (8003254 <siprintf+0x3c>)
 8003230:	f853 2b04 	ldr.w	r2, [r3], #4
 8003234:	9105      	str	r1, [sp, #20]
 8003236:	6800      	ldr	r0, [r0, #0]
 8003238:	9301      	str	r3, [sp, #4]
 800323a:	a902      	add	r1, sp, #8
 800323c:	f000 f866 	bl	800330c <_svfiprintf_r>
 8003240:	9b02      	ldr	r3, [sp, #8]
 8003242:	2200      	movs	r2, #0
 8003244:	701a      	strb	r2, [r3, #0]
 8003246:	b01c      	add	sp, #112	; 0x70
 8003248:	f85d eb04 	ldr.w	lr, [sp], #4
 800324c:	b003      	add	sp, #12
 800324e:	4770      	bx	lr
 8003250:	2000000c 	.word	0x2000000c
 8003254:	ffff0208 	.word	0xffff0208

08003258 <__ssputs_r>:
 8003258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800325c:	688e      	ldr	r6, [r1, #8]
 800325e:	429e      	cmp	r6, r3
 8003260:	4682      	mov	sl, r0
 8003262:	460c      	mov	r4, r1
 8003264:	4690      	mov	r8, r2
 8003266:	4699      	mov	r9, r3
 8003268:	d837      	bhi.n	80032da <__ssputs_r+0x82>
 800326a:	898a      	ldrh	r2, [r1, #12]
 800326c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003270:	d031      	beq.n	80032d6 <__ssputs_r+0x7e>
 8003272:	6825      	ldr	r5, [r4, #0]
 8003274:	6909      	ldr	r1, [r1, #16]
 8003276:	1a6f      	subs	r7, r5, r1
 8003278:	6965      	ldr	r5, [r4, #20]
 800327a:	2302      	movs	r3, #2
 800327c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003280:	fb95 f5f3 	sdiv	r5, r5, r3
 8003284:	f109 0301 	add.w	r3, r9, #1
 8003288:	443b      	add	r3, r7
 800328a:	429d      	cmp	r5, r3
 800328c:	bf38      	it	cc
 800328e:	461d      	movcc	r5, r3
 8003290:	0553      	lsls	r3, r2, #21
 8003292:	d530      	bpl.n	80032f6 <__ssputs_r+0x9e>
 8003294:	4629      	mov	r1, r5
 8003296:	f000 fb2b 	bl	80038f0 <_malloc_r>
 800329a:	4606      	mov	r6, r0
 800329c:	b950      	cbnz	r0, 80032b4 <__ssputs_r+0x5c>
 800329e:	230c      	movs	r3, #12
 80032a0:	f8ca 3000 	str.w	r3, [sl]
 80032a4:	89a3      	ldrh	r3, [r4, #12]
 80032a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80032aa:	81a3      	strh	r3, [r4, #12]
 80032ac:	f04f 30ff 	mov.w	r0, #4294967295
 80032b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032b4:	463a      	mov	r2, r7
 80032b6:	6921      	ldr	r1, [r4, #16]
 80032b8:	f000 faa8 	bl	800380c <memcpy>
 80032bc:	89a3      	ldrh	r3, [r4, #12]
 80032be:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80032c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032c6:	81a3      	strh	r3, [r4, #12]
 80032c8:	6126      	str	r6, [r4, #16]
 80032ca:	6165      	str	r5, [r4, #20]
 80032cc:	443e      	add	r6, r7
 80032ce:	1bed      	subs	r5, r5, r7
 80032d0:	6026      	str	r6, [r4, #0]
 80032d2:	60a5      	str	r5, [r4, #8]
 80032d4:	464e      	mov	r6, r9
 80032d6:	454e      	cmp	r6, r9
 80032d8:	d900      	bls.n	80032dc <__ssputs_r+0x84>
 80032da:	464e      	mov	r6, r9
 80032dc:	4632      	mov	r2, r6
 80032de:	4641      	mov	r1, r8
 80032e0:	6820      	ldr	r0, [r4, #0]
 80032e2:	f000 fa9e 	bl	8003822 <memmove>
 80032e6:	68a3      	ldr	r3, [r4, #8]
 80032e8:	1b9b      	subs	r3, r3, r6
 80032ea:	60a3      	str	r3, [r4, #8]
 80032ec:	6823      	ldr	r3, [r4, #0]
 80032ee:	441e      	add	r6, r3
 80032f0:	6026      	str	r6, [r4, #0]
 80032f2:	2000      	movs	r0, #0
 80032f4:	e7dc      	b.n	80032b0 <__ssputs_r+0x58>
 80032f6:	462a      	mov	r2, r5
 80032f8:	f000 fb54 	bl	80039a4 <_realloc_r>
 80032fc:	4606      	mov	r6, r0
 80032fe:	2800      	cmp	r0, #0
 8003300:	d1e2      	bne.n	80032c8 <__ssputs_r+0x70>
 8003302:	6921      	ldr	r1, [r4, #16]
 8003304:	4650      	mov	r0, sl
 8003306:	f000 faa5 	bl	8003854 <_free_r>
 800330a:	e7c8      	b.n	800329e <__ssputs_r+0x46>

0800330c <_svfiprintf_r>:
 800330c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003310:	461d      	mov	r5, r3
 8003312:	898b      	ldrh	r3, [r1, #12]
 8003314:	061f      	lsls	r7, r3, #24
 8003316:	b09d      	sub	sp, #116	; 0x74
 8003318:	4680      	mov	r8, r0
 800331a:	460c      	mov	r4, r1
 800331c:	4616      	mov	r6, r2
 800331e:	d50f      	bpl.n	8003340 <_svfiprintf_r+0x34>
 8003320:	690b      	ldr	r3, [r1, #16]
 8003322:	b96b      	cbnz	r3, 8003340 <_svfiprintf_r+0x34>
 8003324:	2140      	movs	r1, #64	; 0x40
 8003326:	f000 fae3 	bl	80038f0 <_malloc_r>
 800332a:	6020      	str	r0, [r4, #0]
 800332c:	6120      	str	r0, [r4, #16]
 800332e:	b928      	cbnz	r0, 800333c <_svfiprintf_r+0x30>
 8003330:	230c      	movs	r3, #12
 8003332:	f8c8 3000 	str.w	r3, [r8]
 8003336:	f04f 30ff 	mov.w	r0, #4294967295
 800333a:	e0c8      	b.n	80034ce <_svfiprintf_r+0x1c2>
 800333c:	2340      	movs	r3, #64	; 0x40
 800333e:	6163      	str	r3, [r4, #20]
 8003340:	2300      	movs	r3, #0
 8003342:	9309      	str	r3, [sp, #36]	; 0x24
 8003344:	2320      	movs	r3, #32
 8003346:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800334a:	2330      	movs	r3, #48	; 0x30
 800334c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003350:	9503      	str	r5, [sp, #12]
 8003352:	f04f 0b01 	mov.w	fp, #1
 8003356:	4637      	mov	r7, r6
 8003358:	463d      	mov	r5, r7
 800335a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800335e:	b10b      	cbz	r3, 8003364 <_svfiprintf_r+0x58>
 8003360:	2b25      	cmp	r3, #37	; 0x25
 8003362:	d13e      	bne.n	80033e2 <_svfiprintf_r+0xd6>
 8003364:	ebb7 0a06 	subs.w	sl, r7, r6
 8003368:	d00b      	beq.n	8003382 <_svfiprintf_r+0x76>
 800336a:	4653      	mov	r3, sl
 800336c:	4632      	mov	r2, r6
 800336e:	4621      	mov	r1, r4
 8003370:	4640      	mov	r0, r8
 8003372:	f7ff ff71 	bl	8003258 <__ssputs_r>
 8003376:	3001      	adds	r0, #1
 8003378:	f000 80a4 	beq.w	80034c4 <_svfiprintf_r+0x1b8>
 800337c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800337e:	4453      	add	r3, sl
 8003380:	9309      	str	r3, [sp, #36]	; 0x24
 8003382:	783b      	ldrb	r3, [r7, #0]
 8003384:	2b00      	cmp	r3, #0
 8003386:	f000 809d 	beq.w	80034c4 <_svfiprintf_r+0x1b8>
 800338a:	2300      	movs	r3, #0
 800338c:	f04f 32ff 	mov.w	r2, #4294967295
 8003390:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003394:	9304      	str	r3, [sp, #16]
 8003396:	9307      	str	r3, [sp, #28]
 8003398:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800339c:	931a      	str	r3, [sp, #104]	; 0x68
 800339e:	462f      	mov	r7, r5
 80033a0:	2205      	movs	r2, #5
 80033a2:	f817 1b01 	ldrb.w	r1, [r7], #1
 80033a6:	4850      	ldr	r0, [pc, #320]	; (80034e8 <_svfiprintf_r+0x1dc>)
 80033a8:	f7fc ff1a 	bl	80001e0 <memchr>
 80033ac:	9b04      	ldr	r3, [sp, #16]
 80033ae:	b9d0      	cbnz	r0, 80033e6 <_svfiprintf_r+0xda>
 80033b0:	06d9      	lsls	r1, r3, #27
 80033b2:	bf44      	itt	mi
 80033b4:	2220      	movmi	r2, #32
 80033b6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80033ba:	071a      	lsls	r2, r3, #28
 80033bc:	bf44      	itt	mi
 80033be:	222b      	movmi	r2, #43	; 0x2b
 80033c0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80033c4:	782a      	ldrb	r2, [r5, #0]
 80033c6:	2a2a      	cmp	r2, #42	; 0x2a
 80033c8:	d015      	beq.n	80033f6 <_svfiprintf_r+0xea>
 80033ca:	9a07      	ldr	r2, [sp, #28]
 80033cc:	462f      	mov	r7, r5
 80033ce:	2000      	movs	r0, #0
 80033d0:	250a      	movs	r5, #10
 80033d2:	4639      	mov	r1, r7
 80033d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80033d8:	3b30      	subs	r3, #48	; 0x30
 80033da:	2b09      	cmp	r3, #9
 80033dc:	d94d      	bls.n	800347a <_svfiprintf_r+0x16e>
 80033de:	b1b8      	cbz	r0, 8003410 <_svfiprintf_r+0x104>
 80033e0:	e00f      	b.n	8003402 <_svfiprintf_r+0xf6>
 80033e2:	462f      	mov	r7, r5
 80033e4:	e7b8      	b.n	8003358 <_svfiprintf_r+0x4c>
 80033e6:	4a40      	ldr	r2, [pc, #256]	; (80034e8 <_svfiprintf_r+0x1dc>)
 80033e8:	1a80      	subs	r0, r0, r2
 80033ea:	fa0b f000 	lsl.w	r0, fp, r0
 80033ee:	4318      	orrs	r0, r3
 80033f0:	9004      	str	r0, [sp, #16]
 80033f2:	463d      	mov	r5, r7
 80033f4:	e7d3      	b.n	800339e <_svfiprintf_r+0x92>
 80033f6:	9a03      	ldr	r2, [sp, #12]
 80033f8:	1d11      	adds	r1, r2, #4
 80033fa:	6812      	ldr	r2, [r2, #0]
 80033fc:	9103      	str	r1, [sp, #12]
 80033fe:	2a00      	cmp	r2, #0
 8003400:	db01      	blt.n	8003406 <_svfiprintf_r+0xfa>
 8003402:	9207      	str	r2, [sp, #28]
 8003404:	e004      	b.n	8003410 <_svfiprintf_r+0x104>
 8003406:	4252      	negs	r2, r2
 8003408:	f043 0302 	orr.w	r3, r3, #2
 800340c:	9207      	str	r2, [sp, #28]
 800340e:	9304      	str	r3, [sp, #16]
 8003410:	783b      	ldrb	r3, [r7, #0]
 8003412:	2b2e      	cmp	r3, #46	; 0x2e
 8003414:	d10c      	bne.n	8003430 <_svfiprintf_r+0x124>
 8003416:	787b      	ldrb	r3, [r7, #1]
 8003418:	2b2a      	cmp	r3, #42	; 0x2a
 800341a:	d133      	bne.n	8003484 <_svfiprintf_r+0x178>
 800341c:	9b03      	ldr	r3, [sp, #12]
 800341e:	1d1a      	adds	r2, r3, #4
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	9203      	str	r2, [sp, #12]
 8003424:	2b00      	cmp	r3, #0
 8003426:	bfb8      	it	lt
 8003428:	f04f 33ff 	movlt.w	r3, #4294967295
 800342c:	3702      	adds	r7, #2
 800342e:	9305      	str	r3, [sp, #20]
 8003430:	4d2e      	ldr	r5, [pc, #184]	; (80034ec <_svfiprintf_r+0x1e0>)
 8003432:	7839      	ldrb	r1, [r7, #0]
 8003434:	2203      	movs	r2, #3
 8003436:	4628      	mov	r0, r5
 8003438:	f7fc fed2 	bl	80001e0 <memchr>
 800343c:	b138      	cbz	r0, 800344e <_svfiprintf_r+0x142>
 800343e:	2340      	movs	r3, #64	; 0x40
 8003440:	1b40      	subs	r0, r0, r5
 8003442:	fa03 f000 	lsl.w	r0, r3, r0
 8003446:	9b04      	ldr	r3, [sp, #16]
 8003448:	4303      	orrs	r3, r0
 800344a:	3701      	adds	r7, #1
 800344c:	9304      	str	r3, [sp, #16]
 800344e:	7839      	ldrb	r1, [r7, #0]
 8003450:	4827      	ldr	r0, [pc, #156]	; (80034f0 <_svfiprintf_r+0x1e4>)
 8003452:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003456:	2206      	movs	r2, #6
 8003458:	1c7e      	adds	r6, r7, #1
 800345a:	f7fc fec1 	bl	80001e0 <memchr>
 800345e:	2800      	cmp	r0, #0
 8003460:	d038      	beq.n	80034d4 <_svfiprintf_r+0x1c8>
 8003462:	4b24      	ldr	r3, [pc, #144]	; (80034f4 <_svfiprintf_r+0x1e8>)
 8003464:	bb13      	cbnz	r3, 80034ac <_svfiprintf_r+0x1a0>
 8003466:	9b03      	ldr	r3, [sp, #12]
 8003468:	3307      	adds	r3, #7
 800346a:	f023 0307 	bic.w	r3, r3, #7
 800346e:	3308      	adds	r3, #8
 8003470:	9303      	str	r3, [sp, #12]
 8003472:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003474:	444b      	add	r3, r9
 8003476:	9309      	str	r3, [sp, #36]	; 0x24
 8003478:	e76d      	b.n	8003356 <_svfiprintf_r+0x4a>
 800347a:	fb05 3202 	mla	r2, r5, r2, r3
 800347e:	2001      	movs	r0, #1
 8003480:	460f      	mov	r7, r1
 8003482:	e7a6      	b.n	80033d2 <_svfiprintf_r+0xc6>
 8003484:	2300      	movs	r3, #0
 8003486:	3701      	adds	r7, #1
 8003488:	9305      	str	r3, [sp, #20]
 800348a:	4619      	mov	r1, r3
 800348c:	250a      	movs	r5, #10
 800348e:	4638      	mov	r0, r7
 8003490:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003494:	3a30      	subs	r2, #48	; 0x30
 8003496:	2a09      	cmp	r2, #9
 8003498:	d903      	bls.n	80034a2 <_svfiprintf_r+0x196>
 800349a:	2b00      	cmp	r3, #0
 800349c:	d0c8      	beq.n	8003430 <_svfiprintf_r+0x124>
 800349e:	9105      	str	r1, [sp, #20]
 80034a0:	e7c6      	b.n	8003430 <_svfiprintf_r+0x124>
 80034a2:	fb05 2101 	mla	r1, r5, r1, r2
 80034a6:	2301      	movs	r3, #1
 80034a8:	4607      	mov	r7, r0
 80034aa:	e7f0      	b.n	800348e <_svfiprintf_r+0x182>
 80034ac:	ab03      	add	r3, sp, #12
 80034ae:	9300      	str	r3, [sp, #0]
 80034b0:	4622      	mov	r2, r4
 80034b2:	4b11      	ldr	r3, [pc, #68]	; (80034f8 <_svfiprintf_r+0x1ec>)
 80034b4:	a904      	add	r1, sp, #16
 80034b6:	4640      	mov	r0, r8
 80034b8:	f3af 8000 	nop.w
 80034bc:	f1b0 3fff 	cmp.w	r0, #4294967295
 80034c0:	4681      	mov	r9, r0
 80034c2:	d1d6      	bne.n	8003472 <_svfiprintf_r+0x166>
 80034c4:	89a3      	ldrh	r3, [r4, #12]
 80034c6:	065b      	lsls	r3, r3, #25
 80034c8:	f53f af35 	bmi.w	8003336 <_svfiprintf_r+0x2a>
 80034cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80034ce:	b01d      	add	sp, #116	; 0x74
 80034d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034d4:	ab03      	add	r3, sp, #12
 80034d6:	9300      	str	r3, [sp, #0]
 80034d8:	4622      	mov	r2, r4
 80034da:	4b07      	ldr	r3, [pc, #28]	; (80034f8 <_svfiprintf_r+0x1ec>)
 80034dc:	a904      	add	r1, sp, #16
 80034de:	4640      	mov	r0, r8
 80034e0:	f000 f882 	bl	80035e8 <_printf_i>
 80034e4:	e7ea      	b.n	80034bc <_svfiprintf_r+0x1b0>
 80034e6:	bf00      	nop
 80034e8:	08003a88 	.word	0x08003a88
 80034ec:	08003a8e 	.word	0x08003a8e
 80034f0:	08003a92 	.word	0x08003a92
 80034f4:	00000000 	.word	0x00000000
 80034f8:	08003259 	.word	0x08003259

080034fc <_printf_common>:
 80034fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003500:	4691      	mov	r9, r2
 8003502:	461f      	mov	r7, r3
 8003504:	688a      	ldr	r2, [r1, #8]
 8003506:	690b      	ldr	r3, [r1, #16]
 8003508:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800350c:	4293      	cmp	r3, r2
 800350e:	bfb8      	it	lt
 8003510:	4613      	movlt	r3, r2
 8003512:	f8c9 3000 	str.w	r3, [r9]
 8003516:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800351a:	4606      	mov	r6, r0
 800351c:	460c      	mov	r4, r1
 800351e:	b112      	cbz	r2, 8003526 <_printf_common+0x2a>
 8003520:	3301      	adds	r3, #1
 8003522:	f8c9 3000 	str.w	r3, [r9]
 8003526:	6823      	ldr	r3, [r4, #0]
 8003528:	0699      	lsls	r1, r3, #26
 800352a:	bf42      	ittt	mi
 800352c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003530:	3302      	addmi	r3, #2
 8003532:	f8c9 3000 	strmi.w	r3, [r9]
 8003536:	6825      	ldr	r5, [r4, #0]
 8003538:	f015 0506 	ands.w	r5, r5, #6
 800353c:	d107      	bne.n	800354e <_printf_common+0x52>
 800353e:	f104 0a19 	add.w	sl, r4, #25
 8003542:	68e3      	ldr	r3, [r4, #12]
 8003544:	f8d9 2000 	ldr.w	r2, [r9]
 8003548:	1a9b      	subs	r3, r3, r2
 800354a:	42ab      	cmp	r3, r5
 800354c:	dc28      	bgt.n	80035a0 <_printf_common+0xa4>
 800354e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003552:	6822      	ldr	r2, [r4, #0]
 8003554:	3300      	adds	r3, #0
 8003556:	bf18      	it	ne
 8003558:	2301      	movne	r3, #1
 800355a:	0692      	lsls	r2, r2, #26
 800355c:	d42d      	bmi.n	80035ba <_printf_common+0xbe>
 800355e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003562:	4639      	mov	r1, r7
 8003564:	4630      	mov	r0, r6
 8003566:	47c0      	blx	r8
 8003568:	3001      	adds	r0, #1
 800356a:	d020      	beq.n	80035ae <_printf_common+0xb2>
 800356c:	6823      	ldr	r3, [r4, #0]
 800356e:	68e5      	ldr	r5, [r4, #12]
 8003570:	f8d9 2000 	ldr.w	r2, [r9]
 8003574:	f003 0306 	and.w	r3, r3, #6
 8003578:	2b04      	cmp	r3, #4
 800357a:	bf08      	it	eq
 800357c:	1aad      	subeq	r5, r5, r2
 800357e:	68a3      	ldr	r3, [r4, #8]
 8003580:	6922      	ldr	r2, [r4, #16]
 8003582:	bf0c      	ite	eq
 8003584:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003588:	2500      	movne	r5, #0
 800358a:	4293      	cmp	r3, r2
 800358c:	bfc4      	itt	gt
 800358e:	1a9b      	subgt	r3, r3, r2
 8003590:	18ed      	addgt	r5, r5, r3
 8003592:	f04f 0900 	mov.w	r9, #0
 8003596:	341a      	adds	r4, #26
 8003598:	454d      	cmp	r5, r9
 800359a:	d11a      	bne.n	80035d2 <_printf_common+0xd6>
 800359c:	2000      	movs	r0, #0
 800359e:	e008      	b.n	80035b2 <_printf_common+0xb6>
 80035a0:	2301      	movs	r3, #1
 80035a2:	4652      	mov	r2, sl
 80035a4:	4639      	mov	r1, r7
 80035a6:	4630      	mov	r0, r6
 80035a8:	47c0      	blx	r8
 80035aa:	3001      	adds	r0, #1
 80035ac:	d103      	bne.n	80035b6 <_printf_common+0xba>
 80035ae:	f04f 30ff 	mov.w	r0, #4294967295
 80035b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035b6:	3501      	adds	r5, #1
 80035b8:	e7c3      	b.n	8003542 <_printf_common+0x46>
 80035ba:	18e1      	adds	r1, r4, r3
 80035bc:	1c5a      	adds	r2, r3, #1
 80035be:	2030      	movs	r0, #48	; 0x30
 80035c0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80035c4:	4422      	add	r2, r4
 80035c6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80035ca:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80035ce:	3302      	adds	r3, #2
 80035d0:	e7c5      	b.n	800355e <_printf_common+0x62>
 80035d2:	2301      	movs	r3, #1
 80035d4:	4622      	mov	r2, r4
 80035d6:	4639      	mov	r1, r7
 80035d8:	4630      	mov	r0, r6
 80035da:	47c0      	blx	r8
 80035dc:	3001      	adds	r0, #1
 80035de:	d0e6      	beq.n	80035ae <_printf_common+0xb2>
 80035e0:	f109 0901 	add.w	r9, r9, #1
 80035e4:	e7d8      	b.n	8003598 <_printf_common+0x9c>
	...

080035e8 <_printf_i>:
 80035e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80035ec:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80035f0:	460c      	mov	r4, r1
 80035f2:	7e09      	ldrb	r1, [r1, #24]
 80035f4:	b085      	sub	sp, #20
 80035f6:	296e      	cmp	r1, #110	; 0x6e
 80035f8:	4617      	mov	r7, r2
 80035fa:	4606      	mov	r6, r0
 80035fc:	4698      	mov	r8, r3
 80035fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003600:	f000 80b3 	beq.w	800376a <_printf_i+0x182>
 8003604:	d822      	bhi.n	800364c <_printf_i+0x64>
 8003606:	2963      	cmp	r1, #99	; 0x63
 8003608:	d036      	beq.n	8003678 <_printf_i+0x90>
 800360a:	d80a      	bhi.n	8003622 <_printf_i+0x3a>
 800360c:	2900      	cmp	r1, #0
 800360e:	f000 80b9 	beq.w	8003784 <_printf_i+0x19c>
 8003612:	2958      	cmp	r1, #88	; 0x58
 8003614:	f000 8083 	beq.w	800371e <_printf_i+0x136>
 8003618:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800361c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003620:	e032      	b.n	8003688 <_printf_i+0xa0>
 8003622:	2964      	cmp	r1, #100	; 0x64
 8003624:	d001      	beq.n	800362a <_printf_i+0x42>
 8003626:	2969      	cmp	r1, #105	; 0x69
 8003628:	d1f6      	bne.n	8003618 <_printf_i+0x30>
 800362a:	6820      	ldr	r0, [r4, #0]
 800362c:	6813      	ldr	r3, [r2, #0]
 800362e:	0605      	lsls	r5, r0, #24
 8003630:	f103 0104 	add.w	r1, r3, #4
 8003634:	d52a      	bpl.n	800368c <_printf_i+0xa4>
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	6011      	str	r1, [r2, #0]
 800363a:	2b00      	cmp	r3, #0
 800363c:	da03      	bge.n	8003646 <_printf_i+0x5e>
 800363e:	222d      	movs	r2, #45	; 0x2d
 8003640:	425b      	negs	r3, r3
 8003642:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003646:	486f      	ldr	r0, [pc, #444]	; (8003804 <_printf_i+0x21c>)
 8003648:	220a      	movs	r2, #10
 800364a:	e039      	b.n	80036c0 <_printf_i+0xd8>
 800364c:	2973      	cmp	r1, #115	; 0x73
 800364e:	f000 809d 	beq.w	800378c <_printf_i+0x1a4>
 8003652:	d808      	bhi.n	8003666 <_printf_i+0x7e>
 8003654:	296f      	cmp	r1, #111	; 0x6f
 8003656:	d020      	beq.n	800369a <_printf_i+0xb2>
 8003658:	2970      	cmp	r1, #112	; 0x70
 800365a:	d1dd      	bne.n	8003618 <_printf_i+0x30>
 800365c:	6823      	ldr	r3, [r4, #0]
 800365e:	f043 0320 	orr.w	r3, r3, #32
 8003662:	6023      	str	r3, [r4, #0]
 8003664:	e003      	b.n	800366e <_printf_i+0x86>
 8003666:	2975      	cmp	r1, #117	; 0x75
 8003668:	d017      	beq.n	800369a <_printf_i+0xb2>
 800366a:	2978      	cmp	r1, #120	; 0x78
 800366c:	d1d4      	bne.n	8003618 <_printf_i+0x30>
 800366e:	2378      	movs	r3, #120	; 0x78
 8003670:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003674:	4864      	ldr	r0, [pc, #400]	; (8003808 <_printf_i+0x220>)
 8003676:	e055      	b.n	8003724 <_printf_i+0x13c>
 8003678:	6813      	ldr	r3, [r2, #0]
 800367a:	1d19      	adds	r1, r3, #4
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	6011      	str	r1, [r2, #0]
 8003680:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003684:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003688:	2301      	movs	r3, #1
 800368a:	e08c      	b.n	80037a6 <_printf_i+0x1be>
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	6011      	str	r1, [r2, #0]
 8003690:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003694:	bf18      	it	ne
 8003696:	b21b      	sxthne	r3, r3
 8003698:	e7cf      	b.n	800363a <_printf_i+0x52>
 800369a:	6813      	ldr	r3, [r2, #0]
 800369c:	6825      	ldr	r5, [r4, #0]
 800369e:	1d18      	adds	r0, r3, #4
 80036a0:	6010      	str	r0, [r2, #0]
 80036a2:	0628      	lsls	r0, r5, #24
 80036a4:	d501      	bpl.n	80036aa <_printf_i+0xc2>
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	e002      	b.n	80036b0 <_printf_i+0xc8>
 80036aa:	0668      	lsls	r0, r5, #25
 80036ac:	d5fb      	bpl.n	80036a6 <_printf_i+0xbe>
 80036ae:	881b      	ldrh	r3, [r3, #0]
 80036b0:	4854      	ldr	r0, [pc, #336]	; (8003804 <_printf_i+0x21c>)
 80036b2:	296f      	cmp	r1, #111	; 0x6f
 80036b4:	bf14      	ite	ne
 80036b6:	220a      	movne	r2, #10
 80036b8:	2208      	moveq	r2, #8
 80036ba:	2100      	movs	r1, #0
 80036bc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80036c0:	6865      	ldr	r5, [r4, #4]
 80036c2:	60a5      	str	r5, [r4, #8]
 80036c4:	2d00      	cmp	r5, #0
 80036c6:	f2c0 8095 	blt.w	80037f4 <_printf_i+0x20c>
 80036ca:	6821      	ldr	r1, [r4, #0]
 80036cc:	f021 0104 	bic.w	r1, r1, #4
 80036d0:	6021      	str	r1, [r4, #0]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d13d      	bne.n	8003752 <_printf_i+0x16a>
 80036d6:	2d00      	cmp	r5, #0
 80036d8:	f040 808e 	bne.w	80037f8 <_printf_i+0x210>
 80036dc:	4665      	mov	r5, ip
 80036de:	2a08      	cmp	r2, #8
 80036e0:	d10b      	bne.n	80036fa <_printf_i+0x112>
 80036e2:	6823      	ldr	r3, [r4, #0]
 80036e4:	07db      	lsls	r3, r3, #31
 80036e6:	d508      	bpl.n	80036fa <_printf_i+0x112>
 80036e8:	6923      	ldr	r3, [r4, #16]
 80036ea:	6862      	ldr	r2, [r4, #4]
 80036ec:	429a      	cmp	r2, r3
 80036ee:	bfde      	ittt	le
 80036f0:	2330      	movle	r3, #48	; 0x30
 80036f2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80036f6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80036fa:	ebac 0305 	sub.w	r3, ip, r5
 80036fe:	6123      	str	r3, [r4, #16]
 8003700:	f8cd 8000 	str.w	r8, [sp]
 8003704:	463b      	mov	r3, r7
 8003706:	aa03      	add	r2, sp, #12
 8003708:	4621      	mov	r1, r4
 800370a:	4630      	mov	r0, r6
 800370c:	f7ff fef6 	bl	80034fc <_printf_common>
 8003710:	3001      	adds	r0, #1
 8003712:	d14d      	bne.n	80037b0 <_printf_i+0x1c8>
 8003714:	f04f 30ff 	mov.w	r0, #4294967295
 8003718:	b005      	add	sp, #20
 800371a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800371e:	4839      	ldr	r0, [pc, #228]	; (8003804 <_printf_i+0x21c>)
 8003720:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003724:	6813      	ldr	r3, [r2, #0]
 8003726:	6821      	ldr	r1, [r4, #0]
 8003728:	1d1d      	adds	r5, r3, #4
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	6015      	str	r5, [r2, #0]
 800372e:	060a      	lsls	r2, r1, #24
 8003730:	d50b      	bpl.n	800374a <_printf_i+0x162>
 8003732:	07ca      	lsls	r2, r1, #31
 8003734:	bf44      	itt	mi
 8003736:	f041 0120 	orrmi.w	r1, r1, #32
 800373a:	6021      	strmi	r1, [r4, #0]
 800373c:	b91b      	cbnz	r3, 8003746 <_printf_i+0x15e>
 800373e:	6822      	ldr	r2, [r4, #0]
 8003740:	f022 0220 	bic.w	r2, r2, #32
 8003744:	6022      	str	r2, [r4, #0]
 8003746:	2210      	movs	r2, #16
 8003748:	e7b7      	b.n	80036ba <_printf_i+0xd2>
 800374a:	064d      	lsls	r5, r1, #25
 800374c:	bf48      	it	mi
 800374e:	b29b      	uxthmi	r3, r3
 8003750:	e7ef      	b.n	8003732 <_printf_i+0x14a>
 8003752:	4665      	mov	r5, ip
 8003754:	fbb3 f1f2 	udiv	r1, r3, r2
 8003758:	fb02 3311 	mls	r3, r2, r1, r3
 800375c:	5cc3      	ldrb	r3, [r0, r3]
 800375e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003762:	460b      	mov	r3, r1
 8003764:	2900      	cmp	r1, #0
 8003766:	d1f5      	bne.n	8003754 <_printf_i+0x16c>
 8003768:	e7b9      	b.n	80036de <_printf_i+0xf6>
 800376a:	6813      	ldr	r3, [r2, #0]
 800376c:	6825      	ldr	r5, [r4, #0]
 800376e:	6961      	ldr	r1, [r4, #20]
 8003770:	1d18      	adds	r0, r3, #4
 8003772:	6010      	str	r0, [r2, #0]
 8003774:	0628      	lsls	r0, r5, #24
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	d501      	bpl.n	800377e <_printf_i+0x196>
 800377a:	6019      	str	r1, [r3, #0]
 800377c:	e002      	b.n	8003784 <_printf_i+0x19c>
 800377e:	066a      	lsls	r2, r5, #25
 8003780:	d5fb      	bpl.n	800377a <_printf_i+0x192>
 8003782:	8019      	strh	r1, [r3, #0]
 8003784:	2300      	movs	r3, #0
 8003786:	6123      	str	r3, [r4, #16]
 8003788:	4665      	mov	r5, ip
 800378a:	e7b9      	b.n	8003700 <_printf_i+0x118>
 800378c:	6813      	ldr	r3, [r2, #0]
 800378e:	1d19      	adds	r1, r3, #4
 8003790:	6011      	str	r1, [r2, #0]
 8003792:	681d      	ldr	r5, [r3, #0]
 8003794:	6862      	ldr	r2, [r4, #4]
 8003796:	2100      	movs	r1, #0
 8003798:	4628      	mov	r0, r5
 800379a:	f7fc fd21 	bl	80001e0 <memchr>
 800379e:	b108      	cbz	r0, 80037a4 <_printf_i+0x1bc>
 80037a0:	1b40      	subs	r0, r0, r5
 80037a2:	6060      	str	r0, [r4, #4]
 80037a4:	6863      	ldr	r3, [r4, #4]
 80037a6:	6123      	str	r3, [r4, #16]
 80037a8:	2300      	movs	r3, #0
 80037aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80037ae:	e7a7      	b.n	8003700 <_printf_i+0x118>
 80037b0:	6923      	ldr	r3, [r4, #16]
 80037b2:	462a      	mov	r2, r5
 80037b4:	4639      	mov	r1, r7
 80037b6:	4630      	mov	r0, r6
 80037b8:	47c0      	blx	r8
 80037ba:	3001      	adds	r0, #1
 80037bc:	d0aa      	beq.n	8003714 <_printf_i+0x12c>
 80037be:	6823      	ldr	r3, [r4, #0]
 80037c0:	079b      	lsls	r3, r3, #30
 80037c2:	d413      	bmi.n	80037ec <_printf_i+0x204>
 80037c4:	68e0      	ldr	r0, [r4, #12]
 80037c6:	9b03      	ldr	r3, [sp, #12]
 80037c8:	4298      	cmp	r0, r3
 80037ca:	bfb8      	it	lt
 80037cc:	4618      	movlt	r0, r3
 80037ce:	e7a3      	b.n	8003718 <_printf_i+0x130>
 80037d0:	2301      	movs	r3, #1
 80037d2:	464a      	mov	r2, r9
 80037d4:	4639      	mov	r1, r7
 80037d6:	4630      	mov	r0, r6
 80037d8:	47c0      	blx	r8
 80037da:	3001      	adds	r0, #1
 80037dc:	d09a      	beq.n	8003714 <_printf_i+0x12c>
 80037de:	3501      	adds	r5, #1
 80037e0:	68e3      	ldr	r3, [r4, #12]
 80037e2:	9a03      	ldr	r2, [sp, #12]
 80037e4:	1a9b      	subs	r3, r3, r2
 80037e6:	42ab      	cmp	r3, r5
 80037e8:	dcf2      	bgt.n	80037d0 <_printf_i+0x1e8>
 80037ea:	e7eb      	b.n	80037c4 <_printf_i+0x1dc>
 80037ec:	2500      	movs	r5, #0
 80037ee:	f104 0919 	add.w	r9, r4, #25
 80037f2:	e7f5      	b.n	80037e0 <_printf_i+0x1f8>
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d1ac      	bne.n	8003752 <_printf_i+0x16a>
 80037f8:	7803      	ldrb	r3, [r0, #0]
 80037fa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80037fe:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003802:	e76c      	b.n	80036de <_printf_i+0xf6>
 8003804:	08003a99 	.word	0x08003a99
 8003808:	08003aaa 	.word	0x08003aaa

0800380c <memcpy>:
 800380c:	b510      	push	{r4, lr}
 800380e:	1e43      	subs	r3, r0, #1
 8003810:	440a      	add	r2, r1
 8003812:	4291      	cmp	r1, r2
 8003814:	d100      	bne.n	8003818 <memcpy+0xc>
 8003816:	bd10      	pop	{r4, pc}
 8003818:	f811 4b01 	ldrb.w	r4, [r1], #1
 800381c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003820:	e7f7      	b.n	8003812 <memcpy+0x6>

08003822 <memmove>:
 8003822:	4288      	cmp	r0, r1
 8003824:	b510      	push	{r4, lr}
 8003826:	eb01 0302 	add.w	r3, r1, r2
 800382a:	d807      	bhi.n	800383c <memmove+0x1a>
 800382c:	1e42      	subs	r2, r0, #1
 800382e:	4299      	cmp	r1, r3
 8003830:	d00a      	beq.n	8003848 <memmove+0x26>
 8003832:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003836:	f802 4f01 	strb.w	r4, [r2, #1]!
 800383a:	e7f8      	b.n	800382e <memmove+0xc>
 800383c:	4283      	cmp	r3, r0
 800383e:	d9f5      	bls.n	800382c <memmove+0xa>
 8003840:	1881      	adds	r1, r0, r2
 8003842:	1ad2      	subs	r2, r2, r3
 8003844:	42d3      	cmn	r3, r2
 8003846:	d100      	bne.n	800384a <memmove+0x28>
 8003848:	bd10      	pop	{r4, pc}
 800384a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800384e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003852:	e7f7      	b.n	8003844 <memmove+0x22>

08003854 <_free_r>:
 8003854:	b538      	push	{r3, r4, r5, lr}
 8003856:	4605      	mov	r5, r0
 8003858:	2900      	cmp	r1, #0
 800385a:	d045      	beq.n	80038e8 <_free_r+0x94>
 800385c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003860:	1f0c      	subs	r4, r1, #4
 8003862:	2b00      	cmp	r3, #0
 8003864:	bfb8      	it	lt
 8003866:	18e4      	addlt	r4, r4, r3
 8003868:	f000 f8d2 	bl	8003a10 <__malloc_lock>
 800386c:	4a1f      	ldr	r2, [pc, #124]	; (80038ec <_free_r+0x98>)
 800386e:	6813      	ldr	r3, [r2, #0]
 8003870:	4610      	mov	r0, r2
 8003872:	b933      	cbnz	r3, 8003882 <_free_r+0x2e>
 8003874:	6063      	str	r3, [r4, #4]
 8003876:	6014      	str	r4, [r2, #0]
 8003878:	4628      	mov	r0, r5
 800387a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800387e:	f000 b8c8 	b.w	8003a12 <__malloc_unlock>
 8003882:	42a3      	cmp	r3, r4
 8003884:	d90c      	bls.n	80038a0 <_free_r+0x4c>
 8003886:	6821      	ldr	r1, [r4, #0]
 8003888:	1862      	adds	r2, r4, r1
 800388a:	4293      	cmp	r3, r2
 800388c:	bf04      	itt	eq
 800388e:	681a      	ldreq	r2, [r3, #0]
 8003890:	685b      	ldreq	r3, [r3, #4]
 8003892:	6063      	str	r3, [r4, #4]
 8003894:	bf04      	itt	eq
 8003896:	1852      	addeq	r2, r2, r1
 8003898:	6022      	streq	r2, [r4, #0]
 800389a:	6004      	str	r4, [r0, #0]
 800389c:	e7ec      	b.n	8003878 <_free_r+0x24>
 800389e:	4613      	mov	r3, r2
 80038a0:	685a      	ldr	r2, [r3, #4]
 80038a2:	b10a      	cbz	r2, 80038a8 <_free_r+0x54>
 80038a4:	42a2      	cmp	r2, r4
 80038a6:	d9fa      	bls.n	800389e <_free_r+0x4a>
 80038a8:	6819      	ldr	r1, [r3, #0]
 80038aa:	1858      	adds	r0, r3, r1
 80038ac:	42a0      	cmp	r0, r4
 80038ae:	d10b      	bne.n	80038c8 <_free_r+0x74>
 80038b0:	6820      	ldr	r0, [r4, #0]
 80038b2:	4401      	add	r1, r0
 80038b4:	1858      	adds	r0, r3, r1
 80038b6:	4282      	cmp	r2, r0
 80038b8:	6019      	str	r1, [r3, #0]
 80038ba:	d1dd      	bne.n	8003878 <_free_r+0x24>
 80038bc:	6810      	ldr	r0, [r2, #0]
 80038be:	6852      	ldr	r2, [r2, #4]
 80038c0:	605a      	str	r2, [r3, #4]
 80038c2:	4401      	add	r1, r0
 80038c4:	6019      	str	r1, [r3, #0]
 80038c6:	e7d7      	b.n	8003878 <_free_r+0x24>
 80038c8:	d902      	bls.n	80038d0 <_free_r+0x7c>
 80038ca:	230c      	movs	r3, #12
 80038cc:	602b      	str	r3, [r5, #0]
 80038ce:	e7d3      	b.n	8003878 <_free_r+0x24>
 80038d0:	6820      	ldr	r0, [r4, #0]
 80038d2:	1821      	adds	r1, r4, r0
 80038d4:	428a      	cmp	r2, r1
 80038d6:	bf04      	itt	eq
 80038d8:	6811      	ldreq	r1, [r2, #0]
 80038da:	6852      	ldreq	r2, [r2, #4]
 80038dc:	6062      	str	r2, [r4, #4]
 80038de:	bf04      	itt	eq
 80038e0:	1809      	addeq	r1, r1, r0
 80038e2:	6021      	streq	r1, [r4, #0]
 80038e4:	605c      	str	r4, [r3, #4]
 80038e6:	e7c7      	b.n	8003878 <_free_r+0x24>
 80038e8:	bd38      	pop	{r3, r4, r5, pc}
 80038ea:	bf00      	nop
 80038ec:	20000090 	.word	0x20000090

080038f0 <_malloc_r>:
 80038f0:	b570      	push	{r4, r5, r6, lr}
 80038f2:	1ccd      	adds	r5, r1, #3
 80038f4:	f025 0503 	bic.w	r5, r5, #3
 80038f8:	3508      	adds	r5, #8
 80038fa:	2d0c      	cmp	r5, #12
 80038fc:	bf38      	it	cc
 80038fe:	250c      	movcc	r5, #12
 8003900:	2d00      	cmp	r5, #0
 8003902:	4606      	mov	r6, r0
 8003904:	db01      	blt.n	800390a <_malloc_r+0x1a>
 8003906:	42a9      	cmp	r1, r5
 8003908:	d903      	bls.n	8003912 <_malloc_r+0x22>
 800390a:	230c      	movs	r3, #12
 800390c:	6033      	str	r3, [r6, #0]
 800390e:	2000      	movs	r0, #0
 8003910:	bd70      	pop	{r4, r5, r6, pc}
 8003912:	f000 f87d 	bl	8003a10 <__malloc_lock>
 8003916:	4a21      	ldr	r2, [pc, #132]	; (800399c <_malloc_r+0xac>)
 8003918:	6814      	ldr	r4, [r2, #0]
 800391a:	4621      	mov	r1, r4
 800391c:	b991      	cbnz	r1, 8003944 <_malloc_r+0x54>
 800391e:	4c20      	ldr	r4, [pc, #128]	; (80039a0 <_malloc_r+0xb0>)
 8003920:	6823      	ldr	r3, [r4, #0]
 8003922:	b91b      	cbnz	r3, 800392c <_malloc_r+0x3c>
 8003924:	4630      	mov	r0, r6
 8003926:	f000 f863 	bl	80039f0 <_sbrk_r>
 800392a:	6020      	str	r0, [r4, #0]
 800392c:	4629      	mov	r1, r5
 800392e:	4630      	mov	r0, r6
 8003930:	f000 f85e 	bl	80039f0 <_sbrk_r>
 8003934:	1c43      	adds	r3, r0, #1
 8003936:	d124      	bne.n	8003982 <_malloc_r+0x92>
 8003938:	230c      	movs	r3, #12
 800393a:	6033      	str	r3, [r6, #0]
 800393c:	4630      	mov	r0, r6
 800393e:	f000 f868 	bl	8003a12 <__malloc_unlock>
 8003942:	e7e4      	b.n	800390e <_malloc_r+0x1e>
 8003944:	680b      	ldr	r3, [r1, #0]
 8003946:	1b5b      	subs	r3, r3, r5
 8003948:	d418      	bmi.n	800397c <_malloc_r+0x8c>
 800394a:	2b0b      	cmp	r3, #11
 800394c:	d90f      	bls.n	800396e <_malloc_r+0x7e>
 800394e:	600b      	str	r3, [r1, #0]
 8003950:	50cd      	str	r5, [r1, r3]
 8003952:	18cc      	adds	r4, r1, r3
 8003954:	4630      	mov	r0, r6
 8003956:	f000 f85c 	bl	8003a12 <__malloc_unlock>
 800395a:	f104 000b 	add.w	r0, r4, #11
 800395e:	1d23      	adds	r3, r4, #4
 8003960:	f020 0007 	bic.w	r0, r0, #7
 8003964:	1ac3      	subs	r3, r0, r3
 8003966:	d0d3      	beq.n	8003910 <_malloc_r+0x20>
 8003968:	425a      	negs	r2, r3
 800396a:	50e2      	str	r2, [r4, r3]
 800396c:	e7d0      	b.n	8003910 <_malloc_r+0x20>
 800396e:	428c      	cmp	r4, r1
 8003970:	684b      	ldr	r3, [r1, #4]
 8003972:	bf16      	itet	ne
 8003974:	6063      	strne	r3, [r4, #4]
 8003976:	6013      	streq	r3, [r2, #0]
 8003978:	460c      	movne	r4, r1
 800397a:	e7eb      	b.n	8003954 <_malloc_r+0x64>
 800397c:	460c      	mov	r4, r1
 800397e:	6849      	ldr	r1, [r1, #4]
 8003980:	e7cc      	b.n	800391c <_malloc_r+0x2c>
 8003982:	1cc4      	adds	r4, r0, #3
 8003984:	f024 0403 	bic.w	r4, r4, #3
 8003988:	42a0      	cmp	r0, r4
 800398a:	d005      	beq.n	8003998 <_malloc_r+0xa8>
 800398c:	1a21      	subs	r1, r4, r0
 800398e:	4630      	mov	r0, r6
 8003990:	f000 f82e 	bl	80039f0 <_sbrk_r>
 8003994:	3001      	adds	r0, #1
 8003996:	d0cf      	beq.n	8003938 <_malloc_r+0x48>
 8003998:	6025      	str	r5, [r4, #0]
 800399a:	e7db      	b.n	8003954 <_malloc_r+0x64>
 800399c:	20000090 	.word	0x20000090
 80039a0:	20000094 	.word	0x20000094

080039a4 <_realloc_r>:
 80039a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039a6:	4607      	mov	r7, r0
 80039a8:	4614      	mov	r4, r2
 80039aa:	460e      	mov	r6, r1
 80039ac:	b921      	cbnz	r1, 80039b8 <_realloc_r+0x14>
 80039ae:	4611      	mov	r1, r2
 80039b0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80039b4:	f7ff bf9c 	b.w	80038f0 <_malloc_r>
 80039b8:	b922      	cbnz	r2, 80039c4 <_realloc_r+0x20>
 80039ba:	f7ff ff4b 	bl	8003854 <_free_r>
 80039be:	4625      	mov	r5, r4
 80039c0:	4628      	mov	r0, r5
 80039c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039c4:	f000 f826 	bl	8003a14 <_malloc_usable_size_r>
 80039c8:	42a0      	cmp	r0, r4
 80039ca:	d20f      	bcs.n	80039ec <_realloc_r+0x48>
 80039cc:	4621      	mov	r1, r4
 80039ce:	4638      	mov	r0, r7
 80039d0:	f7ff ff8e 	bl	80038f0 <_malloc_r>
 80039d4:	4605      	mov	r5, r0
 80039d6:	2800      	cmp	r0, #0
 80039d8:	d0f2      	beq.n	80039c0 <_realloc_r+0x1c>
 80039da:	4631      	mov	r1, r6
 80039dc:	4622      	mov	r2, r4
 80039de:	f7ff ff15 	bl	800380c <memcpy>
 80039e2:	4631      	mov	r1, r6
 80039e4:	4638      	mov	r0, r7
 80039e6:	f7ff ff35 	bl	8003854 <_free_r>
 80039ea:	e7e9      	b.n	80039c0 <_realloc_r+0x1c>
 80039ec:	4635      	mov	r5, r6
 80039ee:	e7e7      	b.n	80039c0 <_realloc_r+0x1c>

080039f0 <_sbrk_r>:
 80039f0:	b538      	push	{r3, r4, r5, lr}
 80039f2:	4c06      	ldr	r4, [pc, #24]	; (8003a0c <_sbrk_r+0x1c>)
 80039f4:	2300      	movs	r3, #0
 80039f6:	4605      	mov	r5, r0
 80039f8:	4608      	mov	r0, r1
 80039fa:	6023      	str	r3, [r4, #0]
 80039fc:	f7ff fb3a 	bl	8003074 <_sbrk>
 8003a00:	1c43      	adds	r3, r0, #1
 8003a02:	d102      	bne.n	8003a0a <_sbrk_r+0x1a>
 8003a04:	6823      	ldr	r3, [r4, #0]
 8003a06:	b103      	cbz	r3, 8003a0a <_sbrk_r+0x1a>
 8003a08:	602b      	str	r3, [r5, #0]
 8003a0a:	bd38      	pop	{r3, r4, r5, pc}
 8003a0c:	20000190 	.word	0x20000190

08003a10 <__malloc_lock>:
 8003a10:	4770      	bx	lr

08003a12 <__malloc_unlock>:
 8003a12:	4770      	bx	lr

08003a14 <_malloc_usable_size_r>:
 8003a14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a18:	1f18      	subs	r0, r3, #4
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	bfbc      	itt	lt
 8003a1e:	580b      	ldrlt	r3, [r1, r0]
 8003a20:	18c0      	addlt	r0, r0, r3
 8003a22:	4770      	bx	lr

08003a24 <_init>:
 8003a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a26:	bf00      	nop
 8003a28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a2a:	bc08      	pop	{r3}
 8003a2c:	469e      	mov	lr, r3
 8003a2e:	4770      	bx	lr

08003a30 <_fini>:
 8003a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a32:	bf00      	nop
 8003a34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a36:	bc08      	pop	{r3}
 8003a38:	469e      	mov	lr, r3
 8003a3a:	4770      	bx	lr
