// Seed: 3371926215
module module_0 (
    input supply0 module_0,
    output wor id_1,
    input tri0 id_2
);
  assign module_1.id_8 = 0;
  wire id_4;
endmodule
module module_1 (
    output logic id_0,
    output supply0 id_1,
    output logic id_2,
    input wire id_3,
    input tri id_4,
    input wand id_5,
    input tri id_6,
    input supply1 id_7,
    output wire id_8
    , id_19,
    output wor id_9,
    output tri1 id_10,
    output wor id_11,
    input supply0 id_12,
    output uwire id_13,
    input wor id_14,
    output wire id_15,
    output wand id_16,
    input wire id_17
);
  localparam time id_20 = -1;
  parameter id_21 = -1;
  always @(negedge {-1 && id_4{1 == -1 > -1}} or posedge id_12) id_2 = id_5;
  assign id_0  = 1;
  assign id_19 = 1;
  always @(posedge id_5) id_0 <= id_7;
  parameter id_22 = -1;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_4
  );
  always @(id_7 or posedge id_19 & -1) begin : LABEL_0
    id_0 = (-1 == id_21 >= -1);
  end
endmodule
