<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
<!-- OneTrust Cookies Consent Notice start for xilinx.github.io -->

<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="03af8d57-0a04-47a6-8f10-322fa00d8fc7" ></script>
<script type="text/javascript">
function OptanonWrapper() { }
</script>
<!-- OneTrust Cookies Consent Notice end for xilinx.github.io -->
  <title>Mixed Kernels Design Tutorial with AXI Stream and Vitis &mdash; Vitis™ Tutorials 2022.1 documentation</title>
      <link rel="stylesheet" href="../../../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../../../_static/_static/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../../../" id="documentation_options" src="../../../../_static/documentation_options.js"></script>
        <script src="../../../../_static/jquery.js"></script>
        <script src="../../../../_static/underscore.js"></script>
        <script src="../../../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../../../_static/doctools.js"></script>
    <script src="../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../search.html" />
    <link rel="next" title="Getting Started with RTL Kernels" href="../../Feature_Tutorials/01-rtl_kernel_workflow/README.html" />
    <link rel="prev" title="Optimizing Accelerated FPGA Applications: Convolution Example" href="../01-convolution-tutorial/README.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
            <a href="../../../../README.html" class="icon icon-home"> Vitis™ Tutorials
            <img src="../../../../_static/xilinx-header-logo.svg" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                2022.1
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">日本語版</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Vitis-Tutorials/master/docs-jp/README.html">Master</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Getting Started Pathway</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Getting_Started/Vitis/README.html">Vitis Flow 101 Tutorial</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Getting_Started/Vitis_HLS/README.html">Vitis HLS Analysis and Optimization</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Hardware Accelerators</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../02-bloom/README.html">Optimizing Accelerated FPGA Applications: Bloom Filter Example</a></li>
<li class="toctree-l1"><a class="reference internal" href="../01-convolution-tutorial/README.html">Optimizing Accelerated FPGA Applications: Convolution Example</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">Mixed Kernels Design Tutorial with AXI Stream and Vitis</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#rtl-kernel-rtc-gen-xo">RTL Kernel: rtc_gen (XO)</a></li>
<li class="toctree-l2"><a class="reference internal" href="#hls-c-kernel-alpha-mix-xo">HLS C Kernel: alpha_mix (XO)</a></li>
<li class="toctree-l2"><a class="reference internal" href="#hls-c-kernel-strm-dump-xo">HLS C Kernel: strm_dump (XO)</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bitstream-implementation-xclbin">Bitstream Implementation (XCLBIN)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#rtc-gen-test-hw-xclbin-rtc-gen-test-hw-emu-xclbin">rtc_gen_test_hw.xclbin / rtc_gen_test_hw_emu.xclbin</a></li>
<li class="toctree-l3"><a class="reference internal" href="#rtc-alpha-hw-xclbin-rtc-alpha-hw-emu-xclbin">rtc_alpha_hw.xclbin / rtc_alpha_hw_emu.xclbin</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#test-program">Test Program</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#rtc-gen-test-cpp">rtc_gen_test.cpp</a></li>
<li class="toctree-l3"><a class="reference internal" href="#rtc-alpha-tb-cpp">rtc_alpha_tb.cpp</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#how-to-use-this-repository">How to Use This Repository</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#build-the-hardware">Build the hardware</a></li>
<li class="toctree-l3"><a class="reference internal" href="#build-and-run-the-software">Build and run the software</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../Feature_Tutorials/01-rtl_kernel_workflow/README.html">Getting Started with RTL Kernels</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Feature_Tutorials/02-mixing-c-rtl-kernels/README.html">Mixing C++ and RTL Kernels</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Runtime and System Optimization</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Design_Tutorials/01-host-code-opt/README.html">Host Code Optimization</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Design_Tutorials/02-ivas-ml/README.html">IVAS ZCU104 ML Acceleration Reference Release</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Feature_Tutorials/01-mult-ddr-banks/README.html">Using Multiple DDR Banks</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Feature_Tutorials/02-using-multiple-cu/README.html">Using Multiple Compute Units</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Feature_Tutorials/03-controlling-vivado-implementation/README.html">Controlling Vivado Implementation</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Vitis Platform Creation</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Vitis_Platform_Creation/Introduction/01-Overview/README.html">Platform Creation Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Vitis_Platform_Creation/Introduction/02-Edge-AI-ZCU104/README.html">Vitis Custom Embedded Platform Creation Example on ZCU104</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Versions</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Vitis-Tutorials/">Main</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: black" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../README.html">Vitis™ Tutorials</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../README.html" class="icon icon-home"></a> &raquo;</li>
      <li>Mixed Kernels Design Tutorial with AXI Stream and Vitis</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../_sources/docs/Hardware_Accelerators/Design_Tutorials/03-rtl_stream_kernel_integration/README.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <div class="section" id="mixed-kernels-design-tutorial-with-axi-stream-and-vitis">
<h1>Mixed Kernels Design Tutorial with AXI Stream and Vitis<a class="headerlink" href="#mixed-kernels-design-tutorial-with-axi-stream-and-vitis" title="Permalink to this heading">¶</a></h1>
<p>This tutorial demostrate the design flow for an example mixed kernels hardware design, which includes both RTL kernel and HLS C kernel, as well as Vitis Vision Library. The design generates a real-time clock image, resize it, then alpha-mix it with an input image in global memory, finally output the result image to global memory. AXI stream interface is used for the kernel-to-kernel connection.</p>
<div align="center">
<img src="./doc/images/alpha_mixing.jpg" alt="Alpha Mixing" >
</div><p><br/><br/></p>
<p>The hardware design includes three kernels: <em>rtc_gen</em>, <em>alpha_mix</em>, and <em>strm_dump</em>. These kernels are directly connected together using AXI stream link. The topology of the design is shown in the figure below.</p>
<div align="center">
<img src="./doc/images/topo.png" alt="Topology" >
</div><p>The designs can run with following software/hardware environment and tool chain version:</p>
<ul class="simple">
<li><p>Operating System</p>
<ul>
<li><p>Redhat/CentOS 7.4 - 7.8</p></li>
<li><p>Ubuntu 16.04/18.04</p></li>
<li><p>OpenCV library need to be installed</p></li>
</ul>
</li>
<li><p>Vitis: 2020.1</p></li>
<li><p>XRT: 2.6.655</p></li>
<li><p>Hardware and Platform (need both the deployment and development platforms)</p>
<ul>
<li><p>Alveo U200, xilinx_u200_xdma_201830_2</p></li>
<li><p>Alveo U250, xilinx_u250_xdma_201830_2</p></li>
<li><p>Alveo U50, xilinx_u50_gen3x16_xdma_201920_3</p></li>
<li><p>Alveo U280, xilinx_u280_xdma_201920_3</p></li>
</ul>
</li>
</ul>
<p>The directory struction and brief explainations are as below.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>├── doc/                            # documents
├── hw/                             # Hardware build working directory
│   ├── alpha_mix.cpp               # HLS C source code for alpha_mix kernel
│   ├── build_rtc_gen_xo.sh         # shell script to call Vivado to package rtc_gen kernel IP to xo file
│   ├── include/                    # Vision Vision library include file for HLS C
│   ├── Makefile                    # Makefile for hardware building
│   ├── package_rtc_gen.tcl         # Vivado tcl script to package rtc_gen kernel IP to xo file
│   ├── rtc_gen_ip/                 # IP directory for rtc_gen kernel, including all the RTL source codes
│   ├── rtc_gen_kernel.xml          # Kernel desctiption file for rtc_gen kernel
│   ├── strm_dump.cpp               # HLS C source for strm_dump kernel
│   ├── xclbin_rtc_alpha.ini        # v++ configuration file for rtc_alpha binary build
│   └── xclbin_rtc_gen_test.ini     # v++ configuration file for rtc_gen_test binary build
├── README.md
├── rtc_gen                         # working directory for rtc_gen kernel development
│   ├── font_sim_data.txt           # text format font library file for RTL simulation
│   └── src/                        # RTL source code for rtc_gen kernel
└── sw/                             # Test program directory
    ├── build/                      # Software build working directory
    │   ├── font.dat                # Font library file including 11 characters
    │   ├── setup_emu.sh            # setup script for emulation mode
    │   └── xrt.ini                 # XRT configuration for emulation and debug
    ├── CMakeLists.txt              # cmake configuration file
    ├── media/                      # Media files for test program
    └── src/                        # Test program source codes
        ├── rtc_alpha_tb.cpp        # Test program for the whole design
        ├── rtc_gen_test.cpp        # Test program for rtc_gen kernel
        └── xcl2/                   # Xilinx OpenCL include files
</pre></div>
</div>
<div class="section" id="rtl-kernel-rtc-gen-xo">
<h2>RTL Kernel: rtc_gen (XO)<a class="headerlink" href="#rtl-kernel-rtc-gen-xo" title="Permalink to this heading">¶</a></h2>
<p><em>rtc_gen</em> is the real-time clock digit image generation kernel written in Verilog HDL. <em>rtc_gen</em> has an internel always-run real-time-clock driven by AXI bus clock with a clock divider. The time value can be set by host via kernel arguments. The kernel will firstly load the font image library for digits 0-9 from global memory to on-chip buffer, then output the real-time-clock digit image through AXI stream port.</p>
<p>The character size in the font library is 240 (height) by 160 (width) pixels, and the font library includes 11 characters, i.e. digits 0-9 and colon. Refer to the image below for the font library contents.</p>
<div align="center">
<img src="./doc/images/font_lib.png" alt="Font Library" >
</div>
<br/><br/><p>Each pixel in the font library is represented with 4-bit, which is actually the opacity value for each pixel. When output through AXI stream port, the 4-bit opacity value will be expanded to 8-bit by left shifting 4-bit then add 15 (i.e., expand 0xB to 0xBF). The opacity value will be used by the downstream alpha-mixing kernel to generate time digit with color setting. The font image data size for single chracter is:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>  <span class="mi">240</span> <span class="n">x</span> <span class="mi">160</span> <span class="n">x</span> <span class="mi">4</span> <span class="o">=</span> <span class="mi">153</span><span class="p">,</span><span class="mi">600</span> <span class="n">bits</span> <span class="o">=</span> <span class="mi">19</span><span class="p">,</span><span class="mi">200</span> <span class="nb">bytes</span>
</pre></div>
</div>
<p>The total font image library size is:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>  <span class="mi">19</span><span class="p">,</span><span class="mi">200</span> <span class="n">x</span> <span class="mi">11</span> <span class="o">=</span> <span class="mi">211</span><span class="p">,</span><span class="mi">200</span> <span class="nb">bytes</span>
</pre></div>
</div>
<p><em>rtc_gen</em> support two time format: one is with centi-second, namely HOUR:MIN:SEC:CENTISEC, including 11 characters; the other is without centi-second, namely HOUR:MIN:SEC, including 8 chracters. The time format is set in kernel arguments. Refer to the figures below for examples of the two output time format.</p>
<div align="center">
<img src="./doc/images/time_format.png" alt="Time Format" >
</div><p>The <em>rtc_gen</em> kernel has three bus interfaces:</p>
<ul class="simple">
<li><p>AXI-Lite slave interface for kernel argument and control</p></li>
<li><p>AXI-Lite master interface for font library data loading</p></li>
<li><p>AXI stream master interface for clock digit image output</p></li>
</ul>
<p>The kernel is composed of three blocks: <em>rtc_gen_axi_read_master</em> for AXI master based font library reading, <em>rtc_gen_control_s_axi</em> for AXI slave based kernel arguments and control, and <em>rtc_gen_core</em> for core kernel function and AXI stream output. <em>rtc_gen_axi_read_master</em> and <em>rtc_gen_control_s_axi</em> are standard blocks generated by Vitis RTL Kernel Wizard.</p>
<div align="center">
<img src="./doc/images/rtc_gen_block.png" alt="rtc_gen Block" >
</div><p>When trigger by the host, the kernel will read time value from internel real-time-clock, and output a frame of time image corresponding to the time value.</p>
<p>Following table summarizes the arguments used by <em>rtc_gen</em> kernel.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>No.</th>
<th>Arguments</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>work_mode</td>
<td>1</td>
<td>[0]: determine the kernel working mode <br> 0 – load font from global memory to on-chip SRAM via AXI read master <br> 1 – output RTC digit figure via AXI steam master</td>
</tr>
<tr>
<td>1</td>
<td>time_format</td>
<td>1</td>
<td>[0]: determine whether centisecond is included in the output digit images <br> 0 – disable centiseconds output <br> 1 – enable centiseconds output</td>
</tr>
<tr>
<td>2</td>
<td>time_set_val</td>
<td>32</td>
<td>Set time value for internel free-running clock: <br> [31:24] – hours <br> [23:16] – minutes <br> [15:8] – seconds <br> [7:0] – centi-seconds</td>
</tr>
<tr>
<td>3</td>
<td>time_set_en</td>
<td>1</td>
<td>[0]: write 1 to this bit will load the time_set_value to internel free-running clock.</td>
</tr>
<tr>
<td>4</td>
<td>read_addr</td>
<td>64</td>
<td>AXI master pointer, this is the FPGA device buffer address for font library</td>
</tr>
<tr>
<td>5</td>
<td>reserved</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table><p><br/><br/></p>
<p>Please read <a class="reference internal" href="doc/rtc_gen_tutorial.html"><span class="doc">RTC_GEN RTL Kernel Creation</span></a> for more detailes of the RTL kernel <em>rtc_gen</em> and the step-by-step guideline to create this RTL kernel.</p>
</div>
<div class="section" id="hls-c-kernel-alpha-mix-xo">
<h2>HLS C Kernel: alpha_mix (XO)<a class="headerlink" href="#hls-c-kernel-alpha-mix-xo" title="Permalink to this heading">¶</a></h2>
<p>The kernel <em>alpha_mix</em> finishes follow tasks in order:</p>
<ul class="simple">
<li><p>Receive the clock digit image from <em>rtc_gen</em> kernel via AXI stream port</p></li>
<li><p>Resize the clock digit image with Vitis Vison Library resize function</p></li>
<li><p>Load the background image from global memory, then execute alpha mixing with the clock digit image</p></li>
<li><p>Send out the mixed image via AXI stream port</p></li>
</ul>
<div align="center">
<img src="./doc/images/alpha_flow.png" alt="alpha_mix flow" >
</div><p>The <em>alpha_mix</em> kernel has four bus interfaces:</p>
<ul class="simple">
<li><p>AXI-Lite slave interface for control</p></li>
<li><p>AXI-Lite master interface for background image loading</p></li>
<li><p>AXI stream slave interface for clock digit image receiving</p></li>
<li><p>AXI stream master interface for mixed image output</p></li>
</ul>
<p>Following table summarized the arguments used by <em>alpha_mix</em> kernel. Please note the kernel use <em>XF_NPPC8</em> mode, namely eight pixels will be processed at each clock cycle, so please ensure the <em>background image width</em> and <em>resized time image width</em> are integer multiples of 8, otherwise the kernel might hang.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>No.</th>
<th>Arguments</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>reserved</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>bgr_img_input</td>
<td>64</td>
<td>AXI master pointer, FPGA device buffer for input background image</td>
</tr>
<tr>
<td>2</td>
<td>reserved</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>3</td>
<td>time_img_rows_in</td>
<td>32</td>
<td>Input time image height</td>
</tr>
<tr>
<td>4</td>
<td>time_img_cols_in</td>
<td>32</td>
<td>Input time image width</td>
</tr>
<tr>
<td>5</td>
<td>time_img_rows_rsz</td>
<td>32</td>
<td>Resized time image height</td>
</tr>
<tr>
<td>6</td>
<td>time_img_cols_rsz</td>
<td>32</td>
<td>Resized time image width</td>
</tr>
<tr>
<td>7</td>
<td>time_img_pos_row</td>
<td>32</td>
<td>Time image vertical coordinate, start from 0</td>
</tr>
<tr>
<td>8</td>
<td>time_img_pos_col</td>
<td>32</td>
<td>Time image horizontal coordinate, start from 0</td>
</tr>
<tr>
<td>9</td>
<td>time_char_color</td>
<td>32</td>
<td>Time figure color, bit range [23:0] used for [RGB]</td>
</tr>
<tr>
<td>10</td>
<td>time_bgr_color</td>
<td>32</td>
<td>Time background color, bit range [23:0] used for [RGB]</td>
</tr>
<tr>
<td>11</td>
<td>time_bgr_opacity</td>
<td>32</td>
<td>Time background opacity, [7:0] used, value range from 0 - 255</td>
</tr>
<tr>
<td>12</td>
<td>bgr_img_rows</td>
<td>32</td>
<td>Background image height</td>
</tr>
<tr>
<td>13</td>
<td>bgr_img_cols</td>
<td>32</td>
<td>Background image width</td>
</tr>
</tbody>
</table><p>You could refer to below figure for the meaning of some kernel arguments.</p>
<div align="center">
<img src="./doc/images/alpha_arg.png" alt="alpha_mix kernel arguments" >
</div><p>Please read <a class="reference internal" href="doc/alpha_mix_tutorial.html"><span class="doc">ALPHA_MIX HLS C Kernel Creation</span></a> for more detailes of the HLS C kernel <em>alpha_mix</em>.</p>
</div>
<div class="section" id="hls-c-kernel-strm-dump-xo">
<h2>HLS C Kernel: strm_dump (XO)<a class="headerlink" href="#hls-c-kernel-strm-dump-xo" title="Permalink to this heading">¶</a></h2>
<p><em>strm_dump</em> is a simple HLS kernel to dump the input AXI stream to global memory via AXI Lite master.</p>
<p>Following table summarizes the arguments used by <em>strm_dump</em> kernel.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>No.</th>
<th>Arguments</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>reserved</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>output_addr</td>
<td>64</td>
<td>AXI master pointer, this is the FPGA device buffer address for output image</td>
</tr>
<tr>
<td>2</td>
<td>byte_size</td>
<td>32</td>
<td>Data quantity to be output in bytes. This can be calculated based on time format and color depth</td>
</tr>
</tbody>
</table></div>
<div class="section" id="bitstream-implementation-xclbin">
<h2>Bitstream Implementation (XCLBIN)<a class="headerlink" href="#bitstream-implementation-xclbin" title="Permalink to this heading">¶</a></h2>
<div class="section" id="rtc-gen-test-hw-xclbin-rtc-gen-test-hw-emu-xclbin">
<h3>rtc_gen_test_hw.xclbin / rtc_gen_test_hw_emu.xclbin<a class="headerlink" href="#rtc-gen-test-hw-xclbin-rtc-gen-test-hw-emu-xclbin" title="Permalink to this heading">¶</a></h3>
<p>This is a simple test system for <em>rtc_gen</em> kernel, which integrates two kernels: <em>rtc_gen</em> and <em>strm_dump</em>, which are connected together using AXI stream bus. Refer to the following connection diagram on U50 platform. According to the different building target (hw or hw_emu), two XCLBIN files will be generated.</p>
<div align="center">
<img src="./doc/images/rtc_gen_test_diagram.png" alt="rtc_gen_test Diagram" >
</div></div>
<div class="section" id="rtc-alpha-hw-xclbin-rtc-alpha-hw-emu-xclbin">
<h3>rtc_alpha_hw.xclbin / rtc_alpha_hw_emu.xclbin<a class="headerlink" href="#rtc-alpha-hw-xclbin-rtc-alpha-hw-emu-xclbin" title="Permalink to this heading">¶</a></h3>
<p>This is the fully implemented system, which integrated all the three kernels: <em>rtc_gen</em>, <em>alpha_mix</em> and <em>strm_dump</em>, which are connected together via AXI stream bus. Please note the function of the kernel <em>strm_dump</em> is very easy to be merged into <em>alpha_mix</em> kernel. We seperated the <em>strm_dump</em> kernel here just to demostrate the kernel-to-kernel AXI stream connection functionality. Refer to the following connection diagram on U50 platform. According to the different building target (hw or hw_emu), two XCLBIN files will be generated.</p>
<div align="center">
<img src="./doc/images/rtc_alpha_diagram.png" alt="rtc_alpha Diagram" >
</div></div>
</div>
<div class="section" id="test-program">
<h2>Test Program<a class="headerlink" href="#test-program" title="Permalink to this heading">¶</a></h2>
<div class="section" id="rtc-gen-test-cpp">
<h3>rtc_gen_test.cpp<a class="headerlink" href="#rtc-gen-test-cpp" title="Permalink to this heading">¶</a></h3>
<p>This program first judge the running mode according to the environment variable <em>XCL_EMULATION_MODE</em>, then choose to  use binary file <em>rtc_gen_test_hw.xclbin</em> or <em>rtc_gen_test_hw_emu.xclbin</em> to finish the testing of RTL kernel <em>rtc_gen</em>. It will test both the 8-digit and 11-digit clock format, and the generated clock image will be displayed directly.</p>
</div>
<div class="section" id="rtc-alpha-tb-cpp">
<h3>rtc_alpha_tb.cpp<a class="headerlink" href="#rtc-alpha-tb-cpp" title="Permalink to this heading">¶</a></h3>
<p>This program first judge the running mode according to the environment variable <em>XCL_EMULATION_MODE</em>, then choose to use binary file <em>rtc_alpha_hw.xclbin</em> or <em>rtc_alpha_hw_emu.xclbin</em> to mix the generated real time clock images to a background image. The user can select background image, set time format, set clock time by command parameters. The user can also change the color, size, and position of the clock image by modified the program source code.</p>
<br/></div>
</div>
<div class="section" id="how-to-use-this-repository">
<h2>How to Use This Repository<a class="headerlink" href="#how-to-use-this-repository" title="Permalink to this heading">¶</a></h2>
<p>Before go through the following steps, don’t forget to source XRT and Vitis setup files, for example:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">source</span> <span class="o">/</span><span class="n">opt</span><span class="o">/</span><span class="n">xilinx</span><span class="o">/</span><span class="n">xrt</span><span class="o">/</span><span class="n">setup</span><span class="o">.</span><span class="n">sh</span>
<span class="n">source</span> <span class="o">/</span><span class="n">opt</span><span class="o">/</span><span class="n">xilinx</span><span class="o">/</span><span class="n">Vitis</span><span class="o">/</span><span class="mf">2020.1</span><span class="o">/</span><span class="n">settings64</span><span class="o">.</span><span class="n">sh</span>
</pre></div>
</div>
<p>The two test programs need to display images. So if you are using remote server, please use VNC desktop, or ssh connection with X11 forwarding along with local X11 server.</p>
<div class="section" id="build-the-hardware">
<h3>Build the hardware<a class="headerlink" href="#build-the-hardware" title="Permalink to this heading">¶</a></h3>
<p>Change to <em>./hw</em> directory, then use <strong>make</strong> command to finish the building of three XO files and to XCLBIN files. All available make command option includes:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">make</span>
      <span class="n">Display</span> <span class="n">help</span> <span class="n">information</span>

<span class="n">make</span> <span class="nb">all</span> <span class="n">TARGET</span><span class="o">=&lt;</span><span class="n">hw</span><span class="o">/</span><span class="n">hw_emu</span><span class="o">&gt;</span> <span class="n">PLATFORM</span><span class="o">=&lt;</span><span class="n">FPGA</span> <span class="n">PLATFORM</span><span class="o">&gt;</span>
      <span class="n">Command</span> <span class="n">to</span> <span class="n">build</span> <span class="nb">all</span> <span class="n">the</span> <span class="n">rtc_gen_test</span> <span class="ow">and</span> <span class="n">rtc_alpha</span> <span class="n">xclbin</span> <span class="ow">and</span> <span class="n">necessary</span> <span class="n">kernel</span> <span class="n">files</span> <span class="p">(</span><span class="n">xo</span><span class="p">)</span> <span class="k">for</span>  
      <span class="n">specified</span> <span class="n">target</span> <span class="ow">and</span> <span class="n">platform</span><span class="o">.</span> <span class="n">By</span> <span class="n">default</span><span class="p">,</span> <span class="n">TARGET</span><span class="o">=</span><span class="n">hw</span><span class="p">,</span> <span class="n">PLATFORM</span><span class="o">=</span><span class="n">xilinx_u200_xdma_201830_2</span>

<span class="n">make</span> <span class="n">all_xo</span> <span class="n">TARGET</span><span class="o">=&lt;</span><span class="n">hw</span><span class="o">/</span><span class="n">hw_emu</span><span class="o">&gt;</span> <span class="n">PLATFORM</span><span class="o">=&lt;</span><span class="n">FPGA</span> <span class="n">PLATFORM</span><span class="o">&gt;</span>
      <span class="n">Command</span> <span class="n">to</span> <span class="n">build</span> <span class="nb">all</span> <span class="n">the</span> <span class="n">kernel</span> <span class="n">files</span> <span class="p">(</span><span class="n">xo</span><span class="p">),</span> <span class="n">including</span> <span class="n">rtc_gen</span><span class="o">.</span><span class="n">xo</span><span class="p">,</span> <span class="n">alpha_mix</span><span class="o">.</span><span class="n">xo</span> <span class="ow">and</span> <span class="n">strm_dump</span><span class="o">.</span><span class="n">xo</span>
      <span class="n">By</span> <span class="n">default</span><span class="p">,</span> <span class="n">TARGET</span><span class="o">=</span><span class="n">hw</span><span class="p">,</span> <span class="n">PLATFORM</span><span class="o">=</span><span class="n">xilinx_u200_xdma_201830_2</span>

<span class="n">make</span> <span class="n">clean</span>
      <span class="n">Command</span> <span class="n">to</span> <span class="n">remove</span> <span class="nb">all</span> <span class="n">the</span> <span class="n">generated</span> <span class="n">files</span><span class="o">.</span>
</pre></div>
</div>
<p>In the make commond options, the TARGET can be <em>hw</em> or <em>hw_emu</em>. Because the <em>rtc_gen</em> kernel doesn’t provide software emulation model, so <em>sw_emu</em> mode cannot be used. When the TARGET is <em>hw</em>, the XCLBIN and XO files will be with <em>_hw</em> postfix; when the TARGET is <em>hw_emu</em>, the XCLBIN and XO files will be with <em>_hw_emu</em> postfix. Please note the RTL kernel <em>rtc_gen</em> will not be affected by the <em>hw</em> or <em>hw_emu</em> option, and there will only be a XO file <em>rtc_gen.xo</em>.</p>
<p>The PLATFORM could be one of the four choices: xilinx_u200_xdma_201830_2, xilinx_u250_xdma_201830_2, xilinx_u50_gen3x16_xdma_201920_3 and xilinx_u280_xdma_201920_3. No matter whether you have these Alveo cards installed, you can use the platform as the build PLATFORM if you have installed the deployment and development platform package (deb or rpm packages) on your system. You can look into <em>/opt/xilinx/platform</em> directory or use command <em>platforminfo -l</em> to check which platforms have been installed. The finally generated xclbin and xo files will be in <em>./hw</em> directory after the successful execution of the make command.</p>
<p>For example, if you would like to build all XO and XCLBIN files in hardware emulation mode with U50 card, just input:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">make</span> <span class="nb">all</span> <span class="n">TARGET</span><span class="o">=</span><span class="n">hw_emu</span> <span class="n">PLATFORM</span><span class="o">=</span><span class="n">xilinx_u50_gen3x16_xdma_201920_3</span>
</pre></div>
</div>
<p>Because the XCLBIN file building for hardware target needs a long time, to save your time, we also provide the pre-built XCLBIN files (<em>rtc_gen_test_hw.xclbin</em> and <em>rtc_alpha_hw.xclbin</em>) for each kind of Alveo card. Please note they are built with <em>TARGET=hw</em> option and cannot be used in <em>hw_emu</em> mode. For <em>hw_emu</em> target XCLBIN files, it’s much faster to build and system dependent, so please build them by yourself.</p>
<p>You can download the pre-built XCLBIN files via the link: <a class="reference external" href="https://www.xilinx.com/bin/public/openDownload?filename=rtl_stream_kernel_xclbins.tgz">https://www.xilinx.com/bin/public/openDownload?filename=rtl_stream_kernel_xclbins.tgz</a></p>
<p><strong>To use the pre-built xclbin files, please copy the two xclbin files corresponding to your target platform into <em>./hw</em> directory, which will be used directly in downstream steps.</strong></p>
</div>
<div class="section" id="build-and-run-the-software">
<h3>Build and run the software<a class="headerlink" href="#build-and-run-the-software" title="Permalink to this heading">¶</a></h3>
<ul class="simple">
<li><p>Step 1: generate Makefile</p></li>
</ul>
<p>Change to <em>./sw/build</em> directory, then enter <strong>cmake ..</strong> or <strong>cmake3 ..</strong> command. This will generate the <em>Makefile</em> for software builds, as well as link the two XCLBIN files in <em>./hw</em> directory to <em>./sw/build</em> directory.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">cd</span> <span class="o">./</span><span class="n">sw</span><span class="o">/</span><span class="n">build</span>
<span class="n">cmake</span> <span class="o">..</span>
</pre></div>
</div>
<ul class="simple">
<li><p>Step 2: compile the programs</p></li>
</ul>
<p>Enter <strong>make</strong> command, then the two C++ program will be compiled. This will generate two executables: <em>rtc_gen_test</em> and <em>rtc_alpha_tb</em>.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">make</span>
</pre></div>
</div>
<ul class="simple">
<li><p>Step 3: configure running mode and emulation</p></li>
</ul>
<p>You can run the <em>rtc_gen_test</em> and <em>rtc_alpha_tb</em> in both hardware emulation mode and real hardware mode, the default mode is real hardware mode. You can refer to the script <em>setup_emu.sh</em> to switch between hardware emulation mode and real hardware mode. The usage of this script is as below.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">source</span> <span class="n">setup_emu</span><span class="o">.</span><span class="n">sh</span>
      <span class="n">Display</span> <span class="n">help</span> <span class="n">information</span>

<span class="n">source</span> <span class="n">setup_emu</span><span class="o">.</span><span class="n">sh</span> <span class="o">-</span><span class="n">m</span> <span class="n">EMU_MODE</span> <span class="o">-</span><span class="n">p</span> <span class="n">PLATFORM</span>        
      <span class="n">Turn</span> <span class="n">on</span> <span class="ow">and</span> <span class="nb">set</span> <span class="n">emulation</span> <span class="n">mode</span>
      <span class="n">EMU_MODE</span><span class="p">:</span> <span class="n">hw</span> <span class="o">-</span> <span class="n">hw_emu</span>
                <span class="n">sw</span> <span class="o">-</span> <span class="n">sw_emu</span>
      <span class="n">PLATFORM</span><span class="p">:</span> <span class="n">u200</span><span class="o">/</span><span class="n">u250</span><span class="o">/</span><span class="n">u50</span><span class="o">/</span><span class="n">u280</span>

<span class="n">source</span> <span class="n">setup_emu</span><span class="o">.</span><span class="n">sh</span> <span class="n">off</span>                            
      <span class="n">Turn</span> <span class="n">off</span> <span class="n">emulation</span> <span class="n">mode</span>
</pre></div>
</div>
<p>For example, if you want to run the executable in hardware emulation mode with U50 platform, just input:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">source</span> <span class="n">setup_emu</span><span class="o">.</span><span class="n">sh</span> <span class="o">-</span><span class="n">m</span> <span class="n">hw</span> <span class="o">-</span><span class="n">p</span> <span class="n">u50</span>
</pre></div>
</div>
<p><em>setup_emu.sh</em> will generate necessary configuration file and setting up the environment.</p>
<p><strong>Please note:</strong></p>
<ul class="simple">
<li><p><strong>The <em>PLATFORM</em> you input here should be consistant with the XCLBIN files in <em>./sw/build</em> directory.</strong></p></li>
<li><p><strong><em>sw</em> option for <em>EMU_MODE</em> will not work since the RTL kernel doesn’t include software emulation model. So please don’t use <em>sw</em> as option in this example design.</strong></p></li>
</ul>
<p>To turn off emuluation mode and return to normal hardware running mode, just enter:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">source</span> <span class="n">setup_emu</span><span class="o">.</span><span class="n">sh</span> <span class="n">off</span>
</pre></div>
</div>
<p>For more detailes on the hardware emulation for this example, please read <a class="reference internal" href="doc/hw_emu_tutorial.html"><span class="doc">Emulation Turotial</span></a></p>
<ul class="simple">
<li><p>Step 4: run program <strong>rtc_gen_test</strong></p></li>
</ul>
<p>No matter you are in real hardware mode or emulation mode, just run the executable <em>rtc_gen_test</em> to finish the test. Firstly an eight-digit clock will be displayed, keep the image window front and press <em>ESC</em> key, a second eleven-digit clock will be displayed. Keep the image window front then Press <em>ESC</em> key again to exit the program.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">./</span><span class="n">rtc_gen_test</span>
</pre></div>
</div>
<p>The program will firstly judge the running mode (hw or hw_emu), then look for <em>./sw/build/rtc_gen_test_hw.xclbin</em> or <em>./sw/build/rtc_gen_test_hw_emu.xclbin</em> file and analyze it to get the platform it is using, then compare it with the card you have installed. If mismatch is detected, error information will be reported and the program will exit.</p>
<p><strong>Note</strong>: running under hardware emulation mode may take a long time since it is actually running RTL simulation.</p>
<ul class="simple">
<li><p>Step 5: run program <strong>rtc_alpha_tb</strong></p></li>
</ul>
<p>No matter you are in real hardware mode or emulation mode, just run the executable <em>rtc_alpha_tb</em> to run the program. There are a few command parameters for the executable, the usage is as below:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">rtc_alpha_tb</span> <span class="p">[</span><span class="o">-</span><span class="n">i</span> <span class="n">BACK_IMAGE</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">f</span> <span class="n">TIME_FORMAT</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">s</span> <span class="n">SET_TIME</span><span class="p">]</span>

  <span class="n">BACK_IMAGE</span>     <span class="n">path</span> <span class="n">to</span> <span class="n">the</span> <span class="n">background</span> <span class="n">image</span><span class="p">,</span> <span class="n">default</span> <span class="ow">is</span> <span class="o">../</span><span class="n">media</span><span class="o">/</span><span class="n">alveo</span><span class="o">.</span><span class="n">jpg</span>
  <span class="n">TIME_FORMAT</span>    <span class="mi">0</span> <span class="o">-</span> <span class="n">eight</span><span class="o">-</span><span class="n">digit</span> <span class="n">clock</span><span class="p">,</span> <span class="mi">1</span> <span class="o">-</span> <span class="n">eleven</span><span class="o">-</span><span class="n">digit</span> <span class="n">clock</span><span class="p">,</span> <span class="n">default</span> <span class="ow">is</span> <span class="mi">0</span>
  <span class="n">SET_TIME</span>       <span class="mi">0</span> <span class="o">-</span> <span class="n">don</span><span class="s1">&#39;t use system time to set the clock, 1 - use system time to set the clock, default is 0</span>
</pre></div>
</div>
<p>There are three images provided in <em>./sw/media</em> directory: alveo.jpg, vitis.jpg and victor.jpg, and you could also use other images. Please note the images should be in three-channel format (RGB without transparency). Also please use images big enough, otherwise please modify the program source code to adjust the clock image size or position.</p>
<p>Following is some execution command line examples:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">rtc_alpha_tb</span>
      <span class="n">Mix</span> <span class="n">the</span> <span class="n">clock</span> <span class="n">image</span> <span class="k">with</span> <span class="o">../</span><span class="n">media</span><span class="o">/</span><span class="n">alveo</span><span class="o">.</span><span class="n">jpg</span> <span class="ow">and</span> <span class="n">display</span><span class="p">,</span> <span class="n">don</span><span class="s1">&#39;t sync the kernel internal real-time-clock </span>
      <span class="k">with</span> <span class="n">Linux</span> <span class="n">system</span> <span class="n">clock</span><span class="p">,</span> <span class="ow">and</span> <span class="n">use</span> <span class="mi">8</span><span class="o">-</span><span class="n">digit</span> <span class="nb">format</span><span class="o">.</span>

<span class="n">rtc_alpha_tb</span> <span class="o">-</span><span class="n">i</span> <span class="o">../</span><span class="n">media</span><span class="o">/</span><span class="n">vitis</span><span class="o">.</span><span class="n">jpg</span> <span class="o">-</span><span class="n">f</span> <span class="mi">1</span> <span class="o">-</span><span class="n">s</span> <span class="mi">1</span>
      <span class="n">Mix</span> <span class="n">the</span> <span class="n">clock</span> <span class="n">image</span> <span class="k">with</span> <span class="o">../</span><span class="n">media</span><span class="o">/</span><span class="n">vitis</span><span class="o">.</span><span class="n">jpg</span> <span class="ow">and</span> <span class="n">display</span><span class="p">,</span> <span class="n">sync</span> <span class="n">the</span> <span class="n">kernel</span> <span class="n">internal</span> <span class="n">real</span><span class="o">-</span><span class="n">time</span><span class="o">-</span><span class="n">clock</span> <span class="k">with</span>
      <span class="n">Linux</span> <span class="n">system</span> <span class="n">clock</span><span class="p">,</span> <span class="ow">and</span> <span class="n">use</span> <span class="mi">11</span><span class="o">-</span><span class="n">digit</span> <span class="nb">format</span><span class="o">.</span>
</pre></div>
</div>
<p>To exit the program, just keep the image window front, then press <strong>ESC</strong> key.</p>
<p>The program will firstly judge the running mode (hw or hw_emu), then look for <em>./sw/build/rtc_alpha_hw.xclbin</em> or <em>./sw/build/rtc_alpha_hw_emu.xclbin</em> file and analyze it to get the platform it is using, then compare it with the card you have installed. If mismatch is detected, error information will be reported and the program will exit.</p>
<p>You could make modification to following <em>#define</em> section at the beginning of <em>./sw/src/rtc_alpha_tb.cpp</em> file to adjust the color, size, position and opacity of the clock image, then repeat <strong>step 2</strong> to re-compile the program and run to see the result. Don’t forget to ensure that the width of background image and resized clock image are integer multiples of 8.</p>
<div class="highlight-c++ notranslate"><div class="highlight"><pre><span></span><span class="c1">// position of clock image, top-left corner is (0,0)</span>
<span class="cp">#define RTC_POSITION_ROW 64</span>
<span class="cp">#define RTC_POSITION_COL 400</span>

<span class="c1">// resized clock image size for 8-digit font digit size</span>
<span class="c1">// ensure RTC_IMG_WIDTH is integer multiple of 8</span>
<span class="cp">#define RTC_IMG_WIDTH_8D 480</span>
<span class="cp">#define RTC_IMG_HEIGHT_8D 90</span>

<span class="c1">// resized clock image size for 11-digit font digit size</span>
<span class="c1">// ensure RTC_IMG_WIDTH is integer multiple of 8</span>
<span class="cp">#define RTC_IMG_WIDTH_11D 528</span>
<span class="cp">#define RTC_IMG_HEIGHT_11D 72</span>

<span class="c1">// clock image font color</span>
<span class="cp">#define FONT_COLOR_R 255</span>
<span class="cp">#define FONT_COLOR_G 255</span>
<span class="cp">#define FONT_COLOR_B 255</span>

<span class="c1">// clock image background color</span>
<span class="cp">#define BGR_COLOR_R 80</span>
<span class="cp">#define BGR_COLOR_G 80</span>
<span class="cp">#define BGR_COLOR_B 80</span>

<span class="c1">// clock image background opacity</span>
<span class="cp">#define BGR_OPA 100</span>
</pre></div>
</div>
<p><strong>Note</strong>: running under hardware emulation mode may take a long time since it is actually running RTL simulation. You could use some smaller background image to reduce the run time, and don’t forget to modify those size and position parameters described above accordingly in this case.</p>
<ul class="simple">
<li><p>Step 6: try Vitis profiling function with <strong>rtc_gen_test</strong> and <strong>rtc_alpha_tb</strong> program.</p></li>
</ul>
<p>Vitis provides powerful profiling features which enable you to get deeper view into the performance, bandwidth usage, design bottleneck, etc. Please read <a class="reference internal" href="doc/profile_tutorial.html"><span class="doc">Profiling the Application</span></a> for more details.</p>
<p align="center"><sup>Copyright&copy; 2020 Xilinx</sup></p></div>
</div>
</div>


           </div>
          </div>
          
                  <style>
                        .footer {
                        position: fixed;
                        left: 0;
                        bottom: 0;
                        width: 100%;
                        }
                  </style>
				  
				  <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../01-convolution-tutorial/README.html" class="btn btn-neutral float-left" title="Optimizing Accelerated FPGA Applications: Convolution Example" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../../Feature_Tutorials/01-rtl_kernel_workflow/README.html" class="btn btn-neutral float-right" title="Getting Started with RTL Kernels" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2019-2022, Xilinx, Inc. Xilinx is now a part of AMD.
      <span class="lastupdated">Last updated on May 16, 2022.
      </span></p>
  </div>



										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">

													                    <div class="row">
                        <div class="col-xs-24">
                          <p><a target="_blank" href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a> | <a target="_blank" href="https://www.amd.com/en/corporate/privacy">Privacy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/cookies">Cookie Policy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/trademarks">Trademarks</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/statement-human-trafficking-forced-labor.pdf">Statement on Forced Labor</a> | <a target="_blank" href="https://www.amd.com/en/corporate/competition">Fair and Open Competition</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf">UK Tax Strategy</a> | <a target="_blank" href="https://docs.xilinx.com/v/u/9x6YvZKuWyhJId7y7RQQKA">Inclusive Terminology</a> | <a href="#cookiessettings" class="ot-sdk-show-settings">Cookies Settings</a></p>
                        </div>
                    </div>
												</div>
											</div>
										</div>
										
</br>


  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
 <script type="text/javascript">
    $(document).ready(function() {
        $(".toggle > *").hide();
        $(".toggle .header").show();
        $(".toggle .header").click(function() {
            $(this).parent().children().not(".header").toggle(400);
            $(this).parent().children(".header").toggleClass("open");
        })
    });
</script>


</body>
</html>