{
    "components": [
        "miir2"
    ],
    "dependencies": {
        "transitive": []
    },
    "domains": {
        "IntelSystem": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Asynchronous",
            "reset_polarity": "ActiveHigh"
        },
        "System": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Asynchronous",
            "reset_polarity": "ActiveHigh"
        },
        "XilinxSystem": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Synchronous",
            "reset_polarity": "ActiveHigh"
        }
    },
    "files": [
        {
            "name": "miir2_shim.cpp",
            "sha256": "69b4b1e5163b06161147a16171105a2e9d09c992da82995dd31dcd69e7076745"
        },
        {
            "name": "miir2.sdc",
            "sha256": "13d4c1aafcc09a84d81d3b60d513cb901384a10e27e5a5a16572a600f15895f3"
        },
        {
            "name": "miir2.v",
            "sha256": "a20749ca7f3edc0aaa1e5263c3375989450c39b9a49f16ff7217af420ddc3a17"
        }
    ],
    "flags": [
        20,
        20
    ],
    "hash": "058e42bb9f4923a49cd16dda5993a88f54fa9b8ba40d031eb16ca0f868c9a7f7",
    "top_component": {
        "name": "miir2",
        "ports_flat": [
            {
                "direction": "in",
                "domain": "System",
                "is_clock": true,
                "name": "clk",
                "type_name": "",
                "width": 1
            },
            {
                "direction": "in",
                "domain": "System",
                "is_clock": false,
                "name": "rst",
                "type_name": "",
                "width": 1
            },
            {
                "direction": "in",
                "is_clock": false,
                "name": "x",
                "type_name": "signed [17:0]",
                "width": 18
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "o",
                "type_name": "signed [17:0]",
                "width": 18
            }
        ]
    },
    "version": "unstable"
}