// Seed: 27646980
module module_0 (
    input tri0  id_0,
    input tri0  id_1,
    input uwire id_2,
    input tri1  id_3
);
endmodule
module module_1 #(
    parameter id_0 = 32'd42,
    parameter id_6 = 32'd4
) (
    input supply1 _id_0,
    input supply0 id_1,
    output wor id_2,
    output tri0 id_3,
    output supply1 id_4,
    input tri id_5,
    input tri1 _id_6,
    output wor id_7
);
  logic id_9;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_1
  );
  assign modCall_1.id_1 = 0;
  logic id_10;
  wire  id_11;
  wire  id_12 [id_0 : id_6];
  ;
  assign id_9 = id_11;
endmodule
