
---------- Begin Simulation Statistics ----------
final_tick                               2124956256500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 182685                       # Simulator instruction rate (inst/s)
host_mem_usage                                4518776                       # Number of bytes of host memory used
host_op_rate                                   365064                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8210.83                       # Real time elapsed on the host
host_tick_rate                              116996551                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2997477086                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.960639                       # Number of seconds simulated
sim_ticks                                960639349000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    68                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2260352                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4518758                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    223692497                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect       204006                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     31876983                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    193921232                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     65387791                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    223692497                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    158304706                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       268153317                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        27694169                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     30186501                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         621177770                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        373901917                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     31898695                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          107249788                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      39957271                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls        22373                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    979244410                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1001239843                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   1328604400                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.753603                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.797999                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1033122462     77.76%     77.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     78830004      5.93%     83.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     57134313      4.30%     87.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     56248519      4.23%     92.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     23994188      1.81%     94.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     18662669      1.40%     95.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     14137434      1.06%     96.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6517540      0.49%     96.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     39957271      3.01%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1328604400                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9673666                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     11467274                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         995993985                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             163190000                       # Number of loads committed
system.switch_cpus.commit.membars                8700                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       936445      0.09%      0.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    742566383     74.16%     74.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        19542      0.00%     74.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv        25867      0.00%     74.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       961262      0.10%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       264674      0.03%     74.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     74.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     74.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc      1248466      0.12%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1096035      0.11%     74.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       132370      0.01%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    160218652     16.00%     90.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     88221788      8.81%     99.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2971348      0.30%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2577010      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1001239842                       # Class of committed instruction
system.switch_cpus.commit.refs              253988798                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1001239842                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.842557                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.842557                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     239697845                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     2210453310                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        874810450                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         313070102                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       32270531                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      18861820                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           253221307                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               4662521                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses           148923693                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                300625                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           268153317                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         169943096                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             494866433                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes      18457392                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles    195411097                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1147476715                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles     41755040                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       214502                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        64541062                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.139570                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    714193152                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     93081960                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.597246                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   1478710755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.591042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.990045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1109566087     75.04%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         22974003      1.55%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         12519717      0.85%     77.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         29603029      2.00%     79.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         17211009      1.16%     80.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         24309994      1.64%     82.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         30112464      2.04%     84.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         14515411      0.98%     85.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        217899041     14.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1478710755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          12110203                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8975176                       # number of floating regfile writes
system.switch_cpus.idleCycles               442567943                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     41819696                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        154006480                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.895069                       # Inst execution rate
system.switch_cpus.iew.exec_refs            460805658                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          148853147                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       160317411                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     310856863                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        18937                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1163736                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    188015663                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1983593372                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     311952511                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     54967191                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1719677663                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1589965                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       8397493                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       32270531                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10301764                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked     14148170                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     23666561                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       305581                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       281805                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        13199                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads    147666863                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     97216865                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       281805                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     37085166                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      4734530                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1664614002                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1613652614                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.687482                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1144391466                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.839885                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1631115438                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2263318424                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1300960093                       # number of integer regfile writes
system.switch_cpus.ipc                       0.260243                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.260243                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass     11345708      0.64%      0.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1279564777     72.10%     72.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        20914      0.00%     72.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         42552      0.00%     72.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1526522      0.09%     72.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            3      0.00%     72.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       423515      0.02%     72.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5824      0.00%     72.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      1297551      0.07%     72.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd         8242      0.00%     72.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1381113      0.08%     73.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       132370      0.01%     73.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     73.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     73.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     73.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    315134950     17.76%     90.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    150739048      8.49%     99.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7957614      0.45%     99.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      5064151      0.29%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1774644854                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        20289195                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     39191995                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     14993742                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     28486462                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            29119527                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016409                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        12865405     44.18%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              2      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     44.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       11272178     38.71%     82.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       2977976     10.23%     93.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1371217      4.71%     97.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       632749      2.17%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1772129478                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   5031290928                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1598658872                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2937725787                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1983441840                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1774644854                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       151532                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    982353529                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued     13362933                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       129159                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined   1185632243                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1478710755                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.200130                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.037112                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    974520849     65.90%     65.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     99600698      6.74%     72.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     94114412      6.36%     79.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     73498749      4.97%     83.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     76481669      5.17%     89.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     63511824      4.30%     93.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     52836128      3.57%     97.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     27354887      1.85%     98.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     16791539      1.14%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1478710755                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.923679                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           170008875                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                350571                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads     19555239                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     23890153                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    310856863                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    188015663                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       923681057                       # number of misc regfile reads
system.switch_cpus.numCycles               1921278698                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       191841860                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1062350861                       # Number of HB maps that are committed
system.switch_cpus.rename.FullRegisterEvents         2198                       # Number of times there has been no free registers
system.switch_cpus.rename.IQFullEvents       22456969                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        889616111                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8698692                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       1591048                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    5075567181                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2133576996                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2222512484                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         314721621                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       19865332                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       32270531                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      50259225                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps       1160161616                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     16738411                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   2982272002                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1400                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           71                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          71008530                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           71                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           3267316582                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4112654568                       # The number of ROB writes
system.switch_cpus.timesIdled                26312581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests        18312                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1910                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     56079956                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       133968                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    111875042                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         135878                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2124956256500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2070512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       411589                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1846813                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1939                       # Transaction distribution
system.membus.trans_dist::ReadExReq            187905                       # Transaction distribution
system.membus.trans_dist::ReadExResp           187905                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2070512                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6777175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6777175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6777175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    170880384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    170880384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               170880384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2260356                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2260356    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2260356                       # Request fanout histogram
system.membus.reqLayer2.occupancy          6808732060                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        12221225362                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 2124956256500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2124956256500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2124956256500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2124956256500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          53196972                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5790235                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     39416683                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12362095                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2526                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2526                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2044633                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2044633                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      39419211                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13777763                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side    118252576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     47472238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             165724814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   5045335360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1356866624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6402201984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2332463                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26503488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         58126395                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002709                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052607                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               57970833     99.73%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 153652      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1910      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           58126395                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       101423338178                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23737588024                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       59134213235                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2124956256500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst     38535976                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data     14444686                       # number of demand (read+write) hits
system.l2.demand_hits::total                 52980662                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst     38535976                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data     14444686                       # number of overall hits
system.l2.overall_hits::total                52980662                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst       880707                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1377710                       # number of demand (read+write) misses
system.l2.demand_misses::total                2258417                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst       880707                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1377710                       # number of overall misses
system.l2.overall_misses::total               2258417                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst  72522835175                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 114811318000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     187334153175                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst  72522835175                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 114811318000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    187334153175                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst     39416683                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     15822396                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             55239079                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst     39416683                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     15822396                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            55239079                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.022344                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.087073                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.040884                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.022344                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.087073                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.040884                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82346.155049                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83334.894862                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82949.319446                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82346.155049                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83334.894862                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82949.319446                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs          329447173                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   2260356                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     145.750127                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              411589                       # number of writebacks
system.l2.writebacks::total                    411589                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst       880707                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1377710                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2258417                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst       880707                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1377710                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2258417                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst  63715765175                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 101034218000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 164749983175                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst  63715765175                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 101034218000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 164749983175                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.022344                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.087073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.040884                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.022344                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.087073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.040884                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72346.155049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73334.894862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72949.319446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72346.155049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73334.894862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72949.319446                       # average overall mshr miss latency
system.l2.replacements                        2329935                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5378646                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5378646                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5378646                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5378646                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     39414236                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         39414236                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     39414236                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     39414236                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        64345                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         64345                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data          587                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  587                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data         1939                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1939                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data         2526                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2526                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.767617                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.767617                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data         1939                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1939                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data     38884500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     38884500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.767617                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.767617                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 20053.893760                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20053.893760                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data      1856728                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1856728                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       187905                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              187905                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  14908154356                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14908154356                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      2044633                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2044633                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.091902                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.091902                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79338.784790                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79338.784790                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       187905                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         187905                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  13029104356                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13029104356                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.091902                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.091902                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69338.784790                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69338.784790                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst     38535976                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           38535976                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst       880707                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           880707                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst  72522835175                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  72522835175                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst     39416683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       39416683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.022344                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.022344                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82346.155049                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82346.155049                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst       880707                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       880707                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst  63715765175                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  63715765175                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.022344                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.022344                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72346.155049                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72346.155049                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data     12587958                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12587958                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1189805                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1189805                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  99903163644                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  99903163644                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     13777763                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13777763                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.086357                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.086357                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83965.997490                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83965.997490                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1189805                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1189805                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  88005113644                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  88005113644                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.086357                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.086357                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73965.997490                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73965.997490                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2124956256500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    98739222                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2329935                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     42.378531                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     158.512550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        84.604868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        32.400368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   770.689772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1001.792441                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.077399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.041311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.015820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.376313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.489156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          832                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          698                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 886153663                       # Number of tag accesses
system.l2.tags.data_accesses                886153663                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2124956256500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst     56365248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     88173440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          144538688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     56365248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      56365248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     26341696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26341696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       880707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1377710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2258417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       411589                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             411589                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst     58674723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     91786205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             150460928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     58674723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         58674723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       27421005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27421005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       27421005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     58674723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     91786205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            177881933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    405542.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    880707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1348674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001353546500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24177                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24177                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5100843                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             381593                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2258417                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     411589                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2258417                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   411589                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  29036                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6047                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            117412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            140095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            117229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            223843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             94369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            112721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             84409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             99726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            121270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            103786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           120299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           101036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           207592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           189482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           185517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           210595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             35242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             21631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             29170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             26847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            39364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            21299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            21470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            20422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            22619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18577                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  30089778888                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11146905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             71890672638                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13496.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32246.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1079973                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  190359                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2258417                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               411589                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2229381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1364559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.580603                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.563018                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   136.465902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       879408     64.45%     64.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       347978     25.50%     89.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        68134      4.99%     94.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        26059      1.91%     96.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13913      1.02%     97.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9171      0.67%     98.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7496      0.55%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3681      0.27%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8719      0.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1364559                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      92.207015                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     84.037222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.444036                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            92      0.38%      0.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          1778      7.35%      7.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          4712     19.49%     27.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          4910     20.31%     47.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          3889     16.09%     63.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         2786     11.52%     75.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127         1861      7.70%     82.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143         1247      5.16%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          917      3.79%     91.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175          667      2.76%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191          480      1.99%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207          308      1.27%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223          223      0.92%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239          126      0.52%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           80      0.33%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271           45      0.19%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287           20      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303           19      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            7      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            4      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24177                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24177                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.772635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.744981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.971746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14715     60.86%     60.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              316      1.31%     62.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9075     37.54%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               70      0.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24177                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              142680384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1858304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25952768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               144538688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26341696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       148.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        27.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    150.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     27.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  960637838500                       # Total gap between requests
system.mem_ctrls.avgGap                     359788.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     56365248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     86315136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25952768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 58674723.306592345238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 89851759.757552877069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 27016140.893058504909                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       880707                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1377710                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       411589                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  27369136042                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  44521536596                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22996771199963                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31076.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32315.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  55873143.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    48.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5225666040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2777507370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8850579780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1042788960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     75831824640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     323223538230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      96697260480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       513649165500                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        534.695113                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 248311019682                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  32077760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 680250569318                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4517299500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2400994035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7067200560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1073983680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     75831824640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     305389050480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     111715698240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       507996051135                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        528.810372                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 287455898926                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  32077760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 641105690074                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1164316907500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   960639349000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2124956256500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1293555129                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    129102458                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1422657587                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1293555129                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    129102458                       # number of overall hits
system.cpu.icache.overall_hits::total      1422657587                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     38874771                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst     39419211                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       78293982                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     38874771                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst     39419211                       # number of overall misses
system.cpu.icache.overall_misses::total      78293982                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 655161397730                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 655161397730                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 655161397730                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 655161397730                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1332429900                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    168521669                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1500951569                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1332429900                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    168521669                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1500951569                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.029176                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.233912                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.052163                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.029176                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.233912                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.052163                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 16620.357970                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8367.966234                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 16620.357970                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8367.966234                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs   1226681231                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs          39419211                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.118868                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     78291198                       # number of writebacks
system.cpu.icache.writebacks::total          78291198                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst     39419211                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     39419211                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst     39419211                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     39419211                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 615742187730                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 615742187730                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 615742187730                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 615742187730                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.233912                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.026263                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.233912                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.026263                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 15620.357996                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15620.357996                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 15620.357996                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15620.357996                       # average overall mshr miss latency
system.cpu.icache.replacements               78291198                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1293555129                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    129102458                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1422657587                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     38874771                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     39419211                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      78293982                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 655161397730                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 655161397730                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1332429900                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    168521669                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1500951569                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.029176                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.233912                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.052163                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 16620.357970                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8367.966234                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst     39419211                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     39419211                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 615742187730                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 615742187730                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.233912                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.026263                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 15620.357996                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15620.357996                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2124956256500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.996253                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1500942511                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          78293725                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.170662                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   140.277553                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   115.718700                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.547959                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.452026                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3080197119                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3080197119                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2124956256500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2124956256500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2124956256500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2124956256500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2124956256500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2124956256500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2124956256500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    404016205                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    292490058                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        696506263                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    404158430                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    292979746                       # number of overall hits
system.cpu.dcache.overall_hits::total       697138176                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     17636530                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     15794925                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       33431455                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     17703961                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     15824922                       # number of overall misses
system.cpu.dcache.overall_misses::total      33528883                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 321838851363                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 321838851363                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 321838851363                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 321838851363                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    421652735                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    308284983                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    729937718                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    421862391                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    308804668                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    730667059                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.041827                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.051235                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045800                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.041966                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.051246                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045888                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 20376.092407                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9626.827530                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 20337.468416                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9598.853960                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    613470663                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          15824922                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.766110                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     12967999                       # number of writebacks
system.cpu.dcache.writebacks::total          12967999                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     15794925                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     15794925                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     15824922                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     15824922                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 306043927363                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 306043927363                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 306880607863                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 306880607863                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.051235                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021639                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.051246                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021658                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 19376.092470                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19376.092470                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 19392.235100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19392.235100                       # average overall mshr miss latency
system.cpu.dcache.replacements               33526100                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    254144398                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    203668726                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       457813124                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     14765198                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     13747766                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      28512964                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 279493854500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 279493854500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    268909596                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    217416492                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    486326088                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.054908                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.063232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20330.128873                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9802.343050                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     13747766                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     13747766                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 265746089500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 265746089500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.063232                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028269                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 19330.128946                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19330.128946                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149871807                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     88821332                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      238693139                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2871332                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      2047159                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4918491                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  42344996863                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  42344996863                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152743139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     90868491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    243611630                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018798                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.022529                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020190                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 20684.762084                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8609.347229                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      2047159                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2047159                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  40297837863                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  40297837863                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.022529                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008403                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 19684.762084                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19684.762084                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       142225                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data       489688                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        631913                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        67431                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        29997                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        97428                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       209656                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data       519685                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       729341                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.321627                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.057722                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.133584                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        29997                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        29997                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    836680500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    836680500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.057722                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.041129                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 27892.139214                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27892.139214                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2124956256500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999496                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           730539018                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          33526100                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.790158                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   140.301825                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   115.697672                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.548054                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.451944                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1494860474                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1494860474                       # Number of data accesses

---------- End Simulation Statistics   ----------
