
SeniorDesign.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b9a8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000614  0800bba8  0800bba8  0001bba8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c1bc  0800c1bc  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800c1bc  0800c1bc  0001c1bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c1c4  0800c1c4  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c1c4  0800c1c4  0001c1c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c1c8  0800c1c8  0001c1c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800c1cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005218  200001ec  0800c3b8  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005404  0800c3b8  00025404  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002021a  2**0
                  CONTENTS, READONLY
 13 .debug_info   00024a27  00000000  00000000  0002025d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000501a  00000000  00000000  00044c84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001cd8  00000000  00000000  00049ca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001645  00000000  00000000  0004b978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002d0ce  00000000  00000000  0004cfbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000247c5  00000000  00000000  0007a08b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00111c0f  00000000  00000000  0009e850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008814  00000000  00000000  001b0460  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000092  00000000  00000000  001b8c74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001ec 	.word	0x200001ec
 800021c:	00000000 	.word	0x00000000
 8000220:	0800bb90 	.word	0x0800bb90

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001f0 	.word	0x200001f0
 800023c:	0800bb90 	.word	0x0800bb90

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b970 	b.w	80005e8 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	460d      	mov	r5, r1
 8000328:	4604      	mov	r4, r0
 800032a:	460f      	mov	r7, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4694      	mov	ip, r2
 8000334:	d965      	bls.n	8000402 <__udivmoddi4+0xe2>
 8000336:	fab2 f382 	clz	r3, r2
 800033a:	b143      	cbz	r3, 800034e <__udivmoddi4+0x2e>
 800033c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000340:	f1c3 0220 	rsb	r2, r3, #32
 8000344:	409f      	lsls	r7, r3
 8000346:	fa20 f202 	lsr.w	r2, r0, r2
 800034a:	4317      	orrs	r7, r2
 800034c:	409c      	lsls	r4, r3
 800034e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000352:	fa1f f58c 	uxth.w	r5, ip
 8000356:	fbb7 f1fe 	udiv	r1, r7, lr
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000360:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000364:	fb01 f005 	mul.w	r0, r1, r5
 8000368:	4290      	cmp	r0, r2
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x62>
 800036c:	eb1c 0202 	adds.w	r2, ip, r2
 8000370:	f101 37ff 	add.w	r7, r1, #4294967295
 8000374:	f080 811c 	bcs.w	80005b0 <__udivmoddi4+0x290>
 8000378:	4290      	cmp	r0, r2
 800037a:	f240 8119 	bls.w	80005b0 <__udivmoddi4+0x290>
 800037e:	3902      	subs	r1, #2
 8000380:	4462      	add	r2, ip
 8000382:	1a12      	subs	r2, r2, r0
 8000384:	b2a4      	uxth	r4, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000392:	fb00 f505 	mul.w	r5, r0, r5
 8000396:	42a5      	cmp	r5, r4
 8000398:	d90a      	bls.n	80003b0 <__udivmoddi4+0x90>
 800039a:	eb1c 0404 	adds.w	r4, ip, r4
 800039e:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a2:	f080 8107 	bcs.w	80005b4 <__udivmoddi4+0x294>
 80003a6:	42a5      	cmp	r5, r4
 80003a8:	f240 8104 	bls.w	80005b4 <__udivmoddi4+0x294>
 80003ac:	4464      	add	r4, ip
 80003ae:	3802      	subs	r0, #2
 80003b0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b4:	1b64      	subs	r4, r4, r5
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11e      	cbz	r6, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40dc      	lsrs	r4, r3
 80003bc:	2300      	movs	r3, #0
 80003be:	e9c6 4300 	strd	r4, r3, [r6]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0xbc>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80ed 	beq.w	80005aa <__udivmoddi4+0x28a>
 80003d0:	2100      	movs	r1, #0
 80003d2:	e9c6 0500 	strd	r0, r5, [r6]
 80003d6:	4608      	mov	r0, r1
 80003d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003dc:	fab3 f183 	clz	r1, r3
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d149      	bne.n	8000478 <__udivmoddi4+0x158>
 80003e4:	42ab      	cmp	r3, r5
 80003e6:	d302      	bcc.n	80003ee <__udivmoddi4+0xce>
 80003e8:	4282      	cmp	r2, r0
 80003ea:	f200 80f8 	bhi.w	80005de <__udivmoddi4+0x2be>
 80003ee:	1a84      	subs	r4, r0, r2
 80003f0:	eb65 0203 	sbc.w	r2, r5, r3
 80003f4:	2001      	movs	r0, #1
 80003f6:	4617      	mov	r7, r2
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d0e2      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	e9c6 4700 	strd	r4, r7, [r6]
 8000400:	e7df      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000402:	b902      	cbnz	r2, 8000406 <__udivmoddi4+0xe6>
 8000404:	deff      	udf	#255	; 0xff
 8000406:	fab2 f382 	clz	r3, r2
 800040a:	2b00      	cmp	r3, #0
 800040c:	f040 8090 	bne.w	8000530 <__udivmoddi4+0x210>
 8000410:	1a8a      	subs	r2, r1, r2
 8000412:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000416:	fa1f fe8c 	uxth.w	lr, ip
 800041a:	2101      	movs	r1, #1
 800041c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000420:	fb07 2015 	mls	r0, r7, r5, r2
 8000424:	0c22      	lsrs	r2, r4, #16
 8000426:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800042a:	fb0e f005 	mul.w	r0, lr, r5
 800042e:	4290      	cmp	r0, r2
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x124>
 8000432:	eb1c 0202 	adds.w	r2, ip, r2
 8000436:	f105 38ff 	add.w	r8, r5, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4290      	cmp	r0, r2
 800043e:	f200 80cb 	bhi.w	80005d8 <__udivmoddi4+0x2b8>
 8000442:	4645      	mov	r5, r8
 8000444:	1a12      	subs	r2, r2, r0
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb2 f0f7 	udiv	r0, r2, r7
 800044c:	fb07 2210 	mls	r2, r7, r0, r2
 8000450:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000454:	fb0e fe00 	mul.w	lr, lr, r0
 8000458:	45a6      	cmp	lr, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x14e>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f100 32ff 	add.w	r2, r0, #4294967295
 8000464:	d202      	bcs.n	800046c <__udivmoddi4+0x14c>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f200 80bb 	bhi.w	80005e2 <__udivmoddi4+0x2c2>
 800046c:	4610      	mov	r0, r2
 800046e:	eba4 040e 	sub.w	r4, r4, lr
 8000472:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000476:	e79f      	b.n	80003b8 <__udivmoddi4+0x98>
 8000478:	f1c1 0720 	rsb	r7, r1, #32
 800047c:	408b      	lsls	r3, r1
 800047e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000482:	ea4c 0c03 	orr.w	ip, ip, r3
 8000486:	fa05 f401 	lsl.w	r4, r5, r1
 800048a:	fa20 f307 	lsr.w	r3, r0, r7
 800048e:	40fd      	lsrs	r5, r7
 8000490:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000494:	4323      	orrs	r3, r4
 8000496:	fbb5 f8f9 	udiv	r8, r5, r9
 800049a:	fa1f fe8c 	uxth.w	lr, ip
 800049e:	fb09 5518 	mls	r5, r9, r8, r5
 80004a2:	0c1c      	lsrs	r4, r3, #16
 80004a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004a8:	fb08 f50e 	mul.w	r5, r8, lr
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	fa02 f201 	lsl.w	r2, r2, r1
 80004b2:	fa00 f001 	lsl.w	r0, r0, r1
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c0:	f080 8088 	bcs.w	80005d4 <__udivmoddi4+0x2b4>
 80004c4:	42a5      	cmp	r5, r4
 80004c6:	f240 8085 	bls.w	80005d4 <__udivmoddi4+0x2b4>
 80004ca:	f1a8 0802 	sub.w	r8, r8, #2
 80004ce:	4464      	add	r4, ip
 80004d0:	1b64      	subs	r4, r4, r5
 80004d2:	b29d      	uxth	r5, r3
 80004d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004d8:	fb09 4413 	mls	r4, r9, r3, r4
 80004dc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004e0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004e4:	45a6      	cmp	lr, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ec:	f103 35ff 	add.w	r5, r3, #4294967295
 80004f0:	d26c      	bcs.n	80005cc <__udivmoddi4+0x2ac>
 80004f2:	45a6      	cmp	lr, r4
 80004f4:	d96a      	bls.n	80005cc <__udivmoddi4+0x2ac>
 80004f6:	3b02      	subs	r3, #2
 80004f8:	4464      	add	r4, ip
 80004fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004fe:	fba3 9502 	umull	r9, r5, r3, r2
 8000502:	eba4 040e 	sub.w	r4, r4, lr
 8000506:	42ac      	cmp	r4, r5
 8000508:	46c8      	mov	r8, r9
 800050a:	46ae      	mov	lr, r5
 800050c:	d356      	bcc.n	80005bc <__udivmoddi4+0x29c>
 800050e:	d053      	beq.n	80005b8 <__udivmoddi4+0x298>
 8000510:	b156      	cbz	r6, 8000528 <__udivmoddi4+0x208>
 8000512:	ebb0 0208 	subs.w	r2, r0, r8
 8000516:	eb64 040e 	sbc.w	r4, r4, lr
 800051a:	fa04 f707 	lsl.w	r7, r4, r7
 800051e:	40ca      	lsrs	r2, r1
 8000520:	40cc      	lsrs	r4, r1
 8000522:	4317      	orrs	r7, r2
 8000524:	e9c6 7400 	strd	r7, r4, [r6]
 8000528:	4618      	mov	r0, r3
 800052a:	2100      	movs	r1, #0
 800052c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000530:	f1c3 0120 	rsb	r1, r3, #32
 8000534:	fa02 fc03 	lsl.w	ip, r2, r3
 8000538:	fa20 f201 	lsr.w	r2, r0, r1
 800053c:	fa25 f101 	lsr.w	r1, r5, r1
 8000540:	409d      	lsls	r5, r3
 8000542:	432a      	orrs	r2, r5
 8000544:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000550:	fb07 1510 	mls	r5, r7, r0, r1
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800055a:	fb00 f50e 	mul.w	r5, r0, lr
 800055e:	428d      	cmp	r5, r1
 8000560:	fa04 f403 	lsl.w	r4, r4, r3
 8000564:	d908      	bls.n	8000578 <__udivmoddi4+0x258>
 8000566:	eb1c 0101 	adds.w	r1, ip, r1
 800056a:	f100 38ff 	add.w	r8, r0, #4294967295
 800056e:	d22f      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 8000570:	428d      	cmp	r5, r1
 8000572:	d92d      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 8000574:	3802      	subs	r0, #2
 8000576:	4461      	add	r1, ip
 8000578:	1b49      	subs	r1, r1, r5
 800057a:	b292      	uxth	r2, r2
 800057c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000580:	fb07 1115 	mls	r1, r7, r5, r1
 8000584:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000588:	fb05 f10e 	mul.w	r1, r5, lr
 800058c:	4291      	cmp	r1, r2
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x282>
 8000590:	eb1c 0202 	adds.w	r2, ip, r2
 8000594:	f105 38ff 	add.w	r8, r5, #4294967295
 8000598:	d216      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 800059a:	4291      	cmp	r1, r2
 800059c:	d914      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800059e:	3d02      	subs	r5, #2
 80005a0:	4462      	add	r2, ip
 80005a2:	1a52      	subs	r2, r2, r1
 80005a4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005a8:	e738      	b.n	800041c <__udivmoddi4+0xfc>
 80005aa:	4631      	mov	r1, r6
 80005ac:	4630      	mov	r0, r6
 80005ae:	e708      	b.n	80003c2 <__udivmoddi4+0xa2>
 80005b0:	4639      	mov	r1, r7
 80005b2:	e6e6      	b.n	8000382 <__udivmoddi4+0x62>
 80005b4:	4610      	mov	r0, r2
 80005b6:	e6fb      	b.n	80003b0 <__udivmoddi4+0x90>
 80005b8:	4548      	cmp	r0, r9
 80005ba:	d2a9      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005bc:	ebb9 0802 	subs.w	r8, r9, r2
 80005c0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005c4:	3b01      	subs	r3, #1
 80005c6:	e7a3      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c8:	4645      	mov	r5, r8
 80005ca:	e7ea      	b.n	80005a2 <__udivmoddi4+0x282>
 80005cc:	462b      	mov	r3, r5
 80005ce:	e794      	b.n	80004fa <__udivmoddi4+0x1da>
 80005d0:	4640      	mov	r0, r8
 80005d2:	e7d1      	b.n	8000578 <__udivmoddi4+0x258>
 80005d4:	46d0      	mov	r8, sl
 80005d6:	e77b      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d8:	3d02      	subs	r5, #2
 80005da:	4462      	add	r2, ip
 80005dc:	e732      	b.n	8000444 <__udivmoddi4+0x124>
 80005de:	4608      	mov	r0, r1
 80005e0:	e70a      	b.n	80003f8 <__udivmoddi4+0xd8>
 80005e2:	4464      	add	r4, ip
 80005e4:	3802      	subs	r0, #2
 80005e6:	e742      	b.n	800046e <__udivmoddi4+0x14e>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <flowControllerADC>:
// Static Functions Declaration	----------------------------------------//


// Public Functions		------------------------------------------------//

void flowControllerADC(ADC_HandleTypeDef* hadc){
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b086      	sub	sp, #24
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 80005f4:	f107 0308 	add.w	r3, r7, #8
 80005f8:	2200      	movs	r2, #0
 80005fa:	601a      	str	r2, [r3, #0]
 80005fc:	605a      	str	r2, [r3, #4]
 80005fe:	609a      	str	r2, [r3, #8]
 8000600:	60da      	str	r2, [r3, #12]

	sConfig.Channel = ADC_CHANNEL_9;
 8000602:	2309      	movs	r3, #9
 8000604:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000606:	2301      	movs	r3, #1
 8000608:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 800060a:	2302      	movs	r3, #2
 800060c:	613b      	str	r3, [r7, #16]

	if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 800060e:	f107 0308 	add.w	r3, r7, #8
 8000612:	4619      	mov	r1, r3
 8000614:	6878      	ldr	r0, [r7, #4]
 8000616:	f001 fc2d 	bl	8001e74 <HAL_ADC_ConfigChannel>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d002      	beq.n	8000626 <flowControllerADC+0x3a>
	{
	  Error_Handler();
 8000620:	f000 fdce 	bl	80011c0 <Error_Handler>
	}
	return;
 8000624:	bf00      	nop
 8000626:	bf00      	nop
}
 8000628:	3718      	adds	r7, #24
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
	...

08000630 <setFlowRate>:
//	float outputVoltage = (float)(maxVoltage - referenceVolt) * flowRestriction + (float)referenceVolt;
//
//	return outputVoltage / amp;
//
//}
float setFlowRate(uint8_t targetFlowRate){
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
 8000636:	4603      	mov	r3, r0
 8000638:	71fb      	strb	r3, [r7, #7]
	// returns DAC Voltage output
	return ((float)targetFlowRate * scalingFactor + (float)referenceVolt)/amp;
 800063a:	79fb      	ldrb	r3, [r7, #7]
 800063c:	ee07 3a90 	vmov	s15, r3
 8000640:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000644:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8000674 <setFlowRate+0x44>
 8000648:	ee27 7a87 	vmul.f32	s14, s15, s14
 800064c:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8000678 <setFlowRate+0x48>
 8000650:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000654:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000658:	ed9f 7a08 	vldr	s14, [pc, #32]	; 800067c <setFlowRate+0x4c>
 800065c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000660:	eef0 7a66 	vmov.f32	s15, s13

}
 8000664:	eeb0 0a67 	vmov.f32	s0, s15
 8000668:	370c      	adds	r7, #12
 800066a:	46bd      	mov	sp, r7
 800066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	3ca3d70a 	.word	0x3ca3d70a
 8000678:	00000001 	.word	0x00000001
 800067c:	3fc147ae 	.word	0x3fc147ae

08000680 <flowStateClose>:
			HAL_GPIO_Init(ContactDI3Group, &ContactDI3Pin);
			break;
	}
}

void flowStateClose(void){
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
return;
 8000684:	bf00      	nop
}
 8000686:	46bd      	mov	sp, r7
 8000688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068c:	4770      	bx	lr

0800068e <flowStateOpen>:
void flowStateOpen(void){
 800068e:	b480      	push	{r7}
 8000690:	af00      	add	r7, sp, #0
return;
 8000692:	bf00      	nop
}
 8000694:	46bd      	mov	sp, r7
 8000696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069a:	4770      	bx	lr

0800069c <flowStateControl>:
void flowStateControl(void){
 800069c:	b480      	push	{r7}
 800069e:	af00      	add	r7, sp, #0
return;
 80006a0:	bf00      	nop
}
 80006a2:	46bd      	mov	sp, r7
 80006a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a8:	4770      	bx	lr
	...

080006ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006b0:	f001 f9b1 	bl	8001a16 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006b4:	f000 f856 	bl	8000764 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006b8:	f000 f9b0 	bl	8000a1c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80006bc:	f000 f950 	bl	8000960 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80006c0:	f000 f97e 	bl	80009c0 <MX_USB_OTG_FS_PCD_Init>
  MX_ADC1_Init();
 80006c4:	f000 f8c0 	bl	8000848 <MX_ADC1_Init>
  MX_DAC_Init();
 80006c8:	f000 f920 	bl	800090c <MX_DAC_Init>
  /* USER CODE BEGIN 2 */

  volts = setFlowRate(0);
 80006cc:	2000      	movs	r0, #0
 80006ce:	f7ff ffaf 	bl	8000630 <setFlowRate>
 80006d2:	eef0 7a40 	vmov.f32	s15, s0
 80006d6:	4b1a      	ldr	r3, [pc, #104]	; (8000740 <main+0x94>)
 80006d8:	edc3 7a00 	vstr	s15, [r3]
  dacSet(&hdac, DAC_CHANNEL_1, volts);
 80006dc:	4b18      	ldr	r3, [pc, #96]	; (8000740 <main+0x94>)
 80006de:	edd3 7a00 	vldr	s15, [r3]
 80006e2:	eeb0 0a67 	vmov.f32	s0, s15
 80006e6:	2100      	movs	r1, #0
 80006e8:	4816      	ldr	r0, [pc, #88]	; (8000744 <main+0x98>)
 80006ea:	f000 fd71 	bl	80011d0 <dacSet>



  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, GPIO_PIN_RESET);
 80006ee:	2200      	movs	r2, #0
 80006f0:	2101      	movs	r1, #1
 80006f2:	4815      	ldr	r0, [pc, #84]	; (8000748 <main+0x9c>)
 80006f4:	f002 fa84 	bl	8002c00 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, GPIO_PIN_RESET);
 80006f8:	2200      	movs	r2, #0
 80006fa:	2102      	movs	r1, #2
 80006fc:	4812      	ldr	r0, [pc, #72]	; (8000748 <main+0x9c>)
 80006fe:	f002 fa7f 	bl	8002c00 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_2, GPIO_PIN_SET);
 8000702:	2201      	movs	r2, #1
 8000704:	2104      	movs	r1, #4
 8000706:	4810      	ldr	r0, [pc, #64]	; (8000748 <main+0x9c>)
 8000708:	f002 fa7a 	bl	8002c00 <HAL_GPIO_WritePin>

//  HAL_UART_Receive_IT(&huart3, (uint8_t*)rx_buffer, 5);
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800070c:	f005 fcaa 	bl	8006064 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of stateMachine */
  stateMachineHandle = osThreadNew(StartDefaultTask, NULL, &stateMachine_attributes);
 8000710:	4a0e      	ldr	r2, [pc, #56]	; (800074c <main+0xa0>)
 8000712:	2100      	movs	r1, #0
 8000714:	480e      	ldr	r0, [pc, #56]	; (8000750 <main+0xa4>)
 8000716:	f005 fd0f 	bl	8006138 <osThreadNew>
 800071a:	4603      	mov	r3, r0
 800071c:	4a0d      	ldr	r2, [pc, #52]	; (8000754 <main+0xa8>)
 800071e:	6013      	str	r3, [r2, #0]

  /* creation of sendData */
  sendDataHandle = osThreadNew(StartTask02, NULL, &sendData_attributes);
 8000720:	4a0d      	ldr	r2, [pc, #52]	; (8000758 <main+0xac>)
 8000722:	2100      	movs	r1, #0
 8000724:	480d      	ldr	r0, [pc, #52]	; (800075c <main+0xb0>)
 8000726:	f005 fd07 	bl	8006138 <osThreadNew>
 800072a:	4603      	mov	r3, r0
 800072c:	4a0c      	ldr	r2, [pc, #48]	; (8000760 <main+0xb4>)
 800072e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  osThreadSuspend(sendDataHandle);
 8000730:	4b0b      	ldr	r3, [pc, #44]	; (8000760 <main+0xb4>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4618      	mov	r0, r3
 8000736:	f005 fda5 	bl	8006284 <osThreadSuspend>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800073a:	f005 fcc7 	bl	80060cc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800073e:	e7fe      	b.n	800073e <main+0x92>
 8000740:	20000808 	.word	0x20000808
 8000744:	20000250 	.word	0x20000250
 8000748:	40021400 	.word	0x40021400
 800074c:	0800bdec 	.word	0x0800bdec
 8000750:	08000c45 	.word	0x08000c45
 8000754:	200007f4 	.word	0x200007f4
 8000758:	0800be10 	.word	0x0800be10
 800075c:	08001171 	.word	0x08001171
 8000760:	200007f8 	.word	0x200007f8

08000764 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b094      	sub	sp, #80	; 0x50
 8000768:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800076a:	f107 031c 	add.w	r3, r7, #28
 800076e:	2234      	movs	r2, #52	; 0x34
 8000770:	2100      	movs	r1, #0
 8000772:	4618      	mov	r0, r3
 8000774:	f009 f943 	bl	80099fe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000778:	f107 0308 	add.w	r3, r7, #8
 800077c:	2200      	movs	r2, #0
 800077e:	601a      	str	r2, [r3, #0]
 8000780:	605a      	str	r2, [r3, #4]
 8000782:	609a      	str	r2, [r3, #8]
 8000784:	60da      	str	r2, [r3, #12]
 8000786:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000788:	f002 fb9c 	bl	8002ec4 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800078c:	4b2c      	ldr	r3, [pc, #176]	; (8000840 <SystemClock_Config+0xdc>)
 800078e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000790:	4a2b      	ldr	r2, [pc, #172]	; (8000840 <SystemClock_Config+0xdc>)
 8000792:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000796:	6413      	str	r3, [r2, #64]	; 0x40
 8000798:	4b29      	ldr	r3, [pc, #164]	; (8000840 <SystemClock_Config+0xdc>)
 800079a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800079c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007a0:	607b      	str	r3, [r7, #4]
 80007a2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80007a4:	4b27      	ldr	r3, [pc, #156]	; (8000844 <SystemClock_Config+0xe0>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80007ac:	4a25      	ldr	r2, [pc, #148]	; (8000844 <SystemClock_Config+0xe0>)
 80007ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007b2:	6013      	str	r3, [r2, #0]
 80007b4:	4b23      	ldr	r3, [pc, #140]	; (8000844 <SystemClock_Config+0xe0>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007bc:	603b      	str	r3, [r7, #0]
 80007be:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007c0:	2301      	movs	r3, #1
 80007c2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007c8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007ca:	2302      	movs	r3, #2
 80007cc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007ce:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80007d2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007d4:	2304      	movs	r3, #4
 80007d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 80007d8:	2360      	movs	r3, #96	; 0x60
 80007da:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007dc:	2302      	movs	r3, #2
 80007de:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80007e0:	2304      	movs	r3, #4
 80007e2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007e4:	2302      	movs	r3, #2
 80007e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007e8:	f107 031c 	add.w	r3, r7, #28
 80007ec:	4618      	mov	r0, r3
 80007ee:	f002 fbc9 	bl	8002f84 <HAL_RCC_OscConfig>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80007f8:	f000 fce2 	bl	80011c0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80007fc:	f002 fb72 	bl	8002ee4 <HAL_PWREx_EnableOverDrive>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000806:	f000 fcdb 	bl	80011c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800080a:	230f      	movs	r3, #15
 800080c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800080e:	2302      	movs	r3, #2
 8000810:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000812:	2300      	movs	r3, #0
 8000814:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000816:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800081a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800081c:	2300      	movs	r3, #0
 800081e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000820:	f107 0308 	add.w	r3, r7, #8
 8000824:	2103      	movs	r1, #3
 8000826:	4618      	mov	r0, r3
 8000828:	f002 fe5a 	bl	80034e0 <HAL_RCC_ClockConfig>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000832:	f000 fcc5 	bl	80011c0 <Error_Handler>
  }
}
 8000836:	bf00      	nop
 8000838:	3750      	adds	r7, #80	; 0x50
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	40023800 	.word	0x40023800
 8000844:	40007000 	.word	0x40007000

08000848 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b084      	sub	sp, #16
 800084c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800084e:	463b      	mov	r3, r7
 8000850:	2200      	movs	r2, #0
 8000852:	601a      	str	r2, [r3, #0]
 8000854:	605a      	str	r2, [r3, #4]
 8000856:	609a      	str	r2, [r3, #8]
 8000858:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800085a:	4b29      	ldr	r3, [pc, #164]	; (8000900 <MX_ADC1_Init+0xb8>)
 800085c:	4a29      	ldr	r2, [pc, #164]	; (8000904 <MX_ADC1_Init+0xbc>)
 800085e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000860:	4b27      	ldr	r3, [pc, #156]	; (8000900 <MX_ADC1_Init+0xb8>)
 8000862:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000866:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000868:	4b25      	ldr	r3, [pc, #148]	; (8000900 <MX_ADC1_Init+0xb8>)
 800086a:	2200      	movs	r2, #0
 800086c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800086e:	4b24      	ldr	r3, [pc, #144]	; (8000900 <MX_ADC1_Init+0xb8>)
 8000870:	2201      	movs	r2, #1
 8000872:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000874:	4b22      	ldr	r3, [pc, #136]	; (8000900 <MX_ADC1_Init+0xb8>)
 8000876:	2201      	movs	r2, #1
 8000878:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800087a:	4b21      	ldr	r3, [pc, #132]	; (8000900 <MX_ADC1_Init+0xb8>)
 800087c:	2200      	movs	r2, #0
 800087e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000882:	4b1f      	ldr	r3, [pc, #124]	; (8000900 <MX_ADC1_Init+0xb8>)
 8000884:	2200      	movs	r2, #0
 8000886:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000888:	4b1d      	ldr	r3, [pc, #116]	; (8000900 <MX_ADC1_Init+0xb8>)
 800088a:	4a1f      	ldr	r2, [pc, #124]	; (8000908 <MX_ADC1_Init+0xc0>)
 800088c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800088e:	4b1c      	ldr	r3, [pc, #112]	; (8000900 <MX_ADC1_Init+0xb8>)
 8000890:	2200      	movs	r2, #0
 8000892:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000894:	4b1a      	ldr	r3, [pc, #104]	; (8000900 <MX_ADC1_Init+0xb8>)
 8000896:	2202      	movs	r2, #2
 8000898:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800089a:	4b19      	ldr	r3, [pc, #100]	; (8000900 <MX_ADC1_Init+0xb8>)
 800089c:	2200      	movs	r2, #0
 800089e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008a2:	4b17      	ldr	r3, [pc, #92]	; (8000900 <MX_ADC1_Init+0xb8>)
 80008a4:	2201      	movs	r2, #1
 80008a6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008a8:	4815      	ldr	r0, [pc, #84]	; (8000900 <MX_ADC1_Init+0xb8>)
 80008aa:	f001 f905 	bl	8001ab8 <HAL_ADC_Init>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d001      	beq.n	80008b8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80008b4:	f000 fc84 	bl	80011c0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80008b8:	2309      	movs	r3, #9
 80008ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008bc:	2301      	movs	r3, #1
 80008be:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 80008c0:	2302      	movs	r3, #2
 80008c2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008c4:	463b      	mov	r3, r7
 80008c6:	4619      	mov	r1, r3
 80008c8:	480d      	ldr	r0, [pc, #52]	; (8000900 <MX_ADC1_Init+0xb8>)
 80008ca:	f001 fad3 	bl	8001e74 <HAL_ADC_ConfigChannel>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80008d4:	f000 fc74 	bl	80011c0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80008d8:	2306      	movs	r3, #6
 80008da:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80008dc:	2302      	movs	r3, #2
 80008de:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80008e0:	2301      	movs	r3, #1
 80008e2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008e4:	463b      	mov	r3, r7
 80008e6:	4619      	mov	r1, r3
 80008e8:	4805      	ldr	r0, [pc, #20]	; (8000900 <MX_ADC1_Init+0xb8>)
 80008ea:	f001 fac3 	bl	8001e74 <HAL_ADC_ConfigChannel>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 80008f4:	f000 fc64 	bl	80011c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008f8:	bf00      	nop
 80008fa:	3710      	adds	r7, #16
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	20000208 	.word	0x20000208
 8000904:	40012000 	.word	0x40012000
 8000908:	0f000001 	.word	0x0f000001

0800090c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000912:	463b      	mov	r3, r7
 8000914:	2200      	movs	r2, #0
 8000916:	601a      	str	r2, [r3, #0]
 8000918:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800091a:	4b0f      	ldr	r3, [pc, #60]	; (8000958 <MX_DAC_Init+0x4c>)
 800091c:	4a0f      	ldr	r2, [pc, #60]	; (800095c <MX_DAC_Init+0x50>)
 800091e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000920:	480d      	ldr	r0, [pc, #52]	; (8000958 <MX_DAC_Init+0x4c>)
 8000922:	f001 fdd9 	bl	80024d8 <HAL_DAC_Init>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800092c:	f000 fc48 	bl	80011c0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000930:	2300      	movs	r3, #0
 8000932:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000934:	2300      	movs	r3, #0
 8000936:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000938:	463b      	mov	r3, r7
 800093a:	2200      	movs	r2, #0
 800093c:	4619      	mov	r1, r3
 800093e:	4806      	ldr	r0, [pc, #24]	; (8000958 <MX_DAC_Init+0x4c>)
 8000940:	f001 fec7 	bl	80026d2 <HAL_DAC_ConfigChannel>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800094a:	f000 fc39 	bl	80011c0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800094e:	bf00      	nop
 8000950:	3708      	adds	r7, #8
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	20000250 	.word	0x20000250
 800095c:	40007400 	.word	0x40007400

08000960 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000964:	4b14      	ldr	r3, [pc, #80]	; (80009b8 <MX_USART3_UART_Init+0x58>)
 8000966:	4a15      	ldr	r2, [pc, #84]	; (80009bc <MX_USART3_UART_Init+0x5c>)
 8000968:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800096a:	4b13      	ldr	r3, [pc, #76]	; (80009b8 <MX_USART3_UART_Init+0x58>)
 800096c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000970:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000972:	4b11      	ldr	r3, [pc, #68]	; (80009b8 <MX_USART3_UART_Init+0x58>)
 8000974:	2200      	movs	r2, #0
 8000976:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000978:	4b0f      	ldr	r3, [pc, #60]	; (80009b8 <MX_USART3_UART_Init+0x58>)
 800097a:	2200      	movs	r2, #0
 800097c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800097e:	4b0e      	ldr	r3, [pc, #56]	; (80009b8 <MX_USART3_UART_Init+0x58>)
 8000980:	2200      	movs	r2, #0
 8000982:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000984:	4b0c      	ldr	r3, [pc, #48]	; (80009b8 <MX_USART3_UART_Init+0x58>)
 8000986:	220c      	movs	r2, #12
 8000988:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800098a:	4b0b      	ldr	r3, [pc, #44]	; (80009b8 <MX_USART3_UART_Init+0x58>)
 800098c:	2200      	movs	r2, #0
 800098e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000990:	4b09      	ldr	r3, [pc, #36]	; (80009b8 <MX_USART3_UART_Init+0x58>)
 8000992:	2200      	movs	r2, #0
 8000994:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000996:	4b08      	ldr	r3, [pc, #32]	; (80009b8 <MX_USART3_UART_Init+0x58>)
 8000998:	2200      	movs	r2, #0
 800099a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800099c:	4b06      	ldr	r3, [pc, #24]	; (80009b8 <MX_USART3_UART_Init+0x58>)
 800099e:	2200      	movs	r2, #0
 80009a0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80009a2:	4805      	ldr	r0, [pc, #20]	; (80009b8 <MX_USART3_UART_Init+0x58>)
 80009a4:	f003 fefc 	bl	80047a0 <HAL_UART_Init>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d001      	beq.n	80009b2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80009ae:	f000 fc07 	bl	80011c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80009b2:	bf00      	nop
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	20000264 	.word	0x20000264
 80009bc:	40004800 	.word	0x40004800

080009c0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80009c4:	4b14      	ldr	r3, [pc, #80]	; (8000a18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009c6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80009ca:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80009cc:	4b12      	ldr	r3, [pc, #72]	; (8000a18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009ce:	2206      	movs	r2, #6
 80009d0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80009d2:	4b11      	ldr	r3, [pc, #68]	; (8000a18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009d4:	2202      	movs	r2, #2
 80009d6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80009d8:	4b0f      	ldr	r3, [pc, #60]	; (8000a18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009da:	2200      	movs	r2, #0
 80009dc:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80009de:	4b0e      	ldr	r3, [pc, #56]	; (8000a18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009e0:	2202      	movs	r2, #2
 80009e2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80009e4:	4b0c      	ldr	r3, [pc, #48]	; (8000a18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009e6:	2201      	movs	r2, #1
 80009e8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80009ea:	4b0b      	ldr	r3, [pc, #44]	; (8000a18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80009f0:	4b09      	ldr	r3, [pc, #36]	; (8000a18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80009f6:	4b08      	ldr	r3, [pc, #32]	; (8000a18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009f8:	2201      	movs	r2, #1
 80009fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80009fc:	4b06      	ldr	r3, [pc, #24]	; (8000a18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000a02:	4805      	ldr	r0, [pc, #20]	; (8000a18 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a04:	f002 f915 	bl	8002c32 <HAL_PCD_Init>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000a0e:	f000 fbd7 	bl	80011c0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000a12:	bf00      	nop
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	200002ec 	.word	0x200002ec

08000a1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b08c      	sub	sp, #48	; 0x30
 8000a20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a22:	f107 031c 	add.w	r3, r7, #28
 8000a26:	2200      	movs	r2, #0
 8000a28:	601a      	str	r2, [r3, #0]
 8000a2a:	605a      	str	r2, [r3, #4]
 8000a2c:	609a      	str	r2, [r3, #8]
 8000a2e:	60da      	str	r2, [r3, #12]
 8000a30:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a32:	4b7e      	ldr	r3, [pc, #504]	; (8000c2c <MX_GPIO_Init+0x210>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a36:	4a7d      	ldr	r2, [pc, #500]	; (8000c2c <MX_GPIO_Init+0x210>)
 8000a38:	f043 0304 	orr.w	r3, r3, #4
 8000a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a3e:	4b7b      	ldr	r3, [pc, #492]	; (8000c2c <MX_GPIO_Init+0x210>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a42:	f003 0304 	and.w	r3, r3, #4
 8000a46:	61bb      	str	r3, [r7, #24]
 8000a48:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a4a:	4b78      	ldr	r3, [pc, #480]	; (8000c2c <MX_GPIO_Init+0x210>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4e:	4a77      	ldr	r2, [pc, #476]	; (8000c2c <MX_GPIO_Init+0x210>)
 8000a50:	f043 0320 	orr.w	r3, r3, #32
 8000a54:	6313      	str	r3, [r2, #48]	; 0x30
 8000a56:	4b75      	ldr	r3, [pc, #468]	; (8000c2c <MX_GPIO_Init+0x210>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5a:	f003 0320 	and.w	r3, r3, #32
 8000a5e:	617b      	str	r3, [r7, #20]
 8000a60:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a62:	4b72      	ldr	r3, [pc, #456]	; (8000c2c <MX_GPIO_Init+0x210>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a66:	4a71      	ldr	r2, [pc, #452]	; (8000c2c <MX_GPIO_Init+0x210>)
 8000a68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a6e:	4b6f      	ldr	r3, [pc, #444]	; (8000c2c <MX_GPIO_Init+0x210>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a76:	613b      	str	r3, [r7, #16]
 8000a78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7a:	4b6c      	ldr	r3, [pc, #432]	; (8000c2c <MX_GPIO_Init+0x210>)
 8000a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7e:	4a6b      	ldr	r2, [pc, #428]	; (8000c2c <MX_GPIO_Init+0x210>)
 8000a80:	f043 0301 	orr.w	r3, r3, #1
 8000a84:	6313      	str	r3, [r2, #48]	; 0x30
 8000a86:	4b69      	ldr	r3, [pc, #420]	; (8000c2c <MX_GPIO_Init+0x210>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8a:	f003 0301 	and.w	r3, r3, #1
 8000a8e:	60fb      	str	r3, [r7, #12]
 8000a90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a92:	4b66      	ldr	r3, [pc, #408]	; (8000c2c <MX_GPIO_Init+0x210>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a96:	4a65      	ldr	r2, [pc, #404]	; (8000c2c <MX_GPIO_Init+0x210>)
 8000a98:	f043 0302 	orr.w	r3, r3, #2
 8000a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a9e:	4b63      	ldr	r3, [pc, #396]	; (8000c2c <MX_GPIO_Init+0x210>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa2:	f003 0302 	and.w	r3, r3, #2
 8000aa6:	60bb      	str	r3, [r7, #8]
 8000aa8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aaa:	4b60      	ldr	r3, [pc, #384]	; (8000c2c <MX_GPIO_Init+0x210>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aae:	4a5f      	ldr	r2, [pc, #380]	; (8000c2c <MX_GPIO_Init+0x210>)
 8000ab0:	f043 0308 	orr.w	r3, r3, #8
 8000ab4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ab6:	4b5d      	ldr	r3, [pc, #372]	; (8000c2c <MX_GPIO_Init+0x210>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aba:	f003 0308 	and.w	r3, r3, #8
 8000abe:	607b      	str	r3, [r7, #4]
 8000ac0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ac2:	4b5a      	ldr	r3, [pc, #360]	; (8000c2c <MX_GPIO_Init+0x210>)
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac6:	4a59      	ldr	r2, [pc, #356]	; (8000c2c <MX_GPIO_Init+0x210>)
 8000ac8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000acc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ace:	4b57      	ldr	r3, [pc, #348]	; (8000c2c <MX_GPIO_Init+0x210>)
 8000ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ad2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ad6:	603b      	str	r3, [r7, #0]
 8000ad8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8000ada:	2200      	movs	r2, #0
 8000adc:	2107      	movs	r1, #7
 8000ade:	4854      	ldr	r0, [pc, #336]	; (8000c30 <MX_GPIO_Init+0x214>)
 8000ae0:	f002 f88e 	bl	8002c00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	f244 0181 	movw	r1, #16513	; 0x4081
 8000aea:	4852      	ldr	r0, [pc, #328]	; (8000c34 <MX_GPIO_Init+0x218>)
 8000aec:	f002 f888 	bl	8002c00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000af0:	2200      	movs	r2, #0
 8000af2:	2140      	movs	r1, #64	; 0x40
 8000af4:	4850      	ldr	r0, [pc, #320]	; (8000c38 <MX_GPIO_Init+0x21c>)
 8000af6:	f002 f883 	bl	8002c00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000afa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000afe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b00:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000b04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b06:	2300      	movs	r3, #0
 8000b08:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000b0a:	f107 031c 	add.w	r3, r7, #28
 8000b0e:	4619      	mov	r1, r3
 8000b10:	484a      	ldr	r0, [pc, #296]	; (8000c3c <MX_GPIO_Init+0x220>)
 8000b12:	f001 fec9 	bl	80028a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000b16:	2307      	movs	r3, #7
 8000b18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b22:	2300      	movs	r3, #0
 8000b24:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b26:	f107 031c 	add.w	r3, r7, #28
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	4840      	ldr	r0, [pc, #256]	; (8000c30 <MX_GPIO_Init+0x214>)
 8000b2e:	f001 febb 	bl	80028a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000b32:	2332      	movs	r3, #50	; 0x32
 8000b34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b36:	2302      	movs	r3, #2
 8000b38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b3e:	2303      	movs	r3, #3
 8000b40:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b42:	230b      	movs	r3, #11
 8000b44:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b46:	f107 031c 	add.w	r3, r7, #28
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	483b      	ldr	r0, [pc, #236]	; (8000c3c <MX_GPIO_Init+0x220>)
 8000b4e:	f001 feab 	bl	80028a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000b52:	2386      	movs	r3, #134	; 0x86
 8000b54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b56:	2302      	movs	r3, #2
 8000b58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b5e:	2303      	movs	r3, #3
 8000b60:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b62:	230b      	movs	r3, #11
 8000b64:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b66:	f107 031c 	add.w	r3, r7, #28
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	4834      	ldr	r0, [pc, #208]	; (8000c40 <MX_GPIO_Init+0x224>)
 8000b6e:	f001 fe9b 	bl	80028a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000b72:	f244 0381 	movw	r3, #16513	; 0x4081
 8000b76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b80:	2300      	movs	r3, #0
 8000b82:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b84:	f107 031c 	add.w	r3, r7, #28
 8000b88:	4619      	mov	r1, r3
 8000b8a:	482a      	ldr	r0, [pc, #168]	; (8000c34 <MX_GPIO_Init+0x218>)
 8000b8c:	f001 fe8c 	bl	80028a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000b90:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b96:	2302      	movs	r3, #2
 8000b98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b9e:	2303      	movs	r3, #3
 8000ba0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ba2:	230b      	movs	r3, #11
 8000ba4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000ba6:	f107 031c 	add.w	r3, r7, #28
 8000baa:	4619      	mov	r1, r3
 8000bac:	4821      	ldr	r0, [pc, #132]	; (8000c34 <MX_GPIO_Init+0x218>)
 8000bae:	f001 fe7b 	bl	80028a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000bb2:	2340      	movs	r3, #64	; 0x40
 8000bb4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000bc2:	f107 031c 	add.w	r3, r7, #28
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	481b      	ldr	r0, [pc, #108]	; (8000c38 <MX_GPIO_Init+0x21c>)
 8000bca:	f001 fe6d 	bl	80028a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000bce:	2380      	movs	r3, #128	; 0x80
 8000bd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000bda:	f107 031c 	add.w	r3, r7, #28
 8000bde:	4619      	mov	r1, r3
 8000be0:	4815      	ldr	r0, [pc, #84]	; (8000c38 <MX_GPIO_Init+0x21c>)
 8000be2:	f001 fe61 	bl	80028a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DI3_Pin DI2_Pin DI1_Pin */
  GPIO_InitStruct.Pin = DI3_Pin|DI2_Pin|DI1_Pin;
 8000be6:	f44f 5398 	mov.w	r3, #4864	; 0x1300
 8000bea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bec:	2300      	movs	r3, #0
 8000bee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bf4:	f107 031c 	add.w	r3, r7, #28
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	4810      	ldr	r0, [pc, #64]	; (8000c3c <MX_GPIO_Init+0x220>)
 8000bfc:	f001 fe54 	bl	80028a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000c00:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000c04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c06:	2302      	movs	r3, #2
 8000c08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c0e:	2303      	movs	r3, #3
 8000c10:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c12:	230b      	movs	r3, #11
 8000c14:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c16:	f107 031c 	add.w	r3, r7, #28
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	4806      	ldr	r0, [pc, #24]	; (8000c38 <MX_GPIO_Init+0x21c>)
 8000c1e:	f001 fe43 	bl	80028a8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c22:	bf00      	nop
 8000c24:	3730      	adds	r7, #48	; 0x30
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	40023800 	.word	0x40023800
 8000c30:	40021400 	.word	0x40021400
 8000c34:	40020400 	.word	0x40020400
 8000c38:	40021800 	.word	0x40021800
 8000c3c:	40020800 	.word	0x40020800
 8000c40:	40020000 	.word	0x40020000

08000c44 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b084      	sub	sp, #16
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  switch(eNextState) {
 8000c4c:	4b97      	ldr	r3, [pc, #604]	; (8000eac <StartDefaultTask+0x268>)
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	2b0d      	cmp	r3, #13
 8000c52:	f200 8259 	bhi.w	8001108 <StartDefaultTask+0x4c4>
 8000c56:	a201      	add	r2, pc, #4	; (adr r2, 8000c5c <StartDefaultTask+0x18>)
 8000c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c5c:	08000c95 	.word	0x08000c95
 8000c60:	08000cbf 	.word	0x08000cbf
 8000c64:	08000d2f 	.word	0x08000d2f
 8000c68:	08000dbb 	.word	0x08000dbb
 8000c6c:	08000e21 	.word	0x08000e21
 8000c70:	08000f11 	.word	0x08000f11
 8000c74:	08000f99 	.word	0x08000f99
 8000c78:	08001025 	.word	0x08001025
 8000c7c:	08001045 	.word	0x08001045
 8000c80:	08001087 	.word	0x08001087
 8000c84:	080010a7 	.word	0x080010a7
 8000c88:	080010e9 	.word	0x080010e9
 8000c8c:	08001111 	.word	0x08001111
 8000c90:	080010f9 	.word	0x080010f9
//					LOAD_TEST_INIT,
//					OPERATION_TEST_INIT,
//					ULTIMATE_MEASURE_TEST_INT,

	  				// void listenMsg(int * str, UART_HandleTypeDef *huart2);
	  				sprintf(msg,"STARTING\r\n");
 8000c94:	4986      	ldr	r1, [pc, #536]	; (8000eb0 <StartDefaultTask+0x26c>)
 8000c96:	4887      	ldr	r0, [pc, #540]	; (8000eb4 <StartDefaultTask+0x270>)
 8000c98:	f008 fe4e 	bl	8009938 <siprintf>
//	  				printMsg(msg, &huart3);
	  				osDelay(1000);
 8000c9c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ca0:	f005 fb58 	bl	8006354 <osDelay>

	  				//waits for gui to recieve a yes
	  				HAL_UART_Receive(&huart3, (uint8_t*) tests, 10, HAL_MAX_DELAY);
 8000ca4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ca8:	220a      	movs	r2, #10
 8000caa:	4983      	ldr	r1, [pc, #524]	; (8000eb8 <StartDefaultTask+0x274>)
 8000cac:	4883      	ldr	r0, [pc, #524]	; (8000ebc <StartDefaultTask+0x278>)
 8000cae:	f003 fe48 	bl	8004942 <HAL_UART_Receive>
//					tests[6] = 13;
//	  				tests[7] = 13;
//					tests[8] = 13;
//					tests[9] = 13;

					eNextState = *currentTest;
 8000cb2:	4b83      	ldr	r3, [pc, #524]	; (8000ec0 <StartDefaultTask+0x27c>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	781a      	ldrb	r2, [r3, #0]
 8000cb8:	4b7c      	ldr	r3, [pc, #496]	; (8000eac <StartDefaultTask+0x268>)
 8000cba:	701a      	strb	r2, [r3, #0]
	  				break;
 8000cbc:	e229      	b.n	8001112 <StartDefaultTask+0x4ce>
//					Task Number One:
//						recieve parameters from GUI
//						Initialization
//						- set timer, target mTorr, assign which pump
//						- open/close solonoids, close flow controller, open stepper motor
	  				osThreadSuspend(sendDataHandle);
 8000cbe:	4b81      	ldr	r3, [pc, #516]	; (8000ec4 <StartDefaultTask+0x280>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f005 fade 	bl	8006284 <osThreadSuspend>
	  				sprintf(msg,"VAC_ACHIEVMENT_TEST_INIT\r\n");
 8000cc8:	497f      	ldr	r1, [pc, #508]	; (8000ec8 <StartDefaultTask+0x284>)
 8000cca:	487a      	ldr	r0, [pc, #488]	; (8000eb4 <StartDefaultTask+0x270>)
 8000ccc:	f008 fe34 	bl	8009938 <siprintf>
	  				printMsg(msg, &huart3);
 8000cd0:	497a      	ldr	r1, [pc, #488]	; (8000ebc <StartDefaultTask+0x278>)
 8000cd2:	4878      	ldr	r0, [pc, #480]	; (8000eb4 <StartDefaultTask+0x270>)
 8000cd4:	f000 faee 	bl	80012b4 <printMsg>
	  				osDelay(1000);
 8000cd8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cdc:	f005 fb3a 	bl	8006354 <osDelay>

	  				sprintf(msg,"open/close solenoids, close flow controller, open stepper motor\r\n");
 8000ce0:	497a      	ldr	r1, [pc, #488]	; (8000ecc <StartDefaultTask+0x288>)
 8000ce2:	4874      	ldr	r0, [pc, #464]	; (8000eb4 <StartDefaultTask+0x270>)
 8000ce4:	f008 fe28 	bl	8009938 <siprintf>
	  				printMsg(msg, &huart3);
 8000ce8:	4974      	ldr	r1, [pc, #464]	; (8000ebc <StartDefaultTask+0x278>)
 8000cea:	4872      	ldr	r0, [pc, #456]	; (8000eb4 <StartDefaultTask+0x270>)
 8000cec:	f000 fae2 	bl	80012b4 <printMsg>
	  				osDelay(1000);
 8000cf0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cf4:	f005 fb2e 	bl	8006354 <osDelay>

	  				flowStateClose();
 8000cf8:	f7ff fcc2 	bl	8000680 <flowStateClose>
	  				stepperOpen();
 8000cfc:	f000 fb06 	bl	800130c <stepperOpen>
	  				solenoidOpen(solenoidOneGroup, solenoidOnePin);
 8000d00:	4b73      	ldr	r3, [pc, #460]	; (8000ed0 <StartDefaultTask+0x28c>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a73      	ldr	r2, [pc, #460]	; (8000ed4 <StartDefaultTask+0x290>)
 8000d06:	8812      	ldrh	r2, [r2, #0]
 8000d08:	4611      	mov	r1, r2
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f000 fae6 	bl	80012dc <solenoidOpen>
	  				solenoidClose(solenoidTwoGroup, solenoidTwoPin);
 8000d10:	4b71      	ldr	r3, [pc, #452]	; (8000ed8 <StartDefaultTask+0x294>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a71      	ldr	r2, [pc, #452]	; (8000edc <StartDefaultTask+0x298>)
 8000d16:	8812      	ldrh	r2, [r2, #0]
 8000d18:	4611      	mov	r1, r2
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f000 faea 	bl	80012f4 <solenoidClose>
	  				vacuumGaugeADC(&hadc1);
 8000d20:	486f      	ldr	r0, [pc, #444]	; (8000ee0 <StartDefaultTask+0x29c>)
 8000d22:	f000 fe2d 	bl	8001980 <vacuumGaugeADC>

	  				eNextState = VAC_ACHIEVMENT_TEST;
 8000d26:	4b61      	ldr	r3, [pc, #388]	; (8000eac <StartDefaultTask+0x268>)
 8000d28:	2202      	movs	r2, #2
 8000d2a:	701a      	strb	r2, [r3, #0]
	  				break;
 8000d2c:	e1f1      	b.n	8001112 <StartDefaultTask+0x4ce>
	  			case VAC_ACHIEVMENT_TEST:
//	  				monitor status
//	  				- mTorr if mTorr = target, shut pump off, success
//	  				- Timer if Timer > set time, shut pump off, failure
//	  				- if success/failure, send data, remove task two&three, move to next state
	  				volts = adcGet(&hadc1);
 8000d2e:	486c      	ldr	r0, [pc, #432]	; (8000ee0 <StartDefaultTask+0x29c>)
 8000d30:	f000 fa82 	bl	8001238 <adcGet>
 8000d34:	eef0 7a40 	vmov.f32	s15, s0
 8000d38:	4b6a      	ldr	r3, [pc, #424]	; (8000ee4 <StartDefaultTask+0x2a0>)
 8000d3a:	edc3 7a00 	vstr	s15, [r3]
//	  				vacuumScale = readVacuum(volts);
	  				sprintf(msg,"VAC_ACHIEVMENT_TEST Scanning\r\n");
 8000d3e:	496a      	ldr	r1, [pc, #424]	; (8000ee8 <StartDefaultTask+0x2a4>)
 8000d40:	485c      	ldr	r0, [pc, #368]	; (8000eb4 <StartDefaultTask+0x270>)
 8000d42:	f008 fdf9 	bl	8009938 <siprintf>
	  				printMsg(msg, &huart3);
 8000d46:	495d      	ldr	r1, [pc, #372]	; (8000ebc <StartDefaultTask+0x278>)
 8000d48:	485a      	ldr	r0, [pc, #360]	; (8000eb4 <StartDefaultTask+0x270>)
 8000d4a:	f000 fab3 	bl	80012b4 <printMsg>
	  				osThreadResume(sendDataHandle);
 8000d4e:	4b5d      	ldr	r3, [pc, #372]	; (8000ec4 <StartDefaultTask+0x280>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	4618      	mov	r0, r3
 8000d54:	f005 faca 	bl	80062ec <osThreadResume>
	  				osDelay(1000);
 8000d58:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d5c:	f005 fafa 	bl	8006354 <osDelay>


	  				vacuumScale = 50.0;
 8000d60:	4b62      	ldr	r3, [pc, #392]	; (8000eec <StartDefaultTask+0x2a8>)
 8000d62:	4a63      	ldr	r2, [pc, #396]	; (8000ef0 <StartDefaultTask+0x2ac>)
 8000d64:	601a      	str	r2, [r3, #0]
	  				if(vacuumScale >= 50){
 8000d66:	4b61      	ldr	r3, [pc, #388]	; (8000eec <StartDefaultTask+0x2a8>)
 8000d68:	edd3 7a00 	vldr	s15, [r3]
 8000d6c:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8000ef4 <StartDefaultTask+0x2b0>
 8000d70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d78:	db1b      	blt.n	8000db2 <StartDefaultTask+0x16e>
		  				sprintf(msg,"vacuum of 50 mTorr reached\r\n");
 8000d7a:	495f      	ldr	r1, [pc, #380]	; (8000ef8 <StartDefaultTask+0x2b4>)
 8000d7c:	484d      	ldr	r0, [pc, #308]	; (8000eb4 <StartDefaultTask+0x270>)
 8000d7e:	f008 fddb 	bl	8009938 <siprintf>
		  				printMsg(msg, &huart3);
 8000d82:	494e      	ldr	r1, [pc, #312]	; (8000ebc <StartDefaultTask+0x278>)
 8000d84:	484b      	ldr	r0, [pc, #300]	; (8000eb4 <StartDefaultTask+0x270>)
 8000d86:	f000 fa95 	bl	80012b4 <printMsg>
		  				osThreadSuspend(sendDataHandle);
 8000d8a:	4b4e      	ldr	r3, [pc, #312]	; (8000ec4 <StartDefaultTask+0x280>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f005 fa78 	bl	8006284 <osThreadSuspend>
		  				osDelay(1000);
 8000d94:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d98:	f005 fadc 	bl	8006354 <osDelay>
		  				currentTest++;
 8000d9c:	4b48      	ldr	r3, [pc, #288]	; (8000ec0 <StartDefaultTask+0x27c>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	3301      	adds	r3, #1
 8000da2:	4a47      	ldr	r2, [pc, #284]	; (8000ec0 <StartDefaultTask+0x27c>)
 8000da4:	6013      	str	r3, [r2, #0]
		  				eNextState = *currentTest;
 8000da6:	4b46      	ldr	r3, [pc, #280]	; (8000ec0 <StartDefaultTask+0x27c>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	781a      	ldrb	r2, [r3, #0]
 8000dac:	4b3f      	ldr	r3, [pc, #252]	; (8000eac <StartDefaultTask+0x268>)
 8000dae:	701a      	strb	r2, [r3, #0]
	  					eNextState = VAC_ACHIEVMENT_TEST;
	  				}

	  				//osDelay(100);

	  				break;
 8000db0:	e1af      	b.n	8001112 <StartDefaultTask+0x4ce>
	  					eNextState = VAC_ACHIEVMENT_TEST;
 8000db2:	4b3e      	ldr	r3, [pc, #248]	; (8000eac <StartDefaultTask+0x268>)
 8000db4:	2202      	movs	r2, #2
 8000db6:	701a      	strb	r2, [r3, #0]
	  				break;
 8000db8:	e1ab      	b.n	8001112 <StartDefaultTask+0x4ce>

//					recieve parameters from GUI
//					Initialization
//					- set timer, Max Temp, assign which pump
//					- open/close solonoids, open flow controller, open stepper motor
	  				sprintf(msg,"WARM_UP_INIT\r\n");
 8000dba:	4950      	ldr	r1, [pc, #320]	; (8000efc <StartDefaultTask+0x2b8>)
 8000dbc:	483d      	ldr	r0, [pc, #244]	; (8000eb4 <StartDefaultTask+0x270>)
 8000dbe:	f008 fdbb 	bl	8009938 <siprintf>
	  				printMsg(msg, &huart3);
 8000dc2:	493e      	ldr	r1, [pc, #248]	; (8000ebc <StartDefaultTask+0x278>)
 8000dc4:	483b      	ldr	r0, [pc, #236]	; (8000eb4 <StartDefaultTask+0x270>)
 8000dc6:	f000 fa75 	bl	80012b4 <printMsg>
	  				osDelay(1000);
 8000dca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000dce:	f005 fac1 	bl	8006354 <osDelay>

	  				sprintf(msg,"open/close solenoids, open flow controller, open stepper motor\r\n");
 8000dd2:	494b      	ldr	r1, [pc, #300]	; (8000f00 <StartDefaultTask+0x2bc>)
 8000dd4:	4837      	ldr	r0, [pc, #220]	; (8000eb4 <StartDefaultTask+0x270>)
 8000dd6:	f008 fdaf 	bl	8009938 <siprintf>
	  				printMsg(msg, &huart3);
 8000dda:	4938      	ldr	r1, [pc, #224]	; (8000ebc <StartDefaultTask+0x278>)
 8000ddc:	4835      	ldr	r0, [pc, #212]	; (8000eb4 <StartDefaultTask+0x270>)
 8000dde:	f000 fa69 	bl	80012b4 <printMsg>
	  				osDelay(1000);
 8000de2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000de6:	f005 fab5 	bl	8006354 <osDelay>

	  				flowStateOpen();
 8000dea:	f7ff fc50 	bl	800068e <flowStateOpen>
	  				stepperOpen();
 8000dee:	f000 fa8d 	bl	800130c <stepperOpen>
	  				solenoidOpen(solenoidOneGroup, solenoidOnePin);
 8000df2:	4b37      	ldr	r3, [pc, #220]	; (8000ed0 <StartDefaultTask+0x28c>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	4a37      	ldr	r2, [pc, #220]	; (8000ed4 <StartDefaultTask+0x290>)
 8000df8:	8812      	ldrh	r2, [r2, #0]
 8000dfa:	4611      	mov	r1, r2
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f000 fa6d 	bl	80012dc <solenoidOpen>
	  				solenoidClose(solenoidTwoGroup, solenoidTwoPin);
 8000e02:	4b35      	ldr	r3, [pc, #212]	; (8000ed8 <StartDefaultTask+0x294>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4a35      	ldr	r2, [pc, #212]	; (8000edc <StartDefaultTask+0x298>)
 8000e08:	8812      	ldrh	r2, [r2, #0]
 8000e0a:	4611      	mov	r1, r2
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f000 fa71 	bl	80012f4 <solenoidClose>
	  				vacuumGaugeADC(&hadc1);
 8000e12:	4833      	ldr	r0, [pc, #204]	; (8000ee0 <StartDefaultTask+0x29c>)
 8000e14:	f000 fdb4 	bl	8001980 <vacuumGaugeADC>

	  				eNextState = WARM_UP;
 8000e18:	4b24      	ldr	r3, [pc, #144]	; (8000eac <StartDefaultTask+0x268>)
 8000e1a:	2204      	movs	r2, #4
 8000e1c:	701a      	strb	r2, [r3, #0]
	  				break;
 8000e1e:	e178      	b.n	8001112 <StartDefaultTask+0x4ce>
	  			case WARM_UP:
//					- Timer if Timer >= set time, success,
//					- temperature if temp >= readTemp, failure
//					- if success/failure, send data, remove task two&three, move to next state
	  				float temp = 0;
 8000e20:	f04f 0300 	mov.w	r3, #0
 8000e24:	60fb      	str	r3, [r7, #12]
	  				int timer = 3;
 8000e26:	2303      	movs	r3, #3
 8000e28:	60bb      	str	r3, [r7, #8]
	  				sprintf(msg,"WARM_UP Scanning\r\n");
 8000e2a:	4936      	ldr	r1, [pc, #216]	; (8000f04 <StartDefaultTask+0x2c0>)
 8000e2c:	4821      	ldr	r0, [pc, #132]	; (8000eb4 <StartDefaultTask+0x270>)
 8000e2e:	f008 fd83 	bl	8009938 <siprintf>
	  				printMsg(msg, &huart3);
 8000e32:	4922      	ldr	r1, [pc, #136]	; (8000ebc <StartDefaultTask+0x278>)
 8000e34:	481f      	ldr	r0, [pc, #124]	; (8000eb4 <StartDefaultTask+0x270>)
 8000e36:	f000 fa3d 	bl	80012b4 <printMsg>
	  				osThreadResume(sendDataHandle);
 8000e3a:	4b22      	ldr	r3, [pc, #136]	; (8000ec4 <StartDefaultTask+0x280>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f005 fa54 	bl	80062ec <osThreadResume>
	  				osDelay(1000);
 8000e44:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e48:	f005 fa84 	bl	8006354 <osDelay>


	  				if(temp > 100){
 8000e4c:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e50:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8000f08 <StartDefaultTask+0x2c4>
 8000e54:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e5c:	dd03      	ble.n	8000e66 <StartDefaultTask+0x222>
//	  					test failed
	  					eNextState = FAIL_STATE;
 8000e5e:	4b13      	ldr	r3, [pc, #76]	; (8000eac <StartDefaultTask+0x268>)
 8000e60:	220c      	movs	r2, #12
 8000e62:	701a      	strb	r2, [r3, #0]
		  				osDelay(1000);
	  				}else{
	  					eNextState = WARM_UP;
	  				}
	  				//osDelay(250);
	  				break;
 8000e64:	e155      	b.n	8001112 <StartDefaultTask+0x4ce>
	  				}else if(timer >= 3){
 8000e66:	68bb      	ldr	r3, [r7, #8]
 8000e68:	2b02      	cmp	r3, #2
 8000e6a:	dd1b      	ble.n	8000ea4 <StartDefaultTask+0x260>
		  				sprintf(msg,"Time is up: success\r\n");
 8000e6c:	4927      	ldr	r1, [pc, #156]	; (8000f0c <StartDefaultTask+0x2c8>)
 8000e6e:	4811      	ldr	r0, [pc, #68]	; (8000eb4 <StartDefaultTask+0x270>)
 8000e70:	f008 fd62 	bl	8009938 <siprintf>
		  				printMsg(msg, &huart3);
 8000e74:	4911      	ldr	r1, [pc, #68]	; (8000ebc <StartDefaultTask+0x278>)
 8000e76:	480f      	ldr	r0, [pc, #60]	; (8000eb4 <StartDefaultTask+0x270>)
 8000e78:	f000 fa1c 	bl	80012b4 <printMsg>
		  				currentTest++;
 8000e7c:	4b10      	ldr	r3, [pc, #64]	; (8000ec0 <StartDefaultTask+0x27c>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	3301      	adds	r3, #1
 8000e82:	4a0f      	ldr	r2, [pc, #60]	; (8000ec0 <StartDefaultTask+0x27c>)
 8000e84:	6013      	str	r3, [r2, #0]
		  				eNextState = *currentTest;
 8000e86:	4b0e      	ldr	r3, [pc, #56]	; (8000ec0 <StartDefaultTask+0x27c>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	781a      	ldrb	r2, [r3, #0]
 8000e8c:	4b07      	ldr	r3, [pc, #28]	; (8000eac <StartDefaultTask+0x268>)
 8000e8e:	701a      	strb	r2, [r3, #0]
		  				osThreadSuspend(sendDataHandle);
 8000e90:	4b0c      	ldr	r3, [pc, #48]	; (8000ec4 <StartDefaultTask+0x280>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4618      	mov	r0, r3
 8000e96:	f005 f9f5 	bl	8006284 <osThreadSuspend>
		  				osDelay(1000);
 8000e9a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e9e:	f005 fa59 	bl	8006354 <osDelay>
	  				break;
 8000ea2:	e136      	b.n	8001112 <StartDefaultTask+0x4ce>
	  					eNextState = WARM_UP;
 8000ea4:	4b01      	ldr	r3, [pc, #4]	; (8000eac <StartDefaultTask+0x268>)
 8000ea6:	2204      	movs	r2, #4
 8000ea8:	701a      	strb	r2, [r3, #0]
	  				break;
 8000eaa:	e132      	b.n	8001112 <StartDefaultTask+0x4ce>
 8000eac:	20000806 	.word	0x20000806
 8000eb0:	0800bbc4 	.word	0x0800bbc4
 8000eb4:	20000814 	.word	0x20000814
 8000eb8:	200007fc 	.word	0x200007fc
 8000ebc:	20000264 	.word	0x20000264
 8000ec0:	20000000 	.word	0x20000000
 8000ec4:	200007f8 	.word	0x200007f8
 8000ec8:	0800bbd0 	.word	0x0800bbd0
 8000ecc:	0800bbec 	.word	0x0800bbec
 8000ed0:	20000004 	.word	0x20000004
 8000ed4:	20000008 	.word	0x20000008
 8000ed8:	2000000c 	.word	0x2000000c
 8000edc:	20000010 	.word	0x20000010
 8000ee0:	20000208 	.word	0x20000208
 8000ee4:	20000808 	.word	0x20000808
 8000ee8:	0800bc30 	.word	0x0800bc30
 8000eec:	20000810 	.word	0x20000810
 8000ef0:	42480000 	.word	0x42480000
 8000ef4:	42480000 	.word	0x42480000
 8000ef8:	0800bc50 	.word	0x0800bc50
 8000efc:	0800bc70 	.word	0x0800bc70
 8000f00:	0800bc80 	.word	0x0800bc80
 8000f04:	0800bcc4 	.word	0x0800bcc4
 8000f08:	42c80000 	.word	0x42c80000
 8000f0c:	0800bcd8 	.word	0x0800bcd8
//					recieve parameters from GUI
//					Initialization
//					- set timer, Max Temp, assign which pump, flow load
//					- open/close solonoids, control flow controller, open stepper motor

	  				sprintf(msg,"LOAD_TEST_INIT\r\n");
 8000f10:	4982      	ldr	r1, [pc, #520]	; (800111c <StartDefaultTask+0x4d8>)
 8000f12:	4883      	ldr	r0, [pc, #524]	; (8001120 <StartDefaultTask+0x4dc>)
 8000f14:	f008 fd10 	bl	8009938 <siprintf>
	  				printMsg(msg, &huart3);
 8000f18:	4982      	ldr	r1, [pc, #520]	; (8001124 <StartDefaultTask+0x4e0>)
 8000f1a:	4881      	ldr	r0, [pc, #516]	; (8001120 <StartDefaultTask+0x4dc>)
 8000f1c:	f000 f9ca 	bl	80012b4 <printMsg>
	  				osDelay(1000);
 8000f20:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f24:	f005 fa16 	bl	8006354 <osDelay>

	  				sprintf(msg,"open/close solenoids, control flow controller, open stepper motor\r\n");
 8000f28:	497f      	ldr	r1, [pc, #508]	; (8001128 <StartDefaultTask+0x4e4>)
 8000f2a:	487d      	ldr	r0, [pc, #500]	; (8001120 <StartDefaultTask+0x4dc>)
 8000f2c:	f008 fd04 	bl	8009938 <siprintf>
	  				printMsg(msg, &huart3);
 8000f30:	497c      	ldr	r1, [pc, #496]	; (8001124 <StartDefaultTask+0x4e0>)
 8000f32:	487b      	ldr	r0, [pc, #492]	; (8001120 <StartDefaultTask+0x4dc>)
 8000f34:	f000 f9be 	bl	80012b4 <printMsg>
	  				osDelay(1000);
 8000f38:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f3c:	f005 fa0a 	bl	8006354 <osDelay>

	  				flowStateControl();
 8000f40:	f7ff fbac 	bl	800069c <flowStateControl>
	  				dacVolts = setFlowRate(50);
 8000f44:	2032      	movs	r0, #50	; 0x32
 8000f46:	f7ff fb73 	bl	8000630 <setFlowRate>
 8000f4a:	eef0 7a40 	vmov.f32	s15, s0
 8000f4e:	4b77      	ldr	r3, [pc, #476]	; (800112c <StartDefaultTask+0x4e8>)
 8000f50:	edc3 7a00 	vstr	s15, [r3]
	  				dacSet(&hdac, DAC_CHANNEL_1, dacVolts);
 8000f54:	4b75      	ldr	r3, [pc, #468]	; (800112c <StartDefaultTask+0x4e8>)
 8000f56:	edd3 7a00 	vldr	s15, [r3]
 8000f5a:	eeb0 0a67 	vmov.f32	s0, s15
 8000f5e:	2100      	movs	r1, #0
 8000f60:	4873      	ldr	r0, [pc, #460]	; (8001130 <StartDefaultTask+0x4ec>)
 8000f62:	f000 f935 	bl	80011d0 <dacSet>

	  				stepperOpen();
 8000f66:	f000 f9d1 	bl	800130c <stepperOpen>
	  				solenoidOpen(solenoidOneGroup, solenoidOnePin);
 8000f6a:	4b72      	ldr	r3, [pc, #456]	; (8001134 <StartDefaultTask+0x4f0>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	4a72      	ldr	r2, [pc, #456]	; (8001138 <StartDefaultTask+0x4f4>)
 8000f70:	8812      	ldrh	r2, [r2, #0]
 8000f72:	4611      	mov	r1, r2
 8000f74:	4618      	mov	r0, r3
 8000f76:	f000 f9b1 	bl	80012dc <solenoidOpen>
	  				solenoidClose(solenoidTwoGroup, solenoidTwoPin);
 8000f7a:	4b70      	ldr	r3, [pc, #448]	; (800113c <StartDefaultTask+0x4f8>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4a70      	ldr	r2, [pc, #448]	; (8001140 <StartDefaultTask+0x4fc>)
 8000f80:	8812      	ldrh	r2, [r2, #0]
 8000f82:	4611      	mov	r1, r2
 8000f84:	4618      	mov	r0, r3
 8000f86:	f000 f9b5 	bl	80012f4 <solenoidClose>
	  				flowControllerADC(&hadc1);
 8000f8a:	486e      	ldr	r0, [pc, #440]	; (8001144 <StartDefaultTask+0x500>)
 8000f8c:	f7ff fb2e 	bl	80005ec <flowControllerADC>

	  				eNextState = LOAD_TEST;
 8000f90:	4b6d      	ldr	r3, [pc, #436]	; (8001148 <StartDefaultTask+0x504>)
 8000f92:	2206      	movs	r2, #6
 8000f94:	701a      	strb	r2, [r3, #0]

	  				break;
 8000f96:	e0bc      	b.n	8001112 <StartDefaultTask+0x4ce>
	  			case LOAD_TEST:
//					- Timer if Timer >= set time, success,
//					- temperature if maxTemp >= readTemp, failure
//					- flow rate < flow load, failure
//					- if success/failure, send data, remove task two&three, move to next state
	  				temp = 0;
 8000f98:	f04f 0300 	mov.w	r3, #0
 8000f9c:	60fb      	str	r3, [r7, #12]
	  				timer = 8;
 8000f9e:	2308      	movs	r3, #8
 8000fa0:	60bb      	str	r3, [r7, #8]
	  				sprintf(msg,"LOAD_TEST Scanning\r\n");
 8000fa2:	496a      	ldr	r1, [pc, #424]	; (800114c <StartDefaultTask+0x508>)
 8000fa4:	485e      	ldr	r0, [pc, #376]	; (8001120 <StartDefaultTask+0x4dc>)
 8000fa6:	f008 fcc7 	bl	8009938 <siprintf>
	  				printMsg(msg, &huart3);
 8000faa:	495e      	ldr	r1, [pc, #376]	; (8001124 <StartDefaultTask+0x4e0>)
 8000fac:	485c      	ldr	r0, [pc, #368]	; (8001120 <StartDefaultTask+0x4dc>)
 8000fae:	f000 f981 	bl	80012b4 <printMsg>
	  				osThreadResume(sendDataHandle);
 8000fb2:	4b67      	ldr	r3, [pc, #412]	; (8001150 <StartDefaultTask+0x50c>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f005 f998 	bl	80062ec <osThreadResume>
	  				osDelay(1000);
 8000fbc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fc0:	f005 f9c8 	bl	8006354 <osDelay>


	  				if(temp > 100){
 8000fc4:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fc8:	ed9f 7a62 	vldr	s14, [pc, #392]	; 8001154 <StartDefaultTask+0x510>
 8000fcc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fd4:	dd03      	ble.n	8000fde <StartDefaultTask+0x39a>
//	  					test failed
	  					eNextState = FAIL_STATE;
 8000fd6:	4b5c      	ldr	r3, [pc, #368]	; (8001148 <StartDefaultTask+0x504>)
 8000fd8:	220c      	movs	r2, #12
 8000fda:	701a      	strb	r2, [r3, #0]
		  				osDelay(1000);
	  				}else{
	  					eNextState = LOAD_TEST;
	  				}

	  				break;
 8000fdc:	e099      	b.n	8001112 <StartDefaultTask+0x4ce>
	  				}else if(timer >= 8){
 8000fde:	68bb      	ldr	r3, [r7, #8]
 8000fe0:	2b07      	cmp	r3, #7
 8000fe2:	dd1b      	ble.n	800101c <StartDefaultTask+0x3d8>
		  				sprintf(msg,"Time is up: success\r\n");
 8000fe4:	495c      	ldr	r1, [pc, #368]	; (8001158 <StartDefaultTask+0x514>)
 8000fe6:	484e      	ldr	r0, [pc, #312]	; (8001120 <StartDefaultTask+0x4dc>)
 8000fe8:	f008 fca6 	bl	8009938 <siprintf>
		  				printMsg(msg, &huart3);
 8000fec:	494d      	ldr	r1, [pc, #308]	; (8001124 <StartDefaultTask+0x4e0>)
 8000fee:	484c      	ldr	r0, [pc, #304]	; (8001120 <StartDefaultTask+0x4dc>)
 8000ff0:	f000 f960 	bl	80012b4 <printMsg>
		  				currentTest++;
 8000ff4:	4b59      	ldr	r3, [pc, #356]	; (800115c <StartDefaultTask+0x518>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	4a58      	ldr	r2, [pc, #352]	; (800115c <StartDefaultTask+0x518>)
 8000ffc:	6013      	str	r3, [r2, #0]
		  				eNextState = *currentTest;
 8000ffe:	4b57      	ldr	r3, [pc, #348]	; (800115c <StartDefaultTask+0x518>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	781a      	ldrb	r2, [r3, #0]
 8001004:	4b50      	ldr	r3, [pc, #320]	; (8001148 <StartDefaultTask+0x504>)
 8001006:	701a      	strb	r2, [r3, #0]
		  				osThreadSuspend(sendDataHandle);
 8001008:	4b51      	ldr	r3, [pc, #324]	; (8001150 <StartDefaultTask+0x50c>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4618      	mov	r0, r3
 800100e:	f005 f939 	bl	8006284 <osThreadSuspend>
		  				osDelay(1000);
 8001012:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001016:	f005 f99d 	bl	8006354 <osDelay>
	  				break;
 800101a:	e07a      	b.n	8001112 <StartDefaultTask+0x4ce>
	  					eNextState = LOAD_TEST;
 800101c:	4b4a      	ldr	r3, [pc, #296]	; (8001148 <StartDefaultTask+0x504>)
 800101e:	2206      	movs	r2, #6
 8001020:	701a      	strb	r2, [r3, #0]
	  				break;
 8001022:	e076      	b.n	8001112 <StartDefaultTask+0x4ce>
//					recieve parameters from GUI
//					Initialization
//					- set timer, Max Temp, assign which pump
//					- open/close solonoids, open flow controller, open stepper motor

	  				sprintf(msg,"OPERATION_TEST_INIT\r\n");
 8001024:	494e      	ldr	r1, [pc, #312]	; (8001160 <StartDefaultTask+0x51c>)
 8001026:	483e      	ldr	r0, [pc, #248]	; (8001120 <StartDefaultTask+0x4dc>)
 8001028:	f008 fc86 	bl	8009938 <siprintf>
	  				printMsg(msg, &huart3);
 800102c:	493d      	ldr	r1, [pc, #244]	; (8001124 <StartDefaultTask+0x4e0>)
 800102e:	483c      	ldr	r0, [pc, #240]	; (8001120 <StartDefaultTask+0x4dc>)
 8001030:	f000 f940 	bl	80012b4 <printMsg>
	  				osDelay(1000);
 8001034:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001038:	f005 f98c 	bl	8006354 <osDelay>
	  				eNextState = LOAD_TEST;
 800103c:	4b42      	ldr	r3, [pc, #264]	; (8001148 <StartDefaultTask+0x504>)
 800103e:	2206      	movs	r2, #6
 8001040:	701a      	strb	r2, [r3, #0]
	  				break;
 8001042:	e066      	b.n	8001112 <StartDefaultTask+0x4ce>
//					monitor status
//					- Timer if Timer >= set time, success,
//					- temperature if maxTemp >= readTemp, failure
//					- if success/failure, send data, remove task two&three, move to next state

	  				sprintf(msg,"OPERATION_TEST\r\n");
 8001044:	4947      	ldr	r1, [pc, #284]	; (8001164 <StartDefaultTask+0x520>)
 8001046:	4836      	ldr	r0, [pc, #216]	; (8001120 <StartDefaultTask+0x4dc>)
 8001048:	f008 fc76 	bl	8009938 <siprintf>
	  				printMsg(msg, &huart3);
 800104c:	4935      	ldr	r1, [pc, #212]	; (8001124 <StartDefaultTask+0x4e0>)
 800104e:	4834      	ldr	r0, [pc, #208]	; (8001120 <StartDefaultTask+0x4dc>)
 8001050:	f000 f930 	bl	80012b4 <printMsg>
	  				osThreadResume(sendDataHandle);
 8001054:	4b3e      	ldr	r3, [pc, #248]	; (8001150 <StartDefaultTask+0x50c>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4618      	mov	r0, r3
 800105a:	f005 f947 	bl	80062ec <osThreadResume>
	  				osDelay(1000);
 800105e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001062:	f005 f977 	bl	8006354 <osDelay>
	  				osThreadSuspend(sendDataHandle);
 8001066:	4b3a      	ldr	r3, [pc, #232]	; (8001150 <StartDefaultTask+0x50c>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	4618      	mov	r0, r3
 800106c:	f005 f90a 	bl	8006284 <osThreadSuspend>


	  				currentTest++;
 8001070:	4b3a      	ldr	r3, [pc, #232]	; (800115c <StartDefaultTask+0x518>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	3301      	adds	r3, #1
 8001076:	4a39      	ldr	r2, [pc, #228]	; (800115c <StartDefaultTask+0x518>)
 8001078:	6013      	str	r3, [r2, #0]
	  				eNextState = *currentTest;
 800107a:	4b38      	ldr	r3, [pc, #224]	; (800115c <StartDefaultTask+0x518>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	781a      	ldrb	r2, [r3, #0]
 8001080:	4b31      	ldr	r3, [pc, #196]	; (8001148 <StartDefaultTask+0x504>)
 8001082:	701a      	strb	r2, [r3, #0]

	  				break;
 8001084:	e045      	b.n	8001112 <StartDefaultTask+0x4ce>
//					Below is proposed design setup for test 18 – 22 where both top inlets of the pump are connected
//					through metal tubing where when one pump goes through a series of test, the opposite solenoid will
//					remain closed.
//					Once Steps 18 –22 are completed, when can move forward with step 23.

	  				sprintf(msg,"ULTIMATE_MEASURE_TEST_INIT\r\n");
 8001086:	4938      	ldr	r1, [pc, #224]	; (8001168 <StartDefaultTask+0x524>)
 8001088:	4825      	ldr	r0, [pc, #148]	; (8001120 <StartDefaultTask+0x4dc>)
 800108a:	f008 fc55 	bl	8009938 <siprintf>
	  				printMsg(msg, &huart3);
 800108e:	4925      	ldr	r1, [pc, #148]	; (8001124 <StartDefaultTask+0x4e0>)
 8001090:	4823      	ldr	r0, [pc, #140]	; (8001120 <StartDefaultTask+0x4dc>)
 8001092:	f000 f90f 	bl	80012b4 <printMsg>
					osDelay(1000);
 8001096:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800109a:	f005 f95b 	bl	8006354 <osDelay>

	  				eNextState = ULTIMATE_MEASURE_TEST;
 800109e:	4b2a      	ldr	r3, [pc, #168]	; (8001148 <StartDefaultTask+0x504>)
 80010a0:	220a      	movs	r2, #10
 80010a2:	701a      	strb	r2, [r3, #0]

	  				break;
 80010a4:	e035      	b.n	8001112 <StartDefaultTask+0x4ce>
	  			case ULTIMATE_MEASURE_TEST:

	  				sprintf(msg,"ULTIMATE_MEASURE_TEST\r\n");
 80010a6:	4931      	ldr	r1, [pc, #196]	; (800116c <StartDefaultTask+0x528>)
 80010a8:	481d      	ldr	r0, [pc, #116]	; (8001120 <StartDefaultTask+0x4dc>)
 80010aa:	f008 fc45 	bl	8009938 <siprintf>
	  				printMsg(msg, &huart3);
 80010ae:	491d      	ldr	r1, [pc, #116]	; (8001124 <StartDefaultTask+0x4e0>)
 80010b0:	481b      	ldr	r0, [pc, #108]	; (8001120 <StartDefaultTask+0x4dc>)
 80010b2:	f000 f8ff 	bl	80012b4 <printMsg>
	  				osThreadResume(sendDataHandle);
 80010b6:	4b26      	ldr	r3, [pc, #152]	; (8001150 <StartDefaultTask+0x50c>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	4618      	mov	r0, r3
 80010bc:	f005 f916 	bl	80062ec <osThreadResume>
	  				osDelay(1000);
 80010c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010c4:	f005 f946 	bl	8006354 <osDelay>
	  				osThreadSuspend(sendDataHandle);
 80010c8:	4b21      	ldr	r3, [pc, #132]	; (8001150 <StartDefaultTask+0x50c>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4618      	mov	r0, r3
 80010ce:	f005 f8d9 	bl	8006284 <osThreadSuspend>

	  				currentTest++;
 80010d2:	4b22      	ldr	r3, [pc, #136]	; (800115c <StartDefaultTask+0x518>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	3301      	adds	r3, #1
 80010d8:	4a20      	ldr	r2, [pc, #128]	; (800115c <StartDefaultTask+0x518>)
 80010da:	6013      	str	r3, [r2, #0]
	  				eNextState = *currentTest;
 80010dc:	4b1f      	ldr	r3, [pc, #124]	; (800115c <StartDefaultTask+0x518>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	781a      	ldrb	r2, [r3, #0]
 80010e2:	4b19      	ldr	r3, [pc, #100]	; (8001148 <StartDefaultTask+0x504>)
 80010e4:	701a      	strb	r2, [r3, #0]
	  				break;
 80010e6:	e014      	b.n	8001112 <StartDefaultTask+0x4ce>
//	  				sprintf(msg,"IDLE %0.3f\r\n", volts);
//	  				printMsg(msg, &huart3);
//	  				//currentTest++;
//	  				//eNextState = *currentTest;
//	  				flowRateMethod(0);
	  				osDelay(1000);
 80010e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010ec:	f005 f932 	bl	8006354 <osDelay>
	  				eNextState = IDLE;
 80010f0:	4b15      	ldr	r3, [pc, #84]	; (8001148 <StartDefaultTask+0x504>)
 80010f2:	220b      	movs	r2, #11
 80010f4:	701a      	strb	r2, [r3, #0]
	  				break;
 80010f6:	e00c      	b.n	8001112 <StartDefaultTask+0x4ce>
	  			case STOP:
	  				eNextState = STOP;
 80010f8:	4b13      	ldr	r3, [pc, #76]	; (8001148 <StartDefaultTask+0x504>)
 80010fa:	220d      	movs	r2, #13
 80010fc:	701a      	strb	r2, [r3, #0]
	  				HAL_Delay(5000);
 80010fe:	f241 3088 	movw	r0, #5000	; 0x1388
 8001102:	f000 fcb5 	bl	8001a70 <HAL_Delay>
	  				break;
 8001106:	e004      	b.n	8001112 <StartDefaultTask+0x4ce>
	  			default:
	  				eNextState = STOP;
 8001108:	4b0f      	ldr	r3, [pc, #60]	; (8001148 <StartDefaultTask+0x504>)
 800110a:	220d      	movs	r2, #13
 800110c:	701a      	strb	r2, [r3, #0]
 800110e:	e000      	b.n	8001112 <StartDefaultTask+0x4ce>
	  				break;
 8001110:	bf00      	nop
	  }

	  osDelay(1);
 8001112:	2001      	movs	r0, #1
 8001114:	f005 f91e 	bl	8006354 <osDelay>
	  switch(eNextState) {
 8001118:	e598      	b.n	8000c4c <StartDefaultTask+0x8>
 800111a:	bf00      	nop
 800111c:	0800bcf0 	.word	0x0800bcf0
 8001120:	20000814 	.word	0x20000814
 8001124:	20000264 	.word	0x20000264
 8001128:	0800bd04 	.word	0x0800bd04
 800112c:	2000080c 	.word	0x2000080c
 8001130:	20000250 	.word	0x20000250
 8001134:	20000004 	.word	0x20000004
 8001138:	20000008 	.word	0x20000008
 800113c:	2000000c 	.word	0x2000000c
 8001140:	20000010 	.word	0x20000010
 8001144:	20000208 	.word	0x20000208
 8001148:	20000806 	.word	0x20000806
 800114c:	0800bd48 	.word	0x0800bd48
 8001150:	200007f8 	.word	0x200007f8
 8001154:	42c80000 	.word	0x42c80000
 8001158:	0800bcd8 	.word	0x0800bcd8
 800115c:	20000000 	.word	0x20000000
 8001160:	0800bd60 	.word	0x0800bd60
 8001164:	0800bd78 	.word	0x0800bd78
 8001168:	0800bd8c 	.word	0x0800bd8c
 800116c:	0800bdac 	.word	0x0800bdac

08001170 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	sprintf(msg,"Sending Data\r\n");
 8001178:	4905      	ldr	r1, [pc, #20]	; (8001190 <StartTask02+0x20>)
 800117a:	4806      	ldr	r0, [pc, #24]	; (8001194 <StartTask02+0x24>)
 800117c:	f008 fbdc 	bl	8009938 <siprintf>
	printMsg(msg, &huart3);
 8001180:	4905      	ldr	r1, [pc, #20]	; (8001198 <StartTask02+0x28>)
 8001182:	4804      	ldr	r0, [pc, #16]	; (8001194 <StartTask02+0x24>)
 8001184:	f000 f896 	bl	80012b4 <printMsg>
    osDelay(250);
 8001188:	20fa      	movs	r0, #250	; 0xfa
 800118a:	f005 f8e3 	bl	8006354 <osDelay>
	sprintf(msg,"Sending Data\r\n");
 800118e:	e7f3      	b.n	8001178 <StartTask02+0x8>
 8001190:	0800bdc4 	.word	0x0800bdc4
 8001194:	20000814 	.word	0x20000814
 8001198:	20000264 	.word	0x20000264

0800119c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a04      	ldr	r2, [pc, #16]	; (80011bc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d101      	bne.n	80011b2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80011ae:	f000 fc3f 	bl	8001a30 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80011b2:	bf00      	nop
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40001000 	.word	0x40001000

080011c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011c4:	b672      	cpsid	i
}
 80011c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011c8:	e7fe      	b.n	80011c8 <Error_Handler+0x8>
 80011ca:	0000      	movs	r0, r0
 80011cc:	0000      	movs	r0, r0
	...

080011d0 <dacSet>:
// Static Functions Declaration	----------------------------------------//



// Public Functions		------------------------------------------------//
void dacSet(DAC_HandleTypeDef *dac, uint32_t channel, float volts){
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b084      	sub	sp, #16
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	60f8      	str	r0, [r7, #12]
 80011d8:	60b9      	str	r1, [r7, #8]
 80011da:	ed87 0a01 	vstr	s0, [r7, #4]
	HAL_DAC_Start(dac, channel);
 80011de:	68b9      	ldr	r1, [r7, #8]
 80011e0:	68f8      	ldr	r0, [r7, #12]
 80011e2:	f001 f99b 	bl	800251c <HAL_DAC_Start>
	dacBitVal = (volts/3.3)*4095;
 80011e6:	edd7 7a01 	vldr	s15, [r7, #4]
 80011ea:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80011ee:	ed9f 5b0c 	vldr	d5, [pc, #48]	; 8001220 <dacSet+0x50>
 80011f2:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80011f6:	ed9f 6b0c 	vldr	d6, [pc, #48]	; 8001228 <dacSet+0x58>
 80011fa:	ee27 7b06 	vmul.f64	d7, d7, d6
 80011fe:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001202:	ee17 2a90 	vmov	r2, s15
 8001206:	4b0a      	ldr	r3, [pc, #40]	; (8001230 <dacSet+0x60>)
 8001208:	601a      	str	r2, [r3, #0]
	HAL_DAC_SetValue(dac, channel, DAC_ALIGN_12B_R, dacBitVal);
 800120a:	4b09      	ldr	r3, [pc, #36]	; (8001230 <dacSet+0x60>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	2200      	movs	r2, #0
 8001210:	68b9      	ldr	r1, [r7, #8]
 8001212:	68f8      	ldr	r0, [r7, #12]
 8001214:	f001 fa2e 	bl	8002674 <HAL_DAC_SetValue>
}
 8001218:	bf00      	nop
 800121a:	3710      	adds	r7, #16
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	66666666 	.word	0x66666666
 8001224:	400a6666 	.word	0x400a6666
 8001228:	00000000 	.word	0x00000000
 800122c:	40affe00 	.word	0x40affe00
 8001230:	20000878 	.word	0x20000878
 8001234:	00000000 	.word	0x00000000

08001238 <adcGet>:

float adcGet(ADC_HandleTypeDef *hadc1){
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start(hadc1);
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	f000 fc7d 	bl	8001b40 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc1, 1000);
 8001246:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800124a:	6878      	ldr	r0, [r7, #4]
 800124c:	f000 fd7a 	bl	8001d44 <HAL_ADC_PollForConversion>
	adcBitVal = HAL_ADC_GetValue(hadc1);
 8001250:	6878      	ldr	r0, [r7, #4]
 8001252:	f000 fe02 	bl	8001e5a <HAL_ADC_GetValue>
 8001256:	4603      	mov	r3, r0
 8001258:	b29a      	uxth	r2, r3
 800125a:	4b13      	ldr	r3, [pc, #76]	; (80012a8 <adcGet+0x70>)
 800125c:	801a      	strh	r2, [r3, #0]
	adcVolts = (float)adcBitVal/4095 * 3.3;
 800125e:	4b12      	ldr	r3, [pc, #72]	; (80012a8 <adcGet+0x70>)
 8001260:	881b      	ldrh	r3, [r3, #0]
 8001262:	ee07 3a90 	vmov	s15, r3
 8001266:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800126a:	eddf 6a10 	vldr	s13, [pc, #64]	; 80012ac <adcGet+0x74>
 800126e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001272:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001276:	ed9f 6b0a 	vldr	d6, [pc, #40]	; 80012a0 <adcGet+0x68>
 800127a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800127e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001282:	4b0b      	ldr	r3, [pc, #44]	; (80012b0 <adcGet+0x78>)
 8001284:	edc3 7a00 	vstr	s15, [r3]
	HAL_ADC_Stop(hadc1);
 8001288:	6878      	ldr	r0, [r7, #4]
 800128a:	f000 fd27 	bl	8001cdc <HAL_ADC_Stop>
	return adcVolts;
 800128e:	4b08      	ldr	r3, [pc, #32]	; (80012b0 <adcGet+0x78>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	ee07 3a90 	vmov	s15, r3
}
 8001296:	eeb0 0a67 	vmov.f32	s0, s15
 800129a:	3708      	adds	r7, #8
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	66666666 	.word	0x66666666
 80012a4:	400a6666 	.word	0x400a6666
 80012a8:	2000087c 	.word	0x2000087c
 80012ac:	457ff000 	.word	0x457ff000
 80012b0:	20000880 	.word	0x20000880

080012b4 <printMsg>:
//	//adcVolts =roundf(arr[2] *100.0)/100;
//	adcVolts = arr[2];
//	return adcVolts;
//}

void printMsg(char* str, UART_HandleTypeDef *huart2){
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	6039      	str	r1, [r7, #0]
	// sprintf(msg, "Volts: %.2f V\r\n", volts);
	// HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
	HAL_UART_Transmit(huart2, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 80012be:	6878      	ldr	r0, [r7, #4]
 80012c0:	f7ff f80e 	bl	80002e0 <strlen>
 80012c4:	4603      	mov	r3, r0
 80012c6:	b29a      	uxth	r2, r3
 80012c8:	f04f 33ff 	mov.w	r3, #4294967295
 80012cc:	6879      	ldr	r1, [r7, #4]
 80012ce:	6838      	ldr	r0, [r7, #0]
 80012d0:	f003 fab4 	bl	800483c <HAL_UART_Transmit>
	return;
 80012d4:	bf00      	nop
}
 80012d6:	3708      	adds	r7, #8
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}

080012dc <solenoidOpen>:
    // Now you can use buffer as a string
    //HAL_UART_Transmit(huart, buffer, strlen((char *)buffer), HAL_MAX_DELAY);

}

void solenoidOpen(GPIO_TypeDef * solenoidGroup, uint16_t solenoidPin){
 80012dc:	b480      	push	{r7}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
 80012e4:	460b      	mov	r3, r1
 80012e6:	807b      	strh	r3, [r7, #2]

//	HAL_GPIO_WritePin(solenoidGroup, solenoidPin, 1);	// 3.3 V
	return;
 80012e8:	bf00      	nop
}
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr

080012f4 <solenoidClose>:
void solenoidClose(GPIO_TypeDef * solenoidGroup, uint16_t solenoidPin){
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	460b      	mov	r3, r1
 80012fe:	807b      	strh	r3, [r7, #2]

//	HAL_GPIO_WritePin(solenoidGroup, solenoidPin, 0);	// gnd
	return;
 8001300:	bf00      	nop
}
 8001302:	370c      	adds	r7, #12
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr

0800130c <stepperOpen>:
// Public Functions		------------------------------------------------//

void stepperClose(){
}

void stepperOpen(){
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
}
 8001310:	bf00      	nop
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr
	...

0800131c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001322:	4b11      	ldr	r3, [pc, #68]	; (8001368 <HAL_MspInit+0x4c>)
 8001324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001326:	4a10      	ldr	r2, [pc, #64]	; (8001368 <HAL_MspInit+0x4c>)
 8001328:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800132c:	6413      	str	r3, [r2, #64]	; 0x40
 800132e:	4b0e      	ldr	r3, [pc, #56]	; (8001368 <HAL_MspInit+0x4c>)
 8001330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001332:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001336:	607b      	str	r3, [r7, #4]
 8001338:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800133a:	4b0b      	ldr	r3, [pc, #44]	; (8001368 <HAL_MspInit+0x4c>)
 800133c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800133e:	4a0a      	ldr	r2, [pc, #40]	; (8001368 <HAL_MspInit+0x4c>)
 8001340:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001344:	6453      	str	r3, [r2, #68]	; 0x44
 8001346:	4b08      	ldr	r3, [pc, #32]	; (8001368 <HAL_MspInit+0x4c>)
 8001348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800134a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800134e:	603b      	str	r3, [r7, #0]
 8001350:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001352:	2200      	movs	r2, #0
 8001354:	210f      	movs	r1, #15
 8001356:	f06f 0001 	mvn.w	r0, #1
 800135a:	f001 f893 	bl	8002484 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800135e:	bf00      	nop
 8001360:	3708      	adds	r7, #8
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	40023800 	.word	0x40023800

0800136c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b08a      	sub	sp, #40	; 0x28
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001374:	f107 0314 	add.w	r3, r7, #20
 8001378:	2200      	movs	r2, #0
 800137a:	601a      	str	r2, [r3, #0]
 800137c:	605a      	str	r2, [r3, #4]
 800137e:	609a      	str	r2, [r3, #8]
 8001380:	60da      	str	r2, [r3, #12]
 8001382:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a21      	ldr	r2, [pc, #132]	; (8001410 <HAL_ADC_MspInit+0xa4>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d13b      	bne.n	8001406 <HAL_ADC_MspInit+0x9a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800138e:	4b21      	ldr	r3, [pc, #132]	; (8001414 <HAL_ADC_MspInit+0xa8>)
 8001390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001392:	4a20      	ldr	r2, [pc, #128]	; (8001414 <HAL_ADC_MspInit+0xa8>)
 8001394:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001398:	6453      	str	r3, [r2, #68]	; 0x44
 800139a:	4b1e      	ldr	r3, [pc, #120]	; (8001414 <HAL_ADC_MspInit+0xa8>)
 800139c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800139e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013a2:	613b      	str	r3, [r7, #16]
 80013a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013a6:	4b1b      	ldr	r3, [pc, #108]	; (8001414 <HAL_ADC_MspInit+0xa8>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013aa:	4a1a      	ldr	r2, [pc, #104]	; (8001414 <HAL_ADC_MspInit+0xa8>)
 80013ac:	f043 0301 	orr.w	r3, r3, #1
 80013b0:	6313      	str	r3, [r2, #48]	; 0x30
 80013b2:	4b18      	ldr	r3, [pc, #96]	; (8001414 <HAL_ADC_MspInit+0xa8>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b6:	f003 0301 	and.w	r3, r3, #1
 80013ba:	60fb      	str	r3, [r7, #12]
 80013bc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013be:	4b15      	ldr	r3, [pc, #84]	; (8001414 <HAL_ADC_MspInit+0xa8>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c2:	4a14      	ldr	r2, [pc, #80]	; (8001414 <HAL_ADC_MspInit+0xa8>)
 80013c4:	f043 0302 	orr.w	r3, r3, #2
 80013c8:	6313      	str	r3, [r2, #48]	; 0x30
 80013ca:	4b12      	ldr	r3, [pc, #72]	; (8001414 <HAL_ADC_MspInit+0xa8>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ce:	f003 0302 	and.w	r3, r3, #2
 80013d2:	60bb      	str	r3, [r7, #8]
 80013d4:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80013d6:	2360      	movs	r3, #96	; 0x60
 80013d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013da:	2303      	movs	r3, #3
 80013dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013de:	2300      	movs	r3, #0
 80013e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013e2:	f107 0314 	add.w	r3, r7, #20
 80013e6:	4619      	mov	r1, r3
 80013e8:	480b      	ldr	r0, [pc, #44]	; (8001418 <HAL_ADC_MspInit+0xac>)
 80013ea:	f001 fa5d 	bl	80028a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80013ee:	2302      	movs	r3, #2
 80013f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013f2:	2303      	movs	r3, #3
 80013f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f6:	2300      	movs	r3, #0
 80013f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013fa:	f107 0314 	add.w	r3, r7, #20
 80013fe:	4619      	mov	r1, r3
 8001400:	4806      	ldr	r0, [pc, #24]	; (800141c <HAL_ADC_MspInit+0xb0>)
 8001402:	f001 fa51 	bl	80028a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001406:	bf00      	nop
 8001408:	3728      	adds	r7, #40	; 0x28
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	40012000 	.word	0x40012000
 8001414:	40023800 	.word	0x40023800
 8001418:	40020000 	.word	0x40020000
 800141c:	40020400 	.word	0x40020400

08001420 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b08a      	sub	sp, #40	; 0x28
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001428:	f107 0314 	add.w	r3, r7, #20
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	609a      	str	r2, [r3, #8]
 8001434:	60da      	str	r2, [r3, #12]
 8001436:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a19      	ldr	r2, [pc, #100]	; (80014a4 <HAL_DAC_MspInit+0x84>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d12b      	bne.n	800149a <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001442:	4b19      	ldr	r3, [pc, #100]	; (80014a8 <HAL_DAC_MspInit+0x88>)
 8001444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001446:	4a18      	ldr	r2, [pc, #96]	; (80014a8 <HAL_DAC_MspInit+0x88>)
 8001448:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800144c:	6413      	str	r3, [r2, #64]	; 0x40
 800144e:	4b16      	ldr	r3, [pc, #88]	; (80014a8 <HAL_DAC_MspInit+0x88>)
 8001450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001452:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001456:	613b      	str	r3, [r7, #16]
 8001458:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800145a:	4b13      	ldr	r3, [pc, #76]	; (80014a8 <HAL_DAC_MspInit+0x88>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145e:	4a12      	ldr	r2, [pc, #72]	; (80014a8 <HAL_DAC_MspInit+0x88>)
 8001460:	f043 0301 	orr.w	r3, r3, #1
 8001464:	6313      	str	r3, [r2, #48]	; 0x30
 8001466:	4b10      	ldr	r3, [pc, #64]	; (80014a8 <HAL_DAC_MspInit+0x88>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146a:	f003 0301 	and.w	r3, r3, #1
 800146e:	60fb      	str	r3, [r7, #12]
 8001470:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001472:	2310      	movs	r3, #16
 8001474:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001476:	2303      	movs	r3, #3
 8001478:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147a:	2300      	movs	r3, #0
 800147c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800147e:	f107 0314 	add.w	r3, r7, #20
 8001482:	4619      	mov	r1, r3
 8001484:	4809      	ldr	r0, [pc, #36]	; (80014ac <HAL_DAC_MspInit+0x8c>)
 8001486:	f001 fa0f 	bl	80028a8 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 800148a:	2200      	movs	r2, #0
 800148c:	210f      	movs	r1, #15
 800148e:	2036      	movs	r0, #54	; 0x36
 8001490:	f000 fff8 	bl	8002484 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001494:	2036      	movs	r0, #54	; 0x36
 8001496:	f001 f811 	bl	80024bc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 800149a:	bf00      	nop
 800149c:	3728      	adds	r7, #40	; 0x28
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	40007400 	.word	0x40007400
 80014a8:	40023800 	.word	0x40023800
 80014ac:	40020000 	.word	0x40020000

080014b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b0ae      	sub	sp, #184	; 0xb8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	605a      	str	r2, [r3, #4]
 80014c2:	609a      	str	r2, [r3, #8]
 80014c4:	60da      	str	r2, [r3, #12]
 80014c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014c8:	f107 0314 	add.w	r3, r7, #20
 80014cc:	2290      	movs	r2, #144	; 0x90
 80014ce:	2100      	movs	r1, #0
 80014d0:	4618      	mov	r0, r3
 80014d2:	f008 fa94 	bl	80099fe <memset>
  if(huart->Instance==USART3)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4a26      	ldr	r2, [pc, #152]	; (8001574 <HAL_UART_MspInit+0xc4>)
 80014dc:	4293      	cmp	r3, r2
 80014de:	d144      	bne.n	800156a <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80014e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014e4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80014e6:	2300      	movs	r3, #0
 80014e8:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014ea:	f107 0314 	add.w	r3, r7, #20
 80014ee:	4618      	mov	r0, r3
 80014f0:	f002 fa4e 	bl	8003990 <HAL_RCCEx_PeriphCLKConfig>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80014fa:	f7ff fe61 	bl	80011c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80014fe:	4b1e      	ldr	r3, [pc, #120]	; (8001578 <HAL_UART_MspInit+0xc8>)
 8001500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001502:	4a1d      	ldr	r2, [pc, #116]	; (8001578 <HAL_UART_MspInit+0xc8>)
 8001504:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001508:	6413      	str	r3, [r2, #64]	; 0x40
 800150a:	4b1b      	ldr	r3, [pc, #108]	; (8001578 <HAL_UART_MspInit+0xc8>)
 800150c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001512:	613b      	str	r3, [r7, #16]
 8001514:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001516:	4b18      	ldr	r3, [pc, #96]	; (8001578 <HAL_UART_MspInit+0xc8>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151a:	4a17      	ldr	r2, [pc, #92]	; (8001578 <HAL_UART_MspInit+0xc8>)
 800151c:	f043 0308 	orr.w	r3, r3, #8
 8001520:	6313      	str	r3, [r2, #48]	; 0x30
 8001522:	4b15      	ldr	r3, [pc, #84]	; (8001578 <HAL_UART_MspInit+0xc8>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001526:	f003 0308 	and.w	r3, r3, #8
 800152a:	60fb      	str	r3, [r7, #12]
 800152c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800152e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001532:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001536:	2302      	movs	r3, #2
 8001538:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153c:	2300      	movs	r3, #0
 800153e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001542:	2303      	movs	r3, #3
 8001544:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001548:	2307      	movs	r3, #7
 800154a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800154e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001552:	4619      	mov	r1, r3
 8001554:	4809      	ldr	r0, [pc, #36]	; (800157c <HAL_UART_MspInit+0xcc>)
 8001556:	f001 f9a7 	bl	80028a8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800155a:	2200      	movs	r2, #0
 800155c:	2105      	movs	r1, #5
 800155e:	2027      	movs	r0, #39	; 0x27
 8001560:	f000 ff90 	bl	8002484 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001564:	2027      	movs	r0, #39	; 0x27
 8001566:	f000 ffa9 	bl	80024bc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800156a:	bf00      	nop
 800156c:	37b8      	adds	r7, #184	; 0xb8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	40004800 	.word	0x40004800
 8001578:	40023800 	.word	0x40023800
 800157c:	40020c00 	.word	0x40020c00

08001580 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b0ae      	sub	sp, #184	; 0xb8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001588:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]
 8001594:	60da      	str	r2, [r3, #12]
 8001596:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001598:	f107 0314 	add.w	r3, r7, #20
 800159c:	2290      	movs	r2, #144	; 0x90
 800159e:	2100      	movs	r1, #0
 80015a0:	4618      	mov	r0, r3
 80015a2:	f008 fa2c 	bl	80099fe <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80015ae:	d159      	bne.n	8001664 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80015b0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80015b4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80015b6:	2300      	movs	r3, #0
 80015b8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015bc:	f107 0314 	add.w	r3, r7, #20
 80015c0:	4618      	mov	r0, r3
 80015c2:	f002 f9e5 	bl	8003990 <HAL_RCCEx_PeriphCLKConfig>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80015cc:	f7ff fdf8 	bl	80011c0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015d0:	4b26      	ldr	r3, [pc, #152]	; (800166c <HAL_PCD_MspInit+0xec>)
 80015d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d4:	4a25      	ldr	r2, [pc, #148]	; (800166c <HAL_PCD_MspInit+0xec>)
 80015d6:	f043 0301 	orr.w	r3, r3, #1
 80015da:	6313      	str	r3, [r2, #48]	; 0x30
 80015dc:	4b23      	ldr	r3, [pc, #140]	; (800166c <HAL_PCD_MspInit+0xec>)
 80015de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e0:	f003 0301 	and.w	r3, r3, #1
 80015e4:	613b      	str	r3, [r7, #16]
 80015e6:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80015e8:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80015ec:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f0:	2302      	movs	r3, #2
 80015f2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f6:	2300      	movs	r3, #0
 80015f8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015fc:	2303      	movs	r3, #3
 80015fe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001602:	230a      	movs	r3, #10
 8001604:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001608:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800160c:	4619      	mov	r1, r3
 800160e:	4818      	ldr	r0, [pc, #96]	; (8001670 <HAL_PCD_MspInit+0xf0>)
 8001610:	f001 f94a 	bl	80028a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001614:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001618:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800161c:	2300      	movs	r3, #0
 800161e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001622:	2300      	movs	r3, #0
 8001624:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001628:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800162c:	4619      	mov	r1, r3
 800162e:	4810      	ldr	r0, [pc, #64]	; (8001670 <HAL_PCD_MspInit+0xf0>)
 8001630:	f001 f93a 	bl	80028a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001634:	4b0d      	ldr	r3, [pc, #52]	; (800166c <HAL_PCD_MspInit+0xec>)
 8001636:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001638:	4a0c      	ldr	r2, [pc, #48]	; (800166c <HAL_PCD_MspInit+0xec>)
 800163a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800163e:	6353      	str	r3, [r2, #52]	; 0x34
 8001640:	4b0a      	ldr	r3, [pc, #40]	; (800166c <HAL_PCD_MspInit+0xec>)
 8001642:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001644:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001648:	60fb      	str	r3, [r7, #12]
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	4b07      	ldr	r3, [pc, #28]	; (800166c <HAL_PCD_MspInit+0xec>)
 800164e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001650:	4a06      	ldr	r2, [pc, #24]	; (800166c <HAL_PCD_MspInit+0xec>)
 8001652:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001656:	6453      	str	r3, [r2, #68]	; 0x44
 8001658:	4b04      	ldr	r3, [pc, #16]	; (800166c <HAL_PCD_MspInit+0xec>)
 800165a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800165c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001660:	60bb      	str	r3, [r7, #8]
 8001662:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001664:	bf00      	nop
 8001666:	37b8      	adds	r7, #184	; 0xb8
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	40023800 	.word	0x40023800
 8001670:	40020000 	.word	0x40020000

08001674 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b08e      	sub	sp, #56	; 0x38
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800167c:	2300      	movs	r3, #0
 800167e:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001680:	2300      	movs	r3, #0
 8001682:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001684:	4b33      	ldr	r3, [pc, #204]	; (8001754 <HAL_InitTick+0xe0>)
 8001686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001688:	4a32      	ldr	r2, [pc, #200]	; (8001754 <HAL_InitTick+0xe0>)
 800168a:	f043 0310 	orr.w	r3, r3, #16
 800168e:	6413      	str	r3, [r2, #64]	; 0x40
 8001690:	4b30      	ldr	r3, [pc, #192]	; (8001754 <HAL_InitTick+0xe0>)
 8001692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001694:	f003 0310 	and.w	r3, r3, #16
 8001698:	60fb      	str	r3, [r7, #12]
 800169a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800169c:	f107 0210 	add.w	r2, r7, #16
 80016a0:	f107 0314 	add.w	r3, r7, #20
 80016a4:	4611      	mov	r1, r2
 80016a6:	4618      	mov	r0, r3
 80016a8:	f002 f940 	bl	800392c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80016ac:	6a3b      	ldr	r3, [r7, #32]
 80016ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80016b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d103      	bne.n	80016be <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80016b6:	f002 f911 	bl	80038dc <HAL_RCC_GetPCLK1Freq>
 80016ba:	6378      	str	r0, [r7, #52]	; 0x34
 80016bc:	e004      	b.n	80016c8 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80016be:	f002 f90d 	bl	80038dc <HAL_RCC_GetPCLK1Freq>
 80016c2:	4603      	mov	r3, r0
 80016c4:	005b      	lsls	r3, r3, #1
 80016c6:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80016c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016ca:	4a23      	ldr	r2, [pc, #140]	; (8001758 <HAL_InitTick+0xe4>)
 80016cc:	fba2 2303 	umull	r2, r3, r2, r3
 80016d0:	0c9b      	lsrs	r3, r3, #18
 80016d2:	3b01      	subs	r3, #1
 80016d4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80016d6:	4b21      	ldr	r3, [pc, #132]	; (800175c <HAL_InitTick+0xe8>)
 80016d8:	4a21      	ldr	r2, [pc, #132]	; (8001760 <HAL_InitTick+0xec>)
 80016da:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80016dc:	4b1f      	ldr	r3, [pc, #124]	; (800175c <HAL_InitTick+0xe8>)
 80016de:	f240 32e7 	movw	r2, #999	; 0x3e7
 80016e2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80016e4:	4a1d      	ldr	r2, [pc, #116]	; (800175c <HAL_InitTick+0xe8>)
 80016e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016e8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80016ea:	4b1c      	ldr	r3, [pc, #112]	; (800175c <HAL_InitTick+0xe8>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016f0:	4b1a      	ldr	r3, [pc, #104]	; (800175c <HAL_InitTick+0xe8>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016f6:	4b19      	ldr	r3, [pc, #100]	; (800175c <HAL_InitTick+0xe8>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80016fc:	4817      	ldr	r0, [pc, #92]	; (800175c <HAL_InitTick+0xe8>)
 80016fe:	f002 fd6f 	bl	80041e0 <HAL_TIM_Base_Init>
 8001702:	4603      	mov	r3, r0
 8001704:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001708:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800170c:	2b00      	cmp	r3, #0
 800170e:	d11b      	bne.n	8001748 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001710:	4812      	ldr	r0, [pc, #72]	; (800175c <HAL_InitTick+0xe8>)
 8001712:	f002 fdc7 	bl	80042a4 <HAL_TIM_Base_Start_IT>
 8001716:	4603      	mov	r3, r0
 8001718:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 800171c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001720:	2b00      	cmp	r3, #0
 8001722:	d111      	bne.n	8001748 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001724:	2036      	movs	r0, #54	; 0x36
 8001726:	f000 fec9 	bl	80024bc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2b0f      	cmp	r3, #15
 800172e:	d808      	bhi.n	8001742 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001730:	2200      	movs	r2, #0
 8001732:	6879      	ldr	r1, [r7, #4]
 8001734:	2036      	movs	r0, #54	; 0x36
 8001736:	f000 fea5 	bl	8002484 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800173a:	4a0a      	ldr	r2, [pc, #40]	; (8001764 <HAL_InitTick+0xf0>)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6013      	str	r3, [r2, #0]
 8001740:	e002      	b.n	8001748 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001748:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800174c:	4618      	mov	r0, r3
 800174e:	3738      	adds	r7, #56	; 0x38
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	40023800 	.word	0x40023800
 8001758:	431bde83 	.word	0x431bde83
 800175c:	20000884 	.word	0x20000884
 8001760:	40001000 	.word	0x40001000
 8001764:	20000018 	.word	0x20000018

08001768 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800176c:	e7fe      	b.n	800176c <NMI_Handler+0x4>

0800176e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800176e:	b480      	push	{r7}
 8001770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001772:	e7fe      	b.n	8001772 <HardFault_Handler+0x4>

08001774 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001778:	e7fe      	b.n	8001778 <MemManage_Handler+0x4>

0800177a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800177a:	b480      	push	{r7}
 800177c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800177e:	e7fe      	b.n	800177e <BusFault_Handler+0x4>

08001780 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001784:	e7fe      	b.n	8001784 <UsageFault_Handler+0x4>

08001786 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001786:	b480      	push	{r7}
 8001788:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800178a:	bf00      	nop
 800178c:	46bd      	mov	sp, r7
 800178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001792:	4770      	bx	lr

08001794 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001798:	4802      	ldr	r0, [pc, #8]	; (80017a4 <USART3_IRQHandler+0x10>)
 800179a:	f003 f997 	bl	8004acc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800179e:	bf00      	nop
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	20000264 	.word	0x20000264

080017a8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac.State != HAL_DAC_STATE_RESET) {
 80017ac:	4b06      	ldr	r3, [pc, #24]	; (80017c8 <TIM6_DAC_IRQHandler+0x20>)
 80017ae:	791b      	ldrb	r3, [r3, #4]
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d002      	beq.n	80017bc <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac);
 80017b6:	4804      	ldr	r0, [pc, #16]	; (80017c8 <TIM6_DAC_IRQHandler+0x20>)
 80017b8:	f000 ff02 	bl	80025c0 <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 80017bc:	4803      	ldr	r0, [pc, #12]	; (80017cc <TIM6_DAC_IRQHandler+0x24>)
 80017be:	f002 fde9 	bl	8004394 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80017c2:	bf00      	nop
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	20000250 	.word	0x20000250
 80017cc:	20000884 	.word	0x20000884

080017d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  return 1;
 80017d4:	2301      	movs	r3, #1
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr

080017e0 <_kill>:

int _kill(int pid, int sig)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
 80017e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017ea:	f008 f9b1 	bl	8009b50 <__errno>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2216      	movs	r2, #22
 80017f2:	601a      	str	r2, [r3, #0]
  return -1;
 80017f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017f8:	4618      	mov	r0, r3
 80017fa:	3708      	adds	r7, #8
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}

08001800 <_exit>:

void _exit (int status)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001808:	f04f 31ff 	mov.w	r1, #4294967295
 800180c:	6878      	ldr	r0, [r7, #4]
 800180e:	f7ff ffe7 	bl	80017e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001812:	e7fe      	b.n	8001812 <_exit+0x12>

08001814 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b086      	sub	sp, #24
 8001818:	af00      	add	r7, sp, #0
 800181a:	60f8      	str	r0, [r7, #12]
 800181c:	60b9      	str	r1, [r7, #8]
 800181e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001820:	2300      	movs	r3, #0
 8001822:	617b      	str	r3, [r7, #20]
 8001824:	e00a      	b.n	800183c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001826:	f3af 8000 	nop.w
 800182a:	4601      	mov	r1, r0
 800182c:	68bb      	ldr	r3, [r7, #8]
 800182e:	1c5a      	adds	r2, r3, #1
 8001830:	60ba      	str	r2, [r7, #8]
 8001832:	b2ca      	uxtb	r2, r1
 8001834:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	3301      	adds	r3, #1
 800183a:	617b      	str	r3, [r7, #20]
 800183c:	697a      	ldr	r2, [r7, #20]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	429a      	cmp	r2, r3
 8001842:	dbf0      	blt.n	8001826 <_read+0x12>
  }

  return len;
 8001844:	687b      	ldr	r3, [r7, #4]
}
 8001846:	4618      	mov	r0, r3
 8001848:	3718      	adds	r7, #24
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}

0800184e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800184e:	b580      	push	{r7, lr}
 8001850:	b086      	sub	sp, #24
 8001852:	af00      	add	r7, sp, #0
 8001854:	60f8      	str	r0, [r7, #12]
 8001856:	60b9      	str	r1, [r7, #8]
 8001858:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800185a:	2300      	movs	r3, #0
 800185c:	617b      	str	r3, [r7, #20]
 800185e:	e009      	b.n	8001874 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	1c5a      	adds	r2, r3, #1
 8001864:	60ba      	str	r2, [r7, #8]
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	4618      	mov	r0, r3
 800186a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	3301      	adds	r3, #1
 8001872:	617b      	str	r3, [r7, #20]
 8001874:	697a      	ldr	r2, [r7, #20]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	429a      	cmp	r2, r3
 800187a:	dbf1      	blt.n	8001860 <_write+0x12>
  }
  return len;
 800187c:	687b      	ldr	r3, [r7, #4]
}
 800187e:	4618      	mov	r0, r3
 8001880:	3718      	adds	r7, #24
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}

08001886 <_close>:

int _close(int file)
{
 8001886:	b480      	push	{r7}
 8001888:	b083      	sub	sp, #12
 800188a:	af00      	add	r7, sp, #0
 800188c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800188e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001892:	4618      	mov	r0, r3
 8001894:	370c      	adds	r7, #12
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr

0800189e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800189e:	b480      	push	{r7}
 80018a0:	b083      	sub	sp, #12
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	6078      	str	r0, [r7, #4]
 80018a6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018ae:	605a      	str	r2, [r3, #4]
  return 0;
 80018b0:	2300      	movs	r3, #0
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	370c      	adds	r7, #12
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr

080018be <_isatty>:

int _isatty(int file)
{
 80018be:	b480      	push	{r7}
 80018c0:	b083      	sub	sp, #12
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018c6:	2301      	movs	r3, #1
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	370c      	adds	r7, #12
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr

080018d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b085      	sub	sp, #20
 80018d8:	af00      	add	r7, sp, #0
 80018da:	60f8      	str	r0, [r7, #12]
 80018dc:	60b9      	str	r1, [r7, #8]
 80018de:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018e0:	2300      	movs	r3, #0
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3714      	adds	r7, #20
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
	...

080018f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b086      	sub	sp, #24
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018f8:	4a14      	ldr	r2, [pc, #80]	; (800194c <_sbrk+0x5c>)
 80018fa:	4b15      	ldr	r3, [pc, #84]	; (8001950 <_sbrk+0x60>)
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001904:	4b13      	ldr	r3, [pc, #76]	; (8001954 <_sbrk+0x64>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d102      	bne.n	8001912 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800190c:	4b11      	ldr	r3, [pc, #68]	; (8001954 <_sbrk+0x64>)
 800190e:	4a12      	ldr	r2, [pc, #72]	; (8001958 <_sbrk+0x68>)
 8001910:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001912:	4b10      	ldr	r3, [pc, #64]	; (8001954 <_sbrk+0x64>)
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	4413      	add	r3, r2
 800191a:	693a      	ldr	r2, [r7, #16]
 800191c:	429a      	cmp	r2, r3
 800191e:	d207      	bcs.n	8001930 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001920:	f008 f916 	bl	8009b50 <__errno>
 8001924:	4603      	mov	r3, r0
 8001926:	220c      	movs	r2, #12
 8001928:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800192a:	f04f 33ff 	mov.w	r3, #4294967295
 800192e:	e009      	b.n	8001944 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001930:	4b08      	ldr	r3, [pc, #32]	; (8001954 <_sbrk+0x64>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001936:	4b07      	ldr	r3, [pc, #28]	; (8001954 <_sbrk+0x64>)
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4413      	add	r3, r2
 800193e:	4a05      	ldr	r2, [pc, #20]	; (8001954 <_sbrk+0x64>)
 8001940:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001942:	68fb      	ldr	r3, [r7, #12]
}
 8001944:	4618      	mov	r0, r3
 8001946:	3718      	adds	r7, #24
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	20080000 	.word	0x20080000
 8001950:	00000400 	.word	0x00000400
 8001954:	200008d0 	.word	0x200008d0
 8001958:	20005408 	.word	0x20005408

0800195c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001960:	4b06      	ldr	r3, [pc, #24]	; (800197c <SystemInit+0x20>)
 8001962:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001966:	4a05      	ldr	r2, [pc, #20]	; (800197c <SystemInit+0x20>)
 8001968:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800196c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001970:	bf00      	nop
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	e000ed00 	.word	0xe000ed00

08001980 <vacuumGaugeADC>:
// Static Functions Declaration	----------------------------------------//



// Public Functions		------------------------------------------------//
void vacuumGaugeADC(ADC_HandleTypeDef* hadc){
 8001980:	b580      	push	{r7, lr}
 8001982:	b086      	sub	sp, #24
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8001988:	f107 0308 	add.w	r3, r7, #8
 800198c:	2200      	movs	r2, #0
 800198e:	601a      	str	r2, [r3, #0]
 8001990:	605a      	str	r2, [r3, #4]
 8001992:	609a      	str	r2, [r3, #8]
 8001994:	60da      	str	r2, [r3, #12]

	sConfig.Channel = ADC_CHANNEL_6;
 8001996:	2306      	movs	r3, #6
 8001998:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 800199a:	2301      	movs	r3, #1
 800199c:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800199e:	2301      	movs	r3, #1
 80019a0:	613b      	str	r3, [r7, #16]

	if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 80019a2:	f107 0308 	add.w	r3, r7, #8
 80019a6:	4619      	mov	r1, r3
 80019a8:	6878      	ldr	r0, [r7, #4]
 80019aa:	f000 fa63 	bl	8001e74 <HAL_ADC_ConfigChannel>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d002      	beq.n	80019ba <vacuumGaugeADC+0x3a>
	{
	  Error_Handler();
 80019b4:	f7ff fc04 	bl	80011c0 <Error_Handler>
	}
	return;
 80019b8:	bf00      	nop
 80019ba:	bf00      	nop
}
 80019bc:	3718      	adds	r7, #24
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
	...

080019c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80019c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019fc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80019c8:	480d      	ldr	r0, [pc, #52]	; (8001a00 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80019ca:	490e      	ldr	r1, [pc, #56]	; (8001a04 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80019cc:	4a0e      	ldr	r2, [pc, #56]	; (8001a08 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80019ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019d0:	e002      	b.n	80019d8 <LoopCopyDataInit>

080019d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019d6:	3304      	adds	r3, #4

080019d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019dc:	d3f9      	bcc.n	80019d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019de:	4a0b      	ldr	r2, [pc, #44]	; (8001a0c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80019e0:	4c0b      	ldr	r4, [pc, #44]	; (8001a10 <LoopFillZerobss+0x26>)
  movs r3, #0
 80019e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019e4:	e001      	b.n	80019ea <LoopFillZerobss>

080019e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019e8:	3204      	adds	r2, #4

080019ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019ec:	d3fb      	bcc.n	80019e6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80019ee:	f7ff ffb5 	bl	800195c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80019f2:	f008 f8b3 	bl	8009b5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019f6:	f7fe fe59 	bl	80006ac <main>
  bx  lr    
 80019fa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80019fc:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001a00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a04:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8001a08:	0800c1cc 	.word	0x0800c1cc
  ldr r2, =_sbss
 8001a0c:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8001a10:	20005404 	.word	0x20005404

08001a14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a14:	e7fe      	b.n	8001a14 <ADC_IRQHandler>

08001a16 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a16:	b580      	push	{r7, lr}
 8001a18:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a1a:	2003      	movs	r0, #3
 8001a1c:	f000 fd27 	bl	800246e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a20:	200f      	movs	r0, #15
 8001a22:	f7ff fe27 	bl	8001674 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a26:	f7ff fc79 	bl	800131c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a2a:	2300      	movs	r3, #0
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	bd80      	pop	{r7, pc}

08001a30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a34:	4b06      	ldr	r3, [pc, #24]	; (8001a50 <HAL_IncTick+0x20>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	461a      	mov	r2, r3
 8001a3a:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <HAL_IncTick+0x24>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4413      	add	r3, r2
 8001a40:	4a04      	ldr	r2, [pc, #16]	; (8001a54 <HAL_IncTick+0x24>)
 8001a42:	6013      	str	r3, [r2, #0]
}
 8001a44:	bf00      	nop
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	2000001c 	.word	0x2000001c
 8001a54:	200008d4 	.word	0x200008d4

08001a58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a5c:	4b03      	ldr	r3, [pc, #12]	; (8001a6c <HAL_GetTick+0x14>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	200008d4 	.word	0x200008d4

08001a70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b084      	sub	sp, #16
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a78:	f7ff ffee 	bl	8001a58 <HAL_GetTick>
 8001a7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a88:	d005      	beq.n	8001a96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a8a:	4b0a      	ldr	r3, [pc, #40]	; (8001ab4 <HAL_Delay+0x44>)
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	461a      	mov	r2, r3
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	4413      	add	r3, r2
 8001a94:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a96:	bf00      	nop
 8001a98:	f7ff ffde 	bl	8001a58 <HAL_GetTick>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	68fa      	ldr	r2, [r7, #12]
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	d8f7      	bhi.n	8001a98 <HAL_Delay+0x28>
  {
  }
}
 8001aa8:	bf00      	nop
 8001aaa:	bf00      	nop
 8001aac:	3710      	adds	r7, #16
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	2000001c 	.word	0x2000001c

08001ab8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d101      	bne.n	8001ace <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e031      	b.n	8001b32 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d109      	bne.n	8001aea <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	f7ff fc48 	bl	800136c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2200      	movs	r2, #0
 8001ae0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aee:	f003 0310 	and.w	r3, r3, #16
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d116      	bne.n	8001b24 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001afa:	4b10      	ldr	r3, [pc, #64]	; (8001b3c <HAL_ADC_Init+0x84>)
 8001afc:	4013      	ands	r3, r2
 8001afe:	f043 0202 	orr.w	r2, r3, #2
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	f000 fb0a 	bl	8002120 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2200      	movs	r2, #0
 8001b10:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b16:	f023 0303 	bic.w	r3, r3, #3
 8001b1a:	f043 0201 	orr.w	r2, r3, #1
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	641a      	str	r2, [r3, #64]	; 0x40
 8001b22:	e001      	b.n	8001b28 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001b24:	2301      	movs	r3, #1
 8001b26:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001b30:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3710      	adds	r7, #16
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	ffffeefd 	.word	0xffffeefd

08001b40 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b085      	sub	sp, #20
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d101      	bne.n	8001b5a <HAL_ADC_Start+0x1a>
 8001b56:	2302      	movs	r3, #2
 8001b58:	e0ad      	b.n	8001cb6 <HAL_ADC_Start+0x176>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	f003 0301 	and.w	r3, r3, #1
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d018      	beq.n	8001ba2 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	689a      	ldr	r2, [r3, #8]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f042 0201 	orr.w	r2, r2, #1
 8001b7e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001b80:	4b50      	ldr	r3, [pc, #320]	; (8001cc4 <HAL_ADC_Start+0x184>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a50      	ldr	r2, [pc, #320]	; (8001cc8 <HAL_ADC_Start+0x188>)
 8001b86:	fba2 2303 	umull	r2, r3, r2, r3
 8001b8a:	0c9a      	lsrs	r2, r3, #18
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	005b      	lsls	r3, r3, #1
 8001b90:	4413      	add	r3, r2
 8001b92:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001b94:	e002      	b.n	8001b9c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	3b01      	subs	r3, #1
 8001b9a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d1f9      	bne.n	8001b96 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	f003 0301 	and.w	r3, r3, #1
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	d175      	bne.n	8001c9c <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001bb4:	4b45      	ldr	r3, [pc, #276]	; (8001ccc <HAL_ADC_Start+0x18c>)
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d007      	beq.n	8001bde <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001bd6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001be6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001bea:	d106      	bne.n	8001bfa <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bf0:	f023 0206 	bic.w	r2, r3, #6
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	645a      	str	r2, [r3, #68]	; 0x44
 8001bf8:	e002      	b.n	8001c00 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2200      	movs	r2, #0
 8001c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001c10:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001c12:	4b2f      	ldr	r3, [pc, #188]	; (8001cd0 <HAL_ADC_Start+0x190>)
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	f003 031f 	and.w	r3, r3, #31
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d10f      	bne.n	8001c3e <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d143      	bne.n	8001cb4 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	689a      	ldr	r2, [r3, #8]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001c3a:	609a      	str	r2, [r3, #8]
 8001c3c:	e03a      	b.n	8001cb4 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a24      	ldr	r2, [pc, #144]	; (8001cd4 <HAL_ADC_Start+0x194>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d10e      	bne.n	8001c66 <HAL_ADC_Start+0x126>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	689b      	ldr	r3, [r3, #8]
 8001c4e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d107      	bne.n	8001c66 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	689a      	ldr	r2, [r3, #8]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001c64:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8001c66:	4b1a      	ldr	r3, [pc, #104]	; (8001cd0 <HAL_ADC_Start+0x190>)
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	f003 0310 	and.w	r3, r3, #16
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d120      	bne.n	8001cb4 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a18      	ldr	r2, [pc, #96]	; (8001cd8 <HAL_ADC_Start+0x198>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d11b      	bne.n	8001cb4 <HAL_ADC_Start+0x174>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d114      	bne.n	8001cb4 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	689a      	ldr	r2, [r3, #8]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001c98:	609a      	str	r2, [r3, #8]
 8001c9a:	e00b      	b.n	8001cb4 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca0:	f043 0210 	orr.w	r2, r3, #16
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cac:	f043 0201 	orr.w	r2, r3, #1
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001cb4:	2300      	movs	r3, #0
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3714      	adds	r7, #20
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	20000014 	.word	0x20000014
 8001cc8:	431bde83 	.word	0x431bde83
 8001ccc:	fffff8fe 	.word	0xfffff8fe
 8001cd0:	40012300 	.word	0x40012300
 8001cd4:	40012000 	.word	0x40012000
 8001cd8:	40012200 	.word	0x40012200

08001cdc <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d101      	bne.n	8001cf2 <HAL_ADC_Stop+0x16>
 8001cee:	2302      	movs	r3, #2
 8001cf0:	e01f      	b.n	8001d32 <HAL_ADC_Stop+0x56>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	689a      	ldr	r2, [r3, #8]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f022 0201 	bic.w	r2, r2, #1
 8001d08:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	f003 0301 	and.w	r3, r3, #1
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d107      	bne.n	8001d28 <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d1c:	4b08      	ldr	r3, [pc, #32]	; (8001d40 <HAL_ADC_Stop+0x64>)
 8001d1e:	4013      	ands	r3, r2
 8001d20:	f043 0201 	orr.w	r2, r3, #1
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001d30:	2300      	movs	r3, #0
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	ffffeefe 	.word	0xffffeefe

08001d44 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b084      	sub	sp, #16
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d60:	d113      	bne.n	8001d8a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001d6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d70:	d10b      	bne.n	8001d8a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d76:	f043 0220 	orr.w	r2, r3, #32
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2200      	movs	r2, #0
 8001d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e063      	b.n	8001e52 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001d8a:	f7ff fe65 	bl	8001a58 <HAL_GetTick>
 8001d8e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001d90:	e021      	b.n	8001dd6 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d98:	d01d      	beq.n	8001dd6 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d007      	beq.n	8001db0 <HAL_ADC_PollForConversion+0x6c>
 8001da0:	f7ff fe5a 	bl	8001a58 <HAL_GetTick>
 8001da4:	4602      	mov	r2, r0
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	1ad3      	subs	r3, r2, r3
 8001daa:	683a      	ldr	r2, [r7, #0]
 8001dac:	429a      	cmp	r2, r3
 8001dae:	d212      	bcs.n	8001dd6 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 0302 	and.w	r3, r3, #2
 8001dba:	2b02      	cmp	r3, #2
 8001dbc:	d00b      	beq.n	8001dd6 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc2:	f043 0204 	orr.w	r2, r3, #4
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2200      	movs	r2, #0
 8001dce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8001dd2:	2303      	movs	r3, #3
 8001dd4:	e03d      	b.n	8001e52 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f003 0302 	and.w	r3, r3, #2
 8001de0:	2b02      	cmp	r3, #2
 8001de2:	d1d6      	bne.n	8001d92 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f06f 0212 	mvn.w	r2, #18
 8001dec:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d123      	bne.n	8001e50 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d11f      	bne.n	8001e50 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e16:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d006      	beq.n	8001e2c <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d111      	bne.n	8001e50 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e30:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d105      	bne.n	8001e50 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e48:	f043 0201 	orr.w	r2, r3, #1
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001e50:	2300      	movs	r3, #0
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3710      	adds	r7, #16
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}

08001e5a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001e5a:	b480      	push	{r7}
 8001e5c:	b083      	sub	sp, #12
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	370c      	adds	r7, #12
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b085      	sub	sp, #20
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
 8001e7c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d101      	bne.n	8001e90 <HAL_ADC_ConfigChannel+0x1c>
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	e136      	b.n	80020fe <HAL_ADC_ConfigChannel+0x28a>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2201      	movs	r2, #1
 8001e94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	2b09      	cmp	r3, #9
 8001e9e:	d93a      	bls.n	8001f16 <HAL_ADC_ConfigChannel+0xa2>
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001ea8:	d035      	beq.n	8001f16 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	68d9      	ldr	r1, [r3, #12]
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	b29b      	uxth	r3, r3
 8001eb6:	461a      	mov	r2, r3
 8001eb8:	4613      	mov	r3, r2
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	4413      	add	r3, r2
 8001ebe:	3b1e      	subs	r3, #30
 8001ec0:	2207      	movs	r2, #7
 8001ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec6:	43da      	mvns	r2, r3
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	400a      	ands	r2, r1
 8001ece:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a8d      	ldr	r2, [pc, #564]	; (800210c <HAL_ADC_ConfigChannel+0x298>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d10a      	bne.n	8001ef0 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	68d9      	ldr	r1, [r3, #12]
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	061a      	lsls	r2, r3, #24
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	430a      	orrs	r2, r1
 8001eec:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001eee:	e035      	b.n	8001f5c <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	68d9      	ldr	r1, [r3, #12]
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	689a      	ldr	r2, [r3, #8]
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	b29b      	uxth	r3, r3
 8001f00:	4618      	mov	r0, r3
 8001f02:	4603      	mov	r3, r0
 8001f04:	005b      	lsls	r3, r3, #1
 8001f06:	4403      	add	r3, r0
 8001f08:	3b1e      	subs	r3, #30
 8001f0a:	409a      	lsls	r2, r3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	430a      	orrs	r2, r1
 8001f12:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001f14:	e022      	b.n	8001f5c <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	6919      	ldr	r1, [r3, #16]
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	b29b      	uxth	r3, r3
 8001f22:	461a      	mov	r2, r3
 8001f24:	4613      	mov	r3, r2
 8001f26:	005b      	lsls	r3, r3, #1
 8001f28:	4413      	add	r3, r2
 8001f2a:	2207      	movs	r2, #7
 8001f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f30:	43da      	mvns	r2, r3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	400a      	ands	r2, r1
 8001f38:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	6919      	ldr	r1, [r3, #16]
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	689a      	ldr	r2, [r3, #8]
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	005b      	lsls	r3, r3, #1
 8001f50:	4403      	add	r3, r0
 8001f52:	409a      	lsls	r2, r3
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	430a      	orrs	r2, r1
 8001f5a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	2b06      	cmp	r3, #6
 8001f62:	d824      	bhi.n	8001fae <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	685a      	ldr	r2, [r3, #4]
 8001f6e:	4613      	mov	r3, r2
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	4413      	add	r3, r2
 8001f74:	3b05      	subs	r3, #5
 8001f76:	221f      	movs	r2, #31
 8001f78:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7c:	43da      	mvns	r2, r3
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	400a      	ands	r2, r1
 8001f84:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	b29b      	uxth	r3, r3
 8001f92:	4618      	mov	r0, r3
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	685a      	ldr	r2, [r3, #4]
 8001f98:	4613      	mov	r3, r2
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	4413      	add	r3, r2
 8001f9e:	3b05      	subs	r3, #5
 8001fa0:	fa00 f203 	lsl.w	r2, r0, r3
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	430a      	orrs	r2, r1
 8001faa:	635a      	str	r2, [r3, #52]	; 0x34
 8001fac:	e04c      	b.n	8002048 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	2b0c      	cmp	r3, #12
 8001fb4:	d824      	bhi.n	8002000 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685a      	ldr	r2, [r3, #4]
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	009b      	lsls	r3, r3, #2
 8001fc4:	4413      	add	r3, r2
 8001fc6:	3b23      	subs	r3, #35	; 0x23
 8001fc8:	221f      	movs	r2, #31
 8001fca:	fa02 f303 	lsl.w	r3, r2, r3
 8001fce:	43da      	mvns	r2, r3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	400a      	ands	r2, r1
 8001fd6:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	b29b      	uxth	r3, r3
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	685a      	ldr	r2, [r3, #4]
 8001fea:	4613      	mov	r3, r2
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	4413      	add	r3, r2
 8001ff0:	3b23      	subs	r3, #35	; 0x23
 8001ff2:	fa00 f203 	lsl.w	r2, r0, r3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	430a      	orrs	r2, r1
 8001ffc:	631a      	str	r2, [r3, #48]	; 0x30
 8001ffe:	e023      	b.n	8002048 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	685a      	ldr	r2, [r3, #4]
 800200a:	4613      	mov	r3, r2
 800200c:	009b      	lsls	r3, r3, #2
 800200e:	4413      	add	r3, r2
 8002010:	3b41      	subs	r3, #65	; 0x41
 8002012:	221f      	movs	r2, #31
 8002014:	fa02 f303 	lsl.w	r3, r2, r3
 8002018:	43da      	mvns	r2, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	400a      	ands	r2, r1
 8002020:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	b29b      	uxth	r3, r3
 800202e:	4618      	mov	r0, r3
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	685a      	ldr	r2, [r3, #4]
 8002034:	4613      	mov	r3, r2
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	4413      	add	r3, r2
 800203a:	3b41      	subs	r3, #65	; 0x41
 800203c:	fa00 f203 	lsl.w	r2, r0, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	430a      	orrs	r2, r1
 8002046:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a30      	ldr	r2, [pc, #192]	; (8002110 <HAL_ADC_ConfigChannel+0x29c>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d10a      	bne.n	8002068 <HAL_ADC_ConfigChannel+0x1f4>
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800205a:	d105      	bne.n	8002068 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 800205c:	4b2d      	ldr	r3, [pc, #180]	; (8002114 <HAL_ADC_ConfigChannel+0x2a0>)
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	4a2c      	ldr	r2, [pc, #176]	; (8002114 <HAL_ADC_ConfigChannel+0x2a0>)
 8002062:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002066:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a28      	ldr	r2, [pc, #160]	; (8002110 <HAL_ADC_ConfigChannel+0x29c>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d10f      	bne.n	8002092 <HAL_ADC_ConfigChannel+0x21e>
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	2b12      	cmp	r3, #18
 8002078:	d10b      	bne.n	8002092 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800207a:	4b26      	ldr	r3, [pc, #152]	; (8002114 <HAL_ADC_ConfigChannel+0x2a0>)
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	4a25      	ldr	r2, [pc, #148]	; (8002114 <HAL_ADC_ConfigChannel+0x2a0>)
 8002080:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002084:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002086:	4b23      	ldr	r3, [pc, #140]	; (8002114 <HAL_ADC_ConfigChannel+0x2a0>)
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	4a22      	ldr	r2, [pc, #136]	; (8002114 <HAL_ADC_ConfigChannel+0x2a0>)
 800208c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002090:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a1e      	ldr	r2, [pc, #120]	; (8002110 <HAL_ADC_ConfigChannel+0x29c>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d12b      	bne.n	80020f4 <HAL_ADC_ConfigChannel+0x280>
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a1a      	ldr	r2, [pc, #104]	; (800210c <HAL_ADC_ConfigChannel+0x298>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d003      	beq.n	80020ae <HAL_ADC_ConfigChannel+0x23a>
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	2b11      	cmp	r3, #17
 80020ac:	d122      	bne.n	80020f4 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80020ae:	4b19      	ldr	r3, [pc, #100]	; (8002114 <HAL_ADC_ConfigChannel+0x2a0>)
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	4a18      	ldr	r2, [pc, #96]	; (8002114 <HAL_ADC_ConfigChannel+0x2a0>)
 80020b4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80020b8:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80020ba:	4b16      	ldr	r3, [pc, #88]	; (8002114 <HAL_ADC_ConfigChannel+0x2a0>)
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	4a15      	ldr	r2, [pc, #84]	; (8002114 <HAL_ADC_ConfigChannel+0x2a0>)
 80020c0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80020c4:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a10      	ldr	r2, [pc, #64]	; (800210c <HAL_ADC_ConfigChannel+0x298>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d111      	bne.n	80020f4 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80020d0:	4b11      	ldr	r3, [pc, #68]	; (8002118 <HAL_ADC_ConfigChannel+0x2a4>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a11      	ldr	r2, [pc, #68]	; (800211c <HAL_ADC_ConfigChannel+0x2a8>)
 80020d6:	fba2 2303 	umull	r2, r3, r2, r3
 80020da:	0c9a      	lsrs	r2, r3, #18
 80020dc:	4613      	mov	r3, r2
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	4413      	add	r3, r2
 80020e2:	005b      	lsls	r3, r3, #1
 80020e4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80020e6:	e002      	b.n	80020ee <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	3b01      	subs	r3, #1
 80020ec:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d1f9      	bne.n	80020e8 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2200      	movs	r2, #0
 80020f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80020fc:	2300      	movs	r3, #0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3714      	adds	r7, #20
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr
 800210a:	bf00      	nop
 800210c:	10000012 	.word	0x10000012
 8002110:	40012000 	.word	0x40012000
 8002114:	40012300 	.word	0x40012300
 8002118:	20000014 	.word	0x20000014
 800211c:	431bde83 	.word	0x431bde83

08002120 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002128:	4b78      	ldr	r3, [pc, #480]	; (800230c <ADC_Init+0x1ec>)
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	4a77      	ldr	r2, [pc, #476]	; (800230c <ADC_Init+0x1ec>)
 800212e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002132:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002134:	4b75      	ldr	r3, [pc, #468]	; (800230c <ADC_Init+0x1ec>)
 8002136:	685a      	ldr	r2, [r3, #4]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	4973      	ldr	r1, [pc, #460]	; (800230c <ADC_Init+0x1ec>)
 800213e:	4313      	orrs	r3, r2
 8002140:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	685a      	ldr	r2, [r3, #4]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002150:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	6859      	ldr	r1, [r3, #4]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	691b      	ldr	r3, [r3, #16]
 800215c:	021a      	lsls	r2, r3, #8
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	430a      	orrs	r2, r1
 8002164:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	685a      	ldr	r2, [r3, #4]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002174:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	6859      	ldr	r1, [r3, #4]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	689a      	ldr	r2, [r3, #8]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	430a      	orrs	r2, r1
 8002186:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	689a      	ldr	r2, [r3, #8]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002196:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	6899      	ldr	r1, [r3, #8]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	68da      	ldr	r2, [r3, #12]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	430a      	orrs	r2, r1
 80021a8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ae:	4a58      	ldr	r2, [pc, #352]	; (8002310 <ADC_Init+0x1f0>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d022      	beq.n	80021fa <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	689a      	ldr	r2, [r3, #8]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80021c2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	6899      	ldr	r1, [r3, #8]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	430a      	orrs	r2, r1
 80021d4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	689a      	ldr	r2, [r3, #8]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80021e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	6899      	ldr	r1, [r3, #8]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	430a      	orrs	r2, r1
 80021f6:	609a      	str	r2, [r3, #8]
 80021f8:	e00f      	b.n	800221a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	689a      	ldr	r2, [r3, #8]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002208:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	689a      	ldr	r2, [r3, #8]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002218:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	689a      	ldr	r2, [r3, #8]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f022 0202 	bic.w	r2, r2, #2
 8002228:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	6899      	ldr	r1, [r3, #8]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	699b      	ldr	r3, [r3, #24]
 8002234:	005a      	lsls	r2, r3, #1
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	430a      	orrs	r2, r1
 800223c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d01b      	beq.n	8002280 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	685a      	ldr	r2, [r3, #4]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002256:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	685a      	ldr	r2, [r3, #4]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002266:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	6859      	ldr	r1, [r3, #4]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002272:	3b01      	subs	r3, #1
 8002274:	035a      	lsls	r2, r3, #13
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	430a      	orrs	r2, r1
 800227c:	605a      	str	r2, [r3, #4]
 800227e:	e007      	b.n	8002290 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	685a      	ldr	r2, [r3, #4]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800228e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800229e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	69db      	ldr	r3, [r3, #28]
 80022aa:	3b01      	subs	r3, #1
 80022ac:	051a      	lsls	r2, r3, #20
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	430a      	orrs	r2, r1
 80022b4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	689a      	ldr	r2, [r3, #8]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80022c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	6899      	ldr	r1, [r3, #8]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80022d2:	025a      	lsls	r2, r3, #9
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	430a      	orrs	r2, r1
 80022da:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	689a      	ldr	r2, [r3, #8]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	6899      	ldr	r1, [r3, #8]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	695b      	ldr	r3, [r3, #20]
 80022f6:	029a      	lsls	r2, r3, #10
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	430a      	orrs	r2, r1
 80022fe:	609a      	str	r2, [r3, #8]
}
 8002300:	bf00      	nop
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr
 800230c:	40012300 	.word	0x40012300
 8002310:	0f000001 	.word	0x0f000001

08002314 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002314:	b480      	push	{r7}
 8002316:	b085      	sub	sp, #20
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	f003 0307 	and.w	r3, r3, #7
 8002322:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002324:	4b0b      	ldr	r3, [pc, #44]	; (8002354 <__NVIC_SetPriorityGrouping+0x40>)
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800232a:	68ba      	ldr	r2, [r7, #8]
 800232c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002330:	4013      	ands	r3, r2
 8002332:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800233c:	4b06      	ldr	r3, [pc, #24]	; (8002358 <__NVIC_SetPriorityGrouping+0x44>)
 800233e:	4313      	orrs	r3, r2
 8002340:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002342:	4a04      	ldr	r2, [pc, #16]	; (8002354 <__NVIC_SetPriorityGrouping+0x40>)
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	60d3      	str	r3, [r2, #12]
}
 8002348:	bf00      	nop
 800234a:	3714      	adds	r7, #20
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr
 8002354:	e000ed00 	.word	0xe000ed00
 8002358:	05fa0000 	.word	0x05fa0000

0800235c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002360:	4b04      	ldr	r3, [pc, #16]	; (8002374 <__NVIC_GetPriorityGrouping+0x18>)
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	0a1b      	lsrs	r3, r3, #8
 8002366:	f003 0307 	and.w	r3, r3, #7
}
 800236a:	4618      	mov	r0, r3
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr
 8002374:	e000ed00 	.word	0xe000ed00

08002378 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
 800237e:	4603      	mov	r3, r0
 8002380:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002386:	2b00      	cmp	r3, #0
 8002388:	db0b      	blt.n	80023a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800238a:	79fb      	ldrb	r3, [r7, #7]
 800238c:	f003 021f 	and.w	r2, r3, #31
 8002390:	4907      	ldr	r1, [pc, #28]	; (80023b0 <__NVIC_EnableIRQ+0x38>)
 8002392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002396:	095b      	lsrs	r3, r3, #5
 8002398:	2001      	movs	r0, #1
 800239a:	fa00 f202 	lsl.w	r2, r0, r2
 800239e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80023a2:	bf00      	nop
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	e000e100 	.word	0xe000e100

080023b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	4603      	mov	r3, r0
 80023bc:	6039      	str	r1, [r7, #0]
 80023be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	db0a      	blt.n	80023de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	b2da      	uxtb	r2, r3
 80023cc:	490c      	ldr	r1, [pc, #48]	; (8002400 <__NVIC_SetPriority+0x4c>)
 80023ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d2:	0112      	lsls	r2, r2, #4
 80023d4:	b2d2      	uxtb	r2, r2
 80023d6:	440b      	add	r3, r1
 80023d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023dc:	e00a      	b.n	80023f4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	b2da      	uxtb	r2, r3
 80023e2:	4908      	ldr	r1, [pc, #32]	; (8002404 <__NVIC_SetPriority+0x50>)
 80023e4:	79fb      	ldrb	r3, [r7, #7]
 80023e6:	f003 030f 	and.w	r3, r3, #15
 80023ea:	3b04      	subs	r3, #4
 80023ec:	0112      	lsls	r2, r2, #4
 80023ee:	b2d2      	uxtb	r2, r2
 80023f0:	440b      	add	r3, r1
 80023f2:	761a      	strb	r2, [r3, #24]
}
 80023f4:	bf00      	nop
 80023f6:	370c      	adds	r7, #12
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr
 8002400:	e000e100 	.word	0xe000e100
 8002404:	e000ed00 	.word	0xe000ed00

08002408 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002408:	b480      	push	{r7}
 800240a:	b089      	sub	sp, #36	; 0x24
 800240c:	af00      	add	r7, sp, #0
 800240e:	60f8      	str	r0, [r7, #12]
 8002410:	60b9      	str	r1, [r7, #8]
 8002412:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	f003 0307 	and.w	r3, r3, #7
 800241a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800241c:	69fb      	ldr	r3, [r7, #28]
 800241e:	f1c3 0307 	rsb	r3, r3, #7
 8002422:	2b04      	cmp	r3, #4
 8002424:	bf28      	it	cs
 8002426:	2304      	movcs	r3, #4
 8002428:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800242a:	69fb      	ldr	r3, [r7, #28]
 800242c:	3304      	adds	r3, #4
 800242e:	2b06      	cmp	r3, #6
 8002430:	d902      	bls.n	8002438 <NVIC_EncodePriority+0x30>
 8002432:	69fb      	ldr	r3, [r7, #28]
 8002434:	3b03      	subs	r3, #3
 8002436:	e000      	b.n	800243a <NVIC_EncodePriority+0x32>
 8002438:	2300      	movs	r3, #0
 800243a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800243c:	f04f 32ff 	mov.w	r2, #4294967295
 8002440:	69bb      	ldr	r3, [r7, #24]
 8002442:	fa02 f303 	lsl.w	r3, r2, r3
 8002446:	43da      	mvns	r2, r3
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	401a      	ands	r2, r3
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002450:	f04f 31ff 	mov.w	r1, #4294967295
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	fa01 f303 	lsl.w	r3, r1, r3
 800245a:	43d9      	mvns	r1, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002460:	4313      	orrs	r3, r2
         );
}
 8002462:	4618      	mov	r0, r3
 8002464:	3724      	adds	r7, #36	; 0x24
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr

0800246e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800246e:	b580      	push	{r7, lr}
 8002470:	b082      	sub	sp, #8
 8002472:	af00      	add	r7, sp, #0
 8002474:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	f7ff ff4c 	bl	8002314 <__NVIC_SetPriorityGrouping>
}
 800247c:	bf00      	nop
 800247e:	3708      	adds	r7, #8
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002484:	b580      	push	{r7, lr}
 8002486:	b086      	sub	sp, #24
 8002488:	af00      	add	r7, sp, #0
 800248a:	4603      	mov	r3, r0
 800248c:	60b9      	str	r1, [r7, #8]
 800248e:	607a      	str	r2, [r7, #4]
 8002490:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002492:	2300      	movs	r3, #0
 8002494:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002496:	f7ff ff61 	bl	800235c <__NVIC_GetPriorityGrouping>
 800249a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800249c:	687a      	ldr	r2, [r7, #4]
 800249e:	68b9      	ldr	r1, [r7, #8]
 80024a0:	6978      	ldr	r0, [r7, #20]
 80024a2:	f7ff ffb1 	bl	8002408 <NVIC_EncodePriority>
 80024a6:	4602      	mov	r2, r0
 80024a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024ac:	4611      	mov	r1, r2
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7ff ff80 	bl	80023b4 <__NVIC_SetPriority>
}
 80024b4:	bf00      	nop
 80024b6:	3718      	adds	r7, #24
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}

080024bc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	4603      	mov	r3, r0
 80024c4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7ff ff54 	bl	8002378 <__NVIC_EnableIRQ>
}
 80024d0:	bf00      	nop
 80024d2:	3708      	adds	r7, #8
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}

080024d8 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d101      	bne.n	80024ea <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e014      	b.n	8002514 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	791b      	ldrb	r3, [r3, #4]
 80024ee:	b2db      	uxtb	r3, r3
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d105      	bne.n	8002500 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2200      	movs	r2, #0
 80024f8:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f7fe ff90 	bl	8001420 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2202      	movs	r2, #2
 8002504:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2200      	movs	r2, #0
 800250a:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2201      	movs	r2, #1
 8002510:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002512:	2300      	movs	r3, #0
}
 8002514:	4618      	mov	r0, r3
 8002516:	3708      	adds	r7, #8
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}

0800251c <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
 8002524:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	795b      	ldrb	r3, [r3, #5]
 800252a:	2b01      	cmp	r3, #1
 800252c:	d101      	bne.n	8002532 <HAL_DAC_Start+0x16>
 800252e:	2302      	movs	r3, #2
 8002530:	e040      	b.n	80025b4 <HAL_DAC_Start+0x98>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2201      	movs	r2, #1
 8002536:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2202      	movs	r2, #2
 800253c:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	6819      	ldr	r1, [r3, #0]
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	f003 0310 	and.w	r3, r3, #16
 800254a:	2201      	movs	r2, #1
 800254c:	409a      	lsls	r2, r3
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	430a      	orrs	r2, r1
 8002554:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d10f      	bne.n	800257c <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8002566:	2b3c      	cmp	r3, #60	; 0x3c
 8002568:	d11d      	bne.n	80025a6 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	685a      	ldr	r2, [r3, #4]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f042 0201 	orr.w	r2, r2, #1
 8002578:	605a      	str	r2, [r3, #4]
 800257a:	e014      	b.n	80025a6 <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	f003 0310 	and.w	r3, r3, #16
 800258c:	213c      	movs	r1, #60	; 0x3c
 800258e:	fa01 f303 	lsl.w	r3, r1, r3
 8002592:	429a      	cmp	r2, r3
 8002594:	d107      	bne.n	80025a6 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	685a      	ldr	r2, [r3, #4]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f042 0202 	orr.w	r2, r2, #2
 80025a4:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2201      	movs	r2, #1
 80025aa:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2200      	movs	r2, #0
 80025b0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80025b2:	2300      	movs	r3, #0
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr

080025c0 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b082      	sub	sp, #8
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80025d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80025d6:	d120      	bne.n	800261a <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025de:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80025e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80025e6:	d118      	bne.n	800261a <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2204      	movs	r2, #4
 80025ec:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	691b      	ldr	r3, [r3, #16]
 80025f2:	f043 0201 	orr.w	r2, r3, #1
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002602:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002612:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8002614:	6878      	ldr	r0, [r7, #4]
 8002616:	f000 f852 	bl	80026be <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002624:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002628:	d120      	bne.n	800266c <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002630:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002634:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002638:	d118      	bne.n	800266c <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2204      	movs	r2, #4
 800263e:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	691b      	ldr	r3, [r3, #16]
 8002644:	f043 0202 	orr.w	r2, r3, #2
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002654:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8002664:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f000 f882 	bl	8002770 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 800266c:	bf00      	nop
 800266e:	3708      	adds	r7, #8
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}

08002674 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002674:	b480      	push	{r7}
 8002676:	b087      	sub	sp, #28
 8002678:	af00      	add	r7, sp, #0
 800267a:	60f8      	str	r0, [r7, #12]
 800267c:	60b9      	str	r1, [r7, #8]
 800267e:	607a      	str	r2, [r7, #4]
 8002680:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8002682:	2300      	movs	r3, #0
 8002684:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d105      	bne.n	800269e <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002692:	697a      	ldr	r2, [r7, #20]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	4413      	add	r3, r2
 8002698:	3308      	adds	r3, #8
 800269a:	617b      	str	r3, [r7, #20]
 800269c:	e004      	b.n	80026a8 <HAL_DAC_SetValue+0x34>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800269e:	697a      	ldr	r2, [r7, #20]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	4413      	add	r3, r2
 80026a4:	3314      	adds	r3, #20
 80026a6:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	461a      	mov	r2, r3
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80026b0:	2300      	movs	r3, #0
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	371c      	adds	r7, #28
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr

080026be <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80026be:	b480      	push	{r7}
 80026c0:	b083      	sub	sp, #12
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80026c6:	bf00      	nop
 80026c8:	370c      	adds	r7, #12
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr

080026d2 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80026d2:	b480      	push	{r7}
 80026d4:	b087      	sub	sp, #28
 80026d6:	af00      	add	r7, sp, #0
 80026d8:	60f8      	str	r0, [r7, #12]
 80026da:	60b9      	str	r1, [r7, #8]
 80026dc:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	795b      	ldrb	r3, [r3, #5]
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d101      	bne.n	80026ea <HAL_DAC_ConfigChannel+0x18>
 80026e6:	2302      	movs	r3, #2
 80026e8:	e03c      	b.n	8002764 <HAL_DAC_ConfigChannel+0x92>
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2201      	movs	r2, #1
 80026ee:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	2202      	movs	r2, #2
 80026f4:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	f003 0310 	and.w	r3, r3, #16
 8002704:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002708:	fa02 f303 	lsl.w	r3, r2, r3
 800270c:	43db      	mvns	r3, r3
 800270e:	697a      	ldr	r2, [r7, #20]
 8002710:	4013      	ands	r3, r2
 8002712:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	4313      	orrs	r3, r2
 800271e:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	f003 0310 	and.w	r3, r3, #16
 8002726:	693a      	ldr	r2, [r7, #16]
 8002728:	fa02 f303 	lsl.w	r3, r2, r3
 800272c:	697a      	ldr	r2, [r7, #20]
 800272e:	4313      	orrs	r3, r2
 8002730:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	697a      	ldr	r2, [r7, #20]
 8002738:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	6819      	ldr	r1, [r3, #0]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	f003 0310 	and.w	r3, r3, #16
 8002746:	22c0      	movs	r2, #192	; 0xc0
 8002748:	fa02 f303 	lsl.w	r3, r2, r3
 800274c:	43da      	mvns	r2, r3
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	400a      	ands	r2, r1
 8002754:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	2201      	movs	r2, #1
 800275a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2200      	movs	r2, #0
 8002760:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002762:	2300      	movs	r3, #0
}
 8002764:	4618      	mov	r0, r3
 8002766:	371c      	adds	r7, #28
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr

08002770 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002770:	b480      	push	{r7}
 8002772:	b083      	sub	sp, #12
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8002778:	bf00      	nop
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr

08002784 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b084      	sub	sp, #16
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002790:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002792:	f7ff f961 	bl	8001a58 <HAL_GetTick>
 8002796:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	2b02      	cmp	r3, #2
 80027a2:	d008      	beq.n	80027b6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2280      	movs	r2, #128	; 0x80
 80027a8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e052      	b.n	800285c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f022 0216 	bic.w	r2, r2, #22
 80027c4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	695a      	ldr	r2, [r3, #20]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027d4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d103      	bne.n	80027e6 <HAL_DMA_Abort+0x62>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d007      	beq.n	80027f6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f022 0208 	bic.w	r2, r2, #8
 80027f4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f022 0201 	bic.w	r2, r2, #1
 8002804:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002806:	e013      	b.n	8002830 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002808:	f7ff f926 	bl	8001a58 <HAL_GetTick>
 800280c:	4602      	mov	r2, r0
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	2b05      	cmp	r3, #5
 8002814:	d90c      	bls.n	8002830 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2220      	movs	r2, #32
 800281a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2203      	movs	r2, #3
 8002820:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2200      	movs	r2, #0
 8002828:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800282c:	2303      	movs	r3, #3
 800282e:	e015      	b.n	800285c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0301 	and.w	r3, r3, #1
 800283a:	2b00      	cmp	r3, #0
 800283c:	d1e4      	bne.n	8002808 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002842:	223f      	movs	r2, #63	; 0x3f
 8002844:	409a      	lsls	r2, r3
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2201      	movs	r2, #1
 800284e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2200      	movs	r2, #0
 8002856:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 800285a:	2300      	movs	r3, #0
}
 800285c:	4618      	mov	r0, r3
 800285e:	3710      	adds	r7, #16
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}

08002864 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002872:	b2db      	uxtb	r3, r3
 8002874:	2b02      	cmp	r3, #2
 8002876:	d004      	beq.n	8002882 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2280      	movs	r2, #128	; 0x80
 800287c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e00c      	b.n	800289c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2205      	movs	r2, #5
 8002886:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f022 0201 	bic.w	r2, r2, #1
 8002898:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800289a:	2300      	movs	r3, #0
}
 800289c:	4618      	mov	r0, r3
 800289e:	370c      	adds	r7, #12
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr

080028a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b089      	sub	sp, #36	; 0x24
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80028b2:	2300      	movs	r3, #0
 80028b4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80028b6:	2300      	movs	r3, #0
 80028b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80028ba:	2300      	movs	r3, #0
 80028bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80028be:	2300      	movs	r3, #0
 80028c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80028c2:	2300      	movs	r3, #0
 80028c4:	61fb      	str	r3, [r7, #28]
 80028c6:	e175      	b.n	8002bb4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80028c8:	2201      	movs	r2, #1
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	fa02 f303 	lsl.w	r3, r2, r3
 80028d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	697a      	ldr	r2, [r7, #20]
 80028d8:	4013      	ands	r3, r2
 80028da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028dc:	693a      	ldr	r2, [r7, #16]
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	429a      	cmp	r2, r3
 80028e2:	f040 8164 	bne.w	8002bae <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	f003 0303 	and.w	r3, r3, #3
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d005      	beq.n	80028fe <HAL_GPIO_Init+0x56>
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	f003 0303 	and.w	r3, r3, #3
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d130      	bne.n	8002960 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002904:	69fb      	ldr	r3, [r7, #28]
 8002906:	005b      	lsls	r3, r3, #1
 8002908:	2203      	movs	r2, #3
 800290a:	fa02 f303 	lsl.w	r3, r2, r3
 800290e:	43db      	mvns	r3, r3
 8002910:	69ba      	ldr	r2, [r7, #24]
 8002912:	4013      	ands	r3, r2
 8002914:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	68da      	ldr	r2, [r3, #12]
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	005b      	lsls	r3, r3, #1
 800291e:	fa02 f303 	lsl.w	r3, r2, r3
 8002922:	69ba      	ldr	r2, [r7, #24]
 8002924:	4313      	orrs	r3, r2
 8002926:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	69ba      	ldr	r2, [r7, #24]
 800292c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002934:	2201      	movs	r2, #1
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	fa02 f303 	lsl.w	r3, r2, r3
 800293c:	43db      	mvns	r3, r3
 800293e:	69ba      	ldr	r2, [r7, #24]
 8002940:	4013      	ands	r3, r2
 8002942:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	091b      	lsrs	r3, r3, #4
 800294a:	f003 0201 	and.w	r2, r3, #1
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	fa02 f303 	lsl.w	r3, r2, r3
 8002954:	69ba      	ldr	r2, [r7, #24]
 8002956:	4313      	orrs	r3, r2
 8002958:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	69ba      	ldr	r2, [r7, #24]
 800295e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f003 0303 	and.w	r3, r3, #3
 8002968:	2b03      	cmp	r3, #3
 800296a:	d017      	beq.n	800299c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	005b      	lsls	r3, r3, #1
 8002976:	2203      	movs	r2, #3
 8002978:	fa02 f303 	lsl.w	r3, r2, r3
 800297c:	43db      	mvns	r3, r3
 800297e:	69ba      	ldr	r2, [r7, #24]
 8002980:	4013      	ands	r3, r2
 8002982:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	689a      	ldr	r2, [r3, #8]
 8002988:	69fb      	ldr	r3, [r7, #28]
 800298a:	005b      	lsls	r3, r3, #1
 800298c:	fa02 f303 	lsl.w	r3, r2, r3
 8002990:	69ba      	ldr	r2, [r7, #24]
 8002992:	4313      	orrs	r3, r2
 8002994:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f003 0303 	and.w	r3, r3, #3
 80029a4:	2b02      	cmp	r3, #2
 80029a6:	d123      	bne.n	80029f0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	08da      	lsrs	r2, r3, #3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	3208      	adds	r2, #8
 80029b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80029b6:	69fb      	ldr	r3, [r7, #28]
 80029b8:	f003 0307 	and.w	r3, r3, #7
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	220f      	movs	r2, #15
 80029c0:	fa02 f303 	lsl.w	r3, r2, r3
 80029c4:	43db      	mvns	r3, r3
 80029c6:	69ba      	ldr	r2, [r7, #24]
 80029c8:	4013      	ands	r3, r2
 80029ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	691a      	ldr	r2, [r3, #16]
 80029d0:	69fb      	ldr	r3, [r7, #28]
 80029d2:	f003 0307 	and.w	r3, r3, #7
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	fa02 f303 	lsl.w	r3, r2, r3
 80029dc:	69ba      	ldr	r2, [r7, #24]
 80029de:	4313      	orrs	r3, r2
 80029e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80029e2:	69fb      	ldr	r3, [r7, #28]
 80029e4:	08da      	lsrs	r2, r3, #3
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	3208      	adds	r2, #8
 80029ea:	69b9      	ldr	r1, [r7, #24]
 80029ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	005b      	lsls	r3, r3, #1
 80029fa:	2203      	movs	r2, #3
 80029fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002a00:	43db      	mvns	r3, r3
 8002a02:	69ba      	ldr	r2, [r7, #24]
 8002a04:	4013      	ands	r3, r2
 8002a06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f003 0203 	and.w	r2, r3, #3
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	005b      	lsls	r3, r3, #1
 8002a14:	fa02 f303 	lsl.w	r3, r2, r3
 8002a18:	69ba      	ldr	r2, [r7, #24]
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	69ba      	ldr	r2, [r7, #24]
 8002a22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	f000 80be 	beq.w	8002bae <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a32:	4b66      	ldr	r3, [pc, #408]	; (8002bcc <HAL_GPIO_Init+0x324>)
 8002a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a36:	4a65      	ldr	r2, [pc, #404]	; (8002bcc <HAL_GPIO_Init+0x324>)
 8002a38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a3c:	6453      	str	r3, [r2, #68]	; 0x44
 8002a3e:	4b63      	ldr	r3, [pc, #396]	; (8002bcc <HAL_GPIO_Init+0x324>)
 8002a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a46:	60fb      	str	r3, [r7, #12]
 8002a48:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002a4a:	4a61      	ldr	r2, [pc, #388]	; (8002bd0 <HAL_GPIO_Init+0x328>)
 8002a4c:	69fb      	ldr	r3, [r7, #28]
 8002a4e:	089b      	lsrs	r3, r3, #2
 8002a50:	3302      	adds	r3, #2
 8002a52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a56:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002a58:	69fb      	ldr	r3, [r7, #28]
 8002a5a:	f003 0303 	and.w	r3, r3, #3
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	220f      	movs	r2, #15
 8002a62:	fa02 f303 	lsl.w	r3, r2, r3
 8002a66:	43db      	mvns	r3, r3
 8002a68:	69ba      	ldr	r2, [r7, #24]
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	4a58      	ldr	r2, [pc, #352]	; (8002bd4 <HAL_GPIO_Init+0x32c>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d037      	beq.n	8002ae6 <HAL_GPIO_Init+0x23e>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	4a57      	ldr	r2, [pc, #348]	; (8002bd8 <HAL_GPIO_Init+0x330>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d031      	beq.n	8002ae2 <HAL_GPIO_Init+0x23a>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4a56      	ldr	r2, [pc, #344]	; (8002bdc <HAL_GPIO_Init+0x334>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d02b      	beq.n	8002ade <HAL_GPIO_Init+0x236>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4a55      	ldr	r2, [pc, #340]	; (8002be0 <HAL_GPIO_Init+0x338>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d025      	beq.n	8002ada <HAL_GPIO_Init+0x232>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	4a54      	ldr	r2, [pc, #336]	; (8002be4 <HAL_GPIO_Init+0x33c>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d01f      	beq.n	8002ad6 <HAL_GPIO_Init+0x22e>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	4a53      	ldr	r2, [pc, #332]	; (8002be8 <HAL_GPIO_Init+0x340>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d019      	beq.n	8002ad2 <HAL_GPIO_Init+0x22a>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	4a52      	ldr	r2, [pc, #328]	; (8002bec <HAL_GPIO_Init+0x344>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d013      	beq.n	8002ace <HAL_GPIO_Init+0x226>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4a51      	ldr	r2, [pc, #324]	; (8002bf0 <HAL_GPIO_Init+0x348>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d00d      	beq.n	8002aca <HAL_GPIO_Init+0x222>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a50      	ldr	r2, [pc, #320]	; (8002bf4 <HAL_GPIO_Init+0x34c>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d007      	beq.n	8002ac6 <HAL_GPIO_Init+0x21e>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4a4f      	ldr	r2, [pc, #316]	; (8002bf8 <HAL_GPIO_Init+0x350>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d101      	bne.n	8002ac2 <HAL_GPIO_Init+0x21a>
 8002abe:	2309      	movs	r3, #9
 8002ac0:	e012      	b.n	8002ae8 <HAL_GPIO_Init+0x240>
 8002ac2:	230a      	movs	r3, #10
 8002ac4:	e010      	b.n	8002ae8 <HAL_GPIO_Init+0x240>
 8002ac6:	2308      	movs	r3, #8
 8002ac8:	e00e      	b.n	8002ae8 <HAL_GPIO_Init+0x240>
 8002aca:	2307      	movs	r3, #7
 8002acc:	e00c      	b.n	8002ae8 <HAL_GPIO_Init+0x240>
 8002ace:	2306      	movs	r3, #6
 8002ad0:	e00a      	b.n	8002ae8 <HAL_GPIO_Init+0x240>
 8002ad2:	2305      	movs	r3, #5
 8002ad4:	e008      	b.n	8002ae8 <HAL_GPIO_Init+0x240>
 8002ad6:	2304      	movs	r3, #4
 8002ad8:	e006      	b.n	8002ae8 <HAL_GPIO_Init+0x240>
 8002ada:	2303      	movs	r3, #3
 8002adc:	e004      	b.n	8002ae8 <HAL_GPIO_Init+0x240>
 8002ade:	2302      	movs	r3, #2
 8002ae0:	e002      	b.n	8002ae8 <HAL_GPIO_Init+0x240>
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e000      	b.n	8002ae8 <HAL_GPIO_Init+0x240>
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	69fa      	ldr	r2, [r7, #28]
 8002aea:	f002 0203 	and.w	r2, r2, #3
 8002aee:	0092      	lsls	r2, r2, #2
 8002af0:	4093      	lsls	r3, r2
 8002af2:	69ba      	ldr	r2, [r7, #24]
 8002af4:	4313      	orrs	r3, r2
 8002af6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002af8:	4935      	ldr	r1, [pc, #212]	; (8002bd0 <HAL_GPIO_Init+0x328>)
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	089b      	lsrs	r3, r3, #2
 8002afe:	3302      	adds	r3, #2
 8002b00:	69ba      	ldr	r2, [r7, #24]
 8002b02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b06:	4b3d      	ldr	r3, [pc, #244]	; (8002bfc <HAL_GPIO_Init+0x354>)
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	43db      	mvns	r3, r3
 8002b10:	69ba      	ldr	r2, [r7, #24]
 8002b12:	4013      	ands	r3, r2
 8002b14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d003      	beq.n	8002b2a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002b22:	69ba      	ldr	r2, [r7, #24]
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	4313      	orrs	r3, r2
 8002b28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b2a:	4a34      	ldr	r2, [pc, #208]	; (8002bfc <HAL_GPIO_Init+0x354>)
 8002b2c:	69bb      	ldr	r3, [r7, #24]
 8002b2e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b30:	4b32      	ldr	r3, [pc, #200]	; (8002bfc <HAL_GPIO_Init+0x354>)
 8002b32:	68db      	ldr	r3, [r3, #12]
 8002b34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	43db      	mvns	r3, r3
 8002b3a:	69ba      	ldr	r2, [r7, #24]
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d003      	beq.n	8002b54 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002b4c:	69ba      	ldr	r2, [r7, #24]
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	4313      	orrs	r3, r2
 8002b52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b54:	4a29      	ldr	r2, [pc, #164]	; (8002bfc <HAL_GPIO_Init+0x354>)
 8002b56:	69bb      	ldr	r3, [r7, #24]
 8002b58:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b5a:	4b28      	ldr	r3, [pc, #160]	; (8002bfc <HAL_GPIO_Init+0x354>)
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	43db      	mvns	r3, r3
 8002b64:	69ba      	ldr	r2, [r7, #24]
 8002b66:	4013      	ands	r3, r2
 8002b68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d003      	beq.n	8002b7e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002b76:	69ba      	ldr	r2, [r7, #24]
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b7e:	4a1f      	ldr	r2, [pc, #124]	; (8002bfc <HAL_GPIO_Init+0x354>)
 8002b80:	69bb      	ldr	r3, [r7, #24]
 8002b82:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b84:	4b1d      	ldr	r3, [pc, #116]	; (8002bfc <HAL_GPIO_Init+0x354>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	43db      	mvns	r3, r3
 8002b8e:	69ba      	ldr	r2, [r7, #24]
 8002b90:	4013      	ands	r3, r2
 8002b92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d003      	beq.n	8002ba8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002ba0:	69ba      	ldr	r2, [r7, #24]
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ba8:	4a14      	ldr	r2, [pc, #80]	; (8002bfc <HAL_GPIO_Init+0x354>)
 8002baa:	69bb      	ldr	r3, [r7, #24]
 8002bac:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	3301      	adds	r3, #1
 8002bb2:	61fb      	str	r3, [r7, #28]
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	2b0f      	cmp	r3, #15
 8002bb8:	f67f ae86 	bls.w	80028c8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002bbc:	bf00      	nop
 8002bbe:	bf00      	nop
 8002bc0:	3724      	adds	r7, #36	; 0x24
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr
 8002bca:	bf00      	nop
 8002bcc:	40023800 	.word	0x40023800
 8002bd0:	40013800 	.word	0x40013800
 8002bd4:	40020000 	.word	0x40020000
 8002bd8:	40020400 	.word	0x40020400
 8002bdc:	40020800 	.word	0x40020800
 8002be0:	40020c00 	.word	0x40020c00
 8002be4:	40021000 	.word	0x40021000
 8002be8:	40021400 	.word	0x40021400
 8002bec:	40021800 	.word	0x40021800
 8002bf0:	40021c00 	.word	0x40021c00
 8002bf4:	40022000 	.word	0x40022000
 8002bf8:	40022400 	.word	0x40022400
 8002bfc:	40013c00 	.word	0x40013c00

08002c00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	460b      	mov	r3, r1
 8002c0a:	807b      	strh	r3, [r7, #2]
 8002c0c:	4613      	mov	r3, r2
 8002c0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c10:	787b      	ldrb	r3, [r7, #1]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d003      	beq.n	8002c1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c16:	887a      	ldrh	r2, [r7, #2]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002c1c:	e003      	b.n	8002c26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002c1e:	887b      	ldrh	r3, [r7, #2]
 8002c20:	041a      	lsls	r2, r3, #16
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	619a      	str	r2, [r3, #24]
}
 8002c26:	bf00      	nop
 8002c28:	370c      	adds	r7, #12
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr

08002c32 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002c32:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c34:	b08f      	sub	sp, #60	; 0x3c
 8002c36:	af0a      	add	r7, sp, #40	; 0x28
 8002c38:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d101      	bne.n	8002c44 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e116      	b.n	8002e72 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d106      	bne.n	8002c64 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	f7fe fc8e 	bl	8001580 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2203      	movs	r2, #3
 8002c68:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d102      	bne.n	8002c7e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4618      	mov	r0, r3
 8002c84:	f002 ff4a 	bl	8005b1c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	603b      	str	r3, [r7, #0]
 8002c8e:	687e      	ldr	r6, [r7, #4]
 8002c90:	466d      	mov	r5, sp
 8002c92:	f106 0410 	add.w	r4, r6, #16
 8002c96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c98:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c9c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c9e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002ca2:	e885 0003 	stmia.w	r5, {r0, r1}
 8002ca6:	1d33      	adds	r3, r6, #4
 8002ca8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002caa:	6838      	ldr	r0, [r7, #0]
 8002cac:	f002 fede 	bl	8005a6c <USB_CoreInit>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d005      	beq.n	8002cc2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2202      	movs	r2, #2
 8002cba:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e0d7      	b.n	8002e72 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2100      	movs	r1, #0
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f002 ff38 	bl	8005b3e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002cce:	2300      	movs	r3, #0
 8002cd0:	73fb      	strb	r3, [r7, #15]
 8002cd2:	e04a      	b.n	8002d6a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002cd4:	7bfa      	ldrb	r2, [r7, #15]
 8002cd6:	6879      	ldr	r1, [r7, #4]
 8002cd8:	4613      	mov	r3, r2
 8002cda:	00db      	lsls	r3, r3, #3
 8002cdc:	4413      	add	r3, r2
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	440b      	add	r3, r1
 8002ce2:	333d      	adds	r3, #61	; 0x3d
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002ce8:	7bfa      	ldrb	r2, [r7, #15]
 8002cea:	6879      	ldr	r1, [r7, #4]
 8002cec:	4613      	mov	r3, r2
 8002cee:	00db      	lsls	r3, r3, #3
 8002cf0:	4413      	add	r3, r2
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	440b      	add	r3, r1
 8002cf6:	333c      	adds	r3, #60	; 0x3c
 8002cf8:	7bfa      	ldrb	r2, [r7, #15]
 8002cfa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002cfc:	7bfa      	ldrb	r2, [r7, #15]
 8002cfe:	7bfb      	ldrb	r3, [r7, #15]
 8002d00:	b298      	uxth	r0, r3
 8002d02:	6879      	ldr	r1, [r7, #4]
 8002d04:	4613      	mov	r3, r2
 8002d06:	00db      	lsls	r3, r3, #3
 8002d08:	4413      	add	r3, r2
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	440b      	add	r3, r1
 8002d0e:	3344      	adds	r3, #68	; 0x44
 8002d10:	4602      	mov	r2, r0
 8002d12:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002d14:	7bfa      	ldrb	r2, [r7, #15]
 8002d16:	6879      	ldr	r1, [r7, #4]
 8002d18:	4613      	mov	r3, r2
 8002d1a:	00db      	lsls	r3, r3, #3
 8002d1c:	4413      	add	r3, r2
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	440b      	add	r3, r1
 8002d22:	3340      	adds	r3, #64	; 0x40
 8002d24:	2200      	movs	r2, #0
 8002d26:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002d28:	7bfa      	ldrb	r2, [r7, #15]
 8002d2a:	6879      	ldr	r1, [r7, #4]
 8002d2c:	4613      	mov	r3, r2
 8002d2e:	00db      	lsls	r3, r3, #3
 8002d30:	4413      	add	r3, r2
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	440b      	add	r3, r1
 8002d36:	3348      	adds	r3, #72	; 0x48
 8002d38:	2200      	movs	r2, #0
 8002d3a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002d3c:	7bfa      	ldrb	r2, [r7, #15]
 8002d3e:	6879      	ldr	r1, [r7, #4]
 8002d40:	4613      	mov	r3, r2
 8002d42:	00db      	lsls	r3, r3, #3
 8002d44:	4413      	add	r3, r2
 8002d46:	009b      	lsls	r3, r3, #2
 8002d48:	440b      	add	r3, r1
 8002d4a:	334c      	adds	r3, #76	; 0x4c
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002d50:	7bfa      	ldrb	r2, [r7, #15]
 8002d52:	6879      	ldr	r1, [r7, #4]
 8002d54:	4613      	mov	r3, r2
 8002d56:	00db      	lsls	r3, r3, #3
 8002d58:	4413      	add	r3, r2
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	440b      	add	r3, r1
 8002d5e:	3354      	adds	r3, #84	; 0x54
 8002d60:	2200      	movs	r2, #0
 8002d62:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d64:	7bfb      	ldrb	r3, [r7, #15]
 8002d66:	3301      	adds	r3, #1
 8002d68:	73fb      	strb	r3, [r7, #15]
 8002d6a:	7bfa      	ldrb	r2, [r7, #15]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d3af      	bcc.n	8002cd4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d74:	2300      	movs	r3, #0
 8002d76:	73fb      	strb	r3, [r7, #15]
 8002d78:	e044      	b.n	8002e04 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002d7a:	7bfa      	ldrb	r2, [r7, #15]
 8002d7c:	6879      	ldr	r1, [r7, #4]
 8002d7e:	4613      	mov	r3, r2
 8002d80:	00db      	lsls	r3, r3, #3
 8002d82:	4413      	add	r3, r2
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	440b      	add	r3, r1
 8002d88:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002d90:	7bfa      	ldrb	r2, [r7, #15]
 8002d92:	6879      	ldr	r1, [r7, #4]
 8002d94:	4613      	mov	r3, r2
 8002d96:	00db      	lsls	r3, r3, #3
 8002d98:	4413      	add	r3, r2
 8002d9a:	009b      	lsls	r3, r3, #2
 8002d9c:	440b      	add	r3, r1
 8002d9e:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002da2:	7bfa      	ldrb	r2, [r7, #15]
 8002da4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002da6:	7bfa      	ldrb	r2, [r7, #15]
 8002da8:	6879      	ldr	r1, [r7, #4]
 8002daa:	4613      	mov	r3, r2
 8002dac:	00db      	lsls	r3, r3, #3
 8002dae:	4413      	add	r3, r2
 8002db0:	009b      	lsls	r3, r3, #2
 8002db2:	440b      	add	r3, r1
 8002db4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002db8:	2200      	movs	r2, #0
 8002dba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002dbc:	7bfa      	ldrb	r2, [r7, #15]
 8002dbe:	6879      	ldr	r1, [r7, #4]
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	00db      	lsls	r3, r3, #3
 8002dc4:	4413      	add	r3, r2
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	440b      	add	r3, r1
 8002dca:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002dce:	2200      	movs	r2, #0
 8002dd0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002dd2:	7bfa      	ldrb	r2, [r7, #15]
 8002dd4:	6879      	ldr	r1, [r7, #4]
 8002dd6:	4613      	mov	r3, r2
 8002dd8:	00db      	lsls	r3, r3, #3
 8002dda:	4413      	add	r3, r2
 8002ddc:	009b      	lsls	r3, r3, #2
 8002dde:	440b      	add	r3, r1
 8002de0:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002de4:	2200      	movs	r2, #0
 8002de6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002de8:	7bfa      	ldrb	r2, [r7, #15]
 8002dea:	6879      	ldr	r1, [r7, #4]
 8002dec:	4613      	mov	r3, r2
 8002dee:	00db      	lsls	r3, r3, #3
 8002df0:	4413      	add	r3, r2
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	440b      	add	r3, r1
 8002df6:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002dfe:	7bfb      	ldrb	r3, [r7, #15]
 8002e00:	3301      	adds	r3, #1
 8002e02:	73fb      	strb	r3, [r7, #15]
 8002e04:	7bfa      	ldrb	r2, [r7, #15]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	d3b5      	bcc.n	8002d7a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	603b      	str	r3, [r7, #0]
 8002e14:	687e      	ldr	r6, [r7, #4]
 8002e16:	466d      	mov	r5, sp
 8002e18:	f106 0410 	add.w	r4, r6, #16
 8002e1c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e1e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e20:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e22:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e24:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002e28:	e885 0003 	stmia.w	r5, {r0, r1}
 8002e2c:	1d33      	adds	r3, r6, #4
 8002e2e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e30:	6838      	ldr	r0, [r7, #0]
 8002e32:	f002 fed1 	bl	8005bd8 <USB_DevInit>
 8002e36:	4603      	mov	r3, r0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d005      	beq.n	8002e48 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2202      	movs	r2, #2
 8002e40:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002e44:	2301      	movs	r3, #1
 8002e46:	e014      	b.n	8002e72 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d102      	bne.n	8002e66 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	f000 f80b 	bl	8002e7c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f003 f88f 	bl	8005f8e <USB_DevDisconnect>

  return HAL_OK;
 8002e70:	2300      	movs	r3, #0
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3714      	adds	r7, #20
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002e7c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b085      	sub	sp, #20
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	699b      	ldr	r3, [r3, #24]
 8002e9e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002eaa:	4b05      	ldr	r3, [pc, #20]	; (8002ec0 <HAL_PCDEx_ActivateLPM+0x44>)
 8002eac:	4313      	orrs	r3, r2
 8002eae:	68fa      	ldr	r2, [r7, #12]
 8002eb0:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8002eb2:	2300      	movs	r3, #0
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3714      	adds	r7, #20
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr
 8002ec0:	10000003 	.word	0x10000003

08002ec4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ec8:	4b05      	ldr	r3, [pc, #20]	; (8002ee0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a04      	ldr	r2, [pc, #16]	; (8002ee0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002ece:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ed2:	6013      	str	r3, [r2, #0]
}
 8002ed4:	bf00      	nop
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop
 8002ee0:	40007000 	.word	0x40007000

08002ee4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b082      	sub	sp, #8
 8002ee8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002eea:	2300      	movs	r3, #0
 8002eec:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002eee:	4b23      	ldr	r3, [pc, #140]	; (8002f7c <HAL_PWREx_EnableOverDrive+0x98>)
 8002ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef2:	4a22      	ldr	r2, [pc, #136]	; (8002f7c <HAL_PWREx_EnableOverDrive+0x98>)
 8002ef4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ef8:	6413      	str	r3, [r2, #64]	; 0x40
 8002efa:	4b20      	ldr	r3, [pc, #128]	; (8002f7c <HAL_PWREx_EnableOverDrive+0x98>)
 8002efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f02:	603b      	str	r3, [r7, #0]
 8002f04:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002f06:	4b1e      	ldr	r3, [pc, #120]	; (8002f80 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a1d      	ldr	r2, [pc, #116]	; (8002f80 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f10:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f12:	f7fe fda1 	bl	8001a58 <HAL_GetTick>
 8002f16:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002f18:	e009      	b.n	8002f2e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002f1a:	f7fe fd9d 	bl	8001a58 <HAL_GetTick>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	1ad3      	subs	r3, r2, r3
 8002f24:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002f28:	d901      	bls.n	8002f2e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	e022      	b.n	8002f74 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002f2e:	4b14      	ldr	r3, [pc, #80]	; (8002f80 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f3a:	d1ee      	bne.n	8002f1a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002f3c:	4b10      	ldr	r3, [pc, #64]	; (8002f80 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a0f      	ldr	r2, [pc, #60]	; (8002f80 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f46:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f48:	f7fe fd86 	bl	8001a58 <HAL_GetTick>
 8002f4c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002f4e:	e009      	b.n	8002f64 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002f50:	f7fe fd82 	bl	8001a58 <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002f5e:	d901      	bls.n	8002f64 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002f60:	2303      	movs	r3, #3
 8002f62:	e007      	b.n	8002f74 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002f64:	4b06      	ldr	r3, [pc, #24]	; (8002f80 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f6c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002f70:	d1ee      	bne.n	8002f50 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002f72:	2300      	movs	r3, #0
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3708      	adds	r7, #8
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	40023800 	.word	0x40023800
 8002f80:	40007000 	.word	0x40007000

08002f84 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b086      	sub	sp, #24
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d101      	bne.n	8002f9a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e29b      	b.n	80034d2 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	f000 8087 	beq.w	80030b6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002fa8:	4b96      	ldr	r3, [pc, #600]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f003 030c 	and.w	r3, r3, #12
 8002fb0:	2b04      	cmp	r3, #4
 8002fb2:	d00c      	beq.n	8002fce <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fb4:	4b93      	ldr	r3, [pc, #588]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	f003 030c 	and.w	r3, r3, #12
 8002fbc:	2b08      	cmp	r3, #8
 8002fbe:	d112      	bne.n	8002fe6 <HAL_RCC_OscConfig+0x62>
 8002fc0:	4b90      	ldr	r3, [pc, #576]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fc8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002fcc:	d10b      	bne.n	8002fe6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fce:	4b8d      	ldr	r3, [pc, #564]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d06c      	beq.n	80030b4 <HAL_RCC_OscConfig+0x130>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d168      	bne.n	80030b4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e275      	b.n	80034d2 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fee:	d106      	bne.n	8002ffe <HAL_RCC_OscConfig+0x7a>
 8002ff0:	4b84      	ldr	r3, [pc, #528]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a83      	ldr	r2, [pc, #524]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 8002ff6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ffa:	6013      	str	r3, [r2, #0]
 8002ffc:	e02e      	b.n	800305c <HAL_RCC_OscConfig+0xd8>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d10c      	bne.n	8003020 <HAL_RCC_OscConfig+0x9c>
 8003006:	4b7f      	ldr	r3, [pc, #508]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a7e      	ldr	r2, [pc, #504]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 800300c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003010:	6013      	str	r3, [r2, #0]
 8003012:	4b7c      	ldr	r3, [pc, #496]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a7b      	ldr	r2, [pc, #492]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 8003018:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800301c:	6013      	str	r3, [r2, #0]
 800301e:	e01d      	b.n	800305c <HAL_RCC_OscConfig+0xd8>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003028:	d10c      	bne.n	8003044 <HAL_RCC_OscConfig+0xc0>
 800302a:	4b76      	ldr	r3, [pc, #472]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a75      	ldr	r2, [pc, #468]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 8003030:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003034:	6013      	str	r3, [r2, #0]
 8003036:	4b73      	ldr	r3, [pc, #460]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a72      	ldr	r2, [pc, #456]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 800303c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003040:	6013      	str	r3, [r2, #0]
 8003042:	e00b      	b.n	800305c <HAL_RCC_OscConfig+0xd8>
 8003044:	4b6f      	ldr	r3, [pc, #444]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a6e      	ldr	r2, [pc, #440]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 800304a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800304e:	6013      	str	r3, [r2, #0]
 8003050:	4b6c      	ldr	r3, [pc, #432]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a6b      	ldr	r2, [pc, #428]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 8003056:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800305a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d013      	beq.n	800308c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003064:	f7fe fcf8 	bl	8001a58 <HAL_GetTick>
 8003068:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800306a:	e008      	b.n	800307e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800306c:	f7fe fcf4 	bl	8001a58 <HAL_GetTick>
 8003070:	4602      	mov	r2, r0
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	1ad3      	subs	r3, r2, r3
 8003076:	2b64      	cmp	r3, #100	; 0x64
 8003078:	d901      	bls.n	800307e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800307a:	2303      	movs	r3, #3
 800307c:	e229      	b.n	80034d2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800307e:	4b61      	ldr	r3, [pc, #388]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003086:	2b00      	cmp	r3, #0
 8003088:	d0f0      	beq.n	800306c <HAL_RCC_OscConfig+0xe8>
 800308a:	e014      	b.n	80030b6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800308c:	f7fe fce4 	bl	8001a58 <HAL_GetTick>
 8003090:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003092:	e008      	b.n	80030a6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003094:	f7fe fce0 	bl	8001a58 <HAL_GetTick>
 8003098:	4602      	mov	r2, r0
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	1ad3      	subs	r3, r2, r3
 800309e:	2b64      	cmp	r3, #100	; 0x64
 80030a0:	d901      	bls.n	80030a6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80030a2:	2303      	movs	r3, #3
 80030a4:	e215      	b.n	80034d2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030a6:	4b57      	ldr	r3, [pc, #348]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d1f0      	bne.n	8003094 <HAL_RCC_OscConfig+0x110>
 80030b2:	e000      	b.n	80030b6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 0302 	and.w	r3, r3, #2
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d069      	beq.n	8003196 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80030c2:	4b50      	ldr	r3, [pc, #320]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	f003 030c 	and.w	r3, r3, #12
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d00b      	beq.n	80030e6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030ce:	4b4d      	ldr	r3, [pc, #308]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	f003 030c 	and.w	r3, r3, #12
 80030d6:	2b08      	cmp	r3, #8
 80030d8:	d11c      	bne.n	8003114 <HAL_RCC_OscConfig+0x190>
 80030da:	4b4a      	ldr	r3, [pc, #296]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d116      	bne.n	8003114 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030e6:	4b47      	ldr	r3, [pc, #284]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f003 0302 	and.w	r3, r3, #2
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d005      	beq.n	80030fe <HAL_RCC_OscConfig+0x17a>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d001      	beq.n	80030fe <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	e1e9      	b.n	80034d2 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030fe:	4b41      	ldr	r3, [pc, #260]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	691b      	ldr	r3, [r3, #16]
 800310a:	00db      	lsls	r3, r3, #3
 800310c:	493d      	ldr	r1, [pc, #244]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 800310e:	4313      	orrs	r3, r2
 8003110:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003112:	e040      	b.n	8003196 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d023      	beq.n	8003164 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800311c:	4b39      	ldr	r3, [pc, #228]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a38      	ldr	r2, [pc, #224]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 8003122:	f043 0301 	orr.w	r3, r3, #1
 8003126:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003128:	f7fe fc96 	bl	8001a58 <HAL_GetTick>
 800312c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800312e:	e008      	b.n	8003142 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003130:	f7fe fc92 	bl	8001a58 <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	2b02      	cmp	r3, #2
 800313c:	d901      	bls.n	8003142 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e1c7      	b.n	80034d2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003142:	4b30      	ldr	r3, [pc, #192]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0302 	and.w	r3, r3, #2
 800314a:	2b00      	cmp	r3, #0
 800314c:	d0f0      	beq.n	8003130 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800314e:	4b2d      	ldr	r3, [pc, #180]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	691b      	ldr	r3, [r3, #16]
 800315a:	00db      	lsls	r3, r3, #3
 800315c:	4929      	ldr	r1, [pc, #164]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 800315e:	4313      	orrs	r3, r2
 8003160:	600b      	str	r3, [r1, #0]
 8003162:	e018      	b.n	8003196 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003164:	4b27      	ldr	r3, [pc, #156]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a26      	ldr	r2, [pc, #152]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 800316a:	f023 0301 	bic.w	r3, r3, #1
 800316e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003170:	f7fe fc72 	bl	8001a58 <HAL_GetTick>
 8003174:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003176:	e008      	b.n	800318a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003178:	f7fe fc6e 	bl	8001a58 <HAL_GetTick>
 800317c:	4602      	mov	r2, r0
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	1ad3      	subs	r3, r2, r3
 8003182:	2b02      	cmp	r3, #2
 8003184:	d901      	bls.n	800318a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	e1a3      	b.n	80034d2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800318a:	4b1e      	ldr	r3, [pc, #120]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 0302 	and.w	r3, r3, #2
 8003192:	2b00      	cmp	r3, #0
 8003194:	d1f0      	bne.n	8003178 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 0308 	and.w	r3, r3, #8
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d038      	beq.n	8003214 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	695b      	ldr	r3, [r3, #20]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d019      	beq.n	80031de <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031aa:	4b16      	ldr	r3, [pc, #88]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 80031ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031ae:	4a15      	ldr	r2, [pc, #84]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 80031b0:	f043 0301 	orr.w	r3, r3, #1
 80031b4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031b6:	f7fe fc4f 	bl	8001a58 <HAL_GetTick>
 80031ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031bc:	e008      	b.n	80031d0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031be:	f7fe fc4b 	bl	8001a58 <HAL_GetTick>
 80031c2:	4602      	mov	r2, r0
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	1ad3      	subs	r3, r2, r3
 80031c8:	2b02      	cmp	r3, #2
 80031ca:	d901      	bls.n	80031d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80031cc:	2303      	movs	r3, #3
 80031ce:	e180      	b.n	80034d2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031d0:	4b0c      	ldr	r3, [pc, #48]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 80031d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031d4:	f003 0302 	and.w	r3, r3, #2
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d0f0      	beq.n	80031be <HAL_RCC_OscConfig+0x23a>
 80031dc:	e01a      	b.n	8003214 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031de:	4b09      	ldr	r3, [pc, #36]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 80031e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031e2:	4a08      	ldr	r2, [pc, #32]	; (8003204 <HAL_RCC_OscConfig+0x280>)
 80031e4:	f023 0301 	bic.w	r3, r3, #1
 80031e8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031ea:	f7fe fc35 	bl	8001a58 <HAL_GetTick>
 80031ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031f0:	e00a      	b.n	8003208 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031f2:	f7fe fc31 	bl	8001a58 <HAL_GetTick>
 80031f6:	4602      	mov	r2, r0
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	2b02      	cmp	r3, #2
 80031fe:	d903      	bls.n	8003208 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003200:	2303      	movs	r3, #3
 8003202:	e166      	b.n	80034d2 <HAL_RCC_OscConfig+0x54e>
 8003204:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003208:	4b92      	ldr	r3, [pc, #584]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 800320a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800320c:	f003 0302 	and.w	r3, r3, #2
 8003210:	2b00      	cmp	r3, #0
 8003212:	d1ee      	bne.n	80031f2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f003 0304 	and.w	r3, r3, #4
 800321c:	2b00      	cmp	r3, #0
 800321e:	f000 80a4 	beq.w	800336a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003222:	4b8c      	ldr	r3, [pc, #560]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 8003224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003226:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800322a:	2b00      	cmp	r3, #0
 800322c:	d10d      	bne.n	800324a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800322e:	4b89      	ldr	r3, [pc, #548]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 8003230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003232:	4a88      	ldr	r2, [pc, #544]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 8003234:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003238:	6413      	str	r3, [r2, #64]	; 0x40
 800323a:	4b86      	ldr	r3, [pc, #536]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 800323c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003242:	60bb      	str	r3, [r7, #8]
 8003244:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003246:	2301      	movs	r3, #1
 8003248:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800324a:	4b83      	ldr	r3, [pc, #524]	; (8003458 <HAL_RCC_OscConfig+0x4d4>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003252:	2b00      	cmp	r3, #0
 8003254:	d118      	bne.n	8003288 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003256:	4b80      	ldr	r3, [pc, #512]	; (8003458 <HAL_RCC_OscConfig+0x4d4>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a7f      	ldr	r2, [pc, #508]	; (8003458 <HAL_RCC_OscConfig+0x4d4>)
 800325c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003260:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003262:	f7fe fbf9 	bl	8001a58 <HAL_GetTick>
 8003266:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003268:	e008      	b.n	800327c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800326a:	f7fe fbf5 	bl	8001a58 <HAL_GetTick>
 800326e:	4602      	mov	r2, r0
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	2b64      	cmp	r3, #100	; 0x64
 8003276:	d901      	bls.n	800327c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e12a      	b.n	80034d2 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800327c:	4b76      	ldr	r3, [pc, #472]	; (8003458 <HAL_RCC_OscConfig+0x4d4>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003284:	2b00      	cmp	r3, #0
 8003286:	d0f0      	beq.n	800326a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	2b01      	cmp	r3, #1
 800328e:	d106      	bne.n	800329e <HAL_RCC_OscConfig+0x31a>
 8003290:	4b70      	ldr	r3, [pc, #448]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 8003292:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003294:	4a6f      	ldr	r2, [pc, #444]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 8003296:	f043 0301 	orr.w	r3, r3, #1
 800329a:	6713      	str	r3, [r2, #112]	; 0x70
 800329c:	e02d      	b.n	80032fa <HAL_RCC_OscConfig+0x376>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d10c      	bne.n	80032c0 <HAL_RCC_OscConfig+0x33c>
 80032a6:	4b6b      	ldr	r3, [pc, #428]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 80032a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032aa:	4a6a      	ldr	r2, [pc, #424]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 80032ac:	f023 0301 	bic.w	r3, r3, #1
 80032b0:	6713      	str	r3, [r2, #112]	; 0x70
 80032b2:	4b68      	ldr	r3, [pc, #416]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 80032b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032b6:	4a67      	ldr	r2, [pc, #412]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 80032b8:	f023 0304 	bic.w	r3, r3, #4
 80032bc:	6713      	str	r3, [r2, #112]	; 0x70
 80032be:	e01c      	b.n	80032fa <HAL_RCC_OscConfig+0x376>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	2b05      	cmp	r3, #5
 80032c6:	d10c      	bne.n	80032e2 <HAL_RCC_OscConfig+0x35e>
 80032c8:	4b62      	ldr	r3, [pc, #392]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 80032ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032cc:	4a61      	ldr	r2, [pc, #388]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 80032ce:	f043 0304 	orr.w	r3, r3, #4
 80032d2:	6713      	str	r3, [r2, #112]	; 0x70
 80032d4:	4b5f      	ldr	r3, [pc, #380]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 80032d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032d8:	4a5e      	ldr	r2, [pc, #376]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 80032da:	f043 0301 	orr.w	r3, r3, #1
 80032de:	6713      	str	r3, [r2, #112]	; 0x70
 80032e0:	e00b      	b.n	80032fa <HAL_RCC_OscConfig+0x376>
 80032e2:	4b5c      	ldr	r3, [pc, #368]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 80032e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032e6:	4a5b      	ldr	r2, [pc, #364]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 80032e8:	f023 0301 	bic.w	r3, r3, #1
 80032ec:	6713      	str	r3, [r2, #112]	; 0x70
 80032ee:	4b59      	ldr	r3, [pc, #356]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 80032f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032f2:	4a58      	ldr	r2, [pc, #352]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 80032f4:	f023 0304 	bic.w	r3, r3, #4
 80032f8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d015      	beq.n	800332e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003302:	f7fe fba9 	bl	8001a58 <HAL_GetTick>
 8003306:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003308:	e00a      	b.n	8003320 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800330a:	f7fe fba5 	bl	8001a58 <HAL_GetTick>
 800330e:	4602      	mov	r2, r0
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	1ad3      	subs	r3, r2, r3
 8003314:	f241 3288 	movw	r2, #5000	; 0x1388
 8003318:	4293      	cmp	r3, r2
 800331a:	d901      	bls.n	8003320 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e0d8      	b.n	80034d2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003320:	4b4c      	ldr	r3, [pc, #304]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 8003322:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003324:	f003 0302 	and.w	r3, r3, #2
 8003328:	2b00      	cmp	r3, #0
 800332a:	d0ee      	beq.n	800330a <HAL_RCC_OscConfig+0x386>
 800332c:	e014      	b.n	8003358 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800332e:	f7fe fb93 	bl	8001a58 <HAL_GetTick>
 8003332:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003334:	e00a      	b.n	800334c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003336:	f7fe fb8f 	bl	8001a58 <HAL_GetTick>
 800333a:	4602      	mov	r2, r0
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	1ad3      	subs	r3, r2, r3
 8003340:	f241 3288 	movw	r2, #5000	; 0x1388
 8003344:	4293      	cmp	r3, r2
 8003346:	d901      	bls.n	800334c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003348:	2303      	movs	r3, #3
 800334a:	e0c2      	b.n	80034d2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800334c:	4b41      	ldr	r3, [pc, #260]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 800334e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003350:	f003 0302 	and.w	r3, r3, #2
 8003354:	2b00      	cmp	r3, #0
 8003356:	d1ee      	bne.n	8003336 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003358:	7dfb      	ldrb	r3, [r7, #23]
 800335a:	2b01      	cmp	r3, #1
 800335c:	d105      	bne.n	800336a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800335e:	4b3d      	ldr	r3, [pc, #244]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 8003360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003362:	4a3c      	ldr	r2, [pc, #240]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 8003364:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003368:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	699b      	ldr	r3, [r3, #24]
 800336e:	2b00      	cmp	r3, #0
 8003370:	f000 80ae 	beq.w	80034d0 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003374:	4b37      	ldr	r3, [pc, #220]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	f003 030c 	and.w	r3, r3, #12
 800337c:	2b08      	cmp	r3, #8
 800337e:	d06d      	beq.n	800345c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	699b      	ldr	r3, [r3, #24]
 8003384:	2b02      	cmp	r3, #2
 8003386:	d14b      	bne.n	8003420 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003388:	4b32      	ldr	r3, [pc, #200]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a31      	ldr	r2, [pc, #196]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 800338e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003392:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003394:	f7fe fb60 	bl	8001a58 <HAL_GetTick>
 8003398:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800339a:	e008      	b.n	80033ae <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800339c:	f7fe fb5c 	bl	8001a58 <HAL_GetTick>
 80033a0:	4602      	mov	r2, r0
 80033a2:	693b      	ldr	r3, [r7, #16]
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d901      	bls.n	80033ae <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80033aa:	2303      	movs	r3, #3
 80033ac:	e091      	b.n	80034d2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033ae:	4b29      	ldr	r3, [pc, #164]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d1f0      	bne.n	800339c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	69da      	ldr	r2, [r3, #28]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6a1b      	ldr	r3, [r3, #32]
 80033c2:	431a      	orrs	r2, r3
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c8:	019b      	lsls	r3, r3, #6
 80033ca:	431a      	orrs	r2, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033d0:	085b      	lsrs	r3, r3, #1
 80033d2:	3b01      	subs	r3, #1
 80033d4:	041b      	lsls	r3, r3, #16
 80033d6:	431a      	orrs	r2, r3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033dc:	061b      	lsls	r3, r3, #24
 80033de:	431a      	orrs	r2, r3
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033e4:	071b      	lsls	r3, r3, #28
 80033e6:	491b      	ldr	r1, [pc, #108]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 80033e8:	4313      	orrs	r3, r2
 80033ea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033ec:	4b19      	ldr	r3, [pc, #100]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a18      	ldr	r2, [pc, #96]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 80033f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80033f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033f8:	f7fe fb2e 	bl	8001a58 <HAL_GetTick>
 80033fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033fe:	e008      	b.n	8003412 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003400:	f7fe fb2a 	bl	8001a58 <HAL_GetTick>
 8003404:	4602      	mov	r2, r0
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	1ad3      	subs	r3, r2, r3
 800340a:	2b02      	cmp	r3, #2
 800340c:	d901      	bls.n	8003412 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800340e:	2303      	movs	r3, #3
 8003410:	e05f      	b.n	80034d2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003412:	4b10      	ldr	r3, [pc, #64]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d0f0      	beq.n	8003400 <HAL_RCC_OscConfig+0x47c>
 800341e:	e057      	b.n	80034d0 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003420:	4b0c      	ldr	r3, [pc, #48]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a0b      	ldr	r2, [pc, #44]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 8003426:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800342a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800342c:	f7fe fb14 	bl	8001a58 <HAL_GetTick>
 8003430:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003432:	e008      	b.n	8003446 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003434:	f7fe fb10 	bl	8001a58 <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	2b02      	cmp	r3, #2
 8003440:	d901      	bls.n	8003446 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003442:	2303      	movs	r3, #3
 8003444:	e045      	b.n	80034d2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003446:	4b03      	ldr	r3, [pc, #12]	; (8003454 <HAL_RCC_OscConfig+0x4d0>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d1f0      	bne.n	8003434 <HAL_RCC_OscConfig+0x4b0>
 8003452:	e03d      	b.n	80034d0 <HAL_RCC_OscConfig+0x54c>
 8003454:	40023800 	.word	0x40023800
 8003458:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800345c:	4b1f      	ldr	r3, [pc, #124]	; (80034dc <HAL_RCC_OscConfig+0x558>)
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	699b      	ldr	r3, [r3, #24]
 8003466:	2b01      	cmp	r3, #1
 8003468:	d030      	beq.n	80034cc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003474:	429a      	cmp	r2, r3
 8003476:	d129      	bne.n	80034cc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003482:	429a      	cmp	r2, r3
 8003484:	d122      	bne.n	80034cc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003486:	68fa      	ldr	r2, [r7, #12]
 8003488:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800348c:	4013      	ands	r3, r2
 800348e:	687a      	ldr	r2, [r7, #4]
 8003490:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003492:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003494:	4293      	cmp	r3, r2
 8003496:	d119      	bne.n	80034cc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034a2:	085b      	lsrs	r3, r3, #1
 80034a4:	3b01      	subs	r3, #1
 80034a6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d10f      	bne.n	80034cc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034b6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d107      	bne.n	80034cc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d001      	beq.n	80034d0 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e000      	b.n	80034d2 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80034d0:	2300      	movs	r3, #0
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3718      	adds	r7, #24
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	40023800 	.word	0x40023800

080034e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b084      	sub	sp, #16
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80034ea:	2300      	movs	r3, #0
 80034ec:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d101      	bne.n	80034f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e0d0      	b.n	800369a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034f8:	4b6a      	ldr	r3, [pc, #424]	; (80036a4 <HAL_RCC_ClockConfig+0x1c4>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 030f 	and.w	r3, r3, #15
 8003500:	683a      	ldr	r2, [r7, #0]
 8003502:	429a      	cmp	r2, r3
 8003504:	d910      	bls.n	8003528 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003506:	4b67      	ldr	r3, [pc, #412]	; (80036a4 <HAL_RCC_ClockConfig+0x1c4>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f023 020f 	bic.w	r2, r3, #15
 800350e:	4965      	ldr	r1, [pc, #404]	; (80036a4 <HAL_RCC_ClockConfig+0x1c4>)
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	4313      	orrs	r3, r2
 8003514:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003516:	4b63      	ldr	r3, [pc, #396]	; (80036a4 <HAL_RCC_ClockConfig+0x1c4>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 030f 	and.w	r3, r3, #15
 800351e:	683a      	ldr	r2, [r7, #0]
 8003520:	429a      	cmp	r2, r3
 8003522:	d001      	beq.n	8003528 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e0b8      	b.n	800369a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 0302 	and.w	r3, r3, #2
 8003530:	2b00      	cmp	r3, #0
 8003532:	d020      	beq.n	8003576 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0304 	and.w	r3, r3, #4
 800353c:	2b00      	cmp	r3, #0
 800353e:	d005      	beq.n	800354c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003540:	4b59      	ldr	r3, [pc, #356]	; (80036a8 <HAL_RCC_ClockConfig+0x1c8>)
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	4a58      	ldr	r2, [pc, #352]	; (80036a8 <HAL_RCC_ClockConfig+0x1c8>)
 8003546:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800354a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 0308 	and.w	r3, r3, #8
 8003554:	2b00      	cmp	r3, #0
 8003556:	d005      	beq.n	8003564 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003558:	4b53      	ldr	r3, [pc, #332]	; (80036a8 <HAL_RCC_ClockConfig+0x1c8>)
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	4a52      	ldr	r2, [pc, #328]	; (80036a8 <HAL_RCC_ClockConfig+0x1c8>)
 800355e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003562:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003564:	4b50      	ldr	r3, [pc, #320]	; (80036a8 <HAL_RCC_ClockConfig+0x1c8>)
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	494d      	ldr	r1, [pc, #308]	; (80036a8 <HAL_RCC_ClockConfig+0x1c8>)
 8003572:	4313      	orrs	r3, r2
 8003574:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 0301 	and.w	r3, r3, #1
 800357e:	2b00      	cmp	r3, #0
 8003580:	d040      	beq.n	8003604 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	2b01      	cmp	r3, #1
 8003588:	d107      	bne.n	800359a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800358a:	4b47      	ldr	r3, [pc, #284]	; (80036a8 <HAL_RCC_ClockConfig+0x1c8>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003592:	2b00      	cmp	r3, #0
 8003594:	d115      	bne.n	80035c2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e07f      	b.n	800369a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	2b02      	cmp	r3, #2
 80035a0:	d107      	bne.n	80035b2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035a2:	4b41      	ldr	r3, [pc, #260]	; (80036a8 <HAL_RCC_ClockConfig+0x1c8>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d109      	bne.n	80035c2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e073      	b.n	800369a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035b2:	4b3d      	ldr	r3, [pc, #244]	; (80036a8 <HAL_RCC_ClockConfig+0x1c8>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 0302 	and.w	r3, r3, #2
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d101      	bne.n	80035c2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e06b      	b.n	800369a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035c2:	4b39      	ldr	r3, [pc, #228]	; (80036a8 <HAL_RCC_ClockConfig+0x1c8>)
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	f023 0203 	bic.w	r2, r3, #3
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	4936      	ldr	r1, [pc, #216]	; (80036a8 <HAL_RCC_ClockConfig+0x1c8>)
 80035d0:	4313      	orrs	r3, r2
 80035d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035d4:	f7fe fa40 	bl	8001a58 <HAL_GetTick>
 80035d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035da:	e00a      	b.n	80035f2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035dc:	f7fe fa3c 	bl	8001a58 <HAL_GetTick>
 80035e0:	4602      	mov	r2, r0
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	1ad3      	subs	r3, r2, r3
 80035e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d901      	bls.n	80035f2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e053      	b.n	800369a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035f2:	4b2d      	ldr	r3, [pc, #180]	; (80036a8 <HAL_RCC_ClockConfig+0x1c8>)
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	f003 020c 	and.w	r2, r3, #12
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	429a      	cmp	r2, r3
 8003602:	d1eb      	bne.n	80035dc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003604:	4b27      	ldr	r3, [pc, #156]	; (80036a4 <HAL_RCC_ClockConfig+0x1c4>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 030f 	and.w	r3, r3, #15
 800360c:	683a      	ldr	r2, [r7, #0]
 800360e:	429a      	cmp	r2, r3
 8003610:	d210      	bcs.n	8003634 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003612:	4b24      	ldr	r3, [pc, #144]	; (80036a4 <HAL_RCC_ClockConfig+0x1c4>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f023 020f 	bic.w	r2, r3, #15
 800361a:	4922      	ldr	r1, [pc, #136]	; (80036a4 <HAL_RCC_ClockConfig+0x1c4>)
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	4313      	orrs	r3, r2
 8003620:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003622:	4b20      	ldr	r3, [pc, #128]	; (80036a4 <HAL_RCC_ClockConfig+0x1c4>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 030f 	and.w	r3, r3, #15
 800362a:	683a      	ldr	r2, [r7, #0]
 800362c:	429a      	cmp	r2, r3
 800362e:	d001      	beq.n	8003634 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	e032      	b.n	800369a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0304 	and.w	r3, r3, #4
 800363c:	2b00      	cmp	r3, #0
 800363e:	d008      	beq.n	8003652 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003640:	4b19      	ldr	r3, [pc, #100]	; (80036a8 <HAL_RCC_ClockConfig+0x1c8>)
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	68db      	ldr	r3, [r3, #12]
 800364c:	4916      	ldr	r1, [pc, #88]	; (80036a8 <HAL_RCC_ClockConfig+0x1c8>)
 800364e:	4313      	orrs	r3, r2
 8003650:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 0308 	and.w	r3, r3, #8
 800365a:	2b00      	cmp	r3, #0
 800365c:	d009      	beq.n	8003672 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800365e:	4b12      	ldr	r3, [pc, #72]	; (80036a8 <HAL_RCC_ClockConfig+0x1c8>)
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	691b      	ldr	r3, [r3, #16]
 800366a:	00db      	lsls	r3, r3, #3
 800366c:	490e      	ldr	r1, [pc, #56]	; (80036a8 <HAL_RCC_ClockConfig+0x1c8>)
 800366e:	4313      	orrs	r3, r2
 8003670:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003672:	f000 f821 	bl	80036b8 <HAL_RCC_GetSysClockFreq>
 8003676:	4602      	mov	r2, r0
 8003678:	4b0b      	ldr	r3, [pc, #44]	; (80036a8 <HAL_RCC_ClockConfig+0x1c8>)
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	091b      	lsrs	r3, r3, #4
 800367e:	f003 030f 	and.w	r3, r3, #15
 8003682:	490a      	ldr	r1, [pc, #40]	; (80036ac <HAL_RCC_ClockConfig+0x1cc>)
 8003684:	5ccb      	ldrb	r3, [r1, r3]
 8003686:	fa22 f303 	lsr.w	r3, r2, r3
 800368a:	4a09      	ldr	r2, [pc, #36]	; (80036b0 <HAL_RCC_ClockConfig+0x1d0>)
 800368c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800368e:	4b09      	ldr	r3, [pc, #36]	; (80036b4 <HAL_RCC_ClockConfig+0x1d4>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4618      	mov	r0, r3
 8003694:	f7fd ffee 	bl	8001674 <HAL_InitTick>

  return HAL_OK;
 8003698:	2300      	movs	r3, #0
}
 800369a:	4618      	mov	r0, r3
 800369c:	3710      	adds	r7, #16
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	bf00      	nop
 80036a4:	40023c00 	.word	0x40023c00
 80036a8:	40023800 	.word	0x40023800
 80036ac:	0800be34 	.word	0x0800be34
 80036b0:	20000014 	.word	0x20000014
 80036b4:	20000018 	.word	0x20000018

080036b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80036bc:	b094      	sub	sp, #80	; 0x50
 80036be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80036c0:	2300      	movs	r3, #0
 80036c2:	647b      	str	r3, [r7, #68]	; 0x44
 80036c4:	2300      	movs	r3, #0
 80036c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80036c8:	2300      	movs	r3, #0
 80036ca:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 80036cc:	2300      	movs	r3, #0
 80036ce:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80036d0:	4b79      	ldr	r3, [pc, #484]	; (80038b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	f003 030c 	and.w	r3, r3, #12
 80036d8:	2b08      	cmp	r3, #8
 80036da:	d00d      	beq.n	80036f8 <HAL_RCC_GetSysClockFreq+0x40>
 80036dc:	2b08      	cmp	r3, #8
 80036de:	f200 80e1 	bhi.w	80038a4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d002      	beq.n	80036ec <HAL_RCC_GetSysClockFreq+0x34>
 80036e6:	2b04      	cmp	r3, #4
 80036e8:	d003      	beq.n	80036f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80036ea:	e0db      	b.n	80038a4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80036ec:	4b73      	ldr	r3, [pc, #460]	; (80038bc <HAL_RCC_GetSysClockFreq+0x204>)
 80036ee:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80036f0:	e0db      	b.n	80038aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80036f2:	4b73      	ldr	r3, [pc, #460]	; (80038c0 <HAL_RCC_GetSysClockFreq+0x208>)
 80036f4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80036f6:	e0d8      	b.n	80038aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80036f8:	4b6f      	ldr	r3, [pc, #444]	; (80038b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003700:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003702:	4b6d      	ldr	r3, [pc, #436]	; (80038b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800370a:	2b00      	cmp	r3, #0
 800370c:	d063      	beq.n	80037d6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800370e:	4b6a      	ldr	r3, [pc, #424]	; (80038b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	099b      	lsrs	r3, r3, #6
 8003714:	2200      	movs	r2, #0
 8003716:	63bb      	str	r3, [r7, #56]	; 0x38
 8003718:	63fa      	str	r2, [r7, #60]	; 0x3c
 800371a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800371c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003720:	633b      	str	r3, [r7, #48]	; 0x30
 8003722:	2300      	movs	r3, #0
 8003724:	637b      	str	r3, [r7, #52]	; 0x34
 8003726:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800372a:	4622      	mov	r2, r4
 800372c:	462b      	mov	r3, r5
 800372e:	f04f 0000 	mov.w	r0, #0
 8003732:	f04f 0100 	mov.w	r1, #0
 8003736:	0159      	lsls	r1, r3, #5
 8003738:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800373c:	0150      	lsls	r0, r2, #5
 800373e:	4602      	mov	r2, r0
 8003740:	460b      	mov	r3, r1
 8003742:	4621      	mov	r1, r4
 8003744:	1a51      	subs	r1, r2, r1
 8003746:	6139      	str	r1, [r7, #16]
 8003748:	4629      	mov	r1, r5
 800374a:	eb63 0301 	sbc.w	r3, r3, r1
 800374e:	617b      	str	r3, [r7, #20]
 8003750:	f04f 0200 	mov.w	r2, #0
 8003754:	f04f 0300 	mov.w	r3, #0
 8003758:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800375c:	4659      	mov	r1, fp
 800375e:	018b      	lsls	r3, r1, #6
 8003760:	4651      	mov	r1, sl
 8003762:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003766:	4651      	mov	r1, sl
 8003768:	018a      	lsls	r2, r1, #6
 800376a:	4651      	mov	r1, sl
 800376c:	ebb2 0801 	subs.w	r8, r2, r1
 8003770:	4659      	mov	r1, fp
 8003772:	eb63 0901 	sbc.w	r9, r3, r1
 8003776:	f04f 0200 	mov.w	r2, #0
 800377a:	f04f 0300 	mov.w	r3, #0
 800377e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003782:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003786:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800378a:	4690      	mov	r8, r2
 800378c:	4699      	mov	r9, r3
 800378e:	4623      	mov	r3, r4
 8003790:	eb18 0303 	adds.w	r3, r8, r3
 8003794:	60bb      	str	r3, [r7, #8]
 8003796:	462b      	mov	r3, r5
 8003798:	eb49 0303 	adc.w	r3, r9, r3
 800379c:	60fb      	str	r3, [r7, #12]
 800379e:	f04f 0200 	mov.w	r2, #0
 80037a2:	f04f 0300 	mov.w	r3, #0
 80037a6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80037aa:	4629      	mov	r1, r5
 80037ac:	024b      	lsls	r3, r1, #9
 80037ae:	4621      	mov	r1, r4
 80037b0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80037b4:	4621      	mov	r1, r4
 80037b6:	024a      	lsls	r2, r1, #9
 80037b8:	4610      	mov	r0, r2
 80037ba:	4619      	mov	r1, r3
 80037bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80037be:	2200      	movs	r2, #0
 80037c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80037c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80037c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80037c8:	f7fc fd92 	bl	80002f0 <__aeabi_uldivmod>
 80037cc:	4602      	mov	r2, r0
 80037ce:	460b      	mov	r3, r1
 80037d0:	4613      	mov	r3, r2
 80037d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80037d4:	e058      	b.n	8003888 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037d6:	4b38      	ldr	r3, [pc, #224]	; (80038b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	099b      	lsrs	r3, r3, #6
 80037dc:	2200      	movs	r2, #0
 80037de:	4618      	mov	r0, r3
 80037e0:	4611      	mov	r1, r2
 80037e2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80037e6:	623b      	str	r3, [r7, #32]
 80037e8:	2300      	movs	r3, #0
 80037ea:	627b      	str	r3, [r7, #36]	; 0x24
 80037ec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80037f0:	4642      	mov	r2, r8
 80037f2:	464b      	mov	r3, r9
 80037f4:	f04f 0000 	mov.w	r0, #0
 80037f8:	f04f 0100 	mov.w	r1, #0
 80037fc:	0159      	lsls	r1, r3, #5
 80037fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003802:	0150      	lsls	r0, r2, #5
 8003804:	4602      	mov	r2, r0
 8003806:	460b      	mov	r3, r1
 8003808:	4641      	mov	r1, r8
 800380a:	ebb2 0a01 	subs.w	sl, r2, r1
 800380e:	4649      	mov	r1, r9
 8003810:	eb63 0b01 	sbc.w	fp, r3, r1
 8003814:	f04f 0200 	mov.w	r2, #0
 8003818:	f04f 0300 	mov.w	r3, #0
 800381c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003820:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003824:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003828:	ebb2 040a 	subs.w	r4, r2, sl
 800382c:	eb63 050b 	sbc.w	r5, r3, fp
 8003830:	f04f 0200 	mov.w	r2, #0
 8003834:	f04f 0300 	mov.w	r3, #0
 8003838:	00eb      	lsls	r3, r5, #3
 800383a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800383e:	00e2      	lsls	r2, r4, #3
 8003840:	4614      	mov	r4, r2
 8003842:	461d      	mov	r5, r3
 8003844:	4643      	mov	r3, r8
 8003846:	18e3      	adds	r3, r4, r3
 8003848:	603b      	str	r3, [r7, #0]
 800384a:	464b      	mov	r3, r9
 800384c:	eb45 0303 	adc.w	r3, r5, r3
 8003850:	607b      	str	r3, [r7, #4]
 8003852:	f04f 0200 	mov.w	r2, #0
 8003856:	f04f 0300 	mov.w	r3, #0
 800385a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800385e:	4629      	mov	r1, r5
 8003860:	028b      	lsls	r3, r1, #10
 8003862:	4621      	mov	r1, r4
 8003864:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003868:	4621      	mov	r1, r4
 800386a:	028a      	lsls	r2, r1, #10
 800386c:	4610      	mov	r0, r2
 800386e:	4619      	mov	r1, r3
 8003870:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003872:	2200      	movs	r2, #0
 8003874:	61bb      	str	r3, [r7, #24]
 8003876:	61fa      	str	r2, [r7, #28]
 8003878:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800387c:	f7fc fd38 	bl	80002f0 <__aeabi_uldivmod>
 8003880:	4602      	mov	r2, r0
 8003882:	460b      	mov	r3, r1
 8003884:	4613      	mov	r3, r2
 8003886:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003888:	4b0b      	ldr	r3, [pc, #44]	; (80038b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	0c1b      	lsrs	r3, r3, #16
 800388e:	f003 0303 	and.w	r3, r3, #3
 8003892:	3301      	adds	r3, #1
 8003894:	005b      	lsls	r3, r3, #1
 8003896:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8003898:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800389a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800389c:	fbb2 f3f3 	udiv	r3, r2, r3
 80038a0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80038a2:	e002      	b.n	80038aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80038a4:	4b05      	ldr	r3, [pc, #20]	; (80038bc <HAL_RCC_GetSysClockFreq+0x204>)
 80038a6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80038a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3750      	adds	r7, #80	; 0x50
 80038b0:	46bd      	mov	sp, r7
 80038b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80038b6:	bf00      	nop
 80038b8:	40023800 	.word	0x40023800
 80038bc:	00f42400 	.word	0x00f42400
 80038c0:	007a1200 	.word	0x007a1200

080038c4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038c4:	b480      	push	{r7}
 80038c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038c8:	4b03      	ldr	r3, [pc, #12]	; (80038d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80038ca:	681b      	ldr	r3, [r3, #0]
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr
 80038d6:	bf00      	nop
 80038d8:	20000014 	.word	0x20000014

080038dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80038e0:	f7ff fff0 	bl	80038c4 <HAL_RCC_GetHCLKFreq>
 80038e4:	4602      	mov	r2, r0
 80038e6:	4b05      	ldr	r3, [pc, #20]	; (80038fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	0a9b      	lsrs	r3, r3, #10
 80038ec:	f003 0307 	and.w	r3, r3, #7
 80038f0:	4903      	ldr	r1, [pc, #12]	; (8003900 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038f2:	5ccb      	ldrb	r3, [r1, r3]
 80038f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	bd80      	pop	{r7, pc}
 80038fc:	40023800 	.word	0x40023800
 8003900:	0800be44 	.word	0x0800be44

08003904 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003908:	f7ff ffdc 	bl	80038c4 <HAL_RCC_GetHCLKFreq>
 800390c:	4602      	mov	r2, r0
 800390e:	4b05      	ldr	r3, [pc, #20]	; (8003924 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	0b5b      	lsrs	r3, r3, #13
 8003914:	f003 0307 	and.w	r3, r3, #7
 8003918:	4903      	ldr	r1, [pc, #12]	; (8003928 <HAL_RCC_GetPCLK2Freq+0x24>)
 800391a:	5ccb      	ldrb	r3, [r1, r3]
 800391c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003920:	4618      	mov	r0, r3
 8003922:	bd80      	pop	{r7, pc}
 8003924:	40023800 	.word	0x40023800
 8003928:	0800be44 	.word	0x0800be44

0800392c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800392c:	b480      	push	{r7}
 800392e:	b083      	sub	sp, #12
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
 8003934:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	220f      	movs	r2, #15
 800393a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800393c:	4b12      	ldr	r3, [pc, #72]	; (8003988 <HAL_RCC_GetClockConfig+0x5c>)
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	f003 0203 	and.w	r2, r3, #3
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003948:	4b0f      	ldr	r3, [pc, #60]	; (8003988 <HAL_RCC_GetClockConfig+0x5c>)
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003954:	4b0c      	ldr	r3, [pc, #48]	; (8003988 <HAL_RCC_GetClockConfig+0x5c>)
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003960:	4b09      	ldr	r3, [pc, #36]	; (8003988 <HAL_RCC_GetClockConfig+0x5c>)
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	08db      	lsrs	r3, r3, #3
 8003966:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800396e:	4b07      	ldr	r3, [pc, #28]	; (800398c <HAL_RCC_GetClockConfig+0x60>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f003 020f 	and.w	r2, r3, #15
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	601a      	str	r2, [r3, #0]
}
 800397a:	bf00      	nop
 800397c:	370c      	adds	r7, #12
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr
 8003986:	bf00      	nop
 8003988:	40023800 	.word	0x40023800
 800398c:	40023c00 	.word	0x40023c00

08003990 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b088      	sub	sp, #32
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003998:	2300      	movs	r3, #0
 800399a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800399c:	2300      	movs	r3, #0
 800399e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80039a0:	2300      	movs	r3, #0
 80039a2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80039a4:	2300      	movs	r3, #0
 80039a6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80039a8:	2300      	movs	r3, #0
 80039aa:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 0301 	and.w	r3, r3, #1
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d012      	beq.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80039b8:	4b69      	ldr	r3, [pc, #420]	; (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	4a68      	ldr	r2, [pc, #416]	; (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039be:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80039c2:	6093      	str	r3, [r2, #8]
 80039c4:	4b66      	ldr	r3, [pc, #408]	; (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039c6:	689a      	ldr	r2, [r3, #8]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039cc:	4964      	ldr	r1, [pc, #400]	; (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039ce:	4313      	orrs	r3, r2
 80039d0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d101      	bne.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80039da:	2301      	movs	r3, #1
 80039dc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d017      	beq.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80039ea:	4b5d      	ldr	r3, [pc, #372]	; (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039f0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039f8:	4959      	ldr	r1, [pc, #356]	; (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039fa:	4313      	orrs	r3, r2
 80039fc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a04:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a08:	d101      	bne.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d101      	bne.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003a16:	2301      	movs	r3, #1
 8003a18:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d017      	beq.n	8003a56 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003a26:	4b4e      	ldr	r3, [pc, #312]	; (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a2c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a34:	494a      	ldr	r1, [pc, #296]	; (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a36:	4313      	orrs	r3, r2
 8003a38:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a40:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a44:	d101      	bne.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003a46:	2301      	movs	r3, #1
 8003a48:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d101      	bne.n	8003a56 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003a52:	2301      	movs	r3, #1
 8003a54:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d001      	beq.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003a62:	2301      	movs	r3, #1
 8003a64:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 0320 	and.w	r3, r3, #32
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	f000 808b 	beq.w	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003a74:	4b3a      	ldr	r3, [pc, #232]	; (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a78:	4a39      	ldr	r2, [pc, #228]	; (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a7e:	6413      	str	r3, [r2, #64]	; 0x40
 8003a80:	4b37      	ldr	r3, [pc, #220]	; (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a88:	60bb      	str	r3, [r7, #8]
 8003a8a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003a8c:	4b35      	ldr	r3, [pc, #212]	; (8003b64 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a34      	ldr	r2, [pc, #208]	; (8003b64 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003a92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a96:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a98:	f7fd ffde 	bl	8001a58 <HAL_GetTick>
 8003a9c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003a9e:	e008      	b.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003aa0:	f7fd ffda 	bl	8001a58 <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	1ad3      	subs	r3, r2, r3
 8003aaa:	2b64      	cmp	r3, #100	; 0x64
 8003aac:	d901      	bls.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003aae:	2303      	movs	r3, #3
 8003ab0:	e38f      	b.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003ab2:	4b2c      	ldr	r3, [pc, #176]	; (8003b64 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d0f0      	beq.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003abe:	4b28      	ldr	r3, [pc, #160]	; (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ac2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ac6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d035      	beq.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ad6:	693a      	ldr	r2, [r7, #16]
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d02e      	beq.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003adc:	4b20      	ldr	r3, [pc, #128]	; (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ade:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ae0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ae4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003ae6:	4b1e      	ldr	r3, [pc, #120]	; (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ae8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003aea:	4a1d      	ldr	r2, [pc, #116]	; (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003af0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003af2:	4b1b      	ldr	r3, [pc, #108]	; (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003af4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003af6:	4a1a      	ldr	r2, [pc, #104]	; (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003af8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003afc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003afe:	4a18      	ldr	r2, [pc, #96]	; (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003b04:	4b16      	ldr	r3, [pc, #88]	; (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b08:	f003 0301 	and.w	r3, r3, #1
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d114      	bne.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b10:	f7fd ffa2 	bl	8001a58 <HAL_GetTick>
 8003b14:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b16:	e00a      	b.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b18:	f7fd ff9e 	bl	8001a58 <HAL_GetTick>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d901      	bls.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003b2a:	2303      	movs	r3, #3
 8003b2c:	e351      	b.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b2e:	4b0c      	ldr	r3, [pc, #48]	; (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b32:	f003 0302 	and.w	r3, r3, #2
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d0ee      	beq.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b42:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003b46:	d111      	bne.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003b48:	4b05      	ldr	r3, [pc, #20]	; (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b4a:	689b      	ldr	r3, [r3, #8]
 8003b4c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003b54:	4b04      	ldr	r3, [pc, #16]	; (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003b56:	400b      	ands	r3, r1
 8003b58:	4901      	ldr	r1, [pc, #4]	; (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	608b      	str	r3, [r1, #8]
 8003b5e:	e00b      	b.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003b60:	40023800 	.word	0x40023800
 8003b64:	40007000 	.word	0x40007000
 8003b68:	0ffffcff 	.word	0x0ffffcff
 8003b6c:	4bac      	ldr	r3, [pc, #688]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	4aab      	ldr	r2, [pc, #684]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b72:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003b76:	6093      	str	r3, [r2, #8]
 8003b78:	4ba9      	ldr	r3, [pc, #676]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b7a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b84:	49a6      	ldr	r1, [pc, #664]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b86:	4313      	orrs	r3, r2
 8003b88:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 0310 	and.w	r3, r3, #16
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d010      	beq.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003b96:	4ba2      	ldr	r3, [pc, #648]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b98:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b9c:	4aa0      	ldr	r2, [pc, #640]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b9e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003ba2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003ba6:	4b9e      	ldr	r3, [pc, #632]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ba8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bb0:	499b      	ldr	r1, [pc, #620]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d00a      	beq.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003bc4:	4b96      	ldr	r3, [pc, #600]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bca:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003bd2:	4993      	ldr	r1, [pc, #588]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d00a      	beq.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003be6:	4b8e      	ldr	r3, [pc, #568]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bec:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003bf4:	498a      	ldr	r1, [pc, #552]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d00a      	beq.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003c08:	4b85      	ldr	r3, [pc, #532]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c0e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c16:	4982      	ldr	r1, [pc, #520]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d00a      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003c2a:	4b7d      	ldr	r3, [pc, #500]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c30:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c38:	4979      	ldr	r1, [pc, #484]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d00a      	beq.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c4c:	4b74      	ldr	r3, [pc, #464]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c52:	f023 0203 	bic.w	r2, r3, #3
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c5a:	4971      	ldr	r1, [pc, #452]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d00a      	beq.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c6e:	4b6c      	ldr	r3, [pc, #432]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c74:	f023 020c 	bic.w	r2, r3, #12
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c7c:	4968      	ldr	r1, [pc, #416]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d00a      	beq.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003c90:	4b63      	ldr	r3, [pc, #396]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c96:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c9e:	4960      	ldr	r1, [pc, #384]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d00a      	beq.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003cb2:	4b5b      	ldr	r3, [pc, #364]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cb8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cc0:	4957      	ldr	r1, [pc, #348]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d00a      	beq.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003cd4:	4b52      	ldr	r3, [pc, #328]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cda:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ce2:	494f      	ldr	r1, [pc, #316]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d00a      	beq.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003cf6:	4b4a      	ldr	r3, [pc, #296]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cfc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d04:	4946      	ldr	r1, [pc, #280]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d06:	4313      	orrs	r3, r2
 8003d08:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d00a      	beq.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003d18:	4b41      	ldr	r3, [pc, #260]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d1e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d26:	493e      	ldr	r1, [pc, #248]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d00a      	beq.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003d3a:	4b39      	ldr	r3, [pc, #228]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d40:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d48:	4935      	ldr	r1, [pc, #212]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d00a      	beq.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003d5c:	4b30      	ldr	r3, [pc, #192]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d62:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d6a:	492d      	ldr	r1, [pc, #180]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d011      	beq.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003d7e:	4b28      	ldr	r3, [pc, #160]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d84:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d8c:	4924      	ldr	r1, [pc, #144]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d98:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003d9c:	d101      	bne.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0308 	and.w	r3, r3, #8
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d001      	beq.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003dae:	2301      	movs	r3, #1
 8003db0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d00a      	beq.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003dbe:	4b18      	ldr	r3, [pc, #96]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003dc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dc4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003dcc:	4914      	ldr	r1, [pc, #80]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d00b      	beq.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003de0:	4b0f      	ldr	r3, [pc, #60]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003de6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003df0:	490b      	ldr	r1, [pc, #44]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003df2:	4313      	orrs	r3, r2
 8003df4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d00f      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003e04:	4b06      	ldr	r3, [pc, #24]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e0a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e14:	4902      	ldr	r1, [pc, #8]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003e16:	4313      	orrs	r3, r2
 8003e18:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003e1c:	e002      	b.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8003e1e:	bf00      	nop
 8003e20:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d00b      	beq.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003e30:	4b8a      	ldr	r3, [pc, #552]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e32:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e36:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e40:	4986      	ldr	r1, [pc, #536]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e42:	4313      	orrs	r3, r2
 8003e44:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d00b      	beq.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003e54:	4b81      	ldr	r3, [pc, #516]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e56:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e5a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e64:	497d      	ldr	r1, [pc, #500]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e66:	4313      	orrs	r3, r2
 8003e68:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003e6c:	69fb      	ldr	r3, [r7, #28]
 8003e6e:	2b01      	cmp	r3, #1
 8003e70:	d006      	beq.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	f000 80d6 	beq.w	800402c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003e80:	4b76      	ldr	r3, [pc, #472]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a75      	ldr	r2, [pc, #468]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e86:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003e8a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e8c:	f7fd fde4 	bl	8001a58 <HAL_GetTick>
 8003e90:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e92:	e008      	b.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003e94:	f7fd fde0 	bl	8001a58 <HAL_GetTick>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	2b64      	cmp	r3, #100	; 0x64
 8003ea0:	d901      	bls.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	e195      	b.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003ea6:	4b6d      	ldr	r3, [pc, #436]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d1f0      	bne.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0301 	and.w	r3, r3, #1
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d021      	beq.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d11d      	bne.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003ec6:	4b65      	ldr	r3, [pc, #404]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ec8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ecc:	0c1b      	lsrs	r3, r3, #16
 8003ece:	f003 0303 	and.w	r3, r3, #3
 8003ed2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003ed4:	4b61      	ldr	r3, [pc, #388]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ed6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003eda:	0e1b      	lsrs	r3, r3, #24
 8003edc:	f003 030f 	and.w	r3, r3, #15
 8003ee0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	019a      	lsls	r2, r3, #6
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	041b      	lsls	r3, r3, #16
 8003eec:	431a      	orrs	r2, r3
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	061b      	lsls	r3, r3, #24
 8003ef2:	431a      	orrs	r2, r3
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	071b      	lsls	r3, r3, #28
 8003efa:	4958      	ldr	r1, [pc, #352]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003efc:	4313      	orrs	r3, r2
 8003efe:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d004      	beq.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f12:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f16:	d00a      	beq.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d02e      	beq.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f28:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f2c:	d129      	bne.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003f2e:	4b4b      	ldr	r3, [pc, #300]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f30:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f34:	0c1b      	lsrs	r3, r3, #16
 8003f36:	f003 0303 	and.w	r3, r3, #3
 8003f3a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003f3c:	4b47      	ldr	r3, [pc, #284]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f42:	0f1b      	lsrs	r3, r3, #28
 8003f44:	f003 0307 	and.w	r3, r3, #7
 8003f48:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	019a      	lsls	r2, r3, #6
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	041b      	lsls	r3, r3, #16
 8003f54:	431a      	orrs	r2, r3
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	68db      	ldr	r3, [r3, #12]
 8003f5a:	061b      	lsls	r3, r3, #24
 8003f5c:	431a      	orrs	r2, r3
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	071b      	lsls	r3, r3, #28
 8003f62:	493e      	ldr	r1, [pc, #248]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f64:	4313      	orrs	r3, r2
 8003f66:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003f6a:	4b3c      	ldr	r3, [pc, #240]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f70:	f023 021f 	bic.w	r2, r3, #31
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f78:	3b01      	subs	r3, #1
 8003f7a:	4938      	ldr	r1, [pc, #224]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d01d      	beq.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003f8e:	4b33      	ldr	r3, [pc, #204]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f90:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f94:	0e1b      	lsrs	r3, r3, #24
 8003f96:	f003 030f 	and.w	r3, r3, #15
 8003f9a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003f9c:	4b2f      	ldr	r3, [pc, #188]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003fa2:	0f1b      	lsrs	r3, r3, #28
 8003fa4:	f003 0307 	and.w	r3, r3, #7
 8003fa8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	019a      	lsls	r2, r3, #6
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	691b      	ldr	r3, [r3, #16]
 8003fb4:	041b      	lsls	r3, r3, #16
 8003fb6:	431a      	orrs	r2, r3
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	061b      	lsls	r3, r3, #24
 8003fbc:	431a      	orrs	r2, r3
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	071b      	lsls	r3, r3, #28
 8003fc2:	4926      	ldr	r1, [pc, #152]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d011      	beq.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	019a      	lsls	r2, r3, #6
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	691b      	ldr	r3, [r3, #16]
 8003fe0:	041b      	lsls	r3, r3, #16
 8003fe2:	431a      	orrs	r2, r3
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	061b      	lsls	r3, r3, #24
 8003fea:	431a      	orrs	r2, r3
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	071b      	lsls	r3, r3, #28
 8003ff2:	491a      	ldr	r1, [pc, #104]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003ffa:	4b18      	ldr	r3, [pc, #96]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a17      	ldr	r2, [pc, #92]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004000:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004004:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004006:	f7fd fd27 	bl	8001a58 <HAL_GetTick>
 800400a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800400c:	e008      	b.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800400e:	f7fd fd23 	bl	8001a58 <HAL_GetTick>
 8004012:	4602      	mov	r2, r0
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	1ad3      	subs	r3, r2, r3
 8004018:	2b64      	cmp	r3, #100	; 0x64
 800401a:	d901      	bls.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800401c:	2303      	movs	r3, #3
 800401e:	e0d8      	b.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004020:	4b0e      	ldr	r3, [pc, #56]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004028:	2b00      	cmp	r3, #0
 800402a:	d0f0      	beq.n	800400e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800402c:	69bb      	ldr	r3, [r7, #24]
 800402e:	2b01      	cmp	r3, #1
 8004030:	f040 80ce 	bne.w	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004034:	4b09      	ldr	r3, [pc, #36]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a08      	ldr	r2, [pc, #32]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800403a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800403e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004040:	f7fd fd0a 	bl	8001a58 <HAL_GetTick>
 8004044:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004046:	e00b      	b.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004048:	f7fd fd06 	bl	8001a58 <HAL_GetTick>
 800404c:	4602      	mov	r2, r0
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	2b64      	cmp	r3, #100	; 0x64
 8004054:	d904      	bls.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004056:	2303      	movs	r3, #3
 8004058:	e0bb      	b.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800405a:	bf00      	nop
 800405c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004060:	4b5e      	ldr	r3, [pc, #376]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004068:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800406c:	d0ec      	beq.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004076:	2b00      	cmp	r3, #0
 8004078:	d003      	beq.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800407e:	2b00      	cmp	r3, #0
 8004080:	d009      	beq.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800408a:	2b00      	cmp	r3, #0
 800408c:	d02e      	beq.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004092:	2b00      	cmp	r3, #0
 8004094:	d12a      	bne.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004096:	4b51      	ldr	r3, [pc, #324]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004098:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800409c:	0c1b      	lsrs	r3, r3, #16
 800409e:	f003 0303 	and.w	r3, r3, #3
 80040a2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80040a4:	4b4d      	ldr	r3, [pc, #308]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80040a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040aa:	0f1b      	lsrs	r3, r3, #28
 80040ac:	f003 0307 	and.w	r3, r3, #7
 80040b0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	695b      	ldr	r3, [r3, #20]
 80040b6:	019a      	lsls	r2, r3, #6
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	041b      	lsls	r3, r3, #16
 80040bc:	431a      	orrs	r2, r3
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	699b      	ldr	r3, [r3, #24]
 80040c2:	061b      	lsls	r3, r3, #24
 80040c4:	431a      	orrs	r2, r3
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	071b      	lsls	r3, r3, #28
 80040ca:	4944      	ldr	r1, [pc, #272]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80040cc:	4313      	orrs	r3, r2
 80040ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80040d2:	4b42      	ldr	r3, [pc, #264]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80040d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80040d8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040e0:	3b01      	subs	r3, #1
 80040e2:	021b      	lsls	r3, r3, #8
 80040e4:	493d      	ldr	r1, [pc, #244]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80040e6:	4313      	orrs	r3, r2
 80040e8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d022      	beq.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80040fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004100:	d11d      	bne.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004102:	4b36      	ldr	r3, [pc, #216]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004104:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004108:	0e1b      	lsrs	r3, r3, #24
 800410a:	f003 030f 	and.w	r3, r3, #15
 800410e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004110:	4b32      	ldr	r3, [pc, #200]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004112:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004116:	0f1b      	lsrs	r3, r3, #28
 8004118:	f003 0307 	and.w	r3, r3, #7
 800411c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	695b      	ldr	r3, [r3, #20]
 8004122:	019a      	lsls	r2, r3, #6
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6a1b      	ldr	r3, [r3, #32]
 8004128:	041b      	lsls	r3, r3, #16
 800412a:	431a      	orrs	r2, r3
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	061b      	lsls	r3, r3, #24
 8004130:	431a      	orrs	r2, r3
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	071b      	lsls	r3, r3, #28
 8004136:	4929      	ldr	r1, [pc, #164]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004138:	4313      	orrs	r3, r2
 800413a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 0308 	and.w	r3, r3, #8
 8004146:	2b00      	cmp	r3, #0
 8004148:	d028      	beq.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800414a:	4b24      	ldr	r3, [pc, #144]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800414c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004150:	0e1b      	lsrs	r3, r3, #24
 8004152:	f003 030f 	and.w	r3, r3, #15
 8004156:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004158:	4b20      	ldr	r3, [pc, #128]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800415a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800415e:	0c1b      	lsrs	r3, r3, #16
 8004160:	f003 0303 	and.w	r3, r3, #3
 8004164:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	695b      	ldr	r3, [r3, #20]
 800416a:	019a      	lsls	r2, r3, #6
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	041b      	lsls	r3, r3, #16
 8004170:	431a      	orrs	r2, r3
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	061b      	lsls	r3, r3, #24
 8004176:	431a      	orrs	r2, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	69db      	ldr	r3, [r3, #28]
 800417c:	071b      	lsls	r3, r3, #28
 800417e:	4917      	ldr	r1, [pc, #92]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004180:	4313      	orrs	r3, r2
 8004182:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004186:	4b15      	ldr	r3, [pc, #84]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004188:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800418c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004194:	4911      	ldr	r1, [pc, #68]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004196:	4313      	orrs	r3, r2
 8004198:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800419c:	4b0f      	ldr	r3, [pc, #60]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a0e      	ldr	r2, [pc, #56]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80041a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041a8:	f7fd fc56 	bl	8001a58 <HAL_GetTick>
 80041ac:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80041ae:	e008      	b.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80041b0:	f7fd fc52 	bl	8001a58 <HAL_GetTick>
 80041b4:	4602      	mov	r2, r0
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	1ad3      	subs	r3, r2, r3
 80041ba:	2b64      	cmp	r3, #100	; 0x64
 80041bc:	d901      	bls.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80041be:	2303      	movs	r3, #3
 80041c0:	e007      	b.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80041c2:	4b06      	ldr	r3, [pc, #24]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80041ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80041ce:	d1ef      	bne.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80041d0:	2300      	movs	r3, #0
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3720      	adds	r7, #32
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}
 80041da:	bf00      	nop
 80041dc:	40023800 	.word	0x40023800

080041e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b082      	sub	sp, #8
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d101      	bne.n	80041f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e049      	b.n	8004286 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d106      	bne.n	800420c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2200      	movs	r2, #0
 8004202:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f000 f841 	bl	800428e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2202      	movs	r2, #2
 8004210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	3304      	adds	r3, #4
 800421c:	4619      	mov	r1, r3
 800421e:	4610      	mov	r0, r2
 8004220:	f000 fa00 	bl	8004624 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2201      	movs	r2, #1
 8004228:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2201      	movs	r2, #1
 8004238:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2201      	movs	r2, #1
 8004248:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2201      	movs	r2, #1
 8004250:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2201      	movs	r2, #1
 8004258:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2201      	movs	r2, #1
 8004260:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2201      	movs	r2, #1
 8004268:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2201      	movs	r2, #1
 8004270:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2201      	movs	r2, #1
 8004278:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2201      	movs	r2, #1
 8004280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004284:	2300      	movs	r3, #0
}
 8004286:	4618      	mov	r0, r3
 8004288:	3708      	adds	r7, #8
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}

0800428e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800428e:	b480      	push	{r7}
 8004290:	b083      	sub	sp, #12
 8004292:	af00      	add	r7, sp, #0
 8004294:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004296:	bf00      	nop
 8004298:	370c      	adds	r7, #12
 800429a:	46bd      	mov	sp, r7
 800429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a0:	4770      	bx	lr
	...

080042a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b085      	sub	sp, #20
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d001      	beq.n	80042bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	e054      	b.n	8004366 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2202      	movs	r2, #2
 80042c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	68da      	ldr	r2, [r3, #12]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f042 0201 	orr.w	r2, r2, #1
 80042d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a26      	ldr	r2, [pc, #152]	; (8004374 <HAL_TIM_Base_Start_IT+0xd0>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d022      	beq.n	8004324 <HAL_TIM_Base_Start_IT+0x80>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042e6:	d01d      	beq.n	8004324 <HAL_TIM_Base_Start_IT+0x80>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a22      	ldr	r2, [pc, #136]	; (8004378 <HAL_TIM_Base_Start_IT+0xd4>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d018      	beq.n	8004324 <HAL_TIM_Base_Start_IT+0x80>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a21      	ldr	r2, [pc, #132]	; (800437c <HAL_TIM_Base_Start_IT+0xd8>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d013      	beq.n	8004324 <HAL_TIM_Base_Start_IT+0x80>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a1f      	ldr	r2, [pc, #124]	; (8004380 <HAL_TIM_Base_Start_IT+0xdc>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d00e      	beq.n	8004324 <HAL_TIM_Base_Start_IT+0x80>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a1e      	ldr	r2, [pc, #120]	; (8004384 <HAL_TIM_Base_Start_IT+0xe0>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d009      	beq.n	8004324 <HAL_TIM_Base_Start_IT+0x80>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a1c      	ldr	r2, [pc, #112]	; (8004388 <HAL_TIM_Base_Start_IT+0xe4>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d004      	beq.n	8004324 <HAL_TIM_Base_Start_IT+0x80>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a1b      	ldr	r2, [pc, #108]	; (800438c <HAL_TIM_Base_Start_IT+0xe8>)
 8004320:	4293      	cmp	r3, r2
 8004322:	d115      	bne.n	8004350 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	689a      	ldr	r2, [r3, #8]
 800432a:	4b19      	ldr	r3, [pc, #100]	; (8004390 <HAL_TIM_Base_Start_IT+0xec>)
 800432c:	4013      	ands	r3, r2
 800432e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2b06      	cmp	r3, #6
 8004334:	d015      	beq.n	8004362 <HAL_TIM_Base_Start_IT+0xbe>
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800433c:	d011      	beq.n	8004362 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f042 0201 	orr.w	r2, r2, #1
 800434c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800434e:	e008      	b.n	8004362 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f042 0201 	orr.w	r2, r2, #1
 800435e:	601a      	str	r2, [r3, #0]
 8004360:	e000      	b.n	8004364 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004362:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004364:	2300      	movs	r3, #0
}
 8004366:	4618      	mov	r0, r3
 8004368:	3714      	adds	r7, #20
 800436a:	46bd      	mov	sp, r7
 800436c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004370:	4770      	bx	lr
 8004372:	bf00      	nop
 8004374:	40010000 	.word	0x40010000
 8004378:	40000400 	.word	0x40000400
 800437c:	40000800 	.word	0x40000800
 8004380:	40000c00 	.word	0x40000c00
 8004384:	40010400 	.word	0x40010400
 8004388:	40014000 	.word	0x40014000
 800438c:	40001800 	.word	0x40001800
 8004390:	00010007 	.word	0x00010007

08004394 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b082      	sub	sp, #8
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	691b      	ldr	r3, [r3, #16]
 80043a2:	f003 0302 	and.w	r3, r3, #2
 80043a6:	2b02      	cmp	r3, #2
 80043a8:	d122      	bne.n	80043f0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	68db      	ldr	r3, [r3, #12]
 80043b0:	f003 0302 	and.w	r3, r3, #2
 80043b4:	2b02      	cmp	r3, #2
 80043b6:	d11b      	bne.n	80043f0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f06f 0202 	mvn.w	r2, #2
 80043c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2201      	movs	r2, #1
 80043c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	699b      	ldr	r3, [r3, #24]
 80043ce:	f003 0303 	and.w	r3, r3, #3
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d003      	beq.n	80043de <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f000 f905 	bl	80045e6 <HAL_TIM_IC_CaptureCallback>
 80043dc:	e005      	b.n	80043ea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	f000 f8f7 	bl	80045d2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043e4:	6878      	ldr	r0, [r7, #4]
 80043e6:	f000 f908 	bl	80045fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	691b      	ldr	r3, [r3, #16]
 80043f6:	f003 0304 	and.w	r3, r3, #4
 80043fa:	2b04      	cmp	r3, #4
 80043fc:	d122      	bne.n	8004444 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	f003 0304 	and.w	r3, r3, #4
 8004408:	2b04      	cmp	r3, #4
 800440a:	d11b      	bne.n	8004444 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f06f 0204 	mvn.w	r2, #4
 8004414:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2202      	movs	r2, #2
 800441a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	699b      	ldr	r3, [r3, #24]
 8004422:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004426:	2b00      	cmp	r3, #0
 8004428:	d003      	beq.n	8004432 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f000 f8db 	bl	80045e6 <HAL_TIM_IC_CaptureCallback>
 8004430:	e005      	b.n	800443e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	f000 f8cd 	bl	80045d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	f000 f8de 	bl	80045fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	691b      	ldr	r3, [r3, #16]
 800444a:	f003 0308 	and.w	r3, r3, #8
 800444e:	2b08      	cmp	r3, #8
 8004450:	d122      	bne.n	8004498 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	f003 0308 	and.w	r3, r3, #8
 800445c:	2b08      	cmp	r3, #8
 800445e:	d11b      	bne.n	8004498 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f06f 0208 	mvn.w	r2, #8
 8004468:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2204      	movs	r2, #4
 800446e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	69db      	ldr	r3, [r3, #28]
 8004476:	f003 0303 	and.w	r3, r3, #3
 800447a:	2b00      	cmp	r3, #0
 800447c:	d003      	beq.n	8004486 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f000 f8b1 	bl	80045e6 <HAL_TIM_IC_CaptureCallback>
 8004484:	e005      	b.n	8004492 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004486:	6878      	ldr	r0, [r7, #4]
 8004488:	f000 f8a3 	bl	80045d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800448c:	6878      	ldr	r0, [r7, #4]
 800448e:	f000 f8b4 	bl	80045fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2200      	movs	r2, #0
 8004496:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	691b      	ldr	r3, [r3, #16]
 800449e:	f003 0310 	and.w	r3, r3, #16
 80044a2:	2b10      	cmp	r3, #16
 80044a4:	d122      	bne.n	80044ec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	68db      	ldr	r3, [r3, #12]
 80044ac:	f003 0310 	and.w	r3, r3, #16
 80044b0:	2b10      	cmp	r3, #16
 80044b2:	d11b      	bne.n	80044ec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f06f 0210 	mvn.w	r2, #16
 80044bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2208      	movs	r2, #8
 80044c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	69db      	ldr	r3, [r3, #28]
 80044ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d003      	beq.n	80044da <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f000 f887 	bl	80045e6 <HAL_TIM_IC_CaptureCallback>
 80044d8:	e005      	b.n	80044e6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f000 f879 	bl	80045d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f000 f88a 	bl	80045fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2200      	movs	r2, #0
 80044ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	691b      	ldr	r3, [r3, #16]
 80044f2:	f003 0301 	and.w	r3, r3, #1
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d10e      	bne.n	8004518 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	68db      	ldr	r3, [r3, #12]
 8004500:	f003 0301 	and.w	r3, r3, #1
 8004504:	2b01      	cmp	r3, #1
 8004506:	d107      	bne.n	8004518 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f06f 0201 	mvn.w	r2, #1
 8004510:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f7fc fe42 	bl	800119c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	691b      	ldr	r3, [r3, #16]
 800451e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004522:	2b80      	cmp	r3, #128	; 0x80
 8004524:	d10e      	bne.n	8004544 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	68db      	ldr	r3, [r3, #12]
 800452c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004530:	2b80      	cmp	r3, #128	; 0x80
 8004532:	d107      	bne.n	8004544 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800453c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	f000 f91a 	bl	8004778 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	691b      	ldr	r3, [r3, #16]
 800454a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800454e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004552:	d10e      	bne.n	8004572 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800455e:	2b80      	cmp	r3, #128	; 0x80
 8004560:	d107      	bne.n	8004572 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800456a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	f000 f90d 	bl	800478c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	691b      	ldr	r3, [r3, #16]
 8004578:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800457c:	2b40      	cmp	r3, #64	; 0x40
 800457e:	d10e      	bne.n	800459e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	68db      	ldr	r3, [r3, #12]
 8004586:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800458a:	2b40      	cmp	r3, #64	; 0x40
 800458c:	d107      	bne.n	800459e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004596:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	f000 f838 	bl	800460e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	691b      	ldr	r3, [r3, #16]
 80045a4:	f003 0320 	and.w	r3, r3, #32
 80045a8:	2b20      	cmp	r3, #32
 80045aa:	d10e      	bne.n	80045ca <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	68db      	ldr	r3, [r3, #12]
 80045b2:	f003 0320 	and.w	r3, r3, #32
 80045b6:	2b20      	cmp	r3, #32
 80045b8:	d107      	bne.n	80045ca <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f06f 0220 	mvn.w	r2, #32
 80045c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80045c4:	6878      	ldr	r0, [r7, #4]
 80045c6:	f000 f8cd 	bl	8004764 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045ca:	bf00      	nop
 80045cc:	3708      	adds	r7, #8
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}

080045d2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80045d2:	b480      	push	{r7}
 80045d4:	b083      	sub	sp, #12
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80045da:	bf00      	nop
 80045dc:	370c      	adds	r7, #12
 80045de:	46bd      	mov	sp, r7
 80045e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e4:	4770      	bx	lr

080045e6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80045e6:	b480      	push	{r7}
 80045e8:	b083      	sub	sp, #12
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80045ee:	bf00      	nop
 80045f0:	370c      	adds	r7, #12
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr

080045fa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80045fa:	b480      	push	{r7}
 80045fc:	b083      	sub	sp, #12
 80045fe:	af00      	add	r7, sp, #0
 8004600:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004602:	bf00      	nop
 8004604:	370c      	adds	r7, #12
 8004606:	46bd      	mov	sp, r7
 8004608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460c:	4770      	bx	lr

0800460e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800460e:	b480      	push	{r7}
 8004610:	b083      	sub	sp, #12
 8004612:	af00      	add	r7, sp, #0
 8004614:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004616:	bf00      	nop
 8004618:	370c      	adds	r7, #12
 800461a:	46bd      	mov	sp, r7
 800461c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004620:	4770      	bx	lr
	...

08004624 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004624:	b480      	push	{r7}
 8004626:	b085      	sub	sp, #20
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	4a40      	ldr	r2, [pc, #256]	; (8004738 <TIM_Base_SetConfig+0x114>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d013      	beq.n	8004664 <TIM_Base_SetConfig+0x40>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004642:	d00f      	beq.n	8004664 <TIM_Base_SetConfig+0x40>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	4a3d      	ldr	r2, [pc, #244]	; (800473c <TIM_Base_SetConfig+0x118>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d00b      	beq.n	8004664 <TIM_Base_SetConfig+0x40>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	4a3c      	ldr	r2, [pc, #240]	; (8004740 <TIM_Base_SetConfig+0x11c>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d007      	beq.n	8004664 <TIM_Base_SetConfig+0x40>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	4a3b      	ldr	r2, [pc, #236]	; (8004744 <TIM_Base_SetConfig+0x120>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d003      	beq.n	8004664 <TIM_Base_SetConfig+0x40>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	4a3a      	ldr	r2, [pc, #232]	; (8004748 <TIM_Base_SetConfig+0x124>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d108      	bne.n	8004676 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800466a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	68fa      	ldr	r2, [r7, #12]
 8004672:	4313      	orrs	r3, r2
 8004674:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	4a2f      	ldr	r2, [pc, #188]	; (8004738 <TIM_Base_SetConfig+0x114>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d02b      	beq.n	80046d6 <TIM_Base_SetConfig+0xb2>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004684:	d027      	beq.n	80046d6 <TIM_Base_SetConfig+0xb2>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	4a2c      	ldr	r2, [pc, #176]	; (800473c <TIM_Base_SetConfig+0x118>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d023      	beq.n	80046d6 <TIM_Base_SetConfig+0xb2>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	4a2b      	ldr	r2, [pc, #172]	; (8004740 <TIM_Base_SetConfig+0x11c>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d01f      	beq.n	80046d6 <TIM_Base_SetConfig+0xb2>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a2a      	ldr	r2, [pc, #168]	; (8004744 <TIM_Base_SetConfig+0x120>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d01b      	beq.n	80046d6 <TIM_Base_SetConfig+0xb2>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a29      	ldr	r2, [pc, #164]	; (8004748 <TIM_Base_SetConfig+0x124>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d017      	beq.n	80046d6 <TIM_Base_SetConfig+0xb2>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4a28      	ldr	r2, [pc, #160]	; (800474c <TIM_Base_SetConfig+0x128>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d013      	beq.n	80046d6 <TIM_Base_SetConfig+0xb2>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4a27      	ldr	r2, [pc, #156]	; (8004750 <TIM_Base_SetConfig+0x12c>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d00f      	beq.n	80046d6 <TIM_Base_SetConfig+0xb2>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	4a26      	ldr	r2, [pc, #152]	; (8004754 <TIM_Base_SetConfig+0x130>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d00b      	beq.n	80046d6 <TIM_Base_SetConfig+0xb2>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	4a25      	ldr	r2, [pc, #148]	; (8004758 <TIM_Base_SetConfig+0x134>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d007      	beq.n	80046d6 <TIM_Base_SetConfig+0xb2>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	4a24      	ldr	r2, [pc, #144]	; (800475c <TIM_Base_SetConfig+0x138>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d003      	beq.n	80046d6 <TIM_Base_SetConfig+0xb2>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	4a23      	ldr	r2, [pc, #140]	; (8004760 <TIM_Base_SetConfig+0x13c>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d108      	bne.n	80046e8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	68db      	ldr	r3, [r3, #12]
 80046e2:	68fa      	ldr	r2, [r7, #12]
 80046e4:	4313      	orrs	r3, r2
 80046e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	695b      	ldr	r3, [r3, #20]
 80046f2:	4313      	orrs	r3, r2
 80046f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	68fa      	ldr	r2, [r7, #12]
 80046fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	689a      	ldr	r2, [r3, #8]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	4a0a      	ldr	r2, [pc, #40]	; (8004738 <TIM_Base_SetConfig+0x114>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d003      	beq.n	800471c <TIM_Base_SetConfig+0xf8>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	4a0c      	ldr	r2, [pc, #48]	; (8004748 <TIM_Base_SetConfig+0x124>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d103      	bne.n	8004724 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	691a      	ldr	r2, [r3, #16]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2201      	movs	r2, #1
 8004728:	615a      	str	r2, [r3, #20]
}
 800472a:	bf00      	nop
 800472c:	3714      	adds	r7, #20
 800472e:	46bd      	mov	sp, r7
 8004730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004734:	4770      	bx	lr
 8004736:	bf00      	nop
 8004738:	40010000 	.word	0x40010000
 800473c:	40000400 	.word	0x40000400
 8004740:	40000800 	.word	0x40000800
 8004744:	40000c00 	.word	0x40000c00
 8004748:	40010400 	.word	0x40010400
 800474c:	40014000 	.word	0x40014000
 8004750:	40014400 	.word	0x40014400
 8004754:	40014800 	.word	0x40014800
 8004758:	40001800 	.word	0x40001800
 800475c:	40001c00 	.word	0x40001c00
 8004760:	40002000 	.word	0x40002000

08004764 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004764:	b480      	push	{r7}
 8004766:	b083      	sub	sp, #12
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800476c:	bf00      	nop
 800476e:	370c      	adds	r7, #12
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr

08004778 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004778:	b480      	push	{r7}
 800477a:	b083      	sub	sp, #12
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004780:	bf00      	nop
 8004782:	370c      	adds	r7, #12
 8004784:	46bd      	mov	sp, r7
 8004786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478a:	4770      	bx	lr

0800478c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800478c:	b480      	push	{r7}
 800478e:	b083      	sub	sp, #12
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004794:	bf00      	nop
 8004796:	370c      	adds	r7, #12
 8004798:	46bd      	mov	sp, r7
 800479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479e:	4770      	bx	lr

080047a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b082      	sub	sp, #8
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d101      	bne.n	80047b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e040      	b.n	8004834 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d106      	bne.n	80047c8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2200      	movs	r2, #0
 80047be:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f7fc fe74 	bl	80014b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2224      	movs	r2, #36	; 0x24
 80047cc:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	681a      	ldr	r2, [r3, #0]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f022 0201 	bic.w	r2, r2, #1
 80047dc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f000 fc86 	bl	80050f0 <UART_SetConfig>
 80047e4:	4603      	mov	r3, r0
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d101      	bne.n	80047ee <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e022      	b.n	8004834 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d002      	beq.n	80047fc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f000 fede 	bl	80055b8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	685a      	ldr	r2, [r3, #4]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800480a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	689a      	ldr	r2, [r3, #8]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800481a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f042 0201 	orr.w	r2, r2, #1
 800482a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f000 ff65 	bl	80056fc <UART_CheckIdleState>
 8004832:	4603      	mov	r3, r0
}
 8004834:	4618      	mov	r0, r3
 8004836:	3708      	adds	r7, #8
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}

0800483c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b08a      	sub	sp, #40	; 0x28
 8004840:	af02      	add	r7, sp, #8
 8004842:	60f8      	str	r0, [r7, #12]
 8004844:	60b9      	str	r1, [r7, #8]
 8004846:	603b      	str	r3, [r7, #0]
 8004848:	4613      	mov	r3, r2
 800484a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004850:	2b20      	cmp	r3, #32
 8004852:	d171      	bne.n	8004938 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d002      	beq.n	8004860 <HAL_UART_Transmit+0x24>
 800485a:	88fb      	ldrh	r3, [r7, #6]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d101      	bne.n	8004864 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	e06a      	b.n	800493a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2200      	movs	r2, #0
 8004868:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	2221      	movs	r2, #33	; 0x21
 8004870:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004872:	f7fd f8f1 	bl	8001a58 <HAL_GetTick>
 8004876:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	88fa      	ldrh	r2, [r7, #6]
 800487c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	88fa      	ldrh	r2, [r7, #6]
 8004884:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004890:	d108      	bne.n	80048a4 <HAL_UART_Transmit+0x68>
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	691b      	ldr	r3, [r3, #16]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d104      	bne.n	80048a4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800489a:	2300      	movs	r3, #0
 800489c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	61bb      	str	r3, [r7, #24]
 80048a2:	e003      	b.n	80048ac <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80048a8:	2300      	movs	r3, #0
 80048aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80048ac:	e02c      	b.n	8004908 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	9300      	str	r3, [sp, #0]
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	2200      	movs	r2, #0
 80048b6:	2180      	movs	r1, #128	; 0x80
 80048b8:	68f8      	ldr	r0, [r7, #12]
 80048ba:	f000 ff6c 	bl	8005796 <UART_WaitOnFlagUntilTimeout>
 80048be:	4603      	mov	r3, r0
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d001      	beq.n	80048c8 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 80048c4:	2303      	movs	r3, #3
 80048c6:	e038      	b.n	800493a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80048c8:	69fb      	ldr	r3, [r7, #28]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d10b      	bne.n	80048e6 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80048ce:	69bb      	ldr	r3, [r7, #24]
 80048d0:	881b      	ldrh	r3, [r3, #0]
 80048d2:	461a      	mov	r2, r3
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80048dc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80048de:	69bb      	ldr	r3, [r7, #24]
 80048e0:	3302      	adds	r3, #2
 80048e2:	61bb      	str	r3, [r7, #24]
 80048e4:	e007      	b.n	80048f6 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80048e6:	69fb      	ldr	r3, [r7, #28]
 80048e8:	781a      	ldrb	r2, [r3, #0]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80048f0:	69fb      	ldr	r3, [r7, #28]
 80048f2:	3301      	adds	r3, #1
 80048f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80048fc:	b29b      	uxth	r3, r3
 80048fe:	3b01      	subs	r3, #1
 8004900:	b29a      	uxth	r2, r3
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800490e:	b29b      	uxth	r3, r3
 8004910:	2b00      	cmp	r3, #0
 8004912:	d1cc      	bne.n	80048ae <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	9300      	str	r3, [sp, #0]
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	2200      	movs	r2, #0
 800491c:	2140      	movs	r1, #64	; 0x40
 800491e:	68f8      	ldr	r0, [r7, #12]
 8004920:	f000 ff39 	bl	8005796 <UART_WaitOnFlagUntilTimeout>
 8004924:	4603      	mov	r3, r0
 8004926:	2b00      	cmp	r3, #0
 8004928:	d001      	beq.n	800492e <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e005      	b.n	800493a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2220      	movs	r2, #32
 8004932:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004934:	2300      	movs	r3, #0
 8004936:	e000      	b.n	800493a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8004938:	2302      	movs	r3, #2
  }
}
 800493a:	4618      	mov	r0, r3
 800493c:	3720      	adds	r7, #32
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}

08004942 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004942:	b580      	push	{r7, lr}
 8004944:	b08a      	sub	sp, #40	; 0x28
 8004946:	af02      	add	r7, sp, #8
 8004948:	60f8      	str	r0, [r7, #12]
 800494a:	60b9      	str	r1, [r7, #8]
 800494c:	603b      	str	r3, [r7, #0]
 800494e:	4613      	mov	r3, r2
 8004950:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004958:	2b20      	cmp	r3, #32
 800495a:	f040 80b1 	bne.w	8004ac0 <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d002      	beq.n	800496a <HAL_UART_Receive+0x28>
 8004964:	88fb      	ldrh	r3, [r7, #6]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d101      	bne.n	800496e <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	e0a9      	b.n	8004ac2 <HAL_UART_Receive+0x180>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	2200      	movs	r2, #0
 8004972:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2222      	movs	r2, #34	; 0x22
 800497a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2200      	movs	r2, #0
 8004982:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004984:	f7fd f868 	bl	8001a58 <HAL_GetTick>
 8004988:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	88fa      	ldrh	r2, [r7, #6]
 800498e:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	88fa      	ldrh	r2, [r7, #6]
 8004996:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	689b      	ldr	r3, [r3, #8]
 800499e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049a2:	d10e      	bne.n	80049c2 <HAL_UART_Receive+0x80>
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	691b      	ldr	r3, [r3, #16]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d105      	bne.n	80049b8 <HAL_UART_Receive+0x76>
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f240 12ff 	movw	r2, #511	; 0x1ff
 80049b2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80049b6:	e02d      	b.n	8004a14 <HAL_UART_Receive+0xd2>
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	22ff      	movs	r2, #255	; 0xff
 80049bc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80049c0:	e028      	b.n	8004a14 <HAL_UART_Receive+0xd2>
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	689b      	ldr	r3, [r3, #8]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d10d      	bne.n	80049e6 <HAL_UART_Receive+0xa4>
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	691b      	ldr	r3, [r3, #16]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d104      	bne.n	80049dc <HAL_UART_Receive+0x9a>
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	22ff      	movs	r2, #255	; 0xff
 80049d6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80049da:	e01b      	b.n	8004a14 <HAL_UART_Receive+0xd2>
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	227f      	movs	r2, #127	; 0x7f
 80049e0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80049e4:	e016      	b.n	8004a14 <HAL_UART_Receive+0xd2>
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80049ee:	d10d      	bne.n	8004a0c <HAL_UART_Receive+0xca>
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	691b      	ldr	r3, [r3, #16]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d104      	bne.n	8004a02 <HAL_UART_Receive+0xc0>
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	227f      	movs	r2, #127	; 0x7f
 80049fc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004a00:	e008      	b.n	8004a14 <HAL_UART_Receive+0xd2>
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	223f      	movs	r2, #63	; 0x3f
 8004a06:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004a0a:	e003      	b.n	8004a14 <HAL_UART_Receive+0xd2>
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004a1a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a24:	d108      	bne.n	8004a38 <HAL_UART_Receive+0xf6>
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	691b      	ldr	r3, [r3, #16]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d104      	bne.n	8004a38 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	61bb      	str	r3, [r7, #24]
 8004a36:	e003      	b.n	8004a40 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004a40:	e032      	b.n	8004aa8 <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	9300      	str	r3, [sp, #0]
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	2120      	movs	r1, #32
 8004a4c:	68f8      	ldr	r0, [r7, #12]
 8004a4e:	f000 fea2 	bl	8005796 <UART_WaitOnFlagUntilTimeout>
 8004a52:	4603      	mov	r3, r0
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d001      	beq.n	8004a5c <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 8004a58:	2303      	movs	r3, #3
 8004a5a:	e032      	b.n	8004ac2 <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 8004a5c:	69fb      	ldr	r3, [r7, #28]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d10c      	bne.n	8004a7c <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a68:	b29a      	uxth	r2, r3
 8004a6a:	8a7b      	ldrh	r3, [r7, #18]
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	b29a      	uxth	r2, r3
 8004a70:	69bb      	ldr	r3, [r7, #24]
 8004a72:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004a74:	69bb      	ldr	r3, [r7, #24]
 8004a76:	3302      	adds	r3, #2
 8004a78:	61bb      	str	r3, [r7, #24]
 8004a7a:	e00c      	b.n	8004a96 <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a82:	b2da      	uxtb	r2, r3
 8004a84:	8a7b      	ldrh	r3, [r7, #18]
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	4013      	ands	r3, r2
 8004a8a:	b2da      	uxtb	r2, r3
 8004a8c:	69fb      	ldr	r3, [r7, #28]
 8004a8e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004a90:	69fb      	ldr	r3, [r7, #28]
 8004a92:	3301      	adds	r3, #1
 8004a94:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004a9c:	b29b      	uxth	r3, r3
 8004a9e:	3b01      	subs	r3, #1
 8004aa0:	b29a      	uxth	r2, r3
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004aae:	b29b      	uxth	r3, r3
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d1c6      	bne.n	8004a42 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2220      	movs	r2, #32
 8004ab8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8004abc:	2300      	movs	r3, #0
 8004abe:	e000      	b.n	8004ac2 <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 8004ac0:	2302      	movs	r3, #2
  }
}
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	3720      	adds	r7, #32
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}
	...

08004acc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b0ba      	sub	sp, #232	; 0xe8
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	69db      	ldr	r3, [r3, #28]
 8004ada:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	689b      	ldr	r3, [r3, #8]
 8004aee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004af2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8004af6:	f640 030f 	movw	r3, #2063	; 0x80f
 8004afa:	4013      	ands	r3, r2
 8004afc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8004b00:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d115      	bne.n	8004b34 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004b08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b0c:	f003 0320 	and.w	r3, r3, #32
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d00f      	beq.n	8004b34 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004b14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b18:	f003 0320 	and.w	r3, r3, #32
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d009      	beq.n	8004b34 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	f000 82ac 	beq.w	8005082 <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004b2e:	6878      	ldr	r0, [r7, #4]
 8004b30:	4798      	blx	r3
      }
      return;
 8004b32:	e2a6      	b.n	8005082 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004b34:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	f000 8117 	beq.w	8004d6c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004b3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004b42:	f003 0301 	and.w	r3, r3, #1
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d106      	bne.n	8004b58 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004b4a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8004b4e:	4b85      	ldr	r3, [pc, #532]	; (8004d64 <HAL_UART_IRQHandler+0x298>)
 8004b50:	4013      	ands	r3, r2
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	f000 810a 	beq.w	8004d6c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004b58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b5c:	f003 0301 	and.w	r3, r3, #1
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d011      	beq.n	8004b88 <HAL_UART_IRQHandler+0xbc>
 8004b64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d00b      	beq.n	8004b88 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	2201      	movs	r2, #1
 8004b76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b7e:	f043 0201 	orr.w	r2, r3, #1
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004b88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b8c:	f003 0302 	and.w	r3, r3, #2
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d011      	beq.n	8004bb8 <HAL_UART_IRQHandler+0xec>
 8004b94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004b98:	f003 0301 	and.w	r3, r3, #1
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d00b      	beq.n	8004bb8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	2202      	movs	r2, #2
 8004ba6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004bae:	f043 0204 	orr.w	r2, r3, #4
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004bb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004bbc:	f003 0304 	and.w	r3, r3, #4
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d011      	beq.n	8004be8 <HAL_UART_IRQHandler+0x11c>
 8004bc4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004bc8:	f003 0301 	and.w	r3, r3, #1
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d00b      	beq.n	8004be8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	2204      	movs	r2, #4
 8004bd6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004bde:	f043 0202 	orr.w	r2, r3, #2
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004be8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004bec:	f003 0308 	and.w	r3, r3, #8
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d017      	beq.n	8004c24 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004bf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004bf8:	f003 0320 	and.w	r3, r3, #32
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d105      	bne.n	8004c0c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004c00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004c04:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d00b      	beq.n	8004c24 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	2208      	movs	r2, #8
 8004c12:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c1a:	f043 0208 	orr.w	r2, r3, #8
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004c24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d012      	beq.n	8004c56 <HAL_UART_IRQHandler+0x18a>
 8004c30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c34:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d00c      	beq.n	8004c56 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004c44:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c4c:	f043 0220 	orr.w	r2, r3, #32
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	f000 8212 	beq.w	8005086 <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004c62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c66:	f003 0320 	and.w	r3, r3, #32
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d00d      	beq.n	8004c8a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004c6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c72:	f003 0320 	and.w	r3, r3, #32
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d007      	beq.n	8004c8a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d003      	beq.n	8004c8a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c90:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c9e:	2b40      	cmp	r3, #64	; 0x40
 8004ca0:	d005      	beq.n	8004cae <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004ca2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004ca6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d04f      	beq.n	8004d4e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f000 fe37 	bl	8005922 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cbe:	2b40      	cmp	r3, #64	; 0x40
 8004cc0:	d141      	bne.n	8004d46 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	3308      	adds	r3, #8
 8004cc8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ccc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004cd0:	e853 3f00 	ldrex	r3, [r3]
 8004cd4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004cd8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004cdc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ce0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	3308      	adds	r3, #8
 8004cea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004cee:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004cf2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cf6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004cfa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004cfe:	e841 2300 	strex	r3, r2, [r1]
 8004d02:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004d06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d1d9      	bne.n	8004cc2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d013      	beq.n	8004d3e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d1a:	4a13      	ldr	r2, [pc, #76]	; (8004d68 <HAL_UART_IRQHandler+0x29c>)
 8004d1c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d22:	4618      	mov	r0, r3
 8004d24:	f7fd fd9e 	bl	8002864 <HAL_DMA_Abort_IT>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d017      	beq.n	8004d5e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004d38:	4610      	mov	r0, r2
 8004d3a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d3c:	e00f      	b.n	8004d5e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f000 f9b6 	bl	80050b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d44:	e00b      	b.n	8004d5e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f000 f9b2 	bl	80050b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d4c:	e007      	b.n	8004d5e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f000 f9ae 	bl	80050b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2200      	movs	r2, #0
 8004d58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8004d5c:	e193      	b.n	8005086 <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d5e:	bf00      	nop
    return;
 8004d60:	e191      	b.n	8005086 <HAL_UART_IRQHandler+0x5ba>
 8004d62:	bf00      	nop
 8004d64:	04000120 	.word	0x04000120
 8004d68:	080059eb 	.word	0x080059eb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	f040 814c 	bne.w	800500e <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004d76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d7a:	f003 0310 	and.w	r3, r3, #16
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	f000 8145 	beq.w	800500e <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004d84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d88:	f003 0310 	and.w	r3, r3, #16
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	f000 813e 	beq.w	800500e <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	2210      	movs	r2, #16
 8004d98:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004da4:	2b40      	cmp	r3, #64	; 0x40
 8004da6:	f040 80b6 	bne.w	8004f16 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004db6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	f000 8165 	beq.w	800508a <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004dc6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004dca:	429a      	cmp	r2, r3
 8004dcc:	f080 815d 	bcs.w	800508a <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004dd6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004dde:	69db      	ldr	r3, [r3, #28]
 8004de0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004de4:	f000 8086 	beq.w	8004ef4 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004df0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004df4:	e853 3f00 	ldrex	r3, [r3]
 8004df8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004dfc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004e00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e04:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004e12:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004e16:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e1a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004e1e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004e22:	e841 2300 	strex	r3, r2, [r1]
 8004e26:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004e2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d1da      	bne.n	8004de8 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	3308      	adds	r3, #8
 8004e38:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e3a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004e3c:	e853 3f00 	ldrex	r3, [r3]
 8004e40:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004e42:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004e44:	f023 0301 	bic.w	r3, r3, #1
 8004e48:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	3308      	adds	r3, #8
 8004e52:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004e56:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004e5a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e5c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004e5e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004e62:	e841 2300 	strex	r3, r2, [r1]
 8004e66:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004e68:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d1e1      	bne.n	8004e32 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	3308      	adds	r3, #8
 8004e74:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e76:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004e78:	e853 3f00 	ldrex	r3, [r3]
 8004e7c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004e7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e80:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e84:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	3308      	adds	r3, #8
 8004e8e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004e92:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004e94:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e96:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004e98:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004e9a:	e841 2300 	strex	r3, r2, [r1]
 8004e9e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004ea0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d1e3      	bne.n	8004e6e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2220      	movs	r2, #32
 8004eaa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ebc:	e853 3f00 	ldrex	r3, [r3]
 8004ec0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004ec2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ec4:	f023 0310 	bic.w	r3, r3, #16
 8004ec8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	461a      	mov	r2, r3
 8004ed2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004ed6:	65bb      	str	r3, [r7, #88]	; 0x58
 8004ed8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eda:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004edc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004ede:	e841 2300 	strex	r3, r2, [r1]
 8004ee2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004ee4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d1e4      	bne.n	8004eb4 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f7fd fc48 	bl	8002784 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2202      	movs	r2, #2
 8004ef8:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004f06:	b29b      	uxth	r3, r3
 8004f08:	1ad3      	subs	r3, r2, r3
 8004f0a:	b29b      	uxth	r3, r3
 8004f0c:	4619      	mov	r1, r3
 8004f0e:	6878      	ldr	r0, [r7, #4]
 8004f10:	f000 f8d8 	bl	80050c4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004f14:	e0b9      	b.n	800508a <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	1ad3      	subs	r3, r2, r3
 8004f26:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004f30:	b29b      	uxth	r3, r3
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	f000 80ab 	beq.w	800508e <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8004f38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	f000 80a6 	beq.w	800508e <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f4a:	e853 3f00 	ldrex	r3, [r3]
 8004f4e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004f50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f52:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004f56:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	461a      	mov	r2, r3
 8004f60:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004f64:	647b      	str	r3, [r7, #68]	; 0x44
 8004f66:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f68:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004f6a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004f6c:	e841 2300 	strex	r3, r2, [r1]
 8004f70:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004f72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d1e4      	bne.n	8004f42 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	3308      	adds	r3, #8
 8004f7e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f82:	e853 3f00 	ldrex	r3, [r3]
 8004f86:	623b      	str	r3, [r7, #32]
   return(result);
 8004f88:	6a3b      	ldr	r3, [r7, #32]
 8004f8a:	f023 0301 	bic.w	r3, r3, #1
 8004f8e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	3308      	adds	r3, #8
 8004f98:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004f9c:	633a      	str	r2, [r7, #48]	; 0x30
 8004f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fa0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004fa2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004fa4:	e841 2300 	strex	r3, r2, [r1]
 8004fa8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d1e3      	bne.n	8004f78 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2220      	movs	r2, #32
 8004fb4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fca:	693b      	ldr	r3, [r7, #16]
 8004fcc:	e853 3f00 	ldrex	r3, [r3]
 8004fd0:	60fb      	str	r3, [r7, #12]
   return(result);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	f023 0310 	bic.w	r3, r3, #16
 8004fd8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	461a      	mov	r2, r3
 8004fe2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004fe6:	61fb      	str	r3, [r7, #28]
 8004fe8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fea:	69b9      	ldr	r1, [r7, #24]
 8004fec:	69fa      	ldr	r2, [r7, #28]
 8004fee:	e841 2300 	strex	r3, r2, [r1]
 8004ff2:	617b      	str	r3, [r7, #20]
   return(result);
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d1e4      	bne.n	8004fc4 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2202      	movs	r2, #2
 8004ffe:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005000:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005004:	4619      	mov	r1, r3
 8005006:	6878      	ldr	r0, [r7, #4]
 8005008:	f000 f85c 	bl	80050c4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800500c:	e03f      	b.n	800508e <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800500e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005012:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005016:	2b00      	cmp	r3, #0
 8005018:	d00e      	beq.n	8005038 <HAL_UART_IRQHandler+0x56c>
 800501a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800501e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005022:	2b00      	cmp	r3, #0
 8005024:	d008      	beq.n	8005038 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800502e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005030:	6878      	ldr	r0, [r7, #4]
 8005032:	f000 f853 	bl	80050dc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005036:	e02d      	b.n	8005094 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005038:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800503c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005040:	2b00      	cmp	r3, #0
 8005042:	d00e      	beq.n	8005062 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005044:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005048:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800504c:	2b00      	cmp	r3, #0
 800504e:	d008      	beq.n	8005062 <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005054:	2b00      	cmp	r3, #0
 8005056:	d01c      	beq.n	8005092 <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	4798      	blx	r3
    }
    return;
 8005060:	e017      	b.n	8005092 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005062:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005066:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800506a:	2b00      	cmp	r3, #0
 800506c:	d012      	beq.n	8005094 <HAL_UART_IRQHandler+0x5c8>
 800506e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005072:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005076:	2b00      	cmp	r3, #0
 8005078:	d00c      	beq.n	8005094 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f000 fccb 	bl	8005a16 <UART_EndTransmit_IT>
    return;
 8005080:	e008      	b.n	8005094 <HAL_UART_IRQHandler+0x5c8>
      return;
 8005082:	bf00      	nop
 8005084:	e006      	b.n	8005094 <HAL_UART_IRQHandler+0x5c8>
    return;
 8005086:	bf00      	nop
 8005088:	e004      	b.n	8005094 <HAL_UART_IRQHandler+0x5c8>
      return;
 800508a:	bf00      	nop
 800508c:	e002      	b.n	8005094 <HAL_UART_IRQHandler+0x5c8>
      return;
 800508e:	bf00      	nop
 8005090:	e000      	b.n	8005094 <HAL_UART_IRQHandler+0x5c8>
    return;
 8005092:	bf00      	nop
  }

}
 8005094:	37e8      	adds	r7, #232	; 0xe8
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}
 800509a:	bf00      	nop

0800509c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800509c:	b480      	push	{r7}
 800509e:	b083      	sub	sp, #12
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80050a4:	bf00      	nop
 80050a6:	370c      	adds	r7, #12
 80050a8:	46bd      	mov	sp, r7
 80050aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ae:	4770      	bx	lr

080050b0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b083      	sub	sp, #12
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80050b8:	bf00      	nop
 80050ba:	370c      	adds	r7, #12
 80050bc:	46bd      	mov	sp, r7
 80050be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c2:	4770      	bx	lr

080050c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b083      	sub	sp, #12
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
 80050cc:	460b      	mov	r3, r1
 80050ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80050d0:	bf00      	nop
 80050d2:	370c      	adds	r7, #12
 80050d4:	46bd      	mov	sp, r7
 80050d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050da:	4770      	bx	lr

080050dc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80050e4:	bf00      	nop
 80050e6:	370c      	adds	r7, #12
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr

080050f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b088      	sub	sp, #32
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80050f8:	2300      	movs	r3, #0
 80050fa:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	689a      	ldr	r2, [r3, #8]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	691b      	ldr	r3, [r3, #16]
 8005104:	431a      	orrs	r2, r3
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	695b      	ldr	r3, [r3, #20]
 800510a:	431a      	orrs	r2, r3
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	69db      	ldr	r3, [r3, #28]
 8005110:	4313      	orrs	r3, r2
 8005112:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	4ba6      	ldr	r3, [pc, #664]	; (80053b4 <UART_SetConfig+0x2c4>)
 800511c:	4013      	ands	r3, r2
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	6812      	ldr	r2, [r2, #0]
 8005122:	6979      	ldr	r1, [r7, #20]
 8005124:	430b      	orrs	r3, r1
 8005126:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	68da      	ldr	r2, [r3, #12]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	430a      	orrs	r2, r1
 800513c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	699b      	ldr	r3, [r3, #24]
 8005142:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6a1b      	ldr	r3, [r3, #32]
 8005148:	697a      	ldr	r2, [r7, #20]
 800514a:	4313      	orrs	r3, r2
 800514c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	697a      	ldr	r2, [r7, #20]
 800515e:	430a      	orrs	r2, r1
 8005160:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a94      	ldr	r2, [pc, #592]	; (80053b8 <UART_SetConfig+0x2c8>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d120      	bne.n	80051ae <UART_SetConfig+0xbe>
 800516c:	4b93      	ldr	r3, [pc, #588]	; (80053bc <UART_SetConfig+0x2cc>)
 800516e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005172:	f003 0303 	and.w	r3, r3, #3
 8005176:	2b03      	cmp	r3, #3
 8005178:	d816      	bhi.n	80051a8 <UART_SetConfig+0xb8>
 800517a:	a201      	add	r2, pc, #4	; (adr r2, 8005180 <UART_SetConfig+0x90>)
 800517c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005180:	08005191 	.word	0x08005191
 8005184:	0800519d 	.word	0x0800519d
 8005188:	08005197 	.word	0x08005197
 800518c:	080051a3 	.word	0x080051a3
 8005190:	2301      	movs	r3, #1
 8005192:	77fb      	strb	r3, [r7, #31]
 8005194:	e150      	b.n	8005438 <UART_SetConfig+0x348>
 8005196:	2302      	movs	r3, #2
 8005198:	77fb      	strb	r3, [r7, #31]
 800519a:	e14d      	b.n	8005438 <UART_SetConfig+0x348>
 800519c:	2304      	movs	r3, #4
 800519e:	77fb      	strb	r3, [r7, #31]
 80051a0:	e14a      	b.n	8005438 <UART_SetConfig+0x348>
 80051a2:	2308      	movs	r3, #8
 80051a4:	77fb      	strb	r3, [r7, #31]
 80051a6:	e147      	b.n	8005438 <UART_SetConfig+0x348>
 80051a8:	2310      	movs	r3, #16
 80051aa:	77fb      	strb	r3, [r7, #31]
 80051ac:	e144      	b.n	8005438 <UART_SetConfig+0x348>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a83      	ldr	r2, [pc, #524]	; (80053c0 <UART_SetConfig+0x2d0>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d132      	bne.n	800521e <UART_SetConfig+0x12e>
 80051b8:	4b80      	ldr	r3, [pc, #512]	; (80053bc <UART_SetConfig+0x2cc>)
 80051ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051be:	f003 030c 	and.w	r3, r3, #12
 80051c2:	2b0c      	cmp	r3, #12
 80051c4:	d828      	bhi.n	8005218 <UART_SetConfig+0x128>
 80051c6:	a201      	add	r2, pc, #4	; (adr r2, 80051cc <UART_SetConfig+0xdc>)
 80051c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051cc:	08005201 	.word	0x08005201
 80051d0:	08005219 	.word	0x08005219
 80051d4:	08005219 	.word	0x08005219
 80051d8:	08005219 	.word	0x08005219
 80051dc:	0800520d 	.word	0x0800520d
 80051e0:	08005219 	.word	0x08005219
 80051e4:	08005219 	.word	0x08005219
 80051e8:	08005219 	.word	0x08005219
 80051ec:	08005207 	.word	0x08005207
 80051f0:	08005219 	.word	0x08005219
 80051f4:	08005219 	.word	0x08005219
 80051f8:	08005219 	.word	0x08005219
 80051fc:	08005213 	.word	0x08005213
 8005200:	2300      	movs	r3, #0
 8005202:	77fb      	strb	r3, [r7, #31]
 8005204:	e118      	b.n	8005438 <UART_SetConfig+0x348>
 8005206:	2302      	movs	r3, #2
 8005208:	77fb      	strb	r3, [r7, #31]
 800520a:	e115      	b.n	8005438 <UART_SetConfig+0x348>
 800520c:	2304      	movs	r3, #4
 800520e:	77fb      	strb	r3, [r7, #31]
 8005210:	e112      	b.n	8005438 <UART_SetConfig+0x348>
 8005212:	2308      	movs	r3, #8
 8005214:	77fb      	strb	r3, [r7, #31]
 8005216:	e10f      	b.n	8005438 <UART_SetConfig+0x348>
 8005218:	2310      	movs	r3, #16
 800521a:	77fb      	strb	r3, [r7, #31]
 800521c:	e10c      	b.n	8005438 <UART_SetConfig+0x348>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a68      	ldr	r2, [pc, #416]	; (80053c4 <UART_SetConfig+0x2d4>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d120      	bne.n	800526a <UART_SetConfig+0x17a>
 8005228:	4b64      	ldr	r3, [pc, #400]	; (80053bc <UART_SetConfig+0x2cc>)
 800522a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800522e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005232:	2b30      	cmp	r3, #48	; 0x30
 8005234:	d013      	beq.n	800525e <UART_SetConfig+0x16e>
 8005236:	2b30      	cmp	r3, #48	; 0x30
 8005238:	d814      	bhi.n	8005264 <UART_SetConfig+0x174>
 800523a:	2b20      	cmp	r3, #32
 800523c:	d009      	beq.n	8005252 <UART_SetConfig+0x162>
 800523e:	2b20      	cmp	r3, #32
 8005240:	d810      	bhi.n	8005264 <UART_SetConfig+0x174>
 8005242:	2b00      	cmp	r3, #0
 8005244:	d002      	beq.n	800524c <UART_SetConfig+0x15c>
 8005246:	2b10      	cmp	r3, #16
 8005248:	d006      	beq.n	8005258 <UART_SetConfig+0x168>
 800524a:	e00b      	b.n	8005264 <UART_SetConfig+0x174>
 800524c:	2300      	movs	r3, #0
 800524e:	77fb      	strb	r3, [r7, #31]
 8005250:	e0f2      	b.n	8005438 <UART_SetConfig+0x348>
 8005252:	2302      	movs	r3, #2
 8005254:	77fb      	strb	r3, [r7, #31]
 8005256:	e0ef      	b.n	8005438 <UART_SetConfig+0x348>
 8005258:	2304      	movs	r3, #4
 800525a:	77fb      	strb	r3, [r7, #31]
 800525c:	e0ec      	b.n	8005438 <UART_SetConfig+0x348>
 800525e:	2308      	movs	r3, #8
 8005260:	77fb      	strb	r3, [r7, #31]
 8005262:	e0e9      	b.n	8005438 <UART_SetConfig+0x348>
 8005264:	2310      	movs	r3, #16
 8005266:	77fb      	strb	r3, [r7, #31]
 8005268:	e0e6      	b.n	8005438 <UART_SetConfig+0x348>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a56      	ldr	r2, [pc, #344]	; (80053c8 <UART_SetConfig+0x2d8>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d120      	bne.n	80052b6 <UART_SetConfig+0x1c6>
 8005274:	4b51      	ldr	r3, [pc, #324]	; (80053bc <UART_SetConfig+0x2cc>)
 8005276:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800527a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800527e:	2bc0      	cmp	r3, #192	; 0xc0
 8005280:	d013      	beq.n	80052aa <UART_SetConfig+0x1ba>
 8005282:	2bc0      	cmp	r3, #192	; 0xc0
 8005284:	d814      	bhi.n	80052b0 <UART_SetConfig+0x1c0>
 8005286:	2b80      	cmp	r3, #128	; 0x80
 8005288:	d009      	beq.n	800529e <UART_SetConfig+0x1ae>
 800528a:	2b80      	cmp	r3, #128	; 0x80
 800528c:	d810      	bhi.n	80052b0 <UART_SetConfig+0x1c0>
 800528e:	2b00      	cmp	r3, #0
 8005290:	d002      	beq.n	8005298 <UART_SetConfig+0x1a8>
 8005292:	2b40      	cmp	r3, #64	; 0x40
 8005294:	d006      	beq.n	80052a4 <UART_SetConfig+0x1b4>
 8005296:	e00b      	b.n	80052b0 <UART_SetConfig+0x1c0>
 8005298:	2300      	movs	r3, #0
 800529a:	77fb      	strb	r3, [r7, #31]
 800529c:	e0cc      	b.n	8005438 <UART_SetConfig+0x348>
 800529e:	2302      	movs	r3, #2
 80052a0:	77fb      	strb	r3, [r7, #31]
 80052a2:	e0c9      	b.n	8005438 <UART_SetConfig+0x348>
 80052a4:	2304      	movs	r3, #4
 80052a6:	77fb      	strb	r3, [r7, #31]
 80052a8:	e0c6      	b.n	8005438 <UART_SetConfig+0x348>
 80052aa:	2308      	movs	r3, #8
 80052ac:	77fb      	strb	r3, [r7, #31]
 80052ae:	e0c3      	b.n	8005438 <UART_SetConfig+0x348>
 80052b0:	2310      	movs	r3, #16
 80052b2:	77fb      	strb	r3, [r7, #31]
 80052b4:	e0c0      	b.n	8005438 <UART_SetConfig+0x348>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a44      	ldr	r2, [pc, #272]	; (80053cc <UART_SetConfig+0x2dc>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d125      	bne.n	800530c <UART_SetConfig+0x21c>
 80052c0:	4b3e      	ldr	r3, [pc, #248]	; (80053bc <UART_SetConfig+0x2cc>)
 80052c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80052ce:	d017      	beq.n	8005300 <UART_SetConfig+0x210>
 80052d0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80052d4:	d817      	bhi.n	8005306 <UART_SetConfig+0x216>
 80052d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80052da:	d00b      	beq.n	80052f4 <UART_SetConfig+0x204>
 80052dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80052e0:	d811      	bhi.n	8005306 <UART_SetConfig+0x216>
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d003      	beq.n	80052ee <UART_SetConfig+0x1fe>
 80052e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052ea:	d006      	beq.n	80052fa <UART_SetConfig+0x20a>
 80052ec:	e00b      	b.n	8005306 <UART_SetConfig+0x216>
 80052ee:	2300      	movs	r3, #0
 80052f0:	77fb      	strb	r3, [r7, #31]
 80052f2:	e0a1      	b.n	8005438 <UART_SetConfig+0x348>
 80052f4:	2302      	movs	r3, #2
 80052f6:	77fb      	strb	r3, [r7, #31]
 80052f8:	e09e      	b.n	8005438 <UART_SetConfig+0x348>
 80052fa:	2304      	movs	r3, #4
 80052fc:	77fb      	strb	r3, [r7, #31]
 80052fe:	e09b      	b.n	8005438 <UART_SetConfig+0x348>
 8005300:	2308      	movs	r3, #8
 8005302:	77fb      	strb	r3, [r7, #31]
 8005304:	e098      	b.n	8005438 <UART_SetConfig+0x348>
 8005306:	2310      	movs	r3, #16
 8005308:	77fb      	strb	r3, [r7, #31]
 800530a:	e095      	b.n	8005438 <UART_SetConfig+0x348>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4a2f      	ldr	r2, [pc, #188]	; (80053d0 <UART_SetConfig+0x2e0>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d125      	bne.n	8005362 <UART_SetConfig+0x272>
 8005316:	4b29      	ldr	r3, [pc, #164]	; (80053bc <UART_SetConfig+0x2cc>)
 8005318:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800531c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005320:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005324:	d017      	beq.n	8005356 <UART_SetConfig+0x266>
 8005326:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800532a:	d817      	bhi.n	800535c <UART_SetConfig+0x26c>
 800532c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005330:	d00b      	beq.n	800534a <UART_SetConfig+0x25a>
 8005332:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005336:	d811      	bhi.n	800535c <UART_SetConfig+0x26c>
 8005338:	2b00      	cmp	r3, #0
 800533a:	d003      	beq.n	8005344 <UART_SetConfig+0x254>
 800533c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005340:	d006      	beq.n	8005350 <UART_SetConfig+0x260>
 8005342:	e00b      	b.n	800535c <UART_SetConfig+0x26c>
 8005344:	2301      	movs	r3, #1
 8005346:	77fb      	strb	r3, [r7, #31]
 8005348:	e076      	b.n	8005438 <UART_SetConfig+0x348>
 800534a:	2302      	movs	r3, #2
 800534c:	77fb      	strb	r3, [r7, #31]
 800534e:	e073      	b.n	8005438 <UART_SetConfig+0x348>
 8005350:	2304      	movs	r3, #4
 8005352:	77fb      	strb	r3, [r7, #31]
 8005354:	e070      	b.n	8005438 <UART_SetConfig+0x348>
 8005356:	2308      	movs	r3, #8
 8005358:	77fb      	strb	r3, [r7, #31]
 800535a:	e06d      	b.n	8005438 <UART_SetConfig+0x348>
 800535c:	2310      	movs	r3, #16
 800535e:	77fb      	strb	r3, [r7, #31]
 8005360:	e06a      	b.n	8005438 <UART_SetConfig+0x348>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a1b      	ldr	r2, [pc, #108]	; (80053d4 <UART_SetConfig+0x2e4>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d138      	bne.n	80053de <UART_SetConfig+0x2ee>
 800536c:	4b13      	ldr	r3, [pc, #76]	; (80053bc <UART_SetConfig+0x2cc>)
 800536e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005372:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8005376:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800537a:	d017      	beq.n	80053ac <UART_SetConfig+0x2bc>
 800537c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005380:	d82a      	bhi.n	80053d8 <UART_SetConfig+0x2e8>
 8005382:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005386:	d00b      	beq.n	80053a0 <UART_SetConfig+0x2b0>
 8005388:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800538c:	d824      	bhi.n	80053d8 <UART_SetConfig+0x2e8>
 800538e:	2b00      	cmp	r3, #0
 8005390:	d003      	beq.n	800539a <UART_SetConfig+0x2aa>
 8005392:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005396:	d006      	beq.n	80053a6 <UART_SetConfig+0x2b6>
 8005398:	e01e      	b.n	80053d8 <UART_SetConfig+0x2e8>
 800539a:	2300      	movs	r3, #0
 800539c:	77fb      	strb	r3, [r7, #31]
 800539e:	e04b      	b.n	8005438 <UART_SetConfig+0x348>
 80053a0:	2302      	movs	r3, #2
 80053a2:	77fb      	strb	r3, [r7, #31]
 80053a4:	e048      	b.n	8005438 <UART_SetConfig+0x348>
 80053a6:	2304      	movs	r3, #4
 80053a8:	77fb      	strb	r3, [r7, #31]
 80053aa:	e045      	b.n	8005438 <UART_SetConfig+0x348>
 80053ac:	2308      	movs	r3, #8
 80053ae:	77fb      	strb	r3, [r7, #31]
 80053b0:	e042      	b.n	8005438 <UART_SetConfig+0x348>
 80053b2:	bf00      	nop
 80053b4:	efff69f3 	.word	0xefff69f3
 80053b8:	40011000 	.word	0x40011000
 80053bc:	40023800 	.word	0x40023800
 80053c0:	40004400 	.word	0x40004400
 80053c4:	40004800 	.word	0x40004800
 80053c8:	40004c00 	.word	0x40004c00
 80053cc:	40005000 	.word	0x40005000
 80053d0:	40011400 	.word	0x40011400
 80053d4:	40007800 	.word	0x40007800
 80053d8:	2310      	movs	r3, #16
 80053da:	77fb      	strb	r3, [r7, #31]
 80053dc:	e02c      	b.n	8005438 <UART_SetConfig+0x348>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4a72      	ldr	r2, [pc, #456]	; (80055ac <UART_SetConfig+0x4bc>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d125      	bne.n	8005434 <UART_SetConfig+0x344>
 80053e8:	4b71      	ldr	r3, [pc, #452]	; (80055b0 <UART_SetConfig+0x4c0>)
 80053ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053ee:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80053f2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80053f6:	d017      	beq.n	8005428 <UART_SetConfig+0x338>
 80053f8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80053fc:	d817      	bhi.n	800542e <UART_SetConfig+0x33e>
 80053fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005402:	d00b      	beq.n	800541c <UART_SetConfig+0x32c>
 8005404:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005408:	d811      	bhi.n	800542e <UART_SetConfig+0x33e>
 800540a:	2b00      	cmp	r3, #0
 800540c:	d003      	beq.n	8005416 <UART_SetConfig+0x326>
 800540e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005412:	d006      	beq.n	8005422 <UART_SetConfig+0x332>
 8005414:	e00b      	b.n	800542e <UART_SetConfig+0x33e>
 8005416:	2300      	movs	r3, #0
 8005418:	77fb      	strb	r3, [r7, #31]
 800541a:	e00d      	b.n	8005438 <UART_SetConfig+0x348>
 800541c:	2302      	movs	r3, #2
 800541e:	77fb      	strb	r3, [r7, #31]
 8005420:	e00a      	b.n	8005438 <UART_SetConfig+0x348>
 8005422:	2304      	movs	r3, #4
 8005424:	77fb      	strb	r3, [r7, #31]
 8005426:	e007      	b.n	8005438 <UART_SetConfig+0x348>
 8005428:	2308      	movs	r3, #8
 800542a:	77fb      	strb	r3, [r7, #31]
 800542c:	e004      	b.n	8005438 <UART_SetConfig+0x348>
 800542e:	2310      	movs	r3, #16
 8005430:	77fb      	strb	r3, [r7, #31]
 8005432:	e001      	b.n	8005438 <UART_SetConfig+0x348>
 8005434:	2310      	movs	r3, #16
 8005436:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	69db      	ldr	r3, [r3, #28]
 800543c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005440:	d15b      	bne.n	80054fa <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8005442:	7ffb      	ldrb	r3, [r7, #31]
 8005444:	2b08      	cmp	r3, #8
 8005446:	d828      	bhi.n	800549a <UART_SetConfig+0x3aa>
 8005448:	a201      	add	r2, pc, #4	; (adr r2, 8005450 <UART_SetConfig+0x360>)
 800544a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800544e:	bf00      	nop
 8005450:	08005475 	.word	0x08005475
 8005454:	0800547d 	.word	0x0800547d
 8005458:	08005485 	.word	0x08005485
 800545c:	0800549b 	.word	0x0800549b
 8005460:	0800548b 	.word	0x0800548b
 8005464:	0800549b 	.word	0x0800549b
 8005468:	0800549b 	.word	0x0800549b
 800546c:	0800549b 	.word	0x0800549b
 8005470:	08005493 	.word	0x08005493
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005474:	f7fe fa32 	bl	80038dc <HAL_RCC_GetPCLK1Freq>
 8005478:	61b8      	str	r0, [r7, #24]
        break;
 800547a:	e013      	b.n	80054a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800547c:	f7fe fa42 	bl	8003904 <HAL_RCC_GetPCLK2Freq>
 8005480:	61b8      	str	r0, [r7, #24]
        break;
 8005482:	e00f      	b.n	80054a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005484:	4b4b      	ldr	r3, [pc, #300]	; (80055b4 <UART_SetConfig+0x4c4>)
 8005486:	61bb      	str	r3, [r7, #24]
        break;
 8005488:	e00c      	b.n	80054a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800548a:	f7fe f915 	bl	80036b8 <HAL_RCC_GetSysClockFreq>
 800548e:	61b8      	str	r0, [r7, #24]
        break;
 8005490:	e008      	b.n	80054a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005492:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005496:	61bb      	str	r3, [r7, #24]
        break;
 8005498:	e004      	b.n	80054a4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800549a:	2300      	movs	r3, #0
 800549c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	77bb      	strb	r3, [r7, #30]
        break;
 80054a2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80054a4:	69bb      	ldr	r3, [r7, #24]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d074      	beq.n	8005594 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80054aa:	69bb      	ldr	r3, [r7, #24]
 80054ac:	005a      	lsls	r2, r3, #1
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	085b      	lsrs	r3, r3, #1
 80054b4:	441a      	add	r2, r3
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80054be:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80054c0:	693b      	ldr	r3, [r7, #16]
 80054c2:	2b0f      	cmp	r3, #15
 80054c4:	d916      	bls.n	80054f4 <UART_SetConfig+0x404>
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054cc:	d212      	bcs.n	80054f4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80054ce:	693b      	ldr	r3, [r7, #16]
 80054d0:	b29b      	uxth	r3, r3
 80054d2:	f023 030f 	bic.w	r3, r3, #15
 80054d6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	085b      	lsrs	r3, r3, #1
 80054dc:	b29b      	uxth	r3, r3
 80054de:	f003 0307 	and.w	r3, r3, #7
 80054e2:	b29a      	uxth	r2, r3
 80054e4:	89fb      	ldrh	r3, [r7, #14]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	89fa      	ldrh	r2, [r7, #14]
 80054f0:	60da      	str	r2, [r3, #12]
 80054f2:	e04f      	b.n	8005594 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	77bb      	strb	r3, [r7, #30]
 80054f8:	e04c      	b.n	8005594 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80054fa:	7ffb      	ldrb	r3, [r7, #31]
 80054fc:	2b08      	cmp	r3, #8
 80054fe:	d828      	bhi.n	8005552 <UART_SetConfig+0x462>
 8005500:	a201      	add	r2, pc, #4	; (adr r2, 8005508 <UART_SetConfig+0x418>)
 8005502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005506:	bf00      	nop
 8005508:	0800552d 	.word	0x0800552d
 800550c:	08005535 	.word	0x08005535
 8005510:	0800553d 	.word	0x0800553d
 8005514:	08005553 	.word	0x08005553
 8005518:	08005543 	.word	0x08005543
 800551c:	08005553 	.word	0x08005553
 8005520:	08005553 	.word	0x08005553
 8005524:	08005553 	.word	0x08005553
 8005528:	0800554b 	.word	0x0800554b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800552c:	f7fe f9d6 	bl	80038dc <HAL_RCC_GetPCLK1Freq>
 8005530:	61b8      	str	r0, [r7, #24]
        break;
 8005532:	e013      	b.n	800555c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005534:	f7fe f9e6 	bl	8003904 <HAL_RCC_GetPCLK2Freq>
 8005538:	61b8      	str	r0, [r7, #24]
        break;
 800553a:	e00f      	b.n	800555c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800553c:	4b1d      	ldr	r3, [pc, #116]	; (80055b4 <UART_SetConfig+0x4c4>)
 800553e:	61bb      	str	r3, [r7, #24]
        break;
 8005540:	e00c      	b.n	800555c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005542:	f7fe f8b9 	bl	80036b8 <HAL_RCC_GetSysClockFreq>
 8005546:	61b8      	str	r0, [r7, #24]
        break;
 8005548:	e008      	b.n	800555c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800554a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800554e:	61bb      	str	r3, [r7, #24]
        break;
 8005550:	e004      	b.n	800555c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8005552:	2300      	movs	r3, #0
 8005554:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	77bb      	strb	r3, [r7, #30]
        break;
 800555a:	bf00      	nop
    }

    if (pclk != 0U)
 800555c:	69bb      	ldr	r3, [r7, #24]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d018      	beq.n	8005594 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	085a      	lsrs	r2, r3, #1
 8005568:	69bb      	ldr	r3, [r7, #24]
 800556a:	441a      	add	r2, r3
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	fbb2 f3f3 	udiv	r3, r2, r3
 8005574:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	2b0f      	cmp	r3, #15
 800557a:	d909      	bls.n	8005590 <UART_SetConfig+0x4a0>
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005582:	d205      	bcs.n	8005590 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005584:	693b      	ldr	r3, [r7, #16]
 8005586:	b29a      	uxth	r2, r3
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	60da      	str	r2, [r3, #12]
 800558e:	e001      	b.n	8005594 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005590:	2301      	movs	r3, #1
 8005592:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2200      	movs	r2, #0
 8005598:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2200      	movs	r2, #0
 800559e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80055a0:	7fbb      	ldrb	r3, [r7, #30]
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3720      	adds	r7, #32
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}
 80055aa:	bf00      	nop
 80055ac:	40007c00 	.word	0x40007c00
 80055b0:	40023800 	.word	0x40023800
 80055b4:	00f42400 	.word	0x00f42400

080055b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b083      	sub	sp, #12
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c4:	f003 0301 	and.w	r3, r3, #1
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d00a      	beq.n	80055e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	430a      	orrs	r2, r1
 80055e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e6:	f003 0302 	and.w	r3, r3, #2
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d00a      	beq.n	8005604 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	430a      	orrs	r2, r1
 8005602:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005608:	f003 0304 	and.w	r3, r3, #4
 800560c:	2b00      	cmp	r3, #0
 800560e:	d00a      	beq.n	8005626 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	430a      	orrs	r2, r1
 8005624:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800562a:	f003 0308 	and.w	r3, r3, #8
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00a      	beq.n	8005648 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	430a      	orrs	r2, r1
 8005646:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800564c:	f003 0310 	and.w	r3, r3, #16
 8005650:	2b00      	cmp	r3, #0
 8005652:	d00a      	beq.n	800566a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	430a      	orrs	r2, r1
 8005668:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800566e:	f003 0320 	and.w	r3, r3, #32
 8005672:	2b00      	cmp	r3, #0
 8005674:	d00a      	beq.n	800568c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	689b      	ldr	r3, [r3, #8]
 800567c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	430a      	orrs	r2, r1
 800568a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005690:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005694:	2b00      	cmp	r3, #0
 8005696:	d01a      	beq.n	80056ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	430a      	orrs	r2, r1
 80056ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80056b6:	d10a      	bne.n	80056ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	430a      	orrs	r2, r1
 80056cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d00a      	beq.n	80056f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	430a      	orrs	r2, r1
 80056ee:	605a      	str	r2, [r3, #4]
  }
}
 80056f0:	bf00      	nop
 80056f2:	370c      	adds	r7, #12
 80056f4:	46bd      	mov	sp, r7
 80056f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fa:	4770      	bx	lr

080056fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b086      	sub	sp, #24
 8005700:	af02      	add	r7, sp, #8
 8005702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2200      	movs	r2, #0
 8005708:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800570c:	f7fc f9a4 	bl	8001a58 <HAL_GetTick>
 8005710:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f003 0308 	and.w	r3, r3, #8
 800571c:	2b08      	cmp	r3, #8
 800571e:	d10e      	bne.n	800573e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005720:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005724:	9300      	str	r3, [sp, #0]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2200      	movs	r2, #0
 800572a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f000 f831 	bl	8005796 <UART_WaitOnFlagUntilTimeout>
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d001      	beq.n	800573e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800573a:	2303      	movs	r3, #3
 800573c:	e027      	b.n	800578e <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 0304 	and.w	r3, r3, #4
 8005748:	2b04      	cmp	r3, #4
 800574a:	d10e      	bne.n	800576a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800574c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005750:	9300      	str	r3, [sp, #0]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2200      	movs	r2, #0
 8005756:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	f000 f81b 	bl	8005796 <UART_WaitOnFlagUntilTimeout>
 8005760:	4603      	mov	r3, r0
 8005762:	2b00      	cmp	r3, #0
 8005764:	d001      	beq.n	800576a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005766:	2303      	movs	r3, #3
 8005768:	e011      	b.n	800578e <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2220      	movs	r2, #32
 800576e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2220      	movs	r2, #32
 8005774:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2200      	movs	r2, #0
 800577c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2200      	movs	r2, #0
 8005782:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2200      	movs	r2, #0
 8005788:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800578c:	2300      	movs	r3, #0
}
 800578e:	4618      	mov	r0, r3
 8005790:	3710      	adds	r7, #16
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}

08005796 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005796:	b580      	push	{r7, lr}
 8005798:	b09c      	sub	sp, #112	; 0x70
 800579a:	af00      	add	r7, sp, #0
 800579c:	60f8      	str	r0, [r7, #12]
 800579e:	60b9      	str	r1, [r7, #8]
 80057a0:	603b      	str	r3, [r7, #0]
 80057a2:	4613      	mov	r3, r2
 80057a4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057a6:	e0a7      	b.n	80058f8 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80057aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057ae:	f000 80a3 	beq.w	80058f8 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057b2:	f7fc f951 	bl	8001a58 <HAL_GetTick>
 80057b6:	4602      	mov	r2, r0
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	1ad3      	subs	r3, r2, r3
 80057bc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80057be:	429a      	cmp	r2, r3
 80057c0:	d302      	bcc.n	80057c8 <UART_WaitOnFlagUntilTimeout+0x32>
 80057c2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d13f      	bne.n	8005848 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80057d0:	e853 3f00 	ldrex	r3, [r3]
 80057d4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80057d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057d8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80057dc:	667b      	str	r3, [r7, #100]	; 0x64
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	461a      	mov	r2, r3
 80057e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80057e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80057e8:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ea:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80057ec:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80057ee:	e841 2300 	strex	r3, r2, [r1]
 80057f2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80057f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d1e6      	bne.n	80057c8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	3308      	adds	r3, #8
 8005800:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005802:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005804:	e853 3f00 	ldrex	r3, [r3]
 8005808:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800580a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800580c:	f023 0301 	bic.w	r3, r3, #1
 8005810:	663b      	str	r3, [r7, #96]	; 0x60
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	3308      	adds	r3, #8
 8005818:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800581a:	64ba      	str	r2, [r7, #72]	; 0x48
 800581c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800581e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005820:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005822:	e841 2300 	strex	r3, r2, [r1]
 8005826:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005828:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800582a:	2b00      	cmp	r3, #0
 800582c:	d1e5      	bne.n	80057fa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2220      	movs	r2, #32
 8005832:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2220      	movs	r2, #32
 8005838:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2200      	movs	r2, #0
 8005840:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8005844:	2303      	movs	r3, #3
 8005846:	e068      	b.n	800591a <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f003 0304 	and.w	r3, r3, #4
 8005852:	2b00      	cmp	r3, #0
 8005854:	d050      	beq.n	80058f8 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	69db      	ldr	r3, [r3, #28]
 800585c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005860:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005864:	d148      	bne.n	80058f8 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800586e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005878:	e853 3f00 	ldrex	r3, [r3]
 800587c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800587e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005880:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005884:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	461a      	mov	r2, r3
 800588c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800588e:	637b      	str	r3, [r7, #52]	; 0x34
 8005890:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005892:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005894:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005896:	e841 2300 	strex	r3, r2, [r1]
 800589a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800589c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d1e6      	bne.n	8005870 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	3308      	adds	r3, #8
 80058a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	e853 3f00 	ldrex	r3, [r3]
 80058b0:	613b      	str	r3, [r7, #16]
   return(result);
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	f023 0301 	bic.w	r3, r3, #1
 80058b8:	66bb      	str	r3, [r7, #104]	; 0x68
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	3308      	adds	r3, #8
 80058c0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80058c2:	623a      	str	r2, [r7, #32]
 80058c4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058c6:	69f9      	ldr	r1, [r7, #28]
 80058c8:	6a3a      	ldr	r2, [r7, #32]
 80058ca:	e841 2300 	strex	r3, r2, [r1]
 80058ce:	61bb      	str	r3, [r7, #24]
   return(result);
 80058d0:	69bb      	ldr	r3, [r7, #24]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d1e5      	bne.n	80058a2 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2220      	movs	r2, #32
 80058da:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	2220      	movs	r2, #32
 80058e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2220      	movs	r2, #32
 80058e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2200      	movs	r2, #0
 80058f0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80058f4:	2303      	movs	r3, #3
 80058f6:	e010      	b.n	800591a <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	69da      	ldr	r2, [r3, #28]
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	4013      	ands	r3, r2
 8005902:	68ba      	ldr	r2, [r7, #8]
 8005904:	429a      	cmp	r2, r3
 8005906:	bf0c      	ite	eq
 8005908:	2301      	moveq	r3, #1
 800590a:	2300      	movne	r3, #0
 800590c:	b2db      	uxtb	r3, r3
 800590e:	461a      	mov	r2, r3
 8005910:	79fb      	ldrb	r3, [r7, #7]
 8005912:	429a      	cmp	r2, r3
 8005914:	f43f af48 	beq.w	80057a8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005918:	2300      	movs	r3, #0
}
 800591a:	4618      	mov	r0, r3
 800591c:	3770      	adds	r7, #112	; 0x70
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}

08005922 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005922:	b480      	push	{r7}
 8005924:	b095      	sub	sp, #84	; 0x54
 8005926:	af00      	add	r7, sp, #0
 8005928:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005930:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005932:	e853 3f00 	ldrex	r3, [r3]
 8005936:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800593a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800593e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	461a      	mov	r2, r3
 8005946:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005948:	643b      	str	r3, [r7, #64]	; 0x40
 800594a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800594c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800594e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005950:	e841 2300 	strex	r3, r2, [r1]
 8005954:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005958:	2b00      	cmp	r3, #0
 800595a:	d1e6      	bne.n	800592a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	3308      	adds	r3, #8
 8005962:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005964:	6a3b      	ldr	r3, [r7, #32]
 8005966:	e853 3f00 	ldrex	r3, [r3]
 800596a:	61fb      	str	r3, [r7, #28]
   return(result);
 800596c:	69fb      	ldr	r3, [r7, #28]
 800596e:	f023 0301 	bic.w	r3, r3, #1
 8005972:	64bb      	str	r3, [r7, #72]	; 0x48
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	3308      	adds	r3, #8
 800597a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800597c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800597e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005980:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005982:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005984:	e841 2300 	strex	r3, r2, [r1]
 8005988:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800598a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800598c:	2b00      	cmp	r3, #0
 800598e:	d1e5      	bne.n	800595c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005994:	2b01      	cmp	r3, #1
 8005996:	d118      	bne.n	80059ca <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	e853 3f00 	ldrex	r3, [r3]
 80059a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	f023 0310 	bic.w	r3, r3, #16
 80059ac:	647b      	str	r3, [r7, #68]	; 0x44
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	461a      	mov	r2, r3
 80059b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059b6:	61bb      	str	r3, [r7, #24]
 80059b8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ba:	6979      	ldr	r1, [r7, #20]
 80059bc:	69ba      	ldr	r2, [r7, #24]
 80059be:	e841 2300 	strex	r3, r2, [r1]
 80059c2:	613b      	str	r3, [r7, #16]
   return(result);
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d1e6      	bne.n	8005998 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2220      	movs	r2, #32
 80059ce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2200      	movs	r2, #0
 80059d6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2200      	movs	r2, #0
 80059dc:	669a      	str	r2, [r3, #104]	; 0x68
}
 80059de:	bf00      	nop
 80059e0:	3754      	adds	r7, #84	; 0x54
 80059e2:	46bd      	mov	sp, r7
 80059e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e8:	4770      	bx	lr

080059ea <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80059ea:	b580      	push	{r7, lr}
 80059ec:	b084      	sub	sp, #16
 80059ee:	af00      	add	r7, sp, #0
 80059f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059f6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2200      	movs	r2, #0
 80059fc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	2200      	movs	r2, #0
 8005a04:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a08:	68f8      	ldr	r0, [r7, #12]
 8005a0a:	f7ff fb51 	bl	80050b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a0e:	bf00      	nop
 8005a10:	3710      	adds	r7, #16
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}

08005a16 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005a16:	b580      	push	{r7, lr}
 8005a18:	b088      	sub	sp, #32
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	e853 3f00 	ldrex	r3, [r3]
 8005a2a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a32:	61fb      	str	r3, [r7, #28]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	461a      	mov	r2, r3
 8005a3a:	69fb      	ldr	r3, [r7, #28]
 8005a3c:	61bb      	str	r3, [r7, #24]
 8005a3e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a40:	6979      	ldr	r1, [r7, #20]
 8005a42:	69ba      	ldr	r2, [r7, #24]
 8005a44:	e841 2300 	strex	r3, r2, [r1]
 8005a48:	613b      	str	r3, [r7, #16]
   return(result);
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d1e6      	bne.n	8005a1e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2220      	movs	r2, #32
 8005a54:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005a5c:	6878      	ldr	r0, [r7, #4]
 8005a5e:	f7ff fb1d 	bl	800509c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a62:	bf00      	nop
 8005a64:	3720      	adds	r7, #32
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bd80      	pop	{r7, pc}
	...

08005a6c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005a6c:	b084      	sub	sp, #16
 8005a6e:	b580      	push	{r7, lr}
 8005a70:	b084      	sub	sp, #16
 8005a72:	af00      	add	r7, sp, #0
 8005a74:	6078      	str	r0, [r7, #4]
 8005a76:	f107 001c 	add.w	r0, r7, #28
 8005a7a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d120      	bne.n	8005ac6 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a88:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	68da      	ldr	r2, [r3, #12]
 8005a94:	4b20      	ldr	r3, [pc, #128]	; (8005b18 <USB_CoreInit+0xac>)
 8005a96:	4013      	ands	r3, r2
 8005a98:	687a      	ldr	r2, [r7, #4]
 8005a9a:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	68db      	ldr	r3, [r3, #12]
 8005aa0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005aa8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005aaa:	2b01      	cmp	r3, #1
 8005aac:	d105      	bne.n	8005aba <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	68db      	ldr	r3, [r3, #12]
 8005ab2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f000 fa96 	bl	8005fec <USB_CoreReset>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	73fb      	strb	r3, [r7, #15]
 8005ac4:	e010      	b.n	8005ae8 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	68db      	ldr	r3, [r3, #12]
 8005aca:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f000 fa8a 	bl	8005fec <USB_CoreReset>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ae0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8005ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aea:	2b01      	cmp	r3, #1
 8005aec:	d10b      	bne.n	8005b06 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	f043 0206 	orr.w	r2, r3, #6
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	f043 0220 	orr.w	r2, r3, #32
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005b06:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3710      	adds	r7, #16
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005b12:	b004      	add	sp, #16
 8005b14:	4770      	bx	lr
 8005b16:	bf00      	nop
 8005b18:	ffbdffbf 	.word	0xffbdffbf

08005b1c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b083      	sub	sp, #12
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	f023 0201 	bic.w	r2, r3, #1
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005b30:	2300      	movs	r3, #0
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	370c      	adds	r7, #12
 8005b36:	46bd      	mov	sp, r7
 8005b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3c:	4770      	bx	lr

08005b3e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005b3e:	b580      	push	{r7, lr}
 8005b40:	b084      	sub	sp, #16
 8005b42:	af00      	add	r7, sp, #0
 8005b44:	6078      	str	r0, [r7, #4]
 8005b46:	460b      	mov	r3, r1
 8005b48:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	68db      	ldr	r3, [r3, #12]
 8005b52:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005b5a:	78fb      	ldrb	r3, [r7, #3]
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d115      	bne.n	8005b8c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	68db      	ldr	r3, [r3, #12]
 8005b64:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005b6c:	2001      	movs	r0, #1
 8005b6e:	f7fb ff7f 	bl	8001a70 <HAL_Delay>
      ms++;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	3301      	adds	r3, #1
 8005b76:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005b78:	6878      	ldr	r0, [r7, #4]
 8005b7a:	f000 fa29 	bl	8005fd0 <USB_GetMode>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	2b01      	cmp	r3, #1
 8005b82:	d01e      	beq.n	8005bc2 <USB_SetCurrentMode+0x84>
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2b31      	cmp	r3, #49	; 0x31
 8005b88:	d9f0      	bls.n	8005b6c <USB_SetCurrentMode+0x2e>
 8005b8a:	e01a      	b.n	8005bc2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005b8c:	78fb      	ldrb	r3, [r7, #3]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d115      	bne.n	8005bbe <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	68db      	ldr	r3, [r3, #12]
 8005b96:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005b9e:	2001      	movs	r0, #1
 8005ba0:	f7fb ff66 	bl	8001a70 <HAL_Delay>
      ms++;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	3301      	adds	r3, #1
 8005ba8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f000 fa10 	bl	8005fd0 <USB_GetMode>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d005      	beq.n	8005bc2 <USB_SetCurrentMode+0x84>
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2b31      	cmp	r3, #49	; 0x31
 8005bba:	d9f0      	bls.n	8005b9e <USB_SetCurrentMode+0x60>
 8005bbc:	e001      	b.n	8005bc2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e005      	b.n	8005bce <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2b32      	cmp	r3, #50	; 0x32
 8005bc6:	d101      	bne.n	8005bcc <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	e000      	b.n	8005bce <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005bcc:	2300      	movs	r3, #0
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	3710      	adds	r7, #16
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bd80      	pop	{r7, pc}
	...

08005bd8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005bd8:	b084      	sub	sp, #16
 8005bda:	b580      	push	{r7, lr}
 8005bdc:	b086      	sub	sp, #24
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	6078      	str	r0, [r7, #4]
 8005be2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005be6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005bea:	2300      	movs	r3, #0
 8005bec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	613b      	str	r3, [r7, #16]
 8005bf6:	e009      	b.n	8005c0c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005bf8:	687a      	ldr	r2, [r7, #4]
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	3340      	adds	r3, #64	; 0x40
 8005bfe:	009b      	lsls	r3, r3, #2
 8005c00:	4413      	add	r3, r2
 8005c02:	2200      	movs	r2, #0
 8005c04:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	3301      	adds	r3, #1
 8005c0a:	613b      	str	r3, [r7, #16]
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	2b0e      	cmp	r3, #14
 8005c10:	d9f2      	bls.n	8005bf8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005c12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d11c      	bne.n	8005c52 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	68fa      	ldr	r2, [r7, #12]
 8005c22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c26:	f043 0302 	orr.w	r3, r3, #2
 8005c2a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c30:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	601a      	str	r2, [r3, #0]
 8005c50:	e005      	b.n	8005c5e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c56:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005c64:	461a      	mov	r2, r3
 8005c66:	2300      	movs	r3, #0
 8005c68:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c70:	4619      	mov	r1, r3
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c78:	461a      	mov	r2, r3
 8005c7a:	680b      	ldr	r3, [r1, #0]
 8005c7c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005c7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d10c      	bne.n	8005c9e <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005c84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d104      	bne.n	8005c94 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005c8a:	2100      	movs	r1, #0
 8005c8c:	6878      	ldr	r0, [r7, #4]
 8005c8e:	f000 f965 	bl	8005f5c <USB_SetDevSpeed>
 8005c92:	e008      	b.n	8005ca6 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005c94:	2101      	movs	r1, #1
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f000 f960 	bl	8005f5c <USB_SetDevSpeed>
 8005c9c:	e003      	b.n	8005ca6 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005c9e:	2103      	movs	r1, #3
 8005ca0:	6878      	ldr	r0, [r7, #4]
 8005ca2:	f000 f95b 	bl	8005f5c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005ca6:	2110      	movs	r1, #16
 8005ca8:	6878      	ldr	r0, [r7, #4]
 8005caa:	f000 f8f3 	bl	8005e94 <USB_FlushTxFifo>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d001      	beq.n	8005cb8 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005cb8:	6878      	ldr	r0, [r7, #4]
 8005cba:	f000 f91f 	bl	8005efc <USB_FlushRxFifo>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d001      	beq.n	8005cc8 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cce:	461a      	mov	r2, r3
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cda:	461a      	mov	r2, r3
 8005cdc:	2300      	movs	r3, #0
 8005cde:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ce6:	461a      	mov	r2, r3
 8005ce8:	2300      	movs	r3, #0
 8005cea:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005cec:	2300      	movs	r3, #0
 8005cee:	613b      	str	r3, [r7, #16]
 8005cf0:	e043      	b.n	8005d7a <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	015a      	lsls	r2, r3, #5
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	4413      	add	r3, r2
 8005cfa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005d04:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005d08:	d118      	bne.n	8005d3c <USB_DevInit+0x164>
    {
      if (i == 0U)
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d10a      	bne.n	8005d26 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	015a      	lsls	r2, r3, #5
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	4413      	add	r3, r2
 8005d18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d1c:	461a      	mov	r2, r3
 8005d1e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005d22:	6013      	str	r3, [r2, #0]
 8005d24:	e013      	b.n	8005d4e <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	015a      	lsls	r2, r3, #5
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	4413      	add	r3, r2
 8005d2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d32:	461a      	mov	r2, r3
 8005d34:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005d38:	6013      	str	r3, [r2, #0]
 8005d3a:	e008      	b.n	8005d4e <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	015a      	lsls	r2, r3, #5
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	4413      	add	r3, r2
 8005d44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d48:	461a      	mov	r2, r3
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	015a      	lsls	r2, r3, #5
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	4413      	add	r3, r2
 8005d56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	015a      	lsls	r2, r3, #5
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	4413      	add	r3, r2
 8005d68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d6c:	461a      	mov	r2, r3
 8005d6e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005d72:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	3301      	adds	r3, #1
 8005d78:	613b      	str	r3, [r7, #16]
 8005d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d7c:	693a      	ldr	r2, [r7, #16]
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	d3b7      	bcc.n	8005cf2 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005d82:	2300      	movs	r3, #0
 8005d84:	613b      	str	r3, [r7, #16]
 8005d86:	e043      	b.n	8005e10 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	015a      	lsls	r2, r3, #5
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	4413      	add	r3, r2
 8005d90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005d9e:	d118      	bne.n	8005dd2 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8005da0:	693b      	ldr	r3, [r7, #16]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d10a      	bne.n	8005dbc <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	015a      	lsls	r2, r3, #5
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	4413      	add	r3, r2
 8005dae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005db2:	461a      	mov	r2, r3
 8005db4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005db8:	6013      	str	r3, [r2, #0]
 8005dba:	e013      	b.n	8005de4 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	015a      	lsls	r2, r3, #5
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	4413      	add	r3, r2
 8005dc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005dc8:	461a      	mov	r2, r3
 8005dca:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005dce:	6013      	str	r3, [r2, #0]
 8005dd0:	e008      	b.n	8005de4 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	015a      	lsls	r2, r3, #5
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	4413      	add	r3, r2
 8005dda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005dde:	461a      	mov	r2, r3
 8005de0:	2300      	movs	r3, #0
 8005de2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	015a      	lsls	r2, r3, #5
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	4413      	add	r3, r2
 8005dec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005df0:	461a      	mov	r2, r3
 8005df2:	2300      	movs	r3, #0
 8005df4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	015a      	lsls	r2, r3, #5
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	4413      	add	r3, r2
 8005dfe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e02:	461a      	mov	r2, r3
 8005e04:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005e08:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005e0a:	693b      	ldr	r3, [r7, #16]
 8005e0c:	3301      	adds	r3, #1
 8005e0e:	613b      	str	r3, [r7, #16]
 8005e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e12:	693a      	ldr	r2, [r7, #16]
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d3b7      	bcc.n	8005d88 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e1e:	691b      	ldr	r3, [r3, #16]
 8005e20:	68fa      	ldr	r2, [r7, #12]
 8005e22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005e26:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e2a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005e38:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005e3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d105      	bne.n	8005e4c <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	699b      	ldr	r3, [r3, #24]
 8005e44:	f043 0210 	orr.w	r2, r3, #16
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	699a      	ldr	r2, [r3, #24]
 8005e50:	4b0e      	ldr	r3, [pc, #56]	; (8005e8c <USB_DevInit+0x2b4>)
 8005e52:	4313      	orrs	r3, r2
 8005e54:	687a      	ldr	r2, [r7, #4]
 8005e56:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005e58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d005      	beq.n	8005e6a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	699b      	ldr	r3, [r3, #24]
 8005e62:	f043 0208 	orr.w	r2, r3, #8
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005e6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	d105      	bne.n	8005e7c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	699a      	ldr	r2, [r3, #24]
 8005e74:	4b06      	ldr	r3, [pc, #24]	; (8005e90 <USB_DevInit+0x2b8>)
 8005e76:	4313      	orrs	r3, r2
 8005e78:	687a      	ldr	r2, [r7, #4]
 8005e7a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005e7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e7e:	4618      	mov	r0, r3
 8005e80:	3718      	adds	r7, #24
 8005e82:	46bd      	mov	sp, r7
 8005e84:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005e88:	b004      	add	sp, #16
 8005e8a:	4770      	bx	lr
 8005e8c:	803c3800 	.word	0x803c3800
 8005e90:	40000004 	.word	0x40000004

08005e94 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b085      	sub	sp, #20
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	3301      	adds	r3, #1
 8005ea6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	4a13      	ldr	r2, [pc, #76]	; (8005ef8 <USB_FlushTxFifo+0x64>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d901      	bls.n	8005eb4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005eb0:	2303      	movs	r3, #3
 8005eb2:	e01b      	b.n	8005eec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	691b      	ldr	r3, [r3, #16]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	daf2      	bge.n	8005ea2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	019b      	lsls	r3, r3, #6
 8005ec4:	f043 0220 	orr.w	r2, r3, #32
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	3301      	adds	r3, #1
 8005ed0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	4a08      	ldr	r2, [pc, #32]	; (8005ef8 <USB_FlushTxFifo+0x64>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d901      	bls.n	8005ede <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005eda:	2303      	movs	r3, #3
 8005edc:	e006      	b.n	8005eec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	691b      	ldr	r3, [r3, #16]
 8005ee2:	f003 0320 	and.w	r3, r3, #32
 8005ee6:	2b20      	cmp	r3, #32
 8005ee8:	d0f0      	beq.n	8005ecc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005eea:	2300      	movs	r3, #0
}
 8005eec:	4618      	mov	r0, r3
 8005eee:	3714      	adds	r7, #20
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr
 8005ef8:	00030d40 	.word	0x00030d40

08005efc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b085      	sub	sp, #20
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005f04:	2300      	movs	r3, #0
 8005f06:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	3301      	adds	r3, #1
 8005f0c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	4a11      	ldr	r2, [pc, #68]	; (8005f58 <USB_FlushRxFifo+0x5c>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d901      	bls.n	8005f1a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005f16:	2303      	movs	r3, #3
 8005f18:	e018      	b.n	8005f4c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	691b      	ldr	r3, [r3, #16]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	daf2      	bge.n	8005f08 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005f22:	2300      	movs	r3, #0
 8005f24:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2210      	movs	r2, #16
 8005f2a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	3301      	adds	r3, #1
 8005f30:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	4a08      	ldr	r2, [pc, #32]	; (8005f58 <USB_FlushRxFifo+0x5c>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d901      	bls.n	8005f3e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005f3a:	2303      	movs	r3, #3
 8005f3c:	e006      	b.n	8005f4c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	691b      	ldr	r3, [r3, #16]
 8005f42:	f003 0310 	and.w	r3, r3, #16
 8005f46:	2b10      	cmp	r3, #16
 8005f48:	d0f0      	beq.n	8005f2c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005f4a:	2300      	movs	r3, #0
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3714      	adds	r7, #20
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr
 8005f58:	00030d40 	.word	0x00030d40

08005f5c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b085      	sub	sp, #20
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
 8005f64:	460b      	mov	r3, r1
 8005f66:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	78fb      	ldrb	r3, [r7, #3]
 8005f76:	68f9      	ldr	r1, [r7, #12]
 8005f78:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005f80:	2300      	movs	r3, #0
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3714      	adds	r7, #20
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr

08005f8e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005f8e:	b480      	push	{r7}
 8005f90:	b085      	sub	sp, #20
 8005f92:	af00      	add	r7, sp, #0
 8005f94:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	68fa      	ldr	r2, [r7, #12]
 8005fa4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005fa8:	f023 0303 	bic.w	r3, r3, #3
 8005fac:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	68fa      	ldr	r2, [r7, #12]
 8005fb8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005fbc:	f043 0302 	orr.w	r3, r3, #2
 8005fc0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005fc2:	2300      	movs	r3, #0
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	3714      	adds	r7, #20
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fce:	4770      	bx	lr

08005fd0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b083      	sub	sp, #12
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	695b      	ldr	r3, [r3, #20]
 8005fdc:	f003 0301 	and.w	r3, r3, #1
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	370c      	adds	r7, #12
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr

08005fec <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b085      	sub	sp, #20
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	3301      	adds	r3, #1
 8005ffc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	4a13      	ldr	r2, [pc, #76]	; (8006050 <USB_CoreReset+0x64>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d901      	bls.n	800600a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006006:	2303      	movs	r3, #3
 8006008:	e01b      	b.n	8006042 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	691b      	ldr	r3, [r3, #16]
 800600e:	2b00      	cmp	r3, #0
 8006010:	daf2      	bge.n	8005ff8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006012:	2300      	movs	r3, #0
 8006014:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	691b      	ldr	r3, [r3, #16]
 800601a:	f043 0201 	orr.w	r2, r3, #1
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	3301      	adds	r3, #1
 8006026:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	4a09      	ldr	r2, [pc, #36]	; (8006050 <USB_CoreReset+0x64>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d901      	bls.n	8006034 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006030:	2303      	movs	r3, #3
 8006032:	e006      	b.n	8006042 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	691b      	ldr	r3, [r3, #16]
 8006038:	f003 0301 	and.w	r3, r3, #1
 800603c:	2b01      	cmp	r3, #1
 800603e:	d0f0      	beq.n	8006022 <USB_CoreReset+0x36>

  return HAL_OK;
 8006040:	2300      	movs	r3, #0
}
 8006042:	4618      	mov	r0, r3
 8006044:	3714      	adds	r7, #20
 8006046:	46bd      	mov	sp, r7
 8006048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604c:	4770      	bx	lr
 800604e:	bf00      	nop
 8006050:	00030d40 	.word	0x00030d40

08006054 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006054:	b480      	push	{r7}
 8006056:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8006058:	bf00      	nop
 800605a:	46bd      	mov	sp, r7
 800605c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006060:	4770      	bx	lr
	...

08006064 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006064:	b480      	push	{r7}
 8006066:	b085      	sub	sp, #20
 8006068:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800606a:	f3ef 8305 	mrs	r3, IPSR
 800606e:	60bb      	str	r3, [r7, #8]
  return(result);
 8006070:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006072:	2b00      	cmp	r3, #0
 8006074:	d10f      	bne.n	8006096 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006076:	f3ef 8310 	mrs	r3, PRIMASK
 800607a:	607b      	str	r3, [r7, #4]
  return(result);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d105      	bne.n	800608e <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006082:	f3ef 8311 	mrs	r3, BASEPRI
 8006086:	603b      	str	r3, [r7, #0]
  return(result);
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d007      	beq.n	800609e <osKernelInitialize+0x3a>
 800608e:	4b0e      	ldr	r3, [pc, #56]	; (80060c8 <osKernelInitialize+0x64>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	2b02      	cmp	r3, #2
 8006094:	d103      	bne.n	800609e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8006096:	f06f 0305 	mvn.w	r3, #5
 800609a:	60fb      	str	r3, [r7, #12]
 800609c:	e00c      	b.n	80060b8 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800609e:	4b0a      	ldr	r3, [pc, #40]	; (80060c8 <osKernelInitialize+0x64>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d105      	bne.n	80060b2 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80060a6:	4b08      	ldr	r3, [pc, #32]	; (80060c8 <osKernelInitialize+0x64>)
 80060a8:	2201      	movs	r2, #1
 80060aa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80060ac:	2300      	movs	r3, #0
 80060ae:	60fb      	str	r3, [r7, #12]
 80060b0:	e002      	b.n	80060b8 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80060b2:	f04f 33ff 	mov.w	r3, #4294967295
 80060b6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80060b8:	68fb      	ldr	r3, [r7, #12]
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	3714      	adds	r7, #20
 80060be:	46bd      	mov	sp, r7
 80060c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c4:	4770      	bx	lr
 80060c6:	bf00      	nop
 80060c8:	200008d8 	.word	0x200008d8

080060cc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b084      	sub	sp, #16
 80060d0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060d2:	f3ef 8305 	mrs	r3, IPSR
 80060d6:	60bb      	str	r3, [r7, #8]
  return(result);
 80060d8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d10f      	bne.n	80060fe <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060de:	f3ef 8310 	mrs	r3, PRIMASK
 80060e2:	607b      	str	r3, [r7, #4]
  return(result);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d105      	bne.n	80060f6 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80060ea:	f3ef 8311 	mrs	r3, BASEPRI
 80060ee:	603b      	str	r3, [r7, #0]
  return(result);
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d007      	beq.n	8006106 <osKernelStart+0x3a>
 80060f6:	4b0f      	ldr	r3, [pc, #60]	; (8006134 <osKernelStart+0x68>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	2b02      	cmp	r3, #2
 80060fc:	d103      	bne.n	8006106 <osKernelStart+0x3a>
    stat = osErrorISR;
 80060fe:	f06f 0305 	mvn.w	r3, #5
 8006102:	60fb      	str	r3, [r7, #12]
 8006104:	e010      	b.n	8006128 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006106:	4b0b      	ldr	r3, [pc, #44]	; (8006134 <osKernelStart+0x68>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	2b01      	cmp	r3, #1
 800610c:	d109      	bne.n	8006122 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800610e:	f7ff ffa1 	bl	8006054 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006112:	4b08      	ldr	r3, [pc, #32]	; (8006134 <osKernelStart+0x68>)
 8006114:	2202      	movs	r2, #2
 8006116:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006118:	f001 fa3e 	bl	8007598 <vTaskStartScheduler>
      stat = osOK;
 800611c:	2300      	movs	r3, #0
 800611e:	60fb      	str	r3, [r7, #12]
 8006120:	e002      	b.n	8006128 <osKernelStart+0x5c>
    } else {
      stat = osError;
 8006122:	f04f 33ff 	mov.w	r3, #4294967295
 8006126:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8006128:	68fb      	ldr	r3, [r7, #12]
}
 800612a:	4618      	mov	r0, r3
 800612c:	3710      	adds	r7, #16
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}
 8006132:	bf00      	nop
 8006134:	200008d8 	.word	0x200008d8

08006138 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006138:	b580      	push	{r7, lr}
 800613a:	b090      	sub	sp, #64	; 0x40
 800613c:	af04      	add	r7, sp, #16
 800613e:	60f8      	str	r0, [r7, #12]
 8006140:	60b9      	str	r1, [r7, #8]
 8006142:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006144:	2300      	movs	r3, #0
 8006146:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006148:	f3ef 8305 	mrs	r3, IPSR
 800614c:	61fb      	str	r3, [r7, #28]
  return(result);
 800614e:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8006150:	2b00      	cmp	r3, #0
 8006152:	f040 808f 	bne.w	8006274 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006156:	f3ef 8310 	mrs	r3, PRIMASK
 800615a:	61bb      	str	r3, [r7, #24]
  return(result);
 800615c:	69bb      	ldr	r3, [r7, #24]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d105      	bne.n	800616e <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006162:	f3ef 8311 	mrs	r3, BASEPRI
 8006166:	617b      	str	r3, [r7, #20]
  return(result);
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d003      	beq.n	8006176 <osThreadNew+0x3e>
 800616e:	4b44      	ldr	r3, [pc, #272]	; (8006280 <osThreadNew+0x148>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	2b02      	cmp	r3, #2
 8006174:	d07e      	beq.n	8006274 <osThreadNew+0x13c>
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d07b      	beq.n	8006274 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 800617c:	2380      	movs	r3, #128	; 0x80
 800617e:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8006180:	2318      	movs	r3, #24
 8006182:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8006184:	2300      	movs	r3, #0
 8006186:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8006188:	f04f 33ff 	mov.w	r3, #4294967295
 800618c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d045      	beq.n	8006220 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d002      	beq.n	80061a2 <osThreadNew+0x6a>
        name = attr->name;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	699b      	ldr	r3, [r3, #24]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d002      	beq.n	80061b0 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	699b      	ldr	r3, [r3, #24]
 80061ae:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80061b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d008      	beq.n	80061c8 <osThreadNew+0x90>
 80061b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b8:	2b38      	cmp	r3, #56	; 0x38
 80061ba:	d805      	bhi.n	80061c8 <osThreadNew+0x90>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	f003 0301 	and.w	r3, r3, #1
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d001      	beq.n	80061cc <osThreadNew+0x94>
        return (NULL);
 80061c8:	2300      	movs	r3, #0
 80061ca:	e054      	b.n	8006276 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	695b      	ldr	r3, [r3, #20]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d003      	beq.n	80061dc <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	695b      	ldr	r3, [r3, #20]
 80061d8:	089b      	lsrs	r3, r3, #2
 80061da:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	689b      	ldr	r3, [r3, #8]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d00e      	beq.n	8006202 <osThreadNew+0xca>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	2ba7      	cmp	r3, #167	; 0xa7
 80061ea:	d90a      	bls.n	8006202 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d006      	beq.n	8006202 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	695b      	ldr	r3, [r3, #20]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d002      	beq.n	8006202 <osThreadNew+0xca>
        mem = 1;
 80061fc:	2301      	movs	r3, #1
 80061fe:	623b      	str	r3, [r7, #32]
 8006200:	e010      	b.n	8006224 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d10c      	bne.n	8006224 <osThreadNew+0xec>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	68db      	ldr	r3, [r3, #12]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d108      	bne.n	8006224 <osThreadNew+0xec>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	691b      	ldr	r3, [r3, #16]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d104      	bne.n	8006224 <osThreadNew+0xec>
          mem = 0;
 800621a:	2300      	movs	r3, #0
 800621c:	623b      	str	r3, [r7, #32]
 800621e:	e001      	b.n	8006224 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8006220:	2300      	movs	r3, #0
 8006222:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8006224:	6a3b      	ldr	r3, [r7, #32]
 8006226:	2b01      	cmp	r3, #1
 8006228:	d110      	bne.n	800624c <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800622e:	687a      	ldr	r2, [r7, #4]
 8006230:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006232:	9202      	str	r2, [sp, #8]
 8006234:	9301      	str	r3, [sp, #4]
 8006236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006238:	9300      	str	r3, [sp, #0]
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800623e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006240:	68f8      	ldr	r0, [r7, #12]
 8006242:	f000 fea7 	bl	8006f94 <xTaskCreateStatic>
 8006246:	4603      	mov	r3, r0
 8006248:	613b      	str	r3, [r7, #16]
 800624a:	e013      	b.n	8006274 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800624c:	6a3b      	ldr	r3, [r7, #32]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d110      	bne.n	8006274 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006254:	b29a      	uxth	r2, r3
 8006256:	f107 0310 	add.w	r3, r7, #16
 800625a:	9301      	str	r3, [sp, #4]
 800625c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800625e:	9300      	str	r3, [sp, #0]
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006264:	68f8      	ldr	r0, [r7, #12]
 8006266:	f000 fef8 	bl	800705a <xTaskCreate>
 800626a:	4603      	mov	r3, r0
 800626c:	2b01      	cmp	r3, #1
 800626e:	d001      	beq.n	8006274 <osThreadNew+0x13c>
          hTask = NULL;
 8006270:	2300      	movs	r3, #0
 8006272:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006274:	693b      	ldr	r3, [r7, #16]
}
 8006276:	4618      	mov	r0, r3
 8006278:	3730      	adds	r7, #48	; 0x30
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}
 800627e:	bf00      	nop
 8006280:	200008d8 	.word	0x200008d8

08006284 <osThreadSuspend>:
  }

  return (stat);
}

osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 8006284:	b580      	push	{r7, lr}
 8006286:	b088      	sub	sp, #32
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006290:	f3ef 8305 	mrs	r3, IPSR
 8006294:	617b      	str	r3, [r7, #20]
  return(result);
 8006296:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006298:	2b00      	cmp	r3, #0
 800629a:	d10f      	bne.n	80062bc <osThreadSuspend+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800629c:	f3ef 8310 	mrs	r3, PRIMASK
 80062a0:	613b      	str	r3, [r7, #16]
  return(result);
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d105      	bne.n	80062b4 <osThreadSuspend+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80062a8:	f3ef 8311 	mrs	r3, BASEPRI
 80062ac:	60fb      	str	r3, [r7, #12]
  return(result);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d007      	beq.n	80062c4 <osThreadSuspend+0x40>
 80062b4:	4b0c      	ldr	r3, [pc, #48]	; (80062e8 <osThreadSuspend+0x64>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	2b02      	cmp	r3, #2
 80062ba:	d103      	bne.n	80062c4 <osThreadSuspend+0x40>
    stat = osErrorISR;
 80062bc:	f06f 0305 	mvn.w	r3, #5
 80062c0:	61fb      	str	r3, [r7, #28]
 80062c2:	e00b      	b.n	80062dc <osThreadSuspend+0x58>
  }
  else if (hTask == NULL) {
 80062c4:	69bb      	ldr	r3, [r7, #24]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d103      	bne.n	80062d2 <osThreadSuspend+0x4e>
    stat = osErrorParameter;
 80062ca:	f06f 0303 	mvn.w	r3, #3
 80062ce:	61fb      	str	r3, [r7, #28]
 80062d0:	e004      	b.n	80062dc <osThreadSuspend+0x58>
  }
  else {
    stat = osOK;
 80062d2:	2300      	movs	r3, #0
 80062d4:	61fb      	str	r3, [r7, #28]
    vTaskSuspend (hTask);
 80062d6:	69b8      	ldr	r0, [r7, #24]
 80062d8:	f001 f852 	bl	8007380 <vTaskSuspend>
  }

  return (stat);
 80062dc:	69fb      	ldr	r3, [r7, #28]
}
 80062de:	4618      	mov	r0, r3
 80062e0:	3720      	adds	r7, #32
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bd80      	pop	{r7, pc}
 80062e6:	bf00      	nop
 80062e8:	200008d8 	.word	0x200008d8

080062ec <osThreadResume>:

osStatus_t osThreadResume (osThreadId_t thread_id) {
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b088      	sub	sp, #32
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80062f8:	f3ef 8305 	mrs	r3, IPSR
 80062fc:	617b      	str	r3, [r7, #20]
  return(result);
 80062fe:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006300:	2b00      	cmp	r3, #0
 8006302:	d10f      	bne.n	8006324 <osThreadResume+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006304:	f3ef 8310 	mrs	r3, PRIMASK
 8006308:	613b      	str	r3, [r7, #16]
  return(result);
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d105      	bne.n	800631c <osThreadResume+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006310:	f3ef 8311 	mrs	r3, BASEPRI
 8006314:	60fb      	str	r3, [r7, #12]
  return(result);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d007      	beq.n	800632c <osThreadResume+0x40>
 800631c:	4b0c      	ldr	r3, [pc, #48]	; (8006350 <osThreadResume+0x64>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	2b02      	cmp	r3, #2
 8006322:	d103      	bne.n	800632c <osThreadResume+0x40>
    stat = osErrorISR;
 8006324:	f06f 0305 	mvn.w	r3, #5
 8006328:	61fb      	str	r3, [r7, #28]
 800632a:	e00b      	b.n	8006344 <osThreadResume+0x58>
  }
  else if (hTask == NULL) {
 800632c:	69bb      	ldr	r3, [r7, #24]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d103      	bne.n	800633a <osThreadResume+0x4e>
    stat = osErrorParameter;
 8006332:	f06f 0303 	mvn.w	r3, #3
 8006336:	61fb      	str	r3, [r7, #28]
 8006338:	e004      	b.n	8006344 <osThreadResume+0x58>
  }
  else {
    stat = osOK;
 800633a:	2300      	movs	r3, #0
 800633c:	61fb      	str	r3, [r7, #28]
    vTaskResume (hTask);
 800633e:	69b8      	ldr	r0, [r7, #24]
 8006340:	f001 f8ca 	bl	80074d8 <vTaskResume>
  }

  return (stat);
 8006344:	69fb      	ldr	r3, [r7, #28]
}
 8006346:	4618      	mov	r0, r3
 8006348:	3720      	adds	r7, #32
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}
 800634e:	bf00      	nop
 8006350:	200008d8 	.word	0x200008d8

08006354 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8006354:	b580      	push	{r7, lr}
 8006356:	b086      	sub	sp, #24
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800635c:	f3ef 8305 	mrs	r3, IPSR
 8006360:	613b      	str	r3, [r7, #16]
  return(result);
 8006362:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006364:	2b00      	cmp	r3, #0
 8006366:	d10f      	bne.n	8006388 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006368:	f3ef 8310 	mrs	r3, PRIMASK
 800636c:	60fb      	str	r3, [r7, #12]
  return(result);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d105      	bne.n	8006380 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006374:	f3ef 8311 	mrs	r3, BASEPRI
 8006378:	60bb      	str	r3, [r7, #8]
  return(result);
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d007      	beq.n	8006390 <osDelay+0x3c>
 8006380:	4b0a      	ldr	r3, [pc, #40]	; (80063ac <osDelay+0x58>)
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	2b02      	cmp	r3, #2
 8006386:	d103      	bne.n	8006390 <osDelay+0x3c>
    stat = osErrorISR;
 8006388:	f06f 0305 	mvn.w	r3, #5
 800638c:	617b      	str	r3, [r7, #20]
 800638e:	e007      	b.n	80063a0 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8006390:	2300      	movs	r3, #0
 8006392:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d002      	beq.n	80063a0 <osDelay+0x4c>
      vTaskDelay(ticks);
 800639a:	6878      	ldr	r0, [r7, #4]
 800639c:	f000 ffba 	bl	8007314 <vTaskDelay>
    }
  }

  return (stat);
 80063a0:	697b      	ldr	r3, [r7, #20]
}
 80063a2:	4618      	mov	r0, r3
 80063a4:	3718      	adds	r7, #24
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}
 80063aa:	bf00      	nop
 80063ac:	200008d8 	.word	0x200008d8

080063b0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80063b0:	b480      	push	{r7}
 80063b2:	b085      	sub	sp, #20
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	60f8      	str	r0, [r7, #12]
 80063b8:	60b9      	str	r1, [r7, #8]
 80063ba:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	4a07      	ldr	r2, [pc, #28]	; (80063dc <vApplicationGetIdleTaskMemory+0x2c>)
 80063c0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	4a06      	ldr	r2, [pc, #24]	; (80063e0 <vApplicationGetIdleTaskMemory+0x30>)
 80063c6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2280      	movs	r2, #128	; 0x80
 80063cc:	601a      	str	r2, [r3, #0]
}
 80063ce:	bf00      	nop
 80063d0:	3714      	adds	r7, #20
 80063d2:	46bd      	mov	sp, r7
 80063d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d8:	4770      	bx	lr
 80063da:	bf00      	nop
 80063dc:	200008dc 	.word	0x200008dc
 80063e0:	20000984 	.word	0x20000984

080063e4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80063e4:	b480      	push	{r7}
 80063e6:	b085      	sub	sp, #20
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	60f8      	str	r0, [r7, #12]
 80063ec:	60b9      	str	r1, [r7, #8]
 80063ee:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	4a07      	ldr	r2, [pc, #28]	; (8006410 <vApplicationGetTimerTaskMemory+0x2c>)
 80063f4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	4a06      	ldr	r2, [pc, #24]	; (8006414 <vApplicationGetTimerTaskMemory+0x30>)
 80063fa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006402:	601a      	str	r2, [r3, #0]
}
 8006404:	bf00      	nop
 8006406:	3714      	adds	r7, #20
 8006408:	46bd      	mov	sp, r7
 800640a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640e:	4770      	bx	lr
 8006410:	20000b84 	.word	0x20000b84
 8006414:	20000c2c 	.word	0x20000c2c

08006418 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006418:	b480      	push	{r7}
 800641a:	b083      	sub	sp, #12
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	f103 0208 	add.w	r2, r3, #8
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	f04f 32ff 	mov.w	r2, #4294967295
 8006430:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	f103 0208 	add.w	r2, r3, #8
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	f103 0208 	add.w	r2, r3, #8
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2200      	movs	r2, #0
 800644a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800644c:	bf00      	nop
 800644e:	370c      	adds	r7, #12
 8006450:	46bd      	mov	sp, r7
 8006452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006456:	4770      	bx	lr

08006458 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006458:	b480      	push	{r7}
 800645a:	b083      	sub	sp, #12
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2200      	movs	r2, #0
 8006464:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006466:	bf00      	nop
 8006468:	370c      	adds	r7, #12
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr

08006472 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006472:	b480      	push	{r7}
 8006474:	b085      	sub	sp, #20
 8006476:	af00      	add	r7, sp, #0
 8006478:	6078      	str	r0, [r7, #4]
 800647a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	68fa      	ldr	r2, [r7, #12]
 8006486:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	689a      	ldr	r2, [r3, #8]
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	683a      	ldr	r2, [r7, #0]
 8006496:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	683a      	ldr	r2, [r7, #0]
 800649c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	687a      	ldr	r2, [r7, #4]
 80064a2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	1c5a      	adds	r2, r3, #1
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	601a      	str	r2, [r3, #0]
}
 80064ae:	bf00      	nop
 80064b0:	3714      	adds	r7, #20
 80064b2:	46bd      	mov	sp, r7
 80064b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b8:	4770      	bx	lr

080064ba <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80064ba:	b480      	push	{r7}
 80064bc:	b085      	sub	sp, #20
 80064be:	af00      	add	r7, sp, #0
 80064c0:	6078      	str	r0, [r7, #4]
 80064c2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064d0:	d103      	bne.n	80064da <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	691b      	ldr	r3, [r3, #16]
 80064d6:	60fb      	str	r3, [r7, #12]
 80064d8:	e00c      	b.n	80064f4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	3308      	adds	r3, #8
 80064de:	60fb      	str	r3, [r7, #12]
 80064e0:	e002      	b.n	80064e8 <vListInsert+0x2e>
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	60fb      	str	r3, [r7, #12]
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	685b      	ldr	r3, [r3, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	68ba      	ldr	r2, [r7, #8]
 80064f0:	429a      	cmp	r2, r3
 80064f2:	d2f6      	bcs.n	80064e2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	685a      	ldr	r2, [r3, #4]
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	683a      	ldr	r2, [r7, #0]
 8006502:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	68fa      	ldr	r2, [r7, #12]
 8006508:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	683a      	ldr	r2, [r7, #0]
 800650e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	687a      	ldr	r2, [r7, #4]
 8006514:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	1c5a      	adds	r2, r3, #1
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	601a      	str	r2, [r3, #0]
}
 8006520:	bf00      	nop
 8006522:	3714      	adds	r7, #20
 8006524:	46bd      	mov	sp, r7
 8006526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652a:	4770      	bx	lr

0800652c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800652c:	b480      	push	{r7}
 800652e:	b085      	sub	sp, #20
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	691b      	ldr	r3, [r3, #16]
 8006538:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	687a      	ldr	r2, [r7, #4]
 8006540:	6892      	ldr	r2, [r2, #8]
 8006542:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	687a      	ldr	r2, [r7, #4]
 800654a:	6852      	ldr	r2, [r2, #4]
 800654c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	687a      	ldr	r2, [r7, #4]
 8006554:	429a      	cmp	r2, r3
 8006556:	d103      	bne.n	8006560 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	689a      	ldr	r2, [r3, #8]
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2200      	movs	r2, #0
 8006564:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	1e5a      	subs	r2, r3, #1
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
}
 8006574:	4618      	mov	r0, r3
 8006576:	3714      	adds	r7, #20
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr

08006580 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b084      	sub	sp, #16
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
 8006588:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d10c      	bne.n	80065ae <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006594:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006598:	b672      	cpsid	i
 800659a:	f383 8811 	msr	BASEPRI, r3
 800659e:	f3bf 8f6f 	isb	sy
 80065a2:	f3bf 8f4f 	dsb	sy
 80065a6:	b662      	cpsie	i
 80065a8:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80065aa:	bf00      	nop
 80065ac:	e7fe      	b.n	80065ac <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 80065ae:	f002 f9b5 	bl	800891c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681a      	ldr	r2, [r3, #0]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065ba:	68f9      	ldr	r1, [r7, #12]
 80065bc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80065be:	fb01 f303 	mul.w	r3, r1, r3
 80065c2:	441a      	add	r2, r3
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2200      	movs	r2, #0
 80065cc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681a      	ldr	r2, [r3, #0]
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681a      	ldr	r2, [r3, #0]
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065de:	3b01      	subs	r3, #1
 80065e0:	68f9      	ldr	r1, [r7, #12]
 80065e2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80065e4:	fb01 f303 	mul.w	r3, r1, r3
 80065e8:	441a      	add	r2, r3
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	22ff      	movs	r2, #255	; 0xff
 80065f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	22ff      	movs	r2, #255	; 0xff
 80065fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d114      	bne.n	800662e <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	691b      	ldr	r3, [r3, #16]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d01a      	beq.n	8006642 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	3310      	adds	r3, #16
 8006610:	4618      	mov	r0, r3
 8006612:	f001 fa69 	bl	8007ae8 <xTaskRemoveFromEventList>
 8006616:	4603      	mov	r3, r0
 8006618:	2b00      	cmp	r3, #0
 800661a:	d012      	beq.n	8006642 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800661c:	4b0c      	ldr	r3, [pc, #48]	; (8006650 <xQueueGenericReset+0xd0>)
 800661e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006622:	601a      	str	r2, [r3, #0]
 8006624:	f3bf 8f4f 	dsb	sy
 8006628:	f3bf 8f6f 	isb	sy
 800662c:	e009      	b.n	8006642 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	3310      	adds	r3, #16
 8006632:	4618      	mov	r0, r3
 8006634:	f7ff fef0 	bl	8006418 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	3324      	adds	r3, #36	; 0x24
 800663c:	4618      	mov	r0, r3
 800663e:	f7ff feeb 	bl	8006418 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006642:	f002 f99f 	bl	8008984 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006646:	2301      	movs	r3, #1
}
 8006648:	4618      	mov	r0, r3
 800664a:	3710      	adds	r7, #16
 800664c:	46bd      	mov	sp, r7
 800664e:	bd80      	pop	{r7, pc}
 8006650:	e000ed04 	.word	0xe000ed04

08006654 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006654:	b580      	push	{r7, lr}
 8006656:	b08e      	sub	sp, #56	; 0x38
 8006658:	af02      	add	r7, sp, #8
 800665a:	60f8      	str	r0, [r7, #12]
 800665c:	60b9      	str	r1, [r7, #8]
 800665e:	607a      	str	r2, [r7, #4]
 8006660:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d10c      	bne.n	8006682 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 8006668:	f04f 0350 	mov.w	r3, #80	; 0x50
 800666c:	b672      	cpsid	i
 800666e:	f383 8811 	msr	BASEPRI, r3
 8006672:	f3bf 8f6f 	isb	sy
 8006676:	f3bf 8f4f 	dsb	sy
 800667a:	b662      	cpsie	i
 800667c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800667e:	bf00      	nop
 8006680:	e7fe      	b.n	8006680 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d10c      	bne.n	80066a2 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 8006688:	f04f 0350 	mov.w	r3, #80	; 0x50
 800668c:	b672      	cpsid	i
 800668e:	f383 8811 	msr	BASEPRI, r3
 8006692:	f3bf 8f6f 	isb	sy
 8006696:	f3bf 8f4f 	dsb	sy
 800669a:	b662      	cpsie	i
 800669c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800669e:	bf00      	nop
 80066a0:	e7fe      	b.n	80066a0 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d002      	beq.n	80066ae <xQueueGenericCreateStatic+0x5a>
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d001      	beq.n	80066b2 <xQueueGenericCreateStatic+0x5e>
 80066ae:	2301      	movs	r3, #1
 80066b0:	e000      	b.n	80066b4 <xQueueGenericCreateStatic+0x60>
 80066b2:	2300      	movs	r3, #0
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d10c      	bne.n	80066d2 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 80066b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066bc:	b672      	cpsid	i
 80066be:	f383 8811 	msr	BASEPRI, r3
 80066c2:	f3bf 8f6f 	isb	sy
 80066c6:	f3bf 8f4f 	dsb	sy
 80066ca:	b662      	cpsie	i
 80066cc:	623b      	str	r3, [r7, #32]
}
 80066ce:	bf00      	nop
 80066d0:	e7fe      	b.n	80066d0 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d102      	bne.n	80066de <xQueueGenericCreateStatic+0x8a>
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d101      	bne.n	80066e2 <xQueueGenericCreateStatic+0x8e>
 80066de:	2301      	movs	r3, #1
 80066e0:	e000      	b.n	80066e4 <xQueueGenericCreateStatic+0x90>
 80066e2:	2300      	movs	r3, #0
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d10c      	bne.n	8006702 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 80066e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066ec:	b672      	cpsid	i
 80066ee:	f383 8811 	msr	BASEPRI, r3
 80066f2:	f3bf 8f6f 	isb	sy
 80066f6:	f3bf 8f4f 	dsb	sy
 80066fa:	b662      	cpsie	i
 80066fc:	61fb      	str	r3, [r7, #28]
}
 80066fe:	bf00      	nop
 8006700:	e7fe      	b.n	8006700 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006702:	2350      	movs	r3, #80	; 0x50
 8006704:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006706:	697b      	ldr	r3, [r7, #20]
 8006708:	2b50      	cmp	r3, #80	; 0x50
 800670a:	d00c      	beq.n	8006726 <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 800670c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006710:	b672      	cpsid	i
 8006712:	f383 8811 	msr	BASEPRI, r3
 8006716:	f3bf 8f6f 	isb	sy
 800671a:	f3bf 8f4f 	dsb	sy
 800671e:	b662      	cpsie	i
 8006720:	61bb      	str	r3, [r7, #24]
}
 8006722:	bf00      	nop
 8006724:	e7fe      	b.n	8006724 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006726:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800672c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800672e:	2b00      	cmp	r3, #0
 8006730:	d00d      	beq.n	800674e <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006734:	2201      	movs	r2, #1
 8006736:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800673a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800673e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006740:	9300      	str	r3, [sp, #0]
 8006742:	4613      	mov	r3, r2
 8006744:	687a      	ldr	r2, [r7, #4]
 8006746:	68b9      	ldr	r1, [r7, #8]
 8006748:	68f8      	ldr	r0, [r7, #12]
 800674a:	f000 f805 	bl	8006758 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800674e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006750:	4618      	mov	r0, r3
 8006752:	3730      	adds	r7, #48	; 0x30
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}

08006758 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b084      	sub	sp, #16
 800675c:	af00      	add	r7, sp, #0
 800675e:	60f8      	str	r0, [r7, #12]
 8006760:	60b9      	str	r1, [r7, #8]
 8006762:	607a      	str	r2, [r7, #4]
 8006764:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d103      	bne.n	8006774 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800676c:	69bb      	ldr	r3, [r7, #24]
 800676e:	69ba      	ldr	r2, [r7, #24]
 8006770:	601a      	str	r2, [r3, #0]
 8006772:	e002      	b.n	800677a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006774:	69bb      	ldr	r3, [r7, #24]
 8006776:	687a      	ldr	r2, [r7, #4]
 8006778:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800677a:	69bb      	ldr	r3, [r7, #24]
 800677c:	68fa      	ldr	r2, [r7, #12]
 800677e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006780:	69bb      	ldr	r3, [r7, #24]
 8006782:	68ba      	ldr	r2, [r7, #8]
 8006784:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006786:	2101      	movs	r1, #1
 8006788:	69b8      	ldr	r0, [r7, #24]
 800678a:	f7ff fef9 	bl	8006580 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800678e:	69bb      	ldr	r3, [r7, #24]
 8006790:	78fa      	ldrb	r2, [r7, #3]
 8006792:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006796:	bf00      	nop
 8006798:	3710      	adds	r7, #16
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}
	...

080067a0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b08e      	sub	sp, #56	; 0x38
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	60f8      	str	r0, [r7, #12]
 80067a8:	60b9      	str	r1, [r7, #8]
 80067aa:	607a      	str	r2, [r7, #4]
 80067ac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80067ae:	2300      	movs	r3, #0
 80067b0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80067b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d10c      	bne.n	80067d6 <xQueueGenericSend+0x36>
	__asm volatile
 80067bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067c0:	b672      	cpsid	i
 80067c2:	f383 8811 	msr	BASEPRI, r3
 80067c6:	f3bf 8f6f 	isb	sy
 80067ca:	f3bf 8f4f 	dsb	sy
 80067ce:	b662      	cpsie	i
 80067d0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80067d2:	bf00      	nop
 80067d4:	e7fe      	b.n	80067d4 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d103      	bne.n	80067e4 <xQueueGenericSend+0x44>
 80067dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d101      	bne.n	80067e8 <xQueueGenericSend+0x48>
 80067e4:	2301      	movs	r3, #1
 80067e6:	e000      	b.n	80067ea <xQueueGenericSend+0x4a>
 80067e8:	2300      	movs	r3, #0
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d10c      	bne.n	8006808 <xQueueGenericSend+0x68>
	__asm volatile
 80067ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067f2:	b672      	cpsid	i
 80067f4:	f383 8811 	msr	BASEPRI, r3
 80067f8:	f3bf 8f6f 	isb	sy
 80067fc:	f3bf 8f4f 	dsb	sy
 8006800:	b662      	cpsie	i
 8006802:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006804:	bf00      	nop
 8006806:	e7fe      	b.n	8006806 <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	2b02      	cmp	r3, #2
 800680c:	d103      	bne.n	8006816 <xQueueGenericSend+0x76>
 800680e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006810:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006812:	2b01      	cmp	r3, #1
 8006814:	d101      	bne.n	800681a <xQueueGenericSend+0x7a>
 8006816:	2301      	movs	r3, #1
 8006818:	e000      	b.n	800681c <xQueueGenericSend+0x7c>
 800681a:	2300      	movs	r3, #0
 800681c:	2b00      	cmp	r3, #0
 800681e:	d10c      	bne.n	800683a <xQueueGenericSend+0x9a>
	__asm volatile
 8006820:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006824:	b672      	cpsid	i
 8006826:	f383 8811 	msr	BASEPRI, r3
 800682a:	f3bf 8f6f 	isb	sy
 800682e:	f3bf 8f4f 	dsb	sy
 8006832:	b662      	cpsie	i
 8006834:	623b      	str	r3, [r7, #32]
}
 8006836:	bf00      	nop
 8006838:	e7fe      	b.n	8006838 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800683a:	f001 fb1f 	bl	8007e7c <xTaskGetSchedulerState>
 800683e:	4603      	mov	r3, r0
 8006840:	2b00      	cmp	r3, #0
 8006842:	d102      	bne.n	800684a <xQueueGenericSend+0xaa>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d101      	bne.n	800684e <xQueueGenericSend+0xae>
 800684a:	2301      	movs	r3, #1
 800684c:	e000      	b.n	8006850 <xQueueGenericSend+0xb0>
 800684e:	2300      	movs	r3, #0
 8006850:	2b00      	cmp	r3, #0
 8006852:	d10c      	bne.n	800686e <xQueueGenericSend+0xce>
	__asm volatile
 8006854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006858:	b672      	cpsid	i
 800685a:	f383 8811 	msr	BASEPRI, r3
 800685e:	f3bf 8f6f 	isb	sy
 8006862:	f3bf 8f4f 	dsb	sy
 8006866:	b662      	cpsie	i
 8006868:	61fb      	str	r3, [r7, #28]
}
 800686a:	bf00      	nop
 800686c:	e7fe      	b.n	800686c <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800686e:	f002 f855 	bl	800891c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006874:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006878:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800687a:	429a      	cmp	r2, r3
 800687c:	d302      	bcc.n	8006884 <xQueueGenericSend+0xe4>
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	2b02      	cmp	r3, #2
 8006882:	d129      	bne.n	80068d8 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006884:	683a      	ldr	r2, [r7, #0]
 8006886:	68b9      	ldr	r1, [r7, #8]
 8006888:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800688a:	f000 fa15 	bl	8006cb8 <prvCopyDataToQueue>
 800688e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006894:	2b00      	cmp	r3, #0
 8006896:	d010      	beq.n	80068ba <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006898:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800689a:	3324      	adds	r3, #36	; 0x24
 800689c:	4618      	mov	r0, r3
 800689e:	f001 f923 	bl	8007ae8 <xTaskRemoveFromEventList>
 80068a2:	4603      	mov	r3, r0
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d013      	beq.n	80068d0 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80068a8:	4b3f      	ldr	r3, [pc, #252]	; (80069a8 <xQueueGenericSend+0x208>)
 80068aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068ae:	601a      	str	r2, [r3, #0]
 80068b0:	f3bf 8f4f 	dsb	sy
 80068b4:	f3bf 8f6f 	isb	sy
 80068b8:	e00a      	b.n	80068d0 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80068ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d007      	beq.n	80068d0 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80068c0:	4b39      	ldr	r3, [pc, #228]	; (80069a8 <xQueueGenericSend+0x208>)
 80068c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068c6:	601a      	str	r2, [r3, #0]
 80068c8:	f3bf 8f4f 	dsb	sy
 80068cc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80068d0:	f002 f858 	bl	8008984 <vPortExitCritical>
				return pdPASS;
 80068d4:	2301      	movs	r3, #1
 80068d6:	e063      	b.n	80069a0 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d103      	bne.n	80068e6 <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80068de:	f002 f851 	bl	8008984 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80068e2:	2300      	movs	r3, #0
 80068e4:	e05c      	b.n	80069a0 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 80068e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d106      	bne.n	80068fa <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80068ec:	f107 0314 	add.w	r3, r7, #20
 80068f0:	4618      	mov	r0, r3
 80068f2:	f001 f95f 	bl	8007bb4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80068f6:	2301      	movs	r3, #1
 80068f8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80068fa:	f002 f843 	bl	8008984 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80068fe:	f000 febf 	bl	8007680 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006902:	f002 f80b 	bl	800891c <vPortEnterCritical>
 8006906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006908:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800690c:	b25b      	sxtb	r3, r3
 800690e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006912:	d103      	bne.n	800691c <xQueueGenericSend+0x17c>
 8006914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006916:	2200      	movs	r2, #0
 8006918:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800691c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800691e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006922:	b25b      	sxtb	r3, r3
 8006924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006928:	d103      	bne.n	8006932 <xQueueGenericSend+0x192>
 800692a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800692c:	2200      	movs	r2, #0
 800692e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006932:	f002 f827 	bl	8008984 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006936:	1d3a      	adds	r2, r7, #4
 8006938:	f107 0314 	add.w	r3, r7, #20
 800693c:	4611      	mov	r1, r2
 800693e:	4618      	mov	r0, r3
 8006940:	f001 f94e 	bl	8007be0 <xTaskCheckForTimeOut>
 8006944:	4603      	mov	r3, r0
 8006946:	2b00      	cmp	r3, #0
 8006948:	d124      	bne.n	8006994 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800694a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800694c:	f000 faac 	bl	8006ea8 <prvIsQueueFull>
 8006950:	4603      	mov	r3, r0
 8006952:	2b00      	cmp	r3, #0
 8006954:	d018      	beq.n	8006988 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006958:	3310      	adds	r3, #16
 800695a:	687a      	ldr	r2, [r7, #4]
 800695c:	4611      	mov	r1, r2
 800695e:	4618      	mov	r0, r3
 8006960:	f001 f86e 	bl	8007a40 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006964:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006966:	f000 fa37 	bl	8006dd8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800696a:	f000 fe97 	bl	800769c <xTaskResumeAll>
 800696e:	4603      	mov	r3, r0
 8006970:	2b00      	cmp	r3, #0
 8006972:	f47f af7c 	bne.w	800686e <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 8006976:	4b0c      	ldr	r3, [pc, #48]	; (80069a8 <xQueueGenericSend+0x208>)
 8006978:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800697c:	601a      	str	r2, [r3, #0]
 800697e:	f3bf 8f4f 	dsb	sy
 8006982:	f3bf 8f6f 	isb	sy
 8006986:	e772      	b.n	800686e <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006988:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800698a:	f000 fa25 	bl	8006dd8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800698e:	f000 fe85 	bl	800769c <xTaskResumeAll>
 8006992:	e76c      	b.n	800686e <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006994:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006996:	f000 fa1f 	bl	8006dd8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800699a:	f000 fe7f 	bl	800769c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800699e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80069a0:	4618      	mov	r0, r3
 80069a2:	3738      	adds	r7, #56	; 0x38
 80069a4:	46bd      	mov	sp, r7
 80069a6:	bd80      	pop	{r7, pc}
 80069a8:	e000ed04 	.word	0xe000ed04

080069ac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b08e      	sub	sp, #56	; 0x38
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	60f8      	str	r0, [r7, #12]
 80069b4:	60b9      	str	r1, [r7, #8]
 80069b6:	607a      	str	r2, [r7, #4]
 80069b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80069be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d10c      	bne.n	80069de <xQueueGenericSendFromISR+0x32>
	__asm volatile
 80069c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069c8:	b672      	cpsid	i
 80069ca:	f383 8811 	msr	BASEPRI, r3
 80069ce:	f3bf 8f6f 	isb	sy
 80069d2:	f3bf 8f4f 	dsb	sy
 80069d6:	b662      	cpsie	i
 80069d8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80069da:	bf00      	nop
 80069dc:	e7fe      	b.n	80069dc <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d103      	bne.n	80069ec <xQueueGenericSendFromISR+0x40>
 80069e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d101      	bne.n	80069f0 <xQueueGenericSendFromISR+0x44>
 80069ec:	2301      	movs	r3, #1
 80069ee:	e000      	b.n	80069f2 <xQueueGenericSendFromISR+0x46>
 80069f0:	2300      	movs	r3, #0
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d10c      	bne.n	8006a10 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 80069f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069fa:	b672      	cpsid	i
 80069fc:	f383 8811 	msr	BASEPRI, r3
 8006a00:	f3bf 8f6f 	isb	sy
 8006a04:	f3bf 8f4f 	dsb	sy
 8006a08:	b662      	cpsie	i
 8006a0a:	623b      	str	r3, [r7, #32]
}
 8006a0c:	bf00      	nop
 8006a0e:	e7fe      	b.n	8006a0e <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	2b02      	cmp	r3, #2
 8006a14:	d103      	bne.n	8006a1e <xQueueGenericSendFromISR+0x72>
 8006a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a1a:	2b01      	cmp	r3, #1
 8006a1c:	d101      	bne.n	8006a22 <xQueueGenericSendFromISR+0x76>
 8006a1e:	2301      	movs	r3, #1
 8006a20:	e000      	b.n	8006a24 <xQueueGenericSendFromISR+0x78>
 8006a22:	2300      	movs	r3, #0
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d10c      	bne.n	8006a42 <xQueueGenericSendFromISR+0x96>
	__asm volatile
 8006a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a2c:	b672      	cpsid	i
 8006a2e:	f383 8811 	msr	BASEPRI, r3
 8006a32:	f3bf 8f6f 	isb	sy
 8006a36:	f3bf 8f4f 	dsb	sy
 8006a3a:	b662      	cpsie	i
 8006a3c:	61fb      	str	r3, [r7, #28]
}
 8006a3e:	bf00      	nop
 8006a40:	e7fe      	b.n	8006a40 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006a42:	f002 f853 	bl	8008aec <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006a46:	f3ef 8211 	mrs	r2, BASEPRI
 8006a4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a4e:	b672      	cpsid	i
 8006a50:	f383 8811 	msr	BASEPRI, r3
 8006a54:	f3bf 8f6f 	isb	sy
 8006a58:	f3bf 8f4f 	dsb	sy
 8006a5c:	b662      	cpsie	i
 8006a5e:	61ba      	str	r2, [r7, #24]
 8006a60:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006a62:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006a64:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a6e:	429a      	cmp	r2, r3
 8006a70:	d302      	bcc.n	8006a78 <xQueueGenericSendFromISR+0xcc>
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	2b02      	cmp	r3, #2
 8006a76:	d12c      	bne.n	8006ad2 <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a7a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006a7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006a82:	683a      	ldr	r2, [r7, #0]
 8006a84:	68b9      	ldr	r1, [r7, #8]
 8006a86:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006a88:	f000 f916 	bl	8006cb8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006a8c:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8006a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a94:	d112      	bne.n	8006abc <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d016      	beq.n	8006acc <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aa0:	3324      	adds	r3, #36	; 0x24
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	f001 f820 	bl	8007ae8 <xTaskRemoveFromEventList>
 8006aa8:	4603      	mov	r3, r0
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d00e      	beq.n	8006acc <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d00b      	beq.n	8006acc <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	601a      	str	r2, [r3, #0]
 8006aba:	e007      	b.n	8006acc <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006abc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006ac0:	3301      	adds	r3, #1
 8006ac2:	b2db      	uxtb	r3, r3
 8006ac4:	b25a      	sxtb	r2, r3
 8006ac6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ac8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006acc:	2301      	movs	r3, #1
 8006ace:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8006ad0:	e001      	b.n	8006ad6 <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	637b      	str	r3, [r7, #52]	; 0x34
 8006ad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ad8:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006ada:	693b      	ldr	r3, [r7, #16]
 8006adc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006ae0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006ae2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	3738      	adds	r7, #56	; 0x38
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bd80      	pop	{r7, pc}

08006aec <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b08c      	sub	sp, #48	; 0x30
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	60f8      	str	r0, [r7, #12]
 8006af4:	60b9      	str	r1, [r7, #8]
 8006af6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006af8:	2300      	movs	r3, #0
 8006afa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d10c      	bne.n	8006b20 <xQueueReceive+0x34>
	__asm volatile
 8006b06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b0a:	b672      	cpsid	i
 8006b0c:	f383 8811 	msr	BASEPRI, r3
 8006b10:	f3bf 8f6f 	isb	sy
 8006b14:	f3bf 8f4f 	dsb	sy
 8006b18:	b662      	cpsie	i
 8006b1a:	623b      	str	r3, [r7, #32]
}
 8006b1c:	bf00      	nop
 8006b1e:	e7fe      	b.n	8006b1e <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d103      	bne.n	8006b2e <xQueueReceive+0x42>
 8006b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d101      	bne.n	8006b32 <xQueueReceive+0x46>
 8006b2e:	2301      	movs	r3, #1
 8006b30:	e000      	b.n	8006b34 <xQueueReceive+0x48>
 8006b32:	2300      	movs	r3, #0
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d10c      	bne.n	8006b52 <xQueueReceive+0x66>
	__asm volatile
 8006b38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b3c:	b672      	cpsid	i
 8006b3e:	f383 8811 	msr	BASEPRI, r3
 8006b42:	f3bf 8f6f 	isb	sy
 8006b46:	f3bf 8f4f 	dsb	sy
 8006b4a:	b662      	cpsie	i
 8006b4c:	61fb      	str	r3, [r7, #28]
}
 8006b4e:	bf00      	nop
 8006b50:	e7fe      	b.n	8006b50 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006b52:	f001 f993 	bl	8007e7c <xTaskGetSchedulerState>
 8006b56:	4603      	mov	r3, r0
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d102      	bne.n	8006b62 <xQueueReceive+0x76>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d101      	bne.n	8006b66 <xQueueReceive+0x7a>
 8006b62:	2301      	movs	r3, #1
 8006b64:	e000      	b.n	8006b68 <xQueueReceive+0x7c>
 8006b66:	2300      	movs	r3, #0
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d10c      	bne.n	8006b86 <xQueueReceive+0x9a>
	__asm volatile
 8006b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b70:	b672      	cpsid	i
 8006b72:	f383 8811 	msr	BASEPRI, r3
 8006b76:	f3bf 8f6f 	isb	sy
 8006b7a:	f3bf 8f4f 	dsb	sy
 8006b7e:	b662      	cpsie	i
 8006b80:	61bb      	str	r3, [r7, #24]
}
 8006b82:	bf00      	nop
 8006b84:	e7fe      	b.n	8006b84 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006b86:	f001 fec9 	bl	800891c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006b8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b8e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d01f      	beq.n	8006bd6 <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006b96:	68b9      	ldr	r1, [r7, #8]
 8006b98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b9a:	f000 f8f7 	bl	8006d8c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba0:	1e5a      	subs	r2, r3, #1
 8006ba2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ba4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ba8:	691b      	ldr	r3, [r3, #16]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d00f      	beq.n	8006bce <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006bae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bb0:	3310      	adds	r3, #16
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	f000 ff98 	bl	8007ae8 <xTaskRemoveFromEventList>
 8006bb8:	4603      	mov	r3, r0
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d007      	beq.n	8006bce <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006bbe:	4b3d      	ldr	r3, [pc, #244]	; (8006cb4 <xQueueReceive+0x1c8>)
 8006bc0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006bc4:	601a      	str	r2, [r3, #0]
 8006bc6:	f3bf 8f4f 	dsb	sy
 8006bca:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006bce:	f001 fed9 	bl	8008984 <vPortExitCritical>
				return pdPASS;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	e069      	b.n	8006caa <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d103      	bne.n	8006be4 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006bdc:	f001 fed2 	bl	8008984 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006be0:	2300      	movs	r3, #0
 8006be2:	e062      	b.n	8006caa <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006be4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d106      	bne.n	8006bf8 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006bea:	f107 0310 	add.w	r3, r7, #16
 8006bee:	4618      	mov	r0, r3
 8006bf0:	f000 ffe0 	bl	8007bb4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006bf8:	f001 fec4 	bl	8008984 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006bfc:	f000 fd40 	bl	8007680 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006c00:	f001 fe8c 	bl	800891c <vPortEnterCritical>
 8006c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c06:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006c0a:	b25b      	sxtb	r3, r3
 8006c0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c10:	d103      	bne.n	8006c1a <xQueueReceive+0x12e>
 8006c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c14:	2200      	movs	r2, #0
 8006c16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c1c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006c20:	b25b      	sxtb	r3, r3
 8006c22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c26:	d103      	bne.n	8006c30 <xQueueReceive+0x144>
 8006c28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006c30:	f001 fea8 	bl	8008984 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006c34:	1d3a      	adds	r2, r7, #4
 8006c36:	f107 0310 	add.w	r3, r7, #16
 8006c3a:	4611      	mov	r1, r2
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	f000 ffcf 	bl	8007be0 <xTaskCheckForTimeOut>
 8006c42:	4603      	mov	r3, r0
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d123      	bne.n	8006c90 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006c48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c4a:	f000 f917 	bl	8006e7c <prvIsQueueEmpty>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d017      	beq.n	8006c84 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006c54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c56:	3324      	adds	r3, #36	; 0x24
 8006c58:	687a      	ldr	r2, [r7, #4]
 8006c5a:	4611      	mov	r1, r2
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	f000 feef 	bl	8007a40 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006c62:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c64:	f000 f8b8 	bl	8006dd8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006c68:	f000 fd18 	bl	800769c <xTaskResumeAll>
 8006c6c:	4603      	mov	r3, r0
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d189      	bne.n	8006b86 <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 8006c72:	4b10      	ldr	r3, [pc, #64]	; (8006cb4 <xQueueReceive+0x1c8>)
 8006c74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c78:	601a      	str	r2, [r3, #0]
 8006c7a:	f3bf 8f4f 	dsb	sy
 8006c7e:	f3bf 8f6f 	isb	sy
 8006c82:	e780      	b.n	8006b86 <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006c84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c86:	f000 f8a7 	bl	8006dd8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006c8a:	f000 fd07 	bl	800769c <xTaskResumeAll>
 8006c8e:	e77a      	b.n	8006b86 <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006c90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c92:	f000 f8a1 	bl	8006dd8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006c96:	f000 fd01 	bl	800769c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006c9a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c9c:	f000 f8ee 	bl	8006e7c <prvIsQueueEmpty>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	f43f af6f 	beq.w	8006b86 <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006ca8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006caa:	4618      	mov	r0, r3
 8006cac:	3730      	adds	r7, #48	; 0x30
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}
 8006cb2:	bf00      	nop
 8006cb4:	e000ed04 	.word	0xe000ed04

08006cb8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b086      	sub	sp, #24
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	60f8      	str	r0, [r7, #12]
 8006cc0:	60b9      	str	r1, [r7, #8]
 8006cc2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ccc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d10d      	bne.n	8006cf2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d14d      	bne.n	8006d7a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	689b      	ldr	r3, [r3, #8]
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	f001 f8e8 	bl	8007eb8 <xTaskPriorityDisinherit>
 8006ce8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	2200      	movs	r2, #0
 8006cee:	609a      	str	r2, [r3, #8]
 8006cf0:	e043      	b.n	8006d7a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d119      	bne.n	8006d2c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	6858      	ldr	r0, [r3, #4]
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d00:	461a      	mov	r2, r3
 8006d02:	68b9      	ldr	r1, [r7, #8]
 8006d04:	f002 ff51 	bl	8009baa <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	685a      	ldr	r2, [r3, #4]
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d10:	441a      	add	r2, r3
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	685a      	ldr	r2, [r3, #4]
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	689b      	ldr	r3, [r3, #8]
 8006d1e:	429a      	cmp	r2, r3
 8006d20:	d32b      	bcc.n	8006d7a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681a      	ldr	r2, [r3, #0]
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	605a      	str	r2, [r3, #4]
 8006d2a:	e026      	b.n	8006d7a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	68d8      	ldr	r0, [r3, #12]
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d34:	461a      	mov	r2, r3
 8006d36:	68b9      	ldr	r1, [r7, #8]
 8006d38:	f002 ff37 	bl	8009baa <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	68da      	ldr	r2, [r3, #12]
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d44:	425b      	negs	r3, r3
 8006d46:	441a      	add	r2, r3
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	68da      	ldr	r2, [r3, #12]
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	429a      	cmp	r2, r3
 8006d56:	d207      	bcs.n	8006d68 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	689a      	ldr	r2, [r3, #8]
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d60:	425b      	negs	r3, r3
 8006d62:	441a      	add	r2, r3
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2b02      	cmp	r3, #2
 8006d6c:	d105      	bne.n	8006d7a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006d6e:	693b      	ldr	r3, [r7, #16]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d002      	beq.n	8006d7a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006d74:	693b      	ldr	r3, [r7, #16]
 8006d76:	3b01      	subs	r3, #1
 8006d78:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006d7a:	693b      	ldr	r3, [r7, #16]
 8006d7c:	1c5a      	adds	r2, r3, #1
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006d82:	697b      	ldr	r3, [r7, #20]
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	3718      	adds	r7, #24
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}

08006d8c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b082      	sub	sp, #8
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
 8006d94:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d018      	beq.n	8006dd0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	68da      	ldr	r2, [r3, #12]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006da6:	441a      	add	r2, r3
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	68da      	ldr	r2, [r3, #12]
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	689b      	ldr	r3, [r3, #8]
 8006db4:	429a      	cmp	r2, r3
 8006db6:	d303      	bcc.n	8006dc0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681a      	ldr	r2, [r3, #0]
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	68d9      	ldr	r1, [r3, #12]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dc8:	461a      	mov	r2, r3
 8006dca:	6838      	ldr	r0, [r7, #0]
 8006dcc:	f002 feed 	bl	8009baa <memcpy>
	}
}
 8006dd0:	bf00      	nop
 8006dd2:	3708      	adds	r7, #8
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}

08006dd8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b084      	sub	sp, #16
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006de0:	f001 fd9c 	bl	800891c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006dea:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006dec:	e011      	b.n	8006e12 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d012      	beq.n	8006e1c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	3324      	adds	r3, #36	; 0x24
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f000 fe74 	bl	8007ae8 <xTaskRemoveFromEventList>
 8006e00:	4603      	mov	r3, r0
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d001      	beq.n	8006e0a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006e06:	f000 ff51 	bl	8007cac <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006e0a:	7bfb      	ldrb	r3, [r7, #15]
 8006e0c:	3b01      	subs	r3, #1
 8006e0e:	b2db      	uxtb	r3, r3
 8006e10:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006e12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	dce9      	bgt.n	8006dee <prvUnlockQueue+0x16>
 8006e1a:	e000      	b.n	8006e1e <prvUnlockQueue+0x46>
					break;
 8006e1c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	22ff      	movs	r2, #255	; 0xff
 8006e22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006e26:	f001 fdad 	bl	8008984 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006e2a:	f001 fd77 	bl	800891c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006e34:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006e36:	e011      	b.n	8006e5c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	691b      	ldr	r3, [r3, #16]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d012      	beq.n	8006e66 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	3310      	adds	r3, #16
 8006e44:	4618      	mov	r0, r3
 8006e46:	f000 fe4f 	bl	8007ae8 <xTaskRemoveFromEventList>
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d001      	beq.n	8006e54 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006e50:	f000 ff2c 	bl	8007cac <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006e54:	7bbb      	ldrb	r3, [r7, #14]
 8006e56:	3b01      	subs	r3, #1
 8006e58:	b2db      	uxtb	r3, r3
 8006e5a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006e5c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	dce9      	bgt.n	8006e38 <prvUnlockQueue+0x60>
 8006e64:	e000      	b.n	8006e68 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006e66:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	22ff      	movs	r2, #255	; 0xff
 8006e6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006e70:	f001 fd88 	bl	8008984 <vPortExitCritical>
}
 8006e74:	bf00      	nop
 8006e76:	3710      	adds	r7, #16
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bd80      	pop	{r7, pc}

08006e7c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b084      	sub	sp, #16
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006e84:	f001 fd4a 	bl	800891c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d102      	bne.n	8006e96 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006e90:	2301      	movs	r3, #1
 8006e92:	60fb      	str	r3, [r7, #12]
 8006e94:	e001      	b.n	8006e9a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006e96:	2300      	movs	r3, #0
 8006e98:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006e9a:	f001 fd73 	bl	8008984 <vPortExitCritical>

	return xReturn;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	3710      	adds	r7, #16
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	bd80      	pop	{r7, pc}

08006ea8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b084      	sub	sp, #16
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006eb0:	f001 fd34 	bl	800891c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ebc:	429a      	cmp	r2, r3
 8006ebe:	d102      	bne.n	8006ec6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	60fb      	str	r3, [r7, #12]
 8006ec4:	e001      	b.n	8006eca <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006eca:	f001 fd5b 	bl	8008984 <vPortExitCritical>

	return xReturn;
 8006ece:	68fb      	ldr	r3, [r7, #12]
}
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	3710      	adds	r7, #16
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	bd80      	pop	{r7, pc}

08006ed8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006ed8:	b480      	push	{r7}
 8006eda:	b085      	sub	sp, #20
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
 8006ee0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	60fb      	str	r3, [r7, #12]
 8006ee6:	e014      	b.n	8006f12 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006ee8:	4a0f      	ldr	r2, [pc, #60]	; (8006f28 <vQueueAddToRegistry+0x50>)
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d10b      	bne.n	8006f0c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006ef4:	490c      	ldr	r1, [pc, #48]	; (8006f28 <vQueueAddToRegistry+0x50>)
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	683a      	ldr	r2, [r7, #0]
 8006efa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006efe:	4a0a      	ldr	r2, [pc, #40]	; (8006f28 <vQueueAddToRegistry+0x50>)
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	00db      	lsls	r3, r3, #3
 8006f04:	4413      	add	r3, r2
 8006f06:	687a      	ldr	r2, [r7, #4]
 8006f08:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006f0a:	e006      	b.n	8006f1a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	3301      	adds	r3, #1
 8006f10:	60fb      	str	r3, [r7, #12]
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	2b07      	cmp	r3, #7
 8006f16:	d9e7      	bls.n	8006ee8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006f18:	bf00      	nop
 8006f1a:	bf00      	nop
 8006f1c:	3714      	adds	r7, #20
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f24:	4770      	bx	lr
 8006f26:	bf00      	nop
 8006f28:	2000102c 	.word	0x2000102c

08006f2c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b086      	sub	sp, #24
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	60f8      	str	r0, [r7, #12]
 8006f34:	60b9      	str	r1, [r7, #8]
 8006f36:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006f3c:	f001 fcee 	bl	800891c <vPortEnterCritical>
 8006f40:	697b      	ldr	r3, [r7, #20]
 8006f42:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006f46:	b25b      	sxtb	r3, r3
 8006f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f4c:	d103      	bne.n	8006f56 <vQueueWaitForMessageRestricted+0x2a>
 8006f4e:	697b      	ldr	r3, [r7, #20]
 8006f50:	2200      	movs	r2, #0
 8006f52:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f56:	697b      	ldr	r3, [r7, #20]
 8006f58:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006f5c:	b25b      	sxtb	r3, r3
 8006f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f62:	d103      	bne.n	8006f6c <vQueueWaitForMessageRestricted+0x40>
 8006f64:	697b      	ldr	r3, [r7, #20]
 8006f66:	2200      	movs	r2, #0
 8006f68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006f6c:	f001 fd0a 	bl	8008984 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006f70:	697b      	ldr	r3, [r7, #20]
 8006f72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d106      	bne.n	8006f86 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	3324      	adds	r3, #36	; 0x24
 8006f7c:	687a      	ldr	r2, [r7, #4]
 8006f7e:	68b9      	ldr	r1, [r7, #8]
 8006f80:	4618      	mov	r0, r3
 8006f82:	f000 fd83 	bl	8007a8c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006f86:	6978      	ldr	r0, [r7, #20]
 8006f88:	f7ff ff26 	bl	8006dd8 <prvUnlockQueue>
	}
 8006f8c:	bf00      	nop
 8006f8e:	3718      	adds	r7, #24
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bd80      	pop	{r7, pc}

08006f94 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b08e      	sub	sp, #56	; 0x38
 8006f98:	af04      	add	r7, sp, #16
 8006f9a:	60f8      	str	r0, [r7, #12]
 8006f9c:	60b9      	str	r1, [r7, #8]
 8006f9e:	607a      	str	r2, [r7, #4]
 8006fa0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006fa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d10c      	bne.n	8006fc2 <xTaskCreateStatic+0x2e>
	__asm volatile
 8006fa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fac:	b672      	cpsid	i
 8006fae:	f383 8811 	msr	BASEPRI, r3
 8006fb2:	f3bf 8f6f 	isb	sy
 8006fb6:	f3bf 8f4f 	dsb	sy
 8006fba:	b662      	cpsie	i
 8006fbc:	623b      	str	r3, [r7, #32]
}
 8006fbe:	bf00      	nop
 8006fc0:	e7fe      	b.n	8006fc0 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8006fc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d10c      	bne.n	8006fe2 <xTaskCreateStatic+0x4e>
	__asm volatile
 8006fc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fcc:	b672      	cpsid	i
 8006fce:	f383 8811 	msr	BASEPRI, r3
 8006fd2:	f3bf 8f6f 	isb	sy
 8006fd6:	f3bf 8f4f 	dsb	sy
 8006fda:	b662      	cpsie	i
 8006fdc:	61fb      	str	r3, [r7, #28]
}
 8006fde:	bf00      	nop
 8006fe0:	e7fe      	b.n	8006fe0 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006fe2:	23a8      	movs	r3, #168	; 0xa8
 8006fe4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006fe6:	693b      	ldr	r3, [r7, #16]
 8006fe8:	2ba8      	cmp	r3, #168	; 0xa8
 8006fea:	d00c      	beq.n	8007006 <xTaskCreateStatic+0x72>
	__asm volatile
 8006fec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ff0:	b672      	cpsid	i
 8006ff2:	f383 8811 	msr	BASEPRI, r3
 8006ff6:	f3bf 8f6f 	isb	sy
 8006ffa:	f3bf 8f4f 	dsb	sy
 8006ffe:	b662      	cpsie	i
 8007000:	61bb      	str	r3, [r7, #24]
}
 8007002:	bf00      	nop
 8007004:	e7fe      	b.n	8007004 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007006:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007008:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800700a:	2b00      	cmp	r3, #0
 800700c:	d01e      	beq.n	800704c <xTaskCreateStatic+0xb8>
 800700e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007010:	2b00      	cmp	r3, #0
 8007012:	d01b      	beq.n	800704c <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007014:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007016:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800701a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800701c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800701e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007020:	2202      	movs	r2, #2
 8007022:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007026:	2300      	movs	r3, #0
 8007028:	9303      	str	r3, [sp, #12]
 800702a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800702c:	9302      	str	r3, [sp, #8]
 800702e:	f107 0314 	add.w	r3, r7, #20
 8007032:	9301      	str	r3, [sp, #4]
 8007034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007036:	9300      	str	r3, [sp, #0]
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	687a      	ldr	r2, [r7, #4]
 800703c:	68b9      	ldr	r1, [r7, #8]
 800703e:	68f8      	ldr	r0, [r7, #12]
 8007040:	f000 f850 	bl	80070e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007044:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007046:	f000 f8f5 	bl	8007234 <prvAddNewTaskToReadyList>
 800704a:	e001      	b.n	8007050 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800704c:	2300      	movs	r3, #0
 800704e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007050:	697b      	ldr	r3, [r7, #20]
	}
 8007052:	4618      	mov	r0, r3
 8007054:	3728      	adds	r7, #40	; 0x28
 8007056:	46bd      	mov	sp, r7
 8007058:	bd80      	pop	{r7, pc}

0800705a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800705a:	b580      	push	{r7, lr}
 800705c:	b08c      	sub	sp, #48	; 0x30
 800705e:	af04      	add	r7, sp, #16
 8007060:	60f8      	str	r0, [r7, #12]
 8007062:	60b9      	str	r1, [r7, #8]
 8007064:	603b      	str	r3, [r7, #0]
 8007066:	4613      	mov	r3, r2
 8007068:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800706a:	88fb      	ldrh	r3, [r7, #6]
 800706c:	009b      	lsls	r3, r3, #2
 800706e:	4618      	mov	r0, r3
 8007070:	f001 fd80 	bl	8008b74 <pvPortMalloc>
 8007074:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007076:	697b      	ldr	r3, [r7, #20]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d00e      	beq.n	800709a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800707c:	20a8      	movs	r0, #168	; 0xa8
 800707e:	f001 fd79 	bl	8008b74 <pvPortMalloc>
 8007082:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007084:	69fb      	ldr	r3, [r7, #28]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d003      	beq.n	8007092 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800708a:	69fb      	ldr	r3, [r7, #28]
 800708c:	697a      	ldr	r2, [r7, #20]
 800708e:	631a      	str	r2, [r3, #48]	; 0x30
 8007090:	e005      	b.n	800709e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007092:	6978      	ldr	r0, [r7, #20]
 8007094:	f001 fe38 	bl	8008d08 <vPortFree>
 8007098:	e001      	b.n	800709e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800709a:	2300      	movs	r3, #0
 800709c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800709e:	69fb      	ldr	r3, [r7, #28]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d017      	beq.n	80070d4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80070a4:	69fb      	ldr	r3, [r7, #28]
 80070a6:	2200      	movs	r2, #0
 80070a8:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80070ac:	88fa      	ldrh	r2, [r7, #6]
 80070ae:	2300      	movs	r3, #0
 80070b0:	9303      	str	r3, [sp, #12]
 80070b2:	69fb      	ldr	r3, [r7, #28]
 80070b4:	9302      	str	r3, [sp, #8]
 80070b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070b8:	9301      	str	r3, [sp, #4]
 80070ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070bc:	9300      	str	r3, [sp, #0]
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	68b9      	ldr	r1, [r7, #8]
 80070c2:	68f8      	ldr	r0, [r7, #12]
 80070c4:	f000 f80e 	bl	80070e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80070c8:	69f8      	ldr	r0, [r7, #28]
 80070ca:	f000 f8b3 	bl	8007234 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80070ce:	2301      	movs	r3, #1
 80070d0:	61bb      	str	r3, [r7, #24]
 80070d2:	e002      	b.n	80070da <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80070d4:	f04f 33ff 	mov.w	r3, #4294967295
 80070d8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80070da:	69bb      	ldr	r3, [r7, #24]
	}
 80070dc:	4618      	mov	r0, r3
 80070de:	3720      	adds	r7, #32
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bd80      	pop	{r7, pc}

080070e4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b088      	sub	sp, #32
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	60f8      	str	r0, [r7, #12]
 80070ec:	60b9      	str	r1, [r7, #8]
 80070ee:	607a      	str	r2, [r7, #4]
 80070f0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80070f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070f4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	009b      	lsls	r3, r3, #2
 80070fa:	461a      	mov	r2, r3
 80070fc:	21a5      	movs	r1, #165	; 0xa5
 80070fe:	f002 fc7e 	bl	80099fe <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007102:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007104:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007106:	6879      	ldr	r1, [r7, #4]
 8007108:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800710c:	440b      	add	r3, r1
 800710e:	009b      	lsls	r3, r3, #2
 8007110:	4413      	add	r3, r2
 8007112:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007114:	69bb      	ldr	r3, [r7, #24]
 8007116:	f023 0307 	bic.w	r3, r3, #7
 800711a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800711c:	69bb      	ldr	r3, [r7, #24]
 800711e:	f003 0307 	and.w	r3, r3, #7
 8007122:	2b00      	cmp	r3, #0
 8007124:	d00c      	beq.n	8007140 <prvInitialiseNewTask+0x5c>
	__asm volatile
 8007126:	f04f 0350 	mov.w	r3, #80	; 0x50
 800712a:	b672      	cpsid	i
 800712c:	f383 8811 	msr	BASEPRI, r3
 8007130:	f3bf 8f6f 	isb	sy
 8007134:	f3bf 8f4f 	dsb	sy
 8007138:	b662      	cpsie	i
 800713a:	617b      	str	r3, [r7, #20]
}
 800713c:	bf00      	nop
 800713e:	e7fe      	b.n	800713e <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d01f      	beq.n	8007186 <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007146:	2300      	movs	r3, #0
 8007148:	61fb      	str	r3, [r7, #28]
 800714a:	e012      	b.n	8007172 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800714c:	68ba      	ldr	r2, [r7, #8]
 800714e:	69fb      	ldr	r3, [r7, #28]
 8007150:	4413      	add	r3, r2
 8007152:	7819      	ldrb	r1, [r3, #0]
 8007154:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007156:	69fb      	ldr	r3, [r7, #28]
 8007158:	4413      	add	r3, r2
 800715a:	3334      	adds	r3, #52	; 0x34
 800715c:	460a      	mov	r2, r1
 800715e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007160:	68ba      	ldr	r2, [r7, #8]
 8007162:	69fb      	ldr	r3, [r7, #28]
 8007164:	4413      	add	r3, r2
 8007166:	781b      	ldrb	r3, [r3, #0]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d006      	beq.n	800717a <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800716c:	69fb      	ldr	r3, [r7, #28]
 800716e:	3301      	adds	r3, #1
 8007170:	61fb      	str	r3, [r7, #28]
 8007172:	69fb      	ldr	r3, [r7, #28]
 8007174:	2b0f      	cmp	r3, #15
 8007176:	d9e9      	bls.n	800714c <prvInitialiseNewTask+0x68>
 8007178:	e000      	b.n	800717c <prvInitialiseNewTask+0x98>
			{
				break;
 800717a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800717c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800717e:	2200      	movs	r2, #0
 8007180:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007184:	e003      	b.n	800718e <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007188:	2200      	movs	r2, #0
 800718a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800718e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007190:	2b37      	cmp	r3, #55	; 0x37
 8007192:	d901      	bls.n	8007198 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007194:	2337      	movs	r3, #55	; 0x37
 8007196:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007198:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800719a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800719c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800719e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80071a2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80071a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071a6:	2200      	movs	r2, #0
 80071a8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80071aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ac:	3304      	adds	r3, #4
 80071ae:	4618      	mov	r0, r3
 80071b0:	f7ff f952 	bl	8006458 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80071b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071b6:	3318      	adds	r3, #24
 80071b8:	4618      	mov	r0, r3
 80071ba:	f7ff f94d 	bl	8006458 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80071be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80071c2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80071c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071c6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80071ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071cc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80071ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80071d2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80071d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071d6:	2200      	movs	r2, #0
 80071d8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80071dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071de:	2200      	movs	r2, #0
 80071e0:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80071e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071e6:	3354      	adds	r3, #84	; 0x54
 80071e8:	224c      	movs	r2, #76	; 0x4c
 80071ea:	2100      	movs	r1, #0
 80071ec:	4618      	mov	r0, r3
 80071ee:	f002 fc06 	bl	80099fe <memset>
 80071f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071f4:	4a0c      	ldr	r2, [pc, #48]	; (8007228 <prvInitialiseNewTask+0x144>)
 80071f6:	659a      	str	r2, [r3, #88]	; 0x58
 80071f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071fa:	4a0c      	ldr	r2, [pc, #48]	; (800722c <prvInitialiseNewTask+0x148>)
 80071fc:	65da      	str	r2, [r3, #92]	; 0x5c
 80071fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007200:	4a0b      	ldr	r2, [pc, #44]	; (8007230 <prvInitialiseNewTask+0x14c>)
 8007202:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007204:	683a      	ldr	r2, [r7, #0]
 8007206:	68f9      	ldr	r1, [r7, #12]
 8007208:	69b8      	ldr	r0, [r7, #24]
 800720a:	f001 fa77 	bl	80086fc <pxPortInitialiseStack>
 800720e:	4602      	mov	r2, r0
 8007210:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007212:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007214:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007216:	2b00      	cmp	r3, #0
 8007218:	d002      	beq.n	8007220 <prvInitialiseNewTask+0x13c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800721a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800721c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800721e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007220:	bf00      	nop
 8007222:	3720      	adds	r7, #32
 8007224:	46bd      	mov	sp, r7
 8007226:	bd80      	pop	{r7, pc}
 8007228:	200052b8 	.word	0x200052b8
 800722c:	20005320 	.word	0x20005320
 8007230:	20005388 	.word	0x20005388

08007234 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b082      	sub	sp, #8
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800723c:	f001 fb6e 	bl	800891c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007240:	4b2d      	ldr	r3, [pc, #180]	; (80072f8 <prvAddNewTaskToReadyList+0xc4>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	3301      	adds	r3, #1
 8007246:	4a2c      	ldr	r2, [pc, #176]	; (80072f8 <prvAddNewTaskToReadyList+0xc4>)
 8007248:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800724a:	4b2c      	ldr	r3, [pc, #176]	; (80072fc <prvAddNewTaskToReadyList+0xc8>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d109      	bne.n	8007266 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007252:	4a2a      	ldr	r2, [pc, #168]	; (80072fc <prvAddNewTaskToReadyList+0xc8>)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007258:	4b27      	ldr	r3, [pc, #156]	; (80072f8 <prvAddNewTaskToReadyList+0xc4>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	2b01      	cmp	r3, #1
 800725e:	d110      	bne.n	8007282 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007260:	f000 fd48 	bl	8007cf4 <prvInitialiseTaskLists>
 8007264:	e00d      	b.n	8007282 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007266:	4b26      	ldr	r3, [pc, #152]	; (8007300 <prvAddNewTaskToReadyList+0xcc>)
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d109      	bne.n	8007282 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800726e:	4b23      	ldr	r3, [pc, #140]	; (80072fc <prvAddNewTaskToReadyList+0xc8>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007278:	429a      	cmp	r2, r3
 800727a:	d802      	bhi.n	8007282 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800727c:	4a1f      	ldr	r2, [pc, #124]	; (80072fc <prvAddNewTaskToReadyList+0xc8>)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007282:	4b20      	ldr	r3, [pc, #128]	; (8007304 <prvAddNewTaskToReadyList+0xd0>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	3301      	adds	r3, #1
 8007288:	4a1e      	ldr	r2, [pc, #120]	; (8007304 <prvAddNewTaskToReadyList+0xd0>)
 800728a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800728c:	4b1d      	ldr	r3, [pc, #116]	; (8007304 <prvAddNewTaskToReadyList+0xd0>)
 800728e:	681a      	ldr	r2, [r3, #0]
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007298:	4b1b      	ldr	r3, [pc, #108]	; (8007308 <prvAddNewTaskToReadyList+0xd4>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	429a      	cmp	r2, r3
 800729e:	d903      	bls.n	80072a8 <prvAddNewTaskToReadyList+0x74>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072a4:	4a18      	ldr	r2, [pc, #96]	; (8007308 <prvAddNewTaskToReadyList+0xd4>)
 80072a6:	6013      	str	r3, [r2, #0]
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072ac:	4613      	mov	r3, r2
 80072ae:	009b      	lsls	r3, r3, #2
 80072b0:	4413      	add	r3, r2
 80072b2:	009b      	lsls	r3, r3, #2
 80072b4:	4a15      	ldr	r2, [pc, #84]	; (800730c <prvAddNewTaskToReadyList+0xd8>)
 80072b6:	441a      	add	r2, r3
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	3304      	adds	r3, #4
 80072bc:	4619      	mov	r1, r3
 80072be:	4610      	mov	r0, r2
 80072c0:	f7ff f8d7 	bl	8006472 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80072c4:	f001 fb5e 	bl	8008984 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80072c8:	4b0d      	ldr	r3, [pc, #52]	; (8007300 <prvAddNewTaskToReadyList+0xcc>)
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d00e      	beq.n	80072ee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80072d0:	4b0a      	ldr	r3, [pc, #40]	; (80072fc <prvAddNewTaskToReadyList+0xc8>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072da:	429a      	cmp	r2, r3
 80072dc:	d207      	bcs.n	80072ee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80072de:	4b0c      	ldr	r3, [pc, #48]	; (8007310 <prvAddNewTaskToReadyList+0xdc>)
 80072e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072e4:	601a      	str	r2, [r3, #0]
 80072e6:	f3bf 8f4f 	dsb	sy
 80072ea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80072ee:	bf00      	nop
 80072f0:	3708      	adds	r7, #8
 80072f2:	46bd      	mov	sp, r7
 80072f4:	bd80      	pop	{r7, pc}
 80072f6:	bf00      	nop
 80072f8:	20001540 	.word	0x20001540
 80072fc:	2000106c 	.word	0x2000106c
 8007300:	2000154c 	.word	0x2000154c
 8007304:	2000155c 	.word	0x2000155c
 8007308:	20001548 	.word	0x20001548
 800730c:	20001070 	.word	0x20001070
 8007310:	e000ed04 	.word	0xe000ed04

08007314 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007314:	b580      	push	{r7, lr}
 8007316:	b084      	sub	sp, #16
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800731c:	2300      	movs	r3, #0
 800731e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d019      	beq.n	800735a <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007326:	4b14      	ldr	r3, [pc, #80]	; (8007378 <vTaskDelay+0x64>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d00c      	beq.n	8007348 <vTaskDelay+0x34>
	__asm volatile
 800732e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007332:	b672      	cpsid	i
 8007334:	f383 8811 	msr	BASEPRI, r3
 8007338:	f3bf 8f6f 	isb	sy
 800733c:	f3bf 8f4f 	dsb	sy
 8007340:	b662      	cpsie	i
 8007342:	60bb      	str	r3, [r7, #8]
}
 8007344:	bf00      	nop
 8007346:	e7fe      	b.n	8007346 <vTaskDelay+0x32>
			vTaskSuspendAll();
 8007348:	f000 f99a 	bl	8007680 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800734c:	2100      	movs	r1, #0
 800734e:	6878      	ldr	r0, [r7, #4]
 8007350:	f000 fe24 	bl	8007f9c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007354:	f000 f9a2 	bl	800769c <xTaskResumeAll>
 8007358:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d107      	bne.n	8007370 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 8007360:	4b06      	ldr	r3, [pc, #24]	; (800737c <vTaskDelay+0x68>)
 8007362:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007366:	601a      	str	r2, [r3, #0]
 8007368:	f3bf 8f4f 	dsb	sy
 800736c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007370:	bf00      	nop
 8007372:	3710      	adds	r7, #16
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}
 8007378:	20001568 	.word	0x20001568
 800737c:	e000ed04 	.word	0xe000ed04

08007380 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8007380:	b580      	push	{r7, lr}
 8007382:	b084      	sub	sp, #16
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8007388:	f001 fac8 	bl	800891c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d102      	bne.n	8007398 <vTaskSuspend+0x18>
 8007392:	4b31      	ldr	r3, [pc, #196]	; (8007458 <vTaskSuspend+0xd8>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	e000      	b.n	800739a <vTaskSuspend+0x1a>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	3304      	adds	r3, #4
 80073a0:	4618      	mov	r0, r3
 80073a2:	f7ff f8c3 	bl	800652c <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d004      	beq.n	80073b8 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	3318      	adds	r3, #24
 80073b2:	4618      	mov	r0, r3
 80073b4:	f7ff f8ba 	bl	800652c <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	3304      	adds	r3, #4
 80073bc:	4619      	mov	r1, r3
 80073be:	4827      	ldr	r0, [pc, #156]	; (800745c <vTaskSuspend+0xdc>)
 80073c0:	f7ff f857 	bl	8006472 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 80073ca:	b2db      	uxtb	r3, r3
 80073cc:	2b01      	cmp	r3, #1
 80073ce:	d103      	bne.n	80073d8 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2200      	movs	r2, #0
 80073d4:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 80073d8:	f001 fad4 	bl	8008984 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 80073dc:	4b20      	ldr	r3, [pc, #128]	; (8007460 <vTaskSuspend+0xe0>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d005      	beq.n	80073f0 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 80073e4:	f001 fa9a 	bl	800891c <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 80073e8:	f000 fd28 	bl	8007e3c <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 80073ec:	f001 faca 	bl	8008984 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 80073f0:	4b19      	ldr	r3, [pc, #100]	; (8007458 <vTaskSuspend+0xd8>)
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	68fa      	ldr	r2, [r7, #12]
 80073f6:	429a      	cmp	r2, r3
 80073f8:	d129      	bne.n	800744e <vTaskSuspend+0xce>
		{
			if( xSchedulerRunning != pdFALSE )
 80073fa:	4b19      	ldr	r3, [pc, #100]	; (8007460 <vTaskSuspend+0xe0>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d019      	beq.n	8007436 <vTaskSuspend+0xb6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8007402:	4b18      	ldr	r3, [pc, #96]	; (8007464 <vTaskSuspend+0xe4>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d00c      	beq.n	8007424 <vTaskSuspend+0xa4>
	__asm volatile
 800740a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800740e:	b672      	cpsid	i
 8007410:	f383 8811 	msr	BASEPRI, r3
 8007414:	f3bf 8f6f 	isb	sy
 8007418:	f3bf 8f4f 	dsb	sy
 800741c:	b662      	cpsie	i
 800741e:	60bb      	str	r3, [r7, #8]
}
 8007420:	bf00      	nop
 8007422:	e7fe      	b.n	8007422 <vTaskSuspend+0xa2>
				portYIELD_WITHIN_API();
 8007424:	4b10      	ldr	r3, [pc, #64]	; (8007468 <vTaskSuspend+0xe8>)
 8007426:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800742a:	601a      	str	r2, [r3, #0]
 800742c:	f3bf 8f4f 	dsb	sy
 8007430:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007434:	e00b      	b.n	800744e <vTaskSuspend+0xce>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8007436:	4b09      	ldr	r3, [pc, #36]	; (800745c <vTaskSuspend+0xdc>)
 8007438:	681a      	ldr	r2, [r3, #0]
 800743a:	4b0c      	ldr	r3, [pc, #48]	; (800746c <vTaskSuspend+0xec>)
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	429a      	cmp	r2, r3
 8007440:	d103      	bne.n	800744a <vTaskSuspend+0xca>
					pxCurrentTCB = NULL;
 8007442:	4b05      	ldr	r3, [pc, #20]	; (8007458 <vTaskSuspend+0xd8>)
 8007444:	2200      	movs	r2, #0
 8007446:	601a      	str	r2, [r3, #0]
	}
 8007448:	e001      	b.n	800744e <vTaskSuspend+0xce>
					vTaskSwitchContext();
 800744a:	f000 fa93 	bl	8007974 <vTaskSwitchContext>
	}
 800744e:	bf00      	nop
 8007450:	3710      	adds	r7, #16
 8007452:	46bd      	mov	sp, r7
 8007454:	bd80      	pop	{r7, pc}
 8007456:	bf00      	nop
 8007458:	2000106c 	.word	0x2000106c
 800745c:	2000152c 	.word	0x2000152c
 8007460:	2000154c 	.word	0x2000154c
 8007464:	20001568 	.word	0x20001568
 8007468:	e000ed04 	.word	0xe000ed04
 800746c:	20001540 	.word	0x20001540

08007470 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8007470:	b480      	push	{r7}
 8007472:	b087      	sub	sp, #28
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8007478:	2300      	movs	r3, #0
 800747a:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d10c      	bne.n	80074a0 <prvTaskIsTaskSuspended+0x30>
	__asm volatile
 8007486:	f04f 0350 	mov.w	r3, #80	; 0x50
 800748a:	b672      	cpsid	i
 800748c:	f383 8811 	msr	BASEPRI, r3
 8007490:	f3bf 8f6f 	isb	sy
 8007494:	f3bf 8f4f 	dsb	sy
 8007498:	b662      	cpsie	i
 800749a:	60fb      	str	r3, [r7, #12]
}
 800749c:	bf00      	nop
 800749e:	e7fe      	b.n	800749e <prvTaskIsTaskSuspended+0x2e>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 80074a0:	693b      	ldr	r3, [r7, #16]
 80074a2:	695b      	ldr	r3, [r3, #20]
 80074a4:	4a0a      	ldr	r2, [pc, #40]	; (80074d0 <prvTaskIsTaskSuspended+0x60>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d10a      	bne.n	80074c0 <prvTaskIsTaskSuspended+0x50>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 80074aa:	693b      	ldr	r3, [r7, #16]
 80074ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074ae:	4a09      	ldr	r2, [pc, #36]	; (80074d4 <prvTaskIsTaskSuspended+0x64>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d005      	beq.n	80074c0 <prvTaskIsTaskSuspended+0x50>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 80074b4:	693b      	ldr	r3, [r7, #16]
 80074b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d101      	bne.n	80074c0 <prvTaskIsTaskSuspended+0x50>
				{
					xReturn = pdTRUE;
 80074bc:	2301      	movs	r3, #1
 80074be:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80074c0:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80074c2:	4618      	mov	r0, r3
 80074c4:	371c      	adds	r7, #28
 80074c6:	46bd      	mov	sp, r7
 80074c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074cc:	4770      	bx	lr
 80074ce:	bf00      	nop
 80074d0:	2000152c 	.word	0x2000152c
 80074d4:	20001500 	.word	0x20001500

080074d8 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b084      	sub	sp, #16
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d10c      	bne.n	8007504 <vTaskResume+0x2c>
	__asm volatile
 80074ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074ee:	b672      	cpsid	i
 80074f0:	f383 8811 	msr	BASEPRI, r3
 80074f4:	f3bf 8f6f 	isb	sy
 80074f8:	f3bf 8f4f 	dsb	sy
 80074fc:	b662      	cpsie	i
 80074fe:	60bb      	str	r3, [r7, #8]
}
 8007500:	bf00      	nop
 8007502:	e7fe      	b.n	8007502 <vTaskResume+0x2a>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8007504:	4b20      	ldr	r3, [pc, #128]	; (8007588 <vTaskResume+0xb0>)
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	68fa      	ldr	r2, [r7, #12]
 800750a:	429a      	cmp	r2, r3
 800750c:	d038      	beq.n	8007580 <vTaskResume+0xa8>
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d035      	beq.n	8007580 <vTaskResume+0xa8>
		{
			taskENTER_CRITICAL();
 8007514:	f001 fa02 	bl	800891c <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8007518:	68f8      	ldr	r0, [r7, #12]
 800751a:	f7ff ffa9 	bl	8007470 <prvTaskIsTaskSuspended>
 800751e:	4603      	mov	r3, r0
 8007520:	2b00      	cmp	r3, #0
 8007522:	d02b      	beq.n	800757c <vTaskResume+0xa4>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	3304      	adds	r3, #4
 8007528:	4618      	mov	r0, r3
 800752a:	f7fe ffff 	bl	800652c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007532:	4b16      	ldr	r3, [pc, #88]	; (800758c <vTaskResume+0xb4>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	429a      	cmp	r2, r3
 8007538:	d903      	bls.n	8007542 <vTaskResume+0x6a>
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800753e:	4a13      	ldr	r2, [pc, #76]	; (800758c <vTaskResume+0xb4>)
 8007540:	6013      	str	r3, [r2, #0]
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007546:	4613      	mov	r3, r2
 8007548:	009b      	lsls	r3, r3, #2
 800754a:	4413      	add	r3, r2
 800754c:	009b      	lsls	r3, r3, #2
 800754e:	4a10      	ldr	r2, [pc, #64]	; (8007590 <vTaskResume+0xb8>)
 8007550:	441a      	add	r2, r3
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	3304      	adds	r3, #4
 8007556:	4619      	mov	r1, r3
 8007558:	4610      	mov	r0, r2
 800755a:	f7fe ff8a 	bl	8006472 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007562:	4b09      	ldr	r3, [pc, #36]	; (8007588 <vTaskResume+0xb0>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007568:	429a      	cmp	r2, r3
 800756a:	d307      	bcc.n	800757c <vTaskResume+0xa4>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800756c:	4b09      	ldr	r3, [pc, #36]	; (8007594 <vTaskResume+0xbc>)
 800756e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007572:	601a      	str	r2, [r3, #0]
 8007574:	f3bf 8f4f 	dsb	sy
 8007578:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800757c:	f001 fa02 	bl	8008984 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007580:	bf00      	nop
 8007582:	3710      	adds	r7, #16
 8007584:	46bd      	mov	sp, r7
 8007586:	bd80      	pop	{r7, pc}
 8007588:	2000106c 	.word	0x2000106c
 800758c:	20001548 	.word	0x20001548
 8007590:	20001070 	.word	0x20001070
 8007594:	e000ed04 	.word	0xe000ed04

08007598 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b08a      	sub	sp, #40	; 0x28
 800759c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800759e:	2300      	movs	r3, #0
 80075a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80075a2:	2300      	movs	r3, #0
 80075a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80075a6:	463a      	mov	r2, r7
 80075a8:	1d39      	adds	r1, r7, #4
 80075aa:	f107 0308 	add.w	r3, r7, #8
 80075ae:	4618      	mov	r0, r3
 80075b0:	f7fe fefe 	bl	80063b0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80075b4:	6839      	ldr	r1, [r7, #0]
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	68ba      	ldr	r2, [r7, #8]
 80075ba:	9202      	str	r2, [sp, #8]
 80075bc:	9301      	str	r3, [sp, #4]
 80075be:	2300      	movs	r3, #0
 80075c0:	9300      	str	r3, [sp, #0]
 80075c2:	2300      	movs	r3, #0
 80075c4:	460a      	mov	r2, r1
 80075c6:	4926      	ldr	r1, [pc, #152]	; (8007660 <vTaskStartScheduler+0xc8>)
 80075c8:	4826      	ldr	r0, [pc, #152]	; (8007664 <vTaskStartScheduler+0xcc>)
 80075ca:	f7ff fce3 	bl	8006f94 <xTaskCreateStatic>
 80075ce:	4603      	mov	r3, r0
 80075d0:	4a25      	ldr	r2, [pc, #148]	; (8007668 <vTaskStartScheduler+0xd0>)
 80075d2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80075d4:	4b24      	ldr	r3, [pc, #144]	; (8007668 <vTaskStartScheduler+0xd0>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d002      	beq.n	80075e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80075dc:	2301      	movs	r3, #1
 80075de:	617b      	str	r3, [r7, #20]
 80075e0:	e001      	b.n	80075e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80075e2:	2300      	movs	r3, #0
 80075e4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	2b01      	cmp	r3, #1
 80075ea:	d102      	bne.n	80075f2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80075ec:	f000 fd2a 	bl	8008044 <xTimerCreateTimerTask>
 80075f0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	2b01      	cmp	r3, #1
 80075f6:	d11d      	bne.n	8007634 <vTaskStartScheduler+0x9c>
	__asm volatile
 80075f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075fc:	b672      	cpsid	i
 80075fe:	f383 8811 	msr	BASEPRI, r3
 8007602:	f3bf 8f6f 	isb	sy
 8007606:	f3bf 8f4f 	dsb	sy
 800760a:	b662      	cpsie	i
 800760c:	613b      	str	r3, [r7, #16]
}
 800760e:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007610:	4b16      	ldr	r3, [pc, #88]	; (800766c <vTaskStartScheduler+0xd4>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	3354      	adds	r3, #84	; 0x54
 8007616:	4a16      	ldr	r2, [pc, #88]	; (8007670 <vTaskStartScheduler+0xd8>)
 8007618:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800761a:	4b16      	ldr	r3, [pc, #88]	; (8007674 <vTaskStartScheduler+0xdc>)
 800761c:	f04f 32ff 	mov.w	r2, #4294967295
 8007620:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007622:	4b15      	ldr	r3, [pc, #84]	; (8007678 <vTaskStartScheduler+0xe0>)
 8007624:	2201      	movs	r2, #1
 8007626:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007628:	4b14      	ldr	r3, [pc, #80]	; (800767c <vTaskStartScheduler+0xe4>)
 800762a:	2200      	movs	r2, #0
 800762c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800762e:	f001 f8f7 	bl	8008820 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007632:	e010      	b.n	8007656 <vTaskStartScheduler+0xbe>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007634:	697b      	ldr	r3, [r7, #20]
 8007636:	f1b3 3fff 	cmp.w	r3, #4294967295
 800763a:	d10c      	bne.n	8007656 <vTaskStartScheduler+0xbe>
	__asm volatile
 800763c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007640:	b672      	cpsid	i
 8007642:	f383 8811 	msr	BASEPRI, r3
 8007646:	f3bf 8f6f 	isb	sy
 800764a:	f3bf 8f4f 	dsb	sy
 800764e:	b662      	cpsie	i
 8007650:	60fb      	str	r3, [r7, #12]
}
 8007652:	bf00      	nop
 8007654:	e7fe      	b.n	8007654 <vTaskStartScheduler+0xbc>
}
 8007656:	bf00      	nop
 8007658:	3718      	adds	r7, #24
 800765a:	46bd      	mov	sp, r7
 800765c:	bd80      	pop	{r7, pc}
 800765e:	bf00      	nop
 8007660:	0800bdd4 	.word	0x0800bdd4
 8007664:	08007cc5 	.word	0x08007cc5
 8007668:	20001564 	.word	0x20001564
 800766c:	2000106c 	.word	0x2000106c
 8007670:	2000007c 	.word	0x2000007c
 8007674:	20001560 	.word	0x20001560
 8007678:	2000154c 	.word	0x2000154c
 800767c:	20001544 	.word	0x20001544

08007680 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007680:	b480      	push	{r7}
 8007682:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007684:	4b04      	ldr	r3, [pc, #16]	; (8007698 <vTaskSuspendAll+0x18>)
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	3301      	adds	r3, #1
 800768a:	4a03      	ldr	r2, [pc, #12]	; (8007698 <vTaskSuspendAll+0x18>)
 800768c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800768e:	bf00      	nop
 8007690:	46bd      	mov	sp, r7
 8007692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007696:	4770      	bx	lr
 8007698:	20001568 	.word	0x20001568

0800769c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b084      	sub	sp, #16
 80076a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80076a2:	2300      	movs	r3, #0
 80076a4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80076a6:	2300      	movs	r3, #0
 80076a8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80076aa:	4b43      	ldr	r3, [pc, #268]	; (80077b8 <xTaskResumeAll+0x11c>)
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d10c      	bne.n	80076cc <xTaskResumeAll+0x30>
	__asm volatile
 80076b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076b6:	b672      	cpsid	i
 80076b8:	f383 8811 	msr	BASEPRI, r3
 80076bc:	f3bf 8f6f 	isb	sy
 80076c0:	f3bf 8f4f 	dsb	sy
 80076c4:	b662      	cpsie	i
 80076c6:	603b      	str	r3, [r7, #0]
}
 80076c8:	bf00      	nop
 80076ca:	e7fe      	b.n	80076ca <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80076cc:	f001 f926 	bl	800891c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80076d0:	4b39      	ldr	r3, [pc, #228]	; (80077b8 <xTaskResumeAll+0x11c>)
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	3b01      	subs	r3, #1
 80076d6:	4a38      	ldr	r2, [pc, #224]	; (80077b8 <xTaskResumeAll+0x11c>)
 80076d8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80076da:	4b37      	ldr	r3, [pc, #220]	; (80077b8 <xTaskResumeAll+0x11c>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d162      	bne.n	80077a8 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80076e2:	4b36      	ldr	r3, [pc, #216]	; (80077bc <xTaskResumeAll+0x120>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d05e      	beq.n	80077a8 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80076ea:	e02f      	b.n	800774c <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076ec:	4b34      	ldr	r3, [pc, #208]	; (80077c0 <xTaskResumeAll+0x124>)
 80076ee:	68db      	ldr	r3, [r3, #12]
 80076f0:	68db      	ldr	r3, [r3, #12]
 80076f2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	3318      	adds	r3, #24
 80076f8:	4618      	mov	r0, r3
 80076fa:	f7fe ff17 	bl	800652c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	3304      	adds	r3, #4
 8007702:	4618      	mov	r0, r3
 8007704:	f7fe ff12 	bl	800652c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800770c:	4b2d      	ldr	r3, [pc, #180]	; (80077c4 <xTaskResumeAll+0x128>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	429a      	cmp	r2, r3
 8007712:	d903      	bls.n	800771c <xTaskResumeAll+0x80>
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007718:	4a2a      	ldr	r2, [pc, #168]	; (80077c4 <xTaskResumeAll+0x128>)
 800771a:	6013      	str	r3, [r2, #0]
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007720:	4613      	mov	r3, r2
 8007722:	009b      	lsls	r3, r3, #2
 8007724:	4413      	add	r3, r2
 8007726:	009b      	lsls	r3, r3, #2
 8007728:	4a27      	ldr	r2, [pc, #156]	; (80077c8 <xTaskResumeAll+0x12c>)
 800772a:	441a      	add	r2, r3
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	3304      	adds	r3, #4
 8007730:	4619      	mov	r1, r3
 8007732:	4610      	mov	r0, r2
 8007734:	f7fe fe9d 	bl	8006472 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800773c:	4b23      	ldr	r3, [pc, #140]	; (80077cc <xTaskResumeAll+0x130>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007742:	429a      	cmp	r2, r3
 8007744:	d302      	bcc.n	800774c <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8007746:	4b22      	ldr	r3, [pc, #136]	; (80077d0 <xTaskResumeAll+0x134>)
 8007748:	2201      	movs	r2, #1
 800774a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800774c:	4b1c      	ldr	r3, [pc, #112]	; (80077c0 <xTaskResumeAll+0x124>)
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d1cb      	bne.n	80076ec <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d001      	beq.n	800775e <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800775a:	f000 fb6f 	bl	8007e3c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800775e:	4b1d      	ldr	r3, [pc, #116]	; (80077d4 <xTaskResumeAll+0x138>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d010      	beq.n	800778c <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800776a:	f000 f847 	bl	80077fc <xTaskIncrementTick>
 800776e:	4603      	mov	r3, r0
 8007770:	2b00      	cmp	r3, #0
 8007772:	d002      	beq.n	800777a <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8007774:	4b16      	ldr	r3, [pc, #88]	; (80077d0 <xTaskResumeAll+0x134>)
 8007776:	2201      	movs	r2, #1
 8007778:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	3b01      	subs	r3, #1
 800777e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d1f1      	bne.n	800776a <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8007786:	4b13      	ldr	r3, [pc, #76]	; (80077d4 <xTaskResumeAll+0x138>)
 8007788:	2200      	movs	r2, #0
 800778a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800778c:	4b10      	ldr	r3, [pc, #64]	; (80077d0 <xTaskResumeAll+0x134>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d009      	beq.n	80077a8 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007794:	2301      	movs	r3, #1
 8007796:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007798:	4b0f      	ldr	r3, [pc, #60]	; (80077d8 <xTaskResumeAll+0x13c>)
 800779a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800779e:	601a      	str	r2, [r3, #0]
 80077a0:	f3bf 8f4f 	dsb	sy
 80077a4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80077a8:	f001 f8ec 	bl	8008984 <vPortExitCritical>

	return xAlreadyYielded;
 80077ac:	68bb      	ldr	r3, [r7, #8]
}
 80077ae:	4618      	mov	r0, r3
 80077b0:	3710      	adds	r7, #16
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}
 80077b6:	bf00      	nop
 80077b8:	20001568 	.word	0x20001568
 80077bc:	20001540 	.word	0x20001540
 80077c0:	20001500 	.word	0x20001500
 80077c4:	20001548 	.word	0x20001548
 80077c8:	20001070 	.word	0x20001070
 80077cc:	2000106c 	.word	0x2000106c
 80077d0:	20001554 	.word	0x20001554
 80077d4:	20001550 	.word	0x20001550
 80077d8:	e000ed04 	.word	0xe000ed04

080077dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80077dc:	b480      	push	{r7}
 80077de:	b083      	sub	sp, #12
 80077e0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80077e2:	4b05      	ldr	r3, [pc, #20]	; (80077f8 <xTaskGetTickCount+0x1c>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80077e8:	687b      	ldr	r3, [r7, #4]
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	370c      	adds	r7, #12
 80077ee:	46bd      	mov	sp, r7
 80077f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f4:	4770      	bx	lr
 80077f6:	bf00      	nop
 80077f8:	20001544 	.word	0x20001544

080077fc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b086      	sub	sp, #24
 8007800:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007802:	2300      	movs	r3, #0
 8007804:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007806:	4b50      	ldr	r3, [pc, #320]	; (8007948 <xTaskIncrementTick+0x14c>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	2b00      	cmp	r3, #0
 800780c:	f040 808b 	bne.w	8007926 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007810:	4b4e      	ldr	r3, [pc, #312]	; (800794c <xTaskIncrementTick+0x150>)
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	3301      	adds	r3, #1
 8007816:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007818:	4a4c      	ldr	r2, [pc, #304]	; (800794c <xTaskIncrementTick+0x150>)
 800781a:	693b      	ldr	r3, [r7, #16]
 800781c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800781e:	693b      	ldr	r3, [r7, #16]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d122      	bne.n	800786a <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 8007824:	4b4a      	ldr	r3, [pc, #296]	; (8007950 <xTaskIncrementTick+0x154>)
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d00c      	beq.n	8007848 <xTaskIncrementTick+0x4c>
	__asm volatile
 800782e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007832:	b672      	cpsid	i
 8007834:	f383 8811 	msr	BASEPRI, r3
 8007838:	f3bf 8f6f 	isb	sy
 800783c:	f3bf 8f4f 	dsb	sy
 8007840:	b662      	cpsie	i
 8007842:	603b      	str	r3, [r7, #0]
}
 8007844:	bf00      	nop
 8007846:	e7fe      	b.n	8007846 <xTaskIncrementTick+0x4a>
 8007848:	4b41      	ldr	r3, [pc, #260]	; (8007950 <xTaskIncrementTick+0x154>)
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	60fb      	str	r3, [r7, #12]
 800784e:	4b41      	ldr	r3, [pc, #260]	; (8007954 <xTaskIncrementTick+0x158>)
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	4a3f      	ldr	r2, [pc, #252]	; (8007950 <xTaskIncrementTick+0x154>)
 8007854:	6013      	str	r3, [r2, #0]
 8007856:	4a3f      	ldr	r2, [pc, #252]	; (8007954 <xTaskIncrementTick+0x158>)
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	6013      	str	r3, [r2, #0]
 800785c:	4b3e      	ldr	r3, [pc, #248]	; (8007958 <xTaskIncrementTick+0x15c>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	3301      	adds	r3, #1
 8007862:	4a3d      	ldr	r2, [pc, #244]	; (8007958 <xTaskIncrementTick+0x15c>)
 8007864:	6013      	str	r3, [r2, #0]
 8007866:	f000 fae9 	bl	8007e3c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800786a:	4b3c      	ldr	r3, [pc, #240]	; (800795c <xTaskIncrementTick+0x160>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	693a      	ldr	r2, [r7, #16]
 8007870:	429a      	cmp	r2, r3
 8007872:	d349      	bcc.n	8007908 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007874:	4b36      	ldr	r3, [pc, #216]	; (8007950 <xTaskIncrementTick+0x154>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d104      	bne.n	8007888 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800787e:	4b37      	ldr	r3, [pc, #220]	; (800795c <xTaskIncrementTick+0x160>)
 8007880:	f04f 32ff 	mov.w	r2, #4294967295
 8007884:	601a      	str	r2, [r3, #0]
					break;
 8007886:	e03f      	b.n	8007908 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007888:	4b31      	ldr	r3, [pc, #196]	; (8007950 <xTaskIncrementTick+0x154>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	68db      	ldr	r3, [r3, #12]
 800788e:	68db      	ldr	r3, [r3, #12]
 8007890:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	685b      	ldr	r3, [r3, #4]
 8007896:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007898:	693a      	ldr	r2, [r7, #16]
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	429a      	cmp	r2, r3
 800789e:	d203      	bcs.n	80078a8 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80078a0:	4a2e      	ldr	r2, [pc, #184]	; (800795c <xTaskIncrementTick+0x160>)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80078a6:	e02f      	b.n	8007908 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80078a8:	68bb      	ldr	r3, [r7, #8]
 80078aa:	3304      	adds	r3, #4
 80078ac:	4618      	mov	r0, r3
 80078ae:	f7fe fe3d 	bl	800652c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d004      	beq.n	80078c4 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	3318      	adds	r3, #24
 80078be:	4618      	mov	r0, r3
 80078c0:	f7fe fe34 	bl	800652c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078c8:	4b25      	ldr	r3, [pc, #148]	; (8007960 <xTaskIncrementTick+0x164>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	429a      	cmp	r2, r3
 80078ce:	d903      	bls.n	80078d8 <xTaskIncrementTick+0xdc>
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078d4:	4a22      	ldr	r2, [pc, #136]	; (8007960 <xTaskIncrementTick+0x164>)
 80078d6:	6013      	str	r3, [r2, #0]
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078dc:	4613      	mov	r3, r2
 80078de:	009b      	lsls	r3, r3, #2
 80078e0:	4413      	add	r3, r2
 80078e2:	009b      	lsls	r3, r3, #2
 80078e4:	4a1f      	ldr	r2, [pc, #124]	; (8007964 <xTaskIncrementTick+0x168>)
 80078e6:	441a      	add	r2, r3
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	3304      	adds	r3, #4
 80078ec:	4619      	mov	r1, r3
 80078ee:	4610      	mov	r0, r2
 80078f0:	f7fe fdbf 	bl	8006472 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078f8:	4b1b      	ldr	r3, [pc, #108]	; (8007968 <xTaskIncrementTick+0x16c>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078fe:	429a      	cmp	r2, r3
 8007900:	d3b8      	bcc.n	8007874 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 8007902:	2301      	movs	r3, #1
 8007904:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007906:	e7b5      	b.n	8007874 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007908:	4b17      	ldr	r3, [pc, #92]	; (8007968 <xTaskIncrementTick+0x16c>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800790e:	4915      	ldr	r1, [pc, #84]	; (8007964 <xTaskIncrementTick+0x168>)
 8007910:	4613      	mov	r3, r2
 8007912:	009b      	lsls	r3, r3, #2
 8007914:	4413      	add	r3, r2
 8007916:	009b      	lsls	r3, r3, #2
 8007918:	440b      	add	r3, r1
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	2b01      	cmp	r3, #1
 800791e:	d907      	bls.n	8007930 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8007920:	2301      	movs	r3, #1
 8007922:	617b      	str	r3, [r7, #20]
 8007924:	e004      	b.n	8007930 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007926:	4b11      	ldr	r3, [pc, #68]	; (800796c <xTaskIncrementTick+0x170>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	3301      	adds	r3, #1
 800792c:	4a0f      	ldr	r2, [pc, #60]	; (800796c <xTaskIncrementTick+0x170>)
 800792e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007930:	4b0f      	ldr	r3, [pc, #60]	; (8007970 <xTaskIncrementTick+0x174>)
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d001      	beq.n	800793c <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8007938:	2301      	movs	r3, #1
 800793a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800793c:	697b      	ldr	r3, [r7, #20]
}
 800793e:	4618      	mov	r0, r3
 8007940:	3718      	adds	r7, #24
 8007942:	46bd      	mov	sp, r7
 8007944:	bd80      	pop	{r7, pc}
 8007946:	bf00      	nop
 8007948:	20001568 	.word	0x20001568
 800794c:	20001544 	.word	0x20001544
 8007950:	200014f8 	.word	0x200014f8
 8007954:	200014fc 	.word	0x200014fc
 8007958:	20001558 	.word	0x20001558
 800795c:	20001560 	.word	0x20001560
 8007960:	20001548 	.word	0x20001548
 8007964:	20001070 	.word	0x20001070
 8007968:	2000106c 	.word	0x2000106c
 800796c:	20001550 	.word	0x20001550
 8007970:	20001554 	.word	0x20001554

08007974 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007974:	b480      	push	{r7}
 8007976:	b085      	sub	sp, #20
 8007978:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800797a:	4b2b      	ldr	r3, [pc, #172]	; (8007a28 <vTaskSwitchContext+0xb4>)
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d003      	beq.n	800798a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007982:	4b2a      	ldr	r3, [pc, #168]	; (8007a2c <vTaskSwitchContext+0xb8>)
 8007984:	2201      	movs	r2, #1
 8007986:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007988:	e048      	b.n	8007a1c <vTaskSwitchContext+0xa8>
		xYieldPending = pdFALSE;
 800798a:	4b28      	ldr	r3, [pc, #160]	; (8007a2c <vTaskSwitchContext+0xb8>)
 800798c:	2200      	movs	r2, #0
 800798e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007990:	4b27      	ldr	r3, [pc, #156]	; (8007a30 <vTaskSwitchContext+0xbc>)
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	60fb      	str	r3, [r7, #12]
 8007996:	e012      	b.n	80079be <vTaskSwitchContext+0x4a>
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d10c      	bne.n	80079b8 <vTaskSwitchContext+0x44>
	__asm volatile
 800799e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079a2:	b672      	cpsid	i
 80079a4:	f383 8811 	msr	BASEPRI, r3
 80079a8:	f3bf 8f6f 	isb	sy
 80079ac:	f3bf 8f4f 	dsb	sy
 80079b0:	b662      	cpsie	i
 80079b2:	607b      	str	r3, [r7, #4]
}
 80079b4:	bf00      	nop
 80079b6:	e7fe      	b.n	80079b6 <vTaskSwitchContext+0x42>
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	3b01      	subs	r3, #1
 80079bc:	60fb      	str	r3, [r7, #12]
 80079be:	491d      	ldr	r1, [pc, #116]	; (8007a34 <vTaskSwitchContext+0xc0>)
 80079c0:	68fa      	ldr	r2, [r7, #12]
 80079c2:	4613      	mov	r3, r2
 80079c4:	009b      	lsls	r3, r3, #2
 80079c6:	4413      	add	r3, r2
 80079c8:	009b      	lsls	r3, r3, #2
 80079ca:	440b      	add	r3, r1
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d0e2      	beq.n	8007998 <vTaskSwitchContext+0x24>
 80079d2:	68fa      	ldr	r2, [r7, #12]
 80079d4:	4613      	mov	r3, r2
 80079d6:	009b      	lsls	r3, r3, #2
 80079d8:	4413      	add	r3, r2
 80079da:	009b      	lsls	r3, r3, #2
 80079dc:	4a15      	ldr	r2, [pc, #84]	; (8007a34 <vTaskSwitchContext+0xc0>)
 80079de:	4413      	add	r3, r2
 80079e0:	60bb      	str	r3, [r7, #8]
 80079e2:	68bb      	ldr	r3, [r7, #8]
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	685a      	ldr	r2, [r3, #4]
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	605a      	str	r2, [r3, #4]
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	685a      	ldr	r2, [r3, #4]
 80079f0:	68bb      	ldr	r3, [r7, #8]
 80079f2:	3308      	adds	r3, #8
 80079f4:	429a      	cmp	r2, r3
 80079f6:	d104      	bne.n	8007a02 <vTaskSwitchContext+0x8e>
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	685b      	ldr	r3, [r3, #4]
 80079fc:	685a      	ldr	r2, [r3, #4]
 80079fe:	68bb      	ldr	r3, [r7, #8]
 8007a00:	605a      	str	r2, [r3, #4]
 8007a02:	68bb      	ldr	r3, [r7, #8]
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	68db      	ldr	r3, [r3, #12]
 8007a08:	4a0b      	ldr	r2, [pc, #44]	; (8007a38 <vTaskSwitchContext+0xc4>)
 8007a0a:	6013      	str	r3, [r2, #0]
 8007a0c:	4a08      	ldr	r2, [pc, #32]	; (8007a30 <vTaskSwitchContext+0xbc>)
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007a12:	4b09      	ldr	r3, [pc, #36]	; (8007a38 <vTaskSwitchContext+0xc4>)
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	3354      	adds	r3, #84	; 0x54
 8007a18:	4a08      	ldr	r2, [pc, #32]	; (8007a3c <vTaskSwitchContext+0xc8>)
 8007a1a:	6013      	str	r3, [r2, #0]
}
 8007a1c:	bf00      	nop
 8007a1e:	3714      	adds	r7, #20
 8007a20:	46bd      	mov	sp, r7
 8007a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a26:	4770      	bx	lr
 8007a28:	20001568 	.word	0x20001568
 8007a2c:	20001554 	.word	0x20001554
 8007a30:	20001548 	.word	0x20001548
 8007a34:	20001070 	.word	0x20001070
 8007a38:	2000106c 	.word	0x2000106c
 8007a3c:	2000007c 	.word	0x2000007c

08007a40 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b084      	sub	sp, #16
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
 8007a48:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d10c      	bne.n	8007a6a <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 8007a50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a54:	b672      	cpsid	i
 8007a56:	f383 8811 	msr	BASEPRI, r3
 8007a5a:	f3bf 8f6f 	isb	sy
 8007a5e:	f3bf 8f4f 	dsb	sy
 8007a62:	b662      	cpsie	i
 8007a64:	60fb      	str	r3, [r7, #12]
}
 8007a66:	bf00      	nop
 8007a68:	e7fe      	b.n	8007a68 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007a6a:	4b07      	ldr	r3, [pc, #28]	; (8007a88 <vTaskPlaceOnEventList+0x48>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	3318      	adds	r3, #24
 8007a70:	4619      	mov	r1, r3
 8007a72:	6878      	ldr	r0, [r7, #4]
 8007a74:	f7fe fd21 	bl	80064ba <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007a78:	2101      	movs	r1, #1
 8007a7a:	6838      	ldr	r0, [r7, #0]
 8007a7c:	f000 fa8e 	bl	8007f9c <prvAddCurrentTaskToDelayedList>
}
 8007a80:	bf00      	nop
 8007a82:	3710      	adds	r7, #16
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}
 8007a88:	2000106c 	.word	0x2000106c

08007a8c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b086      	sub	sp, #24
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	60f8      	str	r0, [r7, #12]
 8007a94:	60b9      	str	r1, [r7, #8]
 8007a96:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d10c      	bne.n	8007ab8 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 8007a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aa2:	b672      	cpsid	i
 8007aa4:	f383 8811 	msr	BASEPRI, r3
 8007aa8:	f3bf 8f6f 	isb	sy
 8007aac:	f3bf 8f4f 	dsb	sy
 8007ab0:	b662      	cpsie	i
 8007ab2:	617b      	str	r3, [r7, #20]
}
 8007ab4:	bf00      	nop
 8007ab6:	e7fe      	b.n	8007ab6 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007ab8:	4b0a      	ldr	r3, [pc, #40]	; (8007ae4 <vTaskPlaceOnEventListRestricted+0x58>)
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	3318      	adds	r3, #24
 8007abe:	4619      	mov	r1, r3
 8007ac0:	68f8      	ldr	r0, [r7, #12]
 8007ac2:	f7fe fcd6 	bl	8006472 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d002      	beq.n	8007ad2 <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 8007acc:	f04f 33ff 	mov.w	r3, #4294967295
 8007ad0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007ad2:	6879      	ldr	r1, [r7, #4]
 8007ad4:	68b8      	ldr	r0, [r7, #8]
 8007ad6:	f000 fa61 	bl	8007f9c <prvAddCurrentTaskToDelayedList>
	}
 8007ada:	bf00      	nop
 8007adc:	3718      	adds	r7, #24
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bd80      	pop	{r7, pc}
 8007ae2:	bf00      	nop
 8007ae4:	2000106c 	.word	0x2000106c

08007ae8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b086      	sub	sp, #24
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	68db      	ldr	r3, [r3, #12]
 8007af4:	68db      	ldr	r3, [r3, #12]
 8007af6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d10c      	bne.n	8007b18 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 8007afe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b02:	b672      	cpsid	i
 8007b04:	f383 8811 	msr	BASEPRI, r3
 8007b08:	f3bf 8f6f 	isb	sy
 8007b0c:	f3bf 8f4f 	dsb	sy
 8007b10:	b662      	cpsie	i
 8007b12:	60fb      	str	r3, [r7, #12]
}
 8007b14:	bf00      	nop
 8007b16:	e7fe      	b.n	8007b16 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	3318      	adds	r3, #24
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	f7fe fd05 	bl	800652c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007b22:	4b1e      	ldr	r3, [pc, #120]	; (8007b9c <xTaskRemoveFromEventList+0xb4>)
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d11d      	bne.n	8007b66 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007b2a:	693b      	ldr	r3, [r7, #16]
 8007b2c:	3304      	adds	r3, #4
 8007b2e:	4618      	mov	r0, r3
 8007b30:	f7fe fcfc 	bl	800652c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007b34:	693b      	ldr	r3, [r7, #16]
 8007b36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b38:	4b19      	ldr	r3, [pc, #100]	; (8007ba0 <xTaskRemoveFromEventList+0xb8>)
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	429a      	cmp	r2, r3
 8007b3e:	d903      	bls.n	8007b48 <xTaskRemoveFromEventList+0x60>
 8007b40:	693b      	ldr	r3, [r7, #16]
 8007b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b44:	4a16      	ldr	r2, [pc, #88]	; (8007ba0 <xTaskRemoveFromEventList+0xb8>)
 8007b46:	6013      	str	r3, [r2, #0]
 8007b48:	693b      	ldr	r3, [r7, #16]
 8007b4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b4c:	4613      	mov	r3, r2
 8007b4e:	009b      	lsls	r3, r3, #2
 8007b50:	4413      	add	r3, r2
 8007b52:	009b      	lsls	r3, r3, #2
 8007b54:	4a13      	ldr	r2, [pc, #76]	; (8007ba4 <xTaskRemoveFromEventList+0xbc>)
 8007b56:	441a      	add	r2, r3
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	3304      	adds	r3, #4
 8007b5c:	4619      	mov	r1, r3
 8007b5e:	4610      	mov	r0, r2
 8007b60:	f7fe fc87 	bl	8006472 <vListInsertEnd>
 8007b64:	e005      	b.n	8007b72 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007b66:	693b      	ldr	r3, [r7, #16]
 8007b68:	3318      	adds	r3, #24
 8007b6a:	4619      	mov	r1, r3
 8007b6c:	480e      	ldr	r0, [pc, #56]	; (8007ba8 <xTaskRemoveFromEventList+0xc0>)
 8007b6e:	f7fe fc80 	bl	8006472 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007b72:	693b      	ldr	r3, [r7, #16]
 8007b74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b76:	4b0d      	ldr	r3, [pc, #52]	; (8007bac <xTaskRemoveFromEventList+0xc4>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b7c:	429a      	cmp	r2, r3
 8007b7e:	d905      	bls.n	8007b8c <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007b80:	2301      	movs	r3, #1
 8007b82:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007b84:	4b0a      	ldr	r3, [pc, #40]	; (8007bb0 <xTaskRemoveFromEventList+0xc8>)
 8007b86:	2201      	movs	r2, #1
 8007b88:	601a      	str	r2, [r3, #0]
 8007b8a:	e001      	b.n	8007b90 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007b90:	697b      	ldr	r3, [r7, #20]
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	3718      	adds	r7, #24
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bd80      	pop	{r7, pc}
 8007b9a:	bf00      	nop
 8007b9c:	20001568 	.word	0x20001568
 8007ba0:	20001548 	.word	0x20001548
 8007ba4:	20001070 	.word	0x20001070
 8007ba8:	20001500 	.word	0x20001500
 8007bac:	2000106c 	.word	0x2000106c
 8007bb0:	20001554 	.word	0x20001554

08007bb4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b083      	sub	sp, #12
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007bbc:	4b06      	ldr	r3, [pc, #24]	; (8007bd8 <vTaskInternalSetTimeOutState+0x24>)
 8007bbe:	681a      	ldr	r2, [r3, #0]
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007bc4:	4b05      	ldr	r3, [pc, #20]	; (8007bdc <vTaskInternalSetTimeOutState+0x28>)
 8007bc6:	681a      	ldr	r2, [r3, #0]
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	605a      	str	r2, [r3, #4]
}
 8007bcc:	bf00      	nop
 8007bce:	370c      	adds	r7, #12
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd6:	4770      	bx	lr
 8007bd8:	20001558 	.word	0x20001558
 8007bdc:	20001544 	.word	0x20001544

08007be0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b088      	sub	sp, #32
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
 8007be8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d10c      	bne.n	8007c0a <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 8007bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bf4:	b672      	cpsid	i
 8007bf6:	f383 8811 	msr	BASEPRI, r3
 8007bfa:	f3bf 8f6f 	isb	sy
 8007bfe:	f3bf 8f4f 	dsb	sy
 8007c02:	b662      	cpsie	i
 8007c04:	613b      	str	r3, [r7, #16]
}
 8007c06:	bf00      	nop
 8007c08:	e7fe      	b.n	8007c08 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d10c      	bne.n	8007c2a <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 8007c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c14:	b672      	cpsid	i
 8007c16:	f383 8811 	msr	BASEPRI, r3
 8007c1a:	f3bf 8f6f 	isb	sy
 8007c1e:	f3bf 8f4f 	dsb	sy
 8007c22:	b662      	cpsie	i
 8007c24:	60fb      	str	r3, [r7, #12]
}
 8007c26:	bf00      	nop
 8007c28:	e7fe      	b.n	8007c28 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 8007c2a:	f000 fe77 	bl	800891c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007c2e:	4b1d      	ldr	r3, [pc, #116]	; (8007ca4 <xTaskCheckForTimeOut+0xc4>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	685b      	ldr	r3, [r3, #4]
 8007c38:	69ba      	ldr	r2, [r7, #24]
 8007c3a:	1ad3      	subs	r3, r2, r3
 8007c3c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c46:	d102      	bne.n	8007c4e <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007c48:	2300      	movs	r3, #0
 8007c4a:	61fb      	str	r3, [r7, #28]
 8007c4c:	e023      	b.n	8007c96 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681a      	ldr	r2, [r3, #0]
 8007c52:	4b15      	ldr	r3, [pc, #84]	; (8007ca8 <xTaskCheckForTimeOut+0xc8>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	429a      	cmp	r2, r3
 8007c58:	d007      	beq.n	8007c6a <xTaskCheckForTimeOut+0x8a>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	685b      	ldr	r3, [r3, #4]
 8007c5e:	69ba      	ldr	r2, [r7, #24]
 8007c60:	429a      	cmp	r2, r3
 8007c62:	d302      	bcc.n	8007c6a <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007c64:	2301      	movs	r3, #1
 8007c66:	61fb      	str	r3, [r7, #28]
 8007c68:	e015      	b.n	8007c96 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	697a      	ldr	r2, [r7, #20]
 8007c70:	429a      	cmp	r2, r3
 8007c72:	d20b      	bcs.n	8007c8c <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	681a      	ldr	r2, [r3, #0]
 8007c78:	697b      	ldr	r3, [r7, #20]
 8007c7a:	1ad2      	subs	r2, r2, r3
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f7ff ff97 	bl	8007bb4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007c86:	2300      	movs	r3, #0
 8007c88:	61fb      	str	r3, [r7, #28]
 8007c8a:	e004      	b.n	8007c96 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	2200      	movs	r2, #0
 8007c90:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007c92:	2301      	movs	r3, #1
 8007c94:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007c96:	f000 fe75 	bl	8008984 <vPortExitCritical>

	return xReturn;
 8007c9a:	69fb      	ldr	r3, [r7, #28]
}
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	3720      	adds	r7, #32
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bd80      	pop	{r7, pc}
 8007ca4:	20001544 	.word	0x20001544
 8007ca8:	20001558 	.word	0x20001558

08007cac <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007cac:	b480      	push	{r7}
 8007cae:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007cb0:	4b03      	ldr	r3, [pc, #12]	; (8007cc0 <vTaskMissedYield+0x14>)
 8007cb2:	2201      	movs	r2, #1
 8007cb4:	601a      	str	r2, [r3, #0]
}
 8007cb6:	bf00      	nop
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbe:	4770      	bx	lr
 8007cc0:	20001554 	.word	0x20001554

08007cc4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b082      	sub	sp, #8
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007ccc:	f000 f852 	bl	8007d74 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007cd0:	4b06      	ldr	r3, [pc, #24]	; (8007cec <prvIdleTask+0x28>)
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	2b01      	cmp	r3, #1
 8007cd6:	d9f9      	bls.n	8007ccc <prvIdleTask+0x8>
			{
				taskYIELD();
 8007cd8:	4b05      	ldr	r3, [pc, #20]	; (8007cf0 <prvIdleTask+0x2c>)
 8007cda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007cde:	601a      	str	r2, [r3, #0]
 8007ce0:	f3bf 8f4f 	dsb	sy
 8007ce4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007ce8:	e7f0      	b.n	8007ccc <prvIdleTask+0x8>
 8007cea:	bf00      	nop
 8007cec:	20001070 	.word	0x20001070
 8007cf0:	e000ed04 	.word	0xe000ed04

08007cf4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b082      	sub	sp, #8
 8007cf8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	607b      	str	r3, [r7, #4]
 8007cfe:	e00c      	b.n	8007d1a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007d00:	687a      	ldr	r2, [r7, #4]
 8007d02:	4613      	mov	r3, r2
 8007d04:	009b      	lsls	r3, r3, #2
 8007d06:	4413      	add	r3, r2
 8007d08:	009b      	lsls	r3, r3, #2
 8007d0a:	4a12      	ldr	r2, [pc, #72]	; (8007d54 <prvInitialiseTaskLists+0x60>)
 8007d0c:	4413      	add	r3, r2
 8007d0e:	4618      	mov	r0, r3
 8007d10:	f7fe fb82 	bl	8006418 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	3301      	adds	r3, #1
 8007d18:	607b      	str	r3, [r7, #4]
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	2b37      	cmp	r3, #55	; 0x37
 8007d1e:	d9ef      	bls.n	8007d00 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007d20:	480d      	ldr	r0, [pc, #52]	; (8007d58 <prvInitialiseTaskLists+0x64>)
 8007d22:	f7fe fb79 	bl	8006418 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007d26:	480d      	ldr	r0, [pc, #52]	; (8007d5c <prvInitialiseTaskLists+0x68>)
 8007d28:	f7fe fb76 	bl	8006418 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007d2c:	480c      	ldr	r0, [pc, #48]	; (8007d60 <prvInitialiseTaskLists+0x6c>)
 8007d2e:	f7fe fb73 	bl	8006418 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007d32:	480c      	ldr	r0, [pc, #48]	; (8007d64 <prvInitialiseTaskLists+0x70>)
 8007d34:	f7fe fb70 	bl	8006418 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007d38:	480b      	ldr	r0, [pc, #44]	; (8007d68 <prvInitialiseTaskLists+0x74>)
 8007d3a:	f7fe fb6d 	bl	8006418 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007d3e:	4b0b      	ldr	r3, [pc, #44]	; (8007d6c <prvInitialiseTaskLists+0x78>)
 8007d40:	4a05      	ldr	r2, [pc, #20]	; (8007d58 <prvInitialiseTaskLists+0x64>)
 8007d42:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007d44:	4b0a      	ldr	r3, [pc, #40]	; (8007d70 <prvInitialiseTaskLists+0x7c>)
 8007d46:	4a05      	ldr	r2, [pc, #20]	; (8007d5c <prvInitialiseTaskLists+0x68>)
 8007d48:	601a      	str	r2, [r3, #0]
}
 8007d4a:	bf00      	nop
 8007d4c:	3708      	adds	r7, #8
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}
 8007d52:	bf00      	nop
 8007d54:	20001070 	.word	0x20001070
 8007d58:	200014d0 	.word	0x200014d0
 8007d5c:	200014e4 	.word	0x200014e4
 8007d60:	20001500 	.word	0x20001500
 8007d64:	20001514 	.word	0x20001514
 8007d68:	2000152c 	.word	0x2000152c
 8007d6c:	200014f8 	.word	0x200014f8
 8007d70:	200014fc 	.word	0x200014fc

08007d74 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b082      	sub	sp, #8
 8007d78:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007d7a:	e019      	b.n	8007db0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007d7c:	f000 fdce 	bl	800891c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d80:	4b10      	ldr	r3, [pc, #64]	; (8007dc4 <prvCheckTasksWaitingTermination+0x50>)
 8007d82:	68db      	ldr	r3, [r3, #12]
 8007d84:	68db      	ldr	r3, [r3, #12]
 8007d86:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	3304      	adds	r3, #4
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	f7fe fbcd 	bl	800652c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007d92:	4b0d      	ldr	r3, [pc, #52]	; (8007dc8 <prvCheckTasksWaitingTermination+0x54>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	3b01      	subs	r3, #1
 8007d98:	4a0b      	ldr	r2, [pc, #44]	; (8007dc8 <prvCheckTasksWaitingTermination+0x54>)
 8007d9a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007d9c:	4b0b      	ldr	r3, [pc, #44]	; (8007dcc <prvCheckTasksWaitingTermination+0x58>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	3b01      	subs	r3, #1
 8007da2:	4a0a      	ldr	r2, [pc, #40]	; (8007dcc <prvCheckTasksWaitingTermination+0x58>)
 8007da4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007da6:	f000 fded 	bl	8008984 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007daa:	6878      	ldr	r0, [r7, #4]
 8007dac:	f000 f810 	bl	8007dd0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007db0:	4b06      	ldr	r3, [pc, #24]	; (8007dcc <prvCheckTasksWaitingTermination+0x58>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d1e1      	bne.n	8007d7c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007db8:	bf00      	nop
 8007dba:	bf00      	nop
 8007dbc:	3708      	adds	r7, #8
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	bd80      	pop	{r7, pc}
 8007dc2:	bf00      	nop
 8007dc4:	20001514 	.word	0x20001514
 8007dc8:	20001540 	.word	0x20001540
 8007dcc:	20001528 	.word	0x20001528

08007dd0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b084      	sub	sp, #16
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	3354      	adds	r3, #84	; 0x54
 8007ddc:	4618      	mov	r0, r3
 8007dde:	f001 fe2b 	bl	8009a38 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d108      	bne.n	8007dfe <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007df0:	4618      	mov	r0, r3
 8007df2:	f000 ff89 	bl	8008d08 <vPortFree>
				vPortFree( pxTCB );
 8007df6:	6878      	ldr	r0, [r7, #4]
 8007df8:	f000 ff86 	bl	8008d08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007dfc:	e01a      	b.n	8007e34 <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	d103      	bne.n	8007e10 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	f000 ff7d 	bl	8008d08 <vPortFree>
	}
 8007e0e:	e011      	b.n	8007e34 <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8007e16:	2b02      	cmp	r3, #2
 8007e18:	d00c      	beq.n	8007e34 <prvDeleteTCB+0x64>
	__asm volatile
 8007e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e1e:	b672      	cpsid	i
 8007e20:	f383 8811 	msr	BASEPRI, r3
 8007e24:	f3bf 8f6f 	isb	sy
 8007e28:	f3bf 8f4f 	dsb	sy
 8007e2c:	b662      	cpsie	i
 8007e2e:	60fb      	str	r3, [r7, #12]
}
 8007e30:	bf00      	nop
 8007e32:	e7fe      	b.n	8007e32 <prvDeleteTCB+0x62>
	}
 8007e34:	bf00      	nop
 8007e36:	3710      	adds	r7, #16
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	bd80      	pop	{r7, pc}

08007e3c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007e3c:	b480      	push	{r7}
 8007e3e:	b083      	sub	sp, #12
 8007e40:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007e42:	4b0c      	ldr	r3, [pc, #48]	; (8007e74 <prvResetNextTaskUnblockTime+0x38>)
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d104      	bne.n	8007e56 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007e4c:	4b0a      	ldr	r3, [pc, #40]	; (8007e78 <prvResetNextTaskUnblockTime+0x3c>)
 8007e4e:	f04f 32ff 	mov.w	r2, #4294967295
 8007e52:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007e54:	e008      	b.n	8007e68 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e56:	4b07      	ldr	r3, [pc, #28]	; (8007e74 <prvResetNextTaskUnblockTime+0x38>)
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	68db      	ldr	r3, [r3, #12]
 8007e5c:	68db      	ldr	r3, [r3, #12]
 8007e5e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	685b      	ldr	r3, [r3, #4]
 8007e64:	4a04      	ldr	r2, [pc, #16]	; (8007e78 <prvResetNextTaskUnblockTime+0x3c>)
 8007e66:	6013      	str	r3, [r2, #0]
}
 8007e68:	bf00      	nop
 8007e6a:	370c      	adds	r7, #12
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e72:	4770      	bx	lr
 8007e74:	200014f8 	.word	0x200014f8
 8007e78:	20001560 	.word	0x20001560

08007e7c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b083      	sub	sp, #12
 8007e80:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007e82:	4b0b      	ldr	r3, [pc, #44]	; (8007eb0 <xTaskGetSchedulerState+0x34>)
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d102      	bne.n	8007e90 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	607b      	str	r3, [r7, #4]
 8007e8e:	e008      	b.n	8007ea2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e90:	4b08      	ldr	r3, [pc, #32]	; (8007eb4 <xTaskGetSchedulerState+0x38>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d102      	bne.n	8007e9e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007e98:	2302      	movs	r3, #2
 8007e9a:	607b      	str	r3, [r7, #4]
 8007e9c:	e001      	b.n	8007ea2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007ea2:	687b      	ldr	r3, [r7, #4]
	}
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	370c      	adds	r7, #12
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eae:	4770      	bx	lr
 8007eb0:	2000154c 	.word	0x2000154c
 8007eb4:	20001568 	.word	0x20001568

08007eb8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b086      	sub	sp, #24
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d05a      	beq.n	8007f84 <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007ece:	4b30      	ldr	r3, [pc, #192]	; (8007f90 <xTaskPriorityDisinherit+0xd8>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	693a      	ldr	r2, [r7, #16]
 8007ed4:	429a      	cmp	r2, r3
 8007ed6:	d00c      	beq.n	8007ef2 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 8007ed8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007edc:	b672      	cpsid	i
 8007ede:	f383 8811 	msr	BASEPRI, r3
 8007ee2:	f3bf 8f6f 	isb	sy
 8007ee6:	f3bf 8f4f 	dsb	sy
 8007eea:	b662      	cpsie	i
 8007eec:	60fb      	str	r3, [r7, #12]
}
 8007eee:	bf00      	nop
 8007ef0:	e7fe      	b.n	8007ef0 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8007ef2:	693b      	ldr	r3, [r7, #16]
 8007ef4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d10c      	bne.n	8007f14 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 8007efa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007efe:	b672      	cpsid	i
 8007f00:	f383 8811 	msr	BASEPRI, r3
 8007f04:	f3bf 8f6f 	isb	sy
 8007f08:	f3bf 8f4f 	dsb	sy
 8007f0c:	b662      	cpsie	i
 8007f0e:	60bb      	str	r3, [r7, #8]
}
 8007f10:	bf00      	nop
 8007f12:	e7fe      	b.n	8007f12 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 8007f14:	693b      	ldr	r3, [r7, #16]
 8007f16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f18:	1e5a      	subs	r2, r3, #1
 8007f1a:	693b      	ldr	r3, [r7, #16]
 8007f1c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007f1e:	693b      	ldr	r3, [r7, #16]
 8007f20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f22:	693b      	ldr	r3, [r7, #16]
 8007f24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f26:	429a      	cmp	r2, r3
 8007f28:	d02c      	beq.n	8007f84 <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007f2a:	693b      	ldr	r3, [r7, #16]
 8007f2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d128      	bne.n	8007f84 <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f32:	693b      	ldr	r3, [r7, #16]
 8007f34:	3304      	adds	r3, #4
 8007f36:	4618      	mov	r0, r3
 8007f38:	f7fe faf8 	bl	800652c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007f3c:	693b      	ldr	r3, [r7, #16]
 8007f3e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007f40:	693b      	ldr	r3, [r7, #16]
 8007f42:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f44:	693b      	ldr	r3, [r7, #16]
 8007f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f48:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007f4c:	693b      	ldr	r3, [r7, #16]
 8007f4e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f54:	4b0f      	ldr	r3, [pc, #60]	; (8007f94 <xTaskPriorityDisinherit+0xdc>)
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	429a      	cmp	r2, r3
 8007f5a:	d903      	bls.n	8007f64 <xTaskPriorityDisinherit+0xac>
 8007f5c:	693b      	ldr	r3, [r7, #16]
 8007f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f60:	4a0c      	ldr	r2, [pc, #48]	; (8007f94 <xTaskPriorityDisinherit+0xdc>)
 8007f62:	6013      	str	r3, [r2, #0]
 8007f64:	693b      	ldr	r3, [r7, #16]
 8007f66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f68:	4613      	mov	r3, r2
 8007f6a:	009b      	lsls	r3, r3, #2
 8007f6c:	4413      	add	r3, r2
 8007f6e:	009b      	lsls	r3, r3, #2
 8007f70:	4a09      	ldr	r2, [pc, #36]	; (8007f98 <xTaskPriorityDisinherit+0xe0>)
 8007f72:	441a      	add	r2, r3
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	3304      	adds	r3, #4
 8007f78:	4619      	mov	r1, r3
 8007f7a:	4610      	mov	r0, r2
 8007f7c:	f7fe fa79 	bl	8006472 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007f80:	2301      	movs	r3, #1
 8007f82:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007f84:	697b      	ldr	r3, [r7, #20]
	}
 8007f86:	4618      	mov	r0, r3
 8007f88:	3718      	adds	r7, #24
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bd80      	pop	{r7, pc}
 8007f8e:	bf00      	nop
 8007f90:	2000106c 	.word	0x2000106c
 8007f94:	20001548 	.word	0x20001548
 8007f98:	20001070 	.word	0x20001070

08007f9c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b084      	sub	sp, #16
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
 8007fa4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007fa6:	4b21      	ldr	r3, [pc, #132]	; (800802c <prvAddCurrentTaskToDelayedList+0x90>)
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007fac:	4b20      	ldr	r3, [pc, #128]	; (8008030 <prvAddCurrentTaskToDelayedList+0x94>)
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	3304      	adds	r3, #4
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	f7fe faba 	bl	800652c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fbe:	d10a      	bne.n	8007fd6 <prvAddCurrentTaskToDelayedList+0x3a>
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d007      	beq.n	8007fd6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007fc6:	4b1a      	ldr	r3, [pc, #104]	; (8008030 <prvAddCurrentTaskToDelayedList+0x94>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	3304      	adds	r3, #4
 8007fcc:	4619      	mov	r1, r3
 8007fce:	4819      	ldr	r0, [pc, #100]	; (8008034 <prvAddCurrentTaskToDelayedList+0x98>)
 8007fd0:	f7fe fa4f 	bl	8006472 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007fd4:	e026      	b.n	8008024 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007fd6:	68fa      	ldr	r2, [r7, #12]
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	4413      	add	r3, r2
 8007fdc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007fde:	4b14      	ldr	r3, [pc, #80]	; (8008030 <prvAddCurrentTaskToDelayedList+0x94>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	68ba      	ldr	r2, [r7, #8]
 8007fe4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007fe6:	68ba      	ldr	r2, [r7, #8]
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	429a      	cmp	r2, r3
 8007fec:	d209      	bcs.n	8008002 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007fee:	4b12      	ldr	r3, [pc, #72]	; (8008038 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007ff0:	681a      	ldr	r2, [r3, #0]
 8007ff2:	4b0f      	ldr	r3, [pc, #60]	; (8008030 <prvAddCurrentTaskToDelayedList+0x94>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	3304      	adds	r3, #4
 8007ff8:	4619      	mov	r1, r3
 8007ffa:	4610      	mov	r0, r2
 8007ffc:	f7fe fa5d 	bl	80064ba <vListInsert>
}
 8008000:	e010      	b.n	8008024 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008002:	4b0e      	ldr	r3, [pc, #56]	; (800803c <prvAddCurrentTaskToDelayedList+0xa0>)
 8008004:	681a      	ldr	r2, [r3, #0]
 8008006:	4b0a      	ldr	r3, [pc, #40]	; (8008030 <prvAddCurrentTaskToDelayedList+0x94>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	3304      	adds	r3, #4
 800800c:	4619      	mov	r1, r3
 800800e:	4610      	mov	r0, r2
 8008010:	f7fe fa53 	bl	80064ba <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008014:	4b0a      	ldr	r3, [pc, #40]	; (8008040 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	68ba      	ldr	r2, [r7, #8]
 800801a:	429a      	cmp	r2, r3
 800801c:	d202      	bcs.n	8008024 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800801e:	4a08      	ldr	r2, [pc, #32]	; (8008040 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008020:	68bb      	ldr	r3, [r7, #8]
 8008022:	6013      	str	r3, [r2, #0]
}
 8008024:	bf00      	nop
 8008026:	3710      	adds	r7, #16
 8008028:	46bd      	mov	sp, r7
 800802a:	bd80      	pop	{r7, pc}
 800802c:	20001544 	.word	0x20001544
 8008030:	2000106c 	.word	0x2000106c
 8008034:	2000152c 	.word	0x2000152c
 8008038:	200014fc 	.word	0x200014fc
 800803c:	200014f8 	.word	0x200014f8
 8008040:	20001560 	.word	0x20001560

08008044 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008044:	b580      	push	{r7, lr}
 8008046:	b08a      	sub	sp, #40	; 0x28
 8008048:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800804a:	2300      	movs	r3, #0
 800804c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800804e:	f000 fb15 	bl	800867c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008052:	4b1d      	ldr	r3, [pc, #116]	; (80080c8 <xTimerCreateTimerTask+0x84>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d021      	beq.n	800809e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800805a:	2300      	movs	r3, #0
 800805c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800805e:	2300      	movs	r3, #0
 8008060:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008062:	1d3a      	adds	r2, r7, #4
 8008064:	f107 0108 	add.w	r1, r7, #8
 8008068:	f107 030c 	add.w	r3, r7, #12
 800806c:	4618      	mov	r0, r3
 800806e:	f7fe f9b9 	bl	80063e4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008072:	6879      	ldr	r1, [r7, #4]
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	68fa      	ldr	r2, [r7, #12]
 8008078:	9202      	str	r2, [sp, #8]
 800807a:	9301      	str	r3, [sp, #4]
 800807c:	2302      	movs	r3, #2
 800807e:	9300      	str	r3, [sp, #0]
 8008080:	2300      	movs	r3, #0
 8008082:	460a      	mov	r2, r1
 8008084:	4911      	ldr	r1, [pc, #68]	; (80080cc <xTimerCreateTimerTask+0x88>)
 8008086:	4812      	ldr	r0, [pc, #72]	; (80080d0 <xTimerCreateTimerTask+0x8c>)
 8008088:	f7fe ff84 	bl	8006f94 <xTaskCreateStatic>
 800808c:	4603      	mov	r3, r0
 800808e:	4a11      	ldr	r2, [pc, #68]	; (80080d4 <xTimerCreateTimerTask+0x90>)
 8008090:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008092:	4b10      	ldr	r3, [pc, #64]	; (80080d4 <xTimerCreateTimerTask+0x90>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d001      	beq.n	800809e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800809a:	2301      	movs	r3, #1
 800809c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800809e:	697b      	ldr	r3, [r7, #20]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d10c      	bne.n	80080be <xTimerCreateTimerTask+0x7a>
	__asm volatile
 80080a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080a8:	b672      	cpsid	i
 80080aa:	f383 8811 	msr	BASEPRI, r3
 80080ae:	f3bf 8f6f 	isb	sy
 80080b2:	f3bf 8f4f 	dsb	sy
 80080b6:	b662      	cpsie	i
 80080b8:	613b      	str	r3, [r7, #16]
}
 80080ba:	bf00      	nop
 80080bc:	e7fe      	b.n	80080bc <xTimerCreateTimerTask+0x78>
	return xReturn;
 80080be:	697b      	ldr	r3, [r7, #20]
}
 80080c0:	4618      	mov	r0, r3
 80080c2:	3718      	adds	r7, #24
 80080c4:	46bd      	mov	sp, r7
 80080c6:	bd80      	pop	{r7, pc}
 80080c8:	2000159c 	.word	0x2000159c
 80080cc:	0800bddc 	.word	0x0800bddc
 80080d0:	08008215 	.word	0x08008215
 80080d4:	200015a0 	.word	0x200015a0

080080d8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b08a      	sub	sp, #40	; 0x28
 80080dc:	af00      	add	r7, sp, #0
 80080de:	60f8      	str	r0, [r7, #12]
 80080e0:	60b9      	str	r1, [r7, #8]
 80080e2:	607a      	str	r2, [r7, #4]
 80080e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80080e6:	2300      	movs	r3, #0
 80080e8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d10c      	bne.n	800810a <xTimerGenericCommand+0x32>
	__asm volatile
 80080f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080f4:	b672      	cpsid	i
 80080f6:	f383 8811 	msr	BASEPRI, r3
 80080fa:	f3bf 8f6f 	isb	sy
 80080fe:	f3bf 8f4f 	dsb	sy
 8008102:	b662      	cpsie	i
 8008104:	623b      	str	r3, [r7, #32]
}
 8008106:	bf00      	nop
 8008108:	e7fe      	b.n	8008108 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800810a:	4b1a      	ldr	r3, [pc, #104]	; (8008174 <xTimerGenericCommand+0x9c>)
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	2b00      	cmp	r3, #0
 8008110:	d02a      	beq.n	8008168 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800811e:	68bb      	ldr	r3, [r7, #8]
 8008120:	2b05      	cmp	r3, #5
 8008122:	dc18      	bgt.n	8008156 <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008124:	f7ff feaa 	bl	8007e7c <xTaskGetSchedulerState>
 8008128:	4603      	mov	r3, r0
 800812a:	2b02      	cmp	r3, #2
 800812c:	d109      	bne.n	8008142 <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800812e:	4b11      	ldr	r3, [pc, #68]	; (8008174 <xTimerGenericCommand+0x9c>)
 8008130:	6818      	ldr	r0, [r3, #0]
 8008132:	f107 0110 	add.w	r1, r7, #16
 8008136:	2300      	movs	r3, #0
 8008138:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800813a:	f7fe fb31 	bl	80067a0 <xQueueGenericSend>
 800813e:	6278      	str	r0, [r7, #36]	; 0x24
 8008140:	e012      	b.n	8008168 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008142:	4b0c      	ldr	r3, [pc, #48]	; (8008174 <xTimerGenericCommand+0x9c>)
 8008144:	6818      	ldr	r0, [r3, #0]
 8008146:	f107 0110 	add.w	r1, r7, #16
 800814a:	2300      	movs	r3, #0
 800814c:	2200      	movs	r2, #0
 800814e:	f7fe fb27 	bl	80067a0 <xQueueGenericSend>
 8008152:	6278      	str	r0, [r7, #36]	; 0x24
 8008154:	e008      	b.n	8008168 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008156:	4b07      	ldr	r3, [pc, #28]	; (8008174 <xTimerGenericCommand+0x9c>)
 8008158:	6818      	ldr	r0, [r3, #0]
 800815a:	f107 0110 	add.w	r1, r7, #16
 800815e:	2300      	movs	r3, #0
 8008160:	683a      	ldr	r2, [r7, #0]
 8008162:	f7fe fc23 	bl	80069ac <xQueueGenericSendFromISR>
 8008166:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800816a:	4618      	mov	r0, r3
 800816c:	3728      	adds	r7, #40	; 0x28
 800816e:	46bd      	mov	sp, r7
 8008170:	bd80      	pop	{r7, pc}
 8008172:	bf00      	nop
 8008174:	2000159c 	.word	0x2000159c

08008178 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b088      	sub	sp, #32
 800817c:	af02      	add	r7, sp, #8
 800817e:	6078      	str	r0, [r7, #4]
 8008180:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008182:	4b23      	ldr	r3, [pc, #140]	; (8008210 <prvProcessExpiredTimer+0x98>)
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	68db      	ldr	r3, [r3, #12]
 8008188:	68db      	ldr	r3, [r3, #12]
 800818a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800818c:	697b      	ldr	r3, [r7, #20]
 800818e:	3304      	adds	r3, #4
 8008190:	4618      	mov	r0, r3
 8008192:	f7fe f9cb 	bl	800652c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008196:	697b      	ldr	r3, [r7, #20]
 8008198:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800819c:	f003 0304 	and.w	r3, r3, #4
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d024      	beq.n	80081ee <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80081a4:	697b      	ldr	r3, [r7, #20]
 80081a6:	699a      	ldr	r2, [r3, #24]
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	18d1      	adds	r1, r2, r3
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	683a      	ldr	r2, [r7, #0]
 80081b0:	6978      	ldr	r0, [r7, #20]
 80081b2:	f000 f8d3 	bl	800835c <prvInsertTimerInActiveList>
 80081b6:	4603      	mov	r3, r0
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d021      	beq.n	8008200 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80081bc:	2300      	movs	r3, #0
 80081be:	9300      	str	r3, [sp, #0]
 80081c0:	2300      	movs	r3, #0
 80081c2:	687a      	ldr	r2, [r7, #4]
 80081c4:	2100      	movs	r1, #0
 80081c6:	6978      	ldr	r0, [r7, #20]
 80081c8:	f7ff ff86 	bl	80080d8 <xTimerGenericCommand>
 80081cc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80081ce:	693b      	ldr	r3, [r7, #16]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d115      	bne.n	8008200 <prvProcessExpiredTimer+0x88>
	__asm volatile
 80081d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081d8:	b672      	cpsid	i
 80081da:	f383 8811 	msr	BASEPRI, r3
 80081de:	f3bf 8f6f 	isb	sy
 80081e2:	f3bf 8f4f 	dsb	sy
 80081e6:	b662      	cpsie	i
 80081e8:	60fb      	str	r3, [r7, #12]
}
 80081ea:	bf00      	nop
 80081ec:	e7fe      	b.n	80081ec <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80081ee:	697b      	ldr	r3, [r7, #20]
 80081f0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80081f4:	f023 0301 	bic.w	r3, r3, #1
 80081f8:	b2da      	uxtb	r2, r3
 80081fa:	697b      	ldr	r3, [r7, #20]
 80081fc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008200:	697b      	ldr	r3, [r7, #20]
 8008202:	6a1b      	ldr	r3, [r3, #32]
 8008204:	6978      	ldr	r0, [r7, #20]
 8008206:	4798      	blx	r3
}
 8008208:	bf00      	nop
 800820a:	3718      	adds	r7, #24
 800820c:	46bd      	mov	sp, r7
 800820e:	bd80      	pop	{r7, pc}
 8008210:	20001594 	.word	0x20001594

08008214 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b084      	sub	sp, #16
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800821c:	f107 0308 	add.w	r3, r7, #8
 8008220:	4618      	mov	r0, r3
 8008222:	f000 f857 	bl	80082d4 <prvGetNextExpireTime>
 8008226:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	4619      	mov	r1, r3
 800822c:	68f8      	ldr	r0, [r7, #12]
 800822e:	f000 f803 	bl	8008238 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008232:	f000 f8d5 	bl	80083e0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008236:	e7f1      	b.n	800821c <prvTimerTask+0x8>

08008238 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b084      	sub	sp, #16
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
 8008240:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008242:	f7ff fa1d 	bl	8007680 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008246:	f107 0308 	add.w	r3, r7, #8
 800824a:	4618      	mov	r0, r3
 800824c:	f000 f866 	bl	800831c <prvSampleTimeNow>
 8008250:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008252:	68bb      	ldr	r3, [r7, #8]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d130      	bne.n	80082ba <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d10a      	bne.n	8008274 <prvProcessTimerOrBlockTask+0x3c>
 800825e:	687a      	ldr	r2, [r7, #4]
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	429a      	cmp	r2, r3
 8008264:	d806      	bhi.n	8008274 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008266:	f7ff fa19 	bl	800769c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800826a:	68f9      	ldr	r1, [r7, #12]
 800826c:	6878      	ldr	r0, [r7, #4]
 800826e:	f7ff ff83 	bl	8008178 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008272:	e024      	b.n	80082be <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008274:	683b      	ldr	r3, [r7, #0]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d008      	beq.n	800828c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800827a:	4b13      	ldr	r3, [pc, #76]	; (80082c8 <prvProcessTimerOrBlockTask+0x90>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d101      	bne.n	8008288 <prvProcessTimerOrBlockTask+0x50>
 8008284:	2301      	movs	r3, #1
 8008286:	e000      	b.n	800828a <prvProcessTimerOrBlockTask+0x52>
 8008288:	2300      	movs	r3, #0
 800828a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800828c:	4b0f      	ldr	r3, [pc, #60]	; (80082cc <prvProcessTimerOrBlockTask+0x94>)
 800828e:	6818      	ldr	r0, [r3, #0]
 8008290:	687a      	ldr	r2, [r7, #4]
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	1ad3      	subs	r3, r2, r3
 8008296:	683a      	ldr	r2, [r7, #0]
 8008298:	4619      	mov	r1, r3
 800829a:	f7fe fe47 	bl	8006f2c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800829e:	f7ff f9fd 	bl	800769c <xTaskResumeAll>
 80082a2:	4603      	mov	r3, r0
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d10a      	bne.n	80082be <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80082a8:	4b09      	ldr	r3, [pc, #36]	; (80082d0 <prvProcessTimerOrBlockTask+0x98>)
 80082aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082ae:	601a      	str	r2, [r3, #0]
 80082b0:	f3bf 8f4f 	dsb	sy
 80082b4:	f3bf 8f6f 	isb	sy
}
 80082b8:	e001      	b.n	80082be <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80082ba:	f7ff f9ef 	bl	800769c <xTaskResumeAll>
}
 80082be:	bf00      	nop
 80082c0:	3710      	adds	r7, #16
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bd80      	pop	{r7, pc}
 80082c6:	bf00      	nop
 80082c8:	20001598 	.word	0x20001598
 80082cc:	2000159c 	.word	0x2000159c
 80082d0:	e000ed04 	.word	0xe000ed04

080082d4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80082d4:	b480      	push	{r7}
 80082d6:	b085      	sub	sp, #20
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80082dc:	4b0e      	ldr	r3, [pc, #56]	; (8008318 <prvGetNextExpireTime+0x44>)
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d101      	bne.n	80082ea <prvGetNextExpireTime+0x16>
 80082e6:	2201      	movs	r2, #1
 80082e8:	e000      	b.n	80082ec <prvGetNextExpireTime+0x18>
 80082ea:	2200      	movs	r2, #0
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d105      	bne.n	8008304 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80082f8:	4b07      	ldr	r3, [pc, #28]	; (8008318 <prvGetNextExpireTime+0x44>)
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	68db      	ldr	r3, [r3, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	60fb      	str	r3, [r7, #12]
 8008302:	e001      	b.n	8008308 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008304:	2300      	movs	r3, #0
 8008306:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008308:	68fb      	ldr	r3, [r7, #12]
}
 800830a:	4618      	mov	r0, r3
 800830c:	3714      	adds	r7, #20
 800830e:	46bd      	mov	sp, r7
 8008310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008314:	4770      	bx	lr
 8008316:	bf00      	nop
 8008318:	20001594 	.word	0x20001594

0800831c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800831c:	b580      	push	{r7, lr}
 800831e:	b084      	sub	sp, #16
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008324:	f7ff fa5a 	bl	80077dc <xTaskGetTickCount>
 8008328:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800832a:	4b0b      	ldr	r3, [pc, #44]	; (8008358 <prvSampleTimeNow+0x3c>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	68fa      	ldr	r2, [r7, #12]
 8008330:	429a      	cmp	r2, r3
 8008332:	d205      	bcs.n	8008340 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008334:	f000 f93c 	bl	80085b0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2201      	movs	r2, #1
 800833c:	601a      	str	r2, [r3, #0]
 800833e:	e002      	b.n	8008346 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2200      	movs	r2, #0
 8008344:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008346:	4a04      	ldr	r2, [pc, #16]	; (8008358 <prvSampleTimeNow+0x3c>)
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800834c:	68fb      	ldr	r3, [r7, #12]
}
 800834e:	4618      	mov	r0, r3
 8008350:	3710      	adds	r7, #16
 8008352:	46bd      	mov	sp, r7
 8008354:	bd80      	pop	{r7, pc}
 8008356:	bf00      	nop
 8008358:	200015a4 	.word	0x200015a4

0800835c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b086      	sub	sp, #24
 8008360:	af00      	add	r7, sp, #0
 8008362:	60f8      	str	r0, [r7, #12]
 8008364:	60b9      	str	r1, [r7, #8]
 8008366:	607a      	str	r2, [r7, #4]
 8008368:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800836a:	2300      	movs	r3, #0
 800836c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	68ba      	ldr	r2, [r7, #8]
 8008372:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	68fa      	ldr	r2, [r7, #12]
 8008378:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800837a:	68ba      	ldr	r2, [r7, #8]
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	429a      	cmp	r2, r3
 8008380:	d812      	bhi.n	80083a8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008382:	687a      	ldr	r2, [r7, #4]
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	1ad2      	subs	r2, r2, r3
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	699b      	ldr	r3, [r3, #24]
 800838c:	429a      	cmp	r2, r3
 800838e:	d302      	bcc.n	8008396 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008390:	2301      	movs	r3, #1
 8008392:	617b      	str	r3, [r7, #20]
 8008394:	e01b      	b.n	80083ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008396:	4b10      	ldr	r3, [pc, #64]	; (80083d8 <prvInsertTimerInActiveList+0x7c>)
 8008398:	681a      	ldr	r2, [r3, #0]
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	3304      	adds	r3, #4
 800839e:	4619      	mov	r1, r3
 80083a0:	4610      	mov	r0, r2
 80083a2:	f7fe f88a 	bl	80064ba <vListInsert>
 80083a6:	e012      	b.n	80083ce <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80083a8:	687a      	ldr	r2, [r7, #4]
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	429a      	cmp	r2, r3
 80083ae:	d206      	bcs.n	80083be <prvInsertTimerInActiveList+0x62>
 80083b0:	68ba      	ldr	r2, [r7, #8]
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	429a      	cmp	r2, r3
 80083b6:	d302      	bcc.n	80083be <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80083b8:	2301      	movs	r3, #1
 80083ba:	617b      	str	r3, [r7, #20]
 80083bc:	e007      	b.n	80083ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80083be:	4b07      	ldr	r3, [pc, #28]	; (80083dc <prvInsertTimerInActiveList+0x80>)
 80083c0:	681a      	ldr	r2, [r3, #0]
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	3304      	adds	r3, #4
 80083c6:	4619      	mov	r1, r3
 80083c8:	4610      	mov	r0, r2
 80083ca:	f7fe f876 	bl	80064ba <vListInsert>
		}
	}

	return xProcessTimerNow;
 80083ce:	697b      	ldr	r3, [r7, #20]
}
 80083d0:	4618      	mov	r0, r3
 80083d2:	3718      	adds	r7, #24
 80083d4:	46bd      	mov	sp, r7
 80083d6:	bd80      	pop	{r7, pc}
 80083d8:	20001598 	.word	0x20001598
 80083dc:	20001594 	.word	0x20001594

080083e0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b08e      	sub	sp, #56	; 0x38
 80083e4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80083e6:	e0d0      	b.n	800858a <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	da1a      	bge.n	8008424 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80083ee:	1d3b      	adds	r3, r7, #4
 80083f0:	3304      	adds	r3, #4
 80083f2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80083f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d10c      	bne.n	8008414 <prvProcessReceivedCommands+0x34>
	__asm volatile
 80083fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083fe:	b672      	cpsid	i
 8008400:	f383 8811 	msr	BASEPRI, r3
 8008404:	f3bf 8f6f 	isb	sy
 8008408:	f3bf 8f4f 	dsb	sy
 800840c:	b662      	cpsie	i
 800840e:	61fb      	str	r3, [r7, #28]
}
 8008410:	bf00      	nop
 8008412:	e7fe      	b.n	8008412 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008414:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800841a:	6850      	ldr	r0, [r2, #4]
 800841c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800841e:	6892      	ldr	r2, [r2, #8]
 8008420:	4611      	mov	r1, r2
 8008422:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2b00      	cmp	r3, #0
 8008428:	f2c0 80af 	blt.w	800858a <prvProcessReceivedCommands+0x1aa>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008430:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008432:	695b      	ldr	r3, [r3, #20]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d004      	beq.n	8008442 <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800843a:	3304      	adds	r3, #4
 800843c:	4618      	mov	r0, r3
 800843e:	f7fe f875 	bl	800652c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008442:	463b      	mov	r3, r7
 8008444:	4618      	mov	r0, r3
 8008446:	f7ff ff69 	bl	800831c <prvSampleTimeNow>
 800844a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2b09      	cmp	r3, #9
 8008450:	f200 809a 	bhi.w	8008588 <prvProcessReceivedCommands+0x1a8>
 8008454:	a201      	add	r2, pc, #4	; (adr r2, 800845c <prvProcessReceivedCommands+0x7c>)
 8008456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800845a:	bf00      	nop
 800845c:	08008485 	.word	0x08008485
 8008460:	08008485 	.word	0x08008485
 8008464:	08008485 	.word	0x08008485
 8008468:	080084fd 	.word	0x080084fd
 800846c:	08008511 	.word	0x08008511
 8008470:	0800855f 	.word	0x0800855f
 8008474:	08008485 	.word	0x08008485
 8008478:	08008485 	.word	0x08008485
 800847c:	080084fd 	.word	0x080084fd
 8008480:	08008511 	.word	0x08008511
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008486:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800848a:	f043 0301 	orr.w	r3, r3, #1
 800848e:	b2da      	uxtb	r2, r3
 8008490:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008492:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008496:	68ba      	ldr	r2, [r7, #8]
 8008498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800849a:	699b      	ldr	r3, [r3, #24]
 800849c:	18d1      	adds	r1, r2, r3
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80084a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80084a4:	f7ff ff5a 	bl	800835c <prvInsertTimerInActiveList>
 80084a8:	4603      	mov	r3, r0
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d06d      	beq.n	800858a <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80084ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084b0:	6a1b      	ldr	r3, [r3, #32]
 80084b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80084b4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80084b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80084bc:	f003 0304 	and.w	r3, r3, #4
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d062      	beq.n	800858a <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80084c4:	68ba      	ldr	r2, [r7, #8]
 80084c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084c8:	699b      	ldr	r3, [r3, #24]
 80084ca:	441a      	add	r2, r3
 80084cc:	2300      	movs	r3, #0
 80084ce:	9300      	str	r3, [sp, #0]
 80084d0:	2300      	movs	r3, #0
 80084d2:	2100      	movs	r1, #0
 80084d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80084d6:	f7ff fdff 	bl	80080d8 <xTimerGenericCommand>
 80084da:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80084dc:	6a3b      	ldr	r3, [r7, #32]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d153      	bne.n	800858a <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 80084e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084e6:	b672      	cpsid	i
 80084e8:	f383 8811 	msr	BASEPRI, r3
 80084ec:	f3bf 8f6f 	isb	sy
 80084f0:	f3bf 8f4f 	dsb	sy
 80084f4:	b662      	cpsie	i
 80084f6:	61bb      	str	r3, [r7, #24]
}
 80084f8:	bf00      	nop
 80084fa:	e7fe      	b.n	80084fa <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80084fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084fe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008502:	f023 0301 	bic.w	r3, r3, #1
 8008506:	b2da      	uxtb	r2, r3
 8008508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800850a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800850e:	e03c      	b.n	800858a <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008512:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008516:	f043 0301 	orr.w	r3, r3, #1
 800851a:	b2da      	uxtb	r2, r3
 800851c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800851e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008522:	68ba      	ldr	r2, [r7, #8]
 8008524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008526:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008528:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800852a:	699b      	ldr	r3, [r3, #24]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d10c      	bne.n	800854a <prvProcessReceivedCommands+0x16a>
	__asm volatile
 8008530:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008534:	b672      	cpsid	i
 8008536:	f383 8811 	msr	BASEPRI, r3
 800853a:	f3bf 8f6f 	isb	sy
 800853e:	f3bf 8f4f 	dsb	sy
 8008542:	b662      	cpsie	i
 8008544:	617b      	str	r3, [r7, #20]
}
 8008546:	bf00      	nop
 8008548:	e7fe      	b.n	8008548 <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800854a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800854c:	699a      	ldr	r2, [r3, #24]
 800854e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008550:	18d1      	adds	r1, r2, r3
 8008552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008554:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008556:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008558:	f7ff ff00 	bl	800835c <prvInsertTimerInActiveList>
					break;
 800855c:	e015      	b.n	800858a <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800855e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008560:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008564:	f003 0302 	and.w	r3, r3, #2
 8008568:	2b00      	cmp	r3, #0
 800856a:	d103      	bne.n	8008574 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 800856c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800856e:	f000 fbcb 	bl	8008d08 <vPortFree>
 8008572:	e00a      	b.n	800858a <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008576:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800857a:	f023 0301 	bic.w	r3, r3, #1
 800857e:	b2da      	uxtb	r2, r3
 8008580:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008582:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008586:	e000      	b.n	800858a <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
 8008588:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800858a:	4b08      	ldr	r3, [pc, #32]	; (80085ac <prvProcessReceivedCommands+0x1cc>)
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	1d39      	adds	r1, r7, #4
 8008590:	2200      	movs	r2, #0
 8008592:	4618      	mov	r0, r3
 8008594:	f7fe faaa 	bl	8006aec <xQueueReceive>
 8008598:	4603      	mov	r3, r0
 800859a:	2b00      	cmp	r3, #0
 800859c:	f47f af24 	bne.w	80083e8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80085a0:	bf00      	nop
 80085a2:	bf00      	nop
 80085a4:	3730      	adds	r7, #48	; 0x30
 80085a6:	46bd      	mov	sp, r7
 80085a8:	bd80      	pop	{r7, pc}
 80085aa:	bf00      	nop
 80085ac:	2000159c 	.word	0x2000159c

080085b0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b088      	sub	sp, #32
 80085b4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80085b6:	e04a      	b.n	800864e <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80085b8:	4b2e      	ldr	r3, [pc, #184]	; (8008674 <prvSwitchTimerLists+0xc4>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	68db      	ldr	r3, [r3, #12]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085c2:	4b2c      	ldr	r3, [pc, #176]	; (8008674 <prvSwitchTimerLists+0xc4>)
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	68db      	ldr	r3, [r3, #12]
 80085c8:	68db      	ldr	r3, [r3, #12]
 80085ca:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	3304      	adds	r3, #4
 80085d0:	4618      	mov	r0, r3
 80085d2:	f7fd ffab 	bl	800652c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	6a1b      	ldr	r3, [r3, #32]
 80085da:	68f8      	ldr	r0, [r7, #12]
 80085dc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80085e4:	f003 0304 	and.w	r3, r3, #4
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d030      	beq.n	800864e <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	699b      	ldr	r3, [r3, #24]
 80085f0:	693a      	ldr	r2, [r7, #16]
 80085f2:	4413      	add	r3, r2
 80085f4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80085f6:	68ba      	ldr	r2, [r7, #8]
 80085f8:	693b      	ldr	r3, [r7, #16]
 80085fa:	429a      	cmp	r2, r3
 80085fc:	d90e      	bls.n	800861c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	68ba      	ldr	r2, [r7, #8]
 8008602:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	68fa      	ldr	r2, [r7, #12]
 8008608:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800860a:	4b1a      	ldr	r3, [pc, #104]	; (8008674 <prvSwitchTimerLists+0xc4>)
 800860c:	681a      	ldr	r2, [r3, #0]
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	3304      	adds	r3, #4
 8008612:	4619      	mov	r1, r3
 8008614:	4610      	mov	r0, r2
 8008616:	f7fd ff50 	bl	80064ba <vListInsert>
 800861a:	e018      	b.n	800864e <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800861c:	2300      	movs	r3, #0
 800861e:	9300      	str	r3, [sp, #0]
 8008620:	2300      	movs	r3, #0
 8008622:	693a      	ldr	r2, [r7, #16]
 8008624:	2100      	movs	r1, #0
 8008626:	68f8      	ldr	r0, [r7, #12]
 8008628:	f7ff fd56 	bl	80080d8 <xTimerGenericCommand>
 800862c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d10c      	bne.n	800864e <prvSwitchTimerLists+0x9e>
	__asm volatile
 8008634:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008638:	b672      	cpsid	i
 800863a:	f383 8811 	msr	BASEPRI, r3
 800863e:	f3bf 8f6f 	isb	sy
 8008642:	f3bf 8f4f 	dsb	sy
 8008646:	b662      	cpsie	i
 8008648:	603b      	str	r3, [r7, #0]
}
 800864a:	bf00      	nop
 800864c:	e7fe      	b.n	800864c <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800864e:	4b09      	ldr	r3, [pc, #36]	; (8008674 <prvSwitchTimerLists+0xc4>)
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d1af      	bne.n	80085b8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008658:	4b06      	ldr	r3, [pc, #24]	; (8008674 <prvSwitchTimerLists+0xc4>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800865e:	4b06      	ldr	r3, [pc, #24]	; (8008678 <prvSwitchTimerLists+0xc8>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	4a04      	ldr	r2, [pc, #16]	; (8008674 <prvSwitchTimerLists+0xc4>)
 8008664:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008666:	4a04      	ldr	r2, [pc, #16]	; (8008678 <prvSwitchTimerLists+0xc8>)
 8008668:	697b      	ldr	r3, [r7, #20]
 800866a:	6013      	str	r3, [r2, #0]
}
 800866c:	bf00      	nop
 800866e:	3718      	adds	r7, #24
 8008670:	46bd      	mov	sp, r7
 8008672:	bd80      	pop	{r7, pc}
 8008674:	20001594 	.word	0x20001594
 8008678:	20001598 	.word	0x20001598

0800867c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b082      	sub	sp, #8
 8008680:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008682:	f000 f94b 	bl	800891c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008686:	4b15      	ldr	r3, [pc, #84]	; (80086dc <prvCheckForValidListAndQueue+0x60>)
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d120      	bne.n	80086d0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800868e:	4814      	ldr	r0, [pc, #80]	; (80086e0 <prvCheckForValidListAndQueue+0x64>)
 8008690:	f7fd fec2 	bl	8006418 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008694:	4813      	ldr	r0, [pc, #76]	; (80086e4 <prvCheckForValidListAndQueue+0x68>)
 8008696:	f7fd febf 	bl	8006418 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800869a:	4b13      	ldr	r3, [pc, #76]	; (80086e8 <prvCheckForValidListAndQueue+0x6c>)
 800869c:	4a10      	ldr	r2, [pc, #64]	; (80086e0 <prvCheckForValidListAndQueue+0x64>)
 800869e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80086a0:	4b12      	ldr	r3, [pc, #72]	; (80086ec <prvCheckForValidListAndQueue+0x70>)
 80086a2:	4a10      	ldr	r2, [pc, #64]	; (80086e4 <prvCheckForValidListAndQueue+0x68>)
 80086a4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80086a6:	2300      	movs	r3, #0
 80086a8:	9300      	str	r3, [sp, #0]
 80086aa:	4b11      	ldr	r3, [pc, #68]	; (80086f0 <prvCheckForValidListAndQueue+0x74>)
 80086ac:	4a11      	ldr	r2, [pc, #68]	; (80086f4 <prvCheckForValidListAndQueue+0x78>)
 80086ae:	2110      	movs	r1, #16
 80086b0:	200a      	movs	r0, #10
 80086b2:	f7fd ffcf 	bl	8006654 <xQueueGenericCreateStatic>
 80086b6:	4603      	mov	r3, r0
 80086b8:	4a08      	ldr	r2, [pc, #32]	; (80086dc <prvCheckForValidListAndQueue+0x60>)
 80086ba:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80086bc:	4b07      	ldr	r3, [pc, #28]	; (80086dc <prvCheckForValidListAndQueue+0x60>)
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d005      	beq.n	80086d0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80086c4:	4b05      	ldr	r3, [pc, #20]	; (80086dc <prvCheckForValidListAndQueue+0x60>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	490b      	ldr	r1, [pc, #44]	; (80086f8 <prvCheckForValidListAndQueue+0x7c>)
 80086ca:	4618      	mov	r0, r3
 80086cc:	f7fe fc04 	bl	8006ed8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80086d0:	f000 f958 	bl	8008984 <vPortExitCritical>
}
 80086d4:	bf00      	nop
 80086d6:	46bd      	mov	sp, r7
 80086d8:	bd80      	pop	{r7, pc}
 80086da:	bf00      	nop
 80086dc:	2000159c 	.word	0x2000159c
 80086e0:	2000156c 	.word	0x2000156c
 80086e4:	20001580 	.word	0x20001580
 80086e8:	20001594 	.word	0x20001594
 80086ec:	20001598 	.word	0x20001598
 80086f0:	20001648 	.word	0x20001648
 80086f4:	200015a8 	.word	0x200015a8
 80086f8:	0800bde4 	.word	0x0800bde4

080086fc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80086fc:	b480      	push	{r7}
 80086fe:	b085      	sub	sp, #20
 8008700:	af00      	add	r7, sp, #0
 8008702:	60f8      	str	r0, [r7, #12]
 8008704:	60b9      	str	r1, [r7, #8]
 8008706:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	3b04      	subs	r3, #4
 800870c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008714:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	3b04      	subs	r3, #4
 800871a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	f023 0201 	bic.w	r2, r3, #1
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	3b04      	subs	r3, #4
 800872a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800872c:	4a0c      	ldr	r2, [pc, #48]	; (8008760 <pxPortInitialiseStack+0x64>)
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	3b14      	subs	r3, #20
 8008736:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008738:	687a      	ldr	r2, [r7, #4]
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	3b04      	subs	r3, #4
 8008742:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	f06f 0202 	mvn.w	r2, #2
 800874a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	3b20      	subs	r3, #32
 8008750:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008752:	68fb      	ldr	r3, [r7, #12]
}
 8008754:	4618      	mov	r0, r3
 8008756:	3714      	adds	r7, #20
 8008758:	46bd      	mov	sp, r7
 800875a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875e:	4770      	bx	lr
 8008760:	08008765 	.word	0x08008765

08008764 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008764:	b480      	push	{r7}
 8008766:	b085      	sub	sp, #20
 8008768:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800876a:	2300      	movs	r3, #0
 800876c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800876e:	4b14      	ldr	r3, [pc, #80]	; (80087c0 <prvTaskExitError+0x5c>)
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008776:	d00c      	beq.n	8008792 <prvTaskExitError+0x2e>
	__asm volatile
 8008778:	f04f 0350 	mov.w	r3, #80	; 0x50
 800877c:	b672      	cpsid	i
 800877e:	f383 8811 	msr	BASEPRI, r3
 8008782:	f3bf 8f6f 	isb	sy
 8008786:	f3bf 8f4f 	dsb	sy
 800878a:	b662      	cpsie	i
 800878c:	60fb      	str	r3, [r7, #12]
}
 800878e:	bf00      	nop
 8008790:	e7fe      	b.n	8008790 <prvTaskExitError+0x2c>
	__asm volatile
 8008792:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008796:	b672      	cpsid	i
 8008798:	f383 8811 	msr	BASEPRI, r3
 800879c:	f3bf 8f6f 	isb	sy
 80087a0:	f3bf 8f4f 	dsb	sy
 80087a4:	b662      	cpsie	i
 80087a6:	60bb      	str	r3, [r7, #8]
}
 80087a8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80087aa:	bf00      	nop
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d0fc      	beq.n	80087ac <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80087b2:	bf00      	nop
 80087b4:	bf00      	nop
 80087b6:	3714      	adds	r7, #20
 80087b8:	46bd      	mov	sp, r7
 80087ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087be:	4770      	bx	lr
 80087c0:	20000020 	.word	0x20000020
	...

080087d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80087d0:	4b07      	ldr	r3, [pc, #28]	; (80087f0 <pxCurrentTCBConst2>)
 80087d2:	6819      	ldr	r1, [r3, #0]
 80087d4:	6808      	ldr	r0, [r1, #0]
 80087d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087da:	f380 8809 	msr	PSP, r0
 80087de:	f3bf 8f6f 	isb	sy
 80087e2:	f04f 0000 	mov.w	r0, #0
 80087e6:	f380 8811 	msr	BASEPRI, r0
 80087ea:	4770      	bx	lr
 80087ec:	f3af 8000 	nop.w

080087f0 <pxCurrentTCBConst2>:
 80087f0:	2000106c 	.word	0x2000106c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80087f4:	bf00      	nop
 80087f6:	bf00      	nop

080087f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80087f8:	4808      	ldr	r0, [pc, #32]	; (800881c <prvPortStartFirstTask+0x24>)
 80087fa:	6800      	ldr	r0, [r0, #0]
 80087fc:	6800      	ldr	r0, [r0, #0]
 80087fe:	f380 8808 	msr	MSP, r0
 8008802:	f04f 0000 	mov.w	r0, #0
 8008806:	f380 8814 	msr	CONTROL, r0
 800880a:	b662      	cpsie	i
 800880c:	b661      	cpsie	f
 800880e:	f3bf 8f4f 	dsb	sy
 8008812:	f3bf 8f6f 	isb	sy
 8008816:	df00      	svc	0
 8008818:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800881a:	bf00      	nop
 800881c:	e000ed08 	.word	0xe000ed08

08008820 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b084      	sub	sp, #16
 8008824:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008826:	4b37      	ldr	r3, [pc, #220]	; (8008904 <xPortStartScheduler+0xe4>)
 8008828:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	781b      	ldrb	r3, [r3, #0]
 800882e:	b2db      	uxtb	r3, r3
 8008830:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	22ff      	movs	r2, #255	; 0xff
 8008836:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	781b      	ldrb	r3, [r3, #0]
 800883c:	b2db      	uxtb	r3, r3
 800883e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008840:	78fb      	ldrb	r3, [r7, #3]
 8008842:	b2db      	uxtb	r3, r3
 8008844:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008848:	b2da      	uxtb	r2, r3
 800884a:	4b2f      	ldr	r3, [pc, #188]	; (8008908 <xPortStartScheduler+0xe8>)
 800884c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800884e:	4b2f      	ldr	r3, [pc, #188]	; (800890c <xPortStartScheduler+0xec>)
 8008850:	2207      	movs	r2, #7
 8008852:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008854:	e009      	b.n	800886a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008856:	4b2d      	ldr	r3, [pc, #180]	; (800890c <xPortStartScheduler+0xec>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	3b01      	subs	r3, #1
 800885c:	4a2b      	ldr	r2, [pc, #172]	; (800890c <xPortStartScheduler+0xec>)
 800885e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008860:	78fb      	ldrb	r3, [r7, #3]
 8008862:	b2db      	uxtb	r3, r3
 8008864:	005b      	lsls	r3, r3, #1
 8008866:	b2db      	uxtb	r3, r3
 8008868:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800886a:	78fb      	ldrb	r3, [r7, #3]
 800886c:	b2db      	uxtb	r3, r3
 800886e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008872:	2b80      	cmp	r3, #128	; 0x80
 8008874:	d0ef      	beq.n	8008856 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008876:	4b25      	ldr	r3, [pc, #148]	; (800890c <xPortStartScheduler+0xec>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f1c3 0307 	rsb	r3, r3, #7
 800887e:	2b04      	cmp	r3, #4
 8008880:	d00c      	beq.n	800889c <xPortStartScheduler+0x7c>
	__asm volatile
 8008882:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008886:	b672      	cpsid	i
 8008888:	f383 8811 	msr	BASEPRI, r3
 800888c:	f3bf 8f6f 	isb	sy
 8008890:	f3bf 8f4f 	dsb	sy
 8008894:	b662      	cpsie	i
 8008896:	60bb      	str	r3, [r7, #8]
}
 8008898:	bf00      	nop
 800889a:	e7fe      	b.n	800889a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800889c:	4b1b      	ldr	r3, [pc, #108]	; (800890c <xPortStartScheduler+0xec>)
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	021b      	lsls	r3, r3, #8
 80088a2:	4a1a      	ldr	r2, [pc, #104]	; (800890c <xPortStartScheduler+0xec>)
 80088a4:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80088a6:	4b19      	ldr	r3, [pc, #100]	; (800890c <xPortStartScheduler+0xec>)
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80088ae:	4a17      	ldr	r2, [pc, #92]	; (800890c <xPortStartScheduler+0xec>)
 80088b0:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	b2da      	uxtb	r2, r3
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80088ba:	4b15      	ldr	r3, [pc, #84]	; (8008910 <xPortStartScheduler+0xf0>)
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	4a14      	ldr	r2, [pc, #80]	; (8008910 <xPortStartScheduler+0xf0>)
 80088c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80088c4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80088c6:	4b12      	ldr	r3, [pc, #72]	; (8008910 <xPortStartScheduler+0xf0>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	4a11      	ldr	r2, [pc, #68]	; (8008910 <xPortStartScheduler+0xf0>)
 80088cc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80088d0:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80088d2:	f000 f8dd 	bl	8008a90 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80088d6:	4b0f      	ldr	r3, [pc, #60]	; (8008914 <xPortStartScheduler+0xf4>)
 80088d8:	2200      	movs	r2, #0
 80088da:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80088dc:	f000 f8fc 	bl	8008ad8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80088e0:	4b0d      	ldr	r3, [pc, #52]	; (8008918 <xPortStartScheduler+0xf8>)
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	4a0c      	ldr	r2, [pc, #48]	; (8008918 <xPortStartScheduler+0xf8>)
 80088e6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80088ea:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80088ec:	f7ff ff84 	bl	80087f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80088f0:	f7ff f840 	bl	8007974 <vTaskSwitchContext>
	prvTaskExitError();
 80088f4:	f7ff ff36 	bl	8008764 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80088f8:	2300      	movs	r3, #0
}
 80088fa:	4618      	mov	r0, r3
 80088fc:	3710      	adds	r7, #16
 80088fe:	46bd      	mov	sp, r7
 8008900:	bd80      	pop	{r7, pc}
 8008902:	bf00      	nop
 8008904:	e000e400 	.word	0xe000e400
 8008908:	20001698 	.word	0x20001698
 800890c:	2000169c 	.word	0x2000169c
 8008910:	e000ed20 	.word	0xe000ed20
 8008914:	20000020 	.word	0x20000020
 8008918:	e000ef34 	.word	0xe000ef34

0800891c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800891c:	b480      	push	{r7}
 800891e:	b083      	sub	sp, #12
 8008920:	af00      	add	r7, sp, #0
	__asm volatile
 8008922:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008926:	b672      	cpsid	i
 8008928:	f383 8811 	msr	BASEPRI, r3
 800892c:	f3bf 8f6f 	isb	sy
 8008930:	f3bf 8f4f 	dsb	sy
 8008934:	b662      	cpsie	i
 8008936:	607b      	str	r3, [r7, #4]
}
 8008938:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800893a:	4b10      	ldr	r3, [pc, #64]	; (800897c <vPortEnterCritical+0x60>)
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	3301      	adds	r3, #1
 8008940:	4a0e      	ldr	r2, [pc, #56]	; (800897c <vPortEnterCritical+0x60>)
 8008942:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008944:	4b0d      	ldr	r3, [pc, #52]	; (800897c <vPortEnterCritical+0x60>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	2b01      	cmp	r3, #1
 800894a:	d111      	bne.n	8008970 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800894c:	4b0c      	ldr	r3, [pc, #48]	; (8008980 <vPortEnterCritical+0x64>)
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	b2db      	uxtb	r3, r3
 8008952:	2b00      	cmp	r3, #0
 8008954:	d00c      	beq.n	8008970 <vPortEnterCritical+0x54>
	__asm volatile
 8008956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800895a:	b672      	cpsid	i
 800895c:	f383 8811 	msr	BASEPRI, r3
 8008960:	f3bf 8f6f 	isb	sy
 8008964:	f3bf 8f4f 	dsb	sy
 8008968:	b662      	cpsie	i
 800896a:	603b      	str	r3, [r7, #0]
}
 800896c:	bf00      	nop
 800896e:	e7fe      	b.n	800896e <vPortEnterCritical+0x52>
	}
}
 8008970:	bf00      	nop
 8008972:	370c      	adds	r7, #12
 8008974:	46bd      	mov	sp, r7
 8008976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897a:	4770      	bx	lr
 800897c:	20000020 	.word	0x20000020
 8008980:	e000ed04 	.word	0xe000ed04

08008984 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008984:	b480      	push	{r7}
 8008986:	b083      	sub	sp, #12
 8008988:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800898a:	4b13      	ldr	r3, [pc, #76]	; (80089d8 <vPortExitCritical+0x54>)
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d10c      	bne.n	80089ac <vPortExitCritical+0x28>
	__asm volatile
 8008992:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008996:	b672      	cpsid	i
 8008998:	f383 8811 	msr	BASEPRI, r3
 800899c:	f3bf 8f6f 	isb	sy
 80089a0:	f3bf 8f4f 	dsb	sy
 80089a4:	b662      	cpsie	i
 80089a6:	607b      	str	r3, [r7, #4]
}
 80089a8:	bf00      	nop
 80089aa:	e7fe      	b.n	80089aa <vPortExitCritical+0x26>
	uxCriticalNesting--;
 80089ac:	4b0a      	ldr	r3, [pc, #40]	; (80089d8 <vPortExitCritical+0x54>)
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	3b01      	subs	r3, #1
 80089b2:	4a09      	ldr	r2, [pc, #36]	; (80089d8 <vPortExitCritical+0x54>)
 80089b4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80089b6:	4b08      	ldr	r3, [pc, #32]	; (80089d8 <vPortExitCritical+0x54>)
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d105      	bne.n	80089ca <vPortExitCritical+0x46>
 80089be:	2300      	movs	r3, #0
 80089c0:	603b      	str	r3, [r7, #0]
	__asm volatile
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	f383 8811 	msr	BASEPRI, r3
}
 80089c8:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80089ca:	bf00      	nop
 80089cc:	370c      	adds	r7, #12
 80089ce:	46bd      	mov	sp, r7
 80089d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d4:	4770      	bx	lr
 80089d6:	bf00      	nop
 80089d8:	20000020 	.word	0x20000020
 80089dc:	00000000 	.word	0x00000000

080089e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80089e0:	f3ef 8009 	mrs	r0, PSP
 80089e4:	f3bf 8f6f 	isb	sy
 80089e8:	4b15      	ldr	r3, [pc, #84]	; (8008a40 <pxCurrentTCBConst>)
 80089ea:	681a      	ldr	r2, [r3, #0]
 80089ec:	f01e 0f10 	tst.w	lr, #16
 80089f0:	bf08      	it	eq
 80089f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80089f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089fa:	6010      	str	r0, [r2, #0]
 80089fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008a00:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008a04:	b672      	cpsid	i
 8008a06:	f380 8811 	msr	BASEPRI, r0
 8008a0a:	f3bf 8f4f 	dsb	sy
 8008a0e:	f3bf 8f6f 	isb	sy
 8008a12:	b662      	cpsie	i
 8008a14:	f7fe ffae 	bl	8007974 <vTaskSwitchContext>
 8008a18:	f04f 0000 	mov.w	r0, #0
 8008a1c:	f380 8811 	msr	BASEPRI, r0
 8008a20:	bc09      	pop	{r0, r3}
 8008a22:	6819      	ldr	r1, [r3, #0]
 8008a24:	6808      	ldr	r0, [r1, #0]
 8008a26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a2a:	f01e 0f10 	tst.w	lr, #16
 8008a2e:	bf08      	it	eq
 8008a30:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008a34:	f380 8809 	msr	PSP, r0
 8008a38:	f3bf 8f6f 	isb	sy
 8008a3c:	4770      	bx	lr
 8008a3e:	bf00      	nop

08008a40 <pxCurrentTCBConst>:
 8008a40:	2000106c 	.word	0x2000106c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008a44:	bf00      	nop
 8008a46:	bf00      	nop

08008a48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b082      	sub	sp, #8
 8008a4c:	af00      	add	r7, sp, #0
	__asm volatile
 8008a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a52:	b672      	cpsid	i
 8008a54:	f383 8811 	msr	BASEPRI, r3
 8008a58:	f3bf 8f6f 	isb	sy
 8008a5c:	f3bf 8f4f 	dsb	sy
 8008a60:	b662      	cpsie	i
 8008a62:	607b      	str	r3, [r7, #4]
}
 8008a64:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008a66:	f7fe fec9 	bl	80077fc <xTaskIncrementTick>
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d003      	beq.n	8008a78 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008a70:	4b06      	ldr	r3, [pc, #24]	; (8008a8c <SysTick_Handler+0x44>)
 8008a72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a76:	601a      	str	r2, [r3, #0]
 8008a78:	2300      	movs	r3, #0
 8008a7a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	f383 8811 	msr	BASEPRI, r3
}
 8008a82:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008a84:	bf00      	nop
 8008a86:	3708      	adds	r7, #8
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}
 8008a8c:	e000ed04 	.word	0xe000ed04

08008a90 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008a90:	b480      	push	{r7}
 8008a92:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008a94:	4b0b      	ldr	r3, [pc, #44]	; (8008ac4 <vPortSetupTimerInterrupt+0x34>)
 8008a96:	2200      	movs	r2, #0
 8008a98:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008a9a:	4b0b      	ldr	r3, [pc, #44]	; (8008ac8 <vPortSetupTimerInterrupt+0x38>)
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008aa0:	4b0a      	ldr	r3, [pc, #40]	; (8008acc <vPortSetupTimerInterrupt+0x3c>)
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	4a0a      	ldr	r2, [pc, #40]	; (8008ad0 <vPortSetupTimerInterrupt+0x40>)
 8008aa6:	fba2 2303 	umull	r2, r3, r2, r3
 8008aaa:	099b      	lsrs	r3, r3, #6
 8008aac:	4a09      	ldr	r2, [pc, #36]	; (8008ad4 <vPortSetupTimerInterrupt+0x44>)
 8008aae:	3b01      	subs	r3, #1
 8008ab0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008ab2:	4b04      	ldr	r3, [pc, #16]	; (8008ac4 <vPortSetupTimerInterrupt+0x34>)
 8008ab4:	2207      	movs	r2, #7
 8008ab6:	601a      	str	r2, [r3, #0]
}
 8008ab8:	bf00      	nop
 8008aba:	46bd      	mov	sp, r7
 8008abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac0:	4770      	bx	lr
 8008ac2:	bf00      	nop
 8008ac4:	e000e010 	.word	0xe000e010
 8008ac8:	e000e018 	.word	0xe000e018
 8008acc:	20000014 	.word	0x20000014
 8008ad0:	10624dd3 	.word	0x10624dd3
 8008ad4:	e000e014 	.word	0xe000e014

08008ad8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008ad8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008ae8 <vPortEnableVFP+0x10>
 8008adc:	6801      	ldr	r1, [r0, #0]
 8008ade:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008ae2:	6001      	str	r1, [r0, #0]
 8008ae4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008ae6:	bf00      	nop
 8008ae8:	e000ed88 	.word	0xe000ed88

08008aec <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008aec:	b480      	push	{r7}
 8008aee:	b085      	sub	sp, #20
 8008af0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008af2:	f3ef 8305 	mrs	r3, IPSR
 8008af6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	2b0f      	cmp	r3, #15
 8008afc:	d916      	bls.n	8008b2c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008afe:	4a19      	ldr	r2, [pc, #100]	; (8008b64 <vPortValidateInterruptPriority+0x78>)
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	4413      	add	r3, r2
 8008b04:	781b      	ldrb	r3, [r3, #0]
 8008b06:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008b08:	4b17      	ldr	r3, [pc, #92]	; (8008b68 <vPortValidateInterruptPriority+0x7c>)
 8008b0a:	781b      	ldrb	r3, [r3, #0]
 8008b0c:	7afa      	ldrb	r2, [r7, #11]
 8008b0e:	429a      	cmp	r2, r3
 8008b10:	d20c      	bcs.n	8008b2c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 8008b12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b16:	b672      	cpsid	i
 8008b18:	f383 8811 	msr	BASEPRI, r3
 8008b1c:	f3bf 8f6f 	isb	sy
 8008b20:	f3bf 8f4f 	dsb	sy
 8008b24:	b662      	cpsie	i
 8008b26:	607b      	str	r3, [r7, #4]
}
 8008b28:	bf00      	nop
 8008b2a:	e7fe      	b.n	8008b2a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008b2c:	4b0f      	ldr	r3, [pc, #60]	; (8008b6c <vPortValidateInterruptPriority+0x80>)
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008b34:	4b0e      	ldr	r3, [pc, #56]	; (8008b70 <vPortValidateInterruptPriority+0x84>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	429a      	cmp	r2, r3
 8008b3a:	d90c      	bls.n	8008b56 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 8008b3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b40:	b672      	cpsid	i
 8008b42:	f383 8811 	msr	BASEPRI, r3
 8008b46:	f3bf 8f6f 	isb	sy
 8008b4a:	f3bf 8f4f 	dsb	sy
 8008b4e:	b662      	cpsie	i
 8008b50:	603b      	str	r3, [r7, #0]
}
 8008b52:	bf00      	nop
 8008b54:	e7fe      	b.n	8008b54 <vPortValidateInterruptPriority+0x68>
	}
 8008b56:	bf00      	nop
 8008b58:	3714      	adds	r7, #20
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b60:	4770      	bx	lr
 8008b62:	bf00      	nop
 8008b64:	e000e3f0 	.word	0xe000e3f0
 8008b68:	20001698 	.word	0x20001698
 8008b6c:	e000ed0c 	.word	0xe000ed0c
 8008b70:	2000169c 	.word	0x2000169c

08008b74 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008b74:	b580      	push	{r7, lr}
 8008b76:	b08a      	sub	sp, #40	; 0x28
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008b80:	f7fe fd7e 	bl	8007680 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008b84:	4b5b      	ldr	r3, [pc, #364]	; (8008cf4 <pvPortMalloc+0x180>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d101      	bne.n	8008b90 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008b8c:	f000 f91a 	bl	8008dc4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008b90:	4b59      	ldr	r3, [pc, #356]	; (8008cf8 <pvPortMalloc+0x184>)
 8008b92:	681a      	ldr	r2, [r3, #0]
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	4013      	ands	r3, r2
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	f040 8092 	bne.w	8008cc2 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d01f      	beq.n	8008be4 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 8008ba4:	2208      	movs	r2, #8
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	4413      	add	r3, r2
 8008baa:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	f003 0307 	and.w	r3, r3, #7
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d016      	beq.n	8008be4 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	f023 0307 	bic.w	r3, r3, #7
 8008bbc:	3308      	adds	r3, #8
 8008bbe:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	f003 0307 	and.w	r3, r3, #7
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d00c      	beq.n	8008be4 <pvPortMalloc+0x70>
	__asm volatile
 8008bca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bce:	b672      	cpsid	i
 8008bd0:	f383 8811 	msr	BASEPRI, r3
 8008bd4:	f3bf 8f6f 	isb	sy
 8008bd8:	f3bf 8f4f 	dsb	sy
 8008bdc:	b662      	cpsie	i
 8008bde:	617b      	str	r3, [r7, #20]
}
 8008be0:	bf00      	nop
 8008be2:	e7fe      	b.n	8008be2 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d06b      	beq.n	8008cc2 <pvPortMalloc+0x14e>
 8008bea:	4b44      	ldr	r3, [pc, #272]	; (8008cfc <pvPortMalloc+0x188>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	687a      	ldr	r2, [r7, #4]
 8008bf0:	429a      	cmp	r2, r3
 8008bf2:	d866      	bhi.n	8008cc2 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008bf4:	4b42      	ldr	r3, [pc, #264]	; (8008d00 <pvPortMalloc+0x18c>)
 8008bf6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008bf8:	4b41      	ldr	r3, [pc, #260]	; (8008d00 <pvPortMalloc+0x18c>)
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008bfe:	e004      	b.n	8008c0a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 8008c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c02:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c0c:	685b      	ldr	r3, [r3, #4]
 8008c0e:	687a      	ldr	r2, [r7, #4]
 8008c10:	429a      	cmp	r2, r3
 8008c12:	d903      	bls.n	8008c1c <pvPortMalloc+0xa8>
 8008c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d1f1      	bne.n	8008c00 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008c1c:	4b35      	ldr	r3, [pc, #212]	; (8008cf4 <pvPortMalloc+0x180>)
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c22:	429a      	cmp	r2, r3
 8008c24:	d04d      	beq.n	8008cc2 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008c26:	6a3b      	ldr	r3, [r7, #32]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	2208      	movs	r2, #8
 8008c2c:	4413      	add	r3, r2
 8008c2e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c32:	681a      	ldr	r2, [r3, #0]
 8008c34:	6a3b      	ldr	r3, [r7, #32]
 8008c36:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c3a:	685a      	ldr	r2, [r3, #4]
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	1ad2      	subs	r2, r2, r3
 8008c40:	2308      	movs	r3, #8
 8008c42:	005b      	lsls	r3, r3, #1
 8008c44:	429a      	cmp	r2, r3
 8008c46:	d921      	bls.n	8008c8c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008c48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	4413      	add	r3, r2
 8008c4e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008c50:	69bb      	ldr	r3, [r7, #24]
 8008c52:	f003 0307 	and.w	r3, r3, #7
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d00c      	beq.n	8008c74 <pvPortMalloc+0x100>
	__asm volatile
 8008c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c5e:	b672      	cpsid	i
 8008c60:	f383 8811 	msr	BASEPRI, r3
 8008c64:	f3bf 8f6f 	isb	sy
 8008c68:	f3bf 8f4f 	dsb	sy
 8008c6c:	b662      	cpsie	i
 8008c6e:	613b      	str	r3, [r7, #16]
}
 8008c70:	bf00      	nop
 8008c72:	e7fe      	b.n	8008c72 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c76:	685a      	ldr	r2, [r3, #4]
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	1ad2      	subs	r2, r2, r3
 8008c7c:	69bb      	ldr	r3, [r7, #24]
 8008c7e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c82:	687a      	ldr	r2, [r7, #4]
 8008c84:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008c86:	69b8      	ldr	r0, [r7, #24]
 8008c88:	f000 f8fe 	bl	8008e88 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008c8c:	4b1b      	ldr	r3, [pc, #108]	; (8008cfc <pvPortMalloc+0x188>)
 8008c8e:	681a      	ldr	r2, [r3, #0]
 8008c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c92:	685b      	ldr	r3, [r3, #4]
 8008c94:	1ad3      	subs	r3, r2, r3
 8008c96:	4a19      	ldr	r2, [pc, #100]	; (8008cfc <pvPortMalloc+0x188>)
 8008c98:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008c9a:	4b18      	ldr	r3, [pc, #96]	; (8008cfc <pvPortMalloc+0x188>)
 8008c9c:	681a      	ldr	r2, [r3, #0]
 8008c9e:	4b19      	ldr	r3, [pc, #100]	; (8008d04 <pvPortMalloc+0x190>)
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	429a      	cmp	r2, r3
 8008ca4:	d203      	bcs.n	8008cae <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008ca6:	4b15      	ldr	r3, [pc, #84]	; (8008cfc <pvPortMalloc+0x188>)
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	4a16      	ldr	r2, [pc, #88]	; (8008d04 <pvPortMalloc+0x190>)
 8008cac:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cb0:	685a      	ldr	r2, [r3, #4]
 8008cb2:	4b11      	ldr	r3, [pc, #68]	; (8008cf8 <pvPortMalloc+0x184>)
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	431a      	orrs	r2, r3
 8008cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cba:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008cc2:	f7fe fceb 	bl	800769c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008cc6:	69fb      	ldr	r3, [r7, #28]
 8008cc8:	f003 0307 	and.w	r3, r3, #7
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d00c      	beq.n	8008cea <pvPortMalloc+0x176>
	__asm volatile
 8008cd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cd4:	b672      	cpsid	i
 8008cd6:	f383 8811 	msr	BASEPRI, r3
 8008cda:	f3bf 8f6f 	isb	sy
 8008cde:	f3bf 8f4f 	dsb	sy
 8008ce2:	b662      	cpsie	i
 8008ce4:	60fb      	str	r3, [r7, #12]
}
 8008ce6:	bf00      	nop
 8008ce8:	e7fe      	b.n	8008ce8 <pvPortMalloc+0x174>
	return pvReturn;
 8008cea:	69fb      	ldr	r3, [r7, #28]
}
 8008cec:	4618      	mov	r0, r3
 8008cee:	3728      	adds	r7, #40	; 0x28
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}
 8008cf4:	200052a8 	.word	0x200052a8
 8008cf8:	200052b4 	.word	0x200052b4
 8008cfc:	200052ac 	.word	0x200052ac
 8008d00:	200052a0 	.word	0x200052a0
 8008d04:	200052b0 	.word	0x200052b0

08008d08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b086      	sub	sp, #24
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d04c      	beq.n	8008db4 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008d1a:	2308      	movs	r3, #8
 8008d1c:	425b      	negs	r3, r3
 8008d1e:	697a      	ldr	r2, [r7, #20]
 8008d20:	4413      	add	r3, r2
 8008d22:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008d24:	697b      	ldr	r3, [r7, #20]
 8008d26:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008d28:	693b      	ldr	r3, [r7, #16]
 8008d2a:	685a      	ldr	r2, [r3, #4]
 8008d2c:	4b23      	ldr	r3, [pc, #140]	; (8008dbc <vPortFree+0xb4>)
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	4013      	ands	r3, r2
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d10c      	bne.n	8008d50 <vPortFree+0x48>
	__asm volatile
 8008d36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d3a:	b672      	cpsid	i
 8008d3c:	f383 8811 	msr	BASEPRI, r3
 8008d40:	f3bf 8f6f 	isb	sy
 8008d44:	f3bf 8f4f 	dsb	sy
 8008d48:	b662      	cpsie	i
 8008d4a:	60fb      	str	r3, [r7, #12]
}
 8008d4c:	bf00      	nop
 8008d4e:	e7fe      	b.n	8008d4e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008d50:	693b      	ldr	r3, [r7, #16]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d00c      	beq.n	8008d72 <vPortFree+0x6a>
	__asm volatile
 8008d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d5c:	b672      	cpsid	i
 8008d5e:	f383 8811 	msr	BASEPRI, r3
 8008d62:	f3bf 8f6f 	isb	sy
 8008d66:	f3bf 8f4f 	dsb	sy
 8008d6a:	b662      	cpsie	i
 8008d6c:	60bb      	str	r3, [r7, #8]
}
 8008d6e:	bf00      	nop
 8008d70:	e7fe      	b.n	8008d70 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008d72:	693b      	ldr	r3, [r7, #16]
 8008d74:	685a      	ldr	r2, [r3, #4]
 8008d76:	4b11      	ldr	r3, [pc, #68]	; (8008dbc <vPortFree+0xb4>)
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	4013      	ands	r3, r2
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d019      	beq.n	8008db4 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008d80:	693b      	ldr	r3, [r7, #16]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d115      	bne.n	8008db4 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008d88:	693b      	ldr	r3, [r7, #16]
 8008d8a:	685a      	ldr	r2, [r3, #4]
 8008d8c:	4b0b      	ldr	r3, [pc, #44]	; (8008dbc <vPortFree+0xb4>)
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	43db      	mvns	r3, r3
 8008d92:	401a      	ands	r2, r3
 8008d94:	693b      	ldr	r3, [r7, #16]
 8008d96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008d98:	f7fe fc72 	bl	8007680 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008d9c:	693b      	ldr	r3, [r7, #16]
 8008d9e:	685a      	ldr	r2, [r3, #4]
 8008da0:	4b07      	ldr	r3, [pc, #28]	; (8008dc0 <vPortFree+0xb8>)
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	4413      	add	r3, r2
 8008da6:	4a06      	ldr	r2, [pc, #24]	; (8008dc0 <vPortFree+0xb8>)
 8008da8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008daa:	6938      	ldr	r0, [r7, #16]
 8008dac:	f000 f86c 	bl	8008e88 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008db0:	f7fe fc74 	bl	800769c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008db4:	bf00      	nop
 8008db6:	3718      	adds	r7, #24
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}
 8008dbc:	200052b4 	.word	0x200052b4
 8008dc0:	200052ac 	.word	0x200052ac

08008dc4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008dc4:	b480      	push	{r7}
 8008dc6:	b085      	sub	sp, #20
 8008dc8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008dca:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8008dce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008dd0:	4b27      	ldr	r3, [pc, #156]	; (8008e70 <prvHeapInit+0xac>)
 8008dd2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	f003 0307 	and.w	r3, r3, #7
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d00c      	beq.n	8008df8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	3307      	adds	r3, #7
 8008de2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	f023 0307 	bic.w	r3, r3, #7
 8008dea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008dec:	68ba      	ldr	r2, [r7, #8]
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	1ad3      	subs	r3, r2, r3
 8008df2:	4a1f      	ldr	r2, [pc, #124]	; (8008e70 <prvHeapInit+0xac>)
 8008df4:	4413      	add	r3, r2
 8008df6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008dfc:	4a1d      	ldr	r2, [pc, #116]	; (8008e74 <prvHeapInit+0xb0>)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008e02:	4b1c      	ldr	r3, [pc, #112]	; (8008e74 <prvHeapInit+0xb0>)
 8008e04:	2200      	movs	r2, #0
 8008e06:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	68ba      	ldr	r2, [r7, #8]
 8008e0c:	4413      	add	r3, r2
 8008e0e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008e10:	2208      	movs	r2, #8
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	1a9b      	subs	r3, r3, r2
 8008e16:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	f023 0307 	bic.w	r3, r3, #7
 8008e1e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	4a15      	ldr	r2, [pc, #84]	; (8008e78 <prvHeapInit+0xb4>)
 8008e24:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008e26:	4b14      	ldr	r3, [pc, #80]	; (8008e78 <prvHeapInit+0xb4>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008e2e:	4b12      	ldr	r3, [pc, #72]	; (8008e78 <prvHeapInit+0xb4>)
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	2200      	movs	r2, #0
 8008e34:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008e3a:	683b      	ldr	r3, [r7, #0]
 8008e3c:	68fa      	ldr	r2, [r7, #12]
 8008e3e:	1ad2      	subs	r2, r2, r3
 8008e40:	683b      	ldr	r3, [r7, #0]
 8008e42:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008e44:	4b0c      	ldr	r3, [pc, #48]	; (8008e78 <prvHeapInit+0xb4>)
 8008e46:	681a      	ldr	r2, [r3, #0]
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	685b      	ldr	r3, [r3, #4]
 8008e50:	4a0a      	ldr	r2, [pc, #40]	; (8008e7c <prvHeapInit+0xb8>)
 8008e52:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008e54:	683b      	ldr	r3, [r7, #0]
 8008e56:	685b      	ldr	r3, [r3, #4]
 8008e58:	4a09      	ldr	r2, [pc, #36]	; (8008e80 <prvHeapInit+0xbc>)
 8008e5a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008e5c:	4b09      	ldr	r3, [pc, #36]	; (8008e84 <prvHeapInit+0xc0>)
 8008e5e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008e62:	601a      	str	r2, [r3, #0]
}
 8008e64:	bf00      	nop
 8008e66:	3714      	adds	r7, #20
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6e:	4770      	bx	lr
 8008e70:	200016a0 	.word	0x200016a0
 8008e74:	200052a0 	.word	0x200052a0
 8008e78:	200052a8 	.word	0x200052a8
 8008e7c:	200052b0 	.word	0x200052b0
 8008e80:	200052ac 	.word	0x200052ac
 8008e84:	200052b4 	.word	0x200052b4

08008e88 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008e88:	b480      	push	{r7}
 8008e8a:	b085      	sub	sp, #20
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008e90:	4b28      	ldr	r3, [pc, #160]	; (8008f34 <prvInsertBlockIntoFreeList+0xac>)
 8008e92:	60fb      	str	r3, [r7, #12]
 8008e94:	e002      	b.n	8008e9c <prvInsertBlockIntoFreeList+0x14>
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	60fb      	str	r3, [r7, #12]
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	687a      	ldr	r2, [r7, #4]
 8008ea2:	429a      	cmp	r2, r3
 8008ea4:	d8f7      	bhi.n	8008e96 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	685b      	ldr	r3, [r3, #4]
 8008eae:	68ba      	ldr	r2, [r7, #8]
 8008eb0:	4413      	add	r3, r2
 8008eb2:	687a      	ldr	r2, [r7, #4]
 8008eb4:	429a      	cmp	r2, r3
 8008eb6:	d108      	bne.n	8008eca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	685a      	ldr	r2, [r3, #4]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	685b      	ldr	r3, [r3, #4]
 8008ec0:	441a      	add	r2, r3
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	685b      	ldr	r3, [r3, #4]
 8008ed2:	68ba      	ldr	r2, [r7, #8]
 8008ed4:	441a      	add	r2, r3
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	429a      	cmp	r2, r3
 8008edc:	d118      	bne.n	8008f10 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681a      	ldr	r2, [r3, #0]
 8008ee2:	4b15      	ldr	r3, [pc, #84]	; (8008f38 <prvInsertBlockIntoFreeList+0xb0>)
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	429a      	cmp	r2, r3
 8008ee8:	d00d      	beq.n	8008f06 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	685a      	ldr	r2, [r3, #4]
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	685b      	ldr	r3, [r3, #4]
 8008ef4:	441a      	add	r2, r3
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	681a      	ldr	r2, [r3, #0]
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	601a      	str	r2, [r3, #0]
 8008f04:	e008      	b.n	8008f18 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008f06:	4b0c      	ldr	r3, [pc, #48]	; (8008f38 <prvInsertBlockIntoFreeList+0xb0>)
 8008f08:	681a      	ldr	r2, [r3, #0]
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	601a      	str	r2, [r3, #0]
 8008f0e:	e003      	b.n	8008f18 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	681a      	ldr	r2, [r3, #0]
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008f18:	68fa      	ldr	r2, [r7, #12]
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	429a      	cmp	r2, r3
 8008f1e:	d002      	beq.n	8008f26 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	687a      	ldr	r2, [r7, #4]
 8008f24:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008f26:	bf00      	nop
 8008f28:	3714      	adds	r7, #20
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f30:	4770      	bx	lr
 8008f32:	bf00      	nop
 8008f34:	200052a0 	.word	0x200052a0
 8008f38:	200052a8 	.word	0x200052a8

08008f3c <__cvt>:
 8008f3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f3e:	ed2d 8b02 	vpush	{d8}
 8008f42:	eeb0 8b40 	vmov.f64	d8, d0
 8008f46:	b085      	sub	sp, #20
 8008f48:	4617      	mov	r7, r2
 8008f4a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008f4c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008f4e:	ee18 2a90 	vmov	r2, s17
 8008f52:	f025 0520 	bic.w	r5, r5, #32
 8008f56:	2a00      	cmp	r2, #0
 8008f58:	bfb6      	itet	lt
 8008f5a:	222d      	movlt	r2, #45	; 0x2d
 8008f5c:	2200      	movge	r2, #0
 8008f5e:	eeb1 8b40 	vneglt.f64	d8, d0
 8008f62:	2d46      	cmp	r5, #70	; 0x46
 8008f64:	460c      	mov	r4, r1
 8008f66:	701a      	strb	r2, [r3, #0]
 8008f68:	d004      	beq.n	8008f74 <__cvt+0x38>
 8008f6a:	2d45      	cmp	r5, #69	; 0x45
 8008f6c:	d100      	bne.n	8008f70 <__cvt+0x34>
 8008f6e:	3401      	adds	r4, #1
 8008f70:	2102      	movs	r1, #2
 8008f72:	e000      	b.n	8008f76 <__cvt+0x3a>
 8008f74:	2103      	movs	r1, #3
 8008f76:	ab03      	add	r3, sp, #12
 8008f78:	9301      	str	r3, [sp, #4]
 8008f7a:	ab02      	add	r3, sp, #8
 8008f7c:	9300      	str	r3, [sp, #0]
 8008f7e:	4622      	mov	r2, r4
 8008f80:	4633      	mov	r3, r6
 8008f82:	eeb0 0b48 	vmov.f64	d0, d8
 8008f86:	f000 fea7 	bl	8009cd8 <_dtoa_r>
 8008f8a:	2d47      	cmp	r5, #71	; 0x47
 8008f8c:	d101      	bne.n	8008f92 <__cvt+0x56>
 8008f8e:	07fb      	lsls	r3, r7, #31
 8008f90:	d51a      	bpl.n	8008fc8 <__cvt+0x8c>
 8008f92:	2d46      	cmp	r5, #70	; 0x46
 8008f94:	eb00 0204 	add.w	r2, r0, r4
 8008f98:	d10c      	bne.n	8008fb4 <__cvt+0x78>
 8008f9a:	7803      	ldrb	r3, [r0, #0]
 8008f9c:	2b30      	cmp	r3, #48	; 0x30
 8008f9e:	d107      	bne.n	8008fb0 <__cvt+0x74>
 8008fa0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008fa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fa8:	bf1c      	itt	ne
 8008faa:	f1c4 0401 	rsbne	r4, r4, #1
 8008fae:	6034      	strne	r4, [r6, #0]
 8008fb0:	6833      	ldr	r3, [r6, #0]
 8008fb2:	441a      	add	r2, r3
 8008fb4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008fb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fbc:	bf08      	it	eq
 8008fbe:	9203      	streq	r2, [sp, #12]
 8008fc0:	2130      	movs	r1, #48	; 0x30
 8008fc2:	9b03      	ldr	r3, [sp, #12]
 8008fc4:	4293      	cmp	r3, r2
 8008fc6:	d307      	bcc.n	8008fd8 <__cvt+0x9c>
 8008fc8:	9b03      	ldr	r3, [sp, #12]
 8008fca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008fcc:	1a1b      	subs	r3, r3, r0
 8008fce:	6013      	str	r3, [r2, #0]
 8008fd0:	b005      	add	sp, #20
 8008fd2:	ecbd 8b02 	vpop	{d8}
 8008fd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008fd8:	1c5c      	adds	r4, r3, #1
 8008fda:	9403      	str	r4, [sp, #12]
 8008fdc:	7019      	strb	r1, [r3, #0]
 8008fde:	e7f0      	b.n	8008fc2 <__cvt+0x86>

08008fe0 <__exponent>:
 8008fe0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008fe2:	4603      	mov	r3, r0
 8008fe4:	2900      	cmp	r1, #0
 8008fe6:	bfb8      	it	lt
 8008fe8:	4249      	neglt	r1, r1
 8008fea:	f803 2b02 	strb.w	r2, [r3], #2
 8008fee:	bfb4      	ite	lt
 8008ff0:	222d      	movlt	r2, #45	; 0x2d
 8008ff2:	222b      	movge	r2, #43	; 0x2b
 8008ff4:	2909      	cmp	r1, #9
 8008ff6:	7042      	strb	r2, [r0, #1]
 8008ff8:	dd2a      	ble.n	8009050 <__exponent+0x70>
 8008ffa:	f10d 0207 	add.w	r2, sp, #7
 8008ffe:	4617      	mov	r7, r2
 8009000:	260a      	movs	r6, #10
 8009002:	4694      	mov	ip, r2
 8009004:	fb91 f5f6 	sdiv	r5, r1, r6
 8009008:	fb06 1415 	mls	r4, r6, r5, r1
 800900c:	3430      	adds	r4, #48	; 0x30
 800900e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8009012:	460c      	mov	r4, r1
 8009014:	2c63      	cmp	r4, #99	; 0x63
 8009016:	f102 32ff 	add.w	r2, r2, #4294967295
 800901a:	4629      	mov	r1, r5
 800901c:	dcf1      	bgt.n	8009002 <__exponent+0x22>
 800901e:	3130      	adds	r1, #48	; 0x30
 8009020:	f1ac 0402 	sub.w	r4, ip, #2
 8009024:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009028:	1c41      	adds	r1, r0, #1
 800902a:	4622      	mov	r2, r4
 800902c:	42ba      	cmp	r2, r7
 800902e:	d30a      	bcc.n	8009046 <__exponent+0x66>
 8009030:	f10d 0209 	add.w	r2, sp, #9
 8009034:	eba2 020c 	sub.w	r2, r2, ip
 8009038:	42bc      	cmp	r4, r7
 800903a:	bf88      	it	hi
 800903c:	2200      	movhi	r2, #0
 800903e:	4413      	add	r3, r2
 8009040:	1a18      	subs	r0, r3, r0
 8009042:	b003      	add	sp, #12
 8009044:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009046:	f812 5b01 	ldrb.w	r5, [r2], #1
 800904a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800904e:	e7ed      	b.n	800902c <__exponent+0x4c>
 8009050:	2330      	movs	r3, #48	; 0x30
 8009052:	3130      	adds	r1, #48	; 0x30
 8009054:	7083      	strb	r3, [r0, #2]
 8009056:	70c1      	strb	r1, [r0, #3]
 8009058:	1d03      	adds	r3, r0, #4
 800905a:	e7f1      	b.n	8009040 <__exponent+0x60>
 800905c:	0000      	movs	r0, r0
	...

08009060 <_printf_float>:
 8009060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009064:	b08b      	sub	sp, #44	; 0x2c
 8009066:	460c      	mov	r4, r1
 8009068:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800906c:	4616      	mov	r6, r2
 800906e:	461f      	mov	r7, r3
 8009070:	4605      	mov	r5, r0
 8009072:	f000 fccd 	bl	8009a10 <_localeconv_r>
 8009076:	f8d0 b000 	ldr.w	fp, [r0]
 800907a:	4658      	mov	r0, fp
 800907c:	f7f7 f930 	bl	80002e0 <strlen>
 8009080:	2300      	movs	r3, #0
 8009082:	9308      	str	r3, [sp, #32]
 8009084:	f8d8 3000 	ldr.w	r3, [r8]
 8009088:	f894 9018 	ldrb.w	r9, [r4, #24]
 800908c:	6822      	ldr	r2, [r4, #0]
 800908e:	3307      	adds	r3, #7
 8009090:	f023 0307 	bic.w	r3, r3, #7
 8009094:	f103 0108 	add.w	r1, r3, #8
 8009098:	f8c8 1000 	str.w	r1, [r8]
 800909c:	ed93 0b00 	vldr	d0, [r3]
 80090a0:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8009300 <_printf_float+0x2a0>
 80090a4:	eeb0 7bc0 	vabs.f64	d7, d0
 80090a8:	eeb4 7b46 	vcmp.f64	d7, d6
 80090ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090b0:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 80090b4:	4682      	mov	sl, r0
 80090b6:	dd24      	ble.n	8009102 <_printf_float+0xa2>
 80090b8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80090bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090c0:	d502      	bpl.n	80090c8 <_printf_float+0x68>
 80090c2:	232d      	movs	r3, #45	; 0x2d
 80090c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80090c8:	498f      	ldr	r1, [pc, #572]	; (8009308 <_printf_float+0x2a8>)
 80090ca:	4b90      	ldr	r3, [pc, #576]	; (800930c <_printf_float+0x2ac>)
 80090cc:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80090d0:	bf94      	ite	ls
 80090d2:	4688      	movls	r8, r1
 80090d4:	4698      	movhi	r8, r3
 80090d6:	2303      	movs	r3, #3
 80090d8:	6123      	str	r3, [r4, #16]
 80090da:	f022 0204 	bic.w	r2, r2, #4
 80090de:	2300      	movs	r3, #0
 80090e0:	6022      	str	r2, [r4, #0]
 80090e2:	9304      	str	r3, [sp, #16]
 80090e4:	9700      	str	r7, [sp, #0]
 80090e6:	4633      	mov	r3, r6
 80090e8:	aa09      	add	r2, sp, #36	; 0x24
 80090ea:	4621      	mov	r1, r4
 80090ec:	4628      	mov	r0, r5
 80090ee:	f000 f9d1 	bl	8009494 <_printf_common>
 80090f2:	3001      	adds	r0, #1
 80090f4:	f040 808a 	bne.w	800920c <_printf_float+0x1ac>
 80090f8:	f04f 30ff 	mov.w	r0, #4294967295
 80090fc:	b00b      	add	sp, #44	; 0x2c
 80090fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009102:	eeb4 0b40 	vcmp.f64	d0, d0
 8009106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800910a:	d709      	bvc.n	8009120 <_printf_float+0xc0>
 800910c:	ee10 3a90 	vmov	r3, s1
 8009110:	2b00      	cmp	r3, #0
 8009112:	bfbc      	itt	lt
 8009114:	232d      	movlt	r3, #45	; 0x2d
 8009116:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800911a:	497d      	ldr	r1, [pc, #500]	; (8009310 <_printf_float+0x2b0>)
 800911c:	4b7d      	ldr	r3, [pc, #500]	; (8009314 <_printf_float+0x2b4>)
 800911e:	e7d5      	b.n	80090cc <_printf_float+0x6c>
 8009120:	6863      	ldr	r3, [r4, #4]
 8009122:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8009126:	9104      	str	r1, [sp, #16]
 8009128:	1c59      	adds	r1, r3, #1
 800912a:	d13c      	bne.n	80091a6 <_printf_float+0x146>
 800912c:	2306      	movs	r3, #6
 800912e:	6063      	str	r3, [r4, #4]
 8009130:	2300      	movs	r3, #0
 8009132:	9303      	str	r3, [sp, #12]
 8009134:	ab08      	add	r3, sp, #32
 8009136:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800913a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800913e:	ab07      	add	r3, sp, #28
 8009140:	6861      	ldr	r1, [r4, #4]
 8009142:	9300      	str	r3, [sp, #0]
 8009144:	6022      	str	r2, [r4, #0]
 8009146:	f10d 031b 	add.w	r3, sp, #27
 800914a:	4628      	mov	r0, r5
 800914c:	f7ff fef6 	bl	8008f3c <__cvt>
 8009150:	9b04      	ldr	r3, [sp, #16]
 8009152:	9907      	ldr	r1, [sp, #28]
 8009154:	2b47      	cmp	r3, #71	; 0x47
 8009156:	4680      	mov	r8, r0
 8009158:	d108      	bne.n	800916c <_printf_float+0x10c>
 800915a:	1cc8      	adds	r0, r1, #3
 800915c:	db02      	blt.n	8009164 <_printf_float+0x104>
 800915e:	6863      	ldr	r3, [r4, #4]
 8009160:	4299      	cmp	r1, r3
 8009162:	dd41      	ble.n	80091e8 <_printf_float+0x188>
 8009164:	f1a9 0902 	sub.w	r9, r9, #2
 8009168:	fa5f f989 	uxtb.w	r9, r9
 800916c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009170:	d820      	bhi.n	80091b4 <_printf_float+0x154>
 8009172:	3901      	subs	r1, #1
 8009174:	464a      	mov	r2, r9
 8009176:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800917a:	9107      	str	r1, [sp, #28]
 800917c:	f7ff ff30 	bl	8008fe0 <__exponent>
 8009180:	9a08      	ldr	r2, [sp, #32]
 8009182:	9004      	str	r0, [sp, #16]
 8009184:	1813      	adds	r3, r2, r0
 8009186:	2a01      	cmp	r2, #1
 8009188:	6123      	str	r3, [r4, #16]
 800918a:	dc02      	bgt.n	8009192 <_printf_float+0x132>
 800918c:	6822      	ldr	r2, [r4, #0]
 800918e:	07d2      	lsls	r2, r2, #31
 8009190:	d501      	bpl.n	8009196 <_printf_float+0x136>
 8009192:	3301      	adds	r3, #1
 8009194:	6123      	str	r3, [r4, #16]
 8009196:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d0a2      	beq.n	80090e4 <_printf_float+0x84>
 800919e:	232d      	movs	r3, #45	; 0x2d
 80091a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80091a4:	e79e      	b.n	80090e4 <_printf_float+0x84>
 80091a6:	9904      	ldr	r1, [sp, #16]
 80091a8:	2947      	cmp	r1, #71	; 0x47
 80091aa:	d1c1      	bne.n	8009130 <_printf_float+0xd0>
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d1bf      	bne.n	8009130 <_printf_float+0xd0>
 80091b0:	2301      	movs	r3, #1
 80091b2:	e7bc      	b.n	800912e <_printf_float+0xce>
 80091b4:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80091b8:	d118      	bne.n	80091ec <_printf_float+0x18c>
 80091ba:	2900      	cmp	r1, #0
 80091bc:	6863      	ldr	r3, [r4, #4]
 80091be:	dd0b      	ble.n	80091d8 <_printf_float+0x178>
 80091c0:	6121      	str	r1, [r4, #16]
 80091c2:	b913      	cbnz	r3, 80091ca <_printf_float+0x16a>
 80091c4:	6822      	ldr	r2, [r4, #0]
 80091c6:	07d0      	lsls	r0, r2, #31
 80091c8:	d502      	bpl.n	80091d0 <_printf_float+0x170>
 80091ca:	3301      	adds	r3, #1
 80091cc:	440b      	add	r3, r1
 80091ce:	6123      	str	r3, [r4, #16]
 80091d0:	2300      	movs	r3, #0
 80091d2:	65a1      	str	r1, [r4, #88]	; 0x58
 80091d4:	9304      	str	r3, [sp, #16]
 80091d6:	e7de      	b.n	8009196 <_printf_float+0x136>
 80091d8:	b913      	cbnz	r3, 80091e0 <_printf_float+0x180>
 80091da:	6822      	ldr	r2, [r4, #0]
 80091dc:	07d2      	lsls	r2, r2, #31
 80091de:	d501      	bpl.n	80091e4 <_printf_float+0x184>
 80091e0:	3302      	adds	r3, #2
 80091e2:	e7f4      	b.n	80091ce <_printf_float+0x16e>
 80091e4:	2301      	movs	r3, #1
 80091e6:	e7f2      	b.n	80091ce <_printf_float+0x16e>
 80091e8:	f04f 0967 	mov.w	r9, #103	; 0x67
 80091ec:	9b08      	ldr	r3, [sp, #32]
 80091ee:	4299      	cmp	r1, r3
 80091f0:	db05      	blt.n	80091fe <_printf_float+0x19e>
 80091f2:	6823      	ldr	r3, [r4, #0]
 80091f4:	6121      	str	r1, [r4, #16]
 80091f6:	07d8      	lsls	r0, r3, #31
 80091f8:	d5ea      	bpl.n	80091d0 <_printf_float+0x170>
 80091fa:	1c4b      	adds	r3, r1, #1
 80091fc:	e7e7      	b.n	80091ce <_printf_float+0x16e>
 80091fe:	2900      	cmp	r1, #0
 8009200:	bfd4      	ite	le
 8009202:	f1c1 0202 	rsble	r2, r1, #2
 8009206:	2201      	movgt	r2, #1
 8009208:	4413      	add	r3, r2
 800920a:	e7e0      	b.n	80091ce <_printf_float+0x16e>
 800920c:	6823      	ldr	r3, [r4, #0]
 800920e:	055a      	lsls	r2, r3, #21
 8009210:	d407      	bmi.n	8009222 <_printf_float+0x1c2>
 8009212:	6923      	ldr	r3, [r4, #16]
 8009214:	4642      	mov	r2, r8
 8009216:	4631      	mov	r1, r6
 8009218:	4628      	mov	r0, r5
 800921a:	47b8      	blx	r7
 800921c:	3001      	adds	r0, #1
 800921e:	d12a      	bne.n	8009276 <_printf_float+0x216>
 8009220:	e76a      	b.n	80090f8 <_printf_float+0x98>
 8009222:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009226:	f240 80e0 	bls.w	80093ea <_printf_float+0x38a>
 800922a:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800922e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009232:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009236:	d133      	bne.n	80092a0 <_printf_float+0x240>
 8009238:	4a37      	ldr	r2, [pc, #220]	; (8009318 <_printf_float+0x2b8>)
 800923a:	2301      	movs	r3, #1
 800923c:	4631      	mov	r1, r6
 800923e:	4628      	mov	r0, r5
 8009240:	47b8      	blx	r7
 8009242:	3001      	adds	r0, #1
 8009244:	f43f af58 	beq.w	80090f8 <_printf_float+0x98>
 8009248:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800924c:	429a      	cmp	r2, r3
 800924e:	db02      	blt.n	8009256 <_printf_float+0x1f6>
 8009250:	6823      	ldr	r3, [r4, #0]
 8009252:	07d8      	lsls	r0, r3, #31
 8009254:	d50f      	bpl.n	8009276 <_printf_float+0x216>
 8009256:	4653      	mov	r3, sl
 8009258:	465a      	mov	r2, fp
 800925a:	4631      	mov	r1, r6
 800925c:	4628      	mov	r0, r5
 800925e:	47b8      	blx	r7
 8009260:	3001      	adds	r0, #1
 8009262:	f43f af49 	beq.w	80090f8 <_printf_float+0x98>
 8009266:	f04f 0800 	mov.w	r8, #0
 800926a:	f104 091a 	add.w	r9, r4, #26
 800926e:	9b08      	ldr	r3, [sp, #32]
 8009270:	3b01      	subs	r3, #1
 8009272:	4543      	cmp	r3, r8
 8009274:	dc09      	bgt.n	800928a <_printf_float+0x22a>
 8009276:	6823      	ldr	r3, [r4, #0]
 8009278:	079b      	lsls	r3, r3, #30
 800927a:	f100 8106 	bmi.w	800948a <_printf_float+0x42a>
 800927e:	68e0      	ldr	r0, [r4, #12]
 8009280:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009282:	4298      	cmp	r0, r3
 8009284:	bfb8      	it	lt
 8009286:	4618      	movlt	r0, r3
 8009288:	e738      	b.n	80090fc <_printf_float+0x9c>
 800928a:	2301      	movs	r3, #1
 800928c:	464a      	mov	r2, r9
 800928e:	4631      	mov	r1, r6
 8009290:	4628      	mov	r0, r5
 8009292:	47b8      	blx	r7
 8009294:	3001      	adds	r0, #1
 8009296:	f43f af2f 	beq.w	80090f8 <_printf_float+0x98>
 800929a:	f108 0801 	add.w	r8, r8, #1
 800929e:	e7e6      	b.n	800926e <_printf_float+0x20e>
 80092a0:	9b07      	ldr	r3, [sp, #28]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	dc3a      	bgt.n	800931c <_printf_float+0x2bc>
 80092a6:	4a1c      	ldr	r2, [pc, #112]	; (8009318 <_printf_float+0x2b8>)
 80092a8:	2301      	movs	r3, #1
 80092aa:	4631      	mov	r1, r6
 80092ac:	4628      	mov	r0, r5
 80092ae:	47b8      	blx	r7
 80092b0:	3001      	adds	r0, #1
 80092b2:	f43f af21 	beq.w	80090f8 <_printf_float+0x98>
 80092b6:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80092ba:	4313      	orrs	r3, r2
 80092bc:	d102      	bne.n	80092c4 <_printf_float+0x264>
 80092be:	6823      	ldr	r3, [r4, #0]
 80092c0:	07d9      	lsls	r1, r3, #31
 80092c2:	d5d8      	bpl.n	8009276 <_printf_float+0x216>
 80092c4:	4653      	mov	r3, sl
 80092c6:	465a      	mov	r2, fp
 80092c8:	4631      	mov	r1, r6
 80092ca:	4628      	mov	r0, r5
 80092cc:	47b8      	blx	r7
 80092ce:	3001      	adds	r0, #1
 80092d0:	f43f af12 	beq.w	80090f8 <_printf_float+0x98>
 80092d4:	f04f 0900 	mov.w	r9, #0
 80092d8:	f104 0a1a 	add.w	sl, r4, #26
 80092dc:	9b07      	ldr	r3, [sp, #28]
 80092de:	425b      	negs	r3, r3
 80092e0:	454b      	cmp	r3, r9
 80092e2:	dc01      	bgt.n	80092e8 <_printf_float+0x288>
 80092e4:	9b08      	ldr	r3, [sp, #32]
 80092e6:	e795      	b.n	8009214 <_printf_float+0x1b4>
 80092e8:	2301      	movs	r3, #1
 80092ea:	4652      	mov	r2, sl
 80092ec:	4631      	mov	r1, r6
 80092ee:	4628      	mov	r0, r5
 80092f0:	47b8      	blx	r7
 80092f2:	3001      	adds	r0, #1
 80092f4:	f43f af00 	beq.w	80090f8 <_printf_float+0x98>
 80092f8:	f109 0901 	add.w	r9, r9, #1
 80092fc:	e7ee      	b.n	80092dc <_printf_float+0x27c>
 80092fe:	bf00      	nop
 8009300:	ffffffff 	.word	0xffffffff
 8009304:	7fefffff 	.word	0x7fefffff
 8009308:	0800be4c 	.word	0x0800be4c
 800930c:	0800be50 	.word	0x0800be50
 8009310:	0800be54 	.word	0x0800be54
 8009314:	0800be58 	.word	0x0800be58
 8009318:	0800be5c 	.word	0x0800be5c
 800931c:	9a08      	ldr	r2, [sp, #32]
 800931e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009320:	429a      	cmp	r2, r3
 8009322:	bfa8      	it	ge
 8009324:	461a      	movge	r2, r3
 8009326:	2a00      	cmp	r2, #0
 8009328:	4691      	mov	r9, r2
 800932a:	dc38      	bgt.n	800939e <_printf_float+0x33e>
 800932c:	2300      	movs	r3, #0
 800932e:	9305      	str	r3, [sp, #20]
 8009330:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009334:	f104 021a 	add.w	r2, r4, #26
 8009338:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800933a:	9905      	ldr	r1, [sp, #20]
 800933c:	9304      	str	r3, [sp, #16]
 800933e:	eba3 0309 	sub.w	r3, r3, r9
 8009342:	428b      	cmp	r3, r1
 8009344:	dc33      	bgt.n	80093ae <_printf_float+0x34e>
 8009346:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800934a:	429a      	cmp	r2, r3
 800934c:	db3c      	blt.n	80093c8 <_printf_float+0x368>
 800934e:	6823      	ldr	r3, [r4, #0]
 8009350:	07da      	lsls	r2, r3, #31
 8009352:	d439      	bmi.n	80093c8 <_printf_float+0x368>
 8009354:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8009358:	eba2 0903 	sub.w	r9, r2, r3
 800935c:	9b04      	ldr	r3, [sp, #16]
 800935e:	1ad2      	subs	r2, r2, r3
 8009360:	4591      	cmp	r9, r2
 8009362:	bfa8      	it	ge
 8009364:	4691      	movge	r9, r2
 8009366:	f1b9 0f00 	cmp.w	r9, #0
 800936a:	dc35      	bgt.n	80093d8 <_printf_float+0x378>
 800936c:	f04f 0800 	mov.w	r8, #0
 8009370:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009374:	f104 0a1a 	add.w	sl, r4, #26
 8009378:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800937c:	1a9b      	subs	r3, r3, r2
 800937e:	eba3 0309 	sub.w	r3, r3, r9
 8009382:	4543      	cmp	r3, r8
 8009384:	f77f af77 	ble.w	8009276 <_printf_float+0x216>
 8009388:	2301      	movs	r3, #1
 800938a:	4652      	mov	r2, sl
 800938c:	4631      	mov	r1, r6
 800938e:	4628      	mov	r0, r5
 8009390:	47b8      	blx	r7
 8009392:	3001      	adds	r0, #1
 8009394:	f43f aeb0 	beq.w	80090f8 <_printf_float+0x98>
 8009398:	f108 0801 	add.w	r8, r8, #1
 800939c:	e7ec      	b.n	8009378 <_printf_float+0x318>
 800939e:	4613      	mov	r3, r2
 80093a0:	4631      	mov	r1, r6
 80093a2:	4642      	mov	r2, r8
 80093a4:	4628      	mov	r0, r5
 80093a6:	47b8      	blx	r7
 80093a8:	3001      	adds	r0, #1
 80093aa:	d1bf      	bne.n	800932c <_printf_float+0x2cc>
 80093ac:	e6a4      	b.n	80090f8 <_printf_float+0x98>
 80093ae:	2301      	movs	r3, #1
 80093b0:	4631      	mov	r1, r6
 80093b2:	4628      	mov	r0, r5
 80093b4:	9204      	str	r2, [sp, #16]
 80093b6:	47b8      	blx	r7
 80093b8:	3001      	adds	r0, #1
 80093ba:	f43f ae9d 	beq.w	80090f8 <_printf_float+0x98>
 80093be:	9b05      	ldr	r3, [sp, #20]
 80093c0:	9a04      	ldr	r2, [sp, #16]
 80093c2:	3301      	adds	r3, #1
 80093c4:	9305      	str	r3, [sp, #20]
 80093c6:	e7b7      	b.n	8009338 <_printf_float+0x2d8>
 80093c8:	4653      	mov	r3, sl
 80093ca:	465a      	mov	r2, fp
 80093cc:	4631      	mov	r1, r6
 80093ce:	4628      	mov	r0, r5
 80093d0:	47b8      	blx	r7
 80093d2:	3001      	adds	r0, #1
 80093d4:	d1be      	bne.n	8009354 <_printf_float+0x2f4>
 80093d6:	e68f      	b.n	80090f8 <_printf_float+0x98>
 80093d8:	9a04      	ldr	r2, [sp, #16]
 80093da:	464b      	mov	r3, r9
 80093dc:	4442      	add	r2, r8
 80093de:	4631      	mov	r1, r6
 80093e0:	4628      	mov	r0, r5
 80093e2:	47b8      	blx	r7
 80093e4:	3001      	adds	r0, #1
 80093e6:	d1c1      	bne.n	800936c <_printf_float+0x30c>
 80093e8:	e686      	b.n	80090f8 <_printf_float+0x98>
 80093ea:	9a08      	ldr	r2, [sp, #32]
 80093ec:	2a01      	cmp	r2, #1
 80093ee:	dc01      	bgt.n	80093f4 <_printf_float+0x394>
 80093f0:	07db      	lsls	r3, r3, #31
 80093f2:	d537      	bpl.n	8009464 <_printf_float+0x404>
 80093f4:	2301      	movs	r3, #1
 80093f6:	4642      	mov	r2, r8
 80093f8:	4631      	mov	r1, r6
 80093fa:	4628      	mov	r0, r5
 80093fc:	47b8      	blx	r7
 80093fe:	3001      	adds	r0, #1
 8009400:	f43f ae7a 	beq.w	80090f8 <_printf_float+0x98>
 8009404:	4653      	mov	r3, sl
 8009406:	465a      	mov	r2, fp
 8009408:	4631      	mov	r1, r6
 800940a:	4628      	mov	r0, r5
 800940c:	47b8      	blx	r7
 800940e:	3001      	adds	r0, #1
 8009410:	f43f ae72 	beq.w	80090f8 <_printf_float+0x98>
 8009414:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8009418:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800941c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009420:	9b08      	ldr	r3, [sp, #32]
 8009422:	d01a      	beq.n	800945a <_printf_float+0x3fa>
 8009424:	3b01      	subs	r3, #1
 8009426:	f108 0201 	add.w	r2, r8, #1
 800942a:	4631      	mov	r1, r6
 800942c:	4628      	mov	r0, r5
 800942e:	47b8      	blx	r7
 8009430:	3001      	adds	r0, #1
 8009432:	d10e      	bne.n	8009452 <_printf_float+0x3f2>
 8009434:	e660      	b.n	80090f8 <_printf_float+0x98>
 8009436:	2301      	movs	r3, #1
 8009438:	464a      	mov	r2, r9
 800943a:	4631      	mov	r1, r6
 800943c:	4628      	mov	r0, r5
 800943e:	47b8      	blx	r7
 8009440:	3001      	adds	r0, #1
 8009442:	f43f ae59 	beq.w	80090f8 <_printf_float+0x98>
 8009446:	f108 0801 	add.w	r8, r8, #1
 800944a:	9b08      	ldr	r3, [sp, #32]
 800944c:	3b01      	subs	r3, #1
 800944e:	4543      	cmp	r3, r8
 8009450:	dcf1      	bgt.n	8009436 <_printf_float+0x3d6>
 8009452:	9b04      	ldr	r3, [sp, #16]
 8009454:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009458:	e6dd      	b.n	8009216 <_printf_float+0x1b6>
 800945a:	f04f 0800 	mov.w	r8, #0
 800945e:	f104 091a 	add.w	r9, r4, #26
 8009462:	e7f2      	b.n	800944a <_printf_float+0x3ea>
 8009464:	2301      	movs	r3, #1
 8009466:	4642      	mov	r2, r8
 8009468:	e7df      	b.n	800942a <_printf_float+0x3ca>
 800946a:	2301      	movs	r3, #1
 800946c:	464a      	mov	r2, r9
 800946e:	4631      	mov	r1, r6
 8009470:	4628      	mov	r0, r5
 8009472:	47b8      	blx	r7
 8009474:	3001      	adds	r0, #1
 8009476:	f43f ae3f 	beq.w	80090f8 <_printf_float+0x98>
 800947a:	f108 0801 	add.w	r8, r8, #1
 800947e:	68e3      	ldr	r3, [r4, #12]
 8009480:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009482:	1a5b      	subs	r3, r3, r1
 8009484:	4543      	cmp	r3, r8
 8009486:	dcf0      	bgt.n	800946a <_printf_float+0x40a>
 8009488:	e6f9      	b.n	800927e <_printf_float+0x21e>
 800948a:	f04f 0800 	mov.w	r8, #0
 800948e:	f104 0919 	add.w	r9, r4, #25
 8009492:	e7f4      	b.n	800947e <_printf_float+0x41e>

08009494 <_printf_common>:
 8009494:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009498:	4616      	mov	r6, r2
 800949a:	4699      	mov	r9, r3
 800949c:	688a      	ldr	r2, [r1, #8]
 800949e:	690b      	ldr	r3, [r1, #16]
 80094a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80094a4:	4293      	cmp	r3, r2
 80094a6:	bfb8      	it	lt
 80094a8:	4613      	movlt	r3, r2
 80094aa:	6033      	str	r3, [r6, #0]
 80094ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80094b0:	4607      	mov	r7, r0
 80094b2:	460c      	mov	r4, r1
 80094b4:	b10a      	cbz	r2, 80094ba <_printf_common+0x26>
 80094b6:	3301      	adds	r3, #1
 80094b8:	6033      	str	r3, [r6, #0]
 80094ba:	6823      	ldr	r3, [r4, #0]
 80094bc:	0699      	lsls	r1, r3, #26
 80094be:	bf42      	ittt	mi
 80094c0:	6833      	ldrmi	r3, [r6, #0]
 80094c2:	3302      	addmi	r3, #2
 80094c4:	6033      	strmi	r3, [r6, #0]
 80094c6:	6825      	ldr	r5, [r4, #0]
 80094c8:	f015 0506 	ands.w	r5, r5, #6
 80094cc:	d106      	bne.n	80094dc <_printf_common+0x48>
 80094ce:	f104 0a19 	add.w	sl, r4, #25
 80094d2:	68e3      	ldr	r3, [r4, #12]
 80094d4:	6832      	ldr	r2, [r6, #0]
 80094d6:	1a9b      	subs	r3, r3, r2
 80094d8:	42ab      	cmp	r3, r5
 80094da:	dc26      	bgt.n	800952a <_printf_common+0x96>
 80094dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80094e0:	1e13      	subs	r3, r2, #0
 80094e2:	6822      	ldr	r2, [r4, #0]
 80094e4:	bf18      	it	ne
 80094e6:	2301      	movne	r3, #1
 80094e8:	0692      	lsls	r2, r2, #26
 80094ea:	d42b      	bmi.n	8009544 <_printf_common+0xb0>
 80094ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80094f0:	4649      	mov	r1, r9
 80094f2:	4638      	mov	r0, r7
 80094f4:	47c0      	blx	r8
 80094f6:	3001      	adds	r0, #1
 80094f8:	d01e      	beq.n	8009538 <_printf_common+0xa4>
 80094fa:	6823      	ldr	r3, [r4, #0]
 80094fc:	6922      	ldr	r2, [r4, #16]
 80094fe:	f003 0306 	and.w	r3, r3, #6
 8009502:	2b04      	cmp	r3, #4
 8009504:	bf02      	ittt	eq
 8009506:	68e5      	ldreq	r5, [r4, #12]
 8009508:	6833      	ldreq	r3, [r6, #0]
 800950a:	1aed      	subeq	r5, r5, r3
 800950c:	68a3      	ldr	r3, [r4, #8]
 800950e:	bf0c      	ite	eq
 8009510:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009514:	2500      	movne	r5, #0
 8009516:	4293      	cmp	r3, r2
 8009518:	bfc4      	itt	gt
 800951a:	1a9b      	subgt	r3, r3, r2
 800951c:	18ed      	addgt	r5, r5, r3
 800951e:	2600      	movs	r6, #0
 8009520:	341a      	adds	r4, #26
 8009522:	42b5      	cmp	r5, r6
 8009524:	d11a      	bne.n	800955c <_printf_common+0xc8>
 8009526:	2000      	movs	r0, #0
 8009528:	e008      	b.n	800953c <_printf_common+0xa8>
 800952a:	2301      	movs	r3, #1
 800952c:	4652      	mov	r2, sl
 800952e:	4649      	mov	r1, r9
 8009530:	4638      	mov	r0, r7
 8009532:	47c0      	blx	r8
 8009534:	3001      	adds	r0, #1
 8009536:	d103      	bne.n	8009540 <_printf_common+0xac>
 8009538:	f04f 30ff 	mov.w	r0, #4294967295
 800953c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009540:	3501      	adds	r5, #1
 8009542:	e7c6      	b.n	80094d2 <_printf_common+0x3e>
 8009544:	18e1      	adds	r1, r4, r3
 8009546:	1c5a      	adds	r2, r3, #1
 8009548:	2030      	movs	r0, #48	; 0x30
 800954a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800954e:	4422      	add	r2, r4
 8009550:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009554:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009558:	3302      	adds	r3, #2
 800955a:	e7c7      	b.n	80094ec <_printf_common+0x58>
 800955c:	2301      	movs	r3, #1
 800955e:	4622      	mov	r2, r4
 8009560:	4649      	mov	r1, r9
 8009562:	4638      	mov	r0, r7
 8009564:	47c0      	blx	r8
 8009566:	3001      	adds	r0, #1
 8009568:	d0e6      	beq.n	8009538 <_printf_common+0xa4>
 800956a:	3601      	adds	r6, #1
 800956c:	e7d9      	b.n	8009522 <_printf_common+0x8e>
	...

08009570 <_printf_i>:
 8009570:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009574:	7e0f      	ldrb	r7, [r1, #24]
 8009576:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009578:	2f78      	cmp	r7, #120	; 0x78
 800957a:	4691      	mov	r9, r2
 800957c:	4680      	mov	r8, r0
 800957e:	460c      	mov	r4, r1
 8009580:	469a      	mov	sl, r3
 8009582:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009586:	d807      	bhi.n	8009598 <_printf_i+0x28>
 8009588:	2f62      	cmp	r7, #98	; 0x62
 800958a:	d80a      	bhi.n	80095a2 <_printf_i+0x32>
 800958c:	2f00      	cmp	r7, #0
 800958e:	f000 80d4 	beq.w	800973a <_printf_i+0x1ca>
 8009592:	2f58      	cmp	r7, #88	; 0x58
 8009594:	f000 80c0 	beq.w	8009718 <_printf_i+0x1a8>
 8009598:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800959c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80095a0:	e03a      	b.n	8009618 <_printf_i+0xa8>
 80095a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80095a6:	2b15      	cmp	r3, #21
 80095a8:	d8f6      	bhi.n	8009598 <_printf_i+0x28>
 80095aa:	a101      	add	r1, pc, #4	; (adr r1, 80095b0 <_printf_i+0x40>)
 80095ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80095b0:	08009609 	.word	0x08009609
 80095b4:	0800961d 	.word	0x0800961d
 80095b8:	08009599 	.word	0x08009599
 80095bc:	08009599 	.word	0x08009599
 80095c0:	08009599 	.word	0x08009599
 80095c4:	08009599 	.word	0x08009599
 80095c8:	0800961d 	.word	0x0800961d
 80095cc:	08009599 	.word	0x08009599
 80095d0:	08009599 	.word	0x08009599
 80095d4:	08009599 	.word	0x08009599
 80095d8:	08009599 	.word	0x08009599
 80095dc:	08009721 	.word	0x08009721
 80095e0:	08009649 	.word	0x08009649
 80095e4:	080096db 	.word	0x080096db
 80095e8:	08009599 	.word	0x08009599
 80095ec:	08009599 	.word	0x08009599
 80095f0:	08009743 	.word	0x08009743
 80095f4:	08009599 	.word	0x08009599
 80095f8:	08009649 	.word	0x08009649
 80095fc:	08009599 	.word	0x08009599
 8009600:	08009599 	.word	0x08009599
 8009604:	080096e3 	.word	0x080096e3
 8009608:	682b      	ldr	r3, [r5, #0]
 800960a:	1d1a      	adds	r2, r3, #4
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	602a      	str	r2, [r5, #0]
 8009610:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009614:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009618:	2301      	movs	r3, #1
 800961a:	e09f      	b.n	800975c <_printf_i+0x1ec>
 800961c:	6820      	ldr	r0, [r4, #0]
 800961e:	682b      	ldr	r3, [r5, #0]
 8009620:	0607      	lsls	r7, r0, #24
 8009622:	f103 0104 	add.w	r1, r3, #4
 8009626:	6029      	str	r1, [r5, #0]
 8009628:	d501      	bpl.n	800962e <_printf_i+0xbe>
 800962a:	681e      	ldr	r6, [r3, #0]
 800962c:	e003      	b.n	8009636 <_printf_i+0xc6>
 800962e:	0646      	lsls	r6, r0, #25
 8009630:	d5fb      	bpl.n	800962a <_printf_i+0xba>
 8009632:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009636:	2e00      	cmp	r6, #0
 8009638:	da03      	bge.n	8009642 <_printf_i+0xd2>
 800963a:	232d      	movs	r3, #45	; 0x2d
 800963c:	4276      	negs	r6, r6
 800963e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009642:	485a      	ldr	r0, [pc, #360]	; (80097ac <_printf_i+0x23c>)
 8009644:	230a      	movs	r3, #10
 8009646:	e012      	b.n	800966e <_printf_i+0xfe>
 8009648:	682b      	ldr	r3, [r5, #0]
 800964a:	6820      	ldr	r0, [r4, #0]
 800964c:	1d19      	adds	r1, r3, #4
 800964e:	6029      	str	r1, [r5, #0]
 8009650:	0605      	lsls	r5, r0, #24
 8009652:	d501      	bpl.n	8009658 <_printf_i+0xe8>
 8009654:	681e      	ldr	r6, [r3, #0]
 8009656:	e002      	b.n	800965e <_printf_i+0xee>
 8009658:	0641      	lsls	r1, r0, #25
 800965a:	d5fb      	bpl.n	8009654 <_printf_i+0xe4>
 800965c:	881e      	ldrh	r6, [r3, #0]
 800965e:	4853      	ldr	r0, [pc, #332]	; (80097ac <_printf_i+0x23c>)
 8009660:	2f6f      	cmp	r7, #111	; 0x6f
 8009662:	bf0c      	ite	eq
 8009664:	2308      	moveq	r3, #8
 8009666:	230a      	movne	r3, #10
 8009668:	2100      	movs	r1, #0
 800966a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800966e:	6865      	ldr	r5, [r4, #4]
 8009670:	60a5      	str	r5, [r4, #8]
 8009672:	2d00      	cmp	r5, #0
 8009674:	bfa2      	ittt	ge
 8009676:	6821      	ldrge	r1, [r4, #0]
 8009678:	f021 0104 	bicge.w	r1, r1, #4
 800967c:	6021      	strge	r1, [r4, #0]
 800967e:	b90e      	cbnz	r6, 8009684 <_printf_i+0x114>
 8009680:	2d00      	cmp	r5, #0
 8009682:	d04b      	beq.n	800971c <_printf_i+0x1ac>
 8009684:	4615      	mov	r5, r2
 8009686:	fbb6 f1f3 	udiv	r1, r6, r3
 800968a:	fb03 6711 	mls	r7, r3, r1, r6
 800968e:	5dc7      	ldrb	r7, [r0, r7]
 8009690:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009694:	4637      	mov	r7, r6
 8009696:	42bb      	cmp	r3, r7
 8009698:	460e      	mov	r6, r1
 800969a:	d9f4      	bls.n	8009686 <_printf_i+0x116>
 800969c:	2b08      	cmp	r3, #8
 800969e:	d10b      	bne.n	80096b8 <_printf_i+0x148>
 80096a0:	6823      	ldr	r3, [r4, #0]
 80096a2:	07de      	lsls	r6, r3, #31
 80096a4:	d508      	bpl.n	80096b8 <_printf_i+0x148>
 80096a6:	6923      	ldr	r3, [r4, #16]
 80096a8:	6861      	ldr	r1, [r4, #4]
 80096aa:	4299      	cmp	r1, r3
 80096ac:	bfde      	ittt	le
 80096ae:	2330      	movle	r3, #48	; 0x30
 80096b0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80096b4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80096b8:	1b52      	subs	r2, r2, r5
 80096ba:	6122      	str	r2, [r4, #16]
 80096bc:	f8cd a000 	str.w	sl, [sp]
 80096c0:	464b      	mov	r3, r9
 80096c2:	aa03      	add	r2, sp, #12
 80096c4:	4621      	mov	r1, r4
 80096c6:	4640      	mov	r0, r8
 80096c8:	f7ff fee4 	bl	8009494 <_printf_common>
 80096cc:	3001      	adds	r0, #1
 80096ce:	d14a      	bne.n	8009766 <_printf_i+0x1f6>
 80096d0:	f04f 30ff 	mov.w	r0, #4294967295
 80096d4:	b004      	add	sp, #16
 80096d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096da:	6823      	ldr	r3, [r4, #0]
 80096dc:	f043 0320 	orr.w	r3, r3, #32
 80096e0:	6023      	str	r3, [r4, #0]
 80096e2:	4833      	ldr	r0, [pc, #204]	; (80097b0 <_printf_i+0x240>)
 80096e4:	2778      	movs	r7, #120	; 0x78
 80096e6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80096ea:	6823      	ldr	r3, [r4, #0]
 80096ec:	6829      	ldr	r1, [r5, #0]
 80096ee:	061f      	lsls	r7, r3, #24
 80096f0:	f851 6b04 	ldr.w	r6, [r1], #4
 80096f4:	d402      	bmi.n	80096fc <_printf_i+0x18c>
 80096f6:	065f      	lsls	r7, r3, #25
 80096f8:	bf48      	it	mi
 80096fa:	b2b6      	uxthmi	r6, r6
 80096fc:	07df      	lsls	r7, r3, #31
 80096fe:	bf48      	it	mi
 8009700:	f043 0320 	orrmi.w	r3, r3, #32
 8009704:	6029      	str	r1, [r5, #0]
 8009706:	bf48      	it	mi
 8009708:	6023      	strmi	r3, [r4, #0]
 800970a:	b91e      	cbnz	r6, 8009714 <_printf_i+0x1a4>
 800970c:	6823      	ldr	r3, [r4, #0]
 800970e:	f023 0320 	bic.w	r3, r3, #32
 8009712:	6023      	str	r3, [r4, #0]
 8009714:	2310      	movs	r3, #16
 8009716:	e7a7      	b.n	8009668 <_printf_i+0xf8>
 8009718:	4824      	ldr	r0, [pc, #144]	; (80097ac <_printf_i+0x23c>)
 800971a:	e7e4      	b.n	80096e6 <_printf_i+0x176>
 800971c:	4615      	mov	r5, r2
 800971e:	e7bd      	b.n	800969c <_printf_i+0x12c>
 8009720:	682b      	ldr	r3, [r5, #0]
 8009722:	6826      	ldr	r6, [r4, #0]
 8009724:	6961      	ldr	r1, [r4, #20]
 8009726:	1d18      	adds	r0, r3, #4
 8009728:	6028      	str	r0, [r5, #0]
 800972a:	0635      	lsls	r5, r6, #24
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	d501      	bpl.n	8009734 <_printf_i+0x1c4>
 8009730:	6019      	str	r1, [r3, #0]
 8009732:	e002      	b.n	800973a <_printf_i+0x1ca>
 8009734:	0670      	lsls	r0, r6, #25
 8009736:	d5fb      	bpl.n	8009730 <_printf_i+0x1c0>
 8009738:	8019      	strh	r1, [r3, #0]
 800973a:	2300      	movs	r3, #0
 800973c:	6123      	str	r3, [r4, #16]
 800973e:	4615      	mov	r5, r2
 8009740:	e7bc      	b.n	80096bc <_printf_i+0x14c>
 8009742:	682b      	ldr	r3, [r5, #0]
 8009744:	1d1a      	adds	r2, r3, #4
 8009746:	602a      	str	r2, [r5, #0]
 8009748:	681d      	ldr	r5, [r3, #0]
 800974a:	6862      	ldr	r2, [r4, #4]
 800974c:	2100      	movs	r1, #0
 800974e:	4628      	mov	r0, r5
 8009750:	f7f6 fd76 	bl	8000240 <memchr>
 8009754:	b108      	cbz	r0, 800975a <_printf_i+0x1ea>
 8009756:	1b40      	subs	r0, r0, r5
 8009758:	6060      	str	r0, [r4, #4]
 800975a:	6863      	ldr	r3, [r4, #4]
 800975c:	6123      	str	r3, [r4, #16]
 800975e:	2300      	movs	r3, #0
 8009760:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009764:	e7aa      	b.n	80096bc <_printf_i+0x14c>
 8009766:	6923      	ldr	r3, [r4, #16]
 8009768:	462a      	mov	r2, r5
 800976a:	4649      	mov	r1, r9
 800976c:	4640      	mov	r0, r8
 800976e:	47d0      	blx	sl
 8009770:	3001      	adds	r0, #1
 8009772:	d0ad      	beq.n	80096d0 <_printf_i+0x160>
 8009774:	6823      	ldr	r3, [r4, #0]
 8009776:	079b      	lsls	r3, r3, #30
 8009778:	d413      	bmi.n	80097a2 <_printf_i+0x232>
 800977a:	68e0      	ldr	r0, [r4, #12]
 800977c:	9b03      	ldr	r3, [sp, #12]
 800977e:	4298      	cmp	r0, r3
 8009780:	bfb8      	it	lt
 8009782:	4618      	movlt	r0, r3
 8009784:	e7a6      	b.n	80096d4 <_printf_i+0x164>
 8009786:	2301      	movs	r3, #1
 8009788:	4632      	mov	r2, r6
 800978a:	4649      	mov	r1, r9
 800978c:	4640      	mov	r0, r8
 800978e:	47d0      	blx	sl
 8009790:	3001      	adds	r0, #1
 8009792:	d09d      	beq.n	80096d0 <_printf_i+0x160>
 8009794:	3501      	adds	r5, #1
 8009796:	68e3      	ldr	r3, [r4, #12]
 8009798:	9903      	ldr	r1, [sp, #12]
 800979a:	1a5b      	subs	r3, r3, r1
 800979c:	42ab      	cmp	r3, r5
 800979e:	dcf2      	bgt.n	8009786 <_printf_i+0x216>
 80097a0:	e7eb      	b.n	800977a <_printf_i+0x20a>
 80097a2:	2500      	movs	r5, #0
 80097a4:	f104 0619 	add.w	r6, r4, #25
 80097a8:	e7f5      	b.n	8009796 <_printf_i+0x226>
 80097aa:	bf00      	nop
 80097ac:	0800be5e 	.word	0x0800be5e
 80097b0:	0800be6f 	.word	0x0800be6f

080097b4 <std>:
 80097b4:	2300      	movs	r3, #0
 80097b6:	b510      	push	{r4, lr}
 80097b8:	4604      	mov	r4, r0
 80097ba:	e9c0 3300 	strd	r3, r3, [r0]
 80097be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80097c2:	6083      	str	r3, [r0, #8]
 80097c4:	8181      	strh	r1, [r0, #12]
 80097c6:	6643      	str	r3, [r0, #100]	; 0x64
 80097c8:	81c2      	strh	r2, [r0, #14]
 80097ca:	6183      	str	r3, [r0, #24]
 80097cc:	4619      	mov	r1, r3
 80097ce:	2208      	movs	r2, #8
 80097d0:	305c      	adds	r0, #92	; 0x5c
 80097d2:	f000 f914 	bl	80099fe <memset>
 80097d6:	4b0d      	ldr	r3, [pc, #52]	; (800980c <std+0x58>)
 80097d8:	6263      	str	r3, [r4, #36]	; 0x24
 80097da:	4b0d      	ldr	r3, [pc, #52]	; (8009810 <std+0x5c>)
 80097dc:	62a3      	str	r3, [r4, #40]	; 0x28
 80097de:	4b0d      	ldr	r3, [pc, #52]	; (8009814 <std+0x60>)
 80097e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80097e2:	4b0d      	ldr	r3, [pc, #52]	; (8009818 <std+0x64>)
 80097e4:	6323      	str	r3, [r4, #48]	; 0x30
 80097e6:	4b0d      	ldr	r3, [pc, #52]	; (800981c <std+0x68>)
 80097e8:	6224      	str	r4, [r4, #32]
 80097ea:	429c      	cmp	r4, r3
 80097ec:	d006      	beq.n	80097fc <std+0x48>
 80097ee:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80097f2:	4294      	cmp	r4, r2
 80097f4:	d002      	beq.n	80097fc <std+0x48>
 80097f6:	33d0      	adds	r3, #208	; 0xd0
 80097f8:	429c      	cmp	r4, r3
 80097fa:	d105      	bne.n	8009808 <std+0x54>
 80097fc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009800:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009804:	f000 b9ce 	b.w	8009ba4 <__retarget_lock_init_recursive>
 8009808:	bd10      	pop	{r4, pc}
 800980a:	bf00      	nop
 800980c:	08009979 	.word	0x08009979
 8009810:	0800999b 	.word	0x0800999b
 8009814:	080099d3 	.word	0x080099d3
 8009818:	080099f7 	.word	0x080099f7
 800981c:	200052b8 	.word	0x200052b8

08009820 <stdio_exit_handler>:
 8009820:	4a02      	ldr	r2, [pc, #8]	; (800982c <stdio_exit_handler+0xc>)
 8009822:	4903      	ldr	r1, [pc, #12]	; (8009830 <stdio_exit_handler+0x10>)
 8009824:	4803      	ldr	r0, [pc, #12]	; (8009834 <stdio_exit_handler+0x14>)
 8009826:	f000 b869 	b.w	80098fc <_fwalk_sglue>
 800982a:	bf00      	nop
 800982c:	20000024 	.word	0x20000024
 8009830:	0800b465 	.word	0x0800b465
 8009834:	20000030 	.word	0x20000030

08009838 <cleanup_stdio>:
 8009838:	6841      	ldr	r1, [r0, #4]
 800983a:	4b0c      	ldr	r3, [pc, #48]	; (800986c <cleanup_stdio+0x34>)
 800983c:	4299      	cmp	r1, r3
 800983e:	b510      	push	{r4, lr}
 8009840:	4604      	mov	r4, r0
 8009842:	d001      	beq.n	8009848 <cleanup_stdio+0x10>
 8009844:	f001 fe0e 	bl	800b464 <_fflush_r>
 8009848:	68a1      	ldr	r1, [r4, #8]
 800984a:	4b09      	ldr	r3, [pc, #36]	; (8009870 <cleanup_stdio+0x38>)
 800984c:	4299      	cmp	r1, r3
 800984e:	d002      	beq.n	8009856 <cleanup_stdio+0x1e>
 8009850:	4620      	mov	r0, r4
 8009852:	f001 fe07 	bl	800b464 <_fflush_r>
 8009856:	68e1      	ldr	r1, [r4, #12]
 8009858:	4b06      	ldr	r3, [pc, #24]	; (8009874 <cleanup_stdio+0x3c>)
 800985a:	4299      	cmp	r1, r3
 800985c:	d004      	beq.n	8009868 <cleanup_stdio+0x30>
 800985e:	4620      	mov	r0, r4
 8009860:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009864:	f001 bdfe 	b.w	800b464 <_fflush_r>
 8009868:	bd10      	pop	{r4, pc}
 800986a:	bf00      	nop
 800986c:	200052b8 	.word	0x200052b8
 8009870:	20005320 	.word	0x20005320
 8009874:	20005388 	.word	0x20005388

08009878 <global_stdio_init.part.0>:
 8009878:	b510      	push	{r4, lr}
 800987a:	4b0b      	ldr	r3, [pc, #44]	; (80098a8 <global_stdio_init.part.0+0x30>)
 800987c:	4c0b      	ldr	r4, [pc, #44]	; (80098ac <global_stdio_init.part.0+0x34>)
 800987e:	4a0c      	ldr	r2, [pc, #48]	; (80098b0 <global_stdio_init.part.0+0x38>)
 8009880:	601a      	str	r2, [r3, #0]
 8009882:	4620      	mov	r0, r4
 8009884:	2200      	movs	r2, #0
 8009886:	2104      	movs	r1, #4
 8009888:	f7ff ff94 	bl	80097b4 <std>
 800988c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009890:	2201      	movs	r2, #1
 8009892:	2109      	movs	r1, #9
 8009894:	f7ff ff8e 	bl	80097b4 <std>
 8009898:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800989c:	2202      	movs	r2, #2
 800989e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098a2:	2112      	movs	r1, #18
 80098a4:	f7ff bf86 	b.w	80097b4 <std>
 80098a8:	200053f0 	.word	0x200053f0
 80098ac:	200052b8 	.word	0x200052b8
 80098b0:	08009821 	.word	0x08009821

080098b4 <__sfp_lock_acquire>:
 80098b4:	4801      	ldr	r0, [pc, #4]	; (80098bc <__sfp_lock_acquire+0x8>)
 80098b6:	f000 b976 	b.w	8009ba6 <__retarget_lock_acquire_recursive>
 80098ba:	bf00      	nop
 80098bc:	200053f9 	.word	0x200053f9

080098c0 <__sfp_lock_release>:
 80098c0:	4801      	ldr	r0, [pc, #4]	; (80098c8 <__sfp_lock_release+0x8>)
 80098c2:	f000 b971 	b.w	8009ba8 <__retarget_lock_release_recursive>
 80098c6:	bf00      	nop
 80098c8:	200053f9 	.word	0x200053f9

080098cc <__sinit>:
 80098cc:	b510      	push	{r4, lr}
 80098ce:	4604      	mov	r4, r0
 80098d0:	f7ff fff0 	bl	80098b4 <__sfp_lock_acquire>
 80098d4:	6a23      	ldr	r3, [r4, #32]
 80098d6:	b11b      	cbz	r3, 80098e0 <__sinit+0x14>
 80098d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098dc:	f7ff bff0 	b.w	80098c0 <__sfp_lock_release>
 80098e0:	4b04      	ldr	r3, [pc, #16]	; (80098f4 <__sinit+0x28>)
 80098e2:	6223      	str	r3, [r4, #32]
 80098e4:	4b04      	ldr	r3, [pc, #16]	; (80098f8 <__sinit+0x2c>)
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d1f5      	bne.n	80098d8 <__sinit+0xc>
 80098ec:	f7ff ffc4 	bl	8009878 <global_stdio_init.part.0>
 80098f0:	e7f2      	b.n	80098d8 <__sinit+0xc>
 80098f2:	bf00      	nop
 80098f4:	08009839 	.word	0x08009839
 80098f8:	200053f0 	.word	0x200053f0

080098fc <_fwalk_sglue>:
 80098fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009900:	4607      	mov	r7, r0
 8009902:	4688      	mov	r8, r1
 8009904:	4614      	mov	r4, r2
 8009906:	2600      	movs	r6, #0
 8009908:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800990c:	f1b9 0901 	subs.w	r9, r9, #1
 8009910:	d505      	bpl.n	800991e <_fwalk_sglue+0x22>
 8009912:	6824      	ldr	r4, [r4, #0]
 8009914:	2c00      	cmp	r4, #0
 8009916:	d1f7      	bne.n	8009908 <_fwalk_sglue+0xc>
 8009918:	4630      	mov	r0, r6
 800991a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800991e:	89ab      	ldrh	r3, [r5, #12]
 8009920:	2b01      	cmp	r3, #1
 8009922:	d907      	bls.n	8009934 <_fwalk_sglue+0x38>
 8009924:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009928:	3301      	adds	r3, #1
 800992a:	d003      	beq.n	8009934 <_fwalk_sglue+0x38>
 800992c:	4629      	mov	r1, r5
 800992e:	4638      	mov	r0, r7
 8009930:	47c0      	blx	r8
 8009932:	4306      	orrs	r6, r0
 8009934:	3568      	adds	r5, #104	; 0x68
 8009936:	e7e9      	b.n	800990c <_fwalk_sglue+0x10>

08009938 <siprintf>:
 8009938:	b40e      	push	{r1, r2, r3}
 800993a:	b500      	push	{lr}
 800993c:	b09c      	sub	sp, #112	; 0x70
 800993e:	ab1d      	add	r3, sp, #116	; 0x74
 8009940:	9002      	str	r0, [sp, #8]
 8009942:	9006      	str	r0, [sp, #24]
 8009944:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009948:	4809      	ldr	r0, [pc, #36]	; (8009970 <siprintf+0x38>)
 800994a:	9107      	str	r1, [sp, #28]
 800994c:	9104      	str	r1, [sp, #16]
 800994e:	4909      	ldr	r1, [pc, #36]	; (8009974 <siprintf+0x3c>)
 8009950:	f853 2b04 	ldr.w	r2, [r3], #4
 8009954:	9105      	str	r1, [sp, #20]
 8009956:	6800      	ldr	r0, [r0, #0]
 8009958:	9301      	str	r3, [sp, #4]
 800995a:	a902      	add	r1, sp, #8
 800995c:	f001 fbfe 	bl	800b15c <_svfiprintf_r>
 8009960:	9b02      	ldr	r3, [sp, #8]
 8009962:	2200      	movs	r2, #0
 8009964:	701a      	strb	r2, [r3, #0]
 8009966:	b01c      	add	sp, #112	; 0x70
 8009968:	f85d eb04 	ldr.w	lr, [sp], #4
 800996c:	b003      	add	sp, #12
 800996e:	4770      	bx	lr
 8009970:	2000007c 	.word	0x2000007c
 8009974:	ffff0208 	.word	0xffff0208

08009978 <__sread>:
 8009978:	b510      	push	{r4, lr}
 800997a:	460c      	mov	r4, r1
 800997c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009980:	f000 f8c2 	bl	8009b08 <_read_r>
 8009984:	2800      	cmp	r0, #0
 8009986:	bfab      	itete	ge
 8009988:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800998a:	89a3      	ldrhlt	r3, [r4, #12]
 800998c:	181b      	addge	r3, r3, r0
 800998e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009992:	bfac      	ite	ge
 8009994:	6563      	strge	r3, [r4, #84]	; 0x54
 8009996:	81a3      	strhlt	r3, [r4, #12]
 8009998:	bd10      	pop	{r4, pc}

0800999a <__swrite>:
 800999a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800999e:	461f      	mov	r7, r3
 80099a0:	898b      	ldrh	r3, [r1, #12]
 80099a2:	05db      	lsls	r3, r3, #23
 80099a4:	4605      	mov	r5, r0
 80099a6:	460c      	mov	r4, r1
 80099a8:	4616      	mov	r6, r2
 80099aa:	d505      	bpl.n	80099b8 <__swrite+0x1e>
 80099ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099b0:	2302      	movs	r3, #2
 80099b2:	2200      	movs	r2, #0
 80099b4:	f000 f896 	bl	8009ae4 <_lseek_r>
 80099b8:	89a3      	ldrh	r3, [r4, #12]
 80099ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80099be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80099c2:	81a3      	strh	r3, [r4, #12]
 80099c4:	4632      	mov	r2, r6
 80099c6:	463b      	mov	r3, r7
 80099c8:	4628      	mov	r0, r5
 80099ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80099ce:	f000 b8ad 	b.w	8009b2c <_write_r>

080099d2 <__sseek>:
 80099d2:	b510      	push	{r4, lr}
 80099d4:	460c      	mov	r4, r1
 80099d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099da:	f000 f883 	bl	8009ae4 <_lseek_r>
 80099de:	1c43      	adds	r3, r0, #1
 80099e0:	89a3      	ldrh	r3, [r4, #12]
 80099e2:	bf15      	itete	ne
 80099e4:	6560      	strne	r0, [r4, #84]	; 0x54
 80099e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80099ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80099ee:	81a3      	strheq	r3, [r4, #12]
 80099f0:	bf18      	it	ne
 80099f2:	81a3      	strhne	r3, [r4, #12]
 80099f4:	bd10      	pop	{r4, pc}

080099f6 <__sclose>:
 80099f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099fa:	f000 b80d 	b.w	8009a18 <_close_r>

080099fe <memset>:
 80099fe:	4402      	add	r2, r0
 8009a00:	4603      	mov	r3, r0
 8009a02:	4293      	cmp	r3, r2
 8009a04:	d100      	bne.n	8009a08 <memset+0xa>
 8009a06:	4770      	bx	lr
 8009a08:	f803 1b01 	strb.w	r1, [r3], #1
 8009a0c:	e7f9      	b.n	8009a02 <memset+0x4>
	...

08009a10 <_localeconv_r>:
 8009a10:	4800      	ldr	r0, [pc, #0]	; (8009a14 <_localeconv_r+0x4>)
 8009a12:	4770      	bx	lr
 8009a14:	20000170 	.word	0x20000170

08009a18 <_close_r>:
 8009a18:	b538      	push	{r3, r4, r5, lr}
 8009a1a:	4d06      	ldr	r5, [pc, #24]	; (8009a34 <_close_r+0x1c>)
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	4604      	mov	r4, r0
 8009a20:	4608      	mov	r0, r1
 8009a22:	602b      	str	r3, [r5, #0]
 8009a24:	f7f7 ff2f 	bl	8001886 <_close>
 8009a28:	1c43      	adds	r3, r0, #1
 8009a2a:	d102      	bne.n	8009a32 <_close_r+0x1a>
 8009a2c:	682b      	ldr	r3, [r5, #0]
 8009a2e:	b103      	cbz	r3, 8009a32 <_close_r+0x1a>
 8009a30:	6023      	str	r3, [r4, #0]
 8009a32:	bd38      	pop	{r3, r4, r5, pc}
 8009a34:	200053f4 	.word	0x200053f4

08009a38 <_reclaim_reent>:
 8009a38:	4b29      	ldr	r3, [pc, #164]	; (8009ae0 <_reclaim_reent+0xa8>)
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	4283      	cmp	r3, r0
 8009a3e:	b570      	push	{r4, r5, r6, lr}
 8009a40:	4604      	mov	r4, r0
 8009a42:	d04b      	beq.n	8009adc <_reclaim_reent+0xa4>
 8009a44:	69c3      	ldr	r3, [r0, #28]
 8009a46:	b143      	cbz	r3, 8009a5a <_reclaim_reent+0x22>
 8009a48:	68db      	ldr	r3, [r3, #12]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d144      	bne.n	8009ad8 <_reclaim_reent+0xa0>
 8009a4e:	69e3      	ldr	r3, [r4, #28]
 8009a50:	6819      	ldr	r1, [r3, #0]
 8009a52:	b111      	cbz	r1, 8009a5a <_reclaim_reent+0x22>
 8009a54:	4620      	mov	r0, r4
 8009a56:	f000 feab 	bl	800a7b0 <_free_r>
 8009a5a:	6961      	ldr	r1, [r4, #20]
 8009a5c:	b111      	cbz	r1, 8009a64 <_reclaim_reent+0x2c>
 8009a5e:	4620      	mov	r0, r4
 8009a60:	f000 fea6 	bl	800a7b0 <_free_r>
 8009a64:	69e1      	ldr	r1, [r4, #28]
 8009a66:	b111      	cbz	r1, 8009a6e <_reclaim_reent+0x36>
 8009a68:	4620      	mov	r0, r4
 8009a6a:	f000 fea1 	bl	800a7b0 <_free_r>
 8009a6e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8009a70:	b111      	cbz	r1, 8009a78 <_reclaim_reent+0x40>
 8009a72:	4620      	mov	r0, r4
 8009a74:	f000 fe9c 	bl	800a7b0 <_free_r>
 8009a78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009a7a:	b111      	cbz	r1, 8009a82 <_reclaim_reent+0x4a>
 8009a7c:	4620      	mov	r0, r4
 8009a7e:	f000 fe97 	bl	800a7b0 <_free_r>
 8009a82:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009a84:	b111      	cbz	r1, 8009a8c <_reclaim_reent+0x54>
 8009a86:	4620      	mov	r0, r4
 8009a88:	f000 fe92 	bl	800a7b0 <_free_r>
 8009a8c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8009a8e:	b111      	cbz	r1, 8009a96 <_reclaim_reent+0x5e>
 8009a90:	4620      	mov	r0, r4
 8009a92:	f000 fe8d 	bl	800a7b0 <_free_r>
 8009a96:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8009a98:	b111      	cbz	r1, 8009aa0 <_reclaim_reent+0x68>
 8009a9a:	4620      	mov	r0, r4
 8009a9c:	f000 fe88 	bl	800a7b0 <_free_r>
 8009aa0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8009aa2:	b111      	cbz	r1, 8009aaa <_reclaim_reent+0x72>
 8009aa4:	4620      	mov	r0, r4
 8009aa6:	f000 fe83 	bl	800a7b0 <_free_r>
 8009aaa:	6a23      	ldr	r3, [r4, #32]
 8009aac:	b1b3      	cbz	r3, 8009adc <_reclaim_reent+0xa4>
 8009aae:	4620      	mov	r0, r4
 8009ab0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009ab4:	4718      	bx	r3
 8009ab6:	5949      	ldr	r1, [r1, r5]
 8009ab8:	b941      	cbnz	r1, 8009acc <_reclaim_reent+0x94>
 8009aba:	3504      	adds	r5, #4
 8009abc:	69e3      	ldr	r3, [r4, #28]
 8009abe:	2d80      	cmp	r5, #128	; 0x80
 8009ac0:	68d9      	ldr	r1, [r3, #12]
 8009ac2:	d1f8      	bne.n	8009ab6 <_reclaim_reent+0x7e>
 8009ac4:	4620      	mov	r0, r4
 8009ac6:	f000 fe73 	bl	800a7b0 <_free_r>
 8009aca:	e7c0      	b.n	8009a4e <_reclaim_reent+0x16>
 8009acc:	680e      	ldr	r6, [r1, #0]
 8009ace:	4620      	mov	r0, r4
 8009ad0:	f000 fe6e 	bl	800a7b0 <_free_r>
 8009ad4:	4631      	mov	r1, r6
 8009ad6:	e7ef      	b.n	8009ab8 <_reclaim_reent+0x80>
 8009ad8:	2500      	movs	r5, #0
 8009ada:	e7ef      	b.n	8009abc <_reclaim_reent+0x84>
 8009adc:	bd70      	pop	{r4, r5, r6, pc}
 8009ade:	bf00      	nop
 8009ae0:	2000007c 	.word	0x2000007c

08009ae4 <_lseek_r>:
 8009ae4:	b538      	push	{r3, r4, r5, lr}
 8009ae6:	4d07      	ldr	r5, [pc, #28]	; (8009b04 <_lseek_r+0x20>)
 8009ae8:	4604      	mov	r4, r0
 8009aea:	4608      	mov	r0, r1
 8009aec:	4611      	mov	r1, r2
 8009aee:	2200      	movs	r2, #0
 8009af0:	602a      	str	r2, [r5, #0]
 8009af2:	461a      	mov	r2, r3
 8009af4:	f7f7 feee 	bl	80018d4 <_lseek>
 8009af8:	1c43      	adds	r3, r0, #1
 8009afa:	d102      	bne.n	8009b02 <_lseek_r+0x1e>
 8009afc:	682b      	ldr	r3, [r5, #0]
 8009afe:	b103      	cbz	r3, 8009b02 <_lseek_r+0x1e>
 8009b00:	6023      	str	r3, [r4, #0]
 8009b02:	bd38      	pop	{r3, r4, r5, pc}
 8009b04:	200053f4 	.word	0x200053f4

08009b08 <_read_r>:
 8009b08:	b538      	push	{r3, r4, r5, lr}
 8009b0a:	4d07      	ldr	r5, [pc, #28]	; (8009b28 <_read_r+0x20>)
 8009b0c:	4604      	mov	r4, r0
 8009b0e:	4608      	mov	r0, r1
 8009b10:	4611      	mov	r1, r2
 8009b12:	2200      	movs	r2, #0
 8009b14:	602a      	str	r2, [r5, #0]
 8009b16:	461a      	mov	r2, r3
 8009b18:	f7f7 fe7c 	bl	8001814 <_read>
 8009b1c:	1c43      	adds	r3, r0, #1
 8009b1e:	d102      	bne.n	8009b26 <_read_r+0x1e>
 8009b20:	682b      	ldr	r3, [r5, #0]
 8009b22:	b103      	cbz	r3, 8009b26 <_read_r+0x1e>
 8009b24:	6023      	str	r3, [r4, #0]
 8009b26:	bd38      	pop	{r3, r4, r5, pc}
 8009b28:	200053f4 	.word	0x200053f4

08009b2c <_write_r>:
 8009b2c:	b538      	push	{r3, r4, r5, lr}
 8009b2e:	4d07      	ldr	r5, [pc, #28]	; (8009b4c <_write_r+0x20>)
 8009b30:	4604      	mov	r4, r0
 8009b32:	4608      	mov	r0, r1
 8009b34:	4611      	mov	r1, r2
 8009b36:	2200      	movs	r2, #0
 8009b38:	602a      	str	r2, [r5, #0]
 8009b3a:	461a      	mov	r2, r3
 8009b3c:	f7f7 fe87 	bl	800184e <_write>
 8009b40:	1c43      	adds	r3, r0, #1
 8009b42:	d102      	bne.n	8009b4a <_write_r+0x1e>
 8009b44:	682b      	ldr	r3, [r5, #0]
 8009b46:	b103      	cbz	r3, 8009b4a <_write_r+0x1e>
 8009b48:	6023      	str	r3, [r4, #0]
 8009b4a:	bd38      	pop	{r3, r4, r5, pc}
 8009b4c:	200053f4 	.word	0x200053f4

08009b50 <__errno>:
 8009b50:	4b01      	ldr	r3, [pc, #4]	; (8009b58 <__errno+0x8>)
 8009b52:	6818      	ldr	r0, [r3, #0]
 8009b54:	4770      	bx	lr
 8009b56:	bf00      	nop
 8009b58:	2000007c 	.word	0x2000007c

08009b5c <__libc_init_array>:
 8009b5c:	b570      	push	{r4, r5, r6, lr}
 8009b5e:	4d0d      	ldr	r5, [pc, #52]	; (8009b94 <__libc_init_array+0x38>)
 8009b60:	4c0d      	ldr	r4, [pc, #52]	; (8009b98 <__libc_init_array+0x3c>)
 8009b62:	1b64      	subs	r4, r4, r5
 8009b64:	10a4      	asrs	r4, r4, #2
 8009b66:	2600      	movs	r6, #0
 8009b68:	42a6      	cmp	r6, r4
 8009b6a:	d109      	bne.n	8009b80 <__libc_init_array+0x24>
 8009b6c:	4d0b      	ldr	r5, [pc, #44]	; (8009b9c <__libc_init_array+0x40>)
 8009b6e:	4c0c      	ldr	r4, [pc, #48]	; (8009ba0 <__libc_init_array+0x44>)
 8009b70:	f002 f80e 	bl	800bb90 <_init>
 8009b74:	1b64      	subs	r4, r4, r5
 8009b76:	10a4      	asrs	r4, r4, #2
 8009b78:	2600      	movs	r6, #0
 8009b7a:	42a6      	cmp	r6, r4
 8009b7c:	d105      	bne.n	8009b8a <__libc_init_array+0x2e>
 8009b7e:	bd70      	pop	{r4, r5, r6, pc}
 8009b80:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b84:	4798      	blx	r3
 8009b86:	3601      	adds	r6, #1
 8009b88:	e7ee      	b.n	8009b68 <__libc_init_array+0xc>
 8009b8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b8e:	4798      	blx	r3
 8009b90:	3601      	adds	r6, #1
 8009b92:	e7f2      	b.n	8009b7a <__libc_init_array+0x1e>
 8009b94:	0800c1c4 	.word	0x0800c1c4
 8009b98:	0800c1c4 	.word	0x0800c1c4
 8009b9c:	0800c1c4 	.word	0x0800c1c4
 8009ba0:	0800c1c8 	.word	0x0800c1c8

08009ba4 <__retarget_lock_init_recursive>:
 8009ba4:	4770      	bx	lr

08009ba6 <__retarget_lock_acquire_recursive>:
 8009ba6:	4770      	bx	lr

08009ba8 <__retarget_lock_release_recursive>:
 8009ba8:	4770      	bx	lr

08009baa <memcpy>:
 8009baa:	440a      	add	r2, r1
 8009bac:	4291      	cmp	r1, r2
 8009bae:	f100 33ff 	add.w	r3, r0, #4294967295
 8009bb2:	d100      	bne.n	8009bb6 <memcpy+0xc>
 8009bb4:	4770      	bx	lr
 8009bb6:	b510      	push	{r4, lr}
 8009bb8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009bbc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009bc0:	4291      	cmp	r1, r2
 8009bc2:	d1f9      	bne.n	8009bb8 <memcpy+0xe>
 8009bc4:	bd10      	pop	{r4, pc}

08009bc6 <quorem>:
 8009bc6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bca:	6903      	ldr	r3, [r0, #16]
 8009bcc:	690c      	ldr	r4, [r1, #16]
 8009bce:	42a3      	cmp	r3, r4
 8009bd0:	4607      	mov	r7, r0
 8009bd2:	db7e      	blt.n	8009cd2 <quorem+0x10c>
 8009bd4:	3c01      	subs	r4, #1
 8009bd6:	f101 0814 	add.w	r8, r1, #20
 8009bda:	f100 0514 	add.w	r5, r0, #20
 8009bde:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009be2:	9301      	str	r3, [sp, #4]
 8009be4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009be8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009bec:	3301      	adds	r3, #1
 8009bee:	429a      	cmp	r2, r3
 8009bf0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009bf4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009bf8:	fbb2 f6f3 	udiv	r6, r2, r3
 8009bfc:	d331      	bcc.n	8009c62 <quorem+0x9c>
 8009bfe:	f04f 0e00 	mov.w	lr, #0
 8009c02:	4640      	mov	r0, r8
 8009c04:	46ac      	mov	ip, r5
 8009c06:	46f2      	mov	sl, lr
 8009c08:	f850 2b04 	ldr.w	r2, [r0], #4
 8009c0c:	b293      	uxth	r3, r2
 8009c0e:	fb06 e303 	mla	r3, r6, r3, lr
 8009c12:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009c16:	0c1a      	lsrs	r2, r3, #16
 8009c18:	b29b      	uxth	r3, r3
 8009c1a:	ebaa 0303 	sub.w	r3, sl, r3
 8009c1e:	f8dc a000 	ldr.w	sl, [ip]
 8009c22:	fa13 f38a 	uxtah	r3, r3, sl
 8009c26:	fb06 220e 	mla	r2, r6, lr, r2
 8009c2a:	9300      	str	r3, [sp, #0]
 8009c2c:	9b00      	ldr	r3, [sp, #0]
 8009c2e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009c32:	b292      	uxth	r2, r2
 8009c34:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009c38:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009c3c:	f8bd 3000 	ldrh.w	r3, [sp]
 8009c40:	4581      	cmp	r9, r0
 8009c42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009c46:	f84c 3b04 	str.w	r3, [ip], #4
 8009c4a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009c4e:	d2db      	bcs.n	8009c08 <quorem+0x42>
 8009c50:	f855 300b 	ldr.w	r3, [r5, fp]
 8009c54:	b92b      	cbnz	r3, 8009c62 <quorem+0x9c>
 8009c56:	9b01      	ldr	r3, [sp, #4]
 8009c58:	3b04      	subs	r3, #4
 8009c5a:	429d      	cmp	r5, r3
 8009c5c:	461a      	mov	r2, r3
 8009c5e:	d32c      	bcc.n	8009cba <quorem+0xf4>
 8009c60:	613c      	str	r4, [r7, #16]
 8009c62:	4638      	mov	r0, r7
 8009c64:	f001 f920 	bl	800aea8 <__mcmp>
 8009c68:	2800      	cmp	r0, #0
 8009c6a:	db22      	blt.n	8009cb2 <quorem+0xec>
 8009c6c:	3601      	adds	r6, #1
 8009c6e:	4629      	mov	r1, r5
 8009c70:	2000      	movs	r0, #0
 8009c72:	f858 2b04 	ldr.w	r2, [r8], #4
 8009c76:	f8d1 c000 	ldr.w	ip, [r1]
 8009c7a:	b293      	uxth	r3, r2
 8009c7c:	1ac3      	subs	r3, r0, r3
 8009c7e:	0c12      	lsrs	r2, r2, #16
 8009c80:	fa13 f38c 	uxtah	r3, r3, ip
 8009c84:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009c88:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009c8c:	b29b      	uxth	r3, r3
 8009c8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009c92:	45c1      	cmp	r9, r8
 8009c94:	f841 3b04 	str.w	r3, [r1], #4
 8009c98:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009c9c:	d2e9      	bcs.n	8009c72 <quorem+0xac>
 8009c9e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009ca2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009ca6:	b922      	cbnz	r2, 8009cb2 <quorem+0xec>
 8009ca8:	3b04      	subs	r3, #4
 8009caa:	429d      	cmp	r5, r3
 8009cac:	461a      	mov	r2, r3
 8009cae:	d30a      	bcc.n	8009cc6 <quorem+0x100>
 8009cb0:	613c      	str	r4, [r7, #16]
 8009cb2:	4630      	mov	r0, r6
 8009cb4:	b003      	add	sp, #12
 8009cb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cba:	6812      	ldr	r2, [r2, #0]
 8009cbc:	3b04      	subs	r3, #4
 8009cbe:	2a00      	cmp	r2, #0
 8009cc0:	d1ce      	bne.n	8009c60 <quorem+0x9a>
 8009cc2:	3c01      	subs	r4, #1
 8009cc4:	e7c9      	b.n	8009c5a <quorem+0x94>
 8009cc6:	6812      	ldr	r2, [r2, #0]
 8009cc8:	3b04      	subs	r3, #4
 8009cca:	2a00      	cmp	r2, #0
 8009ccc:	d1f0      	bne.n	8009cb0 <quorem+0xea>
 8009cce:	3c01      	subs	r4, #1
 8009cd0:	e7eb      	b.n	8009caa <quorem+0xe4>
 8009cd2:	2000      	movs	r0, #0
 8009cd4:	e7ee      	b.n	8009cb4 <quorem+0xee>
	...

08009cd8 <_dtoa_r>:
 8009cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cdc:	ed2d 8b02 	vpush	{d8}
 8009ce0:	69c5      	ldr	r5, [r0, #28]
 8009ce2:	b091      	sub	sp, #68	; 0x44
 8009ce4:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009ce8:	ec59 8b10 	vmov	r8, r9, d0
 8009cec:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8009cee:	9106      	str	r1, [sp, #24]
 8009cf0:	4606      	mov	r6, r0
 8009cf2:	9208      	str	r2, [sp, #32]
 8009cf4:	930c      	str	r3, [sp, #48]	; 0x30
 8009cf6:	b975      	cbnz	r5, 8009d16 <_dtoa_r+0x3e>
 8009cf8:	2010      	movs	r0, #16
 8009cfa:	f000 fda5 	bl	800a848 <malloc>
 8009cfe:	4602      	mov	r2, r0
 8009d00:	61f0      	str	r0, [r6, #28]
 8009d02:	b920      	cbnz	r0, 8009d0e <_dtoa_r+0x36>
 8009d04:	4ba6      	ldr	r3, [pc, #664]	; (8009fa0 <_dtoa_r+0x2c8>)
 8009d06:	21ef      	movs	r1, #239	; 0xef
 8009d08:	48a6      	ldr	r0, [pc, #664]	; (8009fa4 <_dtoa_r+0x2cc>)
 8009d0a:	f001 fbfd 	bl	800b508 <__assert_func>
 8009d0e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009d12:	6005      	str	r5, [r0, #0]
 8009d14:	60c5      	str	r5, [r0, #12]
 8009d16:	69f3      	ldr	r3, [r6, #28]
 8009d18:	6819      	ldr	r1, [r3, #0]
 8009d1a:	b151      	cbz	r1, 8009d32 <_dtoa_r+0x5a>
 8009d1c:	685a      	ldr	r2, [r3, #4]
 8009d1e:	604a      	str	r2, [r1, #4]
 8009d20:	2301      	movs	r3, #1
 8009d22:	4093      	lsls	r3, r2
 8009d24:	608b      	str	r3, [r1, #8]
 8009d26:	4630      	mov	r0, r6
 8009d28:	f000 fe82 	bl	800aa30 <_Bfree>
 8009d2c:	69f3      	ldr	r3, [r6, #28]
 8009d2e:	2200      	movs	r2, #0
 8009d30:	601a      	str	r2, [r3, #0]
 8009d32:	f1b9 0300 	subs.w	r3, r9, #0
 8009d36:	bfbb      	ittet	lt
 8009d38:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009d3c:	9303      	strlt	r3, [sp, #12]
 8009d3e:	2300      	movge	r3, #0
 8009d40:	2201      	movlt	r2, #1
 8009d42:	bfac      	ite	ge
 8009d44:	6023      	strge	r3, [r4, #0]
 8009d46:	6022      	strlt	r2, [r4, #0]
 8009d48:	4b97      	ldr	r3, [pc, #604]	; (8009fa8 <_dtoa_r+0x2d0>)
 8009d4a:	9c03      	ldr	r4, [sp, #12]
 8009d4c:	43a3      	bics	r3, r4
 8009d4e:	d11c      	bne.n	8009d8a <_dtoa_r+0xb2>
 8009d50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009d52:	f242 730f 	movw	r3, #9999	; 0x270f
 8009d56:	6013      	str	r3, [r2, #0]
 8009d58:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8009d5c:	ea53 0308 	orrs.w	r3, r3, r8
 8009d60:	f000 84fb 	beq.w	800a75a <_dtoa_r+0xa82>
 8009d64:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009d66:	b963      	cbnz	r3, 8009d82 <_dtoa_r+0xaa>
 8009d68:	4b90      	ldr	r3, [pc, #576]	; (8009fac <_dtoa_r+0x2d4>)
 8009d6a:	e020      	b.n	8009dae <_dtoa_r+0xd6>
 8009d6c:	4b90      	ldr	r3, [pc, #576]	; (8009fb0 <_dtoa_r+0x2d8>)
 8009d6e:	9301      	str	r3, [sp, #4]
 8009d70:	3308      	adds	r3, #8
 8009d72:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8009d74:	6013      	str	r3, [r2, #0]
 8009d76:	9801      	ldr	r0, [sp, #4]
 8009d78:	b011      	add	sp, #68	; 0x44
 8009d7a:	ecbd 8b02 	vpop	{d8}
 8009d7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d82:	4b8a      	ldr	r3, [pc, #552]	; (8009fac <_dtoa_r+0x2d4>)
 8009d84:	9301      	str	r3, [sp, #4]
 8009d86:	3303      	adds	r3, #3
 8009d88:	e7f3      	b.n	8009d72 <_dtoa_r+0x9a>
 8009d8a:	ed9d 8b02 	vldr	d8, [sp, #8]
 8009d8e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d96:	d10c      	bne.n	8009db2 <_dtoa_r+0xda>
 8009d98:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009d9a:	2301      	movs	r3, #1
 8009d9c:	6013      	str	r3, [r2, #0]
 8009d9e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	f000 84d7 	beq.w	800a754 <_dtoa_r+0xa7c>
 8009da6:	4b83      	ldr	r3, [pc, #524]	; (8009fb4 <_dtoa_r+0x2dc>)
 8009da8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8009daa:	6013      	str	r3, [r2, #0]
 8009dac:	3b01      	subs	r3, #1
 8009dae:	9301      	str	r3, [sp, #4]
 8009db0:	e7e1      	b.n	8009d76 <_dtoa_r+0x9e>
 8009db2:	aa0e      	add	r2, sp, #56	; 0x38
 8009db4:	a90f      	add	r1, sp, #60	; 0x3c
 8009db6:	4630      	mov	r0, r6
 8009db8:	eeb0 0b48 	vmov.f64	d0, d8
 8009dbc:	f001 f91a 	bl	800aff4 <__d2b>
 8009dc0:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8009dc4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009dc6:	4605      	mov	r5, r0
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d046      	beq.n	8009e5a <_dtoa_r+0x182>
 8009dcc:	eeb0 7b48 	vmov.f64	d7, d8
 8009dd0:	ee18 1a90 	vmov	r1, s17
 8009dd4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8009dd8:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8009ddc:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8009de0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009de4:	2000      	movs	r0, #0
 8009de6:	ee07 1a90 	vmov	s15, r1
 8009dea:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 8009dee:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8009f88 <_dtoa_r+0x2b0>
 8009df2:	ee37 7b46 	vsub.f64	d7, d7, d6
 8009df6:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8009f90 <_dtoa_r+0x2b8>
 8009dfa:	eea7 6b05 	vfma.f64	d6, d7, d5
 8009dfe:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8009f98 <_dtoa_r+0x2c0>
 8009e02:	ee07 3a90 	vmov	s15, r3
 8009e06:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8009e0a:	eeb0 7b46 	vmov.f64	d7, d6
 8009e0e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8009e12:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8009e16:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8009e1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e1e:	ee16 ba90 	vmov	fp, s13
 8009e22:	9009      	str	r0, [sp, #36]	; 0x24
 8009e24:	d508      	bpl.n	8009e38 <_dtoa_r+0x160>
 8009e26:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8009e2a:	eeb4 6b47 	vcmp.f64	d6, d7
 8009e2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e32:	bf18      	it	ne
 8009e34:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8009e38:	f1bb 0f16 	cmp.w	fp, #22
 8009e3c:	d82b      	bhi.n	8009e96 <_dtoa_r+0x1be>
 8009e3e:	495e      	ldr	r1, [pc, #376]	; (8009fb8 <_dtoa_r+0x2e0>)
 8009e40:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8009e44:	ed91 7b00 	vldr	d7, [r1]
 8009e48:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8009e4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e50:	d501      	bpl.n	8009e56 <_dtoa_r+0x17e>
 8009e52:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009e56:	2100      	movs	r1, #0
 8009e58:	e01e      	b.n	8009e98 <_dtoa_r+0x1c0>
 8009e5a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009e5c:	4413      	add	r3, r2
 8009e5e:	f203 4132 	addw	r1, r3, #1074	; 0x432
 8009e62:	2920      	cmp	r1, #32
 8009e64:	bfc1      	itttt	gt
 8009e66:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 8009e6a:	408c      	lslgt	r4, r1
 8009e6c:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 8009e70:	fa28 f101 	lsrgt.w	r1, r8, r1
 8009e74:	bfd6      	itet	le
 8009e76:	f1c1 0120 	rsble	r1, r1, #32
 8009e7a:	4321      	orrgt	r1, r4
 8009e7c:	fa08 f101 	lslle.w	r1, r8, r1
 8009e80:	ee07 1a90 	vmov	s15, r1
 8009e84:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8009e88:	3b01      	subs	r3, #1
 8009e8a:	ee17 1a90 	vmov	r1, s15
 8009e8e:	2001      	movs	r0, #1
 8009e90:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8009e94:	e7a7      	b.n	8009de6 <_dtoa_r+0x10e>
 8009e96:	2101      	movs	r1, #1
 8009e98:	1ad2      	subs	r2, r2, r3
 8009e9a:	1e53      	subs	r3, r2, #1
 8009e9c:	9305      	str	r3, [sp, #20]
 8009e9e:	bf45      	ittet	mi
 8009ea0:	f1c2 0301 	rsbmi	r3, r2, #1
 8009ea4:	9304      	strmi	r3, [sp, #16]
 8009ea6:	2300      	movpl	r3, #0
 8009ea8:	2300      	movmi	r3, #0
 8009eaa:	bf4c      	ite	mi
 8009eac:	9305      	strmi	r3, [sp, #20]
 8009eae:	9304      	strpl	r3, [sp, #16]
 8009eb0:	f1bb 0f00 	cmp.w	fp, #0
 8009eb4:	910b      	str	r1, [sp, #44]	; 0x2c
 8009eb6:	db18      	blt.n	8009eea <_dtoa_r+0x212>
 8009eb8:	9b05      	ldr	r3, [sp, #20]
 8009eba:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8009ebe:	445b      	add	r3, fp
 8009ec0:	9305      	str	r3, [sp, #20]
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	9a06      	ldr	r2, [sp, #24]
 8009ec6:	2a09      	cmp	r2, #9
 8009ec8:	d848      	bhi.n	8009f5c <_dtoa_r+0x284>
 8009eca:	2a05      	cmp	r2, #5
 8009ecc:	bfc4      	itt	gt
 8009ece:	3a04      	subgt	r2, #4
 8009ed0:	9206      	strgt	r2, [sp, #24]
 8009ed2:	9a06      	ldr	r2, [sp, #24]
 8009ed4:	f1a2 0202 	sub.w	r2, r2, #2
 8009ed8:	bfcc      	ite	gt
 8009eda:	2400      	movgt	r4, #0
 8009edc:	2401      	movle	r4, #1
 8009ede:	2a03      	cmp	r2, #3
 8009ee0:	d847      	bhi.n	8009f72 <_dtoa_r+0x29a>
 8009ee2:	e8df f002 	tbb	[pc, r2]
 8009ee6:	2d0b      	.short	0x2d0b
 8009ee8:	392b      	.short	0x392b
 8009eea:	9b04      	ldr	r3, [sp, #16]
 8009eec:	2200      	movs	r2, #0
 8009eee:	eba3 030b 	sub.w	r3, r3, fp
 8009ef2:	9304      	str	r3, [sp, #16]
 8009ef4:	920a      	str	r2, [sp, #40]	; 0x28
 8009ef6:	f1cb 0300 	rsb	r3, fp, #0
 8009efa:	e7e3      	b.n	8009ec4 <_dtoa_r+0x1ec>
 8009efc:	2200      	movs	r2, #0
 8009efe:	9207      	str	r2, [sp, #28]
 8009f00:	9a08      	ldr	r2, [sp, #32]
 8009f02:	2a00      	cmp	r2, #0
 8009f04:	dc38      	bgt.n	8009f78 <_dtoa_r+0x2a0>
 8009f06:	f04f 0a01 	mov.w	sl, #1
 8009f0a:	46d1      	mov	r9, sl
 8009f0c:	4652      	mov	r2, sl
 8009f0e:	f8cd a020 	str.w	sl, [sp, #32]
 8009f12:	69f7      	ldr	r7, [r6, #28]
 8009f14:	2100      	movs	r1, #0
 8009f16:	2004      	movs	r0, #4
 8009f18:	f100 0c14 	add.w	ip, r0, #20
 8009f1c:	4594      	cmp	ip, r2
 8009f1e:	d930      	bls.n	8009f82 <_dtoa_r+0x2aa>
 8009f20:	6079      	str	r1, [r7, #4]
 8009f22:	4630      	mov	r0, r6
 8009f24:	930d      	str	r3, [sp, #52]	; 0x34
 8009f26:	f000 fd43 	bl	800a9b0 <_Balloc>
 8009f2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009f2c:	9001      	str	r0, [sp, #4]
 8009f2e:	4602      	mov	r2, r0
 8009f30:	2800      	cmp	r0, #0
 8009f32:	d145      	bne.n	8009fc0 <_dtoa_r+0x2e8>
 8009f34:	4b21      	ldr	r3, [pc, #132]	; (8009fbc <_dtoa_r+0x2e4>)
 8009f36:	f240 11af 	movw	r1, #431	; 0x1af
 8009f3a:	e6e5      	b.n	8009d08 <_dtoa_r+0x30>
 8009f3c:	2201      	movs	r2, #1
 8009f3e:	e7de      	b.n	8009efe <_dtoa_r+0x226>
 8009f40:	2200      	movs	r2, #0
 8009f42:	9207      	str	r2, [sp, #28]
 8009f44:	9a08      	ldr	r2, [sp, #32]
 8009f46:	eb0b 0a02 	add.w	sl, fp, r2
 8009f4a:	f10a 0901 	add.w	r9, sl, #1
 8009f4e:	464a      	mov	r2, r9
 8009f50:	2a01      	cmp	r2, #1
 8009f52:	bfb8      	it	lt
 8009f54:	2201      	movlt	r2, #1
 8009f56:	e7dc      	b.n	8009f12 <_dtoa_r+0x23a>
 8009f58:	2201      	movs	r2, #1
 8009f5a:	e7f2      	b.n	8009f42 <_dtoa_r+0x26a>
 8009f5c:	2401      	movs	r4, #1
 8009f5e:	2200      	movs	r2, #0
 8009f60:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8009f64:	f04f 3aff 	mov.w	sl, #4294967295
 8009f68:	2100      	movs	r1, #0
 8009f6a:	46d1      	mov	r9, sl
 8009f6c:	2212      	movs	r2, #18
 8009f6e:	9108      	str	r1, [sp, #32]
 8009f70:	e7cf      	b.n	8009f12 <_dtoa_r+0x23a>
 8009f72:	2201      	movs	r2, #1
 8009f74:	9207      	str	r2, [sp, #28]
 8009f76:	e7f5      	b.n	8009f64 <_dtoa_r+0x28c>
 8009f78:	f8dd a020 	ldr.w	sl, [sp, #32]
 8009f7c:	46d1      	mov	r9, sl
 8009f7e:	4652      	mov	r2, sl
 8009f80:	e7c7      	b.n	8009f12 <_dtoa_r+0x23a>
 8009f82:	3101      	adds	r1, #1
 8009f84:	0040      	lsls	r0, r0, #1
 8009f86:	e7c7      	b.n	8009f18 <_dtoa_r+0x240>
 8009f88:	636f4361 	.word	0x636f4361
 8009f8c:	3fd287a7 	.word	0x3fd287a7
 8009f90:	8b60c8b3 	.word	0x8b60c8b3
 8009f94:	3fc68a28 	.word	0x3fc68a28
 8009f98:	509f79fb 	.word	0x509f79fb
 8009f9c:	3fd34413 	.word	0x3fd34413
 8009fa0:	0800be8d 	.word	0x0800be8d
 8009fa4:	0800bea4 	.word	0x0800bea4
 8009fa8:	7ff00000 	.word	0x7ff00000
 8009fac:	0800be89 	.word	0x0800be89
 8009fb0:	0800be80 	.word	0x0800be80
 8009fb4:	0800be5d 	.word	0x0800be5d
 8009fb8:	0800bf90 	.word	0x0800bf90
 8009fbc:	0800befc 	.word	0x0800befc
 8009fc0:	69f2      	ldr	r2, [r6, #28]
 8009fc2:	9901      	ldr	r1, [sp, #4]
 8009fc4:	6011      	str	r1, [r2, #0]
 8009fc6:	f1b9 0f0e 	cmp.w	r9, #14
 8009fca:	d86c      	bhi.n	800a0a6 <_dtoa_r+0x3ce>
 8009fcc:	2c00      	cmp	r4, #0
 8009fce:	d06a      	beq.n	800a0a6 <_dtoa_r+0x3ce>
 8009fd0:	f1bb 0f00 	cmp.w	fp, #0
 8009fd4:	f340 80a0 	ble.w	800a118 <_dtoa_r+0x440>
 8009fd8:	4ac1      	ldr	r2, [pc, #772]	; (800a2e0 <_dtoa_r+0x608>)
 8009fda:	f00b 010f 	and.w	r1, fp, #15
 8009fde:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8009fe2:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009fe6:	ed92 7b00 	vldr	d7, [r2]
 8009fea:	ea4f 122b 	mov.w	r2, fp, asr #4
 8009fee:	f000 8087 	beq.w	800a100 <_dtoa_r+0x428>
 8009ff2:	49bc      	ldr	r1, [pc, #752]	; (800a2e4 <_dtoa_r+0x60c>)
 8009ff4:	ed91 6b08 	vldr	d6, [r1, #32]
 8009ff8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8009ffc:	ed8d 6b02 	vstr	d6, [sp, #8]
 800a000:	f002 020f 	and.w	r2, r2, #15
 800a004:	2103      	movs	r1, #3
 800a006:	48b7      	ldr	r0, [pc, #732]	; (800a2e4 <_dtoa_r+0x60c>)
 800a008:	2a00      	cmp	r2, #0
 800a00a:	d17b      	bne.n	800a104 <_dtoa_r+0x42c>
 800a00c:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a010:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a014:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a018:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a01a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a01e:	2a00      	cmp	r2, #0
 800a020:	f000 80a0 	beq.w	800a164 <_dtoa_r+0x48c>
 800a024:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800a028:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a02c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a030:	f140 8098 	bpl.w	800a164 <_dtoa_r+0x48c>
 800a034:	f1b9 0f00 	cmp.w	r9, #0
 800a038:	f000 8094 	beq.w	800a164 <_dtoa_r+0x48c>
 800a03c:	f1ba 0f00 	cmp.w	sl, #0
 800a040:	dd2f      	ble.n	800a0a2 <_dtoa_r+0x3ca>
 800a042:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800a046:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a04a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a04e:	f10b 32ff 	add.w	r2, fp, #4294967295
 800a052:	3101      	adds	r1, #1
 800a054:	4654      	mov	r4, sl
 800a056:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a05a:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800a05e:	ee07 1a90 	vmov	s15, r1
 800a062:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800a066:	eea7 5b06 	vfma.f64	d5, d7, d6
 800a06a:	ee15 7a90 	vmov	r7, s11
 800a06e:	ec51 0b15 	vmov	r0, r1, d5
 800a072:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 800a076:	2c00      	cmp	r4, #0
 800a078:	d177      	bne.n	800a16a <_dtoa_r+0x492>
 800a07a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a07e:	ee36 6b47 	vsub.f64	d6, d6, d7
 800a082:	ec41 0b17 	vmov	d7, r0, r1
 800a086:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a08a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a08e:	f300 826a 	bgt.w	800a566 <_dtoa_r+0x88e>
 800a092:	eeb1 7b47 	vneg.f64	d7, d7
 800a096:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a09a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a09e:	f100 8260 	bmi.w	800a562 <_dtoa_r+0x88a>
 800a0a2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a0a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a0a8:	2a00      	cmp	r2, #0
 800a0aa:	f2c0 811d 	blt.w	800a2e8 <_dtoa_r+0x610>
 800a0ae:	f1bb 0f0e 	cmp.w	fp, #14
 800a0b2:	f300 8119 	bgt.w	800a2e8 <_dtoa_r+0x610>
 800a0b6:	4b8a      	ldr	r3, [pc, #552]	; (800a2e0 <_dtoa_r+0x608>)
 800a0b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a0bc:	ed93 6b00 	vldr	d6, [r3]
 800a0c0:	9b08      	ldr	r3, [sp, #32]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	f280 80b7 	bge.w	800a236 <_dtoa_r+0x55e>
 800a0c8:	f1b9 0f00 	cmp.w	r9, #0
 800a0cc:	f300 80b3 	bgt.w	800a236 <_dtoa_r+0x55e>
 800a0d0:	f040 8246 	bne.w	800a560 <_dtoa_r+0x888>
 800a0d4:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a0d8:	ee26 6b07 	vmul.f64	d6, d6, d7
 800a0dc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a0e0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a0e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0e8:	464c      	mov	r4, r9
 800a0ea:	464f      	mov	r7, r9
 800a0ec:	f280 821c 	bge.w	800a528 <_dtoa_r+0x850>
 800a0f0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a0f4:	2331      	movs	r3, #49	; 0x31
 800a0f6:	f808 3b01 	strb.w	r3, [r8], #1
 800a0fa:	f10b 0b01 	add.w	fp, fp, #1
 800a0fe:	e218      	b.n	800a532 <_dtoa_r+0x85a>
 800a100:	2102      	movs	r1, #2
 800a102:	e780      	b.n	800a006 <_dtoa_r+0x32e>
 800a104:	07d4      	lsls	r4, r2, #31
 800a106:	d504      	bpl.n	800a112 <_dtoa_r+0x43a>
 800a108:	ed90 6b00 	vldr	d6, [r0]
 800a10c:	3101      	adds	r1, #1
 800a10e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a112:	1052      	asrs	r2, r2, #1
 800a114:	3008      	adds	r0, #8
 800a116:	e777      	b.n	800a008 <_dtoa_r+0x330>
 800a118:	d022      	beq.n	800a160 <_dtoa_r+0x488>
 800a11a:	f1cb 0200 	rsb	r2, fp, #0
 800a11e:	4970      	ldr	r1, [pc, #448]	; (800a2e0 <_dtoa_r+0x608>)
 800a120:	f002 000f 	and.w	r0, r2, #15
 800a124:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a128:	ed91 7b00 	vldr	d7, [r1]
 800a12c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800a130:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a134:	486b      	ldr	r0, [pc, #428]	; (800a2e4 <_dtoa_r+0x60c>)
 800a136:	1112      	asrs	r2, r2, #4
 800a138:	2400      	movs	r4, #0
 800a13a:	2102      	movs	r1, #2
 800a13c:	b92a      	cbnz	r2, 800a14a <_dtoa_r+0x472>
 800a13e:	2c00      	cmp	r4, #0
 800a140:	f43f af6a 	beq.w	800a018 <_dtoa_r+0x340>
 800a144:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a148:	e766      	b.n	800a018 <_dtoa_r+0x340>
 800a14a:	07d7      	lsls	r7, r2, #31
 800a14c:	d505      	bpl.n	800a15a <_dtoa_r+0x482>
 800a14e:	ed90 6b00 	vldr	d6, [r0]
 800a152:	3101      	adds	r1, #1
 800a154:	2401      	movs	r4, #1
 800a156:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a15a:	1052      	asrs	r2, r2, #1
 800a15c:	3008      	adds	r0, #8
 800a15e:	e7ed      	b.n	800a13c <_dtoa_r+0x464>
 800a160:	2102      	movs	r1, #2
 800a162:	e759      	b.n	800a018 <_dtoa_r+0x340>
 800a164:	465a      	mov	r2, fp
 800a166:	464c      	mov	r4, r9
 800a168:	e775      	b.n	800a056 <_dtoa_r+0x37e>
 800a16a:	ec41 0b17 	vmov	d7, r0, r1
 800a16e:	495c      	ldr	r1, [pc, #368]	; (800a2e0 <_dtoa_r+0x608>)
 800a170:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 800a174:	ed11 4b02 	vldr	d4, [r1, #-8]
 800a178:	9901      	ldr	r1, [sp, #4]
 800a17a:	440c      	add	r4, r1
 800a17c:	9907      	ldr	r1, [sp, #28]
 800a17e:	b351      	cbz	r1, 800a1d6 <_dtoa_r+0x4fe>
 800a180:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800a184:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800a188:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a18c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800a190:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800a194:	ee35 7b47 	vsub.f64	d7, d5, d7
 800a198:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a19c:	ee14 1a90 	vmov	r1, s9
 800a1a0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a1a4:	3130      	adds	r1, #48	; 0x30
 800a1a6:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a1aa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a1ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a1b2:	f808 1b01 	strb.w	r1, [r8], #1
 800a1b6:	d439      	bmi.n	800a22c <_dtoa_r+0x554>
 800a1b8:	ee32 5b46 	vsub.f64	d5, d2, d6
 800a1bc:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800a1c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a1c4:	d472      	bmi.n	800a2ac <_dtoa_r+0x5d4>
 800a1c6:	45a0      	cmp	r8, r4
 800a1c8:	f43f af6b 	beq.w	800a0a2 <_dtoa_r+0x3ca>
 800a1cc:	ee27 7b03 	vmul.f64	d7, d7, d3
 800a1d0:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a1d4:	e7e0      	b.n	800a198 <_dtoa_r+0x4c0>
 800a1d6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a1da:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a1de:	4620      	mov	r0, r4
 800a1e0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800a1e4:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a1e8:	ee14 1a90 	vmov	r1, s9
 800a1ec:	3130      	adds	r1, #48	; 0x30
 800a1ee:	f808 1b01 	strb.w	r1, [r8], #1
 800a1f2:	45a0      	cmp	r8, r4
 800a1f4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a1f8:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a1fc:	d118      	bne.n	800a230 <_dtoa_r+0x558>
 800a1fe:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800a202:	ee37 4b05 	vadd.f64	d4, d7, d5
 800a206:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800a20a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a20e:	dc4d      	bgt.n	800a2ac <_dtoa_r+0x5d4>
 800a210:	ee35 5b47 	vsub.f64	d5, d5, d7
 800a214:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800a218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a21c:	f57f af41 	bpl.w	800a0a2 <_dtoa_r+0x3ca>
 800a220:	4680      	mov	r8, r0
 800a222:	3801      	subs	r0, #1
 800a224:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800a228:	2b30      	cmp	r3, #48	; 0x30
 800a22a:	d0f9      	beq.n	800a220 <_dtoa_r+0x548>
 800a22c:	4693      	mov	fp, r2
 800a22e:	e02a      	b.n	800a286 <_dtoa_r+0x5ae>
 800a230:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a234:	e7d6      	b.n	800a1e4 <_dtoa_r+0x50c>
 800a236:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a23a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800a23e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a242:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800a246:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800a24a:	ee15 3a10 	vmov	r3, s10
 800a24e:	3330      	adds	r3, #48	; 0x30
 800a250:	f808 3b01 	strb.w	r3, [r8], #1
 800a254:	9b01      	ldr	r3, [sp, #4]
 800a256:	eba8 0303 	sub.w	r3, r8, r3
 800a25a:	4599      	cmp	r9, r3
 800a25c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800a260:	eea3 7b46 	vfms.f64	d7, d3, d6
 800a264:	d133      	bne.n	800a2ce <_dtoa_r+0x5f6>
 800a266:	ee37 7b07 	vadd.f64	d7, d7, d7
 800a26a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a26e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a272:	dc1a      	bgt.n	800a2aa <_dtoa_r+0x5d2>
 800a274:	eeb4 7b46 	vcmp.f64	d7, d6
 800a278:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a27c:	d103      	bne.n	800a286 <_dtoa_r+0x5ae>
 800a27e:	ee15 3a10 	vmov	r3, s10
 800a282:	07d9      	lsls	r1, r3, #31
 800a284:	d411      	bmi.n	800a2aa <_dtoa_r+0x5d2>
 800a286:	4629      	mov	r1, r5
 800a288:	4630      	mov	r0, r6
 800a28a:	f000 fbd1 	bl	800aa30 <_Bfree>
 800a28e:	2300      	movs	r3, #0
 800a290:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a292:	f888 3000 	strb.w	r3, [r8]
 800a296:	f10b 0301 	add.w	r3, fp, #1
 800a29a:	6013      	str	r3, [r2, #0]
 800a29c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	f43f ad69 	beq.w	8009d76 <_dtoa_r+0x9e>
 800a2a4:	f8c3 8000 	str.w	r8, [r3]
 800a2a8:	e565      	b.n	8009d76 <_dtoa_r+0x9e>
 800a2aa:	465a      	mov	r2, fp
 800a2ac:	4643      	mov	r3, r8
 800a2ae:	4698      	mov	r8, r3
 800a2b0:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 800a2b4:	2939      	cmp	r1, #57	; 0x39
 800a2b6:	d106      	bne.n	800a2c6 <_dtoa_r+0x5ee>
 800a2b8:	9901      	ldr	r1, [sp, #4]
 800a2ba:	4299      	cmp	r1, r3
 800a2bc:	d1f7      	bne.n	800a2ae <_dtoa_r+0x5d6>
 800a2be:	9801      	ldr	r0, [sp, #4]
 800a2c0:	2130      	movs	r1, #48	; 0x30
 800a2c2:	3201      	adds	r2, #1
 800a2c4:	7001      	strb	r1, [r0, #0]
 800a2c6:	7819      	ldrb	r1, [r3, #0]
 800a2c8:	3101      	adds	r1, #1
 800a2ca:	7019      	strb	r1, [r3, #0]
 800a2cc:	e7ae      	b.n	800a22c <_dtoa_r+0x554>
 800a2ce:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a2d2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a2d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2da:	d1b2      	bne.n	800a242 <_dtoa_r+0x56a>
 800a2dc:	e7d3      	b.n	800a286 <_dtoa_r+0x5ae>
 800a2de:	bf00      	nop
 800a2e0:	0800bf90 	.word	0x0800bf90
 800a2e4:	0800bf68 	.word	0x0800bf68
 800a2e8:	9907      	ldr	r1, [sp, #28]
 800a2ea:	2900      	cmp	r1, #0
 800a2ec:	f000 80d0 	beq.w	800a490 <_dtoa_r+0x7b8>
 800a2f0:	9906      	ldr	r1, [sp, #24]
 800a2f2:	2901      	cmp	r1, #1
 800a2f4:	f300 80b4 	bgt.w	800a460 <_dtoa_r+0x788>
 800a2f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a2fa:	2900      	cmp	r1, #0
 800a2fc:	f000 80ac 	beq.w	800a458 <_dtoa_r+0x780>
 800a300:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a304:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800a308:	461c      	mov	r4, r3
 800a30a:	9309      	str	r3, [sp, #36]	; 0x24
 800a30c:	9b04      	ldr	r3, [sp, #16]
 800a30e:	4413      	add	r3, r2
 800a310:	9304      	str	r3, [sp, #16]
 800a312:	9b05      	ldr	r3, [sp, #20]
 800a314:	2101      	movs	r1, #1
 800a316:	4413      	add	r3, r2
 800a318:	4630      	mov	r0, r6
 800a31a:	9305      	str	r3, [sp, #20]
 800a31c:	f000 fc3e 	bl	800ab9c <__i2b>
 800a320:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a322:	4607      	mov	r7, r0
 800a324:	f1b8 0f00 	cmp.w	r8, #0
 800a328:	d00d      	beq.n	800a346 <_dtoa_r+0x66e>
 800a32a:	9a05      	ldr	r2, [sp, #20]
 800a32c:	2a00      	cmp	r2, #0
 800a32e:	dd0a      	ble.n	800a346 <_dtoa_r+0x66e>
 800a330:	4542      	cmp	r2, r8
 800a332:	9904      	ldr	r1, [sp, #16]
 800a334:	bfa8      	it	ge
 800a336:	4642      	movge	r2, r8
 800a338:	1a89      	subs	r1, r1, r2
 800a33a:	9104      	str	r1, [sp, #16]
 800a33c:	9905      	ldr	r1, [sp, #20]
 800a33e:	eba8 0802 	sub.w	r8, r8, r2
 800a342:	1a8a      	subs	r2, r1, r2
 800a344:	9205      	str	r2, [sp, #20]
 800a346:	b303      	cbz	r3, 800a38a <_dtoa_r+0x6b2>
 800a348:	9a07      	ldr	r2, [sp, #28]
 800a34a:	2a00      	cmp	r2, #0
 800a34c:	f000 80a5 	beq.w	800a49a <_dtoa_r+0x7c2>
 800a350:	2c00      	cmp	r4, #0
 800a352:	dd13      	ble.n	800a37c <_dtoa_r+0x6a4>
 800a354:	4639      	mov	r1, r7
 800a356:	4622      	mov	r2, r4
 800a358:	4630      	mov	r0, r6
 800a35a:	930d      	str	r3, [sp, #52]	; 0x34
 800a35c:	f000 fcde 	bl	800ad1c <__pow5mult>
 800a360:	462a      	mov	r2, r5
 800a362:	4601      	mov	r1, r0
 800a364:	4607      	mov	r7, r0
 800a366:	4630      	mov	r0, r6
 800a368:	f000 fc2e 	bl	800abc8 <__multiply>
 800a36c:	4629      	mov	r1, r5
 800a36e:	9009      	str	r0, [sp, #36]	; 0x24
 800a370:	4630      	mov	r0, r6
 800a372:	f000 fb5d 	bl	800aa30 <_Bfree>
 800a376:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a378:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a37a:	4615      	mov	r5, r2
 800a37c:	1b1a      	subs	r2, r3, r4
 800a37e:	d004      	beq.n	800a38a <_dtoa_r+0x6b2>
 800a380:	4629      	mov	r1, r5
 800a382:	4630      	mov	r0, r6
 800a384:	f000 fcca 	bl	800ad1c <__pow5mult>
 800a388:	4605      	mov	r5, r0
 800a38a:	2101      	movs	r1, #1
 800a38c:	4630      	mov	r0, r6
 800a38e:	f000 fc05 	bl	800ab9c <__i2b>
 800a392:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a394:	2b00      	cmp	r3, #0
 800a396:	4604      	mov	r4, r0
 800a398:	f340 8081 	ble.w	800a49e <_dtoa_r+0x7c6>
 800a39c:	461a      	mov	r2, r3
 800a39e:	4601      	mov	r1, r0
 800a3a0:	4630      	mov	r0, r6
 800a3a2:	f000 fcbb 	bl	800ad1c <__pow5mult>
 800a3a6:	9b06      	ldr	r3, [sp, #24]
 800a3a8:	2b01      	cmp	r3, #1
 800a3aa:	4604      	mov	r4, r0
 800a3ac:	dd7a      	ble.n	800a4a4 <_dtoa_r+0x7cc>
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	9309      	str	r3, [sp, #36]	; 0x24
 800a3b2:	6922      	ldr	r2, [r4, #16]
 800a3b4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a3b8:	6910      	ldr	r0, [r2, #16]
 800a3ba:	f000 fba1 	bl	800ab00 <__hi0bits>
 800a3be:	f1c0 0020 	rsb	r0, r0, #32
 800a3c2:	9b05      	ldr	r3, [sp, #20]
 800a3c4:	4418      	add	r0, r3
 800a3c6:	f010 001f 	ands.w	r0, r0, #31
 800a3ca:	f000 8093 	beq.w	800a4f4 <_dtoa_r+0x81c>
 800a3ce:	f1c0 0220 	rsb	r2, r0, #32
 800a3d2:	2a04      	cmp	r2, #4
 800a3d4:	f340 8085 	ble.w	800a4e2 <_dtoa_r+0x80a>
 800a3d8:	9b04      	ldr	r3, [sp, #16]
 800a3da:	f1c0 001c 	rsb	r0, r0, #28
 800a3de:	4403      	add	r3, r0
 800a3e0:	9304      	str	r3, [sp, #16]
 800a3e2:	9b05      	ldr	r3, [sp, #20]
 800a3e4:	4480      	add	r8, r0
 800a3e6:	4403      	add	r3, r0
 800a3e8:	9305      	str	r3, [sp, #20]
 800a3ea:	9b04      	ldr	r3, [sp, #16]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	dd05      	ble.n	800a3fc <_dtoa_r+0x724>
 800a3f0:	4629      	mov	r1, r5
 800a3f2:	461a      	mov	r2, r3
 800a3f4:	4630      	mov	r0, r6
 800a3f6:	f000 fceb 	bl	800add0 <__lshift>
 800a3fa:	4605      	mov	r5, r0
 800a3fc:	9b05      	ldr	r3, [sp, #20]
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	dd05      	ble.n	800a40e <_dtoa_r+0x736>
 800a402:	4621      	mov	r1, r4
 800a404:	461a      	mov	r2, r3
 800a406:	4630      	mov	r0, r6
 800a408:	f000 fce2 	bl	800add0 <__lshift>
 800a40c:	4604      	mov	r4, r0
 800a40e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a410:	2b00      	cmp	r3, #0
 800a412:	d071      	beq.n	800a4f8 <_dtoa_r+0x820>
 800a414:	4621      	mov	r1, r4
 800a416:	4628      	mov	r0, r5
 800a418:	f000 fd46 	bl	800aea8 <__mcmp>
 800a41c:	2800      	cmp	r0, #0
 800a41e:	da6b      	bge.n	800a4f8 <_dtoa_r+0x820>
 800a420:	2300      	movs	r3, #0
 800a422:	4629      	mov	r1, r5
 800a424:	220a      	movs	r2, #10
 800a426:	4630      	mov	r0, r6
 800a428:	f000 fb24 	bl	800aa74 <__multadd>
 800a42c:	9b07      	ldr	r3, [sp, #28]
 800a42e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a432:	4605      	mov	r5, r0
 800a434:	2b00      	cmp	r3, #0
 800a436:	f000 8197 	beq.w	800a768 <_dtoa_r+0xa90>
 800a43a:	4639      	mov	r1, r7
 800a43c:	2300      	movs	r3, #0
 800a43e:	220a      	movs	r2, #10
 800a440:	4630      	mov	r0, r6
 800a442:	f000 fb17 	bl	800aa74 <__multadd>
 800a446:	f1ba 0f00 	cmp.w	sl, #0
 800a44a:	4607      	mov	r7, r0
 800a44c:	f300 8093 	bgt.w	800a576 <_dtoa_r+0x89e>
 800a450:	9b06      	ldr	r3, [sp, #24]
 800a452:	2b02      	cmp	r3, #2
 800a454:	dc57      	bgt.n	800a506 <_dtoa_r+0x82e>
 800a456:	e08e      	b.n	800a576 <_dtoa_r+0x89e>
 800a458:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a45a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a45e:	e751      	b.n	800a304 <_dtoa_r+0x62c>
 800a460:	f109 34ff 	add.w	r4, r9, #4294967295
 800a464:	42a3      	cmp	r3, r4
 800a466:	bfbf      	itttt	lt
 800a468:	1ae2      	sublt	r2, r4, r3
 800a46a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a46c:	189b      	addlt	r3, r3, r2
 800a46e:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a470:	bfae      	itee	ge
 800a472:	1b1c      	subge	r4, r3, r4
 800a474:	4623      	movlt	r3, r4
 800a476:	2400      	movlt	r4, #0
 800a478:	f1b9 0f00 	cmp.w	r9, #0
 800a47c:	bfb5      	itete	lt
 800a47e:	9a04      	ldrlt	r2, [sp, #16]
 800a480:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 800a484:	eba2 0809 	sublt.w	r8, r2, r9
 800a488:	464a      	movge	r2, r9
 800a48a:	bfb8      	it	lt
 800a48c:	2200      	movlt	r2, #0
 800a48e:	e73c      	b.n	800a30a <_dtoa_r+0x632>
 800a490:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800a494:	9f07      	ldr	r7, [sp, #28]
 800a496:	461c      	mov	r4, r3
 800a498:	e744      	b.n	800a324 <_dtoa_r+0x64c>
 800a49a:	461a      	mov	r2, r3
 800a49c:	e770      	b.n	800a380 <_dtoa_r+0x6a8>
 800a49e:	9b06      	ldr	r3, [sp, #24]
 800a4a0:	2b01      	cmp	r3, #1
 800a4a2:	dc18      	bgt.n	800a4d6 <_dtoa_r+0x7fe>
 800a4a4:	9b02      	ldr	r3, [sp, #8]
 800a4a6:	b9b3      	cbnz	r3, 800a4d6 <_dtoa_r+0x7fe>
 800a4a8:	9b03      	ldr	r3, [sp, #12]
 800a4aa:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800a4ae:	b9a2      	cbnz	r2, 800a4da <_dtoa_r+0x802>
 800a4b0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800a4b4:	0d12      	lsrs	r2, r2, #20
 800a4b6:	0512      	lsls	r2, r2, #20
 800a4b8:	b18a      	cbz	r2, 800a4de <_dtoa_r+0x806>
 800a4ba:	9b04      	ldr	r3, [sp, #16]
 800a4bc:	3301      	adds	r3, #1
 800a4be:	9304      	str	r3, [sp, #16]
 800a4c0:	9b05      	ldr	r3, [sp, #20]
 800a4c2:	3301      	adds	r3, #1
 800a4c4:	9305      	str	r3, [sp, #20]
 800a4c6:	2301      	movs	r3, #1
 800a4c8:	9309      	str	r3, [sp, #36]	; 0x24
 800a4ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	f47f af70 	bne.w	800a3b2 <_dtoa_r+0x6da>
 800a4d2:	2001      	movs	r0, #1
 800a4d4:	e775      	b.n	800a3c2 <_dtoa_r+0x6ea>
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	e7f6      	b.n	800a4c8 <_dtoa_r+0x7f0>
 800a4da:	9b02      	ldr	r3, [sp, #8]
 800a4dc:	e7f4      	b.n	800a4c8 <_dtoa_r+0x7f0>
 800a4de:	9209      	str	r2, [sp, #36]	; 0x24
 800a4e0:	e7f3      	b.n	800a4ca <_dtoa_r+0x7f2>
 800a4e2:	d082      	beq.n	800a3ea <_dtoa_r+0x712>
 800a4e4:	9b04      	ldr	r3, [sp, #16]
 800a4e6:	321c      	adds	r2, #28
 800a4e8:	4413      	add	r3, r2
 800a4ea:	9304      	str	r3, [sp, #16]
 800a4ec:	9b05      	ldr	r3, [sp, #20]
 800a4ee:	4490      	add	r8, r2
 800a4f0:	4413      	add	r3, r2
 800a4f2:	e779      	b.n	800a3e8 <_dtoa_r+0x710>
 800a4f4:	4602      	mov	r2, r0
 800a4f6:	e7f5      	b.n	800a4e4 <_dtoa_r+0x80c>
 800a4f8:	f1b9 0f00 	cmp.w	r9, #0
 800a4fc:	dc36      	bgt.n	800a56c <_dtoa_r+0x894>
 800a4fe:	9b06      	ldr	r3, [sp, #24]
 800a500:	2b02      	cmp	r3, #2
 800a502:	dd33      	ble.n	800a56c <_dtoa_r+0x894>
 800a504:	46ca      	mov	sl, r9
 800a506:	f1ba 0f00 	cmp.w	sl, #0
 800a50a:	d10d      	bne.n	800a528 <_dtoa_r+0x850>
 800a50c:	4621      	mov	r1, r4
 800a50e:	4653      	mov	r3, sl
 800a510:	2205      	movs	r2, #5
 800a512:	4630      	mov	r0, r6
 800a514:	f000 faae 	bl	800aa74 <__multadd>
 800a518:	4601      	mov	r1, r0
 800a51a:	4604      	mov	r4, r0
 800a51c:	4628      	mov	r0, r5
 800a51e:	f000 fcc3 	bl	800aea8 <__mcmp>
 800a522:	2800      	cmp	r0, #0
 800a524:	f73f ade4 	bgt.w	800a0f0 <_dtoa_r+0x418>
 800a528:	9b08      	ldr	r3, [sp, #32]
 800a52a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a52e:	ea6f 0b03 	mvn.w	fp, r3
 800a532:	f04f 0900 	mov.w	r9, #0
 800a536:	4621      	mov	r1, r4
 800a538:	4630      	mov	r0, r6
 800a53a:	f000 fa79 	bl	800aa30 <_Bfree>
 800a53e:	2f00      	cmp	r7, #0
 800a540:	f43f aea1 	beq.w	800a286 <_dtoa_r+0x5ae>
 800a544:	f1b9 0f00 	cmp.w	r9, #0
 800a548:	d005      	beq.n	800a556 <_dtoa_r+0x87e>
 800a54a:	45b9      	cmp	r9, r7
 800a54c:	d003      	beq.n	800a556 <_dtoa_r+0x87e>
 800a54e:	4649      	mov	r1, r9
 800a550:	4630      	mov	r0, r6
 800a552:	f000 fa6d 	bl	800aa30 <_Bfree>
 800a556:	4639      	mov	r1, r7
 800a558:	4630      	mov	r0, r6
 800a55a:	f000 fa69 	bl	800aa30 <_Bfree>
 800a55e:	e692      	b.n	800a286 <_dtoa_r+0x5ae>
 800a560:	2400      	movs	r4, #0
 800a562:	4627      	mov	r7, r4
 800a564:	e7e0      	b.n	800a528 <_dtoa_r+0x850>
 800a566:	4693      	mov	fp, r2
 800a568:	4627      	mov	r7, r4
 800a56a:	e5c1      	b.n	800a0f0 <_dtoa_r+0x418>
 800a56c:	9b07      	ldr	r3, [sp, #28]
 800a56e:	46ca      	mov	sl, r9
 800a570:	2b00      	cmp	r3, #0
 800a572:	f000 8100 	beq.w	800a776 <_dtoa_r+0xa9e>
 800a576:	f1b8 0f00 	cmp.w	r8, #0
 800a57a:	dd05      	ble.n	800a588 <_dtoa_r+0x8b0>
 800a57c:	4639      	mov	r1, r7
 800a57e:	4642      	mov	r2, r8
 800a580:	4630      	mov	r0, r6
 800a582:	f000 fc25 	bl	800add0 <__lshift>
 800a586:	4607      	mov	r7, r0
 800a588:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d05d      	beq.n	800a64a <_dtoa_r+0x972>
 800a58e:	6879      	ldr	r1, [r7, #4]
 800a590:	4630      	mov	r0, r6
 800a592:	f000 fa0d 	bl	800a9b0 <_Balloc>
 800a596:	4680      	mov	r8, r0
 800a598:	b928      	cbnz	r0, 800a5a6 <_dtoa_r+0x8ce>
 800a59a:	4b82      	ldr	r3, [pc, #520]	; (800a7a4 <_dtoa_r+0xacc>)
 800a59c:	4602      	mov	r2, r0
 800a59e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800a5a2:	f7ff bbb1 	b.w	8009d08 <_dtoa_r+0x30>
 800a5a6:	693a      	ldr	r2, [r7, #16]
 800a5a8:	3202      	adds	r2, #2
 800a5aa:	0092      	lsls	r2, r2, #2
 800a5ac:	f107 010c 	add.w	r1, r7, #12
 800a5b0:	300c      	adds	r0, #12
 800a5b2:	f7ff fafa 	bl	8009baa <memcpy>
 800a5b6:	2201      	movs	r2, #1
 800a5b8:	4641      	mov	r1, r8
 800a5ba:	4630      	mov	r0, r6
 800a5bc:	f000 fc08 	bl	800add0 <__lshift>
 800a5c0:	9b01      	ldr	r3, [sp, #4]
 800a5c2:	3301      	adds	r3, #1
 800a5c4:	9304      	str	r3, [sp, #16]
 800a5c6:	9b01      	ldr	r3, [sp, #4]
 800a5c8:	4453      	add	r3, sl
 800a5ca:	9308      	str	r3, [sp, #32]
 800a5cc:	9b02      	ldr	r3, [sp, #8]
 800a5ce:	f003 0301 	and.w	r3, r3, #1
 800a5d2:	46b9      	mov	r9, r7
 800a5d4:	9307      	str	r3, [sp, #28]
 800a5d6:	4607      	mov	r7, r0
 800a5d8:	9b04      	ldr	r3, [sp, #16]
 800a5da:	4621      	mov	r1, r4
 800a5dc:	3b01      	subs	r3, #1
 800a5de:	4628      	mov	r0, r5
 800a5e0:	9302      	str	r3, [sp, #8]
 800a5e2:	f7ff faf0 	bl	8009bc6 <quorem>
 800a5e6:	4603      	mov	r3, r0
 800a5e8:	3330      	adds	r3, #48	; 0x30
 800a5ea:	9005      	str	r0, [sp, #20]
 800a5ec:	4649      	mov	r1, r9
 800a5ee:	4628      	mov	r0, r5
 800a5f0:	9309      	str	r3, [sp, #36]	; 0x24
 800a5f2:	f000 fc59 	bl	800aea8 <__mcmp>
 800a5f6:	463a      	mov	r2, r7
 800a5f8:	4682      	mov	sl, r0
 800a5fa:	4621      	mov	r1, r4
 800a5fc:	4630      	mov	r0, r6
 800a5fe:	f000 fc6f 	bl	800aee0 <__mdiff>
 800a602:	68c2      	ldr	r2, [r0, #12]
 800a604:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a606:	4680      	mov	r8, r0
 800a608:	bb0a      	cbnz	r2, 800a64e <_dtoa_r+0x976>
 800a60a:	4601      	mov	r1, r0
 800a60c:	4628      	mov	r0, r5
 800a60e:	f000 fc4b 	bl	800aea8 <__mcmp>
 800a612:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a614:	4602      	mov	r2, r0
 800a616:	4641      	mov	r1, r8
 800a618:	4630      	mov	r0, r6
 800a61a:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800a61e:	f000 fa07 	bl	800aa30 <_Bfree>
 800a622:	9b06      	ldr	r3, [sp, #24]
 800a624:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a626:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800a62a:	ea43 0102 	orr.w	r1, r3, r2
 800a62e:	9b07      	ldr	r3, [sp, #28]
 800a630:	4319      	orrs	r1, r3
 800a632:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a634:	d10d      	bne.n	800a652 <_dtoa_r+0x97a>
 800a636:	2b39      	cmp	r3, #57	; 0x39
 800a638:	d029      	beq.n	800a68e <_dtoa_r+0x9b6>
 800a63a:	f1ba 0f00 	cmp.w	sl, #0
 800a63e:	dd01      	ble.n	800a644 <_dtoa_r+0x96c>
 800a640:	9b05      	ldr	r3, [sp, #20]
 800a642:	3331      	adds	r3, #49	; 0x31
 800a644:	9a02      	ldr	r2, [sp, #8]
 800a646:	7013      	strb	r3, [r2, #0]
 800a648:	e775      	b.n	800a536 <_dtoa_r+0x85e>
 800a64a:	4638      	mov	r0, r7
 800a64c:	e7b8      	b.n	800a5c0 <_dtoa_r+0x8e8>
 800a64e:	2201      	movs	r2, #1
 800a650:	e7e1      	b.n	800a616 <_dtoa_r+0x93e>
 800a652:	f1ba 0f00 	cmp.w	sl, #0
 800a656:	db06      	blt.n	800a666 <_dtoa_r+0x98e>
 800a658:	9906      	ldr	r1, [sp, #24]
 800a65a:	ea41 0a0a 	orr.w	sl, r1, sl
 800a65e:	9907      	ldr	r1, [sp, #28]
 800a660:	ea5a 0a01 	orrs.w	sl, sl, r1
 800a664:	d120      	bne.n	800a6a8 <_dtoa_r+0x9d0>
 800a666:	2a00      	cmp	r2, #0
 800a668:	ddec      	ble.n	800a644 <_dtoa_r+0x96c>
 800a66a:	4629      	mov	r1, r5
 800a66c:	2201      	movs	r2, #1
 800a66e:	4630      	mov	r0, r6
 800a670:	9304      	str	r3, [sp, #16]
 800a672:	f000 fbad 	bl	800add0 <__lshift>
 800a676:	4621      	mov	r1, r4
 800a678:	4605      	mov	r5, r0
 800a67a:	f000 fc15 	bl	800aea8 <__mcmp>
 800a67e:	2800      	cmp	r0, #0
 800a680:	9b04      	ldr	r3, [sp, #16]
 800a682:	dc02      	bgt.n	800a68a <_dtoa_r+0x9b2>
 800a684:	d1de      	bne.n	800a644 <_dtoa_r+0x96c>
 800a686:	07da      	lsls	r2, r3, #31
 800a688:	d5dc      	bpl.n	800a644 <_dtoa_r+0x96c>
 800a68a:	2b39      	cmp	r3, #57	; 0x39
 800a68c:	d1d8      	bne.n	800a640 <_dtoa_r+0x968>
 800a68e:	9a02      	ldr	r2, [sp, #8]
 800a690:	2339      	movs	r3, #57	; 0x39
 800a692:	7013      	strb	r3, [r2, #0]
 800a694:	4643      	mov	r3, r8
 800a696:	4698      	mov	r8, r3
 800a698:	3b01      	subs	r3, #1
 800a69a:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800a69e:	2a39      	cmp	r2, #57	; 0x39
 800a6a0:	d051      	beq.n	800a746 <_dtoa_r+0xa6e>
 800a6a2:	3201      	adds	r2, #1
 800a6a4:	701a      	strb	r2, [r3, #0]
 800a6a6:	e746      	b.n	800a536 <_dtoa_r+0x85e>
 800a6a8:	2a00      	cmp	r2, #0
 800a6aa:	dd03      	ble.n	800a6b4 <_dtoa_r+0x9dc>
 800a6ac:	2b39      	cmp	r3, #57	; 0x39
 800a6ae:	d0ee      	beq.n	800a68e <_dtoa_r+0x9b6>
 800a6b0:	3301      	adds	r3, #1
 800a6b2:	e7c7      	b.n	800a644 <_dtoa_r+0x96c>
 800a6b4:	9a04      	ldr	r2, [sp, #16]
 800a6b6:	9908      	ldr	r1, [sp, #32]
 800a6b8:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a6bc:	428a      	cmp	r2, r1
 800a6be:	d02b      	beq.n	800a718 <_dtoa_r+0xa40>
 800a6c0:	4629      	mov	r1, r5
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	220a      	movs	r2, #10
 800a6c6:	4630      	mov	r0, r6
 800a6c8:	f000 f9d4 	bl	800aa74 <__multadd>
 800a6cc:	45b9      	cmp	r9, r7
 800a6ce:	4605      	mov	r5, r0
 800a6d0:	f04f 0300 	mov.w	r3, #0
 800a6d4:	f04f 020a 	mov.w	r2, #10
 800a6d8:	4649      	mov	r1, r9
 800a6da:	4630      	mov	r0, r6
 800a6dc:	d107      	bne.n	800a6ee <_dtoa_r+0xa16>
 800a6de:	f000 f9c9 	bl	800aa74 <__multadd>
 800a6e2:	4681      	mov	r9, r0
 800a6e4:	4607      	mov	r7, r0
 800a6e6:	9b04      	ldr	r3, [sp, #16]
 800a6e8:	3301      	adds	r3, #1
 800a6ea:	9304      	str	r3, [sp, #16]
 800a6ec:	e774      	b.n	800a5d8 <_dtoa_r+0x900>
 800a6ee:	f000 f9c1 	bl	800aa74 <__multadd>
 800a6f2:	4639      	mov	r1, r7
 800a6f4:	4681      	mov	r9, r0
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	220a      	movs	r2, #10
 800a6fa:	4630      	mov	r0, r6
 800a6fc:	f000 f9ba 	bl	800aa74 <__multadd>
 800a700:	4607      	mov	r7, r0
 800a702:	e7f0      	b.n	800a6e6 <_dtoa_r+0xa0e>
 800a704:	f1ba 0f00 	cmp.w	sl, #0
 800a708:	9a01      	ldr	r2, [sp, #4]
 800a70a:	bfcc      	ite	gt
 800a70c:	46d0      	movgt	r8, sl
 800a70e:	f04f 0801 	movle.w	r8, #1
 800a712:	4490      	add	r8, r2
 800a714:	f04f 0900 	mov.w	r9, #0
 800a718:	4629      	mov	r1, r5
 800a71a:	2201      	movs	r2, #1
 800a71c:	4630      	mov	r0, r6
 800a71e:	9302      	str	r3, [sp, #8]
 800a720:	f000 fb56 	bl	800add0 <__lshift>
 800a724:	4621      	mov	r1, r4
 800a726:	4605      	mov	r5, r0
 800a728:	f000 fbbe 	bl	800aea8 <__mcmp>
 800a72c:	2800      	cmp	r0, #0
 800a72e:	dcb1      	bgt.n	800a694 <_dtoa_r+0x9bc>
 800a730:	d102      	bne.n	800a738 <_dtoa_r+0xa60>
 800a732:	9b02      	ldr	r3, [sp, #8]
 800a734:	07db      	lsls	r3, r3, #31
 800a736:	d4ad      	bmi.n	800a694 <_dtoa_r+0x9bc>
 800a738:	4643      	mov	r3, r8
 800a73a:	4698      	mov	r8, r3
 800a73c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a740:	2a30      	cmp	r2, #48	; 0x30
 800a742:	d0fa      	beq.n	800a73a <_dtoa_r+0xa62>
 800a744:	e6f7      	b.n	800a536 <_dtoa_r+0x85e>
 800a746:	9a01      	ldr	r2, [sp, #4]
 800a748:	429a      	cmp	r2, r3
 800a74a:	d1a4      	bne.n	800a696 <_dtoa_r+0x9be>
 800a74c:	f10b 0b01 	add.w	fp, fp, #1
 800a750:	2331      	movs	r3, #49	; 0x31
 800a752:	e778      	b.n	800a646 <_dtoa_r+0x96e>
 800a754:	4b14      	ldr	r3, [pc, #80]	; (800a7a8 <_dtoa_r+0xad0>)
 800a756:	f7ff bb2a 	b.w	8009dae <_dtoa_r+0xd6>
 800a75a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	f47f ab05 	bne.w	8009d6c <_dtoa_r+0x94>
 800a762:	4b12      	ldr	r3, [pc, #72]	; (800a7ac <_dtoa_r+0xad4>)
 800a764:	f7ff bb23 	b.w	8009dae <_dtoa_r+0xd6>
 800a768:	f1ba 0f00 	cmp.w	sl, #0
 800a76c:	dc03      	bgt.n	800a776 <_dtoa_r+0xa9e>
 800a76e:	9b06      	ldr	r3, [sp, #24]
 800a770:	2b02      	cmp	r3, #2
 800a772:	f73f aec8 	bgt.w	800a506 <_dtoa_r+0x82e>
 800a776:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a77a:	4621      	mov	r1, r4
 800a77c:	4628      	mov	r0, r5
 800a77e:	f7ff fa22 	bl	8009bc6 <quorem>
 800a782:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800a786:	f808 3b01 	strb.w	r3, [r8], #1
 800a78a:	9a01      	ldr	r2, [sp, #4]
 800a78c:	eba8 0202 	sub.w	r2, r8, r2
 800a790:	4592      	cmp	sl, r2
 800a792:	ddb7      	ble.n	800a704 <_dtoa_r+0xa2c>
 800a794:	4629      	mov	r1, r5
 800a796:	2300      	movs	r3, #0
 800a798:	220a      	movs	r2, #10
 800a79a:	4630      	mov	r0, r6
 800a79c:	f000 f96a 	bl	800aa74 <__multadd>
 800a7a0:	4605      	mov	r5, r0
 800a7a2:	e7ea      	b.n	800a77a <_dtoa_r+0xaa2>
 800a7a4:	0800befc 	.word	0x0800befc
 800a7a8:	0800be5c 	.word	0x0800be5c
 800a7ac:	0800be80 	.word	0x0800be80

0800a7b0 <_free_r>:
 800a7b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a7b2:	2900      	cmp	r1, #0
 800a7b4:	d044      	beq.n	800a840 <_free_r+0x90>
 800a7b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a7ba:	9001      	str	r0, [sp, #4]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	f1a1 0404 	sub.w	r4, r1, #4
 800a7c2:	bfb8      	it	lt
 800a7c4:	18e4      	addlt	r4, r4, r3
 800a7c6:	f000 f8e7 	bl	800a998 <__malloc_lock>
 800a7ca:	4a1e      	ldr	r2, [pc, #120]	; (800a844 <_free_r+0x94>)
 800a7cc:	9801      	ldr	r0, [sp, #4]
 800a7ce:	6813      	ldr	r3, [r2, #0]
 800a7d0:	b933      	cbnz	r3, 800a7e0 <_free_r+0x30>
 800a7d2:	6063      	str	r3, [r4, #4]
 800a7d4:	6014      	str	r4, [r2, #0]
 800a7d6:	b003      	add	sp, #12
 800a7d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a7dc:	f000 b8e2 	b.w	800a9a4 <__malloc_unlock>
 800a7e0:	42a3      	cmp	r3, r4
 800a7e2:	d908      	bls.n	800a7f6 <_free_r+0x46>
 800a7e4:	6825      	ldr	r5, [r4, #0]
 800a7e6:	1961      	adds	r1, r4, r5
 800a7e8:	428b      	cmp	r3, r1
 800a7ea:	bf01      	itttt	eq
 800a7ec:	6819      	ldreq	r1, [r3, #0]
 800a7ee:	685b      	ldreq	r3, [r3, #4]
 800a7f0:	1949      	addeq	r1, r1, r5
 800a7f2:	6021      	streq	r1, [r4, #0]
 800a7f4:	e7ed      	b.n	800a7d2 <_free_r+0x22>
 800a7f6:	461a      	mov	r2, r3
 800a7f8:	685b      	ldr	r3, [r3, #4]
 800a7fa:	b10b      	cbz	r3, 800a800 <_free_r+0x50>
 800a7fc:	42a3      	cmp	r3, r4
 800a7fe:	d9fa      	bls.n	800a7f6 <_free_r+0x46>
 800a800:	6811      	ldr	r1, [r2, #0]
 800a802:	1855      	adds	r5, r2, r1
 800a804:	42a5      	cmp	r5, r4
 800a806:	d10b      	bne.n	800a820 <_free_r+0x70>
 800a808:	6824      	ldr	r4, [r4, #0]
 800a80a:	4421      	add	r1, r4
 800a80c:	1854      	adds	r4, r2, r1
 800a80e:	42a3      	cmp	r3, r4
 800a810:	6011      	str	r1, [r2, #0]
 800a812:	d1e0      	bne.n	800a7d6 <_free_r+0x26>
 800a814:	681c      	ldr	r4, [r3, #0]
 800a816:	685b      	ldr	r3, [r3, #4]
 800a818:	6053      	str	r3, [r2, #4]
 800a81a:	440c      	add	r4, r1
 800a81c:	6014      	str	r4, [r2, #0]
 800a81e:	e7da      	b.n	800a7d6 <_free_r+0x26>
 800a820:	d902      	bls.n	800a828 <_free_r+0x78>
 800a822:	230c      	movs	r3, #12
 800a824:	6003      	str	r3, [r0, #0]
 800a826:	e7d6      	b.n	800a7d6 <_free_r+0x26>
 800a828:	6825      	ldr	r5, [r4, #0]
 800a82a:	1961      	adds	r1, r4, r5
 800a82c:	428b      	cmp	r3, r1
 800a82e:	bf04      	itt	eq
 800a830:	6819      	ldreq	r1, [r3, #0]
 800a832:	685b      	ldreq	r3, [r3, #4]
 800a834:	6063      	str	r3, [r4, #4]
 800a836:	bf04      	itt	eq
 800a838:	1949      	addeq	r1, r1, r5
 800a83a:	6021      	streq	r1, [r4, #0]
 800a83c:	6054      	str	r4, [r2, #4]
 800a83e:	e7ca      	b.n	800a7d6 <_free_r+0x26>
 800a840:	b003      	add	sp, #12
 800a842:	bd30      	pop	{r4, r5, pc}
 800a844:	200053fc 	.word	0x200053fc

0800a848 <malloc>:
 800a848:	4b02      	ldr	r3, [pc, #8]	; (800a854 <malloc+0xc>)
 800a84a:	4601      	mov	r1, r0
 800a84c:	6818      	ldr	r0, [r3, #0]
 800a84e:	f000 b823 	b.w	800a898 <_malloc_r>
 800a852:	bf00      	nop
 800a854:	2000007c 	.word	0x2000007c

0800a858 <sbrk_aligned>:
 800a858:	b570      	push	{r4, r5, r6, lr}
 800a85a:	4e0e      	ldr	r6, [pc, #56]	; (800a894 <sbrk_aligned+0x3c>)
 800a85c:	460c      	mov	r4, r1
 800a85e:	6831      	ldr	r1, [r6, #0]
 800a860:	4605      	mov	r5, r0
 800a862:	b911      	cbnz	r1, 800a86a <sbrk_aligned+0x12>
 800a864:	f000 fe40 	bl	800b4e8 <_sbrk_r>
 800a868:	6030      	str	r0, [r6, #0]
 800a86a:	4621      	mov	r1, r4
 800a86c:	4628      	mov	r0, r5
 800a86e:	f000 fe3b 	bl	800b4e8 <_sbrk_r>
 800a872:	1c43      	adds	r3, r0, #1
 800a874:	d00a      	beq.n	800a88c <sbrk_aligned+0x34>
 800a876:	1cc4      	adds	r4, r0, #3
 800a878:	f024 0403 	bic.w	r4, r4, #3
 800a87c:	42a0      	cmp	r0, r4
 800a87e:	d007      	beq.n	800a890 <sbrk_aligned+0x38>
 800a880:	1a21      	subs	r1, r4, r0
 800a882:	4628      	mov	r0, r5
 800a884:	f000 fe30 	bl	800b4e8 <_sbrk_r>
 800a888:	3001      	adds	r0, #1
 800a88a:	d101      	bne.n	800a890 <sbrk_aligned+0x38>
 800a88c:	f04f 34ff 	mov.w	r4, #4294967295
 800a890:	4620      	mov	r0, r4
 800a892:	bd70      	pop	{r4, r5, r6, pc}
 800a894:	20005400 	.word	0x20005400

0800a898 <_malloc_r>:
 800a898:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a89c:	1ccd      	adds	r5, r1, #3
 800a89e:	f025 0503 	bic.w	r5, r5, #3
 800a8a2:	3508      	adds	r5, #8
 800a8a4:	2d0c      	cmp	r5, #12
 800a8a6:	bf38      	it	cc
 800a8a8:	250c      	movcc	r5, #12
 800a8aa:	2d00      	cmp	r5, #0
 800a8ac:	4607      	mov	r7, r0
 800a8ae:	db01      	blt.n	800a8b4 <_malloc_r+0x1c>
 800a8b0:	42a9      	cmp	r1, r5
 800a8b2:	d905      	bls.n	800a8c0 <_malloc_r+0x28>
 800a8b4:	230c      	movs	r3, #12
 800a8b6:	603b      	str	r3, [r7, #0]
 800a8b8:	2600      	movs	r6, #0
 800a8ba:	4630      	mov	r0, r6
 800a8bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a8c0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a994 <_malloc_r+0xfc>
 800a8c4:	f000 f868 	bl	800a998 <__malloc_lock>
 800a8c8:	f8d8 3000 	ldr.w	r3, [r8]
 800a8cc:	461c      	mov	r4, r3
 800a8ce:	bb5c      	cbnz	r4, 800a928 <_malloc_r+0x90>
 800a8d0:	4629      	mov	r1, r5
 800a8d2:	4638      	mov	r0, r7
 800a8d4:	f7ff ffc0 	bl	800a858 <sbrk_aligned>
 800a8d8:	1c43      	adds	r3, r0, #1
 800a8da:	4604      	mov	r4, r0
 800a8dc:	d155      	bne.n	800a98a <_malloc_r+0xf2>
 800a8de:	f8d8 4000 	ldr.w	r4, [r8]
 800a8e2:	4626      	mov	r6, r4
 800a8e4:	2e00      	cmp	r6, #0
 800a8e6:	d145      	bne.n	800a974 <_malloc_r+0xdc>
 800a8e8:	2c00      	cmp	r4, #0
 800a8ea:	d048      	beq.n	800a97e <_malloc_r+0xe6>
 800a8ec:	6823      	ldr	r3, [r4, #0]
 800a8ee:	4631      	mov	r1, r6
 800a8f0:	4638      	mov	r0, r7
 800a8f2:	eb04 0903 	add.w	r9, r4, r3
 800a8f6:	f000 fdf7 	bl	800b4e8 <_sbrk_r>
 800a8fa:	4581      	cmp	r9, r0
 800a8fc:	d13f      	bne.n	800a97e <_malloc_r+0xe6>
 800a8fe:	6821      	ldr	r1, [r4, #0]
 800a900:	1a6d      	subs	r5, r5, r1
 800a902:	4629      	mov	r1, r5
 800a904:	4638      	mov	r0, r7
 800a906:	f7ff ffa7 	bl	800a858 <sbrk_aligned>
 800a90a:	3001      	adds	r0, #1
 800a90c:	d037      	beq.n	800a97e <_malloc_r+0xe6>
 800a90e:	6823      	ldr	r3, [r4, #0]
 800a910:	442b      	add	r3, r5
 800a912:	6023      	str	r3, [r4, #0]
 800a914:	f8d8 3000 	ldr.w	r3, [r8]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d038      	beq.n	800a98e <_malloc_r+0xf6>
 800a91c:	685a      	ldr	r2, [r3, #4]
 800a91e:	42a2      	cmp	r2, r4
 800a920:	d12b      	bne.n	800a97a <_malloc_r+0xe2>
 800a922:	2200      	movs	r2, #0
 800a924:	605a      	str	r2, [r3, #4]
 800a926:	e00f      	b.n	800a948 <_malloc_r+0xb0>
 800a928:	6822      	ldr	r2, [r4, #0]
 800a92a:	1b52      	subs	r2, r2, r5
 800a92c:	d41f      	bmi.n	800a96e <_malloc_r+0xd6>
 800a92e:	2a0b      	cmp	r2, #11
 800a930:	d917      	bls.n	800a962 <_malloc_r+0xca>
 800a932:	1961      	adds	r1, r4, r5
 800a934:	42a3      	cmp	r3, r4
 800a936:	6025      	str	r5, [r4, #0]
 800a938:	bf18      	it	ne
 800a93a:	6059      	strne	r1, [r3, #4]
 800a93c:	6863      	ldr	r3, [r4, #4]
 800a93e:	bf08      	it	eq
 800a940:	f8c8 1000 	streq.w	r1, [r8]
 800a944:	5162      	str	r2, [r4, r5]
 800a946:	604b      	str	r3, [r1, #4]
 800a948:	4638      	mov	r0, r7
 800a94a:	f104 060b 	add.w	r6, r4, #11
 800a94e:	f000 f829 	bl	800a9a4 <__malloc_unlock>
 800a952:	f026 0607 	bic.w	r6, r6, #7
 800a956:	1d23      	adds	r3, r4, #4
 800a958:	1af2      	subs	r2, r6, r3
 800a95a:	d0ae      	beq.n	800a8ba <_malloc_r+0x22>
 800a95c:	1b9b      	subs	r3, r3, r6
 800a95e:	50a3      	str	r3, [r4, r2]
 800a960:	e7ab      	b.n	800a8ba <_malloc_r+0x22>
 800a962:	42a3      	cmp	r3, r4
 800a964:	6862      	ldr	r2, [r4, #4]
 800a966:	d1dd      	bne.n	800a924 <_malloc_r+0x8c>
 800a968:	f8c8 2000 	str.w	r2, [r8]
 800a96c:	e7ec      	b.n	800a948 <_malloc_r+0xb0>
 800a96e:	4623      	mov	r3, r4
 800a970:	6864      	ldr	r4, [r4, #4]
 800a972:	e7ac      	b.n	800a8ce <_malloc_r+0x36>
 800a974:	4634      	mov	r4, r6
 800a976:	6876      	ldr	r6, [r6, #4]
 800a978:	e7b4      	b.n	800a8e4 <_malloc_r+0x4c>
 800a97a:	4613      	mov	r3, r2
 800a97c:	e7cc      	b.n	800a918 <_malloc_r+0x80>
 800a97e:	230c      	movs	r3, #12
 800a980:	603b      	str	r3, [r7, #0]
 800a982:	4638      	mov	r0, r7
 800a984:	f000 f80e 	bl	800a9a4 <__malloc_unlock>
 800a988:	e797      	b.n	800a8ba <_malloc_r+0x22>
 800a98a:	6025      	str	r5, [r4, #0]
 800a98c:	e7dc      	b.n	800a948 <_malloc_r+0xb0>
 800a98e:	605b      	str	r3, [r3, #4]
 800a990:	deff      	udf	#255	; 0xff
 800a992:	bf00      	nop
 800a994:	200053fc 	.word	0x200053fc

0800a998 <__malloc_lock>:
 800a998:	4801      	ldr	r0, [pc, #4]	; (800a9a0 <__malloc_lock+0x8>)
 800a99a:	f7ff b904 	b.w	8009ba6 <__retarget_lock_acquire_recursive>
 800a99e:	bf00      	nop
 800a9a0:	200053f8 	.word	0x200053f8

0800a9a4 <__malloc_unlock>:
 800a9a4:	4801      	ldr	r0, [pc, #4]	; (800a9ac <__malloc_unlock+0x8>)
 800a9a6:	f7ff b8ff 	b.w	8009ba8 <__retarget_lock_release_recursive>
 800a9aa:	bf00      	nop
 800a9ac:	200053f8 	.word	0x200053f8

0800a9b0 <_Balloc>:
 800a9b0:	b570      	push	{r4, r5, r6, lr}
 800a9b2:	69c6      	ldr	r6, [r0, #28]
 800a9b4:	4604      	mov	r4, r0
 800a9b6:	460d      	mov	r5, r1
 800a9b8:	b976      	cbnz	r6, 800a9d8 <_Balloc+0x28>
 800a9ba:	2010      	movs	r0, #16
 800a9bc:	f7ff ff44 	bl	800a848 <malloc>
 800a9c0:	4602      	mov	r2, r0
 800a9c2:	61e0      	str	r0, [r4, #28]
 800a9c4:	b920      	cbnz	r0, 800a9d0 <_Balloc+0x20>
 800a9c6:	4b18      	ldr	r3, [pc, #96]	; (800aa28 <_Balloc+0x78>)
 800a9c8:	4818      	ldr	r0, [pc, #96]	; (800aa2c <_Balloc+0x7c>)
 800a9ca:	216b      	movs	r1, #107	; 0x6b
 800a9cc:	f000 fd9c 	bl	800b508 <__assert_func>
 800a9d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a9d4:	6006      	str	r6, [r0, #0]
 800a9d6:	60c6      	str	r6, [r0, #12]
 800a9d8:	69e6      	ldr	r6, [r4, #28]
 800a9da:	68f3      	ldr	r3, [r6, #12]
 800a9dc:	b183      	cbz	r3, 800aa00 <_Balloc+0x50>
 800a9de:	69e3      	ldr	r3, [r4, #28]
 800a9e0:	68db      	ldr	r3, [r3, #12]
 800a9e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a9e6:	b9b8      	cbnz	r0, 800aa18 <_Balloc+0x68>
 800a9e8:	2101      	movs	r1, #1
 800a9ea:	fa01 f605 	lsl.w	r6, r1, r5
 800a9ee:	1d72      	adds	r2, r6, #5
 800a9f0:	0092      	lsls	r2, r2, #2
 800a9f2:	4620      	mov	r0, r4
 800a9f4:	f000 fda6 	bl	800b544 <_calloc_r>
 800a9f8:	b160      	cbz	r0, 800aa14 <_Balloc+0x64>
 800a9fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a9fe:	e00e      	b.n	800aa1e <_Balloc+0x6e>
 800aa00:	2221      	movs	r2, #33	; 0x21
 800aa02:	2104      	movs	r1, #4
 800aa04:	4620      	mov	r0, r4
 800aa06:	f000 fd9d 	bl	800b544 <_calloc_r>
 800aa0a:	69e3      	ldr	r3, [r4, #28]
 800aa0c:	60f0      	str	r0, [r6, #12]
 800aa0e:	68db      	ldr	r3, [r3, #12]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d1e4      	bne.n	800a9de <_Balloc+0x2e>
 800aa14:	2000      	movs	r0, #0
 800aa16:	bd70      	pop	{r4, r5, r6, pc}
 800aa18:	6802      	ldr	r2, [r0, #0]
 800aa1a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aa1e:	2300      	movs	r3, #0
 800aa20:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aa24:	e7f7      	b.n	800aa16 <_Balloc+0x66>
 800aa26:	bf00      	nop
 800aa28:	0800be8d 	.word	0x0800be8d
 800aa2c:	0800bf0d 	.word	0x0800bf0d

0800aa30 <_Bfree>:
 800aa30:	b570      	push	{r4, r5, r6, lr}
 800aa32:	69c6      	ldr	r6, [r0, #28]
 800aa34:	4605      	mov	r5, r0
 800aa36:	460c      	mov	r4, r1
 800aa38:	b976      	cbnz	r6, 800aa58 <_Bfree+0x28>
 800aa3a:	2010      	movs	r0, #16
 800aa3c:	f7ff ff04 	bl	800a848 <malloc>
 800aa40:	4602      	mov	r2, r0
 800aa42:	61e8      	str	r0, [r5, #28]
 800aa44:	b920      	cbnz	r0, 800aa50 <_Bfree+0x20>
 800aa46:	4b09      	ldr	r3, [pc, #36]	; (800aa6c <_Bfree+0x3c>)
 800aa48:	4809      	ldr	r0, [pc, #36]	; (800aa70 <_Bfree+0x40>)
 800aa4a:	218f      	movs	r1, #143	; 0x8f
 800aa4c:	f000 fd5c 	bl	800b508 <__assert_func>
 800aa50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aa54:	6006      	str	r6, [r0, #0]
 800aa56:	60c6      	str	r6, [r0, #12]
 800aa58:	b13c      	cbz	r4, 800aa6a <_Bfree+0x3a>
 800aa5a:	69eb      	ldr	r3, [r5, #28]
 800aa5c:	6862      	ldr	r2, [r4, #4]
 800aa5e:	68db      	ldr	r3, [r3, #12]
 800aa60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aa64:	6021      	str	r1, [r4, #0]
 800aa66:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800aa6a:	bd70      	pop	{r4, r5, r6, pc}
 800aa6c:	0800be8d 	.word	0x0800be8d
 800aa70:	0800bf0d 	.word	0x0800bf0d

0800aa74 <__multadd>:
 800aa74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa78:	690d      	ldr	r5, [r1, #16]
 800aa7a:	4607      	mov	r7, r0
 800aa7c:	460c      	mov	r4, r1
 800aa7e:	461e      	mov	r6, r3
 800aa80:	f101 0c14 	add.w	ip, r1, #20
 800aa84:	2000      	movs	r0, #0
 800aa86:	f8dc 3000 	ldr.w	r3, [ip]
 800aa8a:	b299      	uxth	r1, r3
 800aa8c:	fb02 6101 	mla	r1, r2, r1, r6
 800aa90:	0c1e      	lsrs	r6, r3, #16
 800aa92:	0c0b      	lsrs	r3, r1, #16
 800aa94:	fb02 3306 	mla	r3, r2, r6, r3
 800aa98:	b289      	uxth	r1, r1
 800aa9a:	3001      	adds	r0, #1
 800aa9c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800aaa0:	4285      	cmp	r5, r0
 800aaa2:	f84c 1b04 	str.w	r1, [ip], #4
 800aaa6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800aaaa:	dcec      	bgt.n	800aa86 <__multadd+0x12>
 800aaac:	b30e      	cbz	r6, 800aaf2 <__multadd+0x7e>
 800aaae:	68a3      	ldr	r3, [r4, #8]
 800aab0:	42ab      	cmp	r3, r5
 800aab2:	dc19      	bgt.n	800aae8 <__multadd+0x74>
 800aab4:	6861      	ldr	r1, [r4, #4]
 800aab6:	4638      	mov	r0, r7
 800aab8:	3101      	adds	r1, #1
 800aaba:	f7ff ff79 	bl	800a9b0 <_Balloc>
 800aabe:	4680      	mov	r8, r0
 800aac0:	b928      	cbnz	r0, 800aace <__multadd+0x5a>
 800aac2:	4602      	mov	r2, r0
 800aac4:	4b0c      	ldr	r3, [pc, #48]	; (800aaf8 <__multadd+0x84>)
 800aac6:	480d      	ldr	r0, [pc, #52]	; (800aafc <__multadd+0x88>)
 800aac8:	21ba      	movs	r1, #186	; 0xba
 800aaca:	f000 fd1d 	bl	800b508 <__assert_func>
 800aace:	6922      	ldr	r2, [r4, #16]
 800aad0:	3202      	adds	r2, #2
 800aad2:	f104 010c 	add.w	r1, r4, #12
 800aad6:	0092      	lsls	r2, r2, #2
 800aad8:	300c      	adds	r0, #12
 800aada:	f7ff f866 	bl	8009baa <memcpy>
 800aade:	4621      	mov	r1, r4
 800aae0:	4638      	mov	r0, r7
 800aae2:	f7ff ffa5 	bl	800aa30 <_Bfree>
 800aae6:	4644      	mov	r4, r8
 800aae8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800aaec:	3501      	adds	r5, #1
 800aaee:	615e      	str	r6, [r3, #20]
 800aaf0:	6125      	str	r5, [r4, #16]
 800aaf2:	4620      	mov	r0, r4
 800aaf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aaf8:	0800befc 	.word	0x0800befc
 800aafc:	0800bf0d 	.word	0x0800bf0d

0800ab00 <__hi0bits>:
 800ab00:	0c03      	lsrs	r3, r0, #16
 800ab02:	041b      	lsls	r3, r3, #16
 800ab04:	b9d3      	cbnz	r3, 800ab3c <__hi0bits+0x3c>
 800ab06:	0400      	lsls	r0, r0, #16
 800ab08:	2310      	movs	r3, #16
 800ab0a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ab0e:	bf04      	itt	eq
 800ab10:	0200      	lsleq	r0, r0, #8
 800ab12:	3308      	addeq	r3, #8
 800ab14:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ab18:	bf04      	itt	eq
 800ab1a:	0100      	lsleq	r0, r0, #4
 800ab1c:	3304      	addeq	r3, #4
 800ab1e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ab22:	bf04      	itt	eq
 800ab24:	0080      	lsleq	r0, r0, #2
 800ab26:	3302      	addeq	r3, #2
 800ab28:	2800      	cmp	r0, #0
 800ab2a:	db05      	blt.n	800ab38 <__hi0bits+0x38>
 800ab2c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ab30:	f103 0301 	add.w	r3, r3, #1
 800ab34:	bf08      	it	eq
 800ab36:	2320      	moveq	r3, #32
 800ab38:	4618      	mov	r0, r3
 800ab3a:	4770      	bx	lr
 800ab3c:	2300      	movs	r3, #0
 800ab3e:	e7e4      	b.n	800ab0a <__hi0bits+0xa>

0800ab40 <__lo0bits>:
 800ab40:	6803      	ldr	r3, [r0, #0]
 800ab42:	f013 0207 	ands.w	r2, r3, #7
 800ab46:	d00c      	beq.n	800ab62 <__lo0bits+0x22>
 800ab48:	07d9      	lsls	r1, r3, #31
 800ab4a:	d422      	bmi.n	800ab92 <__lo0bits+0x52>
 800ab4c:	079a      	lsls	r2, r3, #30
 800ab4e:	bf49      	itett	mi
 800ab50:	085b      	lsrmi	r3, r3, #1
 800ab52:	089b      	lsrpl	r3, r3, #2
 800ab54:	6003      	strmi	r3, [r0, #0]
 800ab56:	2201      	movmi	r2, #1
 800ab58:	bf5c      	itt	pl
 800ab5a:	6003      	strpl	r3, [r0, #0]
 800ab5c:	2202      	movpl	r2, #2
 800ab5e:	4610      	mov	r0, r2
 800ab60:	4770      	bx	lr
 800ab62:	b299      	uxth	r1, r3
 800ab64:	b909      	cbnz	r1, 800ab6a <__lo0bits+0x2a>
 800ab66:	0c1b      	lsrs	r3, r3, #16
 800ab68:	2210      	movs	r2, #16
 800ab6a:	b2d9      	uxtb	r1, r3
 800ab6c:	b909      	cbnz	r1, 800ab72 <__lo0bits+0x32>
 800ab6e:	3208      	adds	r2, #8
 800ab70:	0a1b      	lsrs	r3, r3, #8
 800ab72:	0719      	lsls	r1, r3, #28
 800ab74:	bf04      	itt	eq
 800ab76:	091b      	lsreq	r3, r3, #4
 800ab78:	3204      	addeq	r2, #4
 800ab7a:	0799      	lsls	r1, r3, #30
 800ab7c:	bf04      	itt	eq
 800ab7e:	089b      	lsreq	r3, r3, #2
 800ab80:	3202      	addeq	r2, #2
 800ab82:	07d9      	lsls	r1, r3, #31
 800ab84:	d403      	bmi.n	800ab8e <__lo0bits+0x4e>
 800ab86:	085b      	lsrs	r3, r3, #1
 800ab88:	f102 0201 	add.w	r2, r2, #1
 800ab8c:	d003      	beq.n	800ab96 <__lo0bits+0x56>
 800ab8e:	6003      	str	r3, [r0, #0]
 800ab90:	e7e5      	b.n	800ab5e <__lo0bits+0x1e>
 800ab92:	2200      	movs	r2, #0
 800ab94:	e7e3      	b.n	800ab5e <__lo0bits+0x1e>
 800ab96:	2220      	movs	r2, #32
 800ab98:	e7e1      	b.n	800ab5e <__lo0bits+0x1e>
	...

0800ab9c <__i2b>:
 800ab9c:	b510      	push	{r4, lr}
 800ab9e:	460c      	mov	r4, r1
 800aba0:	2101      	movs	r1, #1
 800aba2:	f7ff ff05 	bl	800a9b0 <_Balloc>
 800aba6:	4602      	mov	r2, r0
 800aba8:	b928      	cbnz	r0, 800abb6 <__i2b+0x1a>
 800abaa:	4b05      	ldr	r3, [pc, #20]	; (800abc0 <__i2b+0x24>)
 800abac:	4805      	ldr	r0, [pc, #20]	; (800abc4 <__i2b+0x28>)
 800abae:	f240 1145 	movw	r1, #325	; 0x145
 800abb2:	f000 fca9 	bl	800b508 <__assert_func>
 800abb6:	2301      	movs	r3, #1
 800abb8:	6144      	str	r4, [r0, #20]
 800abba:	6103      	str	r3, [r0, #16]
 800abbc:	bd10      	pop	{r4, pc}
 800abbe:	bf00      	nop
 800abc0:	0800befc 	.word	0x0800befc
 800abc4:	0800bf0d 	.word	0x0800bf0d

0800abc8 <__multiply>:
 800abc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abcc:	4691      	mov	r9, r2
 800abce:	690a      	ldr	r2, [r1, #16]
 800abd0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800abd4:	429a      	cmp	r2, r3
 800abd6:	bfb8      	it	lt
 800abd8:	460b      	movlt	r3, r1
 800abda:	460c      	mov	r4, r1
 800abdc:	bfbc      	itt	lt
 800abde:	464c      	movlt	r4, r9
 800abe0:	4699      	movlt	r9, r3
 800abe2:	6927      	ldr	r7, [r4, #16]
 800abe4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800abe8:	68a3      	ldr	r3, [r4, #8]
 800abea:	6861      	ldr	r1, [r4, #4]
 800abec:	eb07 060a 	add.w	r6, r7, sl
 800abf0:	42b3      	cmp	r3, r6
 800abf2:	b085      	sub	sp, #20
 800abf4:	bfb8      	it	lt
 800abf6:	3101      	addlt	r1, #1
 800abf8:	f7ff feda 	bl	800a9b0 <_Balloc>
 800abfc:	b930      	cbnz	r0, 800ac0c <__multiply+0x44>
 800abfe:	4602      	mov	r2, r0
 800ac00:	4b44      	ldr	r3, [pc, #272]	; (800ad14 <__multiply+0x14c>)
 800ac02:	4845      	ldr	r0, [pc, #276]	; (800ad18 <__multiply+0x150>)
 800ac04:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800ac08:	f000 fc7e 	bl	800b508 <__assert_func>
 800ac0c:	f100 0514 	add.w	r5, r0, #20
 800ac10:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ac14:	462b      	mov	r3, r5
 800ac16:	2200      	movs	r2, #0
 800ac18:	4543      	cmp	r3, r8
 800ac1a:	d321      	bcc.n	800ac60 <__multiply+0x98>
 800ac1c:	f104 0314 	add.w	r3, r4, #20
 800ac20:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ac24:	f109 0314 	add.w	r3, r9, #20
 800ac28:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ac2c:	9202      	str	r2, [sp, #8]
 800ac2e:	1b3a      	subs	r2, r7, r4
 800ac30:	3a15      	subs	r2, #21
 800ac32:	f022 0203 	bic.w	r2, r2, #3
 800ac36:	3204      	adds	r2, #4
 800ac38:	f104 0115 	add.w	r1, r4, #21
 800ac3c:	428f      	cmp	r7, r1
 800ac3e:	bf38      	it	cc
 800ac40:	2204      	movcc	r2, #4
 800ac42:	9201      	str	r2, [sp, #4]
 800ac44:	9a02      	ldr	r2, [sp, #8]
 800ac46:	9303      	str	r3, [sp, #12]
 800ac48:	429a      	cmp	r2, r3
 800ac4a:	d80c      	bhi.n	800ac66 <__multiply+0x9e>
 800ac4c:	2e00      	cmp	r6, #0
 800ac4e:	dd03      	ble.n	800ac58 <__multiply+0x90>
 800ac50:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d05b      	beq.n	800ad10 <__multiply+0x148>
 800ac58:	6106      	str	r6, [r0, #16]
 800ac5a:	b005      	add	sp, #20
 800ac5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac60:	f843 2b04 	str.w	r2, [r3], #4
 800ac64:	e7d8      	b.n	800ac18 <__multiply+0x50>
 800ac66:	f8b3 a000 	ldrh.w	sl, [r3]
 800ac6a:	f1ba 0f00 	cmp.w	sl, #0
 800ac6e:	d024      	beq.n	800acba <__multiply+0xf2>
 800ac70:	f104 0e14 	add.w	lr, r4, #20
 800ac74:	46a9      	mov	r9, r5
 800ac76:	f04f 0c00 	mov.w	ip, #0
 800ac7a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ac7e:	f8d9 1000 	ldr.w	r1, [r9]
 800ac82:	fa1f fb82 	uxth.w	fp, r2
 800ac86:	b289      	uxth	r1, r1
 800ac88:	fb0a 110b 	mla	r1, sl, fp, r1
 800ac8c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ac90:	f8d9 2000 	ldr.w	r2, [r9]
 800ac94:	4461      	add	r1, ip
 800ac96:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ac9a:	fb0a c20b 	mla	r2, sl, fp, ip
 800ac9e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800aca2:	b289      	uxth	r1, r1
 800aca4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800aca8:	4577      	cmp	r7, lr
 800acaa:	f849 1b04 	str.w	r1, [r9], #4
 800acae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800acb2:	d8e2      	bhi.n	800ac7a <__multiply+0xb2>
 800acb4:	9a01      	ldr	r2, [sp, #4]
 800acb6:	f845 c002 	str.w	ip, [r5, r2]
 800acba:	9a03      	ldr	r2, [sp, #12]
 800acbc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800acc0:	3304      	adds	r3, #4
 800acc2:	f1b9 0f00 	cmp.w	r9, #0
 800acc6:	d021      	beq.n	800ad0c <__multiply+0x144>
 800acc8:	6829      	ldr	r1, [r5, #0]
 800acca:	f104 0c14 	add.w	ip, r4, #20
 800acce:	46ae      	mov	lr, r5
 800acd0:	f04f 0a00 	mov.w	sl, #0
 800acd4:	f8bc b000 	ldrh.w	fp, [ip]
 800acd8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800acdc:	fb09 220b 	mla	r2, r9, fp, r2
 800ace0:	4452      	add	r2, sl
 800ace2:	b289      	uxth	r1, r1
 800ace4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ace8:	f84e 1b04 	str.w	r1, [lr], #4
 800acec:	f85c 1b04 	ldr.w	r1, [ip], #4
 800acf0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800acf4:	f8be 1000 	ldrh.w	r1, [lr]
 800acf8:	fb09 110a 	mla	r1, r9, sl, r1
 800acfc:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800ad00:	4567      	cmp	r7, ip
 800ad02:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ad06:	d8e5      	bhi.n	800acd4 <__multiply+0x10c>
 800ad08:	9a01      	ldr	r2, [sp, #4]
 800ad0a:	50a9      	str	r1, [r5, r2]
 800ad0c:	3504      	adds	r5, #4
 800ad0e:	e799      	b.n	800ac44 <__multiply+0x7c>
 800ad10:	3e01      	subs	r6, #1
 800ad12:	e79b      	b.n	800ac4c <__multiply+0x84>
 800ad14:	0800befc 	.word	0x0800befc
 800ad18:	0800bf0d 	.word	0x0800bf0d

0800ad1c <__pow5mult>:
 800ad1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad20:	4615      	mov	r5, r2
 800ad22:	f012 0203 	ands.w	r2, r2, #3
 800ad26:	4606      	mov	r6, r0
 800ad28:	460f      	mov	r7, r1
 800ad2a:	d007      	beq.n	800ad3c <__pow5mult+0x20>
 800ad2c:	4c25      	ldr	r4, [pc, #148]	; (800adc4 <__pow5mult+0xa8>)
 800ad2e:	3a01      	subs	r2, #1
 800ad30:	2300      	movs	r3, #0
 800ad32:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ad36:	f7ff fe9d 	bl	800aa74 <__multadd>
 800ad3a:	4607      	mov	r7, r0
 800ad3c:	10ad      	asrs	r5, r5, #2
 800ad3e:	d03d      	beq.n	800adbc <__pow5mult+0xa0>
 800ad40:	69f4      	ldr	r4, [r6, #28]
 800ad42:	b97c      	cbnz	r4, 800ad64 <__pow5mult+0x48>
 800ad44:	2010      	movs	r0, #16
 800ad46:	f7ff fd7f 	bl	800a848 <malloc>
 800ad4a:	4602      	mov	r2, r0
 800ad4c:	61f0      	str	r0, [r6, #28]
 800ad4e:	b928      	cbnz	r0, 800ad5c <__pow5mult+0x40>
 800ad50:	4b1d      	ldr	r3, [pc, #116]	; (800adc8 <__pow5mult+0xac>)
 800ad52:	481e      	ldr	r0, [pc, #120]	; (800adcc <__pow5mult+0xb0>)
 800ad54:	f240 11b3 	movw	r1, #435	; 0x1b3
 800ad58:	f000 fbd6 	bl	800b508 <__assert_func>
 800ad5c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ad60:	6004      	str	r4, [r0, #0]
 800ad62:	60c4      	str	r4, [r0, #12]
 800ad64:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800ad68:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ad6c:	b94c      	cbnz	r4, 800ad82 <__pow5mult+0x66>
 800ad6e:	f240 2171 	movw	r1, #625	; 0x271
 800ad72:	4630      	mov	r0, r6
 800ad74:	f7ff ff12 	bl	800ab9c <__i2b>
 800ad78:	2300      	movs	r3, #0
 800ad7a:	f8c8 0008 	str.w	r0, [r8, #8]
 800ad7e:	4604      	mov	r4, r0
 800ad80:	6003      	str	r3, [r0, #0]
 800ad82:	f04f 0900 	mov.w	r9, #0
 800ad86:	07eb      	lsls	r3, r5, #31
 800ad88:	d50a      	bpl.n	800ada0 <__pow5mult+0x84>
 800ad8a:	4639      	mov	r1, r7
 800ad8c:	4622      	mov	r2, r4
 800ad8e:	4630      	mov	r0, r6
 800ad90:	f7ff ff1a 	bl	800abc8 <__multiply>
 800ad94:	4639      	mov	r1, r7
 800ad96:	4680      	mov	r8, r0
 800ad98:	4630      	mov	r0, r6
 800ad9a:	f7ff fe49 	bl	800aa30 <_Bfree>
 800ad9e:	4647      	mov	r7, r8
 800ada0:	106d      	asrs	r5, r5, #1
 800ada2:	d00b      	beq.n	800adbc <__pow5mult+0xa0>
 800ada4:	6820      	ldr	r0, [r4, #0]
 800ada6:	b938      	cbnz	r0, 800adb8 <__pow5mult+0x9c>
 800ada8:	4622      	mov	r2, r4
 800adaa:	4621      	mov	r1, r4
 800adac:	4630      	mov	r0, r6
 800adae:	f7ff ff0b 	bl	800abc8 <__multiply>
 800adb2:	6020      	str	r0, [r4, #0]
 800adb4:	f8c0 9000 	str.w	r9, [r0]
 800adb8:	4604      	mov	r4, r0
 800adba:	e7e4      	b.n	800ad86 <__pow5mult+0x6a>
 800adbc:	4638      	mov	r0, r7
 800adbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800adc2:	bf00      	nop
 800adc4:	0800c058 	.word	0x0800c058
 800adc8:	0800be8d 	.word	0x0800be8d
 800adcc:	0800bf0d 	.word	0x0800bf0d

0800add0 <__lshift>:
 800add0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800add4:	460c      	mov	r4, r1
 800add6:	6849      	ldr	r1, [r1, #4]
 800add8:	6923      	ldr	r3, [r4, #16]
 800adda:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800adde:	68a3      	ldr	r3, [r4, #8]
 800ade0:	4607      	mov	r7, r0
 800ade2:	4691      	mov	r9, r2
 800ade4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ade8:	f108 0601 	add.w	r6, r8, #1
 800adec:	42b3      	cmp	r3, r6
 800adee:	db0b      	blt.n	800ae08 <__lshift+0x38>
 800adf0:	4638      	mov	r0, r7
 800adf2:	f7ff fddd 	bl	800a9b0 <_Balloc>
 800adf6:	4605      	mov	r5, r0
 800adf8:	b948      	cbnz	r0, 800ae0e <__lshift+0x3e>
 800adfa:	4602      	mov	r2, r0
 800adfc:	4b28      	ldr	r3, [pc, #160]	; (800aea0 <__lshift+0xd0>)
 800adfe:	4829      	ldr	r0, [pc, #164]	; (800aea4 <__lshift+0xd4>)
 800ae00:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800ae04:	f000 fb80 	bl	800b508 <__assert_func>
 800ae08:	3101      	adds	r1, #1
 800ae0a:	005b      	lsls	r3, r3, #1
 800ae0c:	e7ee      	b.n	800adec <__lshift+0x1c>
 800ae0e:	2300      	movs	r3, #0
 800ae10:	f100 0114 	add.w	r1, r0, #20
 800ae14:	f100 0210 	add.w	r2, r0, #16
 800ae18:	4618      	mov	r0, r3
 800ae1a:	4553      	cmp	r3, sl
 800ae1c:	db33      	blt.n	800ae86 <__lshift+0xb6>
 800ae1e:	6920      	ldr	r0, [r4, #16]
 800ae20:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ae24:	f104 0314 	add.w	r3, r4, #20
 800ae28:	f019 091f 	ands.w	r9, r9, #31
 800ae2c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ae30:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ae34:	d02b      	beq.n	800ae8e <__lshift+0xbe>
 800ae36:	f1c9 0e20 	rsb	lr, r9, #32
 800ae3a:	468a      	mov	sl, r1
 800ae3c:	2200      	movs	r2, #0
 800ae3e:	6818      	ldr	r0, [r3, #0]
 800ae40:	fa00 f009 	lsl.w	r0, r0, r9
 800ae44:	4310      	orrs	r0, r2
 800ae46:	f84a 0b04 	str.w	r0, [sl], #4
 800ae4a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae4e:	459c      	cmp	ip, r3
 800ae50:	fa22 f20e 	lsr.w	r2, r2, lr
 800ae54:	d8f3      	bhi.n	800ae3e <__lshift+0x6e>
 800ae56:	ebac 0304 	sub.w	r3, ip, r4
 800ae5a:	3b15      	subs	r3, #21
 800ae5c:	f023 0303 	bic.w	r3, r3, #3
 800ae60:	3304      	adds	r3, #4
 800ae62:	f104 0015 	add.w	r0, r4, #21
 800ae66:	4584      	cmp	ip, r0
 800ae68:	bf38      	it	cc
 800ae6a:	2304      	movcc	r3, #4
 800ae6c:	50ca      	str	r2, [r1, r3]
 800ae6e:	b10a      	cbz	r2, 800ae74 <__lshift+0xa4>
 800ae70:	f108 0602 	add.w	r6, r8, #2
 800ae74:	3e01      	subs	r6, #1
 800ae76:	4638      	mov	r0, r7
 800ae78:	612e      	str	r6, [r5, #16]
 800ae7a:	4621      	mov	r1, r4
 800ae7c:	f7ff fdd8 	bl	800aa30 <_Bfree>
 800ae80:	4628      	mov	r0, r5
 800ae82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae86:	f842 0f04 	str.w	r0, [r2, #4]!
 800ae8a:	3301      	adds	r3, #1
 800ae8c:	e7c5      	b.n	800ae1a <__lshift+0x4a>
 800ae8e:	3904      	subs	r1, #4
 800ae90:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae94:	f841 2f04 	str.w	r2, [r1, #4]!
 800ae98:	459c      	cmp	ip, r3
 800ae9a:	d8f9      	bhi.n	800ae90 <__lshift+0xc0>
 800ae9c:	e7ea      	b.n	800ae74 <__lshift+0xa4>
 800ae9e:	bf00      	nop
 800aea0:	0800befc 	.word	0x0800befc
 800aea4:	0800bf0d 	.word	0x0800bf0d

0800aea8 <__mcmp>:
 800aea8:	b530      	push	{r4, r5, lr}
 800aeaa:	6902      	ldr	r2, [r0, #16]
 800aeac:	690c      	ldr	r4, [r1, #16]
 800aeae:	1b12      	subs	r2, r2, r4
 800aeb0:	d10e      	bne.n	800aed0 <__mcmp+0x28>
 800aeb2:	f100 0314 	add.w	r3, r0, #20
 800aeb6:	3114      	adds	r1, #20
 800aeb8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800aebc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800aec0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800aec4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800aec8:	42a5      	cmp	r5, r4
 800aeca:	d003      	beq.n	800aed4 <__mcmp+0x2c>
 800aecc:	d305      	bcc.n	800aeda <__mcmp+0x32>
 800aece:	2201      	movs	r2, #1
 800aed0:	4610      	mov	r0, r2
 800aed2:	bd30      	pop	{r4, r5, pc}
 800aed4:	4283      	cmp	r3, r0
 800aed6:	d3f3      	bcc.n	800aec0 <__mcmp+0x18>
 800aed8:	e7fa      	b.n	800aed0 <__mcmp+0x28>
 800aeda:	f04f 32ff 	mov.w	r2, #4294967295
 800aede:	e7f7      	b.n	800aed0 <__mcmp+0x28>

0800aee0 <__mdiff>:
 800aee0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aee4:	460c      	mov	r4, r1
 800aee6:	4606      	mov	r6, r0
 800aee8:	4611      	mov	r1, r2
 800aeea:	4620      	mov	r0, r4
 800aeec:	4690      	mov	r8, r2
 800aeee:	f7ff ffdb 	bl	800aea8 <__mcmp>
 800aef2:	1e05      	subs	r5, r0, #0
 800aef4:	d110      	bne.n	800af18 <__mdiff+0x38>
 800aef6:	4629      	mov	r1, r5
 800aef8:	4630      	mov	r0, r6
 800aefa:	f7ff fd59 	bl	800a9b0 <_Balloc>
 800aefe:	b930      	cbnz	r0, 800af0e <__mdiff+0x2e>
 800af00:	4b3a      	ldr	r3, [pc, #232]	; (800afec <__mdiff+0x10c>)
 800af02:	4602      	mov	r2, r0
 800af04:	f240 2137 	movw	r1, #567	; 0x237
 800af08:	4839      	ldr	r0, [pc, #228]	; (800aff0 <__mdiff+0x110>)
 800af0a:	f000 fafd 	bl	800b508 <__assert_func>
 800af0e:	2301      	movs	r3, #1
 800af10:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800af14:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af18:	bfa4      	itt	ge
 800af1a:	4643      	movge	r3, r8
 800af1c:	46a0      	movge	r8, r4
 800af1e:	4630      	mov	r0, r6
 800af20:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800af24:	bfa6      	itte	ge
 800af26:	461c      	movge	r4, r3
 800af28:	2500      	movge	r5, #0
 800af2a:	2501      	movlt	r5, #1
 800af2c:	f7ff fd40 	bl	800a9b0 <_Balloc>
 800af30:	b920      	cbnz	r0, 800af3c <__mdiff+0x5c>
 800af32:	4b2e      	ldr	r3, [pc, #184]	; (800afec <__mdiff+0x10c>)
 800af34:	4602      	mov	r2, r0
 800af36:	f240 2145 	movw	r1, #581	; 0x245
 800af3a:	e7e5      	b.n	800af08 <__mdiff+0x28>
 800af3c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800af40:	6926      	ldr	r6, [r4, #16]
 800af42:	60c5      	str	r5, [r0, #12]
 800af44:	f104 0914 	add.w	r9, r4, #20
 800af48:	f108 0514 	add.w	r5, r8, #20
 800af4c:	f100 0e14 	add.w	lr, r0, #20
 800af50:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800af54:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800af58:	f108 0210 	add.w	r2, r8, #16
 800af5c:	46f2      	mov	sl, lr
 800af5e:	2100      	movs	r1, #0
 800af60:	f859 3b04 	ldr.w	r3, [r9], #4
 800af64:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800af68:	fa11 f88b 	uxtah	r8, r1, fp
 800af6c:	b299      	uxth	r1, r3
 800af6e:	0c1b      	lsrs	r3, r3, #16
 800af70:	eba8 0801 	sub.w	r8, r8, r1
 800af74:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800af78:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800af7c:	fa1f f888 	uxth.w	r8, r8
 800af80:	1419      	asrs	r1, r3, #16
 800af82:	454e      	cmp	r6, r9
 800af84:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800af88:	f84a 3b04 	str.w	r3, [sl], #4
 800af8c:	d8e8      	bhi.n	800af60 <__mdiff+0x80>
 800af8e:	1b33      	subs	r3, r6, r4
 800af90:	3b15      	subs	r3, #21
 800af92:	f023 0303 	bic.w	r3, r3, #3
 800af96:	3304      	adds	r3, #4
 800af98:	3415      	adds	r4, #21
 800af9a:	42a6      	cmp	r6, r4
 800af9c:	bf38      	it	cc
 800af9e:	2304      	movcc	r3, #4
 800afa0:	441d      	add	r5, r3
 800afa2:	4473      	add	r3, lr
 800afa4:	469e      	mov	lr, r3
 800afa6:	462e      	mov	r6, r5
 800afa8:	4566      	cmp	r6, ip
 800afaa:	d30e      	bcc.n	800afca <__mdiff+0xea>
 800afac:	f10c 0203 	add.w	r2, ip, #3
 800afb0:	1b52      	subs	r2, r2, r5
 800afb2:	f022 0203 	bic.w	r2, r2, #3
 800afb6:	3d03      	subs	r5, #3
 800afb8:	45ac      	cmp	ip, r5
 800afba:	bf38      	it	cc
 800afbc:	2200      	movcc	r2, #0
 800afbe:	4413      	add	r3, r2
 800afc0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800afc4:	b17a      	cbz	r2, 800afe6 <__mdiff+0x106>
 800afc6:	6107      	str	r7, [r0, #16]
 800afc8:	e7a4      	b.n	800af14 <__mdiff+0x34>
 800afca:	f856 8b04 	ldr.w	r8, [r6], #4
 800afce:	fa11 f288 	uxtah	r2, r1, r8
 800afd2:	1414      	asrs	r4, r2, #16
 800afd4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800afd8:	b292      	uxth	r2, r2
 800afda:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800afde:	f84e 2b04 	str.w	r2, [lr], #4
 800afe2:	1421      	asrs	r1, r4, #16
 800afe4:	e7e0      	b.n	800afa8 <__mdiff+0xc8>
 800afe6:	3f01      	subs	r7, #1
 800afe8:	e7ea      	b.n	800afc0 <__mdiff+0xe0>
 800afea:	bf00      	nop
 800afec:	0800befc 	.word	0x0800befc
 800aff0:	0800bf0d 	.word	0x0800bf0d

0800aff4 <__d2b>:
 800aff4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800aff8:	460f      	mov	r7, r1
 800affa:	2101      	movs	r1, #1
 800affc:	ec59 8b10 	vmov	r8, r9, d0
 800b000:	4616      	mov	r6, r2
 800b002:	f7ff fcd5 	bl	800a9b0 <_Balloc>
 800b006:	4604      	mov	r4, r0
 800b008:	b930      	cbnz	r0, 800b018 <__d2b+0x24>
 800b00a:	4602      	mov	r2, r0
 800b00c:	4b24      	ldr	r3, [pc, #144]	; (800b0a0 <__d2b+0xac>)
 800b00e:	4825      	ldr	r0, [pc, #148]	; (800b0a4 <__d2b+0xb0>)
 800b010:	f240 310f 	movw	r1, #783	; 0x30f
 800b014:	f000 fa78 	bl	800b508 <__assert_func>
 800b018:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b01c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b020:	bb2d      	cbnz	r5, 800b06e <__d2b+0x7a>
 800b022:	9301      	str	r3, [sp, #4]
 800b024:	f1b8 0300 	subs.w	r3, r8, #0
 800b028:	d026      	beq.n	800b078 <__d2b+0x84>
 800b02a:	4668      	mov	r0, sp
 800b02c:	9300      	str	r3, [sp, #0]
 800b02e:	f7ff fd87 	bl	800ab40 <__lo0bits>
 800b032:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b036:	b1e8      	cbz	r0, 800b074 <__d2b+0x80>
 800b038:	f1c0 0320 	rsb	r3, r0, #32
 800b03c:	fa02 f303 	lsl.w	r3, r2, r3
 800b040:	430b      	orrs	r3, r1
 800b042:	40c2      	lsrs	r2, r0
 800b044:	6163      	str	r3, [r4, #20]
 800b046:	9201      	str	r2, [sp, #4]
 800b048:	9b01      	ldr	r3, [sp, #4]
 800b04a:	61a3      	str	r3, [r4, #24]
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	bf14      	ite	ne
 800b050:	2202      	movne	r2, #2
 800b052:	2201      	moveq	r2, #1
 800b054:	6122      	str	r2, [r4, #16]
 800b056:	b1bd      	cbz	r5, 800b088 <__d2b+0x94>
 800b058:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b05c:	4405      	add	r5, r0
 800b05e:	603d      	str	r5, [r7, #0]
 800b060:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b064:	6030      	str	r0, [r6, #0]
 800b066:	4620      	mov	r0, r4
 800b068:	b003      	add	sp, #12
 800b06a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b06e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b072:	e7d6      	b.n	800b022 <__d2b+0x2e>
 800b074:	6161      	str	r1, [r4, #20]
 800b076:	e7e7      	b.n	800b048 <__d2b+0x54>
 800b078:	a801      	add	r0, sp, #4
 800b07a:	f7ff fd61 	bl	800ab40 <__lo0bits>
 800b07e:	9b01      	ldr	r3, [sp, #4]
 800b080:	6163      	str	r3, [r4, #20]
 800b082:	3020      	adds	r0, #32
 800b084:	2201      	movs	r2, #1
 800b086:	e7e5      	b.n	800b054 <__d2b+0x60>
 800b088:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b08c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b090:	6038      	str	r0, [r7, #0]
 800b092:	6918      	ldr	r0, [r3, #16]
 800b094:	f7ff fd34 	bl	800ab00 <__hi0bits>
 800b098:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b09c:	e7e2      	b.n	800b064 <__d2b+0x70>
 800b09e:	bf00      	nop
 800b0a0:	0800befc 	.word	0x0800befc
 800b0a4:	0800bf0d 	.word	0x0800bf0d

0800b0a8 <__ssputs_r>:
 800b0a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0ac:	688e      	ldr	r6, [r1, #8]
 800b0ae:	461f      	mov	r7, r3
 800b0b0:	42be      	cmp	r6, r7
 800b0b2:	680b      	ldr	r3, [r1, #0]
 800b0b4:	4682      	mov	sl, r0
 800b0b6:	460c      	mov	r4, r1
 800b0b8:	4690      	mov	r8, r2
 800b0ba:	d82c      	bhi.n	800b116 <__ssputs_r+0x6e>
 800b0bc:	898a      	ldrh	r2, [r1, #12]
 800b0be:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b0c2:	d026      	beq.n	800b112 <__ssputs_r+0x6a>
 800b0c4:	6965      	ldr	r5, [r4, #20]
 800b0c6:	6909      	ldr	r1, [r1, #16]
 800b0c8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b0cc:	eba3 0901 	sub.w	r9, r3, r1
 800b0d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b0d4:	1c7b      	adds	r3, r7, #1
 800b0d6:	444b      	add	r3, r9
 800b0d8:	106d      	asrs	r5, r5, #1
 800b0da:	429d      	cmp	r5, r3
 800b0dc:	bf38      	it	cc
 800b0de:	461d      	movcc	r5, r3
 800b0e0:	0553      	lsls	r3, r2, #21
 800b0e2:	d527      	bpl.n	800b134 <__ssputs_r+0x8c>
 800b0e4:	4629      	mov	r1, r5
 800b0e6:	f7ff fbd7 	bl	800a898 <_malloc_r>
 800b0ea:	4606      	mov	r6, r0
 800b0ec:	b360      	cbz	r0, 800b148 <__ssputs_r+0xa0>
 800b0ee:	6921      	ldr	r1, [r4, #16]
 800b0f0:	464a      	mov	r2, r9
 800b0f2:	f7fe fd5a 	bl	8009baa <memcpy>
 800b0f6:	89a3      	ldrh	r3, [r4, #12]
 800b0f8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b0fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b100:	81a3      	strh	r3, [r4, #12]
 800b102:	6126      	str	r6, [r4, #16]
 800b104:	6165      	str	r5, [r4, #20]
 800b106:	444e      	add	r6, r9
 800b108:	eba5 0509 	sub.w	r5, r5, r9
 800b10c:	6026      	str	r6, [r4, #0]
 800b10e:	60a5      	str	r5, [r4, #8]
 800b110:	463e      	mov	r6, r7
 800b112:	42be      	cmp	r6, r7
 800b114:	d900      	bls.n	800b118 <__ssputs_r+0x70>
 800b116:	463e      	mov	r6, r7
 800b118:	6820      	ldr	r0, [r4, #0]
 800b11a:	4632      	mov	r2, r6
 800b11c:	4641      	mov	r1, r8
 800b11e:	f000 f9c9 	bl	800b4b4 <memmove>
 800b122:	68a3      	ldr	r3, [r4, #8]
 800b124:	1b9b      	subs	r3, r3, r6
 800b126:	60a3      	str	r3, [r4, #8]
 800b128:	6823      	ldr	r3, [r4, #0]
 800b12a:	4433      	add	r3, r6
 800b12c:	6023      	str	r3, [r4, #0]
 800b12e:	2000      	movs	r0, #0
 800b130:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b134:	462a      	mov	r2, r5
 800b136:	f000 fa2d 	bl	800b594 <_realloc_r>
 800b13a:	4606      	mov	r6, r0
 800b13c:	2800      	cmp	r0, #0
 800b13e:	d1e0      	bne.n	800b102 <__ssputs_r+0x5a>
 800b140:	6921      	ldr	r1, [r4, #16]
 800b142:	4650      	mov	r0, sl
 800b144:	f7ff fb34 	bl	800a7b0 <_free_r>
 800b148:	230c      	movs	r3, #12
 800b14a:	f8ca 3000 	str.w	r3, [sl]
 800b14e:	89a3      	ldrh	r3, [r4, #12]
 800b150:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b154:	81a3      	strh	r3, [r4, #12]
 800b156:	f04f 30ff 	mov.w	r0, #4294967295
 800b15a:	e7e9      	b.n	800b130 <__ssputs_r+0x88>

0800b15c <_svfiprintf_r>:
 800b15c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b160:	4698      	mov	r8, r3
 800b162:	898b      	ldrh	r3, [r1, #12]
 800b164:	061b      	lsls	r3, r3, #24
 800b166:	b09d      	sub	sp, #116	; 0x74
 800b168:	4607      	mov	r7, r0
 800b16a:	460d      	mov	r5, r1
 800b16c:	4614      	mov	r4, r2
 800b16e:	d50e      	bpl.n	800b18e <_svfiprintf_r+0x32>
 800b170:	690b      	ldr	r3, [r1, #16]
 800b172:	b963      	cbnz	r3, 800b18e <_svfiprintf_r+0x32>
 800b174:	2140      	movs	r1, #64	; 0x40
 800b176:	f7ff fb8f 	bl	800a898 <_malloc_r>
 800b17a:	6028      	str	r0, [r5, #0]
 800b17c:	6128      	str	r0, [r5, #16]
 800b17e:	b920      	cbnz	r0, 800b18a <_svfiprintf_r+0x2e>
 800b180:	230c      	movs	r3, #12
 800b182:	603b      	str	r3, [r7, #0]
 800b184:	f04f 30ff 	mov.w	r0, #4294967295
 800b188:	e0d0      	b.n	800b32c <_svfiprintf_r+0x1d0>
 800b18a:	2340      	movs	r3, #64	; 0x40
 800b18c:	616b      	str	r3, [r5, #20]
 800b18e:	2300      	movs	r3, #0
 800b190:	9309      	str	r3, [sp, #36]	; 0x24
 800b192:	2320      	movs	r3, #32
 800b194:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b198:	f8cd 800c 	str.w	r8, [sp, #12]
 800b19c:	2330      	movs	r3, #48	; 0x30
 800b19e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b344 <_svfiprintf_r+0x1e8>
 800b1a2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b1a6:	f04f 0901 	mov.w	r9, #1
 800b1aa:	4623      	mov	r3, r4
 800b1ac:	469a      	mov	sl, r3
 800b1ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b1b2:	b10a      	cbz	r2, 800b1b8 <_svfiprintf_r+0x5c>
 800b1b4:	2a25      	cmp	r2, #37	; 0x25
 800b1b6:	d1f9      	bne.n	800b1ac <_svfiprintf_r+0x50>
 800b1b8:	ebba 0b04 	subs.w	fp, sl, r4
 800b1bc:	d00b      	beq.n	800b1d6 <_svfiprintf_r+0x7a>
 800b1be:	465b      	mov	r3, fp
 800b1c0:	4622      	mov	r2, r4
 800b1c2:	4629      	mov	r1, r5
 800b1c4:	4638      	mov	r0, r7
 800b1c6:	f7ff ff6f 	bl	800b0a8 <__ssputs_r>
 800b1ca:	3001      	adds	r0, #1
 800b1cc:	f000 80a9 	beq.w	800b322 <_svfiprintf_r+0x1c6>
 800b1d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b1d2:	445a      	add	r2, fp
 800b1d4:	9209      	str	r2, [sp, #36]	; 0x24
 800b1d6:	f89a 3000 	ldrb.w	r3, [sl]
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	f000 80a1 	beq.w	800b322 <_svfiprintf_r+0x1c6>
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	f04f 32ff 	mov.w	r2, #4294967295
 800b1e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b1ea:	f10a 0a01 	add.w	sl, sl, #1
 800b1ee:	9304      	str	r3, [sp, #16]
 800b1f0:	9307      	str	r3, [sp, #28]
 800b1f2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b1f6:	931a      	str	r3, [sp, #104]	; 0x68
 800b1f8:	4654      	mov	r4, sl
 800b1fa:	2205      	movs	r2, #5
 800b1fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b200:	4850      	ldr	r0, [pc, #320]	; (800b344 <_svfiprintf_r+0x1e8>)
 800b202:	f7f5 f81d 	bl	8000240 <memchr>
 800b206:	9a04      	ldr	r2, [sp, #16]
 800b208:	b9d8      	cbnz	r0, 800b242 <_svfiprintf_r+0xe6>
 800b20a:	06d0      	lsls	r0, r2, #27
 800b20c:	bf44      	itt	mi
 800b20e:	2320      	movmi	r3, #32
 800b210:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b214:	0711      	lsls	r1, r2, #28
 800b216:	bf44      	itt	mi
 800b218:	232b      	movmi	r3, #43	; 0x2b
 800b21a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b21e:	f89a 3000 	ldrb.w	r3, [sl]
 800b222:	2b2a      	cmp	r3, #42	; 0x2a
 800b224:	d015      	beq.n	800b252 <_svfiprintf_r+0xf6>
 800b226:	9a07      	ldr	r2, [sp, #28]
 800b228:	4654      	mov	r4, sl
 800b22a:	2000      	movs	r0, #0
 800b22c:	f04f 0c0a 	mov.w	ip, #10
 800b230:	4621      	mov	r1, r4
 800b232:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b236:	3b30      	subs	r3, #48	; 0x30
 800b238:	2b09      	cmp	r3, #9
 800b23a:	d94d      	bls.n	800b2d8 <_svfiprintf_r+0x17c>
 800b23c:	b1b0      	cbz	r0, 800b26c <_svfiprintf_r+0x110>
 800b23e:	9207      	str	r2, [sp, #28]
 800b240:	e014      	b.n	800b26c <_svfiprintf_r+0x110>
 800b242:	eba0 0308 	sub.w	r3, r0, r8
 800b246:	fa09 f303 	lsl.w	r3, r9, r3
 800b24a:	4313      	orrs	r3, r2
 800b24c:	9304      	str	r3, [sp, #16]
 800b24e:	46a2      	mov	sl, r4
 800b250:	e7d2      	b.n	800b1f8 <_svfiprintf_r+0x9c>
 800b252:	9b03      	ldr	r3, [sp, #12]
 800b254:	1d19      	adds	r1, r3, #4
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	9103      	str	r1, [sp, #12]
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	bfbb      	ittet	lt
 800b25e:	425b      	neglt	r3, r3
 800b260:	f042 0202 	orrlt.w	r2, r2, #2
 800b264:	9307      	strge	r3, [sp, #28]
 800b266:	9307      	strlt	r3, [sp, #28]
 800b268:	bfb8      	it	lt
 800b26a:	9204      	strlt	r2, [sp, #16]
 800b26c:	7823      	ldrb	r3, [r4, #0]
 800b26e:	2b2e      	cmp	r3, #46	; 0x2e
 800b270:	d10c      	bne.n	800b28c <_svfiprintf_r+0x130>
 800b272:	7863      	ldrb	r3, [r4, #1]
 800b274:	2b2a      	cmp	r3, #42	; 0x2a
 800b276:	d134      	bne.n	800b2e2 <_svfiprintf_r+0x186>
 800b278:	9b03      	ldr	r3, [sp, #12]
 800b27a:	1d1a      	adds	r2, r3, #4
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	9203      	str	r2, [sp, #12]
 800b280:	2b00      	cmp	r3, #0
 800b282:	bfb8      	it	lt
 800b284:	f04f 33ff 	movlt.w	r3, #4294967295
 800b288:	3402      	adds	r4, #2
 800b28a:	9305      	str	r3, [sp, #20]
 800b28c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b354 <_svfiprintf_r+0x1f8>
 800b290:	7821      	ldrb	r1, [r4, #0]
 800b292:	2203      	movs	r2, #3
 800b294:	4650      	mov	r0, sl
 800b296:	f7f4 ffd3 	bl	8000240 <memchr>
 800b29a:	b138      	cbz	r0, 800b2ac <_svfiprintf_r+0x150>
 800b29c:	9b04      	ldr	r3, [sp, #16]
 800b29e:	eba0 000a 	sub.w	r0, r0, sl
 800b2a2:	2240      	movs	r2, #64	; 0x40
 800b2a4:	4082      	lsls	r2, r0
 800b2a6:	4313      	orrs	r3, r2
 800b2a8:	3401      	adds	r4, #1
 800b2aa:	9304      	str	r3, [sp, #16]
 800b2ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2b0:	4825      	ldr	r0, [pc, #148]	; (800b348 <_svfiprintf_r+0x1ec>)
 800b2b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b2b6:	2206      	movs	r2, #6
 800b2b8:	f7f4 ffc2 	bl	8000240 <memchr>
 800b2bc:	2800      	cmp	r0, #0
 800b2be:	d038      	beq.n	800b332 <_svfiprintf_r+0x1d6>
 800b2c0:	4b22      	ldr	r3, [pc, #136]	; (800b34c <_svfiprintf_r+0x1f0>)
 800b2c2:	bb1b      	cbnz	r3, 800b30c <_svfiprintf_r+0x1b0>
 800b2c4:	9b03      	ldr	r3, [sp, #12]
 800b2c6:	3307      	adds	r3, #7
 800b2c8:	f023 0307 	bic.w	r3, r3, #7
 800b2cc:	3308      	adds	r3, #8
 800b2ce:	9303      	str	r3, [sp, #12]
 800b2d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2d2:	4433      	add	r3, r6
 800b2d4:	9309      	str	r3, [sp, #36]	; 0x24
 800b2d6:	e768      	b.n	800b1aa <_svfiprintf_r+0x4e>
 800b2d8:	fb0c 3202 	mla	r2, ip, r2, r3
 800b2dc:	460c      	mov	r4, r1
 800b2de:	2001      	movs	r0, #1
 800b2e0:	e7a6      	b.n	800b230 <_svfiprintf_r+0xd4>
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	3401      	adds	r4, #1
 800b2e6:	9305      	str	r3, [sp, #20]
 800b2e8:	4619      	mov	r1, r3
 800b2ea:	f04f 0c0a 	mov.w	ip, #10
 800b2ee:	4620      	mov	r0, r4
 800b2f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b2f4:	3a30      	subs	r2, #48	; 0x30
 800b2f6:	2a09      	cmp	r2, #9
 800b2f8:	d903      	bls.n	800b302 <_svfiprintf_r+0x1a6>
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d0c6      	beq.n	800b28c <_svfiprintf_r+0x130>
 800b2fe:	9105      	str	r1, [sp, #20]
 800b300:	e7c4      	b.n	800b28c <_svfiprintf_r+0x130>
 800b302:	fb0c 2101 	mla	r1, ip, r1, r2
 800b306:	4604      	mov	r4, r0
 800b308:	2301      	movs	r3, #1
 800b30a:	e7f0      	b.n	800b2ee <_svfiprintf_r+0x192>
 800b30c:	ab03      	add	r3, sp, #12
 800b30e:	9300      	str	r3, [sp, #0]
 800b310:	462a      	mov	r2, r5
 800b312:	4b0f      	ldr	r3, [pc, #60]	; (800b350 <_svfiprintf_r+0x1f4>)
 800b314:	a904      	add	r1, sp, #16
 800b316:	4638      	mov	r0, r7
 800b318:	f7fd fea2 	bl	8009060 <_printf_float>
 800b31c:	1c42      	adds	r2, r0, #1
 800b31e:	4606      	mov	r6, r0
 800b320:	d1d6      	bne.n	800b2d0 <_svfiprintf_r+0x174>
 800b322:	89ab      	ldrh	r3, [r5, #12]
 800b324:	065b      	lsls	r3, r3, #25
 800b326:	f53f af2d 	bmi.w	800b184 <_svfiprintf_r+0x28>
 800b32a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b32c:	b01d      	add	sp, #116	; 0x74
 800b32e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b332:	ab03      	add	r3, sp, #12
 800b334:	9300      	str	r3, [sp, #0]
 800b336:	462a      	mov	r2, r5
 800b338:	4b05      	ldr	r3, [pc, #20]	; (800b350 <_svfiprintf_r+0x1f4>)
 800b33a:	a904      	add	r1, sp, #16
 800b33c:	4638      	mov	r0, r7
 800b33e:	f7fe f917 	bl	8009570 <_printf_i>
 800b342:	e7eb      	b.n	800b31c <_svfiprintf_r+0x1c0>
 800b344:	0800c064 	.word	0x0800c064
 800b348:	0800c06e 	.word	0x0800c06e
 800b34c:	08009061 	.word	0x08009061
 800b350:	0800b0a9 	.word	0x0800b0a9
 800b354:	0800c06a 	.word	0x0800c06a

0800b358 <__sflush_r>:
 800b358:	898a      	ldrh	r2, [r1, #12]
 800b35a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b35e:	4605      	mov	r5, r0
 800b360:	0710      	lsls	r0, r2, #28
 800b362:	460c      	mov	r4, r1
 800b364:	d458      	bmi.n	800b418 <__sflush_r+0xc0>
 800b366:	684b      	ldr	r3, [r1, #4]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	dc05      	bgt.n	800b378 <__sflush_r+0x20>
 800b36c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b36e:	2b00      	cmp	r3, #0
 800b370:	dc02      	bgt.n	800b378 <__sflush_r+0x20>
 800b372:	2000      	movs	r0, #0
 800b374:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b378:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b37a:	2e00      	cmp	r6, #0
 800b37c:	d0f9      	beq.n	800b372 <__sflush_r+0x1a>
 800b37e:	2300      	movs	r3, #0
 800b380:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b384:	682f      	ldr	r7, [r5, #0]
 800b386:	6a21      	ldr	r1, [r4, #32]
 800b388:	602b      	str	r3, [r5, #0]
 800b38a:	d032      	beq.n	800b3f2 <__sflush_r+0x9a>
 800b38c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b38e:	89a3      	ldrh	r3, [r4, #12]
 800b390:	075a      	lsls	r2, r3, #29
 800b392:	d505      	bpl.n	800b3a0 <__sflush_r+0x48>
 800b394:	6863      	ldr	r3, [r4, #4]
 800b396:	1ac0      	subs	r0, r0, r3
 800b398:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b39a:	b10b      	cbz	r3, 800b3a0 <__sflush_r+0x48>
 800b39c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b39e:	1ac0      	subs	r0, r0, r3
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	4602      	mov	r2, r0
 800b3a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b3a6:	6a21      	ldr	r1, [r4, #32]
 800b3a8:	4628      	mov	r0, r5
 800b3aa:	47b0      	blx	r6
 800b3ac:	1c43      	adds	r3, r0, #1
 800b3ae:	89a3      	ldrh	r3, [r4, #12]
 800b3b0:	d106      	bne.n	800b3c0 <__sflush_r+0x68>
 800b3b2:	6829      	ldr	r1, [r5, #0]
 800b3b4:	291d      	cmp	r1, #29
 800b3b6:	d82b      	bhi.n	800b410 <__sflush_r+0xb8>
 800b3b8:	4a29      	ldr	r2, [pc, #164]	; (800b460 <__sflush_r+0x108>)
 800b3ba:	410a      	asrs	r2, r1
 800b3bc:	07d6      	lsls	r6, r2, #31
 800b3be:	d427      	bmi.n	800b410 <__sflush_r+0xb8>
 800b3c0:	2200      	movs	r2, #0
 800b3c2:	6062      	str	r2, [r4, #4]
 800b3c4:	04d9      	lsls	r1, r3, #19
 800b3c6:	6922      	ldr	r2, [r4, #16]
 800b3c8:	6022      	str	r2, [r4, #0]
 800b3ca:	d504      	bpl.n	800b3d6 <__sflush_r+0x7e>
 800b3cc:	1c42      	adds	r2, r0, #1
 800b3ce:	d101      	bne.n	800b3d4 <__sflush_r+0x7c>
 800b3d0:	682b      	ldr	r3, [r5, #0]
 800b3d2:	b903      	cbnz	r3, 800b3d6 <__sflush_r+0x7e>
 800b3d4:	6560      	str	r0, [r4, #84]	; 0x54
 800b3d6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b3d8:	602f      	str	r7, [r5, #0]
 800b3da:	2900      	cmp	r1, #0
 800b3dc:	d0c9      	beq.n	800b372 <__sflush_r+0x1a>
 800b3de:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b3e2:	4299      	cmp	r1, r3
 800b3e4:	d002      	beq.n	800b3ec <__sflush_r+0x94>
 800b3e6:	4628      	mov	r0, r5
 800b3e8:	f7ff f9e2 	bl	800a7b0 <_free_r>
 800b3ec:	2000      	movs	r0, #0
 800b3ee:	6360      	str	r0, [r4, #52]	; 0x34
 800b3f0:	e7c0      	b.n	800b374 <__sflush_r+0x1c>
 800b3f2:	2301      	movs	r3, #1
 800b3f4:	4628      	mov	r0, r5
 800b3f6:	47b0      	blx	r6
 800b3f8:	1c41      	adds	r1, r0, #1
 800b3fa:	d1c8      	bne.n	800b38e <__sflush_r+0x36>
 800b3fc:	682b      	ldr	r3, [r5, #0]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d0c5      	beq.n	800b38e <__sflush_r+0x36>
 800b402:	2b1d      	cmp	r3, #29
 800b404:	d001      	beq.n	800b40a <__sflush_r+0xb2>
 800b406:	2b16      	cmp	r3, #22
 800b408:	d101      	bne.n	800b40e <__sflush_r+0xb6>
 800b40a:	602f      	str	r7, [r5, #0]
 800b40c:	e7b1      	b.n	800b372 <__sflush_r+0x1a>
 800b40e:	89a3      	ldrh	r3, [r4, #12]
 800b410:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b414:	81a3      	strh	r3, [r4, #12]
 800b416:	e7ad      	b.n	800b374 <__sflush_r+0x1c>
 800b418:	690f      	ldr	r7, [r1, #16]
 800b41a:	2f00      	cmp	r7, #0
 800b41c:	d0a9      	beq.n	800b372 <__sflush_r+0x1a>
 800b41e:	0793      	lsls	r3, r2, #30
 800b420:	680e      	ldr	r6, [r1, #0]
 800b422:	bf08      	it	eq
 800b424:	694b      	ldreq	r3, [r1, #20]
 800b426:	600f      	str	r7, [r1, #0]
 800b428:	bf18      	it	ne
 800b42a:	2300      	movne	r3, #0
 800b42c:	eba6 0807 	sub.w	r8, r6, r7
 800b430:	608b      	str	r3, [r1, #8]
 800b432:	f1b8 0f00 	cmp.w	r8, #0
 800b436:	dd9c      	ble.n	800b372 <__sflush_r+0x1a>
 800b438:	6a21      	ldr	r1, [r4, #32]
 800b43a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b43c:	4643      	mov	r3, r8
 800b43e:	463a      	mov	r2, r7
 800b440:	4628      	mov	r0, r5
 800b442:	47b0      	blx	r6
 800b444:	2800      	cmp	r0, #0
 800b446:	dc06      	bgt.n	800b456 <__sflush_r+0xfe>
 800b448:	89a3      	ldrh	r3, [r4, #12]
 800b44a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b44e:	81a3      	strh	r3, [r4, #12]
 800b450:	f04f 30ff 	mov.w	r0, #4294967295
 800b454:	e78e      	b.n	800b374 <__sflush_r+0x1c>
 800b456:	4407      	add	r7, r0
 800b458:	eba8 0800 	sub.w	r8, r8, r0
 800b45c:	e7e9      	b.n	800b432 <__sflush_r+0xda>
 800b45e:	bf00      	nop
 800b460:	dfbffffe 	.word	0xdfbffffe

0800b464 <_fflush_r>:
 800b464:	b538      	push	{r3, r4, r5, lr}
 800b466:	690b      	ldr	r3, [r1, #16]
 800b468:	4605      	mov	r5, r0
 800b46a:	460c      	mov	r4, r1
 800b46c:	b913      	cbnz	r3, 800b474 <_fflush_r+0x10>
 800b46e:	2500      	movs	r5, #0
 800b470:	4628      	mov	r0, r5
 800b472:	bd38      	pop	{r3, r4, r5, pc}
 800b474:	b118      	cbz	r0, 800b47e <_fflush_r+0x1a>
 800b476:	6a03      	ldr	r3, [r0, #32]
 800b478:	b90b      	cbnz	r3, 800b47e <_fflush_r+0x1a>
 800b47a:	f7fe fa27 	bl	80098cc <__sinit>
 800b47e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d0f3      	beq.n	800b46e <_fflush_r+0xa>
 800b486:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b488:	07d0      	lsls	r0, r2, #31
 800b48a:	d404      	bmi.n	800b496 <_fflush_r+0x32>
 800b48c:	0599      	lsls	r1, r3, #22
 800b48e:	d402      	bmi.n	800b496 <_fflush_r+0x32>
 800b490:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b492:	f7fe fb88 	bl	8009ba6 <__retarget_lock_acquire_recursive>
 800b496:	4628      	mov	r0, r5
 800b498:	4621      	mov	r1, r4
 800b49a:	f7ff ff5d 	bl	800b358 <__sflush_r>
 800b49e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b4a0:	07da      	lsls	r2, r3, #31
 800b4a2:	4605      	mov	r5, r0
 800b4a4:	d4e4      	bmi.n	800b470 <_fflush_r+0xc>
 800b4a6:	89a3      	ldrh	r3, [r4, #12]
 800b4a8:	059b      	lsls	r3, r3, #22
 800b4aa:	d4e1      	bmi.n	800b470 <_fflush_r+0xc>
 800b4ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b4ae:	f7fe fb7b 	bl	8009ba8 <__retarget_lock_release_recursive>
 800b4b2:	e7dd      	b.n	800b470 <_fflush_r+0xc>

0800b4b4 <memmove>:
 800b4b4:	4288      	cmp	r0, r1
 800b4b6:	b510      	push	{r4, lr}
 800b4b8:	eb01 0402 	add.w	r4, r1, r2
 800b4bc:	d902      	bls.n	800b4c4 <memmove+0x10>
 800b4be:	4284      	cmp	r4, r0
 800b4c0:	4623      	mov	r3, r4
 800b4c2:	d807      	bhi.n	800b4d4 <memmove+0x20>
 800b4c4:	1e43      	subs	r3, r0, #1
 800b4c6:	42a1      	cmp	r1, r4
 800b4c8:	d008      	beq.n	800b4dc <memmove+0x28>
 800b4ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b4ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b4d2:	e7f8      	b.n	800b4c6 <memmove+0x12>
 800b4d4:	4402      	add	r2, r0
 800b4d6:	4601      	mov	r1, r0
 800b4d8:	428a      	cmp	r2, r1
 800b4da:	d100      	bne.n	800b4de <memmove+0x2a>
 800b4dc:	bd10      	pop	{r4, pc}
 800b4de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b4e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b4e6:	e7f7      	b.n	800b4d8 <memmove+0x24>

0800b4e8 <_sbrk_r>:
 800b4e8:	b538      	push	{r3, r4, r5, lr}
 800b4ea:	4d06      	ldr	r5, [pc, #24]	; (800b504 <_sbrk_r+0x1c>)
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	4604      	mov	r4, r0
 800b4f0:	4608      	mov	r0, r1
 800b4f2:	602b      	str	r3, [r5, #0]
 800b4f4:	f7f6 f9fc 	bl	80018f0 <_sbrk>
 800b4f8:	1c43      	adds	r3, r0, #1
 800b4fa:	d102      	bne.n	800b502 <_sbrk_r+0x1a>
 800b4fc:	682b      	ldr	r3, [r5, #0]
 800b4fe:	b103      	cbz	r3, 800b502 <_sbrk_r+0x1a>
 800b500:	6023      	str	r3, [r4, #0]
 800b502:	bd38      	pop	{r3, r4, r5, pc}
 800b504:	200053f4 	.word	0x200053f4

0800b508 <__assert_func>:
 800b508:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b50a:	4614      	mov	r4, r2
 800b50c:	461a      	mov	r2, r3
 800b50e:	4b09      	ldr	r3, [pc, #36]	; (800b534 <__assert_func+0x2c>)
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	4605      	mov	r5, r0
 800b514:	68d8      	ldr	r0, [r3, #12]
 800b516:	b14c      	cbz	r4, 800b52c <__assert_func+0x24>
 800b518:	4b07      	ldr	r3, [pc, #28]	; (800b538 <__assert_func+0x30>)
 800b51a:	9100      	str	r1, [sp, #0]
 800b51c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b520:	4906      	ldr	r1, [pc, #24]	; (800b53c <__assert_func+0x34>)
 800b522:	462b      	mov	r3, r5
 800b524:	f000 f872 	bl	800b60c <fiprintf>
 800b528:	f000 f882 	bl	800b630 <abort>
 800b52c:	4b04      	ldr	r3, [pc, #16]	; (800b540 <__assert_func+0x38>)
 800b52e:	461c      	mov	r4, r3
 800b530:	e7f3      	b.n	800b51a <__assert_func+0x12>
 800b532:	bf00      	nop
 800b534:	2000007c 	.word	0x2000007c
 800b538:	0800c07f 	.word	0x0800c07f
 800b53c:	0800c08c 	.word	0x0800c08c
 800b540:	0800c0ba 	.word	0x0800c0ba

0800b544 <_calloc_r>:
 800b544:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b546:	fba1 2402 	umull	r2, r4, r1, r2
 800b54a:	b94c      	cbnz	r4, 800b560 <_calloc_r+0x1c>
 800b54c:	4611      	mov	r1, r2
 800b54e:	9201      	str	r2, [sp, #4]
 800b550:	f7ff f9a2 	bl	800a898 <_malloc_r>
 800b554:	9a01      	ldr	r2, [sp, #4]
 800b556:	4605      	mov	r5, r0
 800b558:	b930      	cbnz	r0, 800b568 <_calloc_r+0x24>
 800b55a:	4628      	mov	r0, r5
 800b55c:	b003      	add	sp, #12
 800b55e:	bd30      	pop	{r4, r5, pc}
 800b560:	220c      	movs	r2, #12
 800b562:	6002      	str	r2, [r0, #0]
 800b564:	2500      	movs	r5, #0
 800b566:	e7f8      	b.n	800b55a <_calloc_r+0x16>
 800b568:	4621      	mov	r1, r4
 800b56a:	f7fe fa48 	bl	80099fe <memset>
 800b56e:	e7f4      	b.n	800b55a <_calloc_r+0x16>

0800b570 <__ascii_mbtowc>:
 800b570:	b082      	sub	sp, #8
 800b572:	b901      	cbnz	r1, 800b576 <__ascii_mbtowc+0x6>
 800b574:	a901      	add	r1, sp, #4
 800b576:	b142      	cbz	r2, 800b58a <__ascii_mbtowc+0x1a>
 800b578:	b14b      	cbz	r3, 800b58e <__ascii_mbtowc+0x1e>
 800b57a:	7813      	ldrb	r3, [r2, #0]
 800b57c:	600b      	str	r3, [r1, #0]
 800b57e:	7812      	ldrb	r2, [r2, #0]
 800b580:	1e10      	subs	r0, r2, #0
 800b582:	bf18      	it	ne
 800b584:	2001      	movne	r0, #1
 800b586:	b002      	add	sp, #8
 800b588:	4770      	bx	lr
 800b58a:	4610      	mov	r0, r2
 800b58c:	e7fb      	b.n	800b586 <__ascii_mbtowc+0x16>
 800b58e:	f06f 0001 	mvn.w	r0, #1
 800b592:	e7f8      	b.n	800b586 <__ascii_mbtowc+0x16>

0800b594 <_realloc_r>:
 800b594:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b598:	4680      	mov	r8, r0
 800b59a:	4614      	mov	r4, r2
 800b59c:	460e      	mov	r6, r1
 800b59e:	b921      	cbnz	r1, 800b5aa <_realloc_r+0x16>
 800b5a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5a4:	4611      	mov	r1, r2
 800b5a6:	f7ff b977 	b.w	800a898 <_malloc_r>
 800b5aa:	b92a      	cbnz	r2, 800b5b8 <_realloc_r+0x24>
 800b5ac:	f7ff f900 	bl	800a7b0 <_free_r>
 800b5b0:	4625      	mov	r5, r4
 800b5b2:	4628      	mov	r0, r5
 800b5b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5b8:	f000 f841 	bl	800b63e <_malloc_usable_size_r>
 800b5bc:	4284      	cmp	r4, r0
 800b5be:	4607      	mov	r7, r0
 800b5c0:	d802      	bhi.n	800b5c8 <_realloc_r+0x34>
 800b5c2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b5c6:	d812      	bhi.n	800b5ee <_realloc_r+0x5a>
 800b5c8:	4621      	mov	r1, r4
 800b5ca:	4640      	mov	r0, r8
 800b5cc:	f7ff f964 	bl	800a898 <_malloc_r>
 800b5d0:	4605      	mov	r5, r0
 800b5d2:	2800      	cmp	r0, #0
 800b5d4:	d0ed      	beq.n	800b5b2 <_realloc_r+0x1e>
 800b5d6:	42bc      	cmp	r4, r7
 800b5d8:	4622      	mov	r2, r4
 800b5da:	4631      	mov	r1, r6
 800b5dc:	bf28      	it	cs
 800b5de:	463a      	movcs	r2, r7
 800b5e0:	f7fe fae3 	bl	8009baa <memcpy>
 800b5e4:	4631      	mov	r1, r6
 800b5e6:	4640      	mov	r0, r8
 800b5e8:	f7ff f8e2 	bl	800a7b0 <_free_r>
 800b5ec:	e7e1      	b.n	800b5b2 <_realloc_r+0x1e>
 800b5ee:	4635      	mov	r5, r6
 800b5f0:	e7df      	b.n	800b5b2 <_realloc_r+0x1e>

0800b5f2 <__ascii_wctomb>:
 800b5f2:	b149      	cbz	r1, 800b608 <__ascii_wctomb+0x16>
 800b5f4:	2aff      	cmp	r2, #255	; 0xff
 800b5f6:	bf85      	ittet	hi
 800b5f8:	238a      	movhi	r3, #138	; 0x8a
 800b5fa:	6003      	strhi	r3, [r0, #0]
 800b5fc:	700a      	strbls	r2, [r1, #0]
 800b5fe:	f04f 30ff 	movhi.w	r0, #4294967295
 800b602:	bf98      	it	ls
 800b604:	2001      	movls	r0, #1
 800b606:	4770      	bx	lr
 800b608:	4608      	mov	r0, r1
 800b60a:	4770      	bx	lr

0800b60c <fiprintf>:
 800b60c:	b40e      	push	{r1, r2, r3}
 800b60e:	b503      	push	{r0, r1, lr}
 800b610:	4601      	mov	r1, r0
 800b612:	ab03      	add	r3, sp, #12
 800b614:	4805      	ldr	r0, [pc, #20]	; (800b62c <fiprintf+0x20>)
 800b616:	f853 2b04 	ldr.w	r2, [r3], #4
 800b61a:	6800      	ldr	r0, [r0, #0]
 800b61c:	9301      	str	r3, [sp, #4]
 800b61e:	f000 f83f 	bl	800b6a0 <_vfiprintf_r>
 800b622:	b002      	add	sp, #8
 800b624:	f85d eb04 	ldr.w	lr, [sp], #4
 800b628:	b003      	add	sp, #12
 800b62a:	4770      	bx	lr
 800b62c:	2000007c 	.word	0x2000007c

0800b630 <abort>:
 800b630:	b508      	push	{r3, lr}
 800b632:	2006      	movs	r0, #6
 800b634:	f000 fa0c 	bl	800ba50 <raise>
 800b638:	2001      	movs	r0, #1
 800b63a:	f7f6 f8e1 	bl	8001800 <_exit>

0800b63e <_malloc_usable_size_r>:
 800b63e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b642:	1f18      	subs	r0, r3, #4
 800b644:	2b00      	cmp	r3, #0
 800b646:	bfbc      	itt	lt
 800b648:	580b      	ldrlt	r3, [r1, r0]
 800b64a:	18c0      	addlt	r0, r0, r3
 800b64c:	4770      	bx	lr

0800b64e <__sfputc_r>:
 800b64e:	6893      	ldr	r3, [r2, #8]
 800b650:	3b01      	subs	r3, #1
 800b652:	2b00      	cmp	r3, #0
 800b654:	b410      	push	{r4}
 800b656:	6093      	str	r3, [r2, #8]
 800b658:	da08      	bge.n	800b66c <__sfputc_r+0x1e>
 800b65a:	6994      	ldr	r4, [r2, #24]
 800b65c:	42a3      	cmp	r3, r4
 800b65e:	db01      	blt.n	800b664 <__sfputc_r+0x16>
 800b660:	290a      	cmp	r1, #10
 800b662:	d103      	bne.n	800b66c <__sfputc_r+0x1e>
 800b664:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b668:	f000 b934 	b.w	800b8d4 <__swbuf_r>
 800b66c:	6813      	ldr	r3, [r2, #0]
 800b66e:	1c58      	adds	r0, r3, #1
 800b670:	6010      	str	r0, [r2, #0]
 800b672:	7019      	strb	r1, [r3, #0]
 800b674:	4608      	mov	r0, r1
 800b676:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b67a:	4770      	bx	lr

0800b67c <__sfputs_r>:
 800b67c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b67e:	4606      	mov	r6, r0
 800b680:	460f      	mov	r7, r1
 800b682:	4614      	mov	r4, r2
 800b684:	18d5      	adds	r5, r2, r3
 800b686:	42ac      	cmp	r4, r5
 800b688:	d101      	bne.n	800b68e <__sfputs_r+0x12>
 800b68a:	2000      	movs	r0, #0
 800b68c:	e007      	b.n	800b69e <__sfputs_r+0x22>
 800b68e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b692:	463a      	mov	r2, r7
 800b694:	4630      	mov	r0, r6
 800b696:	f7ff ffda 	bl	800b64e <__sfputc_r>
 800b69a:	1c43      	adds	r3, r0, #1
 800b69c:	d1f3      	bne.n	800b686 <__sfputs_r+0xa>
 800b69e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b6a0 <_vfiprintf_r>:
 800b6a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6a4:	460d      	mov	r5, r1
 800b6a6:	b09d      	sub	sp, #116	; 0x74
 800b6a8:	4614      	mov	r4, r2
 800b6aa:	4698      	mov	r8, r3
 800b6ac:	4606      	mov	r6, r0
 800b6ae:	b118      	cbz	r0, 800b6b8 <_vfiprintf_r+0x18>
 800b6b0:	6a03      	ldr	r3, [r0, #32]
 800b6b2:	b90b      	cbnz	r3, 800b6b8 <_vfiprintf_r+0x18>
 800b6b4:	f7fe f90a 	bl	80098cc <__sinit>
 800b6b8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b6ba:	07d9      	lsls	r1, r3, #31
 800b6bc:	d405      	bmi.n	800b6ca <_vfiprintf_r+0x2a>
 800b6be:	89ab      	ldrh	r3, [r5, #12]
 800b6c0:	059a      	lsls	r2, r3, #22
 800b6c2:	d402      	bmi.n	800b6ca <_vfiprintf_r+0x2a>
 800b6c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b6c6:	f7fe fa6e 	bl	8009ba6 <__retarget_lock_acquire_recursive>
 800b6ca:	89ab      	ldrh	r3, [r5, #12]
 800b6cc:	071b      	lsls	r3, r3, #28
 800b6ce:	d501      	bpl.n	800b6d4 <_vfiprintf_r+0x34>
 800b6d0:	692b      	ldr	r3, [r5, #16]
 800b6d2:	b99b      	cbnz	r3, 800b6fc <_vfiprintf_r+0x5c>
 800b6d4:	4629      	mov	r1, r5
 800b6d6:	4630      	mov	r0, r6
 800b6d8:	f000 f93a 	bl	800b950 <__swsetup_r>
 800b6dc:	b170      	cbz	r0, 800b6fc <_vfiprintf_r+0x5c>
 800b6de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b6e0:	07dc      	lsls	r4, r3, #31
 800b6e2:	d504      	bpl.n	800b6ee <_vfiprintf_r+0x4e>
 800b6e4:	f04f 30ff 	mov.w	r0, #4294967295
 800b6e8:	b01d      	add	sp, #116	; 0x74
 800b6ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6ee:	89ab      	ldrh	r3, [r5, #12]
 800b6f0:	0598      	lsls	r0, r3, #22
 800b6f2:	d4f7      	bmi.n	800b6e4 <_vfiprintf_r+0x44>
 800b6f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b6f6:	f7fe fa57 	bl	8009ba8 <__retarget_lock_release_recursive>
 800b6fa:	e7f3      	b.n	800b6e4 <_vfiprintf_r+0x44>
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	9309      	str	r3, [sp, #36]	; 0x24
 800b700:	2320      	movs	r3, #32
 800b702:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b706:	f8cd 800c 	str.w	r8, [sp, #12]
 800b70a:	2330      	movs	r3, #48	; 0x30
 800b70c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800b8c0 <_vfiprintf_r+0x220>
 800b710:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b714:	f04f 0901 	mov.w	r9, #1
 800b718:	4623      	mov	r3, r4
 800b71a:	469a      	mov	sl, r3
 800b71c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b720:	b10a      	cbz	r2, 800b726 <_vfiprintf_r+0x86>
 800b722:	2a25      	cmp	r2, #37	; 0x25
 800b724:	d1f9      	bne.n	800b71a <_vfiprintf_r+0x7a>
 800b726:	ebba 0b04 	subs.w	fp, sl, r4
 800b72a:	d00b      	beq.n	800b744 <_vfiprintf_r+0xa4>
 800b72c:	465b      	mov	r3, fp
 800b72e:	4622      	mov	r2, r4
 800b730:	4629      	mov	r1, r5
 800b732:	4630      	mov	r0, r6
 800b734:	f7ff ffa2 	bl	800b67c <__sfputs_r>
 800b738:	3001      	adds	r0, #1
 800b73a:	f000 80a9 	beq.w	800b890 <_vfiprintf_r+0x1f0>
 800b73e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b740:	445a      	add	r2, fp
 800b742:	9209      	str	r2, [sp, #36]	; 0x24
 800b744:	f89a 3000 	ldrb.w	r3, [sl]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	f000 80a1 	beq.w	800b890 <_vfiprintf_r+0x1f0>
 800b74e:	2300      	movs	r3, #0
 800b750:	f04f 32ff 	mov.w	r2, #4294967295
 800b754:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b758:	f10a 0a01 	add.w	sl, sl, #1
 800b75c:	9304      	str	r3, [sp, #16]
 800b75e:	9307      	str	r3, [sp, #28]
 800b760:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b764:	931a      	str	r3, [sp, #104]	; 0x68
 800b766:	4654      	mov	r4, sl
 800b768:	2205      	movs	r2, #5
 800b76a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b76e:	4854      	ldr	r0, [pc, #336]	; (800b8c0 <_vfiprintf_r+0x220>)
 800b770:	f7f4 fd66 	bl	8000240 <memchr>
 800b774:	9a04      	ldr	r2, [sp, #16]
 800b776:	b9d8      	cbnz	r0, 800b7b0 <_vfiprintf_r+0x110>
 800b778:	06d1      	lsls	r1, r2, #27
 800b77a:	bf44      	itt	mi
 800b77c:	2320      	movmi	r3, #32
 800b77e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b782:	0713      	lsls	r3, r2, #28
 800b784:	bf44      	itt	mi
 800b786:	232b      	movmi	r3, #43	; 0x2b
 800b788:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b78c:	f89a 3000 	ldrb.w	r3, [sl]
 800b790:	2b2a      	cmp	r3, #42	; 0x2a
 800b792:	d015      	beq.n	800b7c0 <_vfiprintf_r+0x120>
 800b794:	9a07      	ldr	r2, [sp, #28]
 800b796:	4654      	mov	r4, sl
 800b798:	2000      	movs	r0, #0
 800b79a:	f04f 0c0a 	mov.w	ip, #10
 800b79e:	4621      	mov	r1, r4
 800b7a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b7a4:	3b30      	subs	r3, #48	; 0x30
 800b7a6:	2b09      	cmp	r3, #9
 800b7a8:	d94d      	bls.n	800b846 <_vfiprintf_r+0x1a6>
 800b7aa:	b1b0      	cbz	r0, 800b7da <_vfiprintf_r+0x13a>
 800b7ac:	9207      	str	r2, [sp, #28]
 800b7ae:	e014      	b.n	800b7da <_vfiprintf_r+0x13a>
 800b7b0:	eba0 0308 	sub.w	r3, r0, r8
 800b7b4:	fa09 f303 	lsl.w	r3, r9, r3
 800b7b8:	4313      	orrs	r3, r2
 800b7ba:	9304      	str	r3, [sp, #16]
 800b7bc:	46a2      	mov	sl, r4
 800b7be:	e7d2      	b.n	800b766 <_vfiprintf_r+0xc6>
 800b7c0:	9b03      	ldr	r3, [sp, #12]
 800b7c2:	1d19      	adds	r1, r3, #4
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	9103      	str	r1, [sp, #12]
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	bfbb      	ittet	lt
 800b7cc:	425b      	neglt	r3, r3
 800b7ce:	f042 0202 	orrlt.w	r2, r2, #2
 800b7d2:	9307      	strge	r3, [sp, #28]
 800b7d4:	9307      	strlt	r3, [sp, #28]
 800b7d6:	bfb8      	it	lt
 800b7d8:	9204      	strlt	r2, [sp, #16]
 800b7da:	7823      	ldrb	r3, [r4, #0]
 800b7dc:	2b2e      	cmp	r3, #46	; 0x2e
 800b7de:	d10c      	bne.n	800b7fa <_vfiprintf_r+0x15a>
 800b7e0:	7863      	ldrb	r3, [r4, #1]
 800b7e2:	2b2a      	cmp	r3, #42	; 0x2a
 800b7e4:	d134      	bne.n	800b850 <_vfiprintf_r+0x1b0>
 800b7e6:	9b03      	ldr	r3, [sp, #12]
 800b7e8:	1d1a      	adds	r2, r3, #4
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	9203      	str	r2, [sp, #12]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	bfb8      	it	lt
 800b7f2:	f04f 33ff 	movlt.w	r3, #4294967295
 800b7f6:	3402      	adds	r4, #2
 800b7f8:	9305      	str	r3, [sp, #20]
 800b7fa:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800b8d0 <_vfiprintf_r+0x230>
 800b7fe:	7821      	ldrb	r1, [r4, #0]
 800b800:	2203      	movs	r2, #3
 800b802:	4650      	mov	r0, sl
 800b804:	f7f4 fd1c 	bl	8000240 <memchr>
 800b808:	b138      	cbz	r0, 800b81a <_vfiprintf_r+0x17a>
 800b80a:	9b04      	ldr	r3, [sp, #16]
 800b80c:	eba0 000a 	sub.w	r0, r0, sl
 800b810:	2240      	movs	r2, #64	; 0x40
 800b812:	4082      	lsls	r2, r0
 800b814:	4313      	orrs	r3, r2
 800b816:	3401      	adds	r4, #1
 800b818:	9304      	str	r3, [sp, #16]
 800b81a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b81e:	4829      	ldr	r0, [pc, #164]	; (800b8c4 <_vfiprintf_r+0x224>)
 800b820:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b824:	2206      	movs	r2, #6
 800b826:	f7f4 fd0b 	bl	8000240 <memchr>
 800b82a:	2800      	cmp	r0, #0
 800b82c:	d03f      	beq.n	800b8ae <_vfiprintf_r+0x20e>
 800b82e:	4b26      	ldr	r3, [pc, #152]	; (800b8c8 <_vfiprintf_r+0x228>)
 800b830:	bb1b      	cbnz	r3, 800b87a <_vfiprintf_r+0x1da>
 800b832:	9b03      	ldr	r3, [sp, #12]
 800b834:	3307      	adds	r3, #7
 800b836:	f023 0307 	bic.w	r3, r3, #7
 800b83a:	3308      	adds	r3, #8
 800b83c:	9303      	str	r3, [sp, #12]
 800b83e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b840:	443b      	add	r3, r7
 800b842:	9309      	str	r3, [sp, #36]	; 0x24
 800b844:	e768      	b.n	800b718 <_vfiprintf_r+0x78>
 800b846:	fb0c 3202 	mla	r2, ip, r2, r3
 800b84a:	460c      	mov	r4, r1
 800b84c:	2001      	movs	r0, #1
 800b84e:	e7a6      	b.n	800b79e <_vfiprintf_r+0xfe>
 800b850:	2300      	movs	r3, #0
 800b852:	3401      	adds	r4, #1
 800b854:	9305      	str	r3, [sp, #20]
 800b856:	4619      	mov	r1, r3
 800b858:	f04f 0c0a 	mov.w	ip, #10
 800b85c:	4620      	mov	r0, r4
 800b85e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b862:	3a30      	subs	r2, #48	; 0x30
 800b864:	2a09      	cmp	r2, #9
 800b866:	d903      	bls.n	800b870 <_vfiprintf_r+0x1d0>
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d0c6      	beq.n	800b7fa <_vfiprintf_r+0x15a>
 800b86c:	9105      	str	r1, [sp, #20]
 800b86e:	e7c4      	b.n	800b7fa <_vfiprintf_r+0x15a>
 800b870:	fb0c 2101 	mla	r1, ip, r1, r2
 800b874:	4604      	mov	r4, r0
 800b876:	2301      	movs	r3, #1
 800b878:	e7f0      	b.n	800b85c <_vfiprintf_r+0x1bc>
 800b87a:	ab03      	add	r3, sp, #12
 800b87c:	9300      	str	r3, [sp, #0]
 800b87e:	462a      	mov	r2, r5
 800b880:	4b12      	ldr	r3, [pc, #72]	; (800b8cc <_vfiprintf_r+0x22c>)
 800b882:	a904      	add	r1, sp, #16
 800b884:	4630      	mov	r0, r6
 800b886:	f7fd fbeb 	bl	8009060 <_printf_float>
 800b88a:	4607      	mov	r7, r0
 800b88c:	1c78      	adds	r0, r7, #1
 800b88e:	d1d6      	bne.n	800b83e <_vfiprintf_r+0x19e>
 800b890:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b892:	07d9      	lsls	r1, r3, #31
 800b894:	d405      	bmi.n	800b8a2 <_vfiprintf_r+0x202>
 800b896:	89ab      	ldrh	r3, [r5, #12]
 800b898:	059a      	lsls	r2, r3, #22
 800b89a:	d402      	bmi.n	800b8a2 <_vfiprintf_r+0x202>
 800b89c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b89e:	f7fe f983 	bl	8009ba8 <__retarget_lock_release_recursive>
 800b8a2:	89ab      	ldrh	r3, [r5, #12]
 800b8a4:	065b      	lsls	r3, r3, #25
 800b8a6:	f53f af1d 	bmi.w	800b6e4 <_vfiprintf_r+0x44>
 800b8aa:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b8ac:	e71c      	b.n	800b6e8 <_vfiprintf_r+0x48>
 800b8ae:	ab03      	add	r3, sp, #12
 800b8b0:	9300      	str	r3, [sp, #0]
 800b8b2:	462a      	mov	r2, r5
 800b8b4:	4b05      	ldr	r3, [pc, #20]	; (800b8cc <_vfiprintf_r+0x22c>)
 800b8b6:	a904      	add	r1, sp, #16
 800b8b8:	4630      	mov	r0, r6
 800b8ba:	f7fd fe59 	bl	8009570 <_printf_i>
 800b8be:	e7e4      	b.n	800b88a <_vfiprintf_r+0x1ea>
 800b8c0:	0800c064 	.word	0x0800c064
 800b8c4:	0800c06e 	.word	0x0800c06e
 800b8c8:	08009061 	.word	0x08009061
 800b8cc:	0800b67d 	.word	0x0800b67d
 800b8d0:	0800c06a 	.word	0x0800c06a

0800b8d4 <__swbuf_r>:
 800b8d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8d6:	460e      	mov	r6, r1
 800b8d8:	4614      	mov	r4, r2
 800b8da:	4605      	mov	r5, r0
 800b8dc:	b118      	cbz	r0, 800b8e6 <__swbuf_r+0x12>
 800b8de:	6a03      	ldr	r3, [r0, #32]
 800b8e0:	b90b      	cbnz	r3, 800b8e6 <__swbuf_r+0x12>
 800b8e2:	f7fd fff3 	bl	80098cc <__sinit>
 800b8e6:	69a3      	ldr	r3, [r4, #24]
 800b8e8:	60a3      	str	r3, [r4, #8]
 800b8ea:	89a3      	ldrh	r3, [r4, #12]
 800b8ec:	071a      	lsls	r2, r3, #28
 800b8ee:	d525      	bpl.n	800b93c <__swbuf_r+0x68>
 800b8f0:	6923      	ldr	r3, [r4, #16]
 800b8f2:	b31b      	cbz	r3, 800b93c <__swbuf_r+0x68>
 800b8f4:	6823      	ldr	r3, [r4, #0]
 800b8f6:	6922      	ldr	r2, [r4, #16]
 800b8f8:	1a98      	subs	r0, r3, r2
 800b8fa:	6963      	ldr	r3, [r4, #20]
 800b8fc:	b2f6      	uxtb	r6, r6
 800b8fe:	4283      	cmp	r3, r0
 800b900:	4637      	mov	r7, r6
 800b902:	dc04      	bgt.n	800b90e <__swbuf_r+0x3a>
 800b904:	4621      	mov	r1, r4
 800b906:	4628      	mov	r0, r5
 800b908:	f7ff fdac 	bl	800b464 <_fflush_r>
 800b90c:	b9e0      	cbnz	r0, 800b948 <__swbuf_r+0x74>
 800b90e:	68a3      	ldr	r3, [r4, #8]
 800b910:	3b01      	subs	r3, #1
 800b912:	60a3      	str	r3, [r4, #8]
 800b914:	6823      	ldr	r3, [r4, #0]
 800b916:	1c5a      	adds	r2, r3, #1
 800b918:	6022      	str	r2, [r4, #0]
 800b91a:	701e      	strb	r6, [r3, #0]
 800b91c:	6962      	ldr	r2, [r4, #20]
 800b91e:	1c43      	adds	r3, r0, #1
 800b920:	429a      	cmp	r2, r3
 800b922:	d004      	beq.n	800b92e <__swbuf_r+0x5a>
 800b924:	89a3      	ldrh	r3, [r4, #12]
 800b926:	07db      	lsls	r3, r3, #31
 800b928:	d506      	bpl.n	800b938 <__swbuf_r+0x64>
 800b92a:	2e0a      	cmp	r6, #10
 800b92c:	d104      	bne.n	800b938 <__swbuf_r+0x64>
 800b92e:	4621      	mov	r1, r4
 800b930:	4628      	mov	r0, r5
 800b932:	f7ff fd97 	bl	800b464 <_fflush_r>
 800b936:	b938      	cbnz	r0, 800b948 <__swbuf_r+0x74>
 800b938:	4638      	mov	r0, r7
 800b93a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b93c:	4621      	mov	r1, r4
 800b93e:	4628      	mov	r0, r5
 800b940:	f000 f806 	bl	800b950 <__swsetup_r>
 800b944:	2800      	cmp	r0, #0
 800b946:	d0d5      	beq.n	800b8f4 <__swbuf_r+0x20>
 800b948:	f04f 37ff 	mov.w	r7, #4294967295
 800b94c:	e7f4      	b.n	800b938 <__swbuf_r+0x64>
	...

0800b950 <__swsetup_r>:
 800b950:	b538      	push	{r3, r4, r5, lr}
 800b952:	4b2a      	ldr	r3, [pc, #168]	; (800b9fc <__swsetup_r+0xac>)
 800b954:	4605      	mov	r5, r0
 800b956:	6818      	ldr	r0, [r3, #0]
 800b958:	460c      	mov	r4, r1
 800b95a:	b118      	cbz	r0, 800b964 <__swsetup_r+0x14>
 800b95c:	6a03      	ldr	r3, [r0, #32]
 800b95e:	b90b      	cbnz	r3, 800b964 <__swsetup_r+0x14>
 800b960:	f7fd ffb4 	bl	80098cc <__sinit>
 800b964:	89a3      	ldrh	r3, [r4, #12]
 800b966:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b96a:	0718      	lsls	r0, r3, #28
 800b96c:	d422      	bmi.n	800b9b4 <__swsetup_r+0x64>
 800b96e:	06d9      	lsls	r1, r3, #27
 800b970:	d407      	bmi.n	800b982 <__swsetup_r+0x32>
 800b972:	2309      	movs	r3, #9
 800b974:	602b      	str	r3, [r5, #0]
 800b976:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b97a:	81a3      	strh	r3, [r4, #12]
 800b97c:	f04f 30ff 	mov.w	r0, #4294967295
 800b980:	e034      	b.n	800b9ec <__swsetup_r+0x9c>
 800b982:	0758      	lsls	r0, r3, #29
 800b984:	d512      	bpl.n	800b9ac <__swsetup_r+0x5c>
 800b986:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b988:	b141      	cbz	r1, 800b99c <__swsetup_r+0x4c>
 800b98a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b98e:	4299      	cmp	r1, r3
 800b990:	d002      	beq.n	800b998 <__swsetup_r+0x48>
 800b992:	4628      	mov	r0, r5
 800b994:	f7fe ff0c 	bl	800a7b0 <_free_r>
 800b998:	2300      	movs	r3, #0
 800b99a:	6363      	str	r3, [r4, #52]	; 0x34
 800b99c:	89a3      	ldrh	r3, [r4, #12]
 800b99e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b9a2:	81a3      	strh	r3, [r4, #12]
 800b9a4:	2300      	movs	r3, #0
 800b9a6:	6063      	str	r3, [r4, #4]
 800b9a8:	6923      	ldr	r3, [r4, #16]
 800b9aa:	6023      	str	r3, [r4, #0]
 800b9ac:	89a3      	ldrh	r3, [r4, #12]
 800b9ae:	f043 0308 	orr.w	r3, r3, #8
 800b9b2:	81a3      	strh	r3, [r4, #12]
 800b9b4:	6923      	ldr	r3, [r4, #16]
 800b9b6:	b94b      	cbnz	r3, 800b9cc <__swsetup_r+0x7c>
 800b9b8:	89a3      	ldrh	r3, [r4, #12]
 800b9ba:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b9be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b9c2:	d003      	beq.n	800b9cc <__swsetup_r+0x7c>
 800b9c4:	4621      	mov	r1, r4
 800b9c6:	4628      	mov	r0, r5
 800b9c8:	f000 f884 	bl	800bad4 <__smakebuf_r>
 800b9cc:	89a0      	ldrh	r0, [r4, #12]
 800b9ce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b9d2:	f010 0301 	ands.w	r3, r0, #1
 800b9d6:	d00a      	beq.n	800b9ee <__swsetup_r+0x9e>
 800b9d8:	2300      	movs	r3, #0
 800b9da:	60a3      	str	r3, [r4, #8]
 800b9dc:	6963      	ldr	r3, [r4, #20]
 800b9de:	425b      	negs	r3, r3
 800b9e0:	61a3      	str	r3, [r4, #24]
 800b9e2:	6923      	ldr	r3, [r4, #16]
 800b9e4:	b943      	cbnz	r3, 800b9f8 <__swsetup_r+0xa8>
 800b9e6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b9ea:	d1c4      	bne.n	800b976 <__swsetup_r+0x26>
 800b9ec:	bd38      	pop	{r3, r4, r5, pc}
 800b9ee:	0781      	lsls	r1, r0, #30
 800b9f0:	bf58      	it	pl
 800b9f2:	6963      	ldrpl	r3, [r4, #20]
 800b9f4:	60a3      	str	r3, [r4, #8]
 800b9f6:	e7f4      	b.n	800b9e2 <__swsetup_r+0x92>
 800b9f8:	2000      	movs	r0, #0
 800b9fa:	e7f7      	b.n	800b9ec <__swsetup_r+0x9c>
 800b9fc:	2000007c 	.word	0x2000007c

0800ba00 <_raise_r>:
 800ba00:	291f      	cmp	r1, #31
 800ba02:	b538      	push	{r3, r4, r5, lr}
 800ba04:	4604      	mov	r4, r0
 800ba06:	460d      	mov	r5, r1
 800ba08:	d904      	bls.n	800ba14 <_raise_r+0x14>
 800ba0a:	2316      	movs	r3, #22
 800ba0c:	6003      	str	r3, [r0, #0]
 800ba0e:	f04f 30ff 	mov.w	r0, #4294967295
 800ba12:	bd38      	pop	{r3, r4, r5, pc}
 800ba14:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800ba16:	b112      	cbz	r2, 800ba1e <_raise_r+0x1e>
 800ba18:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ba1c:	b94b      	cbnz	r3, 800ba32 <_raise_r+0x32>
 800ba1e:	4620      	mov	r0, r4
 800ba20:	f000 f830 	bl	800ba84 <_getpid_r>
 800ba24:	462a      	mov	r2, r5
 800ba26:	4601      	mov	r1, r0
 800ba28:	4620      	mov	r0, r4
 800ba2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba2e:	f000 b817 	b.w	800ba60 <_kill_r>
 800ba32:	2b01      	cmp	r3, #1
 800ba34:	d00a      	beq.n	800ba4c <_raise_r+0x4c>
 800ba36:	1c59      	adds	r1, r3, #1
 800ba38:	d103      	bne.n	800ba42 <_raise_r+0x42>
 800ba3a:	2316      	movs	r3, #22
 800ba3c:	6003      	str	r3, [r0, #0]
 800ba3e:	2001      	movs	r0, #1
 800ba40:	e7e7      	b.n	800ba12 <_raise_r+0x12>
 800ba42:	2400      	movs	r4, #0
 800ba44:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ba48:	4628      	mov	r0, r5
 800ba4a:	4798      	blx	r3
 800ba4c:	2000      	movs	r0, #0
 800ba4e:	e7e0      	b.n	800ba12 <_raise_r+0x12>

0800ba50 <raise>:
 800ba50:	4b02      	ldr	r3, [pc, #8]	; (800ba5c <raise+0xc>)
 800ba52:	4601      	mov	r1, r0
 800ba54:	6818      	ldr	r0, [r3, #0]
 800ba56:	f7ff bfd3 	b.w	800ba00 <_raise_r>
 800ba5a:	bf00      	nop
 800ba5c:	2000007c 	.word	0x2000007c

0800ba60 <_kill_r>:
 800ba60:	b538      	push	{r3, r4, r5, lr}
 800ba62:	4d07      	ldr	r5, [pc, #28]	; (800ba80 <_kill_r+0x20>)
 800ba64:	2300      	movs	r3, #0
 800ba66:	4604      	mov	r4, r0
 800ba68:	4608      	mov	r0, r1
 800ba6a:	4611      	mov	r1, r2
 800ba6c:	602b      	str	r3, [r5, #0]
 800ba6e:	f7f5 feb7 	bl	80017e0 <_kill>
 800ba72:	1c43      	adds	r3, r0, #1
 800ba74:	d102      	bne.n	800ba7c <_kill_r+0x1c>
 800ba76:	682b      	ldr	r3, [r5, #0]
 800ba78:	b103      	cbz	r3, 800ba7c <_kill_r+0x1c>
 800ba7a:	6023      	str	r3, [r4, #0]
 800ba7c:	bd38      	pop	{r3, r4, r5, pc}
 800ba7e:	bf00      	nop
 800ba80:	200053f4 	.word	0x200053f4

0800ba84 <_getpid_r>:
 800ba84:	f7f5 bea4 	b.w	80017d0 <_getpid>

0800ba88 <__swhatbuf_r>:
 800ba88:	b570      	push	{r4, r5, r6, lr}
 800ba8a:	460c      	mov	r4, r1
 800ba8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba90:	2900      	cmp	r1, #0
 800ba92:	b096      	sub	sp, #88	; 0x58
 800ba94:	4615      	mov	r5, r2
 800ba96:	461e      	mov	r6, r3
 800ba98:	da0d      	bge.n	800bab6 <__swhatbuf_r+0x2e>
 800ba9a:	89a3      	ldrh	r3, [r4, #12]
 800ba9c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800baa0:	f04f 0100 	mov.w	r1, #0
 800baa4:	bf0c      	ite	eq
 800baa6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800baaa:	2340      	movne	r3, #64	; 0x40
 800baac:	2000      	movs	r0, #0
 800baae:	6031      	str	r1, [r6, #0]
 800bab0:	602b      	str	r3, [r5, #0]
 800bab2:	b016      	add	sp, #88	; 0x58
 800bab4:	bd70      	pop	{r4, r5, r6, pc}
 800bab6:	466a      	mov	r2, sp
 800bab8:	f000 f848 	bl	800bb4c <_fstat_r>
 800babc:	2800      	cmp	r0, #0
 800babe:	dbec      	blt.n	800ba9a <__swhatbuf_r+0x12>
 800bac0:	9901      	ldr	r1, [sp, #4]
 800bac2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800bac6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800baca:	4259      	negs	r1, r3
 800bacc:	4159      	adcs	r1, r3
 800bace:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bad2:	e7eb      	b.n	800baac <__swhatbuf_r+0x24>

0800bad4 <__smakebuf_r>:
 800bad4:	898b      	ldrh	r3, [r1, #12]
 800bad6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bad8:	079d      	lsls	r5, r3, #30
 800bada:	4606      	mov	r6, r0
 800badc:	460c      	mov	r4, r1
 800bade:	d507      	bpl.n	800baf0 <__smakebuf_r+0x1c>
 800bae0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bae4:	6023      	str	r3, [r4, #0]
 800bae6:	6123      	str	r3, [r4, #16]
 800bae8:	2301      	movs	r3, #1
 800baea:	6163      	str	r3, [r4, #20]
 800baec:	b002      	add	sp, #8
 800baee:	bd70      	pop	{r4, r5, r6, pc}
 800baf0:	ab01      	add	r3, sp, #4
 800baf2:	466a      	mov	r2, sp
 800baf4:	f7ff ffc8 	bl	800ba88 <__swhatbuf_r>
 800baf8:	9900      	ldr	r1, [sp, #0]
 800bafa:	4605      	mov	r5, r0
 800bafc:	4630      	mov	r0, r6
 800bafe:	f7fe fecb 	bl	800a898 <_malloc_r>
 800bb02:	b948      	cbnz	r0, 800bb18 <__smakebuf_r+0x44>
 800bb04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb08:	059a      	lsls	r2, r3, #22
 800bb0a:	d4ef      	bmi.n	800baec <__smakebuf_r+0x18>
 800bb0c:	f023 0303 	bic.w	r3, r3, #3
 800bb10:	f043 0302 	orr.w	r3, r3, #2
 800bb14:	81a3      	strh	r3, [r4, #12]
 800bb16:	e7e3      	b.n	800bae0 <__smakebuf_r+0xc>
 800bb18:	89a3      	ldrh	r3, [r4, #12]
 800bb1a:	6020      	str	r0, [r4, #0]
 800bb1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb20:	81a3      	strh	r3, [r4, #12]
 800bb22:	9b00      	ldr	r3, [sp, #0]
 800bb24:	6163      	str	r3, [r4, #20]
 800bb26:	9b01      	ldr	r3, [sp, #4]
 800bb28:	6120      	str	r0, [r4, #16]
 800bb2a:	b15b      	cbz	r3, 800bb44 <__smakebuf_r+0x70>
 800bb2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb30:	4630      	mov	r0, r6
 800bb32:	f000 f81d 	bl	800bb70 <_isatty_r>
 800bb36:	b128      	cbz	r0, 800bb44 <__smakebuf_r+0x70>
 800bb38:	89a3      	ldrh	r3, [r4, #12]
 800bb3a:	f023 0303 	bic.w	r3, r3, #3
 800bb3e:	f043 0301 	orr.w	r3, r3, #1
 800bb42:	81a3      	strh	r3, [r4, #12]
 800bb44:	89a3      	ldrh	r3, [r4, #12]
 800bb46:	431d      	orrs	r5, r3
 800bb48:	81a5      	strh	r5, [r4, #12]
 800bb4a:	e7cf      	b.n	800baec <__smakebuf_r+0x18>

0800bb4c <_fstat_r>:
 800bb4c:	b538      	push	{r3, r4, r5, lr}
 800bb4e:	4d07      	ldr	r5, [pc, #28]	; (800bb6c <_fstat_r+0x20>)
 800bb50:	2300      	movs	r3, #0
 800bb52:	4604      	mov	r4, r0
 800bb54:	4608      	mov	r0, r1
 800bb56:	4611      	mov	r1, r2
 800bb58:	602b      	str	r3, [r5, #0]
 800bb5a:	f7f5 fea0 	bl	800189e <_fstat>
 800bb5e:	1c43      	adds	r3, r0, #1
 800bb60:	d102      	bne.n	800bb68 <_fstat_r+0x1c>
 800bb62:	682b      	ldr	r3, [r5, #0]
 800bb64:	b103      	cbz	r3, 800bb68 <_fstat_r+0x1c>
 800bb66:	6023      	str	r3, [r4, #0]
 800bb68:	bd38      	pop	{r3, r4, r5, pc}
 800bb6a:	bf00      	nop
 800bb6c:	200053f4 	.word	0x200053f4

0800bb70 <_isatty_r>:
 800bb70:	b538      	push	{r3, r4, r5, lr}
 800bb72:	4d06      	ldr	r5, [pc, #24]	; (800bb8c <_isatty_r+0x1c>)
 800bb74:	2300      	movs	r3, #0
 800bb76:	4604      	mov	r4, r0
 800bb78:	4608      	mov	r0, r1
 800bb7a:	602b      	str	r3, [r5, #0]
 800bb7c:	f7f5 fe9f 	bl	80018be <_isatty>
 800bb80:	1c43      	adds	r3, r0, #1
 800bb82:	d102      	bne.n	800bb8a <_isatty_r+0x1a>
 800bb84:	682b      	ldr	r3, [r5, #0]
 800bb86:	b103      	cbz	r3, 800bb8a <_isatty_r+0x1a>
 800bb88:	6023      	str	r3, [r4, #0]
 800bb8a:	bd38      	pop	{r3, r4, r5, pc}
 800bb8c:	200053f4 	.word	0x200053f4

0800bb90 <_init>:
 800bb90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb92:	bf00      	nop
 800bb94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb96:	bc08      	pop	{r3}
 800bb98:	469e      	mov	lr, r3
 800bb9a:	4770      	bx	lr

0800bb9c <_fini>:
 800bb9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb9e:	bf00      	nop
 800bba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bba2:	bc08      	pop	{r3}
 800bba4:	469e      	mov	lr, r3
 800bba6:	4770      	bx	lr
