
Radio_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000edac  080002b0  080002b0  000012b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000684  0800f060  0800f060  00010060  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800f6e4  0800f6e4  000106e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800f6ec  0800f6ec  000106ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800f6f0  0800f6f0  000106f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  24000000  0800f6f4  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004cb0  240001dc  0800f8d0  000111dc  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24004e8c  0800f8d0  00011e8c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000111dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002e1d8  00000000  00000000  0001120a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00005707  00000000  00000000  0003f3e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001d58  00000000  00000000  00044af0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000016bd  00000000  00000000  00046848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00037a58  00000000  00000000  00047f05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000290f2  00000000  00000000  0007f95d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001514e0  00000000  00000000  000a8a4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001f9f2f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008fac  00000000  00000000  001f9f74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000008b  00000000  00000000  00202f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	@ (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	240001dc 	.word	0x240001dc
 80002cc:	00000000 	.word	0x00000000
 80002d0:	0800f044 	.word	0x0800f044

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	@ (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	@ (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	@ (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	240001e0 	.word	0x240001e0
 80002ec:	0800f044 	.word	0x0800f044

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <strlen>:
 8000390:	4603      	mov	r3, r0
 8000392:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000396:	2a00      	cmp	r2, #0
 8000398:	d1fb      	bne.n	8000392 <strlen+0x2>
 800039a:	1a18      	subs	r0, r3, r0
 800039c:	3801      	subs	r0, #1
 800039e:	4770      	bx	lr

080003a0 <__aeabi_drsub>:
 80003a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003a4:	e002      	b.n	80003ac <__adddf3>
 80003a6:	bf00      	nop

080003a8 <__aeabi_dsub>:
 80003a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003ac <__adddf3>:
 80003ac:	b530      	push	{r4, r5, lr}
 80003ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003b6:	ea94 0f05 	teq	r4, r5
 80003ba:	bf08      	it	eq
 80003bc:	ea90 0f02 	teqeq	r0, r2
 80003c0:	bf1f      	itttt	ne
 80003c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d2:	f000 80e2 	beq.w	800059a <__adddf3+0x1ee>
 80003d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003de:	bfb8      	it	lt
 80003e0:	426d      	neglt	r5, r5
 80003e2:	dd0c      	ble.n	80003fe <__adddf3+0x52>
 80003e4:	442c      	add	r4, r5
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	ea82 0000 	eor.w	r0, r2, r0
 80003f2:	ea83 0101 	eor.w	r1, r3, r1
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	2d36      	cmp	r5, #54	@ 0x36
 8000400:	bf88      	it	hi
 8000402:	bd30      	pophi	{r4, r5, pc}
 8000404:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000408:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800040c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000410:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000414:	d002      	beq.n	800041c <__adddf3+0x70>
 8000416:	4240      	negs	r0, r0
 8000418:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800041c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000420:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000424:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000428:	d002      	beq.n	8000430 <__adddf3+0x84>
 800042a:	4252      	negs	r2, r2
 800042c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000430:	ea94 0f05 	teq	r4, r5
 8000434:	f000 80a7 	beq.w	8000586 <__adddf3+0x1da>
 8000438:	f1a4 0401 	sub.w	r4, r4, #1
 800043c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000440:	db0d      	blt.n	800045e <__adddf3+0xb2>
 8000442:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000446:	fa22 f205 	lsr.w	r2, r2, r5
 800044a:	1880      	adds	r0, r0, r2
 800044c:	f141 0100 	adc.w	r1, r1, #0
 8000450:	fa03 f20e 	lsl.w	r2, r3, lr
 8000454:	1880      	adds	r0, r0, r2
 8000456:	fa43 f305 	asr.w	r3, r3, r5
 800045a:	4159      	adcs	r1, r3
 800045c:	e00e      	b.n	800047c <__adddf3+0xd0>
 800045e:	f1a5 0520 	sub.w	r5, r5, #32
 8000462:	f10e 0e20 	add.w	lr, lr, #32
 8000466:	2a01      	cmp	r2, #1
 8000468:	fa03 fc0e 	lsl.w	ip, r3, lr
 800046c:	bf28      	it	cs
 800046e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000472:	fa43 f305 	asr.w	r3, r3, r5
 8000476:	18c0      	adds	r0, r0, r3
 8000478:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800047c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000480:	d507      	bpl.n	8000492 <__adddf3+0xe6>
 8000482:	f04f 0e00 	mov.w	lr, #0
 8000486:	f1dc 0c00 	rsbs	ip, ip, #0
 800048a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800048e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000492:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000496:	d31b      	bcc.n	80004d0 <__adddf3+0x124>
 8000498:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800049c:	d30c      	bcc.n	80004b8 <__adddf3+0x10c>
 800049e:	0849      	lsrs	r1, r1, #1
 80004a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004a8:	f104 0401 	add.w	r4, r4, #1
 80004ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004b4:	f080 809a 	bcs.w	80005ec <__adddf3+0x240>
 80004b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004bc:	bf08      	it	eq
 80004be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c2:	f150 0000 	adcs.w	r0, r0, #0
 80004c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ca:	ea41 0105 	orr.w	r1, r1, r5
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d4:	4140      	adcs	r0, r0
 80004d6:	eb41 0101 	adc.w	r1, r1, r1
 80004da:	3c01      	subs	r4, #1
 80004dc:	bf28      	it	cs
 80004de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004e2:	d2e9      	bcs.n	80004b8 <__adddf3+0x10c>
 80004e4:	f091 0f00 	teq	r1, #0
 80004e8:	bf04      	itt	eq
 80004ea:	4601      	moveq	r1, r0
 80004ec:	2000      	moveq	r0, #0
 80004ee:	fab1 f381 	clz	r3, r1
 80004f2:	bf08      	it	eq
 80004f4:	3320      	addeq	r3, #32
 80004f6:	f1a3 030b 	sub.w	r3, r3, #11
 80004fa:	f1b3 0220 	subs.w	r2, r3, #32
 80004fe:	da0c      	bge.n	800051a <__adddf3+0x16e>
 8000500:	320c      	adds	r2, #12
 8000502:	dd08      	ble.n	8000516 <__adddf3+0x16a>
 8000504:	f102 0c14 	add.w	ip, r2, #20
 8000508:	f1c2 020c 	rsb	r2, r2, #12
 800050c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000510:	fa21 f102 	lsr.w	r1, r1, r2
 8000514:	e00c      	b.n	8000530 <__adddf3+0x184>
 8000516:	f102 0214 	add.w	r2, r2, #20
 800051a:	bfd8      	it	le
 800051c:	f1c2 0c20 	rsble	ip, r2, #32
 8000520:	fa01 f102 	lsl.w	r1, r1, r2
 8000524:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000528:	bfdc      	itt	le
 800052a:	ea41 010c 	orrle.w	r1, r1, ip
 800052e:	4090      	lslle	r0, r2
 8000530:	1ae4      	subs	r4, r4, r3
 8000532:	bfa2      	ittt	ge
 8000534:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000538:	4329      	orrge	r1, r5
 800053a:	bd30      	popge	{r4, r5, pc}
 800053c:	ea6f 0404 	mvn.w	r4, r4
 8000540:	3c1f      	subs	r4, #31
 8000542:	da1c      	bge.n	800057e <__adddf3+0x1d2>
 8000544:	340c      	adds	r4, #12
 8000546:	dc0e      	bgt.n	8000566 <__adddf3+0x1ba>
 8000548:	f104 0414 	add.w	r4, r4, #20
 800054c:	f1c4 0220 	rsb	r2, r4, #32
 8000550:	fa20 f004 	lsr.w	r0, r0, r4
 8000554:	fa01 f302 	lsl.w	r3, r1, r2
 8000558:	ea40 0003 	orr.w	r0, r0, r3
 800055c:	fa21 f304 	lsr.w	r3, r1, r4
 8000560:	ea45 0103 	orr.w	r1, r5, r3
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f1c4 040c 	rsb	r4, r4, #12
 800056a:	f1c4 0220 	rsb	r2, r4, #32
 800056e:	fa20 f002 	lsr.w	r0, r0, r2
 8000572:	fa01 f304 	lsl.w	r3, r1, r4
 8000576:	ea40 0003 	orr.w	r0, r0, r3
 800057a:	4629      	mov	r1, r5
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	fa21 f004 	lsr.w	r0, r1, r4
 8000582:	4629      	mov	r1, r5
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f094 0f00 	teq	r4, #0
 800058a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800058e:	bf06      	itte	eq
 8000590:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000594:	3401      	addeq	r4, #1
 8000596:	3d01      	subne	r5, #1
 8000598:	e74e      	b.n	8000438 <__adddf3+0x8c>
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf18      	it	ne
 80005a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a4:	d029      	beq.n	80005fa <__adddf3+0x24e>
 80005a6:	ea94 0f05 	teq	r4, r5
 80005aa:	bf08      	it	eq
 80005ac:	ea90 0f02 	teqeq	r0, r2
 80005b0:	d005      	beq.n	80005be <__adddf3+0x212>
 80005b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005b6:	bf04      	itt	eq
 80005b8:	4619      	moveq	r1, r3
 80005ba:	4610      	moveq	r0, r2
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	ea91 0f03 	teq	r1, r3
 80005c2:	bf1e      	ittt	ne
 80005c4:	2100      	movne	r1, #0
 80005c6:	2000      	movne	r0, #0
 80005c8:	bd30      	popne	{r4, r5, pc}
 80005ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ce:	d105      	bne.n	80005dc <__adddf3+0x230>
 80005d0:	0040      	lsls	r0, r0, #1
 80005d2:	4149      	adcs	r1, r1
 80005d4:	bf28      	it	cs
 80005d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd30      	pop	{r4, r5, pc}
 80005dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005e0:	bf3c      	itt	cc
 80005e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005e6:	bd30      	popcc	{r4, r5, pc}
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005f4:	f04f 0000 	mov.w	r0, #0
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005fe:	bf1a      	itte	ne
 8000600:	4619      	movne	r1, r3
 8000602:	4610      	movne	r0, r2
 8000604:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000608:	bf1c      	itt	ne
 800060a:	460b      	movne	r3, r1
 800060c:	4602      	movne	r2, r0
 800060e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000612:	bf06      	itte	eq
 8000614:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000618:	ea91 0f03 	teqeq	r1, r3
 800061c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	bf00      	nop

08000624 <__aeabi_ui2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000638:	f04f 0500 	mov.w	r5, #0
 800063c:	f04f 0100 	mov.w	r1, #0
 8000640:	e750      	b.n	80004e4 <__adddf3+0x138>
 8000642:	bf00      	nop

08000644 <__aeabi_i2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000658:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800065c:	bf48      	it	mi
 800065e:	4240      	negmi	r0, r0
 8000660:	f04f 0100 	mov.w	r1, #0
 8000664:	e73e      	b.n	80004e4 <__adddf3+0x138>
 8000666:	bf00      	nop

08000668 <__aeabi_f2d>:
 8000668:	0042      	lsls	r2, r0, #1
 800066a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800066e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000672:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000676:	bf1f      	itttt	ne
 8000678:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800067c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000680:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000684:	4770      	bxne	lr
 8000686:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800068a:	bf08      	it	eq
 800068c:	4770      	bxeq	lr
 800068e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000692:	bf04      	itt	eq
 8000694:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000698:	4770      	bxeq	lr
 800069a:	b530      	push	{r4, r5, lr}
 800069c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006a8:	e71c      	b.n	80004e4 <__adddf3+0x138>
 80006aa:	bf00      	nop

080006ac <__aeabi_ul2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f04f 0500 	mov.w	r5, #0
 80006ba:	e00a      	b.n	80006d2 <__aeabi_l2d+0x16>

080006bc <__aeabi_l2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ca:	d502      	bpl.n	80006d2 <__aeabi_l2d+0x16>
 80006cc:	4240      	negs	r0, r0
 80006ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006de:	f43f aed8 	beq.w	8000492 <__adddf3+0xe6>
 80006e2:	f04f 0203 	mov.w	r2, #3
 80006e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ea:	bf18      	it	ne
 80006ec:	3203      	addne	r2, #3
 80006ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f2:	bf18      	it	ne
 80006f4:	3203      	addne	r2, #3
 80006f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fa:	f1c2 0320 	rsb	r3, r2, #32
 80006fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000702:	fa20 f002 	lsr.w	r0, r0, r2
 8000706:	fa01 fe03 	lsl.w	lr, r1, r3
 800070a:	ea40 000e 	orr.w	r0, r0, lr
 800070e:	fa21 f102 	lsr.w	r1, r1, r2
 8000712:	4414      	add	r4, r2
 8000714:	e6bd      	b.n	8000492 <__adddf3+0xe6>
 8000716:	bf00      	nop

08000718 <__aeabi_uldivmod>:
 8000718:	b953      	cbnz	r3, 8000730 <__aeabi_uldivmod+0x18>
 800071a:	b94a      	cbnz	r2, 8000730 <__aeabi_uldivmod+0x18>
 800071c:	2900      	cmp	r1, #0
 800071e:	bf08      	it	eq
 8000720:	2800      	cmpeq	r0, #0
 8000722:	bf1c      	itt	ne
 8000724:	f04f 31ff 	movne.w	r1, #4294967295
 8000728:	f04f 30ff 	movne.w	r0, #4294967295
 800072c:	f000 b9a2 	b.w	8000a74 <__aeabi_idiv0>
 8000730:	f1ad 0c08 	sub.w	ip, sp, #8
 8000734:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000738:	f000 f83e 	bl	80007b8 <__udivmoddi4>
 800073c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000740:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000744:	b004      	add	sp, #16
 8000746:	4770      	bx	lr

08000748 <__aeabi_d2lz>:
 8000748:	b508      	push	{r3, lr}
 800074a:	4602      	mov	r2, r0
 800074c:	460b      	mov	r3, r1
 800074e:	ec43 2b17 	vmov	d7, r2, r3
 8000752:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800075a:	d403      	bmi.n	8000764 <__aeabi_d2lz+0x1c>
 800075c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000760:	f000 b80a 	b.w	8000778 <__aeabi_d2ulz>
 8000764:	eeb1 7b47 	vneg.f64	d7, d7
 8000768:	ec51 0b17 	vmov	r0, r1, d7
 800076c:	f000 f804 	bl	8000778 <__aeabi_d2ulz>
 8000770:	4240      	negs	r0, r0
 8000772:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000776:	bd08      	pop	{r3, pc}

08000778 <__aeabi_d2ulz>:
 8000778:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007a8 <__aeabi_d2ulz+0x30>
 800077c:	ec41 0b17 	vmov	d7, r0, r1
 8000780:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007b0 <__aeabi_d2ulz+0x38>
 8000784:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000788:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800078c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000790:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000794:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000798:	ee16 1a10 	vmov	r1, s12
 800079c:	ee17 0a90 	vmov	r0, s15
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	f3af 8000 	nop.w
 80007a8:	00000000 	.word	0x00000000
 80007ac:	3df00000 	.word	0x3df00000
 80007b0:	00000000 	.word	0x00000000
 80007b4:	41f00000 	.word	0x41f00000

080007b8 <__udivmoddi4>:
 80007b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007bc:	9d08      	ldr	r5, [sp, #32]
 80007be:	460c      	mov	r4, r1
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d14e      	bne.n	8000862 <__udivmoddi4+0xaa>
 80007c4:	4694      	mov	ip, r2
 80007c6:	458c      	cmp	ip, r1
 80007c8:	4686      	mov	lr, r0
 80007ca:	fab2 f282 	clz	r2, r2
 80007ce:	d962      	bls.n	8000896 <__udivmoddi4+0xde>
 80007d0:	b14a      	cbz	r2, 80007e6 <__udivmoddi4+0x2e>
 80007d2:	f1c2 0320 	rsb	r3, r2, #32
 80007d6:	4091      	lsls	r1, r2
 80007d8:	fa20 f303 	lsr.w	r3, r0, r3
 80007dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80007e0:	4319      	orrs	r1, r3
 80007e2:	fa00 fe02 	lsl.w	lr, r0, r2
 80007e6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80007ea:	fa1f f68c 	uxth.w	r6, ip
 80007ee:	fbb1 f4f7 	udiv	r4, r1, r7
 80007f2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80007f6:	fb07 1114 	mls	r1, r7, r4, r1
 80007fa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007fe:	fb04 f106 	mul.w	r1, r4, r6
 8000802:	4299      	cmp	r1, r3
 8000804:	d90a      	bls.n	800081c <__udivmoddi4+0x64>
 8000806:	eb1c 0303 	adds.w	r3, ip, r3
 800080a:	f104 30ff 	add.w	r0, r4, #4294967295
 800080e:	f080 8112 	bcs.w	8000a36 <__udivmoddi4+0x27e>
 8000812:	4299      	cmp	r1, r3
 8000814:	f240 810f 	bls.w	8000a36 <__udivmoddi4+0x27e>
 8000818:	3c02      	subs	r4, #2
 800081a:	4463      	add	r3, ip
 800081c:	1a59      	subs	r1, r3, r1
 800081e:	fa1f f38e 	uxth.w	r3, lr
 8000822:	fbb1 f0f7 	udiv	r0, r1, r7
 8000826:	fb07 1110 	mls	r1, r7, r0, r1
 800082a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800082e:	fb00 f606 	mul.w	r6, r0, r6
 8000832:	429e      	cmp	r6, r3
 8000834:	d90a      	bls.n	800084c <__udivmoddi4+0x94>
 8000836:	eb1c 0303 	adds.w	r3, ip, r3
 800083a:	f100 31ff 	add.w	r1, r0, #4294967295
 800083e:	f080 80fc 	bcs.w	8000a3a <__udivmoddi4+0x282>
 8000842:	429e      	cmp	r6, r3
 8000844:	f240 80f9 	bls.w	8000a3a <__udivmoddi4+0x282>
 8000848:	4463      	add	r3, ip
 800084a:	3802      	subs	r0, #2
 800084c:	1b9b      	subs	r3, r3, r6
 800084e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000852:	2100      	movs	r1, #0
 8000854:	b11d      	cbz	r5, 800085e <__udivmoddi4+0xa6>
 8000856:	40d3      	lsrs	r3, r2
 8000858:	2200      	movs	r2, #0
 800085a:	e9c5 3200 	strd	r3, r2, [r5]
 800085e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000862:	428b      	cmp	r3, r1
 8000864:	d905      	bls.n	8000872 <__udivmoddi4+0xba>
 8000866:	b10d      	cbz	r5, 800086c <__udivmoddi4+0xb4>
 8000868:	e9c5 0100 	strd	r0, r1, [r5]
 800086c:	2100      	movs	r1, #0
 800086e:	4608      	mov	r0, r1
 8000870:	e7f5      	b.n	800085e <__udivmoddi4+0xa6>
 8000872:	fab3 f183 	clz	r1, r3
 8000876:	2900      	cmp	r1, #0
 8000878:	d146      	bne.n	8000908 <__udivmoddi4+0x150>
 800087a:	42a3      	cmp	r3, r4
 800087c:	d302      	bcc.n	8000884 <__udivmoddi4+0xcc>
 800087e:	4290      	cmp	r0, r2
 8000880:	f0c0 80f0 	bcc.w	8000a64 <__udivmoddi4+0x2ac>
 8000884:	1a86      	subs	r6, r0, r2
 8000886:	eb64 0303 	sbc.w	r3, r4, r3
 800088a:	2001      	movs	r0, #1
 800088c:	2d00      	cmp	r5, #0
 800088e:	d0e6      	beq.n	800085e <__udivmoddi4+0xa6>
 8000890:	e9c5 6300 	strd	r6, r3, [r5]
 8000894:	e7e3      	b.n	800085e <__udivmoddi4+0xa6>
 8000896:	2a00      	cmp	r2, #0
 8000898:	f040 8090 	bne.w	80009bc <__udivmoddi4+0x204>
 800089c:	eba1 040c 	sub.w	r4, r1, ip
 80008a0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008a4:	fa1f f78c 	uxth.w	r7, ip
 80008a8:	2101      	movs	r1, #1
 80008aa:	fbb4 f6f8 	udiv	r6, r4, r8
 80008ae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80008b2:	fb08 4416 	mls	r4, r8, r6, r4
 80008b6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008ba:	fb07 f006 	mul.w	r0, r7, r6
 80008be:	4298      	cmp	r0, r3
 80008c0:	d908      	bls.n	80008d4 <__udivmoddi4+0x11c>
 80008c2:	eb1c 0303 	adds.w	r3, ip, r3
 80008c6:	f106 34ff 	add.w	r4, r6, #4294967295
 80008ca:	d202      	bcs.n	80008d2 <__udivmoddi4+0x11a>
 80008cc:	4298      	cmp	r0, r3
 80008ce:	f200 80cd 	bhi.w	8000a6c <__udivmoddi4+0x2b4>
 80008d2:	4626      	mov	r6, r4
 80008d4:	1a1c      	subs	r4, r3, r0
 80008d6:	fa1f f38e 	uxth.w	r3, lr
 80008da:	fbb4 f0f8 	udiv	r0, r4, r8
 80008de:	fb08 4410 	mls	r4, r8, r0, r4
 80008e2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008e6:	fb00 f707 	mul.w	r7, r0, r7
 80008ea:	429f      	cmp	r7, r3
 80008ec:	d908      	bls.n	8000900 <__udivmoddi4+0x148>
 80008ee:	eb1c 0303 	adds.w	r3, ip, r3
 80008f2:	f100 34ff 	add.w	r4, r0, #4294967295
 80008f6:	d202      	bcs.n	80008fe <__udivmoddi4+0x146>
 80008f8:	429f      	cmp	r7, r3
 80008fa:	f200 80b0 	bhi.w	8000a5e <__udivmoddi4+0x2a6>
 80008fe:	4620      	mov	r0, r4
 8000900:	1bdb      	subs	r3, r3, r7
 8000902:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000906:	e7a5      	b.n	8000854 <__udivmoddi4+0x9c>
 8000908:	f1c1 0620 	rsb	r6, r1, #32
 800090c:	408b      	lsls	r3, r1
 800090e:	fa22 f706 	lsr.w	r7, r2, r6
 8000912:	431f      	orrs	r7, r3
 8000914:	fa20 fc06 	lsr.w	ip, r0, r6
 8000918:	fa04 f301 	lsl.w	r3, r4, r1
 800091c:	ea43 030c 	orr.w	r3, r3, ip
 8000920:	40f4      	lsrs	r4, r6
 8000922:	fa00 f801 	lsl.w	r8, r0, r1
 8000926:	0c38      	lsrs	r0, r7, #16
 8000928:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800092c:	fbb4 fef0 	udiv	lr, r4, r0
 8000930:	fa1f fc87 	uxth.w	ip, r7
 8000934:	fb00 441e 	mls	r4, r0, lr, r4
 8000938:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800093c:	fb0e f90c 	mul.w	r9, lr, ip
 8000940:	45a1      	cmp	r9, r4
 8000942:	fa02 f201 	lsl.w	r2, r2, r1
 8000946:	d90a      	bls.n	800095e <__udivmoddi4+0x1a6>
 8000948:	193c      	adds	r4, r7, r4
 800094a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800094e:	f080 8084 	bcs.w	8000a5a <__udivmoddi4+0x2a2>
 8000952:	45a1      	cmp	r9, r4
 8000954:	f240 8081 	bls.w	8000a5a <__udivmoddi4+0x2a2>
 8000958:	f1ae 0e02 	sub.w	lr, lr, #2
 800095c:	443c      	add	r4, r7
 800095e:	eba4 0409 	sub.w	r4, r4, r9
 8000962:	fa1f f983 	uxth.w	r9, r3
 8000966:	fbb4 f3f0 	udiv	r3, r4, r0
 800096a:	fb00 4413 	mls	r4, r0, r3, r4
 800096e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000972:	fb03 fc0c 	mul.w	ip, r3, ip
 8000976:	45a4      	cmp	ip, r4
 8000978:	d907      	bls.n	800098a <__udivmoddi4+0x1d2>
 800097a:	193c      	adds	r4, r7, r4
 800097c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000980:	d267      	bcs.n	8000a52 <__udivmoddi4+0x29a>
 8000982:	45a4      	cmp	ip, r4
 8000984:	d965      	bls.n	8000a52 <__udivmoddi4+0x29a>
 8000986:	3b02      	subs	r3, #2
 8000988:	443c      	add	r4, r7
 800098a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800098e:	fba0 9302 	umull	r9, r3, r0, r2
 8000992:	eba4 040c 	sub.w	r4, r4, ip
 8000996:	429c      	cmp	r4, r3
 8000998:	46ce      	mov	lr, r9
 800099a:	469c      	mov	ip, r3
 800099c:	d351      	bcc.n	8000a42 <__udivmoddi4+0x28a>
 800099e:	d04e      	beq.n	8000a3e <__udivmoddi4+0x286>
 80009a0:	b155      	cbz	r5, 80009b8 <__udivmoddi4+0x200>
 80009a2:	ebb8 030e 	subs.w	r3, r8, lr
 80009a6:	eb64 040c 	sbc.w	r4, r4, ip
 80009aa:	fa04 f606 	lsl.w	r6, r4, r6
 80009ae:	40cb      	lsrs	r3, r1
 80009b0:	431e      	orrs	r6, r3
 80009b2:	40cc      	lsrs	r4, r1
 80009b4:	e9c5 6400 	strd	r6, r4, [r5]
 80009b8:	2100      	movs	r1, #0
 80009ba:	e750      	b.n	800085e <__udivmoddi4+0xa6>
 80009bc:	f1c2 0320 	rsb	r3, r2, #32
 80009c0:	fa20 f103 	lsr.w	r1, r0, r3
 80009c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80009c8:	fa24 f303 	lsr.w	r3, r4, r3
 80009cc:	4094      	lsls	r4, r2
 80009ce:	430c      	orrs	r4, r1
 80009d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80009d4:	fa00 fe02 	lsl.w	lr, r0, r2
 80009d8:	fa1f f78c 	uxth.w	r7, ip
 80009dc:	fbb3 f0f8 	udiv	r0, r3, r8
 80009e0:	fb08 3110 	mls	r1, r8, r0, r3
 80009e4:	0c23      	lsrs	r3, r4, #16
 80009e6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80009ea:	fb00 f107 	mul.w	r1, r0, r7
 80009ee:	4299      	cmp	r1, r3
 80009f0:	d908      	bls.n	8000a04 <__udivmoddi4+0x24c>
 80009f2:	eb1c 0303 	adds.w	r3, ip, r3
 80009f6:	f100 36ff 	add.w	r6, r0, #4294967295
 80009fa:	d22c      	bcs.n	8000a56 <__udivmoddi4+0x29e>
 80009fc:	4299      	cmp	r1, r3
 80009fe:	d92a      	bls.n	8000a56 <__udivmoddi4+0x29e>
 8000a00:	3802      	subs	r0, #2
 8000a02:	4463      	add	r3, ip
 8000a04:	1a5b      	subs	r3, r3, r1
 8000a06:	b2a4      	uxth	r4, r4
 8000a08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000a0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000a10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a14:	fb01 f307 	mul.w	r3, r1, r7
 8000a18:	42a3      	cmp	r3, r4
 8000a1a:	d908      	bls.n	8000a2e <__udivmoddi4+0x276>
 8000a1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000a20:	f101 36ff 	add.w	r6, r1, #4294967295
 8000a24:	d213      	bcs.n	8000a4e <__udivmoddi4+0x296>
 8000a26:	42a3      	cmp	r3, r4
 8000a28:	d911      	bls.n	8000a4e <__udivmoddi4+0x296>
 8000a2a:	3902      	subs	r1, #2
 8000a2c:	4464      	add	r4, ip
 8000a2e:	1ae4      	subs	r4, r4, r3
 8000a30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000a34:	e739      	b.n	80008aa <__udivmoddi4+0xf2>
 8000a36:	4604      	mov	r4, r0
 8000a38:	e6f0      	b.n	800081c <__udivmoddi4+0x64>
 8000a3a:	4608      	mov	r0, r1
 8000a3c:	e706      	b.n	800084c <__udivmoddi4+0x94>
 8000a3e:	45c8      	cmp	r8, r9
 8000a40:	d2ae      	bcs.n	80009a0 <__udivmoddi4+0x1e8>
 8000a42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000a46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000a4a:	3801      	subs	r0, #1
 8000a4c:	e7a8      	b.n	80009a0 <__udivmoddi4+0x1e8>
 8000a4e:	4631      	mov	r1, r6
 8000a50:	e7ed      	b.n	8000a2e <__udivmoddi4+0x276>
 8000a52:	4603      	mov	r3, r0
 8000a54:	e799      	b.n	800098a <__udivmoddi4+0x1d2>
 8000a56:	4630      	mov	r0, r6
 8000a58:	e7d4      	b.n	8000a04 <__udivmoddi4+0x24c>
 8000a5a:	46d6      	mov	lr, sl
 8000a5c:	e77f      	b.n	800095e <__udivmoddi4+0x1a6>
 8000a5e:	4463      	add	r3, ip
 8000a60:	3802      	subs	r0, #2
 8000a62:	e74d      	b.n	8000900 <__udivmoddi4+0x148>
 8000a64:	4606      	mov	r6, r0
 8000a66:	4623      	mov	r3, r4
 8000a68:	4608      	mov	r0, r1
 8000a6a:	e70f      	b.n	800088c <__udivmoddi4+0xd4>
 8000a6c:	3e02      	subs	r6, #2
 8000a6e:	4463      	add	r3, ip
 8000a70:	e730      	b.n	80008d4 <__udivmoddi4+0x11c>
 8000a72:	bf00      	nop

08000a74 <__aeabi_idiv0>:
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <PreSleepProcessing>:

void MX_FREERTOS_Init(void); /* (MISRA C 2004 rule 8.1) */

/* USER CODE BEGIN PREPOSTSLEEP */
__weak void PreSleepProcessing(uint32_t ulExpectedIdleTime)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
/* place for user code */
}
 8000a80:	bf00      	nop
 8000a82:	370c      	adds	r7, #12
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr

08000a8c <PostSleepProcessing>:

__weak void PostSleepProcessing(uint32_t ulExpectedIdleTime)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
/* place for user code */
}
 8000a94:	bf00      	nop
 8000a96:	370c      	adds	r7, #12
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr

08000aa0 <_Z16MX_FREERTOS_Initv>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000aa4:	4a04      	ldr	r2, [pc, #16]	@ (8000ab8 <_Z16MX_FREERTOS_Initv+0x18>)
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	4804      	ldr	r0, [pc, #16]	@ (8000abc <_Z16MX_FREERTOS_Initv+0x1c>)
 8000aaa:	f006 fcc3 	bl	8007434 <osThreadNew>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	4a03      	ldr	r2, [pc, #12]	@ (8000ac0 <_Z16MX_FREERTOS_Initv+0x20>)
 8000ab2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000ab4:	bf00      	nop
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	0800f248 	.word	0x0800f248
 8000abc:	08000ac5 	.word	0x08000ac5
 8000ac0:	240001f8 	.word	0x240001f8

08000ac4 <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000acc:	2001      	movs	r0, #1
 8000ace:	f006 fd43 	bl	8007558 <osDelay>
 8000ad2:	e7fb      	b.n	8000acc <_Z16StartDefaultTaskPv+0x8>

08000ad4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b088      	sub	sp, #32
 8000ad8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ada:	f107 030c 	add.w	r3, r7, #12
 8000ade:	2200      	movs	r2, #0
 8000ae0:	601a      	str	r2, [r3, #0]
 8000ae2:	605a      	str	r2, [r3, #4]
 8000ae4:	609a      	str	r2, [r3, #8]
 8000ae6:	60da      	str	r2, [r3, #12]
 8000ae8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aea:	4b1b      	ldr	r3, [pc, #108]	@ (8000b58 <MX_GPIO_Init+0x84>)
 8000aec:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000af0:	4a19      	ldr	r2, [pc, #100]	@ (8000b58 <MX_GPIO_Init+0x84>)
 8000af2:	f043 0302 	orr.w	r3, r3, #2
 8000af6:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000afa:	4b17      	ldr	r3, [pc, #92]	@ (8000b58 <MX_GPIO_Init+0x84>)
 8000afc:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000b00:	f003 0302 	and.w	r3, r3, #2
 8000b04:	60bb      	str	r3, [r7, #8]
 8000b06:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b08:	4b13      	ldr	r3, [pc, #76]	@ (8000b58 <MX_GPIO_Init+0x84>)
 8000b0a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000b0e:	4a12      	ldr	r2, [pc, #72]	@ (8000b58 <MX_GPIO_Init+0x84>)
 8000b10:	f043 0301 	orr.w	r3, r3, #1
 8000b14:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000b18:	4b0f      	ldr	r3, [pc, #60]	@ (8000b58 <MX_GPIO_Init+0x84>)
 8000b1a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000b1e:	f003 0301 	and.w	r3, r3, #1
 8000b22:	607b      	str	r3, [r7, #4]
 8000b24:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = esp32i2cInterruptReqest_Pin;
 8000b26:	2320      	movs	r3, #32
 8000b28:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b2a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000b2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b30:	2300      	movs	r3, #0
 8000b32:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(esp32i2cInterruptReqest_GPIO_Port, &GPIO_InitStruct);
 8000b34:	f107 030c 	add.w	r3, r7, #12
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4808      	ldr	r0, [pc, #32]	@ (8000b5c <MX_GPIO_Init+0x88>)
 8000b3c:	f001 f81e 	bl	8001b7c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000b40:	2200      	movs	r2, #0
 8000b42:	2105      	movs	r1, #5
 8000b44:	2017      	movs	r0, #23
 8000b46:	f000 fff1 	bl	8001b2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000b4a:	2017      	movs	r0, #23
 8000b4c:	f001 f808 	bl	8001b60 <HAL_NVIC_EnableIRQ>

}
 8000b50:	bf00      	nop
 8000b52:	3720      	adds	r7, #32
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	58024400 	.word	0x58024400
 8000b5c:	58020400 	.word	0x58020400

08000b60 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b64:	4b1b      	ldr	r3, [pc, #108]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b66:	4a1c      	ldr	r2, [pc, #112]	@ (8000bd8 <MX_I2C1_Init+0x78>)
 8000b68:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20B0CCFF;
 8000b6a:	4b1a      	ldr	r3, [pc, #104]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b6c:	4a1b      	ldr	r2, [pc, #108]	@ (8000bdc <MX_I2C1_Init+0x7c>)
 8000b6e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000b70:	4b18      	ldr	r3, [pc, #96]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b76:	4b17      	ldr	r3, [pc, #92]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b78:	2201      	movs	r2, #1
 8000b7a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b7c:	4b15      	ldr	r3, [pc, #84]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000b82:	4b14      	ldr	r3, [pc, #80]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b88:	4b12      	ldr	r3, [pc, #72]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b8e:	4b11      	ldr	r3, [pc, #68]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8000b94:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b96:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000b9a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b9c:	480d      	ldr	r0, [pc, #52]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000b9e:	f001 fac1 	bl	8002124 <HAL_I2C_Init>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d001      	beq.n	8000bac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000ba8:	f000 fad6 	bl	8001158 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000bac:	2100      	movs	r1, #0
 8000bae:	4809      	ldr	r0, [pc, #36]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000bb0:	f001 ffc4 	bl	8002b3c <HAL_I2CEx_ConfigAnalogFilter>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000bba:	f000 facd 	bl	8001158 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000bbe:	2100      	movs	r1, #0
 8000bc0:	4804      	ldr	r0, [pc, #16]	@ (8000bd4 <MX_I2C1_Init+0x74>)
 8000bc2:	f002 f806 	bl	8002bd2 <HAL_I2CEx_ConfigDigitalFilter>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000bcc:	f000 fac4 	bl	8001158 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000bd0:	bf00      	nop
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	240001fc 	.word	0x240001fc
 8000bd8:	40005400 	.word	0x40005400
 8000bdc:	20b0ccff 	.word	0x20b0ccff

08000be0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b0ba      	sub	sp, #232	@ 0xe8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000bec:	2200      	movs	r2, #0
 8000bee:	601a      	str	r2, [r3, #0]
 8000bf0:	605a      	str	r2, [r3, #4]
 8000bf2:	609a      	str	r2, [r3, #8]
 8000bf4:	60da      	str	r2, [r3, #12]
 8000bf6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bf8:	f107 0310 	add.w	r3, r7, #16
 8000bfc:	22c0      	movs	r2, #192	@ 0xc0
 8000bfe:	2100      	movs	r1, #0
 8000c00:	4618      	mov	r0, r3
 8000c02:	f00b f831 	bl	800bc68 <memset>
  if(i2cHandle->Instance==I2C1)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	4a27      	ldr	r2, [pc, #156]	@ (8000ca8 <HAL_I2C_MspInit+0xc8>)
 8000c0c:	4293      	cmp	r3, r2
 8000c0e:	d146      	bne.n	8000c9e <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000c10:	f04f 0208 	mov.w	r2, #8
 8000c14:	f04f 0300 	mov.w	r3, #0
 8000c18:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c22:	f107 0310 	add.w	r3, r7, #16
 8000c26:	4618      	mov	r0, r3
 8000c28:	f003 f85a 	bl	8003ce0 <HAL_RCCEx_PeriphCLKConfig>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8000c32:	f000 fa91 	bl	8001158 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c36:	4b1d      	ldr	r3, [pc, #116]	@ (8000cac <HAL_I2C_MspInit+0xcc>)
 8000c38:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c3c:	4a1b      	ldr	r2, [pc, #108]	@ (8000cac <HAL_I2C_MspInit+0xcc>)
 8000c3e:	f043 0302 	orr.w	r3, r3, #2
 8000c42:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000c46:	4b19      	ldr	r3, [pc, #100]	@ (8000cac <HAL_I2C_MspInit+0xcc>)
 8000c48:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c4c:	f003 0302 	and.w	r3, r3, #2
 8000c50:	60fb      	str	r3, [r7, #12]
 8000c52:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c54:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c58:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c5c:	2312      	movs	r3, #18
 8000c5e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c62:	2300      	movs	r3, #0
 8000c64:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c6e:	2304      	movs	r3, #4
 8000c70:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c74:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000c78:	4619      	mov	r1, r3
 8000c7a:	480d      	ldr	r0, [pc, #52]	@ (8000cb0 <HAL_I2C_MspInit+0xd0>)
 8000c7c:	f000 ff7e 	bl	8001b7c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c80:	4b0a      	ldr	r3, [pc, #40]	@ (8000cac <HAL_I2C_MspInit+0xcc>)
 8000c82:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000c86:	4a09      	ldr	r2, [pc, #36]	@ (8000cac <HAL_I2C_MspInit+0xcc>)
 8000c88:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c8c:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8000c90:	4b06      	ldr	r3, [pc, #24]	@ (8000cac <HAL_I2C_MspInit+0xcc>)
 8000c92:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000c96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c9a:	60bb      	str	r3, [r7, #8]
 8000c9c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000c9e:	bf00      	nop
 8000ca0:	37e8      	adds	r7, #232	@ 0xe8
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	40005400 	.word	0x40005400
 8000cac:	58024400 	.word	0x58024400
 8000cb0:	58020400 	.word	0x58020400

08000cb4 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a0c      	ldr	r2, [pc, #48]	@ (8000cf4 <HAL_I2C_MspDeInit+0x40>)
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d111      	bne.n	8000cea <HAL_I2C_MspDeInit+0x36>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8000cc6:	4b0c      	ldr	r3, [pc, #48]	@ (8000cf8 <HAL_I2C_MspDeInit+0x44>)
 8000cc8:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000ccc:	4a0a      	ldr	r2, [pc, #40]	@ (8000cf8 <HAL_I2C_MspDeInit+0x44>)
 8000cce:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000cd2:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8000cd6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000cda:	4808      	ldr	r0, [pc, #32]	@ (8000cfc <HAL_I2C_MspDeInit+0x48>)
 8000cdc:	f001 f8fe 	bl	8001edc <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8000ce0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ce4:	4805      	ldr	r0, [pc, #20]	@ (8000cfc <HAL_I2C_MspDeInit+0x48>)
 8000ce6:	f001 f8f9 	bl	8001edc <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 8000cea:	bf00      	nop
 8000cec:	3708      	adds	r7, #8
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40005400 	.word	0x40005400
 8000cf8:	58024400 	.word	0x58024400
 8000cfc:	58020400 	.word	0x58020400

08000d00 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef>:
 *      Author: dbank
 */

#include <i2cEngine.h>

i2cMaster::i2cMaster(I2C_HandleTypeDef *hi2c1) {
 8000d00:	b590      	push	{r4, r7, lr}
 8000d02:	b085      	sub	sp, #20
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
 8000d08:	6039      	str	r1, [r7, #0]
 8000d0a:	4a2c      	ldr	r2, [pc, #176]	@ (8000dbc <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xbc>)
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	601a      	str	r2, [r3, #0]
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	4a2b      	ldr	r2, [pc, #172]	@ (8000dc0 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xc0>)
 8000d14:	60da      	str	r2, [r3, #12]
	// TODO Auto-generated constructor stub
	this->p_hi2c1 =hi2c1;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	683a      	ldr	r2, [r7, #0]
 8000d1a:	609a      	str	r2, [r3, #8]
	this->pReceiveQueueObject = NULL;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2200      	movs	r2, #0
 8000d20:	605a      	str	r2, [r3, #4]
	configASSERT(this->pReceiveQueueObject = new i2cReceiveQueue4DynamicData(DEFAULT_RECEIVE_QUEUE_SIZE));
 8000d22:	2004      	movs	r0, #4
 8000d24:	f009 fe20 	bl	800a968 <_Znwj>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	461c      	mov	r4, r3
 8000d2c:	2119      	movs	r1, #25
 8000d2e:	4620      	mov	r0, r4
 8000d30:	f000 f8d4 	bl	8000edc <_ZN27i2cReceiveQueue4DynamicDataC1Em>
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	605c      	str	r4, [r3, #4]
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	bf0c      	ite	eq
 8000d40:	2301      	moveq	r3, #1
 8000d42:	2300      	movne	r3, #0
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d00b      	beq.n	8000d62 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0x62>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000d4e:	f383 8811 	msr	BASEPRI, r3
 8000d52:	f3bf 8f6f 	isb	sy
 8000d56:	f3bf 8f4f 	dsb	sy
 8000d5a:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000d5c:	bf00      	nop
 8000d5e:	bf00      	nop
 8000d60:	e7fd      	b.n	8000d5e <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0x5e>

//	this->esp32InterruptCounterOverflow =pdFALSE;		//reset interrupt counter overflow indicator
	assert(this->handle_i2cBinarySemaphore = xSemaphoreCreateBinary());
 8000d62:	2203      	movs	r2, #3
 8000d64:	2100      	movs	r1, #0
 8000d66:	2001      	movs	r0, #1
 8000d68:	f006 fde1 	bl	800792e <xQueueGenericCreate>
 8000d6c:	4602      	mov	r2, r0
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	611a      	str	r2, [r3, #16]
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	691b      	ldr	r3, [r3, #16]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d105      	bne.n	8000d86 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0x86>
 8000d7a:	4b12      	ldr	r3, [pc, #72]	@ (8000dc4 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xc4>)
 8000d7c:	4a12      	ldr	r2, [pc, #72]	@ (8000dc8 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xc8>)
 8000d7e:	2111      	movs	r1, #17
 8000d80:	4812      	ldr	r0, [pc, #72]	@ (8000dcc <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xcc>)
 8000d82:	f009 fe17 	bl	800a9b4 <__assert_func>
	this->i2cSemaphoreGive();
 8000d86:	6878      	ldr	r0, [r7, #4]
 8000d88:	f000 f834 	bl	8000df4 <_ZN9i2cMaster16i2cSemaphoreGiveEv>
	this->i2cSemaphoreTake();
 8000d8c:	6878      	ldr	r0, [r7, #4]
 8000d8e:	f000 f821 	bl	8000dd4 <_ZN9i2cMaster16i2cSemaphoreTakeEv>
	HAL_I2C_DeInit(p_hi2c1);
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	689b      	ldr	r3, [r3, #8]
 8000d96:	4618      	mov	r0, r3
 8000d98:	f001 fa60 	bl	800225c <HAL_I2C_DeInit>
	MX_I2C1_Init();
 8000d9c:	f7ff fee0 	bl	8000b60 <MX_I2C1_Init>
	//vTaskDelay(pdMS_TO_TICKS(1000));
	printf("%s bus had been initialized.\r\n",this->TAG);
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	68db      	ldr	r3, [r3, #12]
 8000da4:	4619      	mov	r1, r3
 8000da6:	480a      	ldr	r0, [pc, #40]	@ (8000dd0 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xd0>)
 8000da8:	f00a fdf6 	bl	800b998 <iprintf>
	this->i2cSemaphoreGive();
 8000dac:	6878      	ldr	r0, [r7, #4]
 8000dae:	f000 f821 	bl	8000df4 <_ZN9i2cMaster16i2cSemaphoreGiveEv>
}
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4618      	mov	r0, r3
 8000db6:	3714      	adds	r7, #20
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd90      	pop	{r4, r7, pc}
 8000dbc:	0800f274 	.word	0x0800f274
 8000dc0:	0800f06c 	.word	0x0800f06c
 8000dc4:	0800f07c 	.word	0x0800f07c
 8000dc8:	0800f0b8 	.word	0x0800f0b8
 8000dcc:	0800f0e4 	.word	0x0800f0e4
 8000dd0:	0800f100 	.word	0x0800f100

08000dd4 <_ZN9i2cMaster16i2cSemaphoreTakeEv>:
BaseType_t i2cMaster::getEsp32InterruptCounterOverflow(void){
	return this->esp32InterruptCounterOverflow;
}
*/

BaseType_t i2cMaster::i2cSemaphoreTake(void){
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
	return xSemaphoreTake(this->handle_i2cBinarySemaphore, portMAX_DELAY);
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	691b      	ldr	r3, [r3, #16]
 8000de0:	f04f 31ff 	mov.w	r1, #4294967295
 8000de4:	4618      	mov	r0, r3
 8000de6:	f007 f947 	bl	8008078 <xQueueSemaphoreTake>
 8000dea:	4603      	mov	r3, r0
}
 8000dec:	4618      	mov	r0, r3
 8000dee:	3708      	adds	r7, #8
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}

08000df4 <_ZN9i2cMaster16i2cSemaphoreGiveEv>:

BaseType_t i2cMaster::i2cSemaphoreGive(void){
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
	return xSemaphoreGive(this->handle_i2cBinarySemaphore);
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	6918      	ldr	r0, [r3, #16]
 8000e00:	2300      	movs	r3, #0
 8000e02:	2200      	movs	r2, #0
 8000e04:	2100      	movs	r1, #0
 8000e06:	f006 fe25 	bl	8007a54 <xQueueGenericSend>
 8000e0a:	4603      	mov	r3, r0
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	3708      	adds	r7, #8
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <_ZN9i2cMaster4pingEt>:

HAL_StatusTypeDef i2cMaster::ping(uint16_t DevAddress_7bit){
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b084      	sub	sp, #16
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
 8000e1c:	460b      	mov	r3, r1
 8000e1e:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef retVal;
	this->i2cSemaphoreTake();
 8000e20:	6878      	ldr	r0, [r7, #4]
 8000e22:	f7ff ffd7 	bl	8000dd4 <_ZN9i2cMaster16i2cSemaphoreTakeEv>
	retVal = HAL_I2C_IsDeviceReady(this->p_hi2c1, DevAddress_7bit<<1, 100, 1000);
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	6898      	ldr	r0, [r3, #8]
 8000e2a:	887b      	ldrh	r3, [r7, #2]
 8000e2c:	005b      	lsls	r3, r3, #1
 8000e2e:	b299      	uxth	r1, r3
 8000e30:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e34:	2264      	movs	r2, #100	@ 0x64
 8000e36:	f001 fb37 	bl	80024a8 <HAL_I2C_IsDeviceReady>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	73fb      	strb	r3, [r7, #15]
	this->i2cSemaphoreGive();
 8000e3e:	6878      	ldr	r0, [r7, #4]
 8000e40:	f7ff ffd8 	bl	8000df4 <_ZN9i2cMaster16i2cSemaphoreGiveEv>
	if(retVal==HAL_OK){
 8000e44:	7bfb      	ldrb	r3, [r7, #15]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d106      	bne.n	8000e58 <_ZN9i2cMaster4pingEt+0x44>
			printf("%s i2c slave avaliable on address: 0x%x (7bit).\r\n", this->TAG, DevAddress_7bit);
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	68db      	ldr	r3, [r3, #12]
 8000e4e:	887a      	ldrh	r2, [r7, #2]
 8000e50:	4619      	mov	r1, r3
 8000e52:	4804      	ldr	r0, [pc, #16]	@ (8000e64 <_ZN9i2cMaster4pingEt+0x50>)
 8000e54:	f00a fda0 	bl	800b998 <iprintf>
	}
	return retVal;
 8000e58:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	3710      	adds	r7, #16
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	0800f120 	.word	0x0800f120

08000e68 <_ZN9i2cMasterD1Ev>:

i2cMaster::~i2cMaster() {
 8000e68:	b590      	push	{r4, r7, lr}
 8000e6a:	b083      	sub	sp, #12
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
 8000e70:	4a11      	ldr	r2, [pc, #68]	@ (8000eb8 <_ZN9i2cMasterD1Ev+0x50>)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
	this->i2cSemaphoreTake();
 8000e76:	6878      	ldr	r0, [r7, #4]
 8000e78:	f7ff ffac 	bl	8000dd4 <_ZN9i2cMaster16i2cSemaphoreTakeEv>
	HAL_I2C_DeInit(this->p_hi2c1);
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	689b      	ldr	r3, [r3, #8]
 8000e80:	4618      	mov	r0, r3
 8000e82:	f001 f9eb 	bl	800225c <HAL_I2C_DeInit>
	this->p_hi2c1 = NULL;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	2200      	movs	r2, #0
 8000e8a:	609a      	str	r2, [r3, #8]
	delete this->pReceiveQueueObject;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	685c      	ldr	r4, [r3, #4]
 8000e90:	2c00      	cmp	r4, #0
 8000e92:	d006      	beq.n	8000ea2 <_ZN9i2cMasterD1Ev+0x3a>
 8000e94:	4620      	mov	r0, r4
 8000e96:	f000 f891 	bl	8000fbc <_ZN27i2cReceiveQueue4DynamicDataD1Ev>
 8000e9a:	2104      	movs	r1, #4
 8000e9c:	4620      	mov	r0, r4
 8000e9e:	f009 fd5f 	bl	800a960 <_ZdlPvj>
	vSemaphoreDelete(this->handle_i2cBinarySemaphore);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	691b      	ldr	r3, [r3, #16]
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f007 fa15 	bl	80082d6 <vQueueDelete>
}
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	4618      	mov	r0, r3
 8000eb0:	370c      	adds	r7, #12
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd90      	pop	{r4, r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	0800f274 	.word	0x0800f274

08000ebc <_ZN9i2cMasterD0Ev>:
i2cMaster::~i2cMaster() {
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
}
 8000ec4:	6878      	ldr	r0, [r7, #4]
 8000ec6:	f7ff ffcf 	bl	8000e68 <_ZN9i2cMasterD1Ev>
 8000eca:	2114      	movs	r1, #20
 8000ecc:	6878      	ldr	r0, [r7, #4]
 8000ece:	f009 fd47 	bl	800a960 <_ZdlPvj>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	3708      	adds	r7, #8
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}

08000edc <_ZN27i2cReceiveQueue4DynamicDataC1Em>:
	{
		return pdFALSE;
	}	
}

i2cReceiveQueue4DynamicData::i2cReceiveQueue4DynamicData(UBaseType_t uxQueueLength){
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
 8000ee4:	6039      	str	r1, [r7, #0]
	this->handler_receiveQueue = NULL;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	2200      	movs	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
	configASSERT(this->handler_receiveQueue = xQueueCreate(uxQueueLength, sizeof(void*)));
 8000eec:	2200      	movs	r2, #0
 8000eee:	2104      	movs	r1, #4
 8000ef0:	6838      	ldr	r0, [r7, #0]
 8000ef2:	f006 fd1c 	bl	800792e <xQueueGenericCreate>
 8000ef6:	4602      	mov	r2, r0
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	bf0c      	ite	eq
 8000f04:	2301      	moveq	r3, #1
 8000f06:	2300      	movne	r3, #0
 8000f08:	b2db      	uxtb	r3, r3
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d00b      	beq.n	8000f26 <_ZN27i2cReceiveQueue4DynamicDataC1Em+0x4a>
	__asm volatile
 8000f0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000f12:	f383 8811 	msr	BASEPRI, r3
 8000f16:	f3bf 8f6f 	isb	sy
 8000f1a:	f3bf 8f4f 	dsb	sy
 8000f1e:	60fb      	str	r3, [r7, #12]
}
 8000f20:	bf00      	nop
 8000f22:	bf00      	nop
 8000f24:	e7fd      	b.n	8000f22 <_ZN27i2cReceiveQueue4DynamicDataC1Em+0x46>
}
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	4618      	mov	r0, r3
 8000f2a:	3710      	adds	r7, #16
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <_ZN27i2cReceiveQueue4DynamicData9QueueSendEPj>:

BaseType_t i2cReceiveQueue4DynamicData::QueueSend(uintptr_t* pvItemToQueue){
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b086      	sub	sp, #24
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
 8000f38:	6039      	str	r1, [r7, #0]
#warning prawdzić czy przesyłane są poprawne wartości pvItemToQueue
	uintptr_t receivedDataAdress= (uintptr_t) *pvItemToQueue;
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	613b      	str	r3, [r7, #16]
	if (xQueueSend(this->handler_receiveQueue,(const void * const)&receivedDataAdress, pdMS_TO_TICKS(700)) == pdTRUE)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	6818      	ldr	r0, [r3, #0]
 8000f44:	f107 0110 	add.w	r1, r7, #16
 8000f48:	2300      	movs	r3, #0
 8000f4a:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 8000f4e:	f006 fd81 	bl	8007a54 <xQueueGenericSend>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b01      	cmp	r3, #1
 8000f56:	bf0c      	ite	eq
 8000f58:	2301      	moveq	r3, #1
 8000f5a:	2300      	movne	r3, #0
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d013      	beq.n	8000f8a <_ZN27i2cReceiveQueue4DynamicData9QueueSendEPj+0x5a>
	{
		uintptr_t receivedDataAddresVAL=0;
 8000f62:	2300      	movs	r3, #0
 8000f64:	60fb      	str	r3, [r7, #12]

		xQueueReceive(handler_receiveQueue, &receivedDataAddresVAL, 500);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f107 010c 	add.w	r1, r7, #12
 8000f6e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000f72:	4618      	mov	r0, r3
 8000f74:	f006 ff9e 	bl	8007eb4 <xQueueReceive>

		char* pdymanicDataPointer = (char*) receivedDataAddresVAL;
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	617b      	str	r3, [r7, #20]
		this->QueueDeleteDataFromPointer((void*)receivedDataAdress);
 8000f7c:	693b      	ldr	r3, [r7, #16]
 8000f7e:	4619      	mov	r1, r3
 8000f80:	6878      	ldr	r0, [r7, #4]
 8000f82:	f000 f80c 	bl	8000f9e <_ZN27i2cReceiveQueue4DynamicData26QueueDeleteDataFromPointerEPv>
		return pdTRUE;
 8000f86:	2301      	movs	r3, #1
 8000f88:	e005      	b.n	8000f96 <_ZN27i2cReceiveQueue4DynamicData9QueueSendEPj+0x66>

	}
	else
	{
		this->QueueDeleteDataFromPointer((void*)receivedDataAdress);
 8000f8a:	693b      	ldr	r3, [r7, #16]
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	6878      	ldr	r0, [r7, #4]
 8000f90:	f000 f805 	bl	8000f9e <_ZN27i2cReceiveQueue4DynamicData26QueueDeleteDataFromPointerEPv>
		//delete[] static_cast<char*>(pointerToData);
		return pdFALSE;
 8000f94:	2300      	movs	r3, #0
	}
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	3718      	adds	r7, #24
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}

08000f9e <_ZN27i2cReceiveQueue4DynamicData26QueueDeleteDataFromPointerEPv>:



void i2cReceiveQueue4DynamicData::QueueDeleteDataFromPointer(void* dataPointer){
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	b082      	sub	sp, #8
 8000fa2:	af00      	add	r7, sp, #0
 8000fa4:	6078      	str	r0, [r7, #4]
 8000fa6:	6039      	str	r1, [r7, #0]
//	#warning SPRAWDZIĆ W TRYBIE DEBUGG czy przekazywane są dobre wartości 	dataPointer
	delete[] static_cast<char*>(dataPointer);
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d002      	beq.n	8000fb4 <_ZN27i2cReceiveQueue4DynamicData26QueueDeleteDataFromPointerEPv+0x16>
 8000fae:	6838      	ldr	r0, [r7, #0]
 8000fb0:	f009 fcd8 	bl	800a964 <_ZdaPv>
}
 8000fb4:	bf00      	nop
 8000fb6:	3708      	adds	r7, #8
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}

08000fbc <_ZN27i2cReceiveQueue4DynamicDataD1Ev>:


i2cReceiveQueue4DynamicData::~i2cReceiveQueue4DynamicData(void){
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b084      	sub	sp, #16
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
	void* tempItemToDestrouQueue;
	//i2cFrame_transmitQueue tempItemToDestrouQueue;
	BaseType_t tempQueueRetVal;
	do
	{
		tempQueueRetVal = xQueueReceive(this->handler_receiveQueue, &tempItemToDestrouQueue, pdMS_TO_TICKS(1));
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f107 0108 	add.w	r1, r7, #8
 8000fcc:	2201      	movs	r2, #1
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f006 ff70 	bl	8007eb4 <xQueueReceive>
 8000fd4:	60f8      	str	r0, [r7, #12]
		if (tempQueueRetVal == pdPASS)
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	2b01      	cmp	r3, #1
 8000fda:	d104      	bne.n	8000fe6 <_ZN27i2cReceiveQueue4DynamicDataD1Ev+0x2a>
		{
			this->QueueDeleteDataFromPointer((void*)tempItemToDestrouQueue);
 8000fdc:	68bb      	ldr	r3, [r7, #8]
 8000fde:	4619      	mov	r1, r3
 8000fe0:	6878      	ldr	r0, [r7, #4]
 8000fe2:	f7ff ffdc 	bl	8000f9e <_ZN27i2cReceiveQueue4DynamicData26QueueDeleteDataFromPointerEPv>
		}
	} while (tempQueueRetVal == pdPASS);
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	2b01      	cmp	r3, #1
 8000fea:	d0eb      	beq.n	8000fc4 <_ZN27i2cReceiveQueue4DynamicDataD1Ev+0x8>
	vQueueDelete(this->handler_receiveQueue);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f007 f970 	bl	80082d6 <vQueueDelete>

}
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	3710      	adds	r7, #16
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}

08001000 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001004:	f000 fc7e 	bl	8001904 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001008:	f000 f810 	bl	800102c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800100c:	f7ff fd62 	bl	8000ad4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001010:	f000 fb98 	bl	8001744 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001014:	f7ff fda4 	bl	8000b60 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  initTaskFunctions();
 8001018:	f000 faf2 	bl	8001600 <_Z17initTaskFunctionsv>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800101c:	f006 f9c0 	bl	80073a0 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001020:	f7ff fd3e 	bl	8000aa0 <_Z16MX_FREERTOS_Initv>

  /* Start scheduler */
  osKernelStart();
 8001024:	f006 f9e0 	bl	80073e8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001028:	bf00      	nop
 800102a:	e7fd      	b.n	8001028 <main+0x28>

0800102c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b09c      	sub	sp, #112	@ 0x70
 8001030:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001032:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001036:	224c      	movs	r2, #76	@ 0x4c
 8001038:	2100      	movs	r1, #0
 800103a:	4618      	mov	r0, r3
 800103c:	f00a fe14 	bl	800bc68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001040:	1d3b      	adds	r3, r7, #4
 8001042:	2220      	movs	r2, #32
 8001044:	2100      	movs	r1, #0
 8001046:	4618      	mov	r0, r3
 8001048:	f00a fe0e 	bl	800bc68 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 800104c:	4b37      	ldr	r3, [pc, #220]	@ (800112c <_Z18SystemClock_Configv+0x100>)
 800104e:	f04f 32ff 	mov.w	r2, #4294967295
 8001052:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001056:	2002      	movs	r0, #2
 8001058:	f001 fe08 	bl	8002c6c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800105c:	2300      	movs	r3, #0
 800105e:	603b      	str	r3, [r7, #0]
 8001060:	4b33      	ldr	r3, [pc, #204]	@ (8001130 <_Z18SystemClock_Configv+0x104>)
 8001062:	699b      	ldr	r3, [r3, #24]
 8001064:	4a32      	ldr	r2, [pc, #200]	@ (8001130 <_Z18SystemClock_Configv+0x104>)
 8001066:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800106a:	6193      	str	r3, [r2, #24]
 800106c:	4b30      	ldr	r3, [pc, #192]	@ (8001130 <_Z18SystemClock_Configv+0x104>)
 800106e:	699b      	ldr	r3, [r3, #24]
 8001070:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001074:	603b      	str	r3, [r7, #0]
 8001076:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001078:	bf00      	nop
 800107a:	4b2d      	ldr	r3, [pc, #180]	@ (8001130 <_Z18SystemClock_Configv+0x104>)
 800107c:	699b      	ldr	r3, [r3, #24]
 800107e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001082:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001086:	bf14      	ite	ne
 8001088:	2301      	movne	r3, #1
 800108a:	2300      	moveq	r3, #0
 800108c:	b2db      	uxtb	r3, r3
 800108e:	2b00      	cmp	r3, #0
 8001090:	d1f3      	bne.n	800107a <_Z18SystemClock_Configv+0x4e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001092:	2302      	movs	r3, #2
 8001094:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001096:	2301      	movs	r3, #1
 8001098:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 800109a:	2340      	movs	r3, #64	@ 0x40
 800109c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800109e:	2302      	movs	r3, #2
 80010a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010a2:	2300      	movs	r3, #0
 80010a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80010a6:	2304      	movs	r3, #4
 80010a8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 35;
 80010aa:	2323      	movs	r3, #35	@ 0x23
 80010ac:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80010ae:	2302      	movs	r3, #2
 80010b0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80010b2:	2302      	movs	r3, #2
 80010b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80010b6:	2302      	movs	r3, #2
 80010b8:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80010ba:	230c      	movs	r3, #12
 80010bc:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80010be:	2300      	movs	r3, #0
 80010c0:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80010c2:	2300      	movs	r3, #0
 80010c4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010ca:	4618      	mov	r0, r3
 80010cc:	f001 fe08 	bl	8002ce0 <HAL_RCC_OscConfig>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	bf14      	ite	ne
 80010d6:	2301      	movne	r3, #1
 80010d8:	2300      	moveq	r3, #0
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <_Z18SystemClock_Configv+0xb8>
  {
    Error_Handler();
 80010e0:	f000 f83a 	bl	8001158 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010e4:	233f      	movs	r3, #63	@ 0x3f
 80010e6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010e8:	2303      	movs	r3, #3
 80010ea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80010ec:	2300      	movs	r3, #0
 80010ee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80010f0:	2300      	movs	r3, #0
 80010f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80010f4:	2340      	movs	r3, #64	@ 0x40
 80010f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80010f8:	2340      	movs	r3, #64	@ 0x40
 80010fa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80010fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001100:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001102:	2340      	movs	r3, #64	@ 0x40
 8001104:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8001106:	1d3b      	adds	r3, r7, #4
 8001108:	2106      	movs	r1, #6
 800110a:	4618      	mov	r0, r3
 800110c:	f002 fa1a 	bl	8003544 <HAL_RCC_ClockConfig>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	bf14      	ite	ne
 8001116:	2301      	movne	r3, #1
 8001118:	2300      	moveq	r3, #0
 800111a:	b2db      	uxtb	r3, r3
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <_Z18SystemClock_Configv+0xf8>
  {
    Error_Handler();
 8001120:	f000 f81a 	bl	8001158 <Error_Handler>
  }
}
 8001124:	bf00      	nop
 8001126:	3770      	adds	r7, #112	@ 0x70
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	58024400 	.word	0x58024400
 8001130:	58024800 	.word	0x58024800

08001134 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a04      	ldr	r2, [pc, #16]	@ (8001154 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d101      	bne.n	800114a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001146:	f000 fc19 	bl	800197c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800114a:	bf00      	nop
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40010000 	.word	0x40010000

08001158 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800115c:	b672      	cpsid	i
}
 800115e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001160:	bf00      	nop
 8001162:	e7fd      	b.n	8001160 <Error_Handler+0x8>

08001164 <__io_putchar>:

#include <printfRedirect.h>


//printf to uart redirection
void __io_putchar(uint8_t ch) {
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	4603      	mov	r3, r0
 800116c:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart1, &ch, 1, 0xffff);
 800116e:	1df9      	adds	r1, r7, #7
 8001170:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001174:	2201      	movs	r2, #1
 8001176:	4803      	ldr	r0, [pc, #12]	@ (8001184 <__io_putchar+0x20>)
 8001178:	f004 feb0 	bl	8005edc <HAL_UART_Transmit>
}
 800117c:	bf00      	nop
 800117e:	3708      	adds	r7, #8
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	240002b0 	.word	0x240002b0

08001188 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800118e:	4b0c      	ldr	r3, [pc, #48]	@ (80011c0 <HAL_MspInit+0x38>)
 8001190:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001194:	4a0a      	ldr	r2, [pc, #40]	@ (80011c0 <HAL_MspInit+0x38>)
 8001196:	f043 0302 	orr.w	r3, r3, #2
 800119a:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 800119e:	4b08      	ldr	r3, [pc, #32]	@ (80011c0 <HAL_MspInit+0x38>)
 80011a0:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 80011a4:	f003 0302 	and.w	r3, r3, #2
 80011a8:	607b      	str	r3, [r7, #4]
 80011aa:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80011ac:	2200      	movs	r2, #0
 80011ae:	210f      	movs	r1, #15
 80011b0:	f06f 0001 	mvn.w	r0, #1
 80011b4:	f000 fcba 	bl	8001b2c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	58024400 	.word	0x58024400

080011c4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b08e      	sub	sp, #56	@ 0x38
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	2b0f      	cmp	r3, #15
 80011d0:	d844      	bhi.n	800125c <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0U);
 80011d2:	2200      	movs	r2, #0
 80011d4:	6879      	ldr	r1, [r7, #4]
 80011d6:	2019      	movs	r0, #25
 80011d8:	f000 fca8 	bl	8001b2c <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80011dc:	2019      	movs	r0, #25
 80011de:	f000 fcbf 	bl	8001b60 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 80011e2:	4a24      	ldr	r2, [pc, #144]	@ (8001274 <HAL_InitTick+0xb0>)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80011e8:	4b23      	ldr	r3, [pc, #140]	@ (8001278 <HAL_InitTick+0xb4>)
 80011ea:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 80011ee:	4a22      	ldr	r2, [pc, #136]	@ (8001278 <HAL_InitTick+0xb4>)
 80011f0:	f043 0301 	orr.w	r3, r3, #1
 80011f4:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
 80011f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001278 <HAL_InitTick+0xb4>)
 80011fa:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 80011fe:	f003 0301 	and.w	r3, r3, #1
 8001202:	60bb      	str	r3, [r7, #8]
 8001204:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001206:	f107 020c 	add.w	r2, r7, #12
 800120a:	f107 0310 	add.w	r3, r7, #16
 800120e:	4611      	mov	r1, r2
 8001210:	4618      	mov	r0, r3
 8001212:	f002 fd23 	bl	8003c5c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001216:	f002 fd0b 	bl	8003c30 <HAL_RCC_GetPCLK2Freq>
 800121a:	4603      	mov	r3, r0
 800121c:	005b      	lsls	r3, r3, #1
 800121e:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001220:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001222:	4a16      	ldr	r2, [pc, #88]	@ (800127c <HAL_InitTick+0xb8>)
 8001224:	fba2 2303 	umull	r2, r3, r2, r3
 8001228:	0c9b      	lsrs	r3, r3, #18
 800122a:	3b01      	subs	r3, #1
 800122c:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800122e:	4b14      	ldr	r3, [pc, #80]	@ (8001280 <HAL_InitTick+0xbc>)
 8001230:	4a14      	ldr	r2, [pc, #80]	@ (8001284 <HAL_InitTick+0xc0>)
 8001232:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001234:	4b12      	ldr	r3, [pc, #72]	@ (8001280 <HAL_InitTick+0xbc>)
 8001236:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800123a:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800123c:	4a10      	ldr	r2, [pc, #64]	@ (8001280 <HAL_InitTick+0xbc>)
 800123e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001240:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001242:	4b0f      	ldr	r3, [pc, #60]	@ (8001280 <HAL_InitTick+0xbc>)
 8001244:	2200      	movs	r2, #0
 8001246:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001248:	4b0d      	ldr	r3, [pc, #52]	@ (8001280 <HAL_InitTick+0xbc>)
 800124a:	2200      	movs	r2, #0
 800124c:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800124e:	480c      	ldr	r0, [pc, #48]	@ (8001280 <HAL_InitTick+0xbc>)
 8001250:	f004 fb26 	bl	80058a0 <HAL_TIM_Base_Init>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d107      	bne.n	800126a <HAL_InitTick+0xa6>
 800125a:	e001      	b.n	8001260 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 800125c:	2301      	movs	r3, #1
 800125e:	e005      	b.n	800126c <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001260:	4807      	ldr	r0, [pc, #28]	@ (8001280 <HAL_InitTick+0xbc>)
 8001262:	f004 fb7f 	bl	8005964 <HAL_TIM_Base_Start_IT>
 8001266:	4603      	mov	r3, r0
 8001268:	e000      	b.n	800126c <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 800126a:	2301      	movs	r3, #1
}
 800126c:	4618      	mov	r0, r3
 800126e:	3738      	adds	r7, #56	@ 0x38
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	24000008 	.word	0x24000008
 8001278:	58024400 	.word	0x58024400
 800127c:	431bde83 	.word	0x431bde83
 8001280:	24000250 	.word	0x24000250
 8001284:	40010000 	.word	0x40010000

08001288 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800128c:	bf00      	nop
 800128e:	e7fd      	b.n	800128c <NMI_Handler+0x4>

08001290 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001294:	bf00      	nop
 8001296:	e7fd      	b.n	8001294 <HardFault_Handler+0x4>

08001298 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800129c:	bf00      	nop
 800129e:	e7fd      	b.n	800129c <MemManage_Handler+0x4>

080012a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012a4:	bf00      	nop
 80012a6:	e7fd      	b.n	80012a4 <BusFault_Handler+0x4>

080012a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012ac:	bf00      	nop
 80012ae:	e7fd      	b.n	80012ac <UsageFault_Handler+0x4>

080012b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012b4:	bf00      	nop
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr

080012be <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80012be:	b580      	push	{r7, lr}
 80012c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(esp32i2cInterruptReqest_Pin);
 80012c2:	2020      	movs	r0, #32
 80012c4:	f000 ff14 	bl	80020f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80012c8:	bf00      	nop
 80012ca:	bd80      	pop	{r7, pc}

080012cc <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80012d0:	4802      	ldr	r0, [pc, #8]	@ (80012dc <TIM1_UP_IRQHandler+0x10>)
 80012d2:	f004 fbbf 	bl	8005a54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80012d6:	bf00      	nop
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	24000250 	.word	0x24000250

080012e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  return 1;
 80012e4:	2301      	movs	r3, #1
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr

080012f0 <_kill>:

int _kill(int pid, int sig)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
 80012f8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80012fa:	f00a fdb1 	bl	800be60 <__errno>
 80012fe:	4603      	mov	r3, r0
 8001300:	2216      	movs	r2, #22
 8001302:	601a      	str	r2, [r3, #0]
  return -1;
 8001304:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001308:	4618      	mov	r0, r3
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}

08001310 <_exit>:

void _exit (int status)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001318:	f04f 31ff 	mov.w	r1, #4294967295
 800131c:	6878      	ldr	r0, [r7, #4]
 800131e:	f7ff ffe7 	bl	80012f0 <_kill>
 while (1) {}    /* Make sure we hang here */
 8001322:	bf00      	nop
 8001324:	e7fd      	b.n	8001322 <_exit+0x12>

08001326 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001326:	b580      	push	{r7, lr}
 8001328:	b086      	sub	sp, #24
 800132a:	af00      	add	r7, sp, #0
 800132c:	60f8      	str	r0, [r7, #12]
 800132e:	60b9      	str	r1, [r7, #8]
 8001330:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001332:	2300      	movs	r3, #0
 8001334:	617b      	str	r3, [r7, #20]
 8001336:	e00a      	b.n	800134e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001338:	f3af 8000 	nop.w
 800133c:	4601      	mov	r1, r0
 800133e:	68bb      	ldr	r3, [r7, #8]
 8001340:	1c5a      	adds	r2, r3, #1
 8001342:	60ba      	str	r2, [r7, #8]
 8001344:	b2ca      	uxtb	r2, r1
 8001346:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	3301      	adds	r3, #1
 800134c:	617b      	str	r3, [r7, #20]
 800134e:	697a      	ldr	r2, [r7, #20]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	429a      	cmp	r2, r3
 8001354:	dbf0      	blt.n	8001338 <_read+0x12>
  }

  return len;
 8001356:	687b      	ldr	r3, [r7, #4]
}
 8001358:	4618      	mov	r0, r3
 800135a:	3718      	adds	r7, #24
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}

08001360 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b086      	sub	sp, #24
 8001364:	af00      	add	r7, sp, #0
 8001366:	60f8      	str	r0, [r7, #12]
 8001368:	60b9      	str	r1, [r7, #8]
 800136a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800136c:	2300      	movs	r3, #0
 800136e:	617b      	str	r3, [r7, #20]
 8001370:	e009      	b.n	8001386 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001372:	68bb      	ldr	r3, [r7, #8]
 8001374:	1c5a      	adds	r2, r3, #1
 8001376:	60ba      	str	r2, [r7, #8]
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	4618      	mov	r0, r3
 800137c:	f7ff fef2 	bl	8001164 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	3301      	adds	r3, #1
 8001384:	617b      	str	r3, [r7, #20]
 8001386:	697a      	ldr	r2, [r7, #20]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	429a      	cmp	r2, r3
 800138c:	dbf1      	blt.n	8001372 <_write+0x12>
  }
  return len;
 800138e:	687b      	ldr	r3, [r7, #4]
}
 8001390:	4618      	mov	r0, r3
 8001392:	3718      	adds	r7, #24
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}

08001398 <_close>:

int _close(int file)
{
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80013a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	370c      	adds	r7, #12
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr

080013b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013c0:	605a      	str	r2, [r3, #4]
  return 0;
 80013c2:	2300      	movs	r3, #0
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	370c      	adds	r7, #12
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr

080013d0 <_isatty>:

int _isatty(int file)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80013d8:	2301      	movs	r3, #1
}
 80013da:	4618      	mov	r0, r3
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr

080013e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013e6:	b480      	push	{r7}
 80013e8:	b085      	sub	sp, #20
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	60f8      	str	r0, [r7, #12]
 80013ee:	60b9      	str	r1, [r7, #8]
 80013f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80013f2:	2300      	movs	r3, #0
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3714      	adds	r7, #20
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr

08001400 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b086      	sub	sp, #24
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001408:	4a14      	ldr	r2, [pc, #80]	@ (800145c <_sbrk+0x5c>)
 800140a:	4b15      	ldr	r3, [pc, #84]	@ (8001460 <_sbrk+0x60>)
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001414:	4b13      	ldr	r3, [pc, #76]	@ (8001464 <_sbrk+0x64>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d102      	bne.n	8001422 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800141c:	4b11      	ldr	r3, [pc, #68]	@ (8001464 <_sbrk+0x64>)
 800141e:	4a12      	ldr	r2, [pc, #72]	@ (8001468 <_sbrk+0x68>)
 8001420:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001422:	4b10      	ldr	r3, [pc, #64]	@ (8001464 <_sbrk+0x64>)
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4413      	add	r3, r2
 800142a:	693a      	ldr	r2, [r7, #16]
 800142c:	429a      	cmp	r2, r3
 800142e:	d207      	bcs.n	8001440 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001430:	f00a fd16 	bl	800be60 <__errno>
 8001434:	4603      	mov	r3, r0
 8001436:	220c      	movs	r2, #12
 8001438:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800143a:	f04f 33ff 	mov.w	r3, #4294967295
 800143e:	e009      	b.n	8001454 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001440:	4b08      	ldr	r3, [pc, #32]	@ (8001464 <_sbrk+0x64>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001446:	4b07      	ldr	r3, [pc, #28]	@ (8001464 <_sbrk+0x64>)
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4413      	add	r3, r2
 800144e:	4a05      	ldr	r2, [pc, #20]	@ (8001464 <_sbrk+0x64>)
 8001450:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001452:	68fb      	ldr	r3, [r7, #12]
}
 8001454:	4618      	mov	r0, r3
 8001456:	3718      	adds	r7, #24
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	24100000 	.word	0x24100000
 8001460:	00000400 	.word	0x00000400
 8001464:	2400029c 	.word	0x2400029c
 8001468:	24004e90 	.word	0x24004e90

0800146c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001470:	4b32      	ldr	r3, [pc, #200]	@ (800153c <SystemInit+0xd0>)
 8001472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001476:	4a31      	ldr	r2, [pc, #196]	@ (800153c <SystemInit+0xd0>)
 8001478:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800147c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001480:	4b2f      	ldr	r3, [pc, #188]	@ (8001540 <SystemInit+0xd4>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f003 030f 	and.w	r3, r3, #15
 8001488:	2b02      	cmp	r3, #2
 800148a:	d807      	bhi.n	800149c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800148c:	4b2c      	ldr	r3, [pc, #176]	@ (8001540 <SystemInit+0xd4>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f023 030f 	bic.w	r3, r3, #15
 8001494:	4a2a      	ldr	r2, [pc, #168]	@ (8001540 <SystemInit+0xd4>)
 8001496:	f043 0303 	orr.w	r3, r3, #3
 800149a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800149c:	4b29      	ldr	r3, [pc, #164]	@ (8001544 <SystemInit+0xd8>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a28      	ldr	r2, [pc, #160]	@ (8001544 <SystemInit+0xd8>)
 80014a2:	f043 0301 	orr.w	r3, r3, #1
 80014a6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80014a8:	4b26      	ldr	r3, [pc, #152]	@ (8001544 <SystemInit+0xd8>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80014ae:	4b25      	ldr	r3, [pc, #148]	@ (8001544 <SystemInit+0xd8>)
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	4924      	ldr	r1, [pc, #144]	@ (8001544 <SystemInit+0xd8>)
 80014b4:	4b24      	ldr	r3, [pc, #144]	@ (8001548 <SystemInit+0xdc>)
 80014b6:	4013      	ands	r3, r2
 80014b8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80014ba:	4b21      	ldr	r3, [pc, #132]	@ (8001540 <SystemInit+0xd4>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f003 030c 	and.w	r3, r3, #12
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d007      	beq.n	80014d6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80014c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001540 <SystemInit+0xd4>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f023 030f 	bic.w	r3, r3, #15
 80014ce:	4a1c      	ldr	r2, [pc, #112]	@ (8001540 <SystemInit+0xd4>)
 80014d0:	f043 0303 	orr.w	r3, r3, #3
 80014d4:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 80014d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001544 <SystemInit+0xd8>)
 80014d8:	2200      	movs	r2, #0
 80014da:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 80014dc:	4b19      	ldr	r3, [pc, #100]	@ (8001544 <SystemInit+0xd8>)
 80014de:	2200      	movs	r2, #0
 80014e0:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 80014e2:	4b18      	ldr	r3, [pc, #96]	@ (8001544 <SystemInit+0xd8>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80014e8:	4b16      	ldr	r3, [pc, #88]	@ (8001544 <SystemInit+0xd8>)
 80014ea:	4a18      	ldr	r2, [pc, #96]	@ (800154c <SystemInit+0xe0>)
 80014ec:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80014ee:	4b15      	ldr	r3, [pc, #84]	@ (8001544 <SystemInit+0xd8>)
 80014f0:	4a17      	ldr	r2, [pc, #92]	@ (8001550 <SystemInit+0xe4>)
 80014f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80014f4:	4b13      	ldr	r3, [pc, #76]	@ (8001544 <SystemInit+0xd8>)
 80014f6:	4a17      	ldr	r2, [pc, #92]	@ (8001554 <SystemInit+0xe8>)
 80014f8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80014fa:	4b12      	ldr	r3, [pc, #72]	@ (8001544 <SystemInit+0xd8>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001500:	4b10      	ldr	r3, [pc, #64]	@ (8001544 <SystemInit+0xd8>)
 8001502:	4a14      	ldr	r2, [pc, #80]	@ (8001554 <SystemInit+0xe8>)
 8001504:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001506:	4b0f      	ldr	r3, [pc, #60]	@ (8001544 <SystemInit+0xd8>)
 8001508:	2200      	movs	r2, #0
 800150a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800150c:	4b0d      	ldr	r3, [pc, #52]	@ (8001544 <SystemInit+0xd8>)
 800150e:	4a11      	ldr	r2, [pc, #68]	@ (8001554 <SystemInit+0xe8>)
 8001510:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001512:	4b0c      	ldr	r3, [pc, #48]	@ (8001544 <SystemInit+0xd8>)
 8001514:	2200      	movs	r2, #0
 8001516:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001518:	4b0a      	ldr	r3, [pc, #40]	@ (8001544 <SystemInit+0xd8>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a09      	ldr	r2, [pc, #36]	@ (8001544 <SystemInit+0xd8>)
 800151e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001522:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001524:	4b07      	ldr	r3, [pc, #28]	@ (8001544 <SystemInit+0xd8>)
 8001526:	2200      	movs	r2, #0
 8001528:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800152a:	4b0b      	ldr	r3, [pc, #44]	@ (8001558 <SystemInit+0xec>)
 800152c:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001530:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001532:	bf00      	nop
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr
 800153c:	e000ed00 	.word	0xe000ed00
 8001540:	52002000 	.word	0x52002000
 8001544:	58024400 	.word	0x58024400
 8001548:	eaf6ed7f 	.word	0xeaf6ed7f
 800154c:	02020200 	.word	0x02020200
 8001550:	01ff0000 	.word	0x01ff0000
 8001554:	01010280 	.word	0x01010280
 8001558:	52004000 	.word	0x52004000

0800155c <_ZL29esp32IntrrruptRequestCallbackPv>:
static BaseType_t esp32InrerruptRequest_CountingSemaphoreOverflow=pdFALSE;	//zmienna informująca o tym, że nastąpiło przepełnienie "esp32IntrrruptRequest_CountingSemaphore", aka. zbyt wiele oczekujących komunikatów, co może wskazywać na błąd.

static i2cMaster* pi2cMaster;  //wsyaźnik do obiektu służącego do komunikacji stm32 po i2c jako master


static void esp32IntrrruptRequestCallback(void *pNothing){
 800155c:	b580      	push	{r7, lr}
 800155e:	b088      	sub	sp, #32
 8001560:	af02      	add	r7, sp, #8
 8001562:	6078      	str	r0, [r7, #4]
	while(1){
		if( uxSemaphoreGetCount(esp32IntrrruptRequest_CountingSemaphore)==ESP32_INTERRUPT_REQUEST_COUNTING_SEMAPHORE_MAX){		//sprawdza czy licznik esp32 interrupt request nie jest przepełniony
 8001564:	4b20      	ldr	r3, [pc, #128]	@ (80015e8 <_ZL29esp32IntrrruptRequestCallbackPv+0x8c>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4618      	mov	r0, r3
 800156a:	f006 fe95 	bl	8008298 <uxQueueMessagesWaiting>
 800156e:	4603      	mov	r3, r0
 8001570:	2b15      	cmp	r3, #21
 8001572:	bf0c      	ite	eq
 8001574:	2301      	moveq	r3, #1
 8001576:	2300      	movne	r3, #0
 8001578:	b2db      	uxtb	r3, r3
 800157a:	2b00      	cmp	r3, #0
 800157c:	d005      	beq.n	800158a <_ZL29esp32IntrrruptRequestCallbackPv+0x2e>
			esp32InrerruptRequest_CountingSemaphoreOverflow = pdTRUE;
 800157e:	4b1b      	ldr	r3, [pc, #108]	@ (80015ec <_ZL29esp32IntrrruptRequestCallbackPv+0x90>)
 8001580:	2201      	movs	r2, #1
 8001582:	601a      	str	r2, [r3, #0]
			printf("!!! ESP32 interrupt request counter overflowed   !!!\r\n");
 8001584:	481a      	ldr	r0, [pc, #104]	@ (80015f0 <_ZL29esp32IntrrruptRequestCallbackPv+0x94>)
 8001586:	f00a fa6f 	bl	800ba68 <puts>
		}
		if (xSemaphoreTake(esp32IntrrruptRequest_CountingSemaphore, portMAX_DELAY) == pdTRUE){		//czeka dopuki nie pojawi się esp32 interrupt request
 800158a:	4b17      	ldr	r3, [pc, #92]	@ (80015e8 <_ZL29esp32IntrrruptRequestCallbackPv+0x8c>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f04f 31ff 	mov.w	r1, #4294967295
 8001592:	4618      	mov	r0, r3
 8001594:	f006 fd70 	bl	8008078 <xQueueSemaphoreTake>
 8001598:	4603      	mov	r3, r0
 800159a:	2b01      	cmp	r3, #1
 800159c:	bf0c      	ite	eq
 800159e:	2301      	moveq	r3, #1
 80015a0:	2300      	movne	r3, #0
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d0dd      	beq.n	8001564 <_ZL29esp32IntrrruptRequestCallbackPv+0x8>
			printf("High prior task \r\n");
 80015a8:	4812      	ldr	r0, [pc, #72]	@ (80015f4 <_ZL29esp32IntrrruptRequestCallbackPv+0x98>)
 80015aa:	f00a fa5d 	bl	800ba68 <puts>
			size_t dataSizse;
			HAL_I2C_Master_Receive(&hi2c1, I2C_SLAVE_ADDRESS<<1, (uint8_t*)&dataSizse, sizeof(size_t), 500);
 80015ae:	f107 0210 	add.w	r2, r7, #16
 80015b2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80015b6:	9300      	str	r3, [sp, #0]
 80015b8:	2304      	movs	r3, #4
 80015ba:	2178      	movs	r1, #120	@ 0x78
 80015bc:	480e      	ldr	r0, [pc, #56]	@ (80015f8 <_ZL29esp32IntrrruptRequestCallbackPv+0x9c>)
 80015be:	f000 fe7d 	bl	80022bc <HAL_I2C_Master_Receive>
			char* pdymanicDataPointer = new char[dataSizse];
 80015c2:	693b      	ldr	r3, [r7, #16]
 80015c4:	4618      	mov	r0, r3
 80015c6:	f009 f9e0 	bl	800a98a <_Znaj>
 80015ca:	4603      	mov	r3, r0
 80015cc:	617b      	str	r3, [r7, #20]
			uintptr_t pdymanicDataPointer_byValue = (uintptr_t) pdymanicDataPointer;
 80015ce:	697b      	ldr	r3, [r7, #20]
 80015d0:	60fb      	str	r3, [r7, #12]
			pi2cMaster->pReceiveQueueObject->QueueSend(&pdymanicDataPointer_byValue);
 80015d2:	4b0a      	ldr	r3, [pc, #40]	@ (80015fc <_ZL29esp32IntrrruptRequestCallbackPv+0xa0>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f107 020c 	add.w	r2, r7, #12
 80015dc:	4611      	mov	r1, r2
 80015de:	4618      	mov	r0, r3
 80015e0:	f7ff fca6 	bl	8000f30 <_ZN27i2cReceiveQueue4DynamicData9QueueSendEPj>
		}
	};
 80015e4:	e7be      	b.n	8001564 <_ZL29esp32IntrrruptRequestCallbackPv+0x8>
 80015e6:	bf00      	nop
 80015e8:	240002a4 	.word	0x240002a4
 80015ec:	240002a8 	.word	0x240002a8
 80015f0:	0800f154 	.word	0x0800f154
 80015f4:	0800f18c 	.word	0x0800f18c
 80015f8:	240001fc 	.word	0x240001fc
 80015fc:	240002ac 	.word	0x240002ac

08001600 <_Z17initTaskFunctionsv>:
}


void initTaskFunctions(void){
 8001600:	b590      	push	{r4, r7, lr}
 8001602:	b085      	sub	sp, #20
 8001604:	af02      	add	r7, sp, #8
	printf("Radio main firmware version: %.2f\r\n", FW_VERSION);
 8001606:	a33c      	add	r3, pc, #240	@ (adr r3, 80016f8 <_Z17initTaskFunctionsv+0xf8>)
 8001608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800160c:	4830      	ldr	r0, [pc, #192]	@ (80016d0 <_Z17initTaskFunctionsv+0xd0>)
 800160e:	f00a f9c3 	bl	800b998 <iprintf>
	configASSERT(esp32IntrrruptRequest_CountingSemaphore = xSemaphoreCreateCounting(ESP32_INTERRUPT_REQUEST_COUNTING_SEMAPHORE_MAX, 0));
 8001612:	2100      	movs	r1, #0
 8001614:	2015      	movs	r0, #21
 8001616:	f006 f9e8 	bl	80079ea <xQueueCreateCountingSemaphore>
 800161a:	4603      	mov	r3, r0
 800161c:	4a2d      	ldr	r2, [pc, #180]	@ (80016d4 <_Z17initTaskFunctionsv+0xd4>)
 800161e:	6013      	str	r3, [r2, #0]
 8001620:	4b2c      	ldr	r3, [pc, #176]	@ (80016d4 <_Z17initTaskFunctionsv+0xd4>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	2b00      	cmp	r3, #0
 8001626:	bf0c      	ite	eq
 8001628:	2301      	moveq	r3, #1
 800162a:	2300      	movne	r3, #0
 800162c:	b2db      	uxtb	r3, r3
 800162e:	2b00      	cmp	r3, #0
 8001630:	d00b      	beq.n	800164a <_Z17initTaskFunctionsv+0x4a>
	__asm volatile
 8001632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001636:	f383 8811 	msr	BASEPRI, r3
 800163a:	f3bf 8f6f 	isb	sy
 800163e:	f3bf 8f4f 	dsb	sy
 8001642:	607b      	str	r3, [r7, #4]
}
 8001644:	bf00      	nop
 8001646:	bf00      	nop
 8001648:	e7fd      	b.n	8001646 <_Z17initTaskFunctionsv+0x46>

	//tworzy task callback na przerwanie od ESP32 informującę, że ESP32 ma jakieś dane do wysłania
	configASSERT(xTaskCreate(esp32IntrrruptRequestCallback, "esp32IntReq", 3*128, NULL, tskIDLE_PRIORITY+1, &taskHandle_esp32IntrrruptRequest));
 800164a:	4b23      	ldr	r3, [pc, #140]	@ (80016d8 <_Z17initTaskFunctionsv+0xd8>)
 800164c:	9301      	str	r3, [sp, #4]
 800164e:	2301      	movs	r3, #1
 8001650:	9300      	str	r3, [sp, #0]
 8001652:	2300      	movs	r3, #0
 8001654:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001658:	4920      	ldr	r1, [pc, #128]	@ (80016dc <_Z17initTaskFunctionsv+0xdc>)
 800165a:	4821      	ldr	r0, [pc, #132]	@ (80016e0 <_Z17initTaskFunctionsv+0xe0>)
 800165c:	f007 f870 	bl	8008740 <xTaskCreate>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	bf0c      	ite	eq
 8001666:	2301      	moveq	r3, #1
 8001668:	2300      	movne	r3, #0
 800166a:	b2db      	uxtb	r3, r3
 800166c:	2b00      	cmp	r3, #0
 800166e:	d00b      	beq.n	8001688 <_Z17initTaskFunctionsv+0x88>
	__asm volatile
 8001670:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001674:	f383 8811 	msr	BASEPRI, r3
 8001678:	f3bf 8f6f 	isb	sy
 800167c:	f3bf 8f4f 	dsb	sy
 8001680:	603b      	str	r3, [r7, #0]
}
 8001682:	bf00      	nop
 8001684:	bf00      	nop
 8001686:	e7fd      	b.n	8001684 <_Z17initTaskFunctionsv+0x84>

	pi2cMaster = NULL;
 8001688:	4b16      	ldr	r3, [pc, #88]	@ (80016e4 <_Z17initTaskFunctionsv+0xe4>)
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]
	assert(pi2cMaster = new i2cMaster(&hi2c1));
 800168e:	2014      	movs	r0, #20
 8001690:	f009 f96a 	bl	800a968 <_Znwj>
 8001694:	4603      	mov	r3, r0
 8001696:	461c      	mov	r4, r3
 8001698:	4913      	ldr	r1, [pc, #76]	@ (80016e8 <_Z17initTaskFunctionsv+0xe8>)
 800169a:	4620      	mov	r0, r4
 800169c:	f7ff fb30 	bl	8000d00 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef>
 80016a0:	4b10      	ldr	r3, [pc, #64]	@ (80016e4 <_Z17initTaskFunctionsv+0xe4>)
 80016a2:	601c      	str	r4, [r3, #0]
 80016a4:	4b0f      	ldr	r3, [pc, #60]	@ (80016e4 <_Z17initTaskFunctionsv+0xe4>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d105      	bne.n	80016b8 <_Z17initTaskFunctionsv+0xb8>
 80016ac:	4b0f      	ldr	r3, [pc, #60]	@ (80016ec <_Z17initTaskFunctionsv+0xec>)
 80016ae:	4a10      	ldr	r2, [pc, #64]	@ (80016f0 <_Z17initTaskFunctionsv+0xf0>)
 80016b0:	2136      	movs	r1, #54	@ 0x36
 80016b2:	4810      	ldr	r0, [pc, #64]	@ (80016f4 <_Z17initTaskFunctionsv+0xf4>)
 80016b4:	f009 f97e 	bl	800a9b4 <__assert_func>
	pi2cMaster->ping(I2C_SLAVE_ADDRESS);
 80016b8:	4b0a      	ldr	r3, [pc, #40]	@ (80016e4 <_Z17initTaskFunctionsv+0xe4>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	213c      	movs	r1, #60	@ 0x3c
 80016be:	4618      	mov	r0, r3
 80016c0:	f7ff fba8 	bl	8000e14 <_ZN9i2cMaster4pingEt>
}
 80016c4:	bf00      	nop
 80016c6:	370c      	adds	r7, #12
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd90      	pop	{r4, r7, pc}
 80016cc:	f3af 8000 	nop.w
 80016d0:	0800f1a0 	.word	0x0800f1a0
 80016d4:	240002a4 	.word	0x240002a4
 80016d8:	240002a0 	.word	0x240002a0
 80016dc:	0800f1c4 	.word	0x0800f1c4
 80016e0:	0800155d 	.word	0x0800155d
 80016e4:	240002ac 	.word	0x240002ac
 80016e8:	240001fc 	.word	0x240001fc
 80016ec:	0800f1d0 	.word	0x0800f1d0
 80016f0:	0800f1f4 	.word	0x0800f1f4
 80016f4:	0800f210 	.word	0x0800f210
 80016f8:	9999999a 	.word	0x9999999a
 80016fc:	3fb99999 	.word	0x3fb99999

08001700 <HAL_GPIO_EXTI_Callback>:




void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
 8001706:	4603      	mov	r3, r0
 8001708:	80fb      	strh	r3, [r7, #6]
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800170a:	2300      	movs	r3, #0
 800170c:	60fb      	str	r3, [r7, #12]
		xSemaphoreGiveFromISR(esp32IntrrruptRequest_CountingSemaphore, &xHigherPriorityTaskWoken);
 800170e:	4b0b      	ldr	r3, [pc, #44]	@ (800173c <HAL_GPIO_EXTI_Callback+0x3c>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f107 020c 	add.w	r2, r7, #12
 8001716:	4611      	mov	r1, r2
 8001718:	4618      	mov	r0, r3
 800171a:	f006 fb3b 	bl	8007d94 <xQueueGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d007      	beq.n	8001734 <HAL_GPIO_EXTI_Callback+0x34>
 8001724:	4b06      	ldr	r3, [pc, #24]	@ (8001740 <HAL_GPIO_EXTI_Callback+0x40>)
 8001726:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	f3bf 8f4f 	dsb	sy
 8001730:	f3bf 8f6f 	isb	sy
}
 8001734:	bf00      	nop
 8001736:	3710      	adds	r7, #16
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	240002a4 	.word	0x240002a4
 8001740:	e000ed04 	.word	0xe000ed04

08001744 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001748:	4b22      	ldr	r3, [pc, #136]	@ (80017d4 <MX_USART1_UART_Init+0x90>)
 800174a:	4a23      	ldr	r2, [pc, #140]	@ (80017d8 <MX_USART1_UART_Init+0x94>)
 800174c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800174e:	4b21      	ldr	r3, [pc, #132]	@ (80017d4 <MX_USART1_UART_Init+0x90>)
 8001750:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001754:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001756:	4b1f      	ldr	r3, [pc, #124]	@ (80017d4 <MX_USART1_UART_Init+0x90>)
 8001758:	2200      	movs	r2, #0
 800175a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800175c:	4b1d      	ldr	r3, [pc, #116]	@ (80017d4 <MX_USART1_UART_Init+0x90>)
 800175e:	2200      	movs	r2, #0
 8001760:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001762:	4b1c      	ldr	r3, [pc, #112]	@ (80017d4 <MX_USART1_UART_Init+0x90>)
 8001764:	2200      	movs	r2, #0
 8001766:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001768:	4b1a      	ldr	r3, [pc, #104]	@ (80017d4 <MX_USART1_UART_Init+0x90>)
 800176a:	220c      	movs	r2, #12
 800176c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800176e:	4b19      	ldr	r3, [pc, #100]	@ (80017d4 <MX_USART1_UART_Init+0x90>)
 8001770:	2200      	movs	r2, #0
 8001772:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001774:	4b17      	ldr	r3, [pc, #92]	@ (80017d4 <MX_USART1_UART_Init+0x90>)
 8001776:	2200      	movs	r2, #0
 8001778:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800177a:	4b16      	ldr	r3, [pc, #88]	@ (80017d4 <MX_USART1_UART_Init+0x90>)
 800177c:	2200      	movs	r2, #0
 800177e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001780:	4b14      	ldr	r3, [pc, #80]	@ (80017d4 <MX_USART1_UART_Init+0x90>)
 8001782:	2200      	movs	r2, #0
 8001784:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001786:	4b13      	ldr	r3, [pc, #76]	@ (80017d4 <MX_USART1_UART_Init+0x90>)
 8001788:	2200      	movs	r2, #0
 800178a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800178c:	4811      	ldr	r0, [pc, #68]	@ (80017d4 <MX_USART1_UART_Init+0x90>)
 800178e:	f004 fb55 	bl	8005e3c <HAL_UART_Init>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001798:	f7ff fcde 	bl	8001158 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800179c:	2100      	movs	r1, #0
 800179e:	480d      	ldr	r0, [pc, #52]	@ (80017d4 <MX_USART1_UART_Init+0x90>)
 80017a0:	f005 fcef 	bl	8007182 <HAL_UARTEx_SetTxFifoThreshold>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80017aa:	f7ff fcd5 	bl	8001158 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017ae:	2100      	movs	r1, #0
 80017b0:	4808      	ldr	r0, [pc, #32]	@ (80017d4 <MX_USART1_UART_Init+0x90>)
 80017b2:	f005 fd24 	bl	80071fe <HAL_UARTEx_SetRxFifoThreshold>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80017bc:	f7ff fccc 	bl	8001158 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80017c0:	4804      	ldr	r0, [pc, #16]	@ (80017d4 <MX_USART1_UART_Init+0x90>)
 80017c2:	f005 fca5 	bl	8007110 <HAL_UARTEx_DisableFifoMode>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d001      	beq.n	80017d0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80017cc:	f7ff fcc4 	bl	8001158 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80017d0:	bf00      	nop
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	240002b0 	.word	0x240002b0
 80017d8:	40011000 	.word	0x40011000

080017dc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b0ba      	sub	sp, #232	@ 0xe8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80017e8:	2200      	movs	r2, #0
 80017ea:	601a      	str	r2, [r3, #0]
 80017ec:	605a      	str	r2, [r3, #4]
 80017ee:	609a      	str	r2, [r3, #8]
 80017f0:	60da      	str	r2, [r3, #12]
 80017f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80017f4:	f107 0310 	add.w	r3, r7, #16
 80017f8:	22c0      	movs	r2, #192	@ 0xc0
 80017fa:	2100      	movs	r1, #0
 80017fc:	4618      	mov	r0, r3
 80017fe:	f00a fa33 	bl	800bc68 <memset>
  if(uartHandle->Instance==USART1)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a27      	ldr	r2, [pc, #156]	@ (80018a4 <HAL_UART_MspInit+0xc8>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d146      	bne.n	800189a <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800180c:	f04f 0201 	mov.w	r2, #1
 8001810:	f04f 0300 	mov.w	r3, #0
 8001814:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8001818:	2300      	movs	r3, #0
 800181a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800181e:	f107 0310 	add.w	r3, r7, #16
 8001822:	4618      	mov	r0, r3
 8001824:	f002 fa5c 	bl	8003ce0 <HAL_RCCEx_PeriphCLKConfig>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800182e:	f7ff fc93 	bl	8001158 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001832:	4b1d      	ldr	r3, [pc, #116]	@ (80018a8 <HAL_UART_MspInit+0xcc>)
 8001834:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8001838:	4a1b      	ldr	r2, [pc, #108]	@ (80018a8 <HAL_UART_MspInit+0xcc>)
 800183a:	f043 0310 	orr.w	r3, r3, #16
 800183e:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
 8001842:	4b19      	ldr	r3, [pc, #100]	@ (80018a8 <HAL_UART_MspInit+0xcc>)
 8001844:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8001848:	f003 0310 	and.w	r3, r3, #16
 800184c:	60fb      	str	r3, [r7, #12]
 800184e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001850:	4b15      	ldr	r3, [pc, #84]	@ (80018a8 <HAL_UART_MspInit+0xcc>)
 8001852:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001856:	4a14      	ldr	r2, [pc, #80]	@ (80018a8 <HAL_UART_MspInit+0xcc>)
 8001858:	f043 0302 	orr.w	r3, r3, #2
 800185c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8001860:	4b11      	ldr	r3, [pc, #68]	@ (80018a8 <HAL_UART_MspInit+0xcc>)
 8001862:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001866:	f003 0302 	and.w	r3, r3, #2
 800186a:	60bb      	str	r3, [r7, #8]
 800186c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = dbg_UART_TX_Pin|dbg_UART_RX_Pin;
 800186e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001872:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001876:	2302      	movs	r3, #2
 8001878:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187c:	2300      	movs	r3, #0
 800187e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001882:	2300      	movs	r3, #0
 8001884:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001888:	2304      	movs	r3, #4
 800188a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800188e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001892:	4619      	mov	r1, r3
 8001894:	4805      	ldr	r0, [pc, #20]	@ (80018ac <HAL_UART_MspInit+0xd0>)
 8001896:	f000 f971 	bl	8001b7c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800189a:	bf00      	nop
 800189c:	37e8      	adds	r7, #232	@ 0xe8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	40011000 	.word	0x40011000
 80018a8:	58024400 	.word	0x58024400
 80018ac:	58020400 	.word	0x58020400

080018b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80018b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018e8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80018b4:	f7ff fdda 	bl	800146c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018b8:	480c      	ldr	r0, [pc, #48]	@ (80018ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018ba:	490d      	ldr	r1, [pc, #52]	@ (80018f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80018bc:	4a0d      	ldr	r2, [pc, #52]	@ (80018f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80018be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018c0:	e002      	b.n	80018c8 <LoopCopyDataInit>

080018c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018c6:	3304      	adds	r3, #4

080018c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018cc:	d3f9      	bcc.n	80018c2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018ce:	4a0a      	ldr	r2, [pc, #40]	@ (80018f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80018d0:	4c0a      	ldr	r4, [pc, #40]	@ (80018fc <LoopFillZerobss+0x22>)
  movs r3, #0
 80018d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018d4:	e001      	b.n	80018da <LoopFillZerobss>

080018d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018d8:	3204      	adds	r2, #4

080018da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018dc:	d3fb      	bcc.n	80018d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018de:	f00a fac5 	bl	800be6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018e2:	f7ff fb8d 	bl	8001000 <main>
  bx  lr
 80018e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80018e8:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 80018ec:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80018f0:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 80018f4:	0800f6f4 	.word	0x0800f6f4
  ldr r2, =_sbss
 80018f8:	240001dc 	.word	0x240001dc
  ldr r4, =_ebss
 80018fc:	24004e8c 	.word	0x24004e8c

08001900 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001900:	e7fe      	b.n	8001900 <ADC_IRQHandler>
	...

08001904 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800190a:	2003      	movs	r0, #3
 800190c:	f000 f903 	bl	8001b16 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8001910:	f001 ffce 	bl	80038b0 <HAL_RCC_GetSysClockFreq>
 8001914:	4602      	mov	r2, r0
 8001916:	4b15      	ldr	r3, [pc, #84]	@ (800196c <HAL_Init+0x68>)
 8001918:	699b      	ldr	r3, [r3, #24]
 800191a:	0a1b      	lsrs	r3, r3, #8
 800191c:	f003 030f 	and.w	r3, r3, #15
 8001920:	4913      	ldr	r1, [pc, #76]	@ (8001970 <HAL_Init+0x6c>)
 8001922:	5ccb      	ldrb	r3, [r1, r3]
 8001924:	f003 031f 	and.w	r3, r3, #31
 8001928:	fa22 f303 	lsr.w	r3, r2, r3
 800192c:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800192e:	4b0f      	ldr	r3, [pc, #60]	@ (800196c <HAL_Init+0x68>)
 8001930:	699b      	ldr	r3, [r3, #24]
 8001932:	f003 030f 	and.w	r3, r3, #15
 8001936:	4a0e      	ldr	r2, [pc, #56]	@ (8001970 <HAL_Init+0x6c>)
 8001938:	5cd3      	ldrb	r3, [r2, r3]
 800193a:	f003 031f 	and.w	r3, r3, #31
 800193e:	687a      	ldr	r2, [r7, #4]
 8001940:	fa22 f303 	lsr.w	r3, r2, r3
 8001944:	4a0b      	ldr	r2, [pc, #44]	@ (8001974 <HAL_Init+0x70>)
 8001946:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001948:	4a0b      	ldr	r2, [pc, #44]	@ (8001978 <HAL_Init+0x74>)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800194e:	200f      	movs	r0, #15
 8001950:	f7ff fc38 	bl	80011c4 <HAL_InitTick>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e002      	b.n	8001964 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800195e:	f7ff fc13 	bl	8001188 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001962:	2300      	movs	r3, #0
}
 8001964:	4618      	mov	r0, r3
 8001966:	3708      	adds	r7, #8
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	58024400 	.word	0x58024400
 8001970:	0800f27c 	.word	0x0800f27c
 8001974:	24000004 	.word	0x24000004
 8001978:	24000000 	.word	0x24000000

0800197c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001980:	4b06      	ldr	r3, [pc, #24]	@ (800199c <HAL_IncTick+0x20>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	461a      	mov	r2, r3
 8001986:	4b06      	ldr	r3, [pc, #24]	@ (80019a0 <HAL_IncTick+0x24>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4413      	add	r3, r2
 800198c:	4a04      	ldr	r2, [pc, #16]	@ (80019a0 <HAL_IncTick+0x24>)
 800198e:	6013      	str	r3, [r2, #0]
}
 8001990:	bf00      	nop
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	2400000c 	.word	0x2400000c
 80019a0:	24000344 	.word	0x24000344

080019a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  return uwTick;
 80019a8:	4b03      	ldr	r3, [pc, #12]	@ (80019b8 <HAL_GetTick+0x14>)
 80019aa:	681b      	ldr	r3, [r3, #0]
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	24000344 	.word	0x24000344

080019bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019bc:	b480      	push	{r7}
 80019be:	b085      	sub	sp, #20
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	f003 0307 	and.w	r3, r3, #7
 80019ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019cc:	4b0b      	ldr	r3, [pc, #44]	@ (80019fc <__NVIC_SetPriorityGrouping+0x40>)
 80019ce:	68db      	ldr	r3, [r3, #12]
 80019d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019d2:	68ba      	ldr	r2, [r7, #8]
 80019d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019d8:	4013      	ands	r3, r2
 80019da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80019e4:	4b06      	ldr	r3, [pc, #24]	@ (8001a00 <__NVIC_SetPriorityGrouping+0x44>)
 80019e6:	4313      	orrs	r3, r2
 80019e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019ea:	4a04      	ldr	r2, [pc, #16]	@ (80019fc <__NVIC_SetPriorityGrouping+0x40>)
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	60d3      	str	r3, [r2, #12]
}
 80019f0:	bf00      	nop
 80019f2:	3714      	adds	r7, #20
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr
 80019fc:	e000ed00 	.word	0xe000ed00
 8001a00:	05fa0000 	.word	0x05fa0000

08001a04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a08:	4b04      	ldr	r3, [pc, #16]	@ (8001a1c <__NVIC_GetPriorityGrouping+0x18>)
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	0a1b      	lsrs	r3, r3, #8
 8001a0e:	f003 0307 	and.w	r3, r3, #7
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr
 8001a1c:	e000ed00 	.word	0xe000ed00

08001a20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	4603      	mov	r3, r0
 8001a28:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001a2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	db0b      	blt.n	8001a4a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a32:	88fb      	ldrh	r3, [r7, #6]
 8001a34:	f003 021f 	and.w	r2, r3, #31
 8001a38:	4907      	ldr	r1, [pc, #28]	@ (8001a58 <__NVIC_EnableIRQ+0x38>)
 8001a3a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a3e:	095b      	lsrs	r3, r3, #5
 8001a40:	2001      	movs	r0, #1
 8001a42:	fa00 f202 	lsl.w	r2, r0, r2
 8001a46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a4a:	bf00      	nop
 8001a4c:	370c      	adds	r7, #12
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	e000e100 	.word	0xe000e100

08001a5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b083      	sub	sp, #12
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	4603      	mov	r3, r0
 8001a64:	6039      	str	r1, [r7, #0]
 8001a66:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001a68:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	db0a      	blt.n	8001a86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	b2da      	uxtb	r2, r3
 8001a74:	490c      	ldr	r1, [pc, #48]	@ (8001aa8 <__NVIC_SetPriority+0x4c>)
 8001a76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a7a:	0112      	lsls	r2, r2, #4
 8001a7c:	b2d2      	uxtb	r2, r2
 8001a7e:	440b      	add	r3, r1
 8001a80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a84:	e00a      	b.n	8001a9c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	b2da      	uxtb	r2, r3
 8001a8a:	4908      	ldr	r1, [pc, #32]	@ (8001aac <__NVIC_SetPriority+0x50>)
 8001a8c:	88fb      	ldrh	r3, [r7, #6]
 8001a8e:	f003 030f 	and.w	r3, r3, #15
 8001a92:	3b04      	subs	r3, #4
 8001a94:	0112      	lsls	r2, r2, #4
 8001a96:	b2d2      	uxtb	r2, r2
 8001a98:	440b      	add	r3, r1
 8001a9a:	761a      	strb	r2, [r3, #24]
}
 8001a9c:	bf00      	nop
 8001a9e:	370c      	adds	r7, #12
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr
 8001aa8:	e000e100 	.word	0xe000e100
 8001aac:	e000ed00 	.word	0xe000ed00

08001ab0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b089      	sub	sp, #36	@ 0x24
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	60f8      	str	r0, [r7, #12]
 8001ab8:	60b9      	str	r1, [r7, #8]
 8001aba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	f003 0307 	and.w	r3, r3, #7
 8001ac2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	f1c3 0307 	rsb	r3, r3, #7
 8001aca:	2b04      	cmp	r3, #4
 8001acc:	bf28      	it	cs
 8001ace:	2304      	movcs	r3, #4
 8001ad0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ad2:	69fb      	ldr	r3, [r7, #28]
 8001ad4:	3304      	adds	r3, #4
 8001ad6:	2b06      	cmp	r3, #6
 8001ad8:	d902      	bls.n	8001ae0 <NVIC_EncodePriority+0x30>
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	3b03      	subs	r3, #3
 8001ade:	e000      	b.n	8001ae2 <NVIC_EncodePriority+0x32>
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ae4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ae8:	69bb      	ldr	r3, [r7, #24]
 8001aea:	fa02 f303 	lsl.w	r3, r2, r3
 8001aee:	43da      	mvns	r2, r3
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	401a      	ands	r2, r3
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001af8:	f04f 31ff 	mov.w	r1, #4294967295
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	fa01 f303 	lsl.w	r3, r1, r3
 8001b02:	43d9      	mvns	r1, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b08:	4313      	orrs	r3, r2
         );
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3724      	adds	r7, #36	@ 0x24
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr

08001b16 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b16:	b580      	push	{r7, lr}
 8001b18:	b082      	sub	sp, #8
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	f7ff ff4c 	bl	80019bc <__NVIC_SetPriorityGrouping>
}
 8001b24:	bf00      	nop
 8001b26:	3708      	adds	r7, #8
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}

08001b2c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b086      	sub	sp, #24
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	4603      	mov	r3, r0
 8001b34:	60b9      	str	r1, [r7, #8]
 8001b36:	607a      	str	r2, [r7, #4]
 8001b38:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b3a:	f7ff ff63 	bl	8001a04 <__NVIC_GetPriorityGrouping>
 8001b3e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b40:	687a      	ldr	r2, [r7, #4]
 8001b42:	68b9      	ldr	r1, [r7, #8]
 8001b44:	6978      	ldr	r0, [r7, #20]
 8001b46:	f7ff ffb3 	bl	8001ab0 <NVIC_EncodePriority>
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001b50:	4611      	mov	r1, r2
 8001b52:	4618      	mov	r0, r3
 8001b54:	f7ff ff82 	bl	8001a5c <__NVIC_SetPriority>
}
 8001b58:	bf00      	nop
 8001b5a:	3718      	adds	r7, #24
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}

08001b60 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	4603      	mov	r3, r0
 8001b68:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f7ff ff56 	bl	8001a20 <__NVIC_EnableIRQ>
}
 8001b74:	bf00      	nop
 8001b76:	3708      	adds	r7, #8
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b089      	sub	sp, #36	@ 0x24
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001b86:	2300      	movs	r3, #0
 8001b88:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001b8a:	4b89      	ldr	r3, [pc, #548]	@ (8001db0 <HAL_GPIO_Init+0x234>)
 8001b8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001b8e:	e194      	b.n	8001eba <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	2101      	movs	r1, #1
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	fa01 f303 	lsl.w	r3, r1, r3
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	f000 8186 	beq.w	8001eb4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	f003 0303 	and.w	r3, r3, #3
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d005      	beq.n	8001bc0 <HAL_GPIO_Init+0x44>
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f003 0303 	and.w	r3, r3, #3
 8001bbc:	2b02      	cmp	r3, #2
 8001bbe:	d130      	bne.n	8001c22 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	005b      	lsls	r3, r3, #1
 8001bca:	2203      	movs	r2, #3
 8001bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd0:	43db      	mvns	r3, r3
 8001bd2:	69ba      	ldr	r2, [r7, #24]
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	68da      	ldr	r2, [r3, #12]
 8001bdc:	69fb      	ldr	r3, [r7, #28]
 8001bde:	005b      	lsls	r3, r3, #1
 8001be0:	fa02 f303 	lsl.w	r3, r2, r3
 8001be4:	69ba      	ldr	r2, [r7, #24]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	69ba      	ldr	r2, [r7, #24]
 8001bee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	69fb      	ldr	r3, [r7, #28]
 8001bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfe:	43db      	mvns	r3, r3
 8001c00:	69ba      	ldr	r2, [r7, #24]
 8001c02:	4013      	ands	r3, r2
 8001c04:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	091b      	lsrs	r3, r3, #4
 8001c0c:	f003 0201 	and.w	r2, r3, #1
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	fa02 f303 	lsl.w	r3, r2, r3
 8001c16:	69ba      	ldr	r2, [r7, #24]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	69ba      	ldr	r2, [r7, #24]
 8001c20:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	f003 0303 	and.w	r3, r3, #3
 8001c2a:	2b03      	cmp	r3, #3
 8001c2c:	d017      	beq.n	8001c5e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	68db      	ldr	r3, [r3, #12]
 8001c32:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c34:	69fb      	ldr	r3, [r7, #28]
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	2203      	movs	r2, #3
 8001c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3e:	43db      	mvns	r3, r3
 8001c40:	69ba      	ldr	r2, [r7, #24]
 8001c42:	4013      	ands	r3, r2
 8001c44:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	689a      	ldr	r2, [r3, #8]
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	005b      	lsls	r3, r3, #1
 8001c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c52:	69ba      	ldr	r2, [r7, #24]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	69ba      	ldr	r2, [r7, #24]
 8001c5c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f003 0303 	and.w	r3, r3, #3
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d123      	bne.n	8001cb2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	08da      	lsrs	r2, r3, #3
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	3208      	adds	r2, #8
 8001c72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001c78:	69fb      	ldr	r3, [r7, #28]
 8001c7a:	f003 0307 	and.w	r3, r3, #7
 8001c7e:	009b      	lsls	r3, r3, #2
 8001c80:	220f      	movs	r2, #15
 8001c82:	fa02 f303 	lsl.w	r3, r2, r3
 8001c86:	43db      	mvns	r3, r3
 8001c88:	69ba      	ldr	r2, [r7, #24]
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	691a      	ldr	r2, [r3, #16]
 8001c92:	69fb      	ldr	r3, [r7, #28]
 8001c94:	f003 0307 	and.w	r3, r3, #7
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9e:	69ba      	ldr	r2, [r7, #24]
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ca4:	69fb      	ldr	r3, [r7, #28]
 8001ca6:	08da      	lsrs	r2, r3, #3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	3208      	adds	r2, #8
 8001cac:	69b9      	ldr	r1, [r7, #24]
 8001cae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001cb8:	69fb      	ldr	r3, [r7, #28]
 8001cba:	005b      	lsls	r3, r3, #1
 8001cbc:	2203      	movs	r2, #3
 8001cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc2:	43db      	mvns	r3, r3
 8001cc4:	69ba      	ldr	r2, [r7, #24]
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	f003 0203 	and.w	r2, r3, #3
 8001cd2:	69fb      	ldr	r3, [r7, #28]
 8001cd4:	005b      	lsls	r3, r3, #1
 8001cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cda:	69ba      	ldr	r2, [r7, #24]
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	69ba      	ldr	r2, [r7, #24]
 8001ce4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	f000 80e0 	beq.w	8001eb4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cf4:	4b2f      	ldr	r3, [pc, #188]	@ (8001db4 <HAL_GPIO_Init+0x238>)
 8001cf6:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001cfa:	4a2e      	ldr	r2, [pc, #184]	@ (8001db4 <HAL_GPIO_Init+0x238>)
 8001cfc:	f043 0302 	orr.w	r3, r3, #2
 8001d00:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8001d04:	4b2b      	ldr	r3, [pc, #172]	@ (8001db4 <HAL_GPIO_Init+0x238>)
 8001d06:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001d0a:	f003 0302 	and.w	r3, r3, #2
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d12:	4a29      	ldr	r2, [pc, #164]	@ (8001db8 <HAL_GPIO_Init+0x23c>)
 8001d14:	69fb      	ldr	r3, [r7, #28]
 8001d16:	089b      	lsrs	r3, r3, #2
 8001d18:	3302      	adds	r3, #2
 8001d1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001d20:	69fb      	ldr	r3, [r7, #28]
 8001d22:	f003 0303 	and.w	r3, r3, #3
 8001d26:	009b      	lsls	r3, r3, #2
 8001d28:	220f      	movs	r2, #15
 8001d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2e:	43db      	mvns	r3, r3
 8001d30:	69ba      	ldr	r2, [r7, #24]
 8001d32:	4013      	ands	r3, r2
 8001d34:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	4a20      	ldr	r2, [pc, #128]	@ (8001dbc <HAL_GPIO_Init+0x240>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d052      	beq.n	8001de4 <HAL_GPIO_Init+0x268>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4a1f      	ldr	r2, [pc, #124]	@ (8001dc0 <HAL_GPIO_Init+0x244>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d031      	beq.n	8001daa <HAL_GPIO_Init+0x22e>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	4a1e      	ldr	r2, [pc, #120]	@ (8001dc4 <HAL_GPIO_Init+0x248>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d02b      	beq.n	8001da6 <HAL_GPIO_Init+0x22a>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4a1d      	ldr	r2, [pc, #116]	@ (8001dc8 <HAL_GPIO_Init+0x24c>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d025      	beq.n	8001da2 <HAL_GPIO_Init+0x226>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	4a1c      	ldr	r2, [pc, #112]	@ (8001dcc <HAL_GPIO_Init+0x250>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d01f      	beq.n	8001d9e <HAL_GPIO_Init+0x222>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4a1b      	ldr	r2, [pc, #108]	@ (8001dd0 <HAL_GPIO_Init+0x254>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d019      	beq.n	8001d9a <HAL_GPIO_Init+0x21e>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	4a1a      	ldr	r2, [pc, #104]	@ (8001dd4 <HAL_GPIO_Init+0x258>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d013      	beq.n	8001d96 <HAL_GPIO_Init+0x21a>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	4a19      	ldr	r2, [pc, #100]	@ (8001dd8 <HAL_GPIO_Init+0x25c>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d00d      	beq.n	8001d92 <HAL_GPIO_Init+0x216>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	4a18      	ldr	r2, [pc, #96]	@ (8001ddc <HAL_GPIO_Init+0x260>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d007      	beq.n	8001d8e <HAL_GPIO_Init+0x212>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4a17      	ldr	r2, [pc, #92]	@ (8001de0 <HAL_GPIO_Init+0x264>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d101      	bne.n	8001d8a <HAL_GPIO_Init+0x20e>
 8001d86:	2309      	movs	r3, #9
 8001d88:	e02d      	b.n	8001de6 <HAL_GPIO_Init+0x26a>
 8001d8a:	230a      	movs	r3, #10
 8001d8c:	e02b      	b.n	8001de6 <HAL_GPIO_Init+0x26a>
 8001d8e:	2308      	movs	r3, #8
 8001d90:	e029      	b.n	8001de6 <HAL_GPIO_Init+0x26a>
 8001d92:	2307      	movs	r3, #7
 8001d94:	e027      	b.n	8001de6 <HAL_GPIO_Init+0x26a>
 8001d96:	2306      	movs	r3, #6
 8001d98:	e025      	b.n	8001de6 <HAL_GPIO_Init+0x26a>
 8001d9a:	2305      	movs	r3, #5
 8001d9c:	e023      	b.n	8001de6 <HAL_GPIO_Init+0x26a>
 8001d9e:	2304      	movs	r3, #4
 8001da0:	e021      	b.n	8001de6 <HAL_GPIO_Init+0x26a>
 8001da2:	2303      	movs	r3, #3
 8001da4:	e01f      	b.n	8001de6 <HAL_GPIO_Init+0x26a>
 8001da6:	2302      	movs	r3, #2
 8001da8:	e01d      	b.n	8001de6 <HAL_GPIO_Init+0x26a>
 8001daa:	2301      	movs	r3, #1
 8001dac:	e01b      	b.n	8001de6 <HAL_GPIO_Init+0x26a>
 8001dae:	bf00      	nop
 8001db0:	58000080 	.word	0x58000080
 8001db4:	58024400 	.word	0x58024400
 8001db8:	58000400 	.word	0x58000400
 8001dbc:	58020000 	.word	0x58020000
 8001dc0:	58020400 	.word	0x58020400
 8001dc4:	58020800 	.word	0x58020800
 8001dc8:	58020c00 	.word	0x58020c00
 8001dcc:	58021000 	.word	0x58021000
 8001dd0:	58021400 	.word	0x58021400
 8001dd4:	58021800 	.word	0x58021800
 8001dd8:	58021c00 	.word	0x58021c00
 8001ddc:	58022000 	.word	0x58022000
 8001de0:	58022400 	.word	0x58022400
 8001de4:	2300      	movs	r3, #0
 8001de6:	69fa      	ldr	r2, [r7, #28]
 8001de8:	f002 0203 	and.w	r2, r2, #3
 8001dec:	0092      	lsls	r2, r2, #2
 8001dee:	4093      	lsls	r3, r2
 8001df0:	69ba      	ldr	r2, [r7, #24]
 8001df2:	4313      	orrs	r3, r2
 8001df4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001df6:	4938      	ldr	r1, [pc, #224]	@ (8001ed8 <HAL_GPIO_Init+0x35c>)
 8001df8:	69fb      	ldr	r3, [r7, #28]
 8001dfa:	089b      	lsrs	r3, r3, #2
 8001dfc:	3302      	adds	r3, #2
 8001dfe:	69ba      	ldr	r2, [r7, #24]
 8001e00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001e04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e0c:	693b      	ldr	r3, [r7, #16]
 8001e0e:	43db      	mvns	r3, r3
 8001e10:	69ba      	ldr	r2, [r7, #24]
 8001e12:	4013      	ands	r3, r2
 8001e14:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d003      	beq.n	8001e2a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001e22:	69ba      	ldr	r2, [r7, #24]
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	4313      	orrs	r3, r2
 8001e28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001e2a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e2e:	69bb      	ldr	r3, [r7, #24]
 8001e30:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001e32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	43db      	mvns	r3, r3
 8001e3e:	69ba      	ldr	r2, [r7, #24]
 8001e40:	4013      	ands	r3, r2
 8001e42:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d003      	beq.n	8001e58 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001e50:	69ba      	ldr	r2, [r7, #24]
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	4313      	orrs	r3, r2
 8001e56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001e58:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e5c:	69bb      	ldr	r3, [r7, #24]
 8001e5e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001e60:	697b      	ldr	r3, [r7, #20]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	43db      	mvns	r3, r3
 8001e6a:	69ba      	ldr	r2, [r7, #24]
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d003      	beq.n	8001e84 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001e7c:	69ba      	ldr	r2, [r7, #24]
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	4313      	orrs	r3, r2
 8001e82:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	69ba      	ldr	r2, [r7, #24]
 8001e88:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	43db      	mvns	r3, r3
 8001e94:	69ba      	ldr	r2, [r7, #24]
 8001e96:	4013      	ands	r3, r2
 8001e98:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d003      	beq.n	8001eae <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001ea6:	69ba      	ldr	r2, [r7, #24]
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	69ba      	ldr	r2, [r7, #24]
 8001eb2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	f47f ae63 	bne.w	8001b90 <HAL_GPIO_Init+0x14>
  }
}
 8001eca:	bf00      	nop
 8001ecc:	bf00      	nop
 8001ece:	3724      	adds	r7, #36	@ 0x24
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr
 8001ed8:	58000400 	.word	0x58000400

08001edc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b087      	sub	sp, #28
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001eea:	4b75      	ldr	r3, [pc, #468]	@ (80020c0 <HAL_GPIO_DeInit+0x1e4>)
 8001eec:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 8001eee:	e0d9      	b.n	80020a4 <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef8:	683a      	ldr	r2, [r7, #0]
 8001efa:	4013      	ands	r3, r2
 8001efc:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	f000 80cc 	beq.w	800209e <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 8001f06:	4a6f      	ldr	r2, [pc, #444]	@ (80020c4 <HAL_GPIO_DeInit+0x1e8>)
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	089b      	lsrs	r3, r3, #2
 8001f0c:	3302      	adds	r3, #2
 8001f0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f12:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	f003 0303 	and.w	r3, r3, #3
 8001f1a:	009b      	lsls	r3, r3, #2
 8001f1c:	220f      	movs	r2, #15
 8001f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f22:	68ba      	ldr	r2, [r7, #8]
 8001f24:	4013      	ands	r3, r2
 8001f26:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	4a67      	ldr	r2, [pc, #412]	@ (80020c8 <HAL_GPIO_DeInit+0x1ec>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d037      	beq.n	8001fa0 <HAL_GPIO_DeInit+0xc4>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	4a66      	ldr	r2, [pc, #408]	@ (80020cc <HAL_GPIO_DeInit+0x1f0>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d031      	beq.n	8001f9c <HAL_GPIO_DeInit+0xc0>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	4a65      	ldr	r2, [pc, #404]	@ (80020d0 <HAL_GPIO_DeInit+0x1f4>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d02b      	beq.n	8001f98 <HAL_GPIO_DeInit+0xbc>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	4a64      	ldr	r2, [pc, #400]	@ (80020d4 <HAL_GPIO_DeInit+0x1f8>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d025      	beq.n	8001f94 <HAL_GPIO_DeInit+0xb8>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	4a63      	ldr	r2, [pc, #396]	@ (80020d8 <HAL_GPIO_DeInit+0x1fc>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d01f      	beq.n	8001f90 <HAL_GPIO_DeInit+0xb4>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	4a62      	ldr	r2, [pc, #392]	@ (80020dc <HAL_GPIO_DeInit+0x200>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d019      	beq.n	8001f8c <HAL_GPIO_DeInit+0xb0>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	4a61      	ldr	r2, [pc, #388]	@ (80020e0 <HAL_GPIO_DeInit+0x204>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d013      	beq.n	8001f88 <HAL_GPIO_DeInit+0xac>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	4a60      	ldr	r2, [pc, #384]	@ (80020e4 <HAL_GPIO_DeInit+0x208>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d00d      	beq.n	8001f84 <HAL_GPIO_DeInit+0xa8>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	4a5f      	ldr	r2, [pc, #380]	@ (80020e8 <HAL_GPIO_DeInit+0x20c>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d007      	beq.n	8001f80 <HAL_GPIO_DeInit+0xa4>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	4a5e      	ldr	r2, [pc, #376]	@ (80020ec <HAL_GPIO_DeInit+0x210>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d101      	bne.n	8001f7c <HAL_GPIO_DeInit+0xa0>
 8001f78:	2309      	movs	r3, #9
 8001f7a:	e012      	b.n	8001fa2 <HAL_GPIO_DeInit+0xc6>
 8001f7c:	230a      	movs	r3, #10
 8001f7e:	e010      	b.n	8001fa2 <HAL_GPIO_DeInit+0xc6>
 8001f80:	2308      	movs	r3, #8
 8001f82:	e00e      	b.n	8001fa2 <HAL_GPIO_DeInit+0xc6>
 8001f84:	2307      	movs	r3, #7
 8001f86:	e00c      	b.n	8001fa2 <HAL_GPIO_DeInit+0xc6>
 8001f88:	2306      	movs	r3, #6
 8001f8a:	e00a      	b.n	8001fa2 <HAL_GPIO_DeInit+0xc6>
 8001f8c:	2305      	movs	r3, #5
 8001f8e:	e008      	b.n	8001fa2 <HAL_GPIO_DeInit+0xc6>
 8001f90:	2304      	movs	r3, #4
 8001f92:	e006      	b.n	8001fa2 <HAL_GPIO_DeInit+0xc6>
 8001f94:	2303      	movs	r3, #3
 8001f96:	e004      	b.n	8001fa2 <HAL_GPIO_DeInit+0xc6>
 8001f98:	2302      	movs	r3, #2
 8001f9a:	e002      	b.n	8001fa2 <HAL_GPIO_DeInit+0xc6>
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	e000      	b.n	8001fa2 <HAL_GPIO_DeInit+0xc6>
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	697a      	ldr	r2, [r7, #20]
 8001fa4:	f002 0203 	and.w	r2, r2, #3
 8001fa8:	0092      	lsls	r2, r2, #2
 8001faa:	4093      	lsls	r3, r2
 8001fac:	68ba      	ldr	r2, [r7, #8]
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d136      	bne.n	8002020 <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	43db      	mvns	r3, r3
 8001fba:	401a      	ands	r2, r3
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	685a      	ldr	r2, [r3, #4]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	43db      	mvns	r3, r3
 8001fc8:	401a      	ands	r2, r3
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8001fce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fd2:	685a      	ldr	r2, [r3, #4]
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	43db      	mvns	r3, r3
 8001fd8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001fdc:	4013      	ands	r3, r2
 8001fde:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8001fe0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	43db      	mvns	r3, r3
 8001fea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001fee:	4013      	ands	r3, r2
 8001ff0:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	f003 0303 	and.w	r3, r3, #3
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	220f      	movs	r2, #15
 8001ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8002000:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002002:	4a30      	ldr	r2, [pc, #192]	@ (80020c4 <HAL_GPIO_DeInit+0x1e8>)
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	089b      	lsrs	r3, r3, #2
 8002008:	3302      	adds	r3, #2
 800200a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	43da      	mvns	r2, r3
 8002012:	482c      	ldr	r0, [pc, #176]	@ (80020c4 <HAL_GPIO_DeInit+0x1e8>)
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	089b      	lsrs	r3, r3, #2
 8002018:	400a      	ands	r2, r1
 800201a:	3302      	adds	r3, #2
 800201c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	005b      	lsls	r3, r3, #1
 8002028:	2103      	movs	r1, #3
 800202a:	fa01 f303 	lsl.w	r3, r1, r3
 800202e:	431a      	orrs	r2, r3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	08da      	lsrs	r2, r3, #3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	3208      	adds	r2, #8
 800203c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	f003 0307 	and.w	r3, r3, #7
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	220f      	movs	r2, #15
 800204a:	fa02 f303 	lsl.w	r3, r2, r3
 800204e:	43db      	mvns	r3, r3
 8002050:	697a      	ldr	r2, [r7, #20]
 8002052:	08d2      	lsrs	r2, r2, #3
 8002054:	4019      	ands	r1, r3
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	3208      	adds	r2, #8
 800205a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	68da      	ldr	r2, [r3, #12]
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	005b      	lsls	r3, r3, #1
 8002066:	2103      	movs	r1, #3
 8002068:	fa01 f303 	lsl.w	r3, r1, r3
 800206c:	43db      	mvns	r3, r3
 800206e:	401a      	ands	r2, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	685a      	ldr	r2, [r3, #4]
 8002078:	2101      	movs	r1, #1
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	fa01 f303 	lsl.w	r3, r1, r3
 8002080:	43db      	mvns	r3, r3
 8002082:	401a      	ands	r2, r3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	689a      	ldr	r2, [r3, #8]
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	005b      	lsls	r3, r3, #1
 8002090:	2103      	movs	r1, #3
 8002092:	fa01 f303 	lsl.w	r3, r1, r3
 8002096:	43db      	mvns	r3, r3
 8002098:	401a      	ands	r2, r3
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	609a      	str	r2, [r3, #8]
    }

    position++;
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	3301      	adds	r3, #1
 80020a2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 80020a4:	683a      	ldr	r2, [r7, #0]
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	fa22 f303 	lsr.w	r3, r2, r3
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	f47f af1f 	bne.w	8001ef0 <HAL_GPIO_DeInit+0x14>
  }
}
 80020b2:	bf00      	nop
 80020b4:	bf00      	nop
 80020b6:	371c      	adds	r7, #28
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr
 80020c0:	58000080 	.word	0x58000080
 80020c4:	58000400 	.word	0x58000400
 80020c8:	58020000 	.word	0x58020000
 80020cc:	58020400 	.word	0x58020400
 80020d0:	58020800 	.word	0x58020800
 80020d4:	58020c00 	.word	0x58020c00
 80020d8:	58021000 	.word	0x58021000
 80020dc:	58021400 	.word	0x58021400
 80020e0:	58021800 	.word	0x58021800
 80020e4:	58021c00 	.word	0x58021c00
 80020e8:	58022000 	.word	0x58022000
 80020ec:	58022400 	.word	0x58022400

080020f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	4603      	mov	r3, r0
 80020f8:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 80020fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020fe:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002102:	88fb      	ldrh	r3, [r7, #6]
 8002104:	4013      	ands	r3, r2
 8002106:	2b00      	cmp	r3, #0
 8002108:	d008      	beq.n	800211c <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800210a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800210e:	88fb      	ldrh	r3, [r7, #6]
 8002110:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002114:	88fb      	ldrh	r3, [r7, #6]
 8002116:	4618      	mov	r0, r3
 8002118:	f7ff faf2 	bl	8001700 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800211c:	bf00      	nop
 800211e:	3708      	adds	r7, #8
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}

08002124 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d101      	bne.n	8002136 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e08b      	b.n	800224e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800213c:	b2db      	uxtb	r3, r3
 800213e:	2b00      	cmp	r3, #0
 8002140:	d106      	bne.n	8002150 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2200      	movs	r2, #0
 8002146:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f7fe fd48 	bl	8000be0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2224      	movs	r2, #36	@ 0x24
 8002154:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f022 0201 	bic.w	r2, r2, #1
 8002166:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	685a      	ldr	r2, [r3, #4]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002174:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	689a      	ldr	r2, [r3, #8]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002184:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	2b01      	cmp	r3, #1
 800218c:	d107      	bne.n	800219e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	689a      	ldr	r2, [r3, #8]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800219a:	609a      	str	r2, [r3, #8]
 800219c:	e006      	b.n	80021ac <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	689a      	ldr	r2, [r3, #8]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80021aa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	2b02      	cmp	r3, #2
 80021b2:	d108      	bne.n	80021c6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	685a      	ldr	r2, [r3, #4]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80021c2:	605a      	str	r2, [r3, #4]
 80021c4:	e007      	b.n	80021d6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	685a      	ldr	r2, [r3, #4]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021d4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	6859      	ldr	r1, [r3, #4]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002258 <HAL_I2C_Init+0x134>)
 80021e2:	430b      	orrs	r3, r1
 80021e4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	68da      	ldr	r2, [r3, #12]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80021f4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	691a      	ldr	r2, [r3, #16]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	695b      	ldr	r3, [r3, #20]
 80021fe:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	699b      	ldr	r3, [r3, #24]
 8002206:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	430a      	orrs	r2, r1
 800220e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	69d9      	ldr	r1, [r3, #28]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6a1a      	ldr	r2, [r3, #32]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	430a      	orrs	r2, r1
 800221e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f042 0201 	orr.w	r2, r2, #1
 800222e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2200      	movs	r2, #0
 8002234:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2220      	movs	r2, #32
 800223a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2200      	movs	r2, #0
 8002242:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2200      	movs	r2, #0
 8002248:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800224c:	2300      	movs	r3, #0
}
 800224e:	4618      	mov	r0, r3
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	02008000 	.word	0x02008000

0800225c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d101      	bne.n	800226e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e021      	b.n	80022b2 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2224      	movs	r2, #36	@ 0x24
 8002272:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	681a      	ldr	r2, [r3, #0]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f022 0201 	bic.w	r2, r2, #1
 8002284:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f7fe fd14 	bl	8000cb4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2200      	movs	r2, #0
 8002290:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2200      	movs	r2, #0
 8002296:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2200      	movs	r2, #0
 80022a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2200      	movs	r2, #0
 80022ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80022b0:	2300      	movs	r3, #0
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3708      	adds	r7, #8
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
	...

080022bc <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b088      	sub	sp, #32
 80022c0:	af02      	add	r7, sp, #8
 80022c2:	60f8      	str	r0, [r7, #12]
 80022c4:	607a      	str	r2, [r7, #4]
 80022c6:	461a      	mov	r2, r3
 80022c8:	460b      	mov	r3, r1
 80022ca:	817b      	strh	r3, [r7, #10]
 80022cc:	4613      	mov	r3, r2
 80022ce:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	2b20      	cmp	r3, #32
 80022da:	f040 80db 	bne.w	8002494 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d101      	bne.n	80022ec <HAL_I2C_Master_Receive+0x30>
 80022e8:	2302      	movs	r3, #2
 80022ea:	e0d4      	b.n	8002496 <HAL_I2C_Master_Receive+0x1da>
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	2201      	movs	r2, #1
 80022f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80022f4:	f7ff fb56 	bl	80019a4 <HAL_GetTick>
 80022f8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	9300      	str	r3, [sp, #0]
 80022fe:	2319      	movs	r3, #25
 8002300:	2201      	movs	r2, #1
 8002302:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002306:	68f8      	ldr	r0, [r7, #12]
 8002308:	f000 f9de 	bl	80026c8 <I2C_WaitOnFlagUntilTimeout>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e0bf      	b.n	8002496 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	2222      	movs	r2, #34	@ 0x22
 800231a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2210      	movs	r2, #16
 8002322:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	2200      	movs	r2, #0
 800232a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	687a      	ldr	r2, [r7, #4]
 8002330:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	893a      	ldrh	r2, [r7, #8]
 8002336:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2200      	movs	r2, #0
 800233c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002342:	b29b      	uxth	r3, r3
 8002344:	2bff      	cmp	r3, #255	@ 0xff
 8002346:	d90e      	bls.n	8002366 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	22ff      	movs	r2, #255	@ 0xff
 800234c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002352:	b2da      	uxtb	r2, r3
 8002354:	8979      	ldrh	r1, [r7, #10]
 8002356:	4b52      	ldr	r3, [pc, #328]	@ (80024a0 <HAL_I2C_Master_Receive+0x1e4>)
 8002358:	9300      	str	r3, [sp, #0]
 800235a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800235e:	68f8      	ldr	r0, [r7, #12]
 8002360:	f000 fbba 	bl	8002ad8 <I2C_TransferConfig>
 8002364:	e06d      	b.n	8002442 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800236a:	b29a      	uxth	r2, r3
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002374:	b2da      	uxtb	r2, r3
 8002376:	8979      	ldrh	r1, [r7, #10]
 8002378:	4b49      	ldr	r3, [pc, #292]	@ (80024a0 <HAL_I2C_Master_Receive+0x1e4>)
 800237a:	9300      	str	r3, [sp, #0]
 800237c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002380:	68f8      	ldr	r0, [r7, #12]
 8002382:	f000 fba9 	bl	8002ad8 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002386:	e05c      	b.n	8002442 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002388:	697a      	ldr	r2, [r7, #20]
 800238a:	6a39      	ldr	r1, [r7, #32]
 800238c:	68f8      	ldr	r0, [r7, #12]
 800238e:	f000 fa37 	bl	8002800 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e07c      	b.n	8002496 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a6:	b2d2      	uxtb	r2, r2
 80023a8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ae:	1c5a      	adds	r2, r3, #1
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023b8:	3b01      	subs	r3, #1
 80023ba:	b29a      	uxth	r2, r3
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023c4:	b29b      	uxth	r3, r3
 80023c6:	3b01      	subs	r3, #1
 80023c8:	b29a      	uxth	r2, r3
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d034      	beq.n	8002442 <HAL_I2C_Master_Receive+0x186>
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d130      	bne.n	8002442 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	9300      	str	r3, [sp, #0]
 80023e4:	6a3b      	ldr	r3, [r7, #32]
 80023e6:	2200      	movs	r2, #0
 80023e8:	2180      	movs	r1, #128	@ 0x80
 80023ea:	68f8      	ldr	r0, [r7, #12]
 80023ec:	f000 f96c 	bl	80026c8 <I2C_WaitOnFlagUntilTimeout>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d001      	beq.n	80023fa <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e04d      	b.n	8002496 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023fe:	b29b      	uxth	r3, r3
 8002400:	2bff      	cmp	r3, #255	@ 0xff
 8002402:	d90e      	bls.n	8002422 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	22ff      	movs	r2, #255	@ 0xff
 8002408:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800240e:	b2da      	uxtb	r2, r3
 8002410:	8979      	ldrh	r1, [r7, #10]
 8002412:	2300      	movs	r3, #0
 8002414:	9300      	str	r3, [sp, #0]
 8002416:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800241a:	68f8      	ldr	r0, [r7, #12]
 800241c:	f000 fb5c 	bl	8002ad8 <I2C_TransferConfig>
 8002420:	e00f      	b.n	8002442 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002426:	b29a      	uxth	r2, r3
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002430:	b2da      	uxtb	r2, r3
 8002432:	8979      	ldrh	r1, [r7, #10]
 8002434:	2300      	movs	r3, #0
 8002436:	9300      	str	r3, [sp, #0]
 8002438:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800243c:	68f8      	ldr	r0, [r7, #12]
 800243e:	f000 fb4b 	bl	8002ad8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002446:	b29b      	uxth	r3, r3
 8002448:	2b00      	cmp	r3, #0
 800244a:	d19d      	bne.n	8002388 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800244c:	697a      	ldr	r2, [r7, #20]
 800244e:	6a39      	ldr	r1, [r7, #32]
 8002450:	68f8      	ldr	r0, [r7, #12]
 8002452:	f000 f992 	bl	800277a <I2C_WaitOnSTOPFlagUntilTimeout>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d001      	beq.n	8002460 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	e01a      	b.n	8002496 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2220      	movs	r2, #32
 8002466:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	6859      	ldr	r1, [r3, #4]
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	4b0c      	ldr	r3, [pc, #48]	@ (80024a4 <HAL_I2C_Master_Receive+0x1e8>)
 8002474:	400b      	ands	r3, r1
 8002476:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	2220      	movs	r2, #32
 800247c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	2200      	movs	r2, #0
 8002484:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2200      	movs	r2, #0
 800248c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002490:	2300      	movs	r3, #0
 8002492:	e000      	b.n	8002496 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002494:	2302      	movs	r3, #2
  }
}
 8002496:	4618      	mov	r0, r3
 8002498:	3718      	adds	r7, #24
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	80002400 	.word	0x80002400
 80024a4:	fe00e800 	.word	0xfe00e800

080024a8 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b08a      	sub	sp, #40	@ 0x28
 80024ac:	af02      	add	r7, sp, #8
 80024ae:	60f8      	str	r0, [r7, #12]
 80024b0:	607a      	str	r2, [r7, #4]
 80024b2:	603b      	str	r3, [r7, #0]
 80024b4:	460b      	mov	r3, r1
 80024b6:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80024b8:	2300      	movs	r3, #0
 80024ba:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	2b20      	cmp	r3, #32
 80024c6:	f040 80d2 	bne.w	800266e <HAL_I2C_IsDeviceReady+0x1c6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	699b      	ldr	r3, [r3, #24]
 80024d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80024d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80024d8:	d101      	bne.n	80024de <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80024da:	2302      	movs	r3, #2
 80024dc:	e0c8      	b.n	8002670 <HAL_I2C_IsDeviceReady+0x1c8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80024e4:	2b01      	cmp	r3, #1
 80024e6:	d101      	bne.n	80024ec <HAL_I2C_IsDeviceReady+0x44>
 80024e8:	2302      	movs	r3, #2
 80024ea:	e0c1      	b.n	8002670 <HAL_I2C_IsDeviceReady+0x1c8>
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2201      	movs	r2, #1
 80024f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2224      	movs	r2, #36	@ 0x24
 80024f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2200      	movs	r2, #0
 8002500:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	68db      	ldr	r3, [r3, #12]
 8002506:	2b01      	cmp	r3, #1
 8002508:	d105      	bne.n	8002516 <HAL_I2C_IsDeviceReady+0x6e>
 800250a:	897b      	ldrh	r3, [r7, #10]
 800250c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002510:	4b59      	ldr	r3, [pc, #356]	@ (8002678 <HAL_I2C_IsDeviceReady+0x1d0>)
 8002512:	4313      	orrs	r3, r2
 8002514:	e004      	b.n	8002520 <HAL_I2C_IsDeviceReady+0x78>
 8002516:	897b      	ldrh	r3, [r7, #10]
 8002518:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800251c:	4b57      	ldr	r3, [pc, #348]	@ (800267c <HAL_I2C_IsDeviceReady+0x1d4>)
 800251e:	4313      	orrs	r3, r2
 8002520:	68fa      	ldr	r2, [r7, #12]
 8002522:	6812      	ldr	r2, [r2, #0]
 8002524:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8002526:	f7ff fa3d 	bl	80019a4 <HAL_GetTick>
 800252a:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	699b      	ldr	r3, [r3, #24]
 8002532:	f003 0320 	and.w	r3, r3, #32
 8002536:	2b20      	cmp	r3, #32
 8002538:	bf0c      	ite	eq
 800253a:	2301      	moveq	r3, #1
 800253c:	2300      	movne	r3, #0
 800253e:	b2db      	uxtb	r3, r3
 8002540:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	699b      	ldr	r3, [r3, #24]
 8002548:	f003 0310 	and.w	r3, r3, #16
 800254c:	2b10      	cmp	r3, #16
 800254e:	bf0c      	ite	eq
 8002550:	2301      	moveq	r3, #1
 8002552:	2300      	movne	r3, #0
 8002554:	b2db      	uxtb	r3, r3
 8002556:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002558:	e034      	b.n	80025c4 <HAL_I2C_IsDeviceReady+0x11c>
      {
        if (Timeout != HAL_MAX_DELAY)
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002560:	d01a      	beq.n	8002598 <HAL_I2C_IsDeviceReady+0xf0>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002562:	f7ff fa1f 	bl	80019a4 <HAL_GetTick>
 8002566:	4602      	mov	r2, r0
 8002568:	69bb      	ldr	r3, [r7, #24]
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	683a      	ldr	r2, [r7, #0]
 800256e:	429a      	cmp	r2, r3
 8002570:	d302      	bcc.n	8002578 <HAL_I2C_IsDeviceReady+0xd0>
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d10f      	bne.n	8002598 <HAL_I2C_IsDeviceReady+0xf0>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2220      	movs	r2, #32
 800257c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002584:	f043 0220 	orr.w	r2, r3, #32
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2200      	movs	r2, #0
 8002590:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	e06b      	b.n	8002670 <HAL_I2C_IsDeviceReady+0x1c8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	699b      	ldr	r3, [r3, #24]
 800259e:	f003 0320 	and.w	r3, r3, #32
 80025a2:	2b20      	cmp	r3, #32
 80025a4:	bf0c      	ite	eq
 80025a6:	2301      	moveq	r3, #1
 80025a8:	2300      	movne	r3, #0
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	699b      	ldr	r3, [r3, #24]
 80025b4:	f003 0310 	and.w	r3, r3, #16
 80025b8:	2b10      	cmp	r3, #16
 80025ba:	bf0c      	ite	eq
 80025bc:	2301      	moveq	r3, #1
 80025be:	2300      	movne	r3, #0
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80025c4:	7ffb      	ldrb	r3, [r7, #31]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d102      	bne.n	80025d0 <HAL_I2C_IsDeviceReady+0x128>
 80025ca:	7fbb      	ldrb	r3, [r7, #30]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d0c4      	beq.n	800255a <HAL_I2C_IsDeviceReady+0xb2>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	699b      	ldr	r3, [r3, #24]
 80025d6:	f003 0310 	and.w	r3, r3, #16
 80025da:	2b10      	cmp	r3, #16
 80025dc:	d01a      	beq.n	8002614 <HAL_I2C_IsDeviceReady+0x16c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80025de:	69bb      	ldr	r3, [r7, #24]
 80025e0:	9300      	str	r3, [sp, #0]
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	2200      	movs	r2, #0
 80025e6:	2120      	movs	r1, #32
 80025e8:	68f8      	ldr	r0, [r7, #12]
 80025ea:	f000 f86d 	bl	80026c8 <I2C_WaitOnFlagUntilTimeout>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <HAL_I2C_IsDeviceReady+0x150>
        {
          return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	e03b      	b.n	8002670 <HAL_I2C_IsDeviceReady+0x1c8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2220      	movs	r2, #32
 80025fe:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2220      	movs	r2, #32
 8002604:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2200      	movs	r2, #0
 800260c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8002610:	2300      	movs	r3, #0
 8002612:	e02d      	b.n	8002670 <HAL_I2C_IsDeviceReady+0x1c8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002614:	69bb      	ldr	r3, [r7, #24]
 8002616:	9300      	str	r3, [sp, #0]
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	2200      	movs	r2, #0
 800261c:	2120      	movs	r1, #32
 800261e:	68f8      	ldr	r0, [r7, #12]
 8002620:	f000 f852 	bl	80026c8 <I2C_WaitOnFlagUntilTimeout>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d001      	beq.n	800262e <HAL_I2C_IsDeviceReady+0x186>
        {
          return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e020      	b.n	8002670 <HAL_I2C_IsDeviceReady+0x1c8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	2210      	movs	r2, #16
 8002634:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	2220      	movs	r2, #32
 800263c:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	3301      	adds	r3, #1
 8002642:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	429a      	cmp	r2, r3
 800264a:	f63f af5a 	bhi.w	8002502 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	2220      	movs	r2, #32
 8002652:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800265a:	f043 0220 	orr.w	r2, r3, #32
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	2200      	movs	r2, #0
 8002666:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e000      	b.n	8002670 <HAL_I2C_IsDeviceReady+0x1c8>
  }
  else
  {
    return HAL_BUSY;
 800266e:	2302      	movs	r3, #2
  }
}
 8002670:	4618      	mov	r0, r3
 8002672:	3720      	adds	r7, #32
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}
 8002678:	02002000 	.word	0x02002000
 800267c:	02002800 	.word	0x02002800

08002680 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	699b      	ldr	r3, [r3, #24]
 800268e:	f003 0302 	and.w	r3, r3, #2
 8002692:	2b02      	cmp	r3, #2
 8002694:	d103      	bne.n	800269e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2200      	movs	r2, #0
 800269c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	699b      	ldr	r3, [r3, #24]
 80026a4:	f003 0301 	and.w	r3, r3, #1
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	d007      	beq.n	80026bc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	699a      	ldr	r2, [r3, #24]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f042 0201 	orr.w	r2, r2, #1
 80026ba:	619a      	str	r2, [r3, #24]
  }
}
 80026bc:	bf00      	nop
 80026be:	370c      	adds	r7, #12
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr

080026c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	60f8      	str	r0, [r7, #12]
 80026d0:	60b9      	str	r1, [r7, #8]
 80026d2:	603b      	str	r3, [r7, #0]
 80026d4:	4613      	mov	r3, r2
 80026d6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80026d8:	e03b      	b.n	8002752 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80026da:	69ba      	ldr	r2, [r7, #24]
 80026dc:	6839      	ldr	r1, [r7, #0]
 80026de:	68f8      	ldr	r0, [r7, #12]
 80026e0:	f000 f91a 	bl	8002918 <I2C_IsErrorOccurred>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d001      	beq.n	80026ee <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e041      	b.n	8002772 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026f4:	d02d      	beq.n	8002752 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026f6:	f7ff f955 	bl	80019a4 <HAL_GetTick>
 80026fa:	4602      	mov	r2, r0
 80026fc:	69bb      	ldr	r3, [r7, #24]
 80026fe:	1ad3      	subs	r3, r2, r3
 8002700:	683a      	ldr	r2, [r7, #0]
 8002702:	429a      	cmp	r2, r3
 8002704:	d302      	bcc.n	800270c <I2C_WaitOnFlagUntilTimeout+0x44>
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d122      	bne.n	8002752 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	699a      	ldr	r2, [r3, #24]
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	4013      	ands	r3, r2
 8002716:	68ba      	ldr	r2, [r7, #8]
 8002718:	429a      	cmp	r2, r3
 800271a:	bf0c      	ite	eq
 800271c:	2301      	moveq	r3, #1
 800271e:	2300      	movne	r3, #0
 8002720:	b2db      	uxtb	r3, r3
 8002722:	461a      	mov	r2, r3
 8002724:	79fb      	ldrb	r3, [r7, #7]
 8002726:	429a      	cmp	r2, r3
 8002728:	d113      	bne.n	8002752 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800272e:	f043 0220 	orr.w	r2, r3, #32
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2220      	movs	r2, #32
 800273a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	2200      	movs	r2, #0
 8002742:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2200      	movs	r2, #0
 800274a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e00f      	b.n	8002772 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	699a      	ldr	r2, [r3, #24]
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	4013      	ands	r3, r2
 800275c:	68ba      	ldr	r2, [r7, #8]
 800275e:	429a      	cmp	r2, r3
 8002760:	bf0c      	ite	eq
 8002762:	2301      	moveq	r3, #1
 8002764:	2300      	movne	r3, #0
 8002766:	b2db      	uxtb	r3, r3
 8002768:	461a      	mov	r2, r3
 800276a:	79fb      	ldrb	r3, [r7, #7]
 800276c:	429a      	cmp	r2, r3
 800276e:	d0b4      	beq.n	80026da <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002770:	2300      	movs	r3, #0
}
 8002772:	4618      	mov	r0, r3
 8002774:	3710      	adds	r7, #16
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}

0800277a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800277a:	b580      	push	{r7, lr}
 800277c:	b084      	sub	sp, #16
 800277e:	af00      	add	r7, sp, #0
 8002780:	60f8      	str	r0, [r7, #12]
 8002782:	60b9      	str	r1, [r7, #8]
 8002784:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002786:	e02f      	b.n	80027e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002788:	687a      	ldr	r2, [r7, #4]
 800278a:	68b9      	ldr	r1, [r7, #8]
 800278c:	68f8      	ldr	r0, [r7, #12]
 800278e:	f000 f8c3 	bl	8002918 <I2C_IsErrorOccurred>
 8002792:	4603      	mov	r3, r0
 8002794:	2b00      	cmp	r3, #0
 8002796:	d001      	beq.n	800279c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	e02d      	b.n	80027f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800279c:	f7ff f902 	bl	80019a4 <HAL_GetTick>
 80027a0:	4602      	mov	r2, r0
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	68ba      	ldr	r2, [r7, #8]
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d302      	bcc.n	80027b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d11a      	bne.n	80027e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	699b      	ldr	r3, [r3, #24]
 80027b8:	f003 0320 	and.w	r3, r3, #32
 80027bc:	2b20      	cmp	r3, #32
 80027be:	d013      	beq.n	80027e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027c4:	f043 0220 	orr.w	r2, r3, #32
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2220      	movs	r2, #32
 80027d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2200      	movs	r2, #0
 80027d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2200      	movs	r2, #0
 80027e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e007      	b.n	80027f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	699b      	ldr	r3, [r3, #24]
 80027ee:	f003 0320 	and.w	r3, r3, #32
 80027f2:	2b20      	cmp	r3, #32
 80027f4:	d1c8      	bne.n	8002788 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80027f6:	2300      	movs	r3, #0
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	3710      	adds	r7, #16
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}

08002800 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b086      	sub	sp, #24
 8002804:	af00      	add	r7, sp, #0
 8002806:	60f8      	str	r0, [r7, #12]
 8002808:	60b9      	str	r1, [r7, #8]
 800280a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800280c:	2300      	movs	r3, #0
 800280e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002810:	e071      	b.n	80028f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002812:	687a      	ldr	r2, [r7, #4]
 8002814:	68b9      	ldr	r1, [r7, #8]
 8002816:	68f8      	ldr	r0, [r7, #12]
 8002818:	f000 f87e 	bl	8002918 <I2C_IsErrorOccurred>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d001      	beq.n	8002826 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	699b      	ldr	r3, [r3, #24]
 800282c:	f003 0320 	and.w	r3, r3, #32
 8002830:	2b20      	cmp	r3, #32
 8002832:	d13b      	bne.n	80028ac <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8002834:	7dfb      	ldrb	r3, [r7, #23]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d138      	bne.n	80028ac <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	699b      	ldr	r3, [r3, #24]
 8002840:	f003 0304 	and.w	r3, r3, #4
 8002844:	2b04      	cmp	r3, #4
 8002846:	d105      	bne.n	8002854 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800284c:	2b00      	cmp	r3, #0
 800284e:	d001      	beq.n	8002854 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8002850:	2300      	movs	r3, #0
 8002852:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	699b      	ldr	r3, [r3, #24]
 800285a:	f003 0310 	and.w	r3, r3, #16
 800285e:	2b10      	cmp	r3, #16
 8002860:	d121      	bne.n	80028a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2210      	movs	r2, #16
 8002868:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2204      	movs	r2, #4
 800286e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	2220      	movs	r2, #32
 8002876:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	6859      	ldr	r1, [r3, #4]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	4b24      	ldr	r3, [pc, #144]	@ (8002914 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8002884:	400b      	ands	r3, r1
 8002886:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2220      	movs	r2, #32
 800288c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2200      	movs	r2, #0
 8002894:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2200      	movs	r2, #0
 800289c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	75fb      	strb	r3, [r7, #23]
 80028a4:	e002      	b.n	80028ac <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2200      	movs	r2, #0
 80028aa:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80028ac:	f7ff f87a 	bl	80019a4 <HAL_GetTick>
 80028b0:	4602      	mov	r2, r0
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	1ad3      	subs	r3, r2, r3
 80028b6:	68ba      	ldr	r2, [r7, #8]
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d302      	bcc.n	80028c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d119      	bne.n	80028f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80028c2:	7dfb      	ldrb	r3, [r7, #23]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d116      	bne.n	80028f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	699b      	ldr	r3, [r3, #24]
 80028ce:	f003 0304 	and.w	r3, r3, #4
 80028d2:	2b04      	cmp	r3, #4
 80028d4:	d00f      	beq.n	80028f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028da:	f043 0220 	orr.w	r2, r3, #32
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2220      	movs	r2, #32
 80028e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	699b      	ldr	r3, [r3, #24]
 80028fc:	f003 0304 	and.w	r3, r3, #4
 8002900:	2b04      	cmp	r3, #4
 8002902:	d002      	beq.n	800290a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8002904:	7dfb      	ldrb	r3, [r7, #23]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d083      	beq.n	8002812 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800290a:	7dfb      	ldrb	r3, [r7, #23]
}
 800290c:	4618      	mov	r0, r3
 800290e:	3718      	adds	r7, #24
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}
 8002914:	fe00e800 	.word	0xfe00e800

08002918 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b08a      	sub	sp, #40	@ 0x28
 800291c:	af00      	add	r7, sp, #0
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	60b9      	str	r1, [r7, #8]
 8002922:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002924:	2300      	movs	r3, #0
 8002926:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	699b      	ldr	r3, [r3, #24]
 8002930:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002932:	2300      	movs	r3, #0
 8002934:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800293a:	69bb      	ldr	r3, [r7, #24]
 800293c:	f003 0310 	and.w	r3, r3, #16
 8002940:	2b00      	cmp	r3, #0
 8002942:	d068      	beq.n	8002a16 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	2210      	movs	r2, #16
 800294a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800294c:	e049      	b.n	80029e2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002954:	d045      	beq.n	80029e2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002956:	f7ff f825 	bl	80019a4 <HAL_GetTick>
 800295a:	4602      	mov	r2, r0
 800295c:	69fb      	ldr	r3, [r7, #28]
 800295e:	1ad3      	subs	r3, r2, r3
 8002960:	68ba      	ldr	r2, [r7, #8]
 8002962:	429a      	cmp	r2, r3
 8002964:	d302      	bcc.n	800296c <I2C_IsErrorOccurred+0x54>
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d13a      	bne.n	80029e2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002976:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800297e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	699b      	ldr	r3, [r3, #24]
 8002986:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800298a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800298e:	d121      	bne.n	80029d4 <I2C_IsErrorOccurred+0xbc>
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002996:	d01d      	beq.n	80029d4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002998:	7cfb      	ldrb	r3, [r7, #19]
 800299a:	2b20      	cmp	r3, #32
 800299c:	d01a      	beq.n	80029d4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	685a      	ldr	r2, [r3, #4]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80029ac:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80029ae:	f7fe fff9 	bl	80019a4 <HAL_GetTick>
 80029b2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80029b4:	e00e      	b.n	80029d4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80029b6:	f7fe fff5 	bl	80019a4 <HAL_GetTick>
 80029ba:	4602      	mov	r2, r0
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	1ad3      	subs	r3, r2, r3
 80029c0:	2b19      	cmp	r3, #25
 80029c2:	d907      	bls.n	80029d4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80029c4:	6a3b      	ldr	r3, [r7, #32]
 80029c6:	f043 0320 	orr.w	r3, r3, #32
 80029ca:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80029cc:	2301      	movs	r3, #1
 80029ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80029d2:	e006      	b.n	80029e2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	699b      	ldr	r3, [r3, #24]
 80029da:	f003 0320 	and.w	r3, r3, #32
 80029de:	2b20      	cmp	r3, #32
 80029e0:	d1e9      	bne.n	80029b6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	699b      	ldr	r3, [r3, #24]
 80029e8:	f003 0320 	and.w	r3, r3, #32
 80029ec:	2b20      	cmp	r3, #32
 80029ee:	d003      	beq.n	80029f8 <I2C_IsErrorOccurred+0xe0>
 80029f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d0aa      	beq.n	800294e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80029f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d103      	bne.n	8002a08 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2220      	movs	r2, #32
 8002a06:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002a08:	6a3b      	ldr	r3, [r7, #32]
 8002a0a:	f043 0304 	orr.w	r3, r3, #4
 8002a0e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	699b      	ldr	r3, [r3, #24]
 8002a1c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002a1e:	69bb      	ldr	r3, [r7, #24]
 8002a20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d00b      	beq.n	8002a40 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002a28:	6a3b      	ldr	r3, [r7, #32]
 8002a2a:	f043 0301 	orr.w	r3, r3, #1
 8002a2e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a38:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002a40:	69bb      	ldr	r3, [r7, #24]
 8002a42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d00b      	beq.n	8002a62 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002a4a:	6a3b      	ldr	r3, [r7, #32]
 8002a4c:	f043 0308 	orr.w	r3, r3, #8
 8002a50:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a5a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002a62:	69bb      	ldr	r3, [r7, #24]
 8002a64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d00b      	beq.n	8002a84 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002a6c:	6a3b      	ldr	r3, [r7, #32]
 8002a6e:	f043 0302 	orr.w	r3, r3, #2
 8002a72:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a7c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002a84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d01c      	beq.n	8002ac6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002a8c:	68f8      	ldr	r0, [r7, #12]
 8002a8e:	f7ff fdf7 	bl	8002680 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	6859      	ldr	r1, [r3, #4]
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	4b0d      	ldr	r3, [pc, #52]	@ (8002ad4 <I2C_IsErrorOccurred+0x1bc>)
 8002a9e:	400b      	ands	r3, r1
 8002aa0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002aa6:	6a3b      	ldr	r3, [r7, #32]
 8002aa8:	431a      	orrs	r2, r3
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	2220      	movs	r2, #32
 8002ab2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002ac6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3728      	adds	r7, #40	@ 0x28
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	fe00e800 	.word	0xfe00e800

08002ad8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b087      	sub	sp, #28
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	60f8      	str	r0, [r7, #12]
 8002ae0:	607b      	str	r3, [r7, #4]
 8002ae2:	460b      	mov	r3, r1
 8002ae4:	817b      	strh	r3, [r7, #10]
 8002ae6:	4613      	mov	r3, r2
 8002ae8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002aea:	897b      	ldrh	r3, [r7, #10]
 8002aec:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002af0:	7a7b      	ldrb	r3, [r7, #9]
 8002af2:	041b      	lsls	r3, r3, #16
 8002af4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002af8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002afe:	6a3b      	ldr	r3, [r7, #32]
 8002b00:	4313      	orrs	r3, r2
 8002b02:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b06:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	685a      	ldr	r2, [r3, #4]
 8002b0e:	6a3b      	ldr	r3, [r7, #32]
 8002b10:	0d5b      	lsrs	r3, r3, #21
 8002b12:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002b16:	4b08      	ldr	r3, [pc, #32]	@ (8002b38 <I2C_TransferConfig+0x60>)
 8002b18:	430b      	orrs	r3, r1
 8002b1a:	43db      	mvns	r3, r3
 8002b1c:	ea02 0103 	and.w	r1, r2, r3
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	697a      	ldr	r2, [r7, #20]
 8002b26:	430a      	orrs	r2, r1
 8002b28:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002b2a:	bf00      	nop
 8002b2c:	371c      	adds	r7, #28
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr
 8002b36:	bf00      	nop
 8002b38:	03ff63ff 	.word	0x03ff63ff

08002b3c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
 8002b44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	2b20      	cmp	r3, #32
 8002b50:	d138      	bne.n	8002bc4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d101      	bne.n	8002b60 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002b5c:	2302      	movs	r3, #2
 8002b5e:	e032      	b.n	8002bc6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2201      	movs	r2, #1
 8002b64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2224      	movs	r2, #36	@ 0x24
 8002b6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f022 0201 	bic.w	r2, r2, #1
 8002b7e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002b8e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	6819      	ldr	r1, [r3, #0]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	683a      	ldr	r2, [r7, #0]
 8002b9c:	430a      	orrs	r2, r1
 8002b9e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f042 0201 	orr.w	r2, r2, #1
 8002bae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2220      	movs	r2, #32
 8002bb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	e000      	b.n	8002bc6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002bc4:	2302      	movs	r3, #2
  }
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	370c      	adds	r7, #12
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr

08002bd2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002bd2:	b480      	push	{r7}
 8002bd4:	b085      	sub	sp, #20
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	6078      	str	r0, [r7, #4]
 8002bda:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	2b20      	cmp	r3, #32
 8002be6:	d139      	bne.n	8002c5c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d101      	bne.n	8002bf6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	e033      	b.n	8002c5e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2224      	movs	r2, #36	@ 0x24
 8002c02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f022 0201 	bic.w	r2, r2, #1
 8002c14:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002c24:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	021b      	lsls	r3, r3, #8
 8002c2a:	68fa      	ldr	r2, [r7, #12]
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	68fa      	ldr	r2, [r7, #12]
 8002c36:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f042 0201 	orr.w	r2, r2, #1
 8002c46:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2220      	movs	r2, #32
 8002c4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2200      	movs	r2, #0
 8002c54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	e000      	b.n	8002c5e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002c5c:	2302      	movs	r3, #2
  }
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3714      	adds	r7, #20
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr
	...

08002c6c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002c74:	4b19      	ldr	r3, [pc, #100]	@ (8002cdc <HAL_PWREx_ConfigSupply+0x70>)
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	f003 0304 	and.w	r3, r3, #4
 8002c7c:	2b04      	cmp	r3, #4
 8002c7e:	d00a      	beq.n	8002c96 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002c80:	4b16      	ldr	r3, [pc, #88]	@ (8002cdc <HAL_PWREx_ConfigSupply+0x70>)
 8002c82:	68db      	ldr	r3, [r3, #12]
 8002c84:	f003 0307 	and.w	r3, r3, #7
 8002c88:	687a      	ldr	r2, [r7, #4]
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	d001      	beq.n	8002c92 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e01f      	b.n	8002cd2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002c92:	2300      	movs	r3, #0
 8002c94:	e01d      	b.n	8002cd2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002c96:	4b11      	ldr	r3, [pc, #68]	@ (8002cdc <HAL_PWREx_ConfigSupply+0x70>)
 8002c98:	68db      	ldr	r3, [r3, #12]
 8002c9a:	f023 0207 	bic.w	r2, r3, #7
 8002c9e:	490f      	ldr	r1, [pc, #60]	@ (8002cdc <HAL_PWREx_ConfigSupply+0x70>)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002ca6:	f7fe fe7d 	bl	80019a4 <HAL_GetTick>
 8002caa:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002cac:	e009      	b.n	8002cc2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002cae:	f7fe fe79 	bl	80019a4 <HAL_GetTick>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	1ad3      	subs	r3, r2, r3
 8002cb8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002cbc:	d901      	bls.n	8002cc2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e007      	b.n	8002cd2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002cc2:	4b06      	ldr	r3, [pc, #24]	@ (8002cdc <HAL_PWREx_ConfigSupply+0x70>)
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002cca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002cce:	d1ee      	bne.n	8002cae <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002cd0:	2300      	movs	r3, #0
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3710      	adds	r7, #16
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	58024800 	.word	0x58024800

08002ce0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b08c      	sub	sp, #48	@ 0x30
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d102      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	f000 bc1f 	b.w	8003532 <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 0301 	and.w	r3, r3, #1
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	f000 80b3 	beq.w	8002e68 <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d02:	4b95      	ldr	r3, [pc, #596]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002d04:	691b      	ldr	r3, [r3, #16]
 8002d06:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002d0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002d0c:	4b92      	ldr	r3, [pc, #584]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d10:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002d12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d14:	2b10      	cmp	r3, #16
 8002d16:	d007      	beq.n	8002d28 <HAL_RCC_OscConfig+0x48>
 8002d18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d1a:	2b18      	cmp	r3, #24
 8002d1c:	d112      	bne.n	8002d44 <HAL_RCC_OscConfig+0x64>
 8002d1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d20:	f003 0303 	and.w	r3, r3, #3
 8002d24:	2b02      	cmp	r3, #2
 8002d26:	d10d      	bne.n	8002d44 <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d28:	4b8b      	ldr	r3, [pc, #556]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	f000 8098 	beq.w	8002e66 <HAL_RCC_OscConfig+0x186>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	f040 8093 	bne.w	8002e66 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e3f6      	b.n	8003532 <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d4c:	d106      	bne.n	8002d5c <HAL_RCC_OscConfig+0x7c>
 8002d4e:	4b82      	ldr	r3, [pc, #520]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a81      	ldr	r2, [pc, #516]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002d54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d58:	6013      	str	r3, [r2, #0]
 8002d5a:	e058      	b.n	8002e0e <HAL_RCC_OscConfig+0x12e>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d112      	bne.n	8002d8a <HAL_RCC_OscConfig+0xaa>
 8002d64:	4b7c      	ldr	r3, [pc, #496]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a7b      	ldr	r2, [pc, #492]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002d6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d6e:	6013      	str	r3, [r2, #0]
 8002d70:	4b79      	ldr	r3, [pc, #484]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a78      	ldr	r2, [pc, #480]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002d76:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002d7a:	6013      	str	r3, [r2, #0]
 8002d7c:	4b76      	ldr	r3, [pc, #472]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a75      	ldr	r2, [pc, #468]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002d82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d86:	6013      	str	r3, [r2, #0]
 8002d88:	e041      	b.n	8002e0e <HAL_RCC_OscConfig+0x12e>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d92:	d112      	bne.n	8002dba <HAL_RCC_OscConfig+0xda>
 8002d94:	4b70      	ldr	r3, [pc, #448]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a6f      	ldr	r2, [pc, #444]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002d9a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d9e:	6013      	str	r3, [r2, #0]
 8002da0:	4b6d      	ldr	r3, [pc, #436]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a6c      	ldr	r2, [pc, #432]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002da6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002daa:	6013      	str	r3, [r2, #0]
 8002dac:	4b6a      	ldr	r3, [pc, #424]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a69      	ldr	r2, [pc, #420]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002db2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002db6:	6013      	str	r3, [r2, #0]
 8002db8:	e029      	b.n	8002e0e <HAL_RCC_OscConfig+0x12e>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8002dc2:	d112      	bne.n	8002dea <HAL_RCC_OscConfig+0x10a>
 8002dc4:	4b64      	ldr	r3, [pc, #400]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a63      	ldr	r2, [pc, #396]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002dca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002dce:	6013      	str	r3, [r2, #0]
 8002dd0:	4b61      	ldr	r3, [pc, #388]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a60      	ldr	r2, [pc, #384]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002dd6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002dda:	6013      	str	r3, [r2, #0]
 8002ddc:	4b5e      	ldr	r3, [pc, #376]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a5d      	ldr	r2, [pc, #372]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002de2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002de6:	6013      	str	r3, [r2, #0]
 8002de8:	e011      	b.n	8002e0e <HAL_RCC_OscConfig+0x12e>
 8002dea:	4b5b      	ldr	r3, [pc, #364]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a5a      	ldr	r2, [pc, #360]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002df0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002df4:	6013      	str	r3, [r2, #0]
 8002df6:	4b58      	ldr	r3, [pc, #352]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a57      	ldr	r2, [pc, #348]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002dfc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e00:	6013      	str	r3, [r2, #0]
 8002e02:	4b55      	ldr	r3, [pc, #340]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a54      	ldr	r2, [pc, #336]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002e08:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002e0c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d013      	beq.n	8002e3e <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e16:	f7fe fdc5 	bl	80019a4 <HAL_GetTick>
 8002e1a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e1c:	e008      	b.n	8002e30 <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e1e:	f7fe fdc1 	bl	80019a4 <HAL_GetTick>
 8002e22:	4602      	mov	r2, r0
 8002e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	2b64      	cmp	r3, #100	@ 0x64
 8002e2a:	d901      	bls.n	8002e30 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	e380      	b.n	8003532 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e30:	4b49      	ldr	r3, [pc, #292]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d0f0      	beq.n	8002e1e <HAL_RCC_OscConfig+0x13e>
 8002e3c:	e014      	b.n	8002e68 <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e3e:	f7fe fdb1 	bl	80019a4 <HAL_GetTick>
 8002e42:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002e44:	e008      	b.n	8002e58 <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e46:	f7fe fdad 	bl	80019a4 <HAL_GetTick>
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e4e:	1ad3      	subs	r3, r2, r3
 8002e50:	2b64      	cmp	r3, #100	@ 0x64
 8002e52:	d901      	bls.n	8002e58 <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 8002e54:	2303      	movs	r3, #3
 8002e56:	e36c      	b.n	8003532 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002e58:	4b3f      	ldr	r3, [pc, #252]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d1f0      	bne.n	8002e46 <HAL_RCC_OscConfig+0x166>
 8002e64:	e000      	b.n	8002e68 <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e66:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0302 	and.w	r3, r3, #2
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	f000 808c 	beq.w	8002f8e <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e76:	4b38      	ldr	r3, [pc, #224]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002e78:	691b      	ldr	r3, [r3, #16]
 8002e7a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e7e:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002e80:	4b35      	ldr	r3, [pc, #212]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002e82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e84:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002e86:	6a3b      	ldr	r3, [r7, #32]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d007      	beq.n	8002e9c <HAL_RCC_OscConfig+0x1bc>
 8002e8c:	6a3b      	ldr	r3, [r7, #32]
 8002e8e:	2b18      	cmp	r3, #24
 8002e90:	d137      	bne.n	8002f02 <HAL_RCC_OscConfig+0x222>
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	f003 0303 	and.w	r3, r3, #3
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d132      	bne.n	8002f02 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e9c:	4b2e      	ldr	r3, [pc, #184]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 0304 	and.w	r3, r3, #4
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d005      	beq.n	8002eb4 <HAL_RCC_OscConfig+0x1d4>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d101      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e33e      	b.n	8003532 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002eb4:	4b28      	ldr	r3, [pc, #160]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f023 0219 	bic.w	r2, r3, #25
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	4925      	ldr	r1, [pc, #148]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ec6:	f7fe fd6d 	bl	80019a4 <HAL_GetTick>
 8002eca:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ecc:	e008      	b.n	8002ee0 <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ece:	f7fe fd69 	bl	80019a4 <HAL_GetTick>
 8002ed2:	4602      	mov	r2, r0
 8002ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed6:	1ad3      	subs	r3, r2, r3
 8002ed8:	2b02      	cmp	r3, #2
 8002eda:	d901      	bls.n	8002ee0 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8002edc:	2303      	movs	r3, #3
 8002ede:	e328      	b.n	8003532 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ee0:	4b1d      	ldr	r3, [pc, #116]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 0304 	and.w	r3, r3, #4
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d0f0      	beq.n	8002ece <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eec:	4b1a      	ldr	r3, [pc, #104]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	691b      	ldr	r3, [r3, #16]
 8002ef8:	061b      	lsls	r3, r3, #24
 8002efa:	4917      	ldr	r1, [pc, #92]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002efc:	4313      	orrs	r3, r2
 8002efe:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f00:	e045      	b.n	8002f8e <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	68db      	ldr	r3, [r3, #12]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d028      	beq.n	8002f5c <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002f0a:	4b13      	ldr	r3, [pc, #76]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f023 0219 	bic.w	r2, r3, #25
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	68db      	ldr	r3, [r3, #12]
 8002f16:	4910      	ldr	r1, [pc, #64]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f1c:	f7fe fd42 	bl	80019a4 <HAL_GetTick>
 8002f20:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f22:	e008      	b.n	8002f36 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f24:	f7fe fd3e 	bl	80019a4 <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d901      	bls.n	8002f36 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	e2fd      	b.n	8003532 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f36:	4b08      	ldr	r3, [pc, #32]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0304 	and.w	r3, r3, #4
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d0f0      	beq.n	8002f24 <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f42:	4b05      	ldr	r3, [pc, #20]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	691b      	ldr	r3, [r3, #16]
 8002f4e:	061b      	lsls	r3, r3, #24
 8002f50:	4901      	ldr	r1, [pc, #4]	@ (8002f58 <HAL_RCC_OscConfig+0x278>)
 8002f52:	4313      	orrs	r3, r2
 8002f54:	604b      	str	r3, [r1, #4]
 8002f56:	e01a      	b.n	8002f8e <HAL_RCC_OscConfig+0x2ae>
 8002f58:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f5c:	4b97      	ldr	r3, [pc, #604]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a96      	ldr	r2, [pc, #600]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 8002f62:	f023 0301 	bic.w	r3, r3, #1
 8002f66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f68:	f7fe fd1c 	bl	80019a4 <HAL_GetTick>
 8002f6c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002f6e:	e008      	b.n	8002f82 <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f70:	f7fe fd18 	bl	80019a4 <HAL_GetTick>
 8002f74:	4602      	mov	r2, r0
 8002f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	2b02      	cmp	r3, #2
 8002f7c:	d901      	bls.n	8002f82 <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 8002f7e:	2303      	movs	r3, #3
 8002f80:	e2d7      	b.n	8003532 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002f82:	4b8e      	ldr	r3, [pc, #568]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f003 0304 	and.w	r3, r3, #4
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d1f0      	bne.n	8002f70 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 0310 	and.w	r3, r3, #16
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d06a      	beq.n	8003070 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f9a:	4b88      	ldr	r3, [pc, #544]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 8002f9c:	691b      	ldr	r3, [r3, #16]
 8002f9e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002fa2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002fa4:	4b85      	ldr	r3, [pc, #532]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 8002fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fa8:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002faa:	69bb      	ldr	r3, [r7, #24]
 8002fac:	2b08      	cmp	r3, #8
 8002fae:	d007      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x2e0>
 8002fb0:	69bb      	ldr	r3, [r7, #24]
 8002fb2:	2b18      	cmp	r3, #24
 8002fb4:	d11b      	bne.n	8002fee <HAL_RCC_OscConfig+0x30e>
 8002fb6:	697b      	ldr	r3, [r7, #20]
 8002fb8:	f003 0303 	and.w	r3, r3, #3
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d116      	bne.n	8002fee <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002fc0:	4b7e      	ldr	r3, [pc, #504]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d005      	beq.n	8002fd8 <HAL_RCC_OscConfig+0x2f8>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	69db      	ldr	r3, [r3, #28]
 8002fd0:	2b80      	cmp	r3, #128	@ 0x80
 8002fd2:	d001      	beq.n	8002fd8 <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e2ac      	b.n	8003532 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002fd8:	4b78      	ldr	r3, [pc, #480]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6a1b      	ldr	r3, [r3, #32]
 8002fe4:	061b      	lsls	r3, r3, #24
 8002fe6:	4975      	ldr	r1, [pc, #468]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002fec:	e040      	b.n	8003070 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	69db      	ldr	r3, [r3, #28]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d023      	beq.n	800303e <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002ff6:	4b71      	ldr	r3, [pc, #452]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a70      	ldr	r2, [pc, #448]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 8002ffc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003000:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003002:	f7fe fccf 	bl	80019a4 <HAL_GetTick>
 8003006:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003008:	e008      	b.n	800301c <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800300a:	f7fe fccb 	bl	80019a4 <HAL_GetTick>
 800300e:	4602      	mov	r2, r0
 8003010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003012:	1ad3      	subs	r3, r2, r3
 8003014:	2b02      	cmp	r3, #2
 8003016:	d901      	bls.n	800301c <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 8003018:	2303      	movs	r3, #3
 800301a:	e28a      	b.n	8003532 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800301c:	4b67      	ldr	r3, [pc, #412]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003024:	2b00      	cmp	r3, #0
 8003026:	d0f0      	beq.n	800300a <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003028:	4b64      	ldr	r3, [pc, #400]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6a1b      	ldr	r3, [r3, #32]
 8003034:	061b      	lsls	r3, r3, #24
 8003036:	4961      	ldr	r1, [pc, #388]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 8003038:	4313      	orrs	r3, r2
 800303a:	60cb      	str	r3, [r1, #12]
 800303c:	e018      	b.n	8003070 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800303e:	4b5f      	ldr	r3, [pc, #380]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a5e      	ldr	r2, [pc, #376]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 8003044:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003048:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800304a:	f7fe fcab 	bl	80019a4 <HAL_GetTick>
 800304e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003050:	e008      	b.n	8003064 <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003052:	f7fe fca7 	bl	80019a4 <HAL_GetTick>
 8003056:	4602      	mov	r2, r0
 8003058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800305a:	1ad3      	subs	r3, r2, r3
 800305c:	2b02      	cmp	r3, #2
 800305e:	d901      	bls.n	8003064 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8003060:	2303      	movs	r3, #3
 8003062:	e266      	b.n	8003532 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003064:	4b55      	ldr	r3, [pc, #340]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800306c:	2b00      	cmp	r3, #0
 800306e:	d1f0      	bne.n	8003052 <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 0308 	and.w	r3, r3, #8
 8003078:	2b00      	cmp	r3, #0
 800307a:	d036      	beq.n	80030ea <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	695b      	ldr	r3, [r3, #20]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d019      	beq.n	80030b8 <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003084:	4b4d      	ldr	r3, [pc, #308]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 8003086:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003088:	4a4c      	ldr	r2, [pc, #304]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 800308a:	f043 0301 	orr.w	r3, r3, #1
 800308e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003090:	f7fe fc88 	bl	80019a4 <HAL_GetTick>
 8003094:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003096:	e008      	b.n	80030aa <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003098:	f7fe fc84 	bl	80019a4 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	2b02      	cmp	r3, #2
 80030a4:	d901      	bls.n	80030aa <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e243      	b.n	8003532 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80030aa:	4b44      	ldr	r3, [pc, #272]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 80030ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030ae:	f003 0302 	and.w	r3, r3, #2
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d0f0      	beq.n	8003098 <HAL_RCC_OscConfig+0x3b8>
 80030b6:	e018      	b.n	80030ea <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030b8:	4b40      	ldr	r3, [pc, #256]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 80030ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030bc:	4a3f      	ldr	r2, [pc, #252]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 80030be:	f023 0301 	bic.w	r3, r3, #1
 80030c2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030c4:	f7fe fc6e 	bl	80019a4 <HAL_GetTick>
 80030c8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80030ca:	e008      	b.n	80030de <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030cc:	f7fe fc6a 	bl	80019a4 <HAL_GetTick>
 80030d0:	4602      	mov	r2, r0
 80030d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	2b02      	cmp	r3, #2
 80030d8:	d901      	bls.n	80030de <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80030da:	2303      	movs	r3, #3
 80030dc:	e229      	b.n	8003532 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80030de:	4b37      	ldr	r3, [pc, #220]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 80030e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030e2:	f003 0302 	and.w	r3, r3, #2
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d1f0      	bne.n	80030cc <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0320 	and.w	r3, r3, #32
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d036      	beq.n	8003164 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	699b      	ldr	r3, [r3, #24]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d019      	beq.n	8003132 <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80030fe:	4b2f      	ldr	r3, [pc, #188]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a2e      	ldr	r2, [pc, #184]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 8003104:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003108:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800310a:	f7fe fc4b 	bl	80019a4 <HAL_GetTick>
 800310e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003110:	e008      	b.n	8003124 <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003112:	f7fe fc47 	bl	80019a4 <HAL_GetTick>
 8003116:	4602      	mov	r2, r0
 8003118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	2b02      	cmp	r3, #2
 800311e:	d901      	bls.n	8003124 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8003120:	2303      	movs	r3, #3
 8003122:	e206      	b.n	8003532 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003124:	4b25      	ldr	r3, [pc, #148]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d0f0      	beq.n	8003112 <HAL_RCC_OscConfig+0x432>
 8003130:	e018      	b.n	8003164 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003132:	4b22      	ldr	r3, [pc, #136]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a21      	ldr	r2, [pc, #132]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 8003138:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800313c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800313e:	f7fe fc31 	bl	80019a4 <HAL_GetTick>
 8003142:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003144:	e008      	b.n	8003158 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003146:	f7fe fc2d 	bl	80019a4 <HAL_GetTick>
 800314a:	4602      	mov	r2, r0
 800314c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800314e:	1ad3      	subs	r3, r2, r3
 8003150:	2b02      	cmp	r3, #2
 8003152:	d901      	bls.n	8003158 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8003154:	2303      	movs	r3, #3
 8003156:	e1ec      	b.n	8003532 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003158:	4b18      	ldr	r3, [pc, #96]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d1f0      	bne.n	8003146 <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0304 	and.w	r3, r3, #4
 800316c:	2b00      	cmp	r3, #0
 800316e:	f000 80af 	beq.w	80032d0 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003172:	4b13      	ldr	r3, [pc, #76]	@ (80031c0 <HAL_RCC_OscConfig+0x4e0>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a12      	ldr	r2, [pc, #72]	@ (80031c0 <HAL_RCC_OscConfig+0x4e0>)
 8003178:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800317c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800317e:	f7fe fc11 	bl	80019a4 <HAL_GetTick>
 8003182:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003184:	e008      	b.n	8003198 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003186:	f7fe fc0d 	bl	80019a4 <HAL_GetTick>
 800318a:	4602      	mov	r2, r0
 800318c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800318e:	1ad3      	subs	r3, r2, r3
 8003190:	2b64      	cmp	r3, #100	@ 0x64
 8003192:	d901      	bls.n	8003198 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 8003194:	2303      	movs	r3, #3
 8003196:	e1cc      	b.n	8003532 <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003198:	4b09      	ldr	r3, [pc, #36]	@ (80031c0 <HAL_RCC_OscConfig+0x4e0>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d0f0      	beq.n	8003186 <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d10b      	bne.n	80031c4 <HAL_RCC_OscConfig+0x4e4>
 80031ac:	4b03      	ldr	r3, [pc, #12]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 80031ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031b0:	4a02      	ldr	r2, [pc, #8]	@ (80031bc <HAL_RCC_OscConfig+0x4dc>)
 80031b2:	f043 0301 	orr.w	r3, r3, #1
 80031b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80031b8:	e05b      	b.n	8003272 <HAL_RCC_OscConfig+0x592>
 80031ba:	bf00      	nop
 80031bc:	58024400 	.word	0x58024400
 80031c0:	58024800 	.word	0x58024800
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d112      	bne.n	80031f2 <HAL_RCC_OscConfig+0x512>
 80031cc:	4b9d      	ldr	r3, [pc, #628]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 80031ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031d0:	4a9c      	ldr	r2, [pc, #624]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 80031d2:	f023 0301 	bic.w	r3, r3, #1
 80031d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80031d8:	4b9a      	ldr	r3, [pc, #616]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 80031da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031dc:	4a99      	ldr	r2, [pc, #612]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 80031de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80031e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80031e4:	4b97      	ldr	r3, [pc, #604]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 80031e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031e8:	4a96      	ldr	r2, [pc, #600]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 80031ea:	f023 0304 	bic.w	r3, r3, #4
 80031ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80031f0:	e03f      	b.n	8003272 <HAL_RCC_OscConfig+0x592>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	2b05      	cmp	r3, #5
 80031f8:	d112      	bne.n	8003220 <HAL_RCC_OscConfig+0x540>
 80031fa:	4b92      	ldr	r3, [pc, #584]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 80031fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031fe:	4a91      	ldr	r2, [pc, #580]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 8003200:	f043 0304 	orr.w	r3, r3, #4
 8003204:	6713      	str	r3, [r2, #112]	@ 0x70
 8003206:	4b8f      	ldr	r3, [pc, #572]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 8003208:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800320a:	4a8e      	ldr	r2, [pc, #568]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 800320c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003210:	6713      	str	r3, [r2, #112]	@ 0x70
 8003212:	4b8c      	ldr	r3, [pc, #560]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 8003214:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003216:	4a8b      	ldr	r2, [pc, #556]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 8003218:	f043 0301 	orr.w	r3, r3, #1
 800321c:	6713      	str	r3, [r2, #112]	@ 0x70
 800321e:	e028      	b.n	8003272 <HAL_RCC_OscConfig+0x592>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	2b85      	cmp	r3, #133	@ 0x85
 8003226:	d112      	bne.n	800324e <HAL_RCC_OscConfig+0x56e>
 8003228:	4b86      	ldr	r3, [pc, #536]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 800322a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800322c:	4a85      	ldr	r2, [pc, #532]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 800322e:	f043 0304 	orr.w	r3, r3, #4
 8003232:	6713      	str	r3, [r2, #112]	@ 0x70
 8003234:	4b83      	ldr	r3, [pc, #524]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 8003236:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003238:	4a82      	ldr	r2, [pc, #520]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 800323a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800323e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003240:	4b80      	ldr	r3, [pc, #512]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 8003242:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003244:	4a7f      	ldr	r2, [pc, #508]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 8003246:	f043 0301 	orr.w	r3, r3, #1
 800324a:	6713      	str	r3, [r2, #112]	@ 0x70
 800324c:	e011      	b.n	8003272 <HAL_RCC_OscConfig+0x592>
 800324e:	4b7d      	ldr	r3, [pc, #500]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 8003250:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003252:	4a7c      	ldr	r2, [pc, #496]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 8003254:	f023 0301 	bic.w	r3, r3, #1
 8003258:	6713      	str	r3, [r2, #112]	@ 0x70
 800325a:	4b7a      	ldr	r3, [pc, #488]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 800325c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800325e:	4a79      	ldr	r2, [pc, #484]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 8003260:	f023 0304 	bic.w	r3, r3, #4
 8003264:	6713      	str	r3, [r2, #112]	@ 0x70
 8003266:	4b77      	ldr	r3, [pc, #476]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 8003268:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800326a:	4a76      	ldr	r2, [pc, #472]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 800326c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003270:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d015      	beq.n	80032a6 <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800327a:	f7fe fb93 	bl	80019a4 <HAL_GetTick>
 800327e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003280:	e00a      	b.n	8003298 <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003282:	f7fe fb8f 	bl	80019a4 <HAL_GetTick>
 8003286:	4602      	mov	r2, r0
 8003288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003290:	4293      	cmp	r3, r2
 8003292:	d901      	bls.n	8003298 <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 8003294:	2303      	movs	r3, #3
 8003296:	e14c      	b.n	8003532 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003298:	4b6a      	ldr	r3, [pc, #424]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 800329a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800329c:	f003 0302 	and.w	r3, r3, #2
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d0ee      	beq.n	8003282 <HAL_RCC_OscConfig+0x5a2>
 80032a4:	e014      	b.n	80032d0 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032a6:	f7fe fb7d 	bl	80019a4 <HAL_GetTick>
 80032aa:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80032ac:	e00a      	b.n	80032c4 <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032ae:	f7fe fb79 	bl	80019a4 <HAL_GetTick>
 80032b2:	4602      	mov	r2, r0
 80032b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032bc:	4293      	cmp	r3, r2
 80032be:	d901      	bls.n	80032c4 <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	e136      	b.n	8003532 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80032c4:	4b5f      	ldr	r3, [pc, #380]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 80032c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032c8:	f003 0302 	and.w	r3, r3, #2
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d1ee      	bne.n	80032ae <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	f000 812b 	beq.w	8003530 <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80032da:	4b5a      	ldr	r3, [pc, #360]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 80032dc:	691b      	ldr	r3, [r3, #16]
 80032de:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80032e2:	2b18      	cmp	r3, #24
 80032e4:	f000 80bb 	beq.w	800345e <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	f040 8095 	bne.w	800341c <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032f2:	4b54      	ldr	r3, [pc, #336]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a53      	ldr	r2, [pc, #332]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 80032f8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032fe:	f7fe fb51 	bl	80019a4 <HAL_GetTick>
 8003302:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003304:	e008      	b.n	8003318 <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003306:	f7fe fb4d 	bl	80019a4 <HAL_GetTick>
 800330a:	4602      	mov	r2, r0
 800330c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800330e:	1ad3      	subs	r3, r2, r3
 8003310:	2b02      	cmp	r3, #2
 8003312:	d901      	bls.n	8003318 <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 8003314:	2303      	movs	r3, #3
 8003316:	e10c      	b.n	8003532 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003318:	4b4a      	ldr	r3, [pc, #296]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d1f0      	bne.n	8003306 <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003324:	4b47      	ldr	r3, [pc, #284]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 8003326:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003328:	4b47      	ldr	r3, [pc, #284]	@ (8003448 <HAL_RCC_OscConfig+0x768>)
 800332a:	4013      	ands	r3, r2
 800332c:	687a      	ldr	r2, [r7, #4]
 800332e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003330:	687a      	ldr	r2, [r7, #4]
 8003332:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003334:	0112      	lsls	r2, r2, #4
 8003336:	430a      	orrs	r2, r1
 8003338:	4942      	ldr	r1, [pc, #264]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 800333a:	4313      	orrs	r3, r2
 800333c:	628b      	str	r3, [r1, #40]	@ 0x28
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003342:	3b01      	subs	r3, #1
 8003344:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800334c:	3b01      	subs	r3, #1
 800334e:	025b      	lsls	r3, r3, #9
 8003350:	b29b      	uxth	r3, r3
 8003352:	431a      	orrs	r2, r3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003358:	3b01      	subs	r3, #1
 800335a:	041b      	lsls	r3, r3, #16
 800335c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003360:	431a      	orrs	r2, r3
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003366:	3b01      	subs	r3, #1
 8003368:	061b      	lsls	r3, r3, #24
 800336a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800336e:	4935      	ldr	r1, [pc, #212]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 8003370:	4313      	orrs	r3, r2
 8003372:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003374:	4b33      	ldr	r3, [pc, #204]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 8003376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003378:	4a32      	ldr	r2, [pc, #200]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 800337a:	f023 0301 	bic.w	r3, r3, #1
 800337e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003380:	4b30      	ldr	r3, [pc, #192]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 8003382:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003384:	4b31      	ldr	r3, [pc, #196]	@ (800344c <HAL_RCC_OscConfig+0x76c>)
 8003386:	4013      	ands	r3, r2
 8003388:	687a      	ldr	r2, [r7, #4]
 800338a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800338c:	00d2      	lsls	r2, r2, #3
 800338e:	492d      	ldr	r1, [pc, #180]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 8003390:	4313      	orrs	r3, r2
 8003392:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003394:	4b2b      	ldr	r3, [pc, #172]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 8003396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003398:	f023 020c 	bic.w	r2, r3, #12
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a0:	4928      	ldr	r1, [pc, #160]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 80033a2:	4313      	orrs	r3, r2
 80033a4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80033a6:	4b27      	ldr	r3, [pc, #156]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 80033a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033aa:	f023 0202 	bic.w	r2, r3, #2
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033b2:	4924      	ldr	r1, [pc, #144]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 80033b4:	4313      	orrs	r3, r2
 80033b6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80033b8:	4b22      	ldr	r3, [pc, #136]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 80033ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033bc:	4a21      	ldr	r2, [pc, #132]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 80033be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80033c4:	4b1f      	ldr	r3, [pc, #124]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 80033c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033c8:	4a1e      	ldr	r2, [pc, #120]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 80033ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80033d0:	4b1c      	ldr	r3, [pc, #112]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 80033d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033d4:	4a1b      	ldr	r2, [pc, #108]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 80033d6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80033dc:	4b19      	ldr	r3, [pc, #100]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 80033de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033e0:	4a18      	ldr	r2, [pc, #96]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 80033e2:	f043 0301 	orr.w	r3, r3, #1
 80033e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033e8:	4b16      	ldr	r3, [pc, #88]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a15      	ldr	r2, [pc, #84]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 80033ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033f4:	f7fe fad6 	bl	80019a4 <HAL_GetTick>
 80033f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80033fa:	e008      	b.n	800340e <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033fc:	f7fe fad2 	bl	80019a4 <HAL_GetTick>
 8003400:	4602      	mov	r2, r0
 8003402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003404:	1ad3      	subs	r3, r2, r3
 8003406:	2b02      	cmp	r3, #2
 8003408:	d901      	bls.n	800340e <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e091      	b.n	8003532 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800340e:	4b0d      	ldr	r3, [pc, #52]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d0f0      	beq.n	80033fc <HAL_RCC_OscConfig+0x71c>
 800341a:	e089      	b.n	8003530 <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800341c:	4b09      	ldr	r3, [pc, #36]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a08      	ldr	r2, [pc, #32]	@ (8003444 <HAL_RCC_OscConfig+0x764>)
 8003422:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003426:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003428:	f7fe fabc 	bl	80019a4 <HAL_GetTick>
 800342c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800342e:	e00f      	b.n	8003450 <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003430:	f7fe fab8 	bl	80019a4 <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	2b02      	cmp	r3, #2
 800343c:	d908      	bls.n	8003450 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 800343e:	2303      	movs	r3, #3
 8003440:	e077      	b.n	8003532 <HAL_RCC_OscConfig+0x852>
 8003442:	bf00      	nop
 8003444:	58024400 	.word	0x58024400
 8003448:	fffffc0c 	.word	0xfffffc0c
 800344c:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003450:	4b3a      	ldr	r3, [pc, #232]	@ (800353c <HAL_RCC_OscConfig+0x85c>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003458:	2b00      	cmp	r3, #0
 800345a:	d1e9      	bne.n	8003430 <HAL_RCC_OscConfig+0x750>
 800345c:	e068      	b.n	8003530 <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800345e:	4b37      	ldr	r3, [pc, #220]	@ (800353c <HAL_RCC_OscConfig+0x85c>)
 8003460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003462:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003464:	4b35      	ldr	r3, [pc, #212]	@ (800353c <HAL_RCC_OscConfig+0x85c>)
 8003466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003468:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800346e:	2b01      	cmp	r3, #1
 8003470:	d031      	beq.n	80034d6 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	f003 0203 	and.w	r2, r3, #3
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800347c:	429a      	cmp	r2, r3
 800347e:	d12a      	bne.n	80034d6 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	091b      	lsrs	r3, r3, #4
 8003484:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800348c:	429a      	cmp	r2, r3
 800348e:	d122      	bne.n	80034d6 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800349a:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800349c:	429a      	cmp	r2, r3
 800349e:	d11a      	bne.n	80034d6 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	0a5b      	lsrs	r3, r3, #9
 80034a4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034ac:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80034ae:	429a      	cmp	r2, r3
 80034b0:	d111      	bne.n	80034d6 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	0c1b      	lsrs	r3, r3, #16
 80034b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034be:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d108      	bne.n	80034d6 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	0e1b      	lsrs	r3, r3, #24
 80034c8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034d0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d001      	beq.n	80034da <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e02b      	b.n	8003532 <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80034da:	4b18      	ldr	r3, [pc, #96]	@ (800353c <HAL_RCC_OscConfig+0x85c>)
 80034dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034de:	08db      	lsrs	r3, r3, #3
 80034e0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80034e4:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034ea:	693a      	ldr	r2, [r7, #16]
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d01f      	beq.n	8003530 <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80034f0:	4b12      	ldr	r3, [pc, #72]	@ (800353c <HAL_RCC_OscConfig+0x85c>)
 80034f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034f4:	4a11      	ldr	r2, [pc, #68]	@ (800353c <HAL_RCC_OscConfig+0x85c>)
 80034f6:	f023 0301 	bic.w	r3, r3, #1
 80034fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80034fc:	f7fe fa52 	bl	80019a4 <HAL_GetTick>
 8003500:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003502:	bf00      	nop
 8003504:	f7fe fa4e 	bl	80019a4 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800350c:	4293      	cmp	r3, r2
 800350e:	d0f9      	beq.n	8003504 <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003510:	4b0a      	ldr	r3, [pc, #40]	@ (800353c <HAL_RCC_OscConfig+0x85c>)
 8003512:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003514:	4b0a      	ldr	r3, [pc, #40]	@ (8003540 <HAL_RCC_OscConfig+0x860>)
 8003516:	4013      	ands	r3, r2
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800351c:	00d2      	lsls	r2, r2, #3
 800351e:	4907      	ldr	r1, [pc, #28]	@ (800353c <HAL_RCC_OscConfig+0x85c>)
 8003520:	4313      	orrs	r3, r2
 8003522:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003524:	4b05      	ldr	r3, [pc, #20]	@ (800353c <HAL_RCC_OscConfig+0x85c>)
 8003526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003528:	4a04      	ldr	r2, [pc, #16]	@ (800353c <HAL_RCC_OscConfig+0x85c>)
 800352a:	f043 0301 	orr.w	r3, r3, #1
 800352e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003530:	2300      	movs	r3, #0
}
 8003532:	4618      	mov	r0, r3
 8003534:	3730      	adds	r7, #48	@ 0x30
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	58024400 	.word	0x58024400
 8003540:	ffff0007 	.word	0xffff0007

08003544 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b086      	sub	sp, #24
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d101      	bne.n	8003558 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e19c      	b.n	8003892 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003558:	4b8a      	ldr	r3, [pc, #552]	@ (8003784 <HAL_RCC_ClockConfig+0x240>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f003 030f 	and.w	r3, r3, #15
 8003560:	683a      	ldr	r2, [r7, #0]
 8003562:	429a      	cmp	r2, r3
 8003564:	d910      	bls.n	8003588 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003566:	4b87      	ldr	r3, [pc, #540]	@ (8003784 <HAL_RCC_ClockConfig+0x240>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f023 020f 	bic.w	r2, r3, #15
 800356e:	4985      	ldr	r1, [pc, #532]	@ (8003784 <HAL_RCC_ClockConfig+0x240>)
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	4313      	orrs	r3, r2
 8003574:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003576:	4b83      	ldr	r3, [pc, #524]	@ (8003784 <HAL_RCC_ClockConfig+0x240>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 030f 	and.w	r3, r3, #15
 800357e:	683a      	ldr	r2, [r7, #0]
 8003580:	429a      	cmp	r2, r3
 8003582:	d001      	beq.n	8003588 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003584:	2301      	movs	r3, #1
 8003586:	e184      	b.n	8003892 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 0304 	and.w	r3, r3, #4
 8003590:	2b00      	cmp	r3, #0
 8003592:	d010      	beq.n	80035b6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	691a      	ldr	r2, [r3, #16]
 8003598:	4b7b      	ldr	r3, [pc, #492]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 800359a:	699b      	ldr	r3, [r3, #24]
 800359c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80035a0:	429a      	cmp	r2, r3
 80035a2:	d908      	bls.n	80035b6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80035a4:	4b78      	ldr	r3, [pc, #480]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 80035a6:	699b      	ldr	r3, [r3, #24]
 80035a8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	691b      	ldr	r3, [r3, #16]
 80035b0:	4975      	ldr	r1, [pc, #468]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 80035b2:	4313      	orrs	r3, r2
 80035b4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 0308 	and.w	r3, r3, #8
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d010      	beq.n	80035e4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	695a      	ldr	r2, [r3, #20]
 80035c6:	4b70      	ldr	r3, [pc, #448]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 80035c8:	69db      	ldr	r3, [r3, #28]
 80035ca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80035ce:	429a      	cmp	r2, r3
 80035d0:	d908      	bls.n	80035e4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80035d2:	4b6d      	ldr	r3, [pc, #436]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 80035d4:	69db      	ldr	r3, [r3, #28]
 80035d6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	695b      	ldr	r3, [r3, #20]
 80035de:	496a      	ldr	r1, [pc, #424]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 80035e0:	4313      	orrs	r3, r2
 80035e2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0310 	and.w	r3, r3, #16
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d010      	beq.n	8003612 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	699a      	ldr	r2, [r3, #24]
 80035f4:	4b64      	ldr	r3, [pc, #400]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 80035f6:	69db      	ldr	r3, [r3, #28]
 80035f8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80035fc:	429a      	cmp	r2, r3
 80035fe:	d908      	bls.n	8003612 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003600:	4b61      	ldr	r3, [pc, #388]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 8003602:	69db      	ldr	r3, [r3, #28]
 8003604:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	699b      	ldr	r3, [r3, #24]
 800360c:	495e      	ldr	r1, [pc, #376]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 800360e:	4313      	orrs	r3, r2
 8003610:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0320 	and.w	r3, r3, #32
 800361a:	2b00      	cmp	r3, #0
 800361c:	d010      	beq.n	8003640 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	69da      	ldr	r2, [r3, #28]
 8003622:	4b59      	ldr	r3, [pc, #356]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 8003624:	6a1b      	ldr	r3, [r3, #32]
 8003626:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800362a:	429a      	cmp	r2, r3
 800362c:	d908      	bls.n	8003640 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800362e:	4b56      	ldr	r3, [pc, #344]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 8003630:	6a1b      	ldr	r3, [r3, #32]
 8003632:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	69db      	ldr	r3, [r3, #28]
 800363a:	4953      	ldr	r1, [pc, #332]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 800363c:	4313      	orrs	r3, r2
 800363e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 0302 	and.w	r3, r3, #2
 8003648:	2b00      	cmp	r3, #0
 800364a:	d010      	beq.n	800366e <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	68da      	ldr	r2, [r3, #12]
 8003650:	4b4d      	ldr	r3, [pc, #308]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 8003652:	699b      	ldr	r3, [r3, #24]
 8003654:	f003 030f 	and.w	r3, r3, #15
 8003658:	429a      	cmp	r2, r3
 800365a:	d908      	bls.n	800366e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800365c:	4b4a      	ldr	r3, [pc, #296]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 800365e:	699b      	ldr	r3, [r3, #24]
 8003660:	f023 020f 	bic.w	r2, r3, #15
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	4947      	ldr	r1, [pc, #284]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 800366a:	4313      	orrs	r3, r2
 800366c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 0301 	and.w	r3, r3, #1
 8003676:	2b00      	cmp	r3, #0
 8003678:	d055      	beq.n	8003726 <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800367a:	4b43      	ldr	r3, [pc, #268]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 800367c:	699b      	ldr	r3, [r3, #24]
 800367e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	4940      	ldr	r1, [pc, #256]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 8003688:	4313      	orrs	r3, r2
 800368a:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	2b02      	cmp	r3, #2
 8003692:	d107      	bne.n	80036a4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003694:	4b3c      	ldr	r3, [pc, #240]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800369c:	2b00      	cmp	r3, #0
 800369e:	d121      	bne.n	80036e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	e0f6      	b.n	8003892 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	2b03      	cmp	r3, #3
 80036aa:	d107      	bne.n	80036bc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80036ac:	4b36      	ldr	r3, [pc, #216]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d115      	bne.n	80036e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80036b8:	2301      	movs	r3, #1
 80036ba:	e0ea      	b.n	8003892 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d107      	bne.n	80036d4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80036c4:	4b30      	ldr	r3, [pc, #192]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d109      	bne.n	80036e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e0de      	b.n	8003892 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80036d4:	4b2c      	ldr	r3, [pc, #176]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 0304 	and.w	r3, r3, #4
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d101      	bne.n	80036e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e0d6      	b.n	8003892 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80036e4:	4b28      	ldr	r3, [pc, #160]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 80036e6:	691b      	ldr	r3, [r3, #16]
 80036e8:	f023 0207 	bic.w	r2, r3, #7
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	4925      	ldr	r1, [pc, #148]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 80036f2:	4313      	orrs	r3, r2
 80036f4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036f6:	f7fe f955 	bl	80019a4 <HAL_GetTick>
 80036fa:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036fc:	e00a      	b.n	8003714 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036fe:	f7fe f951 	bl	80019a4 <HAL_GetTick>
 8003702:	4602      	mov	r2, r0
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	1ad3      	subs	r3, r2, r3
 8003708:	f241 3288 	movw	r2, #5000	@ 0x1388
 800370c:	4293      	cmp	r3, r2
 800370e:	d901      	bls.n	8003714 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003710:	2303      	movs	r3, #3
 8003712:	e0be      	b.n	8003892 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003714:	4b1c      	ldr	r3, [pc, #112]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 8003716:	691b      	ldr	r3, [r3, #16]
 8003718:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	00db      	lsls	r3, r3, #3
 8003722:	429a      	cmp	r2, r3
 8003724:	d1eb      	bne.n	80036fe <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 0302 	and.w	r3, r3, #2
 800372e:	2b00      	cmp	r3, #0
 8003730:	d010      	beq.n	8003754 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	68da      	ldr	r2, [r3, #12]
 8003736:	4b14      	ldr	r3, [pc, #80]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 8003738:	699b      	ldr	r3, [r3, #24]
 800373a:	f003 030f 	and.w	r3, r3, #15
 800373e:	429a      	cmp	r2, r3
 8003740:	d208      	bcs.n	8003754 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003742:	4b11      	ldr	r3, [pc, #68]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 8003744:	699b      	ldr	r3, [r3, #24]
 8003746:	f023 020f 	bic.w	r2, r3, #15
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	68db      	ldr	r3, [r3, #12]
 800374e:	490e      	ldr	r1, [pc, #56]	@ (8003788 <HAL_RCC_ClockConfig+0x244>)
 8003750:	4313      	orrs	r3, r2
 8003752:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003754:	4b0b      	ldr	r3, [pc, #44]	@ (8003784 <HAL_RCC_ClockConfig+0x240>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 030f 	and.w	r3, r3, #15
 800375c:	683a      	ldr	r2, [r7, #0]
 800375e:	429a      	cmp	r2, r3
 8003760:	d214      	bcs.n	800378c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003762:	4b08      	ldr	r3, [pc, #32]	@ (8003784 <HAL_RCC_ClockConfig+0x240>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f023 020f 	bic.w	r2, r3, #15
 800376a:	4906      	ldr	r1, [pc, #24]	@ (8003784 <HAL_RCC_ClockConfig+0x240>)
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	4313      	orrs	r3, r2
 8003770:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003772:	4b04      	ldr	r3, [pc, #16]	@ (8003784 <HAL_RCC_ClockConfig+0x240>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 030f 	and.w	r3, r3, #15
 800377a:	683a      	ldr	r2, [r7, #0]
 800377c:	429a      	cmp	r2, r3
 800377e:	d005      	beq.n	800378c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	e086      	b.n	8003892 <HAL_RCC_ClockConfig+0x34e>
 8003784:	52002000 	.word	0x52002000
 8003788:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 0304 	and.w	r3, r3, #4
 8003794:	2b00      	cmp	r3, #0
 8003796:	d010      	beq.n	80037ba <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	691a      	ldr	r2, [r3, #16]
 800379c:	4b3f      	ldr	r3, [pc, #252]	@ (800389c <HAL_RCC_ClockConfig+0x358>)
 800379e:	699b      	ldr	r3, [r3, #24]
 80037a0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d208      	bcs.n	80037ba <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80037a8:	4b3c      	ldr	r3, [pc, #240]	@ (800389c <HAL_RCC_ClockConfig+0x358>)
 80037aa:	699b      	ldr	r3, [r3, #24]
 80037ac:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	691b      	ldr	r3, [r3, #16]
 80037b4:	4939      	ldr	r1, [pc, #228]	@ (800389c <HAL_RCC_ClockConfig+0x358>)
 80037b6:	4313      	orrs	r3, r2
 80037b8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0308 	and.w	r3, r3, #8
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d010      	beq.n	80037e8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	695a      	ldr	r2, [r3, #20]
 80037ca:	4b34      	ldr	r3, [pc, #208]	@ (800389c <HAL_RCC_ClockConfig+0x358>)
 80037cc:	69db      	ldr	r3, [r3, #28]
 80037ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80037d2:	429a      	cmp	r2, r3
 80037d4:	d208      	bcs.n	80037e8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80037d6:	4b31      	ldr	r3, [pc, #196]	@ (800389c <HAL_RCC_ClockConfig+0x358>)
 80037d8:	69db      	ldr	r3, [r3, #28]
 80037da:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	695b      	ldr	r3, [r3, #20]
 80037e2:	492e      	ldr	r1, [pc, #184]	@ (800389c <HAL_RCC_ClockConfig+0x358>)
 80037e4:	4313      	orrs	r3, r2
 80037e6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0310 	and.w	r3, r3, #16
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d010      	beq.n	8003816 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	699a      	ldr	r2, [r3, #24]
 80037f8:	4b28      	ldr	r3, [pc, #160]	@ (800389c <HAL_RCC_ClockConfig+0x358>)
 80037fa:	69db      	ldr	r3, [r3, #28]
 80037fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003800:	429a      	cmp	r2, r3
 8003802:	d208      	bcs.n	8003816 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003804:	4b25      	ldr	r3, [pc, #148]	@ (800389c <HAL_RCC_ClockConfig+0x358>)
 8003806:	69db      	ldr	r3, [r3, #28]
 8003808:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	699b      	ldr	r3, [r3, #24]
 8003810:	4922      	ldr	r1, [pc, #136]	@ (800389c <HAL_RCC_ClockConfig+0x358>)
 8003812:	4313      	orrs	r3, r2
 8003814:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 0320 	and.w	r3, r3, #32
 800381e:	2b00      	cmp	r3, #0
 8003820:	d010      	beq.n	8003844 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	69da      	ldr	r2, [r3, #28]
 8003826:	4b1d      	ldr	r3, [pc, #116]	@ (800389c <HAL_RCC_ClockConfig+0x358>)
 8003828:	6a1b      	ldr	r3, [r3, #32]
 800382a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800382e:	429a      	cmp	r2, r3
 8003830:	d208      	bcs.n	8003844 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003832:	4b1a      	ldr	r3, [pc, #104]	@ (800389c <HAL_RCC_ClockConfig+0x358>)
 8003834:	6a1b      	ldr	r3, [r3, #32]
 8003836:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	69db      	ldr	r3, [r3, #28]
 800383e:	4917      	ldr	r1, [pc, #92]	@ (800389c <HAL_RCC_ClockConfig+0x358>)
 8003840:	4313      	orrs	r3, r2
 8003842:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8003844:	f000 f834 	bl	80038b0 <HAL_RCC_GetSysClockFreq>
 8003848:	4602      	mov	r2, r0
 800384a:	4b14      	ldr	r3, [pc, #80]	@ (800389c <HAL_RCC_ClockConfig+0x358>)
 800384c:	699b      	ldr	r3, [r3, #24]
 800384e:	0a1b      	lsrs	r3, r3, #8
 8003850:	f003 030f 	and.w	r3, r3, #15
 8003854:	4912      	ldr	r1, [pc, #72]	@ (80038a0 <HAL_RCC_ClockConfig+0x35c>)
 8003856:	5ccb      	ldrb	r3, [r1, r3]
 8003858:	f003 031f 	and.w	r3, r3, #31
 800385c:	fa22 f303 	lsr.w	r3, r2, r3
 8003860:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003862:	4b0e      	ldr	r3, [pc, #56]	@ (800389c <HAL_RCC_ClockConfig+0x358>)
 8003864:	699b      	ldr	r3, [r3, #24]
 8003866:	f003 030f 	and.w	r3, r3, #15
 800386a:	4a0d      	ldr	r2, [pc, #52]	@ (80038a0 <HAL_RCC_ClockConfig+0x35c>)
 800386c:	5cd3      	ldrb	r3, [r2, r3]
 800386e:	f003 031f 	and.w	r3, r3, #31
 8003872:	693a      	ldr	r2, [r7, #16]
 8003874:	fa22 f303 	lsr.w	r3, r2, r3
 8003878:	4a0a      	ldr	r2, [pc, #40]	@ (80038a4 <HAL_RCC_ClockConfig+0x360>)
 800387a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800387c:	4a0a      	ldr	r2, [pc, #40]	@ (80038a8 <HAL_RCC_ClockConfig+0x364>)
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003882:	4b0a      	ldr	r3, [pc, #40]	@ (80038ac <HAL_RCC_ClockConfig+0x368>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4618      	mov	r0, r3
 8003888:	f7fd fc9c 	bl	80011c4 <HAL_InitTick>
 800388c:	4603      	mov	r3, r0
 800388e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003890:	7bfb      	ldrb	r3, [r7, #15]
}
 8003892:	4618      	mov	r0, r3
 8003894:	3718      	adds	r7, #24
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}
 800389a:	bf00      	nop
 800389c:	58024400 	.word	0x58024400
 80038a0:	0800f27c 	.word	0x0800f27c
 80038a4:	24000004 	.word	0x24000004
 80038a8:	24000000 	.word	0x24000000
 80038ac:	24000008 	.word	0x24000008

080038b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b089      	sub	sp, #36	@ 0x24
 80038b4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80038b6:	4bb3      	ldr	r3, [pc, #716]	@ (8003b84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038b8:	691b      	ldr	r3, [r3, #16]
 80038ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80038be:	2b18      	cmp	r3, #24
 80038c0:	f200 8155 	bhi.w	8003b6e <HAL_RCC_GetSysClockFreq+0x2be>
 80038c4:	a201      	add	r2, pc, #4	@ (adr r2, 80038cc <HAL_RCC_GetSysClockFreq+0x1c>)
 80038c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ca:	bf00      	nop
 80038cc:	08003931 	.word	0x08003931
 80038d0:	08003b6f 	.word	0x08003b6f
 80038d4:	08003b6f 	.word	0x08003b6f
 80038d8:	08003b6f 	.word	0x08003b6f
 80038dc:	08003b6f 	.word	0x08003b6f
 80038e0:	08003b6f 	.word	0x08003b6f
 80038e4:	08003b6f 	.word	0x08003b6f
 80038e8:	08003b6f 	.word	0x08003b6f
 80038ec:	08003957 	.word	0x08003957
 80038f0:	08003b6f 	.word	0x08003b6f
 80038f4:	08003b6f 	.word	0x08003b6f
 80038f8:	08003b6f 	.word	0x08003b6f
 80038fc:	08003b6f 	.word	0x08003b6f
 8003900:	08003b6f 	.word	0x08003b6f
 8003904:	08003b6f 	.word	0x08003b6f
 8003908:	08003b6f 	.word	0x08003b6f
 800390c:	0800395d 	.word	0x0800395d
 8003910:	08003b6f 	.word	0x08003b6f
 8003914:	08003b6f 	.word	0x08003b6f
 8003918:	08003b6f 	.word	0x08003b6f
 800391c:	08003b6f 	.word	0x08003b6f
 8003920:	08003b6f 	.word	0x08003b6f
 8003924:	08003b6f 	.word	0x08003b6f
 8003928:	08003b6f 	.word	0x08003b6f
 800392c:	08003963 	.word	0x08003963
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003930:	4b94      	ldr	r3, [pc, #592]	@ (8003b84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0320 	and.w	r3, r3, #32
 8003938:	2b00      	cmp	r3, #0
 800393a:	d009      	beq.n	8003950 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800393c:	4b91      	ldr	r3, [pc, #580]	@ (8003b84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	08db      	lsrs	r3, r3, #3
 8003942:	f003 0303 	and.w	r3, r3, #3
 8003946:	4a90      	ldr	r2, [pc, #576]	@ (8003b88 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003948:	fa22 f303 	lsr.w	r3, r2, r3
 800394c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800394e:	e111      	b.n	8003b74 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003950:	4b8d      	ldr	r3, [pc, #564]	@ (8003b88 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003952:	61bb      	str	r3, [r7, #24]
      break;
 8003954:	e10e      	b.n	8003b74 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003956:	4b8d      	ldr	r3, [pc, #564]	@ (8003b8c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003958:	61bb      	str	r3, [r7, #24]
      break;
 800395a:	e10b      	b.n	8003b74 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800395c:	4b8c      	ldr	r3, [pc, #560]	@ (8003b90 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800395e:	61bb      	str	r3, [r7, #24]
      break;
 8003960:	e108      	b.n	8003b74 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003962:	4b88      	ldr	r3, [pc, #544]	@ (8003b84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003966:	f003 0303 	and.w	r3, r3, #3
 800396a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800396c:	4b85      	ldr	r3, [pc, #532]	@ (8003b84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800396e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003970:	091b      	lsrs	r3, r3, #4
 8003972:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003976:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003978:	4b82      	ldr	r3, [pc, #520]	@ (8003b84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800397a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800397c:	f003 0301 	and.w	r3, r3, #1
 8003980:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003982:	4b80      	ldr	r3, [pc, #512]	@ (8003b84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003984:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003986:	08db      	lsrs	r3, r3, #3
 8003988:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800398c:	68fa      	ldr	r2, [r7, #12]
 800398e:	fb02 f303 	mul.w	r3, r2, r3
 8003992:	ee07 3a90 	vmov	s15, r3
 8003996:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800399a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	f000 80e1 	beq.w	8003b68 <HAL_RCC_GetSysClockFreq+0x2b8>
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	2b02      	cmp	r3, #2
 80039aa:	f000 8083 	beq.w	8003ab4 <HAL_RCC_GetSysClockFreq+0x204>
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	2b02      	cmp	r3, #2
 80039b2:	f200 80a1 	bhi.w	8003af8 <HAL_RCC_GetSysClockFreq+0x248>
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d003      	beq.n	80039c4 <HAL_RCC_GetSysClockFreq+0x114>
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d056      	beq.n	8003a70 <HAL_RCC_GetSysClockFreq+0x1c0>
 80039c2:	e099      	b.n	8003af8 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80039c4:	4b6f      	ldr	r3, [pc, #444]	@ (8003b84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 0320 	and.w	r3, r3, #32
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d02d      	beq.n	8003a2c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80039d0:	4b6c      	ldr	r3, [pc, #432]	@ (8003b84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	08db      	lsrs	r3, r3, #3
 80039d6:	f003 0303 	and.w	r3, r3, #3
 80039da:	4a6b      	ldr	r2, [pc, #428]	@ (8003b88 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80039dc:	fa22 f303 	lsr.w	r3, r2, r3
 80039e0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	ee07 3a90 	vmov	s15, r3
 80039e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	ee07 3a90 	vmov	s15, r3
 80039f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039fa:	4b62      	ldr	r3, [pc, #392]	@ (8003b84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a02:	ee07 3a90 	vmov	s15, r3
 8003a06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a0a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003a0e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003b94 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003a12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a26:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003a2a:	e087      	b.n	8003b3c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	ee07 3a90 	vmov	s15, r3
 8003a32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a36:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003b98 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003a3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a3e:	4b51      	ldr	r3, [pc, #324]	@ (8003b84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a46:	ee07 3a90 	vmov	s15, r3
 8003a4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a4e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003a52:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003b94 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003a56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a6a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003a6e:	e065      	b.n	8003b3c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	ee07 3a90 	vmov	s15, r3
 8003a76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a7a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003b9c <HAL_RCC_GetSysClockFreq+0x2ec>
 8003a7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a82:	4b40      	ldr	r3, [pc, #256]	@ (8003b84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a8a:	ee07 3a90 	vmov	s15, r3
 8003a8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a92:	ed97 6a02 	vldr	s12, [r7, #8]
 8003a96:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003b94 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003a9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003aa2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003aa6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003aaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003aae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003ab2:	e043      	b.n	8003b3c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	ee07 3a90 	vmov	s15, r3
 8003aba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003abe:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003ba0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003ac2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ac6:	4b2f      	ldr	r3, [pc, #188]	@ (8003b84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ace:	ee07 3a90 	vmov	s15, r3
 8003ad2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ad6:	ed97 6a02 	vldr	s12, [r7, #8]
 8003ada:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003b94 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003ade:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ae2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ae6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003aea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003aee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003af2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003af6:	e021      	b.n	8003b3c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	ee07 3a90 	vmov	s15, r3
 8003afe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b02:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003b9c <HAL_RCC_GetSysClockFreq+0x2ec>
 8003b06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b0a:	4b1e      	ldr	r3, [pc, #120]	@ (8003b84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b12:	ee07 3a90 	vmov	s15, r3
 8003b16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b1a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003b1e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003b94 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003b22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003b2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b36:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003b3a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003b3c:	4b11      	ldr	r3, [pc, #68]	@ (8003b84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b40:	0a5b      	lsrs	r3, r3, #9
 8003b42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b46:	3301      	adds	r3, #1
 8003b48:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	ee07 3a90 	vmov	s15, r3
 8003b50:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003b54:	edd7 6a07 	vldr	s13, [r7, #28]
 8003b58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b60:	ee17 3a90 	vmov	r3, s15
 8003b64:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003b66:	e005      	b.n	8003b74 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	61bb      	str	r3, [r7, #24]
      break;
 8003b6c:	e002      	b.n	8003b74 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003b6e:	4b07      	ldr	r3, [pc, #28]	@ (8003b8c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003b70:	61bb      	str	r3, [r7, #24]
      break;
 8003b72:	bf00      	nop
  }

  return sysclockfreq;
 8003b74:	69bb      	ldr	r3, [r7, #24]
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3724      	adds	r7, #36	@ 0x24
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	58024400 	.word	0x58024400
 8003b88:	03d09000 	.word	0x03d09000
 8003b8c:	003d0900 	.word	0x003d0900
 8003b90:	016e3600 	.word	0x016e3600
 8003b94:	46000000 	.word	0x46000000
 8003b98:	4c742400 	.word	0x4c742400
 8003b9c:	4a742400 	.word	0x4a742400
 8003ba0:	4bb71b00 	.word	0x4bb71b00

08003ba4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b082      	sub	sp, #8
 8003ba8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8003baa:	f7ff fe81 	bl	80038b0 <HAL_RCC_GetSysClockFreq>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	4b10      	ldr	r3, [pc, #64]	@ (8003bf4 <HAL_RCC_GetHCLKFreq+0x50>)
 8003bb2:	699b      	ldr	r3, [r3, #24]
 8003bb4:	0a1b      	lsrs	r3, r3, #8
 8003bb6:	f003 030f 	and.w	r3, r3, #15
 8003bba:	490f      	ldr	r1, [pc, #60]	@ (8003bf8 <HAL_RCC_GetHCLKFreq+0x54>)
 8003bbc:	5ccb      	ldrb	r3, [r1, r3]
 8003bbe:	f003 031f 	and.w	r3, r3, #31
 8003bc2:	fa22 f303 	lsr.w	r3, r2, r3
 8003bc6:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8003bf4 <HAL_RCC_GetHCLKFreq+0x50>)
 8003bca:	699b      	ldr	r3, [r3, #24]
 8003bcc:	f003 030f 	and.w	r3, r3, #15
 8003bd0:	4a09      	ldr	r2, [pc, #36]	@ (8003bf8 <HAL_RCC_GetHCLKFreq+0x54>)
 8003bd2:	5cd3      	ldrb	r3, [r2, r3]
 8003bd4:	f003 031f 	and.w	r3, r3, #31
 8003bd8:	687a      	ldr	r2, [r7, #4]
 8003bda:	fa22 f303 	lsr.w	r3, r2, r3
 8003bde:	4a07      	ldr	r2, [pc, #28]	@ (8003bfc <HAL_RCC_GetHCLKFreq+0x58>)
 8003be0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003be2:	4a07      	ldr	r2, [pc, #28]	@ (8003c00 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003be8:	4b04      	ldr	r3, [pc, #16]	@ (8003bfc <HAL_RCC_GetHCLKFreq+0x58>)
 8003bea:	681b      	ldr	r3, [r3, #0]
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3708      	adds	r7, #8
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}
 8003bf4:	58024400 	.word	0x58024400
 8003bf8:	0800f27c 	.word	0x0800f27c
 8003bfc:	24000004 	.word	0x24000004
 8003c00:	24000000 	.word	0x24000000

08003c04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 8003c08:	f7ff ffcc 	bl	8003ba4 <HAL_RCC_GetHCLKFreq>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	4b06      	ldr	r3, [pc, #24]	@ (8003c28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c10:	69db      	ldr	r3, [r3, #28]
 8003c12:	091b      	lsrs	r3, r3, #4
 8003c14:	f003 0307 	and.w	r3, r3, #7
 8003c18:	4904      	ldr	r1, [pc, #16]	@ (8003c2c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003c1a:	5ccb      	ldrb	r3, [r1, r3]
 8003c1c:	f003 031f 	and.w	r3, r3, #31
 8003c20:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	58024400 	.word	0x58024400
 8003c2c:	0800f27c 	.word	0x0800f27c

08003c30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 8003c34:	f7ff ffb6 	bl	8003ba4 <HAL_RCC_GetHCLKFreq>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	4b06      	ldr	r3, [pc, #24]	@ (8003c54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c3c:	69db      	ldr	r3, [r3, #28]
 8003c3e:	0a1b      	lsrs	r3, r3, #8
 8003c40:	f003 0307 	and.w	r3, r3, #7
 8003c44:	4904      	ldr	r1, [pc, #16]	@ (8003c58 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003c46:	5ccb      	ldrb	r3, [r1, r3]
 8003c48:	f003 031f 	and.w	r3, r3, #31
 8003c4c:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	bd80      	pop	{r7, pc}
 8003c54:	58024400 	.word	0x58024400
 8003c58:	0800f27c 	.word	0x0800f27c

08003c5c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b083      	sub	sp, #12
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
 8003c64:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	223f      	movs	r2, #63	@ 0x3f
 8003c6a:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003c6c:	4b1a      	ldr	r3, [pc, #104]	@ (8003cd8 <HAL_RCC_GetClockConfig+0x7c>)
 8003c6e:	691b      	ldr	r3, [r3, #16]
 8003c70:	f003 0207 	and.w	r2, r3, #7
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	605a      	str	r2, [r3, #4]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
#else
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE);
 8003c78:	4b17      	ldr	r3, [pc, #92]	@ (8003cd8 <HAL_RCC_GetClockConfig+0x7c>)
 8003c7a:	699b      	ldr	r3, [r3, #24]
 8003c7c:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE);
 8003c84:	4b14      	ldr	r3, [pc, #80]	@ (8003cd8 <HAL_RCC_GetClockConfig+0x7c>)
 8003c86:	699b      	ldr	r3, [r3, #24]
 8003c88:	f003 020f 	and.w	r2, r3, #15
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE);
 8003c90:	4b11      	ldr	r3, [pc, #68]	@ (8003cd8 <HAL_RCC_GetClockConfig+0x7c>)
 8003c92:	699b      	ldr	r3, [r3, #24]
 8003c94:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1);
 8003c9c:	4b0e      	ldr	r3, [pc, #56]	@ (8003cd8 <HAL_RCC_GetClockConfig+0x7c>)
 8003c9e:	69db      	ldr	r3, [r3, #28]
 8003ca0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2);
 8003ca8:	4b0b      	ldr	r3, [pc, #44]	@ (8003cd8 <HAL_RCC_GetClockConfig+0x7c>)
 8003caa:	69db      	ldr	r3, [r3, #28]
 8003cac:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
 8003cb4:	4b08      	ldr	r3, [pc, #32]	@ (8003cd8 <HAL_RCC_GetClockConfig+0x7c>)
 8003cb6:	6a1b      	ldr	r3, [r3, #32]
 8003cb8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	61da      	str	r2, [r3, #28]
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003cc0:	4b06      	ldr	r3, [pc, #24]	@ (8003cdc <HAL_RCC_GetClockConfig+0x80>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 020f 	and.w	r2, r3, #15
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	601a      	str	r2, [r3, #0]
}
 8003ccc:	bf00      	nop
 8003cce:	370c      	adds	r7, #12
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr
 8003cd8:	58024400 	.word	0x58024400
 8003cdc:	52002000 	.word	0x52002000

08003ce0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ce0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ce4:	b0c8      	sub	sp, #288	@ 0x120
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003cec:	2300      	movs	r3, #0
 8003cee:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003cf8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d00:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003d04:	2500      	movs	r5, #0
 8003d06:	ea54 0305 	orrs.w	r3, r4, r5
 8003d0a:	d049      	beq.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003d0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003d10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d12:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003d16:	d02f      	beq.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003d18:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003d1c:	d828      	bhi.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003d1e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003d22:	d01a      	beq.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003d24:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003d28:	d822      	bhi.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d003      	beq.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003d2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d32:	d007      	beq.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003d34:	e01c      	b.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d36:	4ba7      	ldr	r3, [pc, #668]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d3a:	4aa6      	ldr	r2, [pc, #664]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003d3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d40:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003d42:	e01a      	b.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003d44:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003d48:	3308      	adds	r3, #8
 8003d4a:	2102      	movs	r1, #2
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f001 fc43 	bl	80055d8 <RCCEx_PLL2_Config>
 8003d52:	4603      	mov	r3, r0
 8003d54:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003d58:	e00f      	b.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003d5a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003d5e:	3328      	adds	r3, #40	@ 0x28
 8003d60:	2102      	movs	r1, #2
 8003d62:	4618      	mov	r0, r3
 8003d64:	f001 fcea 	bl	800573c <RCCEx_PLL3_Config>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003d6e:	e004      	b.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003d76:	e000      	b.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003d78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d7a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d10a      	bne.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003d82:	4b94      	ldr	r3, [pc, #592]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003d84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d86:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003d8a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003d8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d90:	4a90      	ldr	r2, [pc, #576]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003d92:	430b      	orrs	r3, r1
 8003d94:	6513      	str	r3, [r2, #80]	@ 0x50
 8003d96:	e003      	b.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d98:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003d9c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003da0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003da8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003dac:	f04f 0900 	mov.w	r9, #0
 8003db0:	ea58 0309 	orrs.w	r3, r8, r9
 8003db4:	d047      	beq.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003db6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dbc:	2b04      	cmp	r3, #4
 8003dbe:	d82a      	bhi.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003dc0:	a201      	add	r2, pc, #4	@ (adr r2, 8003dc8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003dc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dc6:	bf00      	nop
 8003dc8:	08003ddd 	.word	0x08003ddd
 8003dcc:	08003deb 	.word	0x08003deb
 8003dd0:	08003e01 	.word	0x08003e01
 8003dd4:	08003e1f 	.word	0x08003e1f
 8003dd8:	08003e1f 	.word	0x08003e1f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ddc:	4b7d      	ldr	r3, [pc, #500]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003de0:	4a7c      	ldr	r2, [pc, #496]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003de2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003de6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003de8:	e01a      	b.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003dea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003dee:	3308      	adds	r3, #8
 8003df0:	2100      	movs	r1, #0
 8003df2:	4618      	mov	r0, r3
 8003df4:	f001 fbf0 	bl	80055d8 <RCCEx_PLL2_Config>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003dfe:	e00f      	b.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003e00:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e04:	3328      	adds	r3, #40	@ 0x28
 8003e06:	2100      	movs	r1, #0
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f001 fc97 	bl	800573c <RCCEx_PLL3_Config>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003e14:	e004      	b.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003e1c:	e000      	b.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003e1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e20:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d10a      	bne.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003e28:	4b6a      	ldr	r3, [pc, #424]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003e2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e2c:	f023 0107 	bic.w	r1, r3, #7
 8003e30:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e36:	4a67      	ldr	r2, [pc, #412]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003e38:	430b      	orrs	r3, r1
 8003e3a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003e3c:	e003      	b.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e3e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003e42:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8003e46:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e4e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003e52:	f04f 0b00 	mov.w	fp, #0
 8003e56:	ea5a 030b 	orrs.w	r3, sl, fp
 8003e5a:	d054      	beq.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 8003e5c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e62:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003e66:	d036      	beq.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8003e68:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003e6c:	d82f      	bhi.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003e6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e72:	d032      	beq.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003e74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e78:	d829      	bhi.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003e7a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003e7c:	d02f      	beq.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 8003e7e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003e80:	d825      	bhi.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003e82:	2b80      	cmp	r3, #128	@ 0x80
 8003e84:	d018      	beq.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8003e86:	2b80      	cmp	r3, #128	@ 0x80
 8003e88:	d821      	bhi.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d002      	beq.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8003e8e:	2b40      	cmp	r3, #64	@ 0x40
 8003e90:	d007      	beq.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 8003e92:	e01c      	b.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e94:	4b4f      	ldr	r3, [pc, #316]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e98:	4a4e      	ldr	r2, [pc, #312]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003e9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8003ea0:	e01e      	b.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ea2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003ea6:	3308      	adds	r3, #8
 8003ea8:	2100      	movs	r1, #0
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f001 fb94 	bl	80055d8 <RCCEx_PLL2_Config>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8003eb6:	e013      	b.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003eb8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003ebc:	3328      	adds	r3, #40	@ 0x28
 8003ebe:	2100      	movs	r1, #0
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f001 fc3b 	bl	800573c <RCCEx_PLL3_Config>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8003ecc:	e008      	b.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003ed4:	e004      	b.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8003ed6:	bf00      	nop
 8003ed8:	e002      	b.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8003eda:	bf00      	nop
 8003edc:	e000      	b.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8003ede:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ee0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d10a      	bne.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8003ee8:	4b3a      	ldr	r3, [pc, #232]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003eea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003eec:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003ef0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003ef4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ef6:	4a37      	ldr	r2, [pc, #220]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003ef8:	430b      	orrs	r3, r1
 8003efa:	6513      	str	r3, [r2, #80]	@ 0x50
 8003efc:	e003      	b.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003efe:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003f02:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8003f06:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f0e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003f12:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003f16:	2300      	movs	r3, #0
 8003f18:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003f1c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003f20:	460b      	mov	r3, r1
 8003f22:	4313      	orrs	r3, r2
 8003f24:	d05c      	beq.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 8003f26:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003f2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f2c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8003f30:	d03b      	beq.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8003f32:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8003f36:	d834      	bhi.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8003f38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f3c:	d037      	beq.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 8003f3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f42:	d82e      	bhi.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8003f44:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003f48:	d033      	beq.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003f4a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003f4e:	d828      	bhi.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8003f50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f54:	d01a      	beq.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 8003f56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f5a:	d822      	bhi.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d003      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x288>
 8003f60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f64:	d007      	beq.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8003f66:	e01c      	b.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f68:	4b1a      	ldr	r3, [pc, #104]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f6c:	4a19      	ldr	r2, [pc, #100]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003f6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8003f74:	e01e      	b.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f76:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003f7a:	3308      	adds	r3, #8
 8003f7c:	2100      	movs	r1, #0
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f001 fb2a 	bl	80055d8 <RCCEx_PLL2_Config>
 8003f84:	4603      	mov	r3, r0
 8003f86:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8003f8a:	e013      	b.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003f8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003f90:	3328      	adds	r3, #40	@ 0x28
 8003f92:	2100      	movs	r1, #0
 8003f94:	4618      	mov	r0, r3
 8003f96:	f001 fbd1 	bl	800573c <RCCEx_PLL3_Config>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8003fa0:	e008      	b.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003fa8:	e004      	b.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8003faa:	bf00      	nop
 8003fac:	e002      	b.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8003fae:	bf00      	nop
 8003fb0:	e000      	b.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8003fb2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fb4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d10d      	bne.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8003fbc:	4b05      	ldr	r3, [pc, #20]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003fbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fc0:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8003fc4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003fc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fca:	4a02      	ldr	r2, [pc, #8]	@ (8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003fcc:	430b      	orrs	r3, r1
 8003fce:	6513      	str	r3, [r2, #80]	@ 0x50
 8003fd0:	e006      	b.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8003fd2:	bf00      	nop
 8003fd4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fd8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003fdc:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003fe0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fe8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003fec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003ff6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003ffa:	460b      	mov	r3, r1
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	d03a      	beq.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8004000:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004006:	2b30      	cmp	r3, #48	@ 0x30
 8004008:	d01f      	beq.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x36a>
 800400a:	2b30      	cmp	r3, #48	@ 0x30
 800400c:	d819      	bhi.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x362>
 800400e:	2b20      	cmp	r3, #32
 8004010:	d00c      	beq.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8004012:	2b20      	cmp	r3, #32
 8004014:	d815      	bhi.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x362>
 8004016:	2b00      	cmp	r3, #0
 8004018:	d019      	beq.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x36e>
 800401a:	2b10      	cmp	r3, #16
 800401c:	d111      	bne.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800401e:	4bae      	ldr	r3, [pc, #696]	@ (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004022:	4aad      	ldr	r2, [pc, #692]	@ (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004024:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004028:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800402a:	e011      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800402c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004030:	3308      	adds	r3, #8
 8004032:	2102      	movs	r1, #2
 8004034:	4618      	mov	r0, r3
 8004036:	f001 facf 	bl	80055d8 <RCCEx_PLL2_Config>
 800403a:	4603      	mov	r3, r0
 800403c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8004040:	e006      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004048:	e002      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 800404a:	bf00      	nop
 800404c:	e000      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 800404e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004050:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004054:	2b00      	cmp	r3, #0
 8004056:	d10a      	bne.n	800406e <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004058:	4b9f      	ldr	r3, [pc, #636]	@ (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800405a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800405c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004060:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004064:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004066:	4a9c      	ldr	r2, [pc, #624]	@ (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004068:	430b      	orrs	r3, r1
 800406a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800406c:	e003      	b.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800406e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004072:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004076:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800407a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800407e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004082:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004086:	2300      	movs	r3, #0
 8004088:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800408c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004090:	460b      	mov	r3, r1
 8004092:	4313      	orrs	r3, r2
 8004094:	d051      	beq.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004096:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800409a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800409c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80040a0:	d035      	beq.n	800410e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80040a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80040a6:	d82e      	bhi.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x426>
 80040a8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80040ac:	d031      	beq.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x432>
 80040ae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80040b2:	d828      	bhi.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x426>
 80040b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040b8:	d01a      	beq.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x410>
 80040ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040be:	d822      	bhi.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x426>
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d003      	beq.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 80040c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040c8:	d007      	beq.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 80040ca:	e01c      	b.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040cc:	4b82      	ldr	r3, [pc, #520]	@ (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80040ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040d0:	4a81      	ldr	r2, [pc, #516]	@ (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80040d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80040d8:	e01c      	b.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80040da:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80040de:	3308      	adds	r3, #8
 80040e0:	2100      	movs	r1, #0
 80040e2:	4618      	mov	r0, r3
 80040e4:	f001 fa78 	bl	80055d8 <RCCEx_PLL2_Config>
 80040e8:	4603      	mov	r3, r0
 80040ea:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80040ee:	e011      	b.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80040f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80040f4:	3328      	adds	r3, #40	@ 0x28
 80040f6:	2100      	movs	r1, #0
 80040f8:	4618      	mov	r0, r3
 80040fa:	f001 fb1f 	bl	800573c <RCCEx_PLL3_Config>
 80040fe:	4603      	mov	r3, r0
 8004100:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004104:	e006      	b.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800410c:	e002      	b.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 800410e:	bf00      	nop
 8004110:	e000      	b.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8004112:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004114:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004118:	2b00      	cmp	r3, #0
 800411a:	d10a      	bne.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800411c:	4b6e      	ldr	r3, [pc, #440]	@ (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800411e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004120:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004124:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004128:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800412a:	4a6b      	ldr	r2, [pc, #428]	@ (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800412c:	430b      	orrs	r3, r1
 800412e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004130:	e003      	b.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004132:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004136:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800413a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800413e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004142:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004146:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800414a:	2300      	movs	r3, #0
 800414c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004150:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004154:	460b      	mov	r3, r1
 8004156:	4313      	orrs	r3, r2
 8004158:	d053      	beq.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800415a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800415e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004160:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004164:	d033      	beq.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8004166:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800416a:	d82c      	bhi.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800416c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004170:	d02f      	beq.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 8004172:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004176:	d826      	bhi.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8004178:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800417c:	d02b      	beq.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800417e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004182:	d820      	bhi.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8004184:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004188:	d012      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800418a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800418e:	d81a      	bhi.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8004190:	2b00      	cmp	r3, #0
 8004192:	d022      	beq.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 8004194:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004198:	d115      	bne.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800419a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800419e:	3308      	adds	r3, #8
 80041a0:	2101      	movs	r1, #1
 80041a2:	4618      	mov	r0, r3
 80041a4:	f001 fa18 	bl	80055d8 <RCCEx_PLL2_Config>
 80041a8:	4603      	mov	r3, r0
 80041aa:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80041ae:	e015      	b.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80041b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80041b4:	3328      	adds	r3, #40	@ 0x28
 80041b6:	2101      	movs	r1, #1
 80041b8:	4618      	mov	r0, r3
 80041ba:	f001 fabf 	bl	800573c <RCCEx_PLL3_Config>
 80041be:	4603      	mov	r3, r0
 80041c0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80041c4:	e00a      	b.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80041cc:	e006      	b.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 80041ce:	bf00      	nop
 80041d0:	e004      	b.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 80041d2:	bf00      	nop
 80041d4:	e002      	b.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 80041d6:	bf00      	nop
 80041d8:	e000      	b.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 80041da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041dc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d10a      	bne.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80041e4:	4b3c      	ldr	r3, [pc, #240]	@ (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80041e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041e8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80041ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80041f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041f2:	4a39      	ldr	r2, [pc, #228]	@ (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80041f4:	430b      	orrs	r3, r1
 80041f6:	6513      	str	r3, [r2, #80]	@ 0x50
 80041f8:	e003      	b.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041fa:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80041fe:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004202:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800420a:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800420e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004212:	2300      	movs	r3, #0
 8004214:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004218:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800421c:	460b      	mov	r3, r1
 800421e:	4313      	orrs	r3, r2
 8004220:	d060      	beq.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004222:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004226:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800422a:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 800422e:	d039      	beq.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 8004230:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 8004234:	d832      	bhi.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8004236:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800423a:	d035      	beq.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800423c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004240:	d82c      	bhi.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8004242:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004246:	d031      	beq.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8004248:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800424c:	d826      	bhi.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800424e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004252:	d02d      	beq.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8004254:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004258:	d820      	bhi.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800425a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800425e:	d012      	beq.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004260:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004264:	d81a      	bhi.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8004266:	2b00      	cmp	r3, #0
 8004268:	d024      	beq.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800426a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800426e:	d115      	bne.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004270:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004274:	3308      	adds	r3, #8
 8004276:	2101      	movs	r1, #1
 8004278:	4618      	mov	r0, r3
 800427a:	f001 f9ad 	bl	80055d8 <RCCEx_PLL2_Config>
 800427e:	4603      	mov	r3, r0
 8004280:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004284:	e017      	b.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004286:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800428a:	3328      	adds	r3, #40	@ 0x28
 800428c:	2101      	movs	r1, #1
 800428e:	4618      	mov	r0, r3
 8004290:	f001 fa54 	bl	800573c <RCCEx_PLL3_Config>
 8004294:	4603      	mov	r3, r0
 8004296:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800429a:	e00c      	b.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80042a2:	e008      	b.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80042a4:	bf00      	nop
 80042a6:	e006      	b.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80042a8:	bf00      	nop
 80042aa:	e004      	b.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80042ac:	bf00      	nop
 80042ae:	e002      	b.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80042b0:	bf00      	nop
 80042b2:	e000      	b.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80042b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042b6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d10e      	bne.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80042be:	4b06      	ldr	r3, [pc, #24]	@ (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80042c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042c2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80042c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80042ca:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80042ce:	4a02      	ldr	r2, [pc, #8]	@ (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80042d0:	430b      	orrs	r3, r1
 80042d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80042d4:	e006      	b.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80042d6:	bf00      	nop
 80042d8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042dc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80042e0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80042e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80042e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042ec:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80042f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80042f4:	2300      	movs	r3, #0
 80042f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80042fa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80042fe:	460b      	mov	r3, r1
 8004300:	4313      	orrs	r3, r2
 8004302:	d037      	beq.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004304:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004308:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800430a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800430e:	d00e      	beq.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8004310:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004314:	d816      	bhi.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8004316:	2b00      	cmp	r3, #0
 8004318:	d018      	beq.n	800434c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800431a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800431e:	d111      	bne.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004320:	4bc4      	ldr	r3, [pc, #784]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004324:	4ac3      	ldr	r2, [pc, #780]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004326:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800432a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800432c:	e00f      	b.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800432e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004332:	3308      	adds	r3, #8
 8004334:	2101      	movs	r1, #1
 8004336:	4618      	mov	r0, r3
 8004338:	f001 f94e 	bl	80055d8 <RCCEx_PLL2_Config>
 800433c:	4603      	mov	r3, r0
 800433e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004342:	e004      	b.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800434a:	e000      	b.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800434c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800434e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004352:	2b00      	cmp	r3, #0
 8004354:	d10a      	bne.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004356:	4bb7      	ldr	r3, [pc, #732]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004358:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800435a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800435e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004362:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004364:	4ab3      	ldr	r2, [pc, #716]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004366:	430b      	orrs	r3, r1
 8004368:	6513      	str	r3, [r2, #80]	@ 0x50
 800436a:	e003      	b.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800436c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004370:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004374:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800437c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004380:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004384:	2300      	movs	r3, #0
 8004386:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800438a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800438e:	460b      	mov	r3, r1
 8004390:	4313      	orrs	r3, r2
 8004392:	d039      	beq.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004394:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004398:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800439a:	2b03      	cmp	r3, #3
 800439c:	d81c      	bhi.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800439e:	a201      	add	r2, pc, #4	@ (adr r2, 80043a4 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80043a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043a4:	080043e1 	.word	0x080043e1
 80043a8:	080043b5 	.word	0x080043b5
 80043ac:	080043c3 	.word	0x080043c3
 80043b0:	080043e1 	.word	0x080043e1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043b4:	4b9f      	ldr	r3, [pc, #636]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80043b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043b8:	4a9e      	ldr	r2, [pc, #632]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80043ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80043c0:	e00f      	b.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80043c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80043c6:	3308      	adds	r3, #8
 80043c8:	2102      	movs	r1, #2
 80043ca:	4618      	mov	r0, r3
 80043cc:	f001 f904 	bl	80055d8 <RCCEx_PLL2_Config>
 80043d0:	4603      	mov	r3, r0
 80043d2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 80043d6:	e004      	b.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80043de:	e000      	b.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 80043e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043e2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d10a      	bne.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80043ea:	4b92      	ldr	r3, [pc, #584]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80043ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043ee:	f023 0103 	bic.w	r1, r3, #3
 80043f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80043f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043f8:	4a8e      	ldr	r2, [pc, #568]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80043fa:	430b      	orrs	r3, r1
 80043fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80043fe:	e003      	b.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004400:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004404:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004408:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800440c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004410:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004414:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004418:	2300      	movs	r3, #0
 800441a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800441e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004422:	460b      	mov	r3, r1
 8004424:	4313      	orrs	r3, r2
 8004426:	f000 8099 	beq.w	800455c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800442a:	4b83      	ldr	r3, [pc, #524]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a82      	ldr	r2, [pc, #520]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004430:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004434:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004436:	f7fd fab5 	bl	80019a4 <HAL_GetTick>
 800443a:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800443e:	e00b      	b.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004440:	f7fd fab0 	bl	80019a4 <HAL_GetTick>
 8004444:	4602      	mov	r2, r0
 8004446:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800444a:	1ad3      	subs	r3, r2, r3
 800444c:	2b64      	cmp	r3, #100	@ 0x64
 800444e:	d903      	bls.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8004450:	2303      	movs	r3, #3
 8004452:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004456:	e005      	b.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004458:	4b77      	ldr	r3, [pc, #476]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004460:	2b00      	cmp	r3, #0
 8004462:	d0ed      	beq.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8004464:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004468:	2b00      	cmp	r3, #0
 800446a:	d173      	bne.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800446c:	4b71      	ldr	r3, [pc, #452]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800446e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004470:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004474:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004478:	4053      	eors	r3, r2
 800447a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800447e:	2b00      	cmp	r3, #0
 8004480:	d015      	beq.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004482:	4b6c      	ldr	r3, [pc, #432]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004484:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004486:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800448a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800448e:	4b69      	ldr	r3, [pc, #420]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004490:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004492:	4a68      	ldr	r2, [pc, #416]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004494:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004498:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800449a:	4b66      	ldr	r3, [pc, #408]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800449c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800449e:	4a65      	ldr	r2, [pc, #404]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80044a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044a4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80044a6:	4a63      	ldr	r2, [pc, #396]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80044a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ac:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80044ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80044b2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80044b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044ba:	d118      	bne.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044bc:	f7fd fa72 	bl	80019a4 <HAL_GetTick>
 80044c0:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80044c4:	e00d      	b.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044c6:	f7fd fa6d 	bl	80019a4 <HAL_GetTick>
 80044ca:	4602      	mov	r2, r0
 80044cc:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80044d0:	1ad2      	subs	r2, r2, r3
 80044d2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80044d6:	429a      	cmp	r2, r3
 80044d8:	d903      	bls.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 80044da:	2303      	movs	r3, #3
 80044dc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
            break;
 80044e0:	e005      	b.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80044e2:	4b54      	ldr	r3, [pc, #336]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80044e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044e6:	f003 0302 	and.w	r3, r3, #2
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d0eb      	beq.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 80044ee:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d129      	bne.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80044fa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80044fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004502:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004506:	d10e      	bne.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8004508:	4b4a      	ldr	r3, [pc, #296]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800450a:	691b      	ldr	r3, [r3, #16]
 800450c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004510:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004514:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004518:	091a      	lsrs	r2, r3, #4
 800451a:	4b48      	ldr	r3, [pc, #288]	@ (800463c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800451c:	4013      	ands	r3, r2
 800451e:	4a45      	ldr	r2, [pc, #276]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004520:	430b      	orrs	r3, r1
 8004522:	6113      	str	r3, [r2, #16]
 8004524:	e005      	b.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8004526:	4b43      	ldr	r3, [pc, #268]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004528:	691b      	ldr	r3, [r3, #16]
 800452a:	4a42      	ldr	r2, [pc, #264]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800452c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004530:	6113      	str	r3, [r2, #16]
 8004532:	4b40      	ldr	r3, [pc, #256]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004534:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004536:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800453a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800453e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004542:	4a3c      	ldr	r2, [pc, #240]	@ (8004634 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004544:	430b      	orrs	r3, r1
 8004546:	6713      	str	r3, [r2, #112]	@ 0x70
 8004548:	e008      	b.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800454a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800454e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 8004552:	e003      	b.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004554:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004558:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800455c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004564:	f002 0301 	and.w	r3, r2, #1
 8004568:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800456c:	2300      	movs	r3, #0
 800456e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004572:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004576:	460b      	mov	r3, r1
 8004578:	4313      	orrs	r3, r2
 800457a:	f000 8090 	beq.w	800469e <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800457e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004582:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004586:	2b28      	cmp	r3, #40	@ 0x28
 8004588:	d870      	bhi.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800458a:	a201      	add	r2, pc, #4	@ (adr r2, 8004590 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800458c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004590:	08004675 	.word	0x08004675
 8004594:	0800466d 	.word	0x0800466d
 8004598:	0800466d 	.word	0x0800466d
 800459c:	0800466d 	.word	0x0800466d
 80045a0:	0800466d 	.word	0x0800466d
 80045a4:	0800466d 	.word	0x0800466d
 80045a8:	0800466d 	.word	0x0800466d
 80045ac:	0800466d 	.word	0x0800466d
 80045b0:	08004641 	.word	0x08004641
 80045b4:	0800466d 	.word	0x0800466d
 80045b8:	0800466d 	.word	0x0800466d
 80045bc:	0800466d 	.word	0x0800466d
 80045c0:	0800466d 	.word	0x0800466d
 80045c4:	0800466d 	.word	0x0800466d
 80045c8:	0800466d 	.word	0x0800466d
 80045cc:	0800466d 	.word	0x0800466d
 80045d0:	08004657 	.word	0x08004657
 80045d4:	0800466d 	.word	0x0800466d
 80045d8:	0800466d 	.word	0x0800466d
 80045dc:	0800466d 	.word	0x0800466d
 80045e0:	0800466d 	.word	0x0800466d
 80045e4:	0800466d 	.word	0x0800466d
 80045e8:	0800466d 	.word	0x0800466d
 80045ec:	0800466d 	.word	0x0800466d
 80045f0:	08004675 	.word	0x08004675
 80045f4:	0800466d 	.word	0x0800466d
 80045f8:	0800466d 	.word	0x0800466d
 80045fc:	0800466d 	.word	0x0800466d
 8004600:	0800466d 	.word	0x0800466d
 8004604:	0800466d 	.word	0x0800466d
 8004608:	0800466d 	.word	0x0800466d
 800460c:	0800466d 	.word	0x0800466d
 8004610:	08004675 	.word	0x08004675
 8004614:	0800466d 	.word	0x0800466d
 8004618:	0800466d 	.word	0x0800466d
 800461c:	0800466d 	.word	0x0800466d
 8004620:	0800466d 	.word	0x0800466d
 8004624:	0800466d 	.word	0x0800466d
 8004628:	0800466d 	.word	0x0800466d
 800462c:	0800466d 	.word	0x0800466d
 8004630:	08004675 	.word	0x08004675
 8004634:	58024400 	.word	0x58024400
 8004638:	58024800 	.word	0x58024800
 800463c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004640:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004644:	3308      	adds	r3, #8
 8004646:	2101      	movs	r1, #1
 8004648:	4618      	mov	r0, r3
 800464a:	f000 ffc5 	bl	80055d8 <RCCEx_PLL2_Config>
 800464e:	4603      	mov	r3, r0
 8004650:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004654:	e00f      	b.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004656:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800465a:	3328      	adds	r3, #40	@ 0x28
 800465c:	2101      	movs	r1, #1
 800465e:	4618      	mov	r0, r3
 8004660:	f001 f86c 	bl	800573c <RCCEx_PLL3_Config>
 8004664:	4603      	mov	r3, r0
 8004666:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800466a:	e004      	b.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004672:	e000      	b.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8004674:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004676:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800467a:	2b00      	cmp	r3, #0
 800467c:	d10b      	bne.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800467e:	4bc0      	ldr	r3, [pc, #768]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004680:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004682:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004686:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800468a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800468e:	4abc      	ldr	r2, [pc, #752]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004690:	430b      	orrs	r3, r1
 8004692:	6553      	str	r3, [r2, #84]	@ 0x54
 8004694:	e003      	b.n	800469e <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004696:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800469a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800469e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80046a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046a6:	f002 0302 	and.w	r3, r2, #2
 80046aa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80046ae:	2300      	movs	r3, #0
 80046b0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80046b4:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80046b8:	460b      	mov	r3, r1
 80046ba:	4313      	orrs	r3, r2
 80046bc:	d043      	beq.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80046be:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80046c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046c6:	2b05      	cmp	r3, #5
 80046c8:	d824      	bhi.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0xa34>
 80046ca:	a201      	add	r2, pc, #4	@ (adr r2, 80046d0 <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 80046cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046d0:	0800471d 	.word	0x0800471d
 80046d4:	080046e9 	.word	0x080046e9
 80046d8:	080046ff 	.word	0x080046ff
 80046dc:	0800471d 	.word	0x0800471d
 80046e0:	0800471d 	.word	0x0800471d
 80046e4:	0800471d 	.word	0x0800471d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80046e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80046ec:	3308      	adds	r3, #8
 80046ee:	2101      	movs	r1, #1
 80046f0:	4618      	mov	r0, r3
 80046f2:	f000 ff71 	bl	80055d8 <RCCEx_PLL2_Config>
 80046f6:	4603      	mov	r3, r0
 80046f8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80046fc:	e00f      	b.n	800471e <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80046fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004702:	3328      	adds	r3, #40	@ 0x28
 8004704:	2101      	movs	r1, #1
 8004706:	4618      	mov	r0, r3
 8004708:	f001 f818 	bl	800573c <RCCEx_PLL3_Config>
 800470c:	4603      	mov	r3, r0
 800470e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004712:	e004      	b.n	800471e <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800471a:	e000      	b.n	800471e <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 800471c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800471e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004722:	2b00      	cmp	r3, #0
 8004724:	d10b      	bne.n	800473e <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004726:	4b96      	ldr	r3, [pc, #600]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004728:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800472a:	f023 0107 	bic.w	r1, r3, #7
 800472e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004732:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004736:	4a92      	ldr	r2, [pc, #584]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004738:	430b      	orrs	r3, r1
 800473a:	6553      	str	r3, [r2, #84]	@ 0x54
 800473c:	e003      	b.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800473e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004742:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004746:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800474a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800474e:	f002 0304 	and.w	r3, r2, #4
 8004752:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004756:	2300      	movs	r3, #0
 8004758:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800475c:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004760:	460b      	mov	r3, r1
 8004762:	4313      	orrs	r3, r2
 8004764:	d043      	beq.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004766:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800476a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800476e:	2b05      	cmp	r3, #5
 8004770:	d824      	bhi.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0xadc>
 8004772:	a201      	add	r2, pc, #4	@ (adr r2, 8004778 <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 8004774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004778:	080047c5 	.word	0x080047c5
 800477c:	08004791 	.word	0x08004791
 8004780:	080047a7 	.word	0x080047a7
 8004784:	080047c5 	.word	0x080047c5
 8004788:	080047c5 	.word	0x080047c5
 800478c:	080047c5 	.word	0x080047c5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004790:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004794:	3308      	adds	r3, #8
 8004796:	2101      	movs	r1, #1
 8004798:	4618      	mov	r0, r3
 800479a:	f000 ff1d 	bl	80055d8 <RCCEx_PLL2_Config>
 800479e:	4603      	mov	r3, r0
 80047a0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80047a4:	e00f      	b.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80047a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80047aa:	3328      	adds	r3, #40	@ 0x28
 80047ac:	2101      	movs	r1, #1
 80047ae:	4618      	mov	r0, r3
 80047b0:	f000 ffc4 	bl	800573c <RCCEx_PLL3_Config>
 80047b4:	4603      	mov	r3, r0
 80047b6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80047ba:	e004      	b.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047bc:	2301      	movs	r3, #1
 80047be:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80047c2:	e000      	b.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 80047c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047c6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d10b      	bne.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80047ce:	4b6c      	ldr	r3, [pc, #432]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80047d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047d2:	f023 0107 	bic.w	r1, r3, #7
 80047d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80047da:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80047de:	4a68      	ldr	r2, [pc, #416]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80047e0:	430b      	orrs	r3, r1
 80047e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80047e4:	e003      	b.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047e6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80047ea:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80047ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80047f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f6:	f002 0320 	and.w	r3, r2, #32
 80047fa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80047fe:	2300      	movs	r3, #0
 8004800:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004804:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004808:	460b      	mov	r3, r1
 800480a:	4313      	orrs	r3, r2
 800480c:	d055      	beq.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800480e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004812:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004816:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800481a:	d033      	beq.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800481c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004820:	d82c      	bhi.n	800487c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8004822:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004826:	d02f      	beq.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8004828:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800482c:	d826      	bhi.n	800487c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800482e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004832:	d02b      	beq.n	800488c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8004834:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004838:	d820      	bhi.n	800487c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800483a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800483e:	d012      	beq.n	8004866 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 8004840:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004844:	d81a      	bhi.n	800487c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8004846:	2b00      	cmp	r3, #0
 8004848:	d022      	beq.n	8004890 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 800484a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800484e:	d115      	bne.n	800487c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004850:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004854:	3308      	adds	r3, #8
 8004856:	2100      	movs	r1, #0
 8004858:	4618      	mov	r0, r3
 800485a:	f000 febd 	bl	80055d8 <RCCEx_PLL2_Config>
 800485e:	4603      	mov	r3, r0
 8004860:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004864:	e015      	b.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004866:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800486a:	3328      	adds	r3, #40	@ 0x28
 800486c:	2102      	movs	r1, #2
 800486e:	4618      	mov	r0, r3
 8004870:	f000 ff64 	bl	800573c <RCCEx_PLL3_Config>
 8004874:	4603      	mov	r3, r0
 8004876:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800487a:	e00a      	b.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004882:	e006      	b.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8004884:	bf00      	nop
 8004886:	e004      	b.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8004888:	bf00      	nop
 800488a:	e002      	b.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800488c:	bf00      	nop
 800488e:	e000      	b.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8004890:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004892:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004896:	2b00      	cmp	r3, #0
 8004898:	d10b      	bne.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800489a:	4b39      	ldr	r3, [pc, #228]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800489c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800489e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80048a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80048a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80048aa:	4a35      	ldr	r2, [pc, #212]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80048ac:	430b      	orrs	r3, r1
 80048ae:	6553      	str	r3, [r2, #84]	@ 0x54
 80048b0:	e003      	b.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048b2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80048b6:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80048ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80048be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048c2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80048c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80048ca:	2300      	movs	r3, #0
 80048cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80048d0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80048d4:	460b      	mov	r3, r1
 80048d6:	4313      	orrs	r3, r2
 80048d8:	d058      	beq.n	800498c <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80048da:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80048de:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80048e2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80048e6:	d033      	beq.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80048e8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80048ec:	d82c      	bhi.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80048ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048f2:	d02f      	beq.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80048f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048f8:	d826      	bhi.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80048fa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80048fe:	d02b      	beq.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8004900:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004904:	d820      	bhi.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8004906:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800490a:	d012      	beq.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0xc52>
 800490c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004910:	d81a      	bhi.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8004912:	2b00      	cmp	r3, #0
 8004914:	d022      	beq.n	800495c <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 8004916:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800491a:	d115      	bne.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800491c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004920:	3308      	adds	r3, #8
 8004922:	2100      	movs	r1, #0
 8004924:	4618      	mov	r0, r3
 8004926:	f000 fe57 	bl	80055d8 <RCCEx_PLL2_Config>
 800492a:	4603      	mov	r3, r0
 800492c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004930:	e015      	b.n	800495e <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004932:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004936:	3328      	adds	r3, #40	@ 0x28
 8004938:	2102      	movs	r1, #2
 800493a:	4618      	mov	r0, r3
 800493c:	f000 fefe 	bl	800573c <RCCEx_PLL3_Config>
 8004940:	4603      	mov	r3, r0
 8004942:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004946:	e00a      	b.n	800495e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800494e:	e006      	b.n	800495e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8004950:	bf00      	nop
 8004952:	e004      	b.n	800495e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8004954:	bf00      	nop
 8004956:	e002      	b.n	800495e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8004958:	bf00      	nop
 800495a:	e000      	b.n	800495e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800495c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800495e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004962:	2b00      	cmp	r3, #0
 8004964:	d10e      	bne.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004966:	4b06      	ldr	r3, [pc, #24]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800496a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800496e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004972:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004976:	4a02      	ldr	r2, [pc, #8]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004978:	430b      	orrs	r3, r1
 800497a:	6593      	str	r3, [r2, #88]	@ 0x58
 800497c:	e006      	b.n	800498c <HAL_RCCEx_PeriphCLKConfig+0xcac>
 800497e:	bf00      	nop
 8004980:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004984:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004988:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800498c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004994:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004998:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800499c:	2300      	movs	r3, #0
 800499e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80049a2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80049a6:	460b      	mov	r3, r1
 80049a8:	4313      	orrs	r3, r2
 80049aa:	d055      	beq.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80049ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80049b0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80049b4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80049b8:	d033      	beq.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80049ba:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80049be:	d82c      	bhi.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80049c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049c4:	d02f      	beq.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80049c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049ca:	d826      	bhi.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80049cc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80049d0:	d02b      	beq.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80049d2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80049d6:	d820      	bhi.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80049d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80049dc:	d012      	beq.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0xd24>
 80049de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80049e2:	d81a      	bhi.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d022      	beq.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 80049e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049ec:	d115      	bne.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80049ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80049f2:	3308      	adds	r3, #8
 80049f4:	2100      	movs	r1, #0
 80049f6:	4618      	mov	r0, r3
 80049f8:	f000 fdee 	bl	80055d8 <RCCEx_PLL2_Config>
 80049fc:	4603      	mov	r3, r0
 80049fe:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004a02:	e015      	b.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004a04:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a08:	3328      	adds	r3, #40	@ 0x28
 8004a0a:	2102      	movs	r1, #2
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f000 fe95 	bl	800573c <RCCEx_PLL3_Config>
 8004a12:	4603      	mov	r3, r0
 8004a14:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004a18:	e00a      	b.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004a20:	e006      	b.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8004a22:	bf00      	nop
 8004a24:	e004      	b.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8004a26:	bf00      	nop
 8004a28:	e002      	b.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8004a2a:	bf00      	nop
 8004a2c:	e000      	b.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8004a2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a30:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d10b      	bne.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004a38:	4ba1      	ldr	r3, [pc, #644]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004a3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a3c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004a40:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a44:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004a48:	4a9d      	ldr	r2, [pc, #628]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004a4a:	430b      	orrs	r3, r1
 8004a4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a4e:	e003      	b.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a50:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004a54:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004a58:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a60:	f002 0308 	and.w	r3, r2, #8
 8004a64:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004a68:	2300      	movs	r3, #0
 8004a6a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004a6e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004a72:	460b      	mov	r3, r1
 8004a74:	4313      	orrs	r3, r2
 8004a76:	d01e      	beq.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004a78:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a84:	d10c      	bne.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004a86:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a8a:	3328      	adds	r3, #40	@ 0x28
 8004a8c:	2102      	movs	r1, #2
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f000 fe54 	bl	800573c <RCCEx_PLL3_Config>
 8004a94:	4603      	mov	r3, r0
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d002      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004aa0:	4b87      	ldr	r3, [pc, #540]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004aa2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004aa4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004aa8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004aac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ab0:	4a83      	ldr	r2, [pc, #524]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004ab2:	430b      	orrs	r3, r1
 8004ab4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004ab6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004abe:	f002 0310 	and.w	r3, r2, #16
 8004ac2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004acc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004ad0:	460b      	mov	r3, r1
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	d01e      	beq.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004ad6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004ada:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004ade:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ae2:	d10c      	bne.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004ae4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004ae8:	3328      	adds	r3, #40	@ 0x28
 8004aea:	2102      	movs	r1, #2
 8004aec:	4618      	mov	r0, r3
 8004aee:	f000 fe25 	bl	800573c <RCCEx_PLL3_Config>
 8004af2:	4603      	mov	r3, r0
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d002      	beq.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004afe:	4b70      	ldr	r3, [pc, #448]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004b00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b02:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004b06:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b0a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004b0e:	4a6c      	ldr	r2, [pc, #432]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004b10:	430b      	orrs	r3, r1
 8004b12:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004b14:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b1c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004b20:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004b24:	2300      	movs	r3, #0
 8004b26:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004b2a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004b2e:	460b      	mov	r3, r1
 8004b30:	4313      	orrs	r3, r2
 8004b32:	d03e      	beq.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004b34:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b38:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004b3c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004b40:	d022      	beq.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0xea8>
 8004b42:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004b46:	d81b      	bhi.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d003      	beq.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0xe74>
 8004b4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b50:	d00b      	beq.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 8004b52:	e015      	b.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b54:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b58:	3308      	adds	r3, #8
 8004b5a:	2100      	movs	r1, #0
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f000 fd3b 	bl	80055d8 <RCCEx_PLL2_Config>
 8004b62:	4603      	mov	r3, r0
 8004b64:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004b68:	e00f      	b.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004b6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b6e:	3328      	adds	r3, #40	@ 0x28
 8004b70:	2102      	movs	r1, #2
 8004b72:	4618      	mov	r0, r3
 8004b74:	f000 fde2 	bl	800573c <RCCEx_PLL3_Config>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004b7e:	e004      	b.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004b86:	e000      	b.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 8004b88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b8a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d10b      	bne.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b92:	4b4b      	ldr	r3, [pc, #300]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004b94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b96:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004b9a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b9e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004ba2:	4a47      	ldr	r2, [pc, #284]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004ba4:	430b      	orrs	r3, r1
 8004ba6:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ba8:	e003      	b.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004baa:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004bae:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004bb2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bba:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004bbe:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004bc4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004bc8:	460b      	mov	r3, r1
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	d03b      	beq.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004bce:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bd6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004bda:	d01f      	beq.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 8004bdc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004be0:	d818      	bhi.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8004be2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004be6:	d003      	beq.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0xf10>
 8004be8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004bec:	d007      	beq.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 8004bee:	e011      	b.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004bf0:	4b33      	ldr	r3, [pc, #204]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bf4:	4a32      	ldr	r2, [pc, #200]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004bf6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004bfa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004bfc:	e00f      	b.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004bfe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004c02:	3328      	adds	r3, #40	@ 0x28
 8004c04:	2101      	movs	r1, #1
 8004c06:	4618      	mov	r0, r3
 8004c08:	f000 fd98 	bl	800573c <RCCEx_PLL3_Config>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 8004c12:	e004      	b.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004c1a:	e000      	b.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 8004c1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c1e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d10b      	bne.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004c26:	4b26      	ldr	r3, [pc, #152]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004c28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c2a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004c2e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c36:	4a22      	ldr	r2, [pc, #136]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004c38:	430b      	orrs	r3, r1
 8004c3a:	6553      	str	r3, [r2, #84]	@ 0x54
 8004c3c:	e003      	b.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c3e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004c42:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004c46:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c4e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004c52:	673b      	str	r3, [r7, #112]	@ 0x70
 8004c54:	2300      	movs	r3, #0
 8004c56:	677b      	str	r3, [r7, #116]	@ 0x74
 8004c58:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004c5c:	460b      	mov	r3, r1
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	d034      	beq.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004c62:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004c66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d003      	beq.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0xf94>
 8004c6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c70:	d007      	beq.n	8004c82 <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 8004c72:	e011      	b.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c74:	4b12      	ldr	r3, [pc, #72]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c78:	4a11      	ldr	r2, [pc, #68]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004c7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004c80:	e00e      	b.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004c82:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004c86:	3308      	adds	r3, #8
 8004c88:	2102      	movs	r1, #2
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f000 fca4 	bl	80055d8 <RCCEx_PLL2_Config>
 8004c90:	4603      	mov	r3, r0
 8004c92:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004c96:	e003      	b.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004c9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ca0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d10d      	bne.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004ca8:	4b05      	ldr	r3, [pc, #20]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004caa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cac:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004cb0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004cb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cb6:	4a02      	ldr	r2, [pc, #8]	@ (8004cc0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004cb8:	430b      	orrs	r3, r1
 8004cba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004cbc:	e006      	b.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0xfec>
 8004cbe:	bf00      	nop
 8004cc0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cc4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004cc8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004ccc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cd4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004cd8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004cda:	2300      	movs	r3, #0
 8004cdc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004cde:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004ce2:	460b      	mov	r3, r1
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	d00c      	beq.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004ce8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004cec:	3328      	adds	r3, #40	@ 0x28
 8004cee:	2102      	movs	r1, #2
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f000 fd23 	bl	800573c <RCCEx_PLL3_Config>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d002      	beq.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004d02:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d0a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004d0e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004d10:	2300      	movs	r3, #0
 8004d12:	667b      	str	r3, [r7, #100]	@ 0x64
 8004d14:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004d18:	460b      	mov	r3, r1
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	d038      	beq.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004d1e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d26:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d2a:	d018      	beq.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0x107e>
 8004d2c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d30:	d811      	bhi.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8004d32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d36:	d014      	beq.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x1082>
 8004d38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d3c:	d80b      	bhi.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d011      	beq.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x1086>
 8004d42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d46:	d106      	bne.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d48:	4bc3      	ldr	r3, [pc, #780]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d4c:	4ac2      	ldr	r2, [pc, #776]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004d4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004d54:	e008      	b.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004d5c:	e004      	b.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8004d5e:	bf00      	nop
 8004d60:	e002      	b.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8004d62:	bf00      	nop
 8004d64:	e000      	b.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8004d66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d68:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d10b      	bne.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004d70:	4bb9      	ldr	r3, [pc, #740]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004d72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d74:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004d78:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004d7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d80:	4ab5      	ldr	r2, [pc, #724]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004d82:	430b      	orrs	r3, r1
 8004d84:	6553      	str	r3, [r2, #84]	@ 0x54
 8004d86:	e003      	b.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d88:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004d8c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004d90:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d98:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004d9c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004d9e:	2300      	movs	r3, #0
 8004da0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004da2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004da6:	460b      	mov	r3, r1
 8004da8:	4313      	orrs	r3, r2
 8004daa:	d009      	beq.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004dac:	4baa      	ldr	r3, [pc, #680]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004dae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004db0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004db4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004db8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004dba:	4aa7      	ldr	r2, [pc, #668]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004dbc:	430b      	orrs	r3, r1
 8004dbe:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004dc0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dc8:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004dcc:	653b      	str	r3, [r7, #80]	@ 0x50
 8004dce:	2300      	movs	r3, #0
 8004dd0:	657b      	str	r3, [r7, #84]	@ 0x54
 8004dd2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004dd6:	460b      	mov	r3, r1
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	d009      	beq.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004ddc:	4b9e      	ldr	r3, [pc, #632]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004dde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004de0:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004de4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004de8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dea:	4a9b      	ldr	r2, [pc, #620]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004dec:	430b      	orrs	r3, r1
 8004dee:	6513      	str	r3, [r2, #80]	@ 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8004df0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004df8:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004dfc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004dfe:	2300      	movs	r3, #0
 8004e00:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e02:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004e06:	460b      	mov	r3, r1
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	d009      	beq.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8004e0c:	4b92      	ldr	r3, [pc, #584]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004e0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e10:	f023 6100 	bic.w	r1, r3, #134217728	@ 0x8000000
 8004e14:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e1a:	4a8f      	ldr	r2, [pc, #572]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004e1c:	430b      	orrs	r3, r1
 8004e1e:	6593      	str	r3, [r2, #88]	@ 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004e20:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e28:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004e2c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004e2e:	2300      	movs	r3, #0
 8004e30:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e32:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004e36:	460b      	mov	r3, r1
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	d00e      	beq.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004e3c:	4b86      	ldr	r3, [pc, #536]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004e3e:	691b      	ldr	r3, [r3, #16]
 8004e40:	4a85      	ldr	r2, [pc, #532]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004e42:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004e46:	6113      	str	r3, [r2, #16]
 8004e48:	4b83      	ldr	r3, [pc, #524]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004e4a:	6919      	ldr	r1, [r3, #16]
 8004e4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e50:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004e54:	4a80      	ldr	r2, [pc, #512]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004e56:	430b      	orrs	r3, r1
 8004e58:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004e5a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e62:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004e66:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004e68:	2300      	movs	r3, #0
 8004e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e6c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004e70:	460b      	mov	r3, r1
 8004e72:	4313      	orrs	r3, r2
 8004e74:	d009      	beq.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004e76:	4b78      	ldr	r3, [pc, #480]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e7a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004e7e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e84:	4a74      	ldr	r2, [pc, #464]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004e86:	430b      	orrs	r3, r1
 8004e88:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004e8a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e92:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004e96:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e98:	2300      	movs	r3, #0
 8004e9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e9c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004ea0:	460b      	mov	r3, r1
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	d00a      	beq.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004ea6:	4b6c      	ldr	r3, [pc, #432]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004ea8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eaa:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004eae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004eb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004eb6:	4a68      	ldr	r2, [pc, #416]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004eb8:	430b      	orrs	r3, r1
 8004eba:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004ebc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ec4:	2100      	movs	r1, #0
 8004ec6:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004ec8:	f003 0301 	and.w	r3, r3, #1
 8004ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ece:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004ed2:	460b      	mov	r3, r1
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	d011      	beq.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004ed8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004edc:	3308      	adds	r3, #8
 8004ede:	2100      	movs	r1, #0
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f000 fb79 	bl	80055d8 <RCCEx_PLL2_Config>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8004eec:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d003      	beq.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ef4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004ef8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004efc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f04:	2100      	movs	r1, #0
 8004f06:	6239      	str	r1, [r7, #32]
 8004f08:	f003 0302 	and.w	r3, r3, #2
 8004f0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f0e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004f12:	460b      	mov	r3, r1
 8004f14:	4313      	orrs	r3, r2
 8004f16:	d011      	beq.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004f18:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f1c:	3308      	adds	r3, #8
 8004f1e:	2101      	movs	r1, #1
 8004f20:	4618      	mov	r0, r3
 8004f22:	f000 fb59 	bl	80055d8 <RCCEx_PLL2_Config>
 8004f26:	4603      	mov	r3, r0
 8004f28:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8004f2c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d003      	beq.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f34:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004f38:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004f3c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f44:	2100      	movs	r1, #0
 8004f46:	61b9      	str	r1, [r7, #24]
 8004f48:	f003 0304 	and.w	r3, r3, #4
 8004f4c:	61fb      	str	r3, [r7, #28]
 8004f4e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004f52:	460b      	mov	r3, r1
 8004f54:	4313      	orrs	r3, r2
 8004f56:	d011      	beq.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004f58:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f5c:	3308      	adds	r3, #8
 8004f5e:	2102      	movs	r1, #2
 8004f60:	4618      	mov	r0, r3
 8004f62:	f000 fb39 	bl	80055d8 <RCCEx_PLL2_Config>
 8004f66:	4603      	mov	r3, r0
 8004f68:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8004f6c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d003      	beq.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f74:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004f78:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004f7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f84:	2100      	movs	r1, #0
 8004f86:	6139      	str	r1, [r7, #16]
 8004f88:	f003 0308 	and.w	r3, r3, #8
 8004f8c:	617b      	str	r3, [r7, #20]
 8004f8e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004f92:	460b      	mov	r3, r1
 8004f94:	4313      	orrs	r3, r2
 8004f96:	d011      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004f98:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f9c:	3328      	adds	r3, #40	@ 0x28
 8004f9e:	2100      	movs	r1, #0
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f000 fbcb 	bl	800573c <RCCEx_PLL3_Config>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  
    if (ret == HAL_OK)
 8004fac:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d003      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fb4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004fb8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004fbc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fc4:	2100      	movs	r1, #0
 8004fc6:	60b9      	str	r1, [r7, #8]
 8004fc8:	f003 0310 	and.w	r3, r3, #16
 8004fcc:	60fb      	str	r3, [r7, #12]
 8004fce:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004fd2:	460b      	mov	r3, r1
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	d011      	beq.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004fd8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004fdc:	3328      	adds	r3, #40	@ 0x28
 8004fde:	2101      	movs	r1, #1
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f000 fbab 	bl	800573c <RCCEx_PLL3_Config>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8004fec:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d003      	beq.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ff4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004ff8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004ffc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005004:	2100      	movs	r1, #0
 8005006:	6039      	str	r1, [r7, #0]
 8005008:	f003 0320 	and.w	r3, r3, #32
 800500c:	607b      	str	r3, [r7, #4]
 800500e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005012:	460b      	mov	r3, r1
 8005014:	4313      	orrs	r3, r2
 8005016:	d011      	beq.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005018:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800501c:	3328      	adds	r3, #40	@ 0x28
 800501e:	2102      	movs	r1, #2
 8005020:	4618      	mov	r0, r3
 8005022:	f000 fb8b 	bl	800573c <RCCEx_PLL3_Config>
 8005026:	4603      	mov	r3, r0
 8005028:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 800502c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005030:	2b00      	cmp	r3, #0
 8005032:	d003      	beq.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005034:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005038:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }

  if (status == HAL_OK)
 800503c:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8005040:	2b00      	cmp	r3, #0
 8005042:	d101      	bne.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 8005044:	2300      	movs	r3, #0
 8005046:	e000      	b.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 8005048:	2301      	movs	r3, #1
}
 800504a:	4618      	mov	r0, r3
 800504c:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8005050:	46bd      	mov	sp, r7
 8005052:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005056:	bf00      	nop
 8005058:	58024400 	.word	0x58024400

0800505c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8005060:	f7fe fda0 	bl	8003ba4 <HAL_RCC_GetHCLKFreq>
 8005064:	4602      	mov	r2, r0
 8005066:	4b06      	ldr	r3, [pc, #24]	@ (8005080 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005068:	6a1b      	ldr	r3, [r3, #32]
 800506a:	091b      	lsrs	r3, r3, #4
 800506c:	f003 0307 	and.w	r3, r3, #7
 8005070:	4904      	ldr	r1, [pc, #16]	@ (8005084 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005072:	5ccb      	ldrb	r3, [r1, r3]
 8005074:	f003 031f 	and.w	r3, r3, #31
 8005078:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 800507c:	4618      	mov	r0, r3
 800507e:	bd80      	pop	{r7, pc}
 8005080:	58024400 	.word	0x58024400
 8005084:	0800f27c 	.word	0x0800f27c

08005088 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005088:	b480      	push	{r7}
 800508a:	b089      	sub	sp, #36	@ 0x24
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005090:	4ba1      	ldr	r3, [pc, #644]	@ (8005318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005094:	f003 0303 	and.w	r3, r3, #3
 8005098:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800509a:	4b9f      	ldr	r3, [pc, #636]	@ (8005318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800509c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800509e:	0b1b      	lsrs	r3, r3, #12
 80050a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80050a4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80050a6:	4b9c      	ldr	r3, [pc, #624]	@ (8005318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80050a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050aa:	091b      	lsrs	r3, r3, #4
 80050ac:	f003 0301 	and.w	r3, r3, #1
 80050b0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80050b2:	4b99      	ldr	r3, [pc, #612]	@ (8005318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80050b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050b6:	08db      	lsrs	r3, r3, #3
 80050b8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80050bc:	693a      	ldr	r2, [r7, #16]
 80050be:	fb02 f303 	mul.w	r3, r2, r3
 80050c2:	ee07 3a90 	vmov	s15, r3
 80050c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050ca:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	f000 8111 	beq.w	80052f8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	2b02      	cmp	r3, #2
 80050da:	f000 8083 	beq.w	80051e4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80050de:	69bb      	ldr	r3, [r7, #24]
 80050e0:	2b02      	cmp	r3, #2
 80050e2:	f200 80a1 	bhi.w	8005228 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80050e6:	69bb      	ldr	r3, [r7, #24]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d003      	beq.n	80050f4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80050ec:	69bb      	ldr	r3, [r7, #24]
 80050ee:	2b01      	cmp	r3, #1
 80050f0:	d056      	beq.n	80051a0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80050f2:	e099      	b.n	8005228 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80050f4:	4b88      	ldr	r3, [pc, #544]	@ (8005318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f003 0320 	and.w	r3, r3, #32
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d02d      	beq.n	800515c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005100:	4b85      	ldr	r3, [pc, #532]	@ (8005318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	08db      	lsrs	r3, r3, #3
 8005106:	f003 0303 	and.w	r3, r3, #3
 800510a:	4a84      	ldr	r2, [pc, #528]	@ (800531c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800510c:	fa22 f303 	lsr.w	r3, r2, r3
 8005110:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	ee07 3a90 	vmov	s15, r3
 8005118:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800511c:	697b      	ldr	r3, [r7, #20]
 800511e:	ee07 3a90 	vmov	s15, r3
 8005122:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005126:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800512a:	4b7b      	ldr	r3, [pc, #492]	@ (8005318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800512c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800512e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005132:	ee07 3a90 	vmov	s15, r3
 8005136:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800513a:	ed97 6a03 	vldr	s12, [r7, #12]
 800513e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005320 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005142:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005146:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800514a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800514e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005152:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005156:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800515a:	e087      	b.n	800526c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	ee07 3a90 	vmov	s15, r3
 8005162:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005166:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005324 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800516a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800516e:	4b6a      	ldr	r3, [pc, #424]	@ (8005318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005170:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005172:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005176:	ee07 3a90 	vmov	s15, r3
 800517a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800517e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005182:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005320 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005186:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800518a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800518e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005192:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005196:	ee67 7a27 	vmul.f32	s15, s14, s15
 800519a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800519e:	e065      	b.n	800526c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	ee07 3a90 	vmov	s15, r3
 80051a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051aa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005328 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80051ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80051b2:	4b59      	ldr	r3, [pc, #356]	@ (8005318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80051b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051ba:	ee07 3a90 	vmov	s15, r3
 80051be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80051c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80051c6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005320 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80051ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80051ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80051d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80051d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80051e2:	e043      	b.n	800526c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80051e4:	697b      	ldr	r3, [r7, #20]
 80051e6:	ee07 3a90 	vmov	s15, r3
 80051ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051ee:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800532c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80051f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80051f6:	4b48      	ldr	r3, [pc, #288]	@ (8005318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80051f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051fe:	ee07 3a90 	vmov	s15, r3
 8005202:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005206:	ed97 6a03 	vldr	s12, [r7, #12]
 800520a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005320 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800520e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005212:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005216:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800521a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800521e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005222:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005226:	e021      	b.n	800526c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005228:	697b      	ldr	r3, [r7, #20]
 800522a:	ee07 3a90 	vmov	s15, r3
 800522e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005232:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005328 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005236:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800523a:	4b37      	ldr	r3, [pc, #220]	@ (8005318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800523c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800523e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005242:	ee07 3a90 	vmov	s15, r3
 8005246:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800524a:	ed97 6a03 	vldr	s12, [r7, #12]
 800524e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005320 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005252:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005256:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800525a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800525e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005266:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800526a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800526c:	4b2a      	ldr	r3, [pc, #168]	@ (8005318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800526e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005270:	0a5b      	lsrs	r3, r3, #9
 8005272:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005276:	ee07 3a90 	vmov	s15, r3
 800527a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800527e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005282:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005286:	edd7 6a07 	vldr	s13, [r7, #28]
 800528a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800528e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005292:	ee17 2a90 	vmov	r2, s15
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800529a:	4b1f      	ldr	r3, [pc, #124]	@ (8005318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800529c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800529e:	0c1b      	lsrs	r3, r3, #16
 80052a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052a4:	ee07 3a90 	vmov	s15, r3
 80052a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052ac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80052b0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80052b4:	edd7 6a07 	vldr	s13, [r7, #28]
 80052b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80052bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80052c0:	ee17 2a90 	vmov	r2, s15
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80052c8:	4b13      	ldr	r3, [pc, #76]	@ (8005318 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80052ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052cc:	0e1b      	lsrs	r3, r3, #24
 80052ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052d2:	ee07 3a90 	vmov	s15, r3
 80052d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80052de:	ee37 7a87 	vadd.f32	s14, s15, s14
 80052e2:	edd7 6a07 	vldr	s13, [r7, #28]
 80052e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80052ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80052ee:	ee17 2a90 	vmov	r2, s15
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80052f6:	e008      	b.n	800530a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2200      	movs	r2, #0
 80052fc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2200      	movs	r2, #0
 8005302:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2200      	movs	r2, #0
 8005308:	609a      	str	r2, [r3, #8]
}
 800530a:	bf00      	nop
 800530c:	3724      	adds	r7, #36	@ 0x24
 800530e:	46bd      	mov	sp, r7
 8005310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005314:	4770      	bx	lr
 8005316:	bf00      	nop
 8005318:	58024400 	.word	0x58024400
 800531c:	03d09000 	.word	0x03d09000
 8005320:	46000000 	.word	0x46000000
 8005324:	4c742400 	.word	0x4c742400
 8005328:	4a742400 	.word	0x4a742400
 800532c:	4bb71b00 	.word	0x4bb71b00

08005330 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005330:	b480      	push	{r7}
 8005332:	b089      	sub	sp, #36	@ 0x24
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005338:	4ba1      	ldr	r3, [pc, #644]	@ (80055c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800533a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800533c:	f003 0303 	and.w	r3, r3, #3
 8005340:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005342:	4b9f      	ldr	r3, [pc, #636]	@ (80055c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005344:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005346:	0d1b      	lsrs	r3, r3, #20
 8005348:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800534c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800534e:	4b9c      	ldr	r3, [pc, #624]	@ (80055c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005352:	0a1b      	lsrs	r3, r3, #8
 8005354:	f003 0301 	and.w	r3, r3, #1
 8005358:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800535a:	4b99      	ldr	r3, [pc, #612]	@ (80055c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800535c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800535e:	08db      	lsrs	r3, r3, #3
 8005360:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005364:	693a      	ldr	r2, [r7, #16]
 8005366:	fb02 f303 	mul.w	r3, r2, r3
 800536a:	ee07 3a90 	vmov	s15, r3
 800536e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005372:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	2b00      	cmp	r3, #0
 800537a:	f000 8111 	beq.w	80055a0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800537e:	69bb      	ldr	r3, [r7, #24]
 8005380:	2b02      	cmp	r3, #2
 8005382:	f000 8083 	beq.w	800548c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8005386:	69bb      	ldr	r3, [r7, #24]
 8005388:	2b02      	cmp	r3, #2
 800538a:	f200 80a1 	bhi.w	80054d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800538e:	69bb      	ldr	r3, [r7, #24]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d003      	beq.n	800539c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005394:	69bb      	ldr	r3, [r7, #24]
 8005396:	2b01      	cmp	r3, #1
 8005398:	d056      	beq.n	8005448 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800539a:	e099      	b.n	80054d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800539c:	4b88      	ldr	r3, [pc, #544]	@ (80055c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 0320 	and.w	r3, r3, #32
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d02d      	beq.n	8005404 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80053a8:	4b85      	ldr	r3, [pc, #532]	@ (80055c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	08db      	lsrs	r3, r3, #3
 80053ae:	f003 0303 	and.w	r3, r3, #3
 80053b2:	4a84      	ldr	r2, [pc, #528]	@ (80055c4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80053b4:	fa22 f303 	lsr.w	r3, r2, r3
 80053b8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	ee07 3a90 	vmov	s15, r3
 80053c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053c4:	697b      	ldr	r3, [r7, #20]
 80053c6:	ee07 3a90 	vmov	s15, r3
 80053ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053d2:	4b7b      	ldr	r3, [pc, #492]	@ (80055c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80053d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053da:	ee07 3a90 	vmov	s15, r3
 80053de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80053e6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80055c8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80053ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80053ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80053f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80053f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053fe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005402:	e087      	b.n	8005514 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	ee07 3a90 	vmov	s15, r3
 800540a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800540e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80055cc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005412:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005416:	4b6a      	ldr	r3, [pc, #424]	@ (80055c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800541a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800541e:	ee07 3a90 	vmov	s15, r3
 8005422:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005426:	ed97 6a03 	vldr	s12, [r7, #12]
 800542a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80055c8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800542e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005432:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005436:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800543a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800543e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005442:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005446:	e065      	b.n	8005514 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005448:	697b      	ldr	r3, [r7, #20]
 800544a:	ee07 3a90 	vmov	s15, r3
 800544e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005452:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80055d0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005456:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800545a:	4b59      	ldr	r3, [pc, #356]	@ (80055c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800545c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800545e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005462:	ee07 3a90 	vmov	s15, r3
 8005466:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800546a:	ed97 6a03 	vldr	s12, [r7, #12]
 800546e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80055c8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005472:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005476:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800547a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800547e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005482:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005486:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800548a:	e043      	b.n	8005514 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800548c:	697b      	ldr	r3, [r7, #20]
 800548e:	ee07 3a90 	vmov	s15, r3
 8005492:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005496:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80055d4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800549a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800549e:	4b48      	ldr	r3, [pc, #288]	@ (80055c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054a6:	ee07 3a90 	vmov	s15, r3
 80054aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80054b2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80055c8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80054b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80054ce:	e021      	b.n	8005514 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	ee07 3a90 	vmov	s15, r3
 80054d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054da:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80055d0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80054de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054e2:	4b37      	ldr	r3, [pc, #220]	@ (80055c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054ea:	ee07 3a90 	vmov	s15, r3
 80054ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80054f6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80055c8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80054fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005502:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005506:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800550a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800550e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005512:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005514:	4b2a      	ldr	r3, [pc, #168]	@ (80055c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005518:	0a5b      	lsrs	r3, r3, #9
 800551a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800551e:	ee07 3a90 	vmov	s15, r3
 8005522:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005526:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800552a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800552e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005532:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005536:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800553a:	ee17 2a90 	vmov	r2, s15
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005542:	4b1f      	ldr	r3, [pc, #124]	@ (80055c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005546:	0c1b      	lsrs	r3, r3, #16
 8005548:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800554c:	ee07 3a90 	vmov	s15, r3
 8005550:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005554:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005558:	ee37 7a87 	vadd.f32	s14, s15, s14
 800555c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005560:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005564:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005568:	ee17 2a90 	vmov	r2, s15
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005570:	4b13      	ldr	r3, [pc, #76]	@ (80055c0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005574:	0e1b      	lsrs	r3, r3, #24
 8005576:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800557a:	ee07 3a90 	vmov	s15, r3
 800557e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005582:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005586:	ee37 7a87 	vadd.f32	s14, s15, s14
 800558a:	edd7 6a07 	vldr	s13, [r7, #28]
 800558e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005592:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005596:	ee17 2a90 	vmov	r2, s15
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800559e:	e008      	b.n	80055b2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2200      	movs	r2, #0
 80055a4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2200      	movs	r2, #0
 80055aa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2200      	movs	r2, #0
 80055b0:	609a      	str	r2, [r3, #8]
}
 80055b2:	bf00      	nop
 80055b4:	3724      	adds	r7, #36	@ 0x24
 80055b6:	46bd      	mov	sp, r7
 80055b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055bc:	4770      	bx	lr
 80055be:	bf00      	nop
 80055c0:	58024400 	.word	0x58024400
 80055c4:	03d09000 	.word	0x03d09000
 80055c8:	46000000 	.word	0x46000000
 80055cc:	4c742400 	.word	0x4c742400
 80055d0:	4a742400 	.word	0x4a742400
 80055d4:	4bb71b00 	.word	0x4bb71b00

080055d8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b084      	sub	sp, #16
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
 80055e0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80055e2:	2300      	movs	r3, #0
 80055e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80055e6:	4b53      	ldr	r3, [pc, #332]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 80055e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055ea:	f003 0303 	and.w	r3, r3, #3
 80055ee:	2b03      	cmp	r3, #3
 80055f0:	d101      	bne.n	80055f6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	e099      	b.n	800572a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80055f6:	4b4f      	ldr	r3, [pc, #316]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a4e      	ldr	r2, [pc, #312]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 80055fc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005600:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005602:	f7fc f9cf 	bl	80019a4 <HAL_GetTick>
 8005606:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005608:	e008      	b.n	800561c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800560a:	f7fc f9cb 	bl	80019a4 <HAL_GetTick>
 800560e:	4602      	mov	r2, r0
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	1ad3      	subs	r3, r2, r3
 8005614:	2b02      	cmp	r3, #2
 8005616:	d901      	bls.n	800561c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005618:	2303      	movs	r3, #3
 800561a:	e086      	b.n	800572a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800561c:	4b45      	ldr	r3, [pc, #276]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005624:	2b00      	cmp	r3, #0
 8005626:	d1f0      	bne.n	800560a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005628:	4b42      	ldr	r3, [pc, #264]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 800562a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800562c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	031b      	lsls	r3, r3, #12
 8005636:	493f      	ldr	r1, [pc, #252]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 8005638:	4313      	orrs	r3, r2
 800563a:	628b      	str	r3, [r1, #40]	@ 0x28
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	3b01      	subs	r3, #1
 8005642:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	689b      	ldr	r3, [r3, #8]
 800564a:	3b01      	subs	r3, #1
 800564c:	025b      	lsls	r3, r3, #9
 800564e:	b29b      	uxth	r3, r3
 8005650:	431a      	orrs	r2, r3
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	68db      	ldr	r3, [r3, #12]
 8005656:	3b01      	subs	r3, #1
 8005658:	041b      	lsls	r3, r3, #16
 800565a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800565e:	431a      	orrs	r2, r3
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	691b      	ldr	r3, [r3, #16]
 8005664:	3b01      	subs	r3, #1
 8005666:	061b      	lsls	r3, r3, #24
 8005668:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800566c:	4931      	ldr	r1, [pc, #196]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 800566e:	4313      	orrs	r3, r2
 8005670:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005672:	4b30      	ldr	r3, [pc, #192]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 8005674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005676:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	695b      	ldr	r3, [r3, #20]
 800567e:	492d      	ldr	r1, [pc, #180]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 8005680:	4313      	orrs	r3, r2
 8005682:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005684:	4b2b      	ldr	r3, [pc, #172]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 8005686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005688:	f023 0220 	bic.w	r2, r3, #32
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	699b      	ldr	r3, [r3, #24]
 8005690:	4928      	ldr	r1, [pc, #160]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 8005692:	4313      	orrs	r3, r2
 8005694:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005696:	4b27      	ldr	r3, [pc, #156]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 8005698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800569a:	4a26      	ldr	r2, [pc, #152]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 800569c:	f023 0310 	bic.w	r3, r3, #16
 80056a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80056a2:	4b24      	ldr	r3, [pc, #144]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 80056a4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80056a6:	4b24      	ldr	r3, [pc, #144]	@ (8005738 <RCCEx_PLL2_Config+0x160>)
 80056a8:	4013      	ands	r3, r2
 80056aa:	687a      	ldr	r2, [r7, #4]
 80056ac:	69d2      	ldr	r2, [r2, #28]
 80056ae:	00d2      	lsls	r2, r2, #3
 80056b0:	4920      	ldr	r1, [pc, #128]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 80056b2:	4313      	orrs	r3, r2
 80056b4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80056b6:	4b1f      	ldr	r3, [pc, #124]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 80056b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056ba:	4a1e      	ldr	r2, [pc, #120]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 80056bc:	f043 0310 	orr.w	r3, r3, #16
 80056c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d106      	bne.n	80056d6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80056c8:	4b1a      	ldr	r3, [pc, #104]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 80056ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056cc:	4a19      	ldr	r2, [pc, #100]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 80056ce:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80056d2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80056d4:	e00f      	b.n	80056f6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	2b01      	cmp	r3, #1
 80056da:	d106      	bne.n	80056ea <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80056dc:	4b15      	ldr	r3, [pc, #84]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 80056de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056e0:	4a14      	ldr	r2, [pc, #80]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 80056e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80056e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80056e8:	e005      	b.n	80056f6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80056ea:	4b12      	ldr	r3, [pc, #72]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 80056ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056ee:	4a11      	ldr	r2, [pc, #68]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 80056f0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80056f4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80056f6:	4b0f      	ldr	r3, [pc, #60]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a0e      	ldr	r2, [pc, #56]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 80056fc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005700:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005702:	f7fc f94f 	bl	80019a4 <HAL_GetTick>
 8005706:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005708:	e008      	b.n	800571c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800570a:	f7fc f94b 	bl	80019a4 <HAL_GetTick>
 800570e:	4602      	mov	r2, r0
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	1ad3      	subs	r3, r2, r3
 8005714:	2b02      	cmp	r3, #2
 8005716:	d901      	bls.n	800571c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005718:	2303      	movs	r3, #3
 800571a:	e006      	b.n	800572a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800571c:	4b05      	ldr	r3, [pc, #20]	@ (8005734 <RCCEx_PLL2_Config+0x15c>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005724:	2b00      	cmp	r3, #0
 8005726:	d0f0      	beq.n	800570a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005728:	7bfb      	ldrb	r3, [r7, #15]
}
 800572a:	4618      	mov	r0, r3
 800572c:	3710      	adds	r7, #16
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}
 8005732:	bf00      	nop
 8005734:	58024400 	.word	0x58024400
 8005738:	ffff0007 	.word	0xffff0007

0800573c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b084      	sub	sp, #16
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
 8005744:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005746:	2300      	movs	r3, #0
 8005748:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800574a:	4b53      	ldr	r3, [pc, #332]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 800574c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800574e:	f003 0303 	and.w	r3, r3, #3
 8005752:	2b03      	cmp	r3, #3
 8005754:	d101      	bne.n	800575a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e099      	b.n	800588e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800575a:	4b4f      	ldr	r3, [pc, #316]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a4e      	ldr	r2, [pc, #312]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 8005760:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005764:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005766:	f7fc f91d 	bl	80019a4 <HAL_GetTick>
 800576a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800576c:	e008      	b.n	8005780 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800576e:	f7fc f919 	bl	80019a4 <HAL_GetTick>
 8005772:	4602      	mov	r2, r0
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	1ad3      	subs	r3, r2, r3
 8005778:	2b02      	cmp	r3, #2
 800577a:	d901      	bls.n	8005780 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800577c:	2303      	movs	r3, #3
 800577e:	e086      	b.n	800588e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005780:	4b45      	ldr	r3, [pc, #276]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005788:	2b00      	cmp	r3, #0
 800578a:	d1f0      	bne.n	800576e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800578c:	4b42      	ldr	r3, [pc, #264]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 800578e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005790:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	051b      	lsls	r3, r3, #20
 800579a:	493f      	ldr	r1, [pc, #252]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 800579c:	4313      	orrs	r3, r2
 800579e:	628b      	str	r3, [r1, #40]	@ 0x28
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	3b01      	subs	r3, #1
 80057a6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	689b      	ldr	r3, [r3, #8]
 80057ae:	3b01      	subs	r3, #1
 80057b0:	025b      	lsls	r3, r3, #9
 80057b2:	b29b      	uxth	r3, r3
 80057b4:	431a      	orrs	r2, r3
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	68db      	ldr	r3, [r3, #12]
 80057ba:	3b01      	subs	r3, #1
 80057bc:	041b      	lsls	r3, r3, #16
 80057be:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80057c2:	431a      	orrs	r2, r3
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	691b      	ldr	r3, [r3, #16]
 80057c8:	3b01      	subs	r3, #1
 80057ca:	061b      	lsls	r3, r3, #24
 80057cc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80057d0:	4931      	ldr	r1, [pc, #196]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 80057d2:	4313      	orrs	r3, r2
 80057d4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80057d6:	4b30      	ldr	r3, [pc, #192]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 80057d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057da:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	695b      	ldr	r3, [r3, #20]
 80057e2:	492d      	ldr	r1, [pc, #180]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 80057e4:	4313      	orrs	r3, r2
 80057e6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80057e8:	4b2b      	ldr	r3, [pc, #172]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 80057ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057ec:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	699b      	ldr	r3, [r3, #24]
 80057f4:	4928      	ldr	r1, [pc, #160]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 80057f6:	4313      	orrs	r3, r2
 80057f8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80057fa:	4b27      	ldr	r3, [pc, #156]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 80057fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057fe:	4a26      	ldr	r2, [pc, #152]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 8005800:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005804:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005806:	4b24      	ldr	r3, [pc, #144]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 8005808:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800580a:	4b24      	ldr	r3, [pc, #144]	@ (800589c <RCCEx_PLL3_Config+0x160>)
 800580c:	4013      	ands	r3, r2
 800580e:	687a      	ldr	r2, [r7, #4]
 8005810:	69d2      	ldr	r2, [r2, #28]
 8005812:	00d2      	lsls	r2, r2, #3
 8005814:	4920      	ldr	r1, [pc, #128]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 8005816:	4313      	orrs	r3, r2
 8005818:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800581a:	4b1f      	ldr	r3, [pc, #124]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 800581c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800581e:	4a1e      	ldr	r2, [pc, #120]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 8005820:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005824:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d106      	bne.n	800583a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800582c:	4b1a      	ldr	r3, [pc, #104]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 800582e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005830:	4a19      	ldr	r2, [pc, #100]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 8005832:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005836:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005838:	e00f      	b.n	800585a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	2b01      	cmp	r3, #1
 800583e:	d106      	bne.n	800584e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005840:	4b15      	ldr	r3, [pc, #84]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 8005842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005844:	4a14      	ldr	r2, [pc, #80]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 8005846:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800584a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800584c:	e005      	b.n	800585a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800584e:	4b12      	ldr	r3, [pc, #72]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 8005850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005852:	4a11      	ldr	r2, [pc, #68]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 8005854:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005858:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800585a:	4b0f      	ldr	r3, [pc, #60]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a0e      	ldr	r2, [pc, #56]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 8005860:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005864:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005866:	f7fc f89d 	bl	80019a4 <HAL_GetTick>
 800586a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800586c:	e008      	b.n	8005880 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800586e:	f7fc f899 	bl	80019a4 <HAL_GetTick>
 8005872:	4602      	mov	r2, r0
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	1ad3      	subs	r3, r2, r3
 8005878:	2b02      	cmp	r3, #2
 800587a:	d901      	bls.n	8005880 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800587c:	2303      	movs	r3, #3
 800587e:	e006      	b.n	800588e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005880:	4b05      	ldr	r3, [pc, #20]	@ (8005898 <RCCEx_PLL3_Config+0x15c>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005888:	2b00      	cmp	r3, #0
 800588a:	d0f0      	beq.n	800586e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800588c:	7bfb      	ldrb	r3, [r7, #15]
}
 800588e:	4618      	mov	r0, r3
 8005890:	3710      	adds	r7, #16
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}
 8005896:	bf00      	nop
 8005898:	58024400 	.word	0x58024400
 800589c:	ffff0007 	.word	0xffff0007

080058a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b082      	sub	sp, #8
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d101      	bne.n	80058b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80058ae:	2301      	movs	r3, #1
 80058b0:	e049      	b.n	8005946 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058b8:	b2db      	uxtb	r3, r3
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d106      	bne.n	80058cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2200      	movs	r2, #0
 80058c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f000 f841 	bl	800594e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2202      	movs	r2, #2
 80058d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681a      	ldr	r2, [r3, #0]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	3304      	adds	r3, #4
 80058dc:	4619      	mov	r1, r3
 80058de:	4610      	mov	r0, r2
 80058e0:	f000 f9e8 	bl	8005cb4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2201      	movs	r2, #1
 80058e8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2201      	movs	r2, #1
 8005910:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2201      	movs	r2, #1
 8005918:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2201      	movs	r2, #1
 8005920:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2201      	movs	r2, #1
 8005928:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2201      	movs	r2, #1
 8005930:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2201      	movs	r2, #1
 8005938:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005944:	2300      	movs	r3, #0
}
 8005946:	4618      	mov	r0, r3
 8005948:	3708      	adds	r7, #8
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}

0800594e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800594e:	b480      	push	{r7}
 8005950:	b083      	sub	sp, #12
 8005952:	af00      	add	r7, sp, #0
 8005954:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005956:	bf00      	nop
 8005958:	370c      	adds	r7, #12
 800595a:	46bd      	mov	sp, r7
 800595c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005960:	4770      	bx	lr
	...

08005964 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005964:	b480      	push	{r7}
 8005966:	b085      	sub	sp, #20
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005972:	b2db      	uxtb	r3, r3
 8005974:	2b01      	cmp	r3, #1
 8005976:	d001      	beq.n	800597c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	e054      	b.n	8005a26 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2202      	movs	r2, #2
 8005980:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	68da      	ldr	r2, [r3, #12]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f042 0201 	orr.w	r2, r2, #1
 8005992:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4a26      	ldr	r2, [pc, #152]	@ (8005a34 <HAL_TIM_Base_Start_IT+0xd0>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d022      	beq.n	80059e4 <HAL_TIM_Base_Start_IT+0x80>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059a6:	d01d      	beq.n	80059e4 <HAL_TIM_Base_Start_IT+0x80>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4a22      	ldr	r2, [pc, #136]	@ (8005a38 <HAL_TIM_Base_Start_IT+0xd4>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d018      	beq.n	80059e4 <HAL_TIM_Base_Start_IT+0x80>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a21      	ldr	r2, [pc, #132]	@ (8005a3c <HAL_TIM_Base_Start_IT+0xd8>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d013      	beq.n	80059e4 <HAL_TIM_Base_Start_IT+0x80>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a1f      	ldr	r2, [pc, #124]	@ (8005a40 <HAL_TIM_Base_Start_IT+0xdc>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d00e      	beq.n	80059e4 <HAL_TIM_Base_Start_IT+0x80>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a1e      	ldr	r2, [pc, #120]	@ (8005a44 <HAL_TIM_Base_Start_IT+0xe0>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d009      	beq.n	80059e4 <HAL_TIM_Base_Start_IT+0x80>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a1c      	ldr	r2, [pc, #112]	@ (8005a48 <HAL_TIM_Base_Start_IT+0xe4>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d004      	beq.n	80059e4 <HAL_TIM_Base_Start_IT+0x80>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a1b      	ldr	r2, [pc, #108]	@ (8005a4c <HAL_TIM_Base_Start_IT+0xe8>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d115      	bne.n	8005a10 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	689a      	ldr	r2, [r3, #8]
 80059ea:	4b19      	ldr	r3, [pc, #100]	@ (8005a50 <HAL_TIM_Base_Start_IT+0xec>)
 80059ec:	4013      	ands	r3, r2
 80059ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2b06      	cmp	r3, #6
 80059f4:	d015      	beq.n	8005a22 <HAL_TIM_Base_Start_IT+0xbe>
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059fc:	d011      	beq.n	8005a22 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	681a      	ldr	r2, [r3, #0]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f042 0201 	orr.w	r2, r2, #1
 8005a0c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a0e:	e008      	b.n	8005a22 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	681a      	ldr	r2, [r3, #0]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f042 0201 	orr.w	r2, r2, #1
 8005a1e:	601a      	str	r2, [r3, #0]
 8005a20:	e000      	b.n	8005a24 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a22:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005a24:	2300      	movs	r3, #0
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	3714      	adds	r7, #20
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a30:	4770      	bx	lr
 8005a32:	bf00      	nop
 8005a34:	40010000 	.word	0x40010000
 8005a38:	40000400 	.word	0x40000400
 8005a3c:	40000800 	.word	0x40000800
 8005a40:	40000c00 	.word	0x40000c00
 8005a44:	40010400 	.word	0x40010400
 8005a48:	40001800 	.word	0x40001800
 8005a4c:	40014000 	.word	0x40014000
 8005a50:	00010007 	.word	0x00010007

08005a54 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b084      	sub	sp, #16
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	68db      	ldr	r3, [r3, #12]
 8005a62:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	691b      	ldr	r3, [r3, #16]
 8005a6a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	f003 0302 	and.w	r3, r3, #2
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d020      	beq.n	8005ab8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	f003 0302 	and.w	r3, r3, #2
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d01b      	beq.n	8005ab8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f06f 0202 	mvn.w	r2, #2
 8005a88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	699b      	ldr	r3, [r3, #24]
 8005a96:	f003 0303 	and.w	r3, r3, #3
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d003      	beq.n	8005aa6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	f000 f8e9 	bl	8005c76 <HAL_TIM_IC_CaptureCallback>
 8005aa4:	e005      	b.n	8005ab2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f000 f8db 	bl	8005c62 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005aac:	6878      	ldr	r0, [r7, #4]
 8005aae:	f000 f8ec 	bl	8005c8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	f003 0304 	and.w	r3, r3, #4
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d020      	beq.n	8005b04 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	f003 0304 	and.w	r3, r3, #4
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d01b      	beq.n	8005b04 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f06f 0204 	mvn.w	r2, #4
 8005ad4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2202      	movs	r2, #2
 8005ada:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	699b      	ldr	r3, [r3, #24]
 8005ae2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d003      	beq.n	8005af2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	f000 f8c3 	bl	8005c76 <HAL_TIM_IC_CaptureCallback>
 8005af0:	e005      	b.n	8005afe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f000 f8b5 	bl	8005c62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f000 f8c6 	bl	8005c8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2200      	movs	r2, #0
 8005b02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	f003 0308 	and.w	r3, r3, #8
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d020      	beq.n	8005b50 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	f003 0308 	and.w	r3, r3, #8
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d01b      	beq.n	8005b50 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f06f 0208 	mvn.w	r2, #8
 8005b20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2204      	movs	r2, #4
 8005b26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	69db      	ldr	r3, [r3, #28]
 8005b2e:	f003 0303 	and.w	r3, r3, #3
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d003      	beq.n	8005b3e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f000 f89d 	bl	8005c76 <HAL_TIM_IC_CaptureCallback>
 8005b3c:	e005      	b.n	8005b4a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f000 f88f 	bl	8005c62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b44:	6878      	ldr	r0, [r7, #4]
 8005b46:	f000 f8a0 	bl	8005c8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	f003 0310 	and.w	r3, r3, #16
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d020      	beq.n	8005b9c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	f003 0310 	and.w	r3, r3, #16
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d01b      	beq.n	8005b9c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f06f 0210 	mvn.w	r2, #16
 8005b6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2208      	movs	r2, #8
 8005b72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	69db      	ldr	r3, [r3, #28]
 8005b7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d003      	beq.n	8005b8a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f000 f877 	bl	8005c76 <HAL_TIM_IC_CaptureCallback>
 8005b88:	e005      	b.n	8005b96 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f000 f869 	bl	8005c62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f000 f87a 	bl	8005c8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	f003 0301 	and.w	r3, r3, #1
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d00c      	beq.n	8005bc0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f003 0301 	and.w	r3, r3, #1
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d007      	beq.n	8005bc0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f06f 0201 	mvn.w	r2, #1
 8005bb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f7fb faba 	bl	8001134 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d104      	bne.n	8005bd4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d00c      	beq.n	8005bee <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d007      	beq.n	8005bee <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005be6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f000 f913 	bl	8005e14 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d00c      	beq.n	8005c12 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d007      	beq.n	8005c12 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005c0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f000 f90b 	bl	8005e28 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d00c      	beq.n	8005c36 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d007      	beq.n	8005c36 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005c2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f000 f834 	bl	8005c9e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005c36:	68bb      	ldr	r3, [r7, #8]
 8005c38:	f003 0320 	and.w	r3, r3, #32
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d00c      	beq.n	8005c5a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f003 0320 	and.w	r3, r3, #32
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d007      	beq.n	8005c5a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f06f 0220 	mvn.w	r2, #32
 8005c52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005c54:	6878      	ldr	r0, [r7, #4]
 8005c56:	f000 f8d3 	bl	8005e00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005c5a:	bf00      	nop
 8005c5c:	3710      	adds	r7, #16
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}

08005c62 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c62:	b480      	push	{r7}
 8005c64:	b083      	sub	sp, #12
 8005c66:	af00      	add	r7, sp, #0
 8005c68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005c6a:	bf00      	nop
 8005c6c:	370c      	adds	r7, #12
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c74:	4770      	bx	lr

08005c76 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005c76:	b480      	push	{r7}
 8005c78:	b083      	sub	sp, #12
 8005c7a:	af00      	add	r7, sp, #0
 8005c7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c7e:	bf00      	nop
 8005c80:	370c      	adds	r7, #12
 8005c82:	46bd      	mov	sp, r7
 8005c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c88:	4770      	bx	lr

08005c8a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c8a:	b480      	push	{r7}
 8005c8c:	b083      	sub	sp, #12
 8005c8e:	af00      	add	r7, sp, #0
 8005c90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c92:	bf00      	nop
 8005c94:	370c      	adds	r7, #12
 8005c96:	46bd      	mov	sp, r7
 8005c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9c:	4770      	bx	lr

08005c9e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c9e:	b480      	push	{r7}
 8005ca0:	b083      	sub	sp, #12
 8005ca2:	af00      	add	r7, sp, #0
 8005ca4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005ca6:	bf00      	nop
 8005ca8:	370c      	adds	r7, #12
 8005caa:	46bd      	mov	sp, r7
 8005cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb0:	4770      	bx	lr
	...

08005cb4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b085      	sub	sp, #20
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
 8005cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	4a46      	ldr	r2, [pc, #280]	@ (8005de0 <TIM_Base_SetConfig+0x12c>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d013      	beq.n	8005cf4 <TIM_Base_SetConfig+0x40>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cd2:	d00f      	beq.n	8005cf4 <TIM_Base_SetConfig+0x40>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	4a43      	ldr	r2, [pc, #268]	@ (8005de4 <TIM_Base_SetConfig+0x130>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d00b      	beq.n	8005cf4 <TIM_Base_SetConfig+0x40>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	4a42      	ldr	r2, [pc, #264]	@ (8005de8 <TIM_Base_SetConfig+0x134>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d007      	beq.n	8005cf4 <TIM_Base_SetConfig+0x40>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	4a41      	ldr	r2, [pc, #260]	@ (8005dec <TIM_Base_SetConfig+0x138>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d003      	beq.n	8005cf4 <TIM_Base_SetConfig+0x40>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	4a40      	ldr	r2, [pc, #256]	@ (8005df0 <TIM_Base_SetConfig+0x13c>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d108      	bne.n	8005d06 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cfa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	68fa      	ldr	r2, [r7, #12]
 8005d02:	4313      	orrs	r3, r2
 8005d04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	4a35      	ldr	r2, [pc, #212]	@ (8005de0 <TIM_Base_SetConfig+0x12c>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d01f      	beq.n	8005d4e <TIM_Base_SetConfig+0x9a>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d14:	d01b      	beq.n	8005d4e <TIM_Base_SetConfig+0x9a>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	4a32      	ldr	r2, [pc, #200]	@ (8005de4 <TIM_Base_SetConfig+0x130>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d017      	beq.n	8005d4e <TIM_Base_SetConfig+0x9a>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	4a31      	ldr	r2, [pc, #196]	@ (8005de8 <TIM_Base_SetConfig+0x134>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d013      	beq.n	8005d4e <TIM_Base_SetConfig+0x9a>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	4a30      	ldr	r2, [pc, #192]	@ (8005dec <TIM_Base_SetConfig+0x138>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d00f      	beq.n	8005d4e <TIM_Base_SetConfig+0x9a>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	4a2f      	ldr	r2, [pc, #188]	@ (8005df0 <TIM_Base_SetConfig+0x13c>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d00b      	beq.n	8005d4e <TIM_Base_SetConfig+0x9a>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	4a2e      	ldr	r2, [pc, #184]	@ (8005df4 <TIM_Base_SetConfig+0x140>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d007      	beq.n	8005d4e <TIM_Base_SetConfig+0x9a>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	4a2d      	ldr	r2, [pc, #180]	@ (8005df8 <TIM_Base_SetConfig+0x144>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d003      	beq.n	8005d4e <TIM_Base_SetConfig+0x9a>
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	4a2c      	ldr	r2, [pc, #176]	@ (8005dfc <TIM_Base_SetConfig+0x148>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d108      	bne.n	8005d60 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	68db      	ldr	r3, [r3, #12]
 8005d5a:	68fa      	ldr	r2, [r7, #12]
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	695b      	ldr	r3, [r3, #20]
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	68fa      	ldr	r2, [r7, #12]
 8005d72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	689a      	ldr	r2, [r3, #8]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	4a16      	ldr	r2, [pc, #88]	@ (8005de0 <TIM_Base_SetConfig+0x12c>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d00f      	beq.n	8005dac <TIM_Base_SetConfig+0xf8>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	4a18      	ldr	r2, [pc, #96]	@ (8005df0 <TIM_Base_SetConfig+0x13c>)
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d00b      	beq.n	8005dac <TIM_Base_SetConfig+0xf8>
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	4a17      	ldr	r2, [pc, #92]	@ (8005df4 <TIM_Base_SetConfig+0x140>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d007      	beq.n	8005dac <TIM_Base_SetConfig+0xf8>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	4a16      	ldr	r2, [pc, #88]	@ (8005df8 <TIM_Base_SetConfig+0x144>)
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d003      	beq.n	8005dac <TIM_Base_SetConfig+0xf8>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	4a15      	ldr	r2, [pc, #84]	@ (8005dfc <TIM_Base_SetConfig+0x148>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d103      	bne.n	8005db4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	691a      	ldr	r2, [r3, #16]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2201      	movs	r2, #1
 8005db8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	691b      	ldr	r3, [r3, #16]
 8005dbe:	f003 0301 	and.w	r3, r3, #1
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d105      	bne.n	8005dd2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	691b      	ldr	r3, [r3, #16]
 8005dca:	f023 0201 	bic.w	r2, r3, #1
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	611a      	str	r2, [r3, #16]
  }
}
 8005dd2:	bf00      	nop
 8005dd4:	3714      	adds	r7, #20
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr
 8005dde:	bf00      	nop
 8005de0:	40010000 	.word	0x40010000
 8005de4:	40000400 	.word	0x40000400
 8005de8:	40000800 	.word	0x40000800
 8005dec:	40000c00 	.word	0x40000c00
 8005df0:	40010400 	.word	0x40010400
 8005df4:	40014000 	.word	0x40014000
 8005df8:	40014400 	.word	0x40014400
 8005dfc:	40014800 	.word	0x40014800

08005e00 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b083      	sub	sp, #12
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e08:	bf00      	nop
 8005e0a:	370c      	adds	r7, #12
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e12:	4770      	bx	lr

08005e14 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b083      	sub	sp, #12
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e1c:	bf00      	nop
 8005e1e:	370c      	adds	r7, #12
 8005e20:	46bd      	mov	sp, r7
 8005e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e26:	4770      	bx	lr

08005e28 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b083      	sub	sp, #12
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005e30:	bf00      	nop
 8005e32:	370c      	adds	r7, #12
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b082      	sub	sp, #8
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d101      	bne.n	8005e4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	e042      	b.n	8005ed4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d106      	bne.n	8005e66 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e60:	6878      	ldr	r0, [r7, #4]
 8005e62:	f7fb fcbb 	bl	80017dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2224      	movs	r2, #36	@ 0x24
 8005e6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	681a      	ldr	r2, [r3, #0]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f022 0201 	bic.w	r2, r2, #1
 8005e7c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d002      	beq.n	8005e8c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f000 ff22 	bl	8006cd0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	f000 f8b3 	bl	8005ff8 <UART_SetConfig>
 8005e92:	4603      	mov	r3, r0
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	d101      	bne.n	8005e9c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	e01b      	b.n	8005ed4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	685a      	ldr	r2, [r3, #4]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005eaa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	689a      	ldr	r2, [r3, #8]
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005eba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	681a      	ldr	r2, [r3, #0]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f042 0201 	orr.w	r2, r2, #1
 8005eca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005ecc:	6878      	ldr	r0, [r7, #4]
 8005ece:	f000 ffa1 	bl	8006e14 <UART_CheckIdleState>
 8005ed2:	4603      	mov	r3, r0
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	3708      	adds	r7, #8
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bd80      	pop	{r7, pc}

08005edc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b08a      	sub	sp, #40	@ 0x28
 8005ee0:	af02      	add	r7, sp, #8
 8005ee2:	60f8      	str	r0, [r7, #12]
 8005ee4:	60b9      	str	r1, [r7, #8]
 8005ee6:	603b      	str	r3, [r7, #0]
 8005ee8:	4613      	mov	r3, r2
 8005eea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ef2:	2b20      	cmp	r3, #32
 8005ef4:	d17b      	bne.n	8005fee <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d002      	beq.n	8005f02 <HAL_UART_Transmit+0x26>
 8005efc:	88fb      	ldrh	r3, [r7, #6]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d101      	bne.n	8005f06 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	e074      	b.n	8005ff0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2221      	movs	r2, #33	@ 0x21
 8005f12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f16:	f7fb fd45 	bl	80019a4 <HAL_GetTick>
 8005f1a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	88fa      	ldrh	r2, [r7, #6]
 8005f20:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	88fa      	ldrh	r2, [r7, #6]
 8005f28:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	689b      	ldr	r3, [r3, #8]
 8005f30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f34:	d108      	bne.n	8005f48 <HAL_UART_Transmit+0x6c>
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	691b      	ldr	r3, [r3, #16]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d104      	bne.n	8005f48 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	61bb      	str	r3, [r7, #24]
 8005f46:	e003      	b.n	8005f50 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005f50:	e030      	b.n	8005fb4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	9300      	str	r3, [sp, #0]
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	2180      	movs	r1, #128	@ 0x80
 8005f5c:	68f8      	ldr	r0, [r7, #12]
 8005f5e:	f001 f803 	bl	8006f68 <UART_WaitOnFlagUntilTimeout>
 8005f62:	4603      	mov	r3, r0
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d005      	beq.n	8005f74 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	2220      	movs	r2, #32
 8005f6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005f70:	2303      	movs	r3, #3
 8005f72:	e03d      	b.n	8005ff0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005f74:	69fb      	ldr	r3, [r7, #28]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d10b      	bne.n	8005f92 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f7a:	69bb      	ldr	r3, [r7, #24]
 8005f7c:	881b      	ldrh	r3, [r3, #0]
 8005f7e:	461a      	mov	r2, r3
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f88:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005f8a:	69bb      	ldr	r3, [r7, #24]
 8005f8c:	3302      	adds	r3, #2
 8005f8e:	61bb      	str	r3, [r7, #24]
 8005f90:	e007      	b.n	8005fa2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f92:	69fb      	ldr	r3, [r7, #28]
 8005f94:	781a      	ldrb	r2, [r3, #0]
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005f9c:	69fb      	ldr	r3, [r7, #28]
 8005f9e:	3301      	adds	r3, #1
 8005fa0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005fa8:	b29b      	uxth	r3, r3
 8005faa:	3b01      	subs	r3, #1
 8005fac:	b29a      	uxth	r2, r3
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005fba:	b29b      	uxth	r3, r3
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d1c8      	bne.n	8005f52 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	9300      	str	r3, [sp, #0]
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	2140      	movs	r1, #64	@ 0x40
 8005fca:	68f8      	ldr	r0, [r7, #12]
 8005fcc:	f000 ffcc 	bl	8006f68 <UART_WaitOnFlagUntilTimeout>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d005      	beq.n	8005fe2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2220      	movs	r2, #32
 8005fda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005fde:	2303      	movs	r3, #3
 8005fe0:	e006      	b.n	8005ff0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2220      	movs	r2, #32
 8005fe6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005fea:	2300      	movs	r3, #0
 8005fec:	e000      	b.n	8005ff0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005fee:	2302      	movs	r3, #2
  }
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	3720      	adds	r7, #32
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd80      	pop	{r7, pc}

08005ff8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ff8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ffc:	b092      	sub	sp, #72	@ 0x48
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006002:	2300      	movs	r3, #0
 8006004:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	689a      	ldr	r2, [r3, #8]
 800600c:	697b      	ldr	r3, [r7, #20]
 800600e:	691b      	ldr	r3, [r3, #16]
 8006010:	431a      	orrs	r2, r3
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	695b      	ldr	r3, [r3, #20]
 8006016:	431a      	orrs	r2, r3
 8006018:	697b      	ldr	r3, [r7, #20]
 800601a:	69db      	ldr	r3, [r3, #28]
 800601c:	4313      	orrs	r3, r2
 800601e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	681a      	ldr	r2, [r3, #0]
 8006026:	4bbe      	ldr	r3, [pc, #760]	@ (8006320 <UART_SetConfig+0x328>)
 8006028:	4013      	ands	r3, r2
 800602a:	697a      	ldr	r2, [r7, #20]
 800602c:	6812      	ldr	r2, [r2, #0]
 800602e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006030:	430b      	orrs	r3, r1
 8006032:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	68da      	ldr	r2, [r3, #12]
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	430a      	orrs	r2, r1
 8006048:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	699b      	ldr	r3, [r3, #24]
 800604e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4ab3      	ldr	r2, [pc, #716]	@ (8006324 <UART_SetConfig+0x32c>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d004      	beq.n	8006064 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800605a:	697b      	ldr	r3, [r7, #20]
 800605c:	6a1b      	ldr	r3, [r3, #32]
 800605e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006060:	4313      	orrs	r3, r2
 8006062:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006064:	697b      	ldr	r3, [r7, #20]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	689a      	ldr	r2, [r3, #8]
 800606a:	4baf      	ldr	r3, [pc, #700]	@ (8006328 <UART_SetConfig+0x330>)
 800606c:	4013      	ands	r3, r2
 800606e:	697a      	ldr	r2, [r7, #20]
 8006070:	6812      	ldr	r2, [r2, #0]
 8006072:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006074:	430b      	orrs	r3, r1
 8006076:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800607e:	f023 010f 	bic.w	r1, r3, #15
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	430a      	orrs	r2, r1
 800608c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4aa6      	ldr	r2, [pc, #664]	@ (800632c <UART_SetConfig+0x334>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d177      	bne.n	8006188 <UART_SetConfig+0x190>
 8006098:	4ba5      	ldr	r3, [pc, #660]	@ (8006330 <UART_SetConfig+0x338>)
 800609a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800609c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80060a0:	2b28      	cmp	r3, #40	@ 0x28
 80060a2:	d86d      	bhi.n	8006180 <UART_SetConfig+0x188>
 80060a4:	a201      	add	r2, pc, #4	@ (adr r2, 80060ac <UART_SetConfig+0xb4>)
 80060a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060aa:	bf00      	nop
 80060ac:	08006151 	.word	0x08006151
 80060b0:	08006181 	.word	0x08006181
 80060b4:	08006181 	.word	0x08006181
 80060b8:	08006181 	.word	0x08006181
 80060bc:	08006181 	.word	0x08006181
 80060c0:	08006181 	.word	0x08006181
 80060c4:	08006181 	.word	0x08006181
 80060c8:	08006181 	.word	0x08006181
 80060cc:	08006159 	.word	0x08006159
 80060d0:	08006181 	.word	0x08006181
 80060d4:	08006181 	.word	0x08006181
 80060d8:	08006181 	.word	0x08006181
 80060dc:	08006181 	.word	0x08006181
 80060e0:	08006181 	.word	0x08006181
 80060e4:	08006181 	.word	0x08006181
 80060e8:	08006181 	.word	0x08006181
 80060ec:	08006161 	.word	0x08006161
 80060f0:	08006181 	.word	0x08006181
 80060f4:	08006181 	.word	0x08006181
 80060f8:	08006181 	.word	0x08006181
 80060fc:	08006181 	.word	0x08006181
 8006100:	08006181 	.word	0x08006181
 8006104:	08006181 	.word	0x08006181
 8006108:	08006181 	.word	0x08006181
 800610c:	08006169 	.word	0x08006169
 8006110:	08006181 	.word	0x08006181
 8006114:	08006181 	.word	0x08006181
 8006118:	08006181 	.word	0x08006181
 800611c:	08006181 	.word	0x08006181
 8006120:	08006181 	.word	0x08006181
 8006124:	08006181 	.word	0x08006181
 8006128:	08006181 	.word	0x08006181
 800612c:	08006171 	.word	0x08006171
 8006130:	08006181 	.word	0x08006181
 8006134:	08006181 	.word	0x08006181
 8006138:	08006181 	.word	0x08006181
 800613c:	08006181 	.word	0x08006181
 8006140:	08006181 	.word	0x08006181
 8006144:	08006181 	.word	0x08006181
 8006148:	08006181 	.word	0x08006181
 800614c:	08006179 	.word	0x08006179
 8006150:	2301      	movs	r3, #1
 8006152:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006156:	e326      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006158:	2304      	movs	r3, #4
 800615a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800615e:	e322      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006160:	2308      	movs	r3, #8
 8006162:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006166:	e31e      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006168:	2310      	movs	r3, #16
 800616a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800616e:	e31a      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006170:	2320      	movs	r3, #32
 8006172:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006176:	e316      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006178:	2340      	movs	r3, #64	@ 0x40
 800617a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800617e:	e312      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006180:	2380      	movs	r3, #128	@ 0x80
 8006182:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006186:	e30e      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4a69      	ldr	r2, [pc, #420]	@ (8006334 <UART_SetConfig+0x33c>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d130      	bne.n	80061f4 <UART_SetConfig+0x1fc>
 8006192:	4b67      	ldr	r3, [pc, #412]	@ (8006330 <UART_SetConfig+0x338>)
 8006194:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006196:	f003 0307 	and.w	r3, r3, #7
 800619a:	2b05      	cmp	r3, #5
 800619c:	d826      	bhi.n	80061ec <UART_SetConfig+0x1f4>
 800619e:	a201      	add	r2, pc, #4	@ (adr r2, 80061a4 <UART_SetConfig+0x1ac>)
 80061a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061a4:	080061bd 	.word	0x080061bd
 80061a8:	080061c5 	.word	0x080061c5
 80061ac:	080061cd 	.word	0x080061cd
 80061b0:	080061d5 	.word	0x080061d5
 80061b4:	080061dd 	.word	0x080061dd
 80061b8:	080061e5 	.word	0x080061e5
 80061bc:	2300      	movs	r3, #0
 80061be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061c2:	e2f0      	b.n	80067a6 <UART_SetConfig+0x7ae>
 80061c4:	2304      	movs	r3, #4
 80061c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061ca:	e2ec      	b.n	80067a6 <UART_SetConfig+0x7ae>
 80061cc:	2308      	movs	r3, #8
 80061ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061d2:	e2e8      	b.n	80067a6 <UART_SetConfig+0x7ae>
 80061d4:	2310      	movs	r3, #16
 80061d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061da:	e2e4      	b.n	80067a6 <UART_SetConfig+0x7ae>
 80061dc:	2320      	movs	r3, #32
 80061de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061e2:	e2e0      	b.n	80067a6 <UART_SetConfig+0x7ae>
 80061e4:	2340      	movs	r3, #64	@ 0x40
 80061e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061ea:	e2dc      	b.n	80067a6 <UART_SetConfig+0x7ae>
 80061ec:	2380      	movs	r3, #128	@ 0x80
 80061ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061f2:	e2d8      	b.n	80067a6 <UART_SetConfig+0x7ae>
 80061f4:	697b      	ldr	r3, [r7, #20]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4a4f      	ldr	r2, [pc, #316]	@ (8006338 <UART_SetConfig+0x340>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d130      	bne.n	8006260 <UART_SetConfig+0x268>
 80061fe:	4b4c      	ldr	r3, [pc, #304]	@ (8006330 <UART_SetConfig+0x338>)
 8006200:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006202:	f003 0307 	and.w	r3, r3, #7
 8006206:	2b05      	cmp	r3, #5
 8006208:	d826      	bhi.n	8006258 <UART_SetConfig+0x260>
 800620a:	a201      	add	r2, pc, #4	@ (adr r2, 8006210 <UART_SetConfig+0x218>)
 800620c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006210:	08006229 	.word	0x08006229
 8006214:	08006231 	.word	0x08006231
 8006218:	08006239 	.word	0x08006239
 800621c:	08006241 	.word	0x08006241
 8006220:	08006249 	.word	0x08006249
 8006224:	08006251 	.word	0x08006251
 8006228:	2300      	movs	r3, #0
 800622a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800622e:	e2ba      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006230:	2304      	movs	r3, #4
 8006232:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006236:	e2b6      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006238:	2308      	movs	r3, #8
 800623a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800623e:	e2b2      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006240:	2310      	movs	r3, #16
 8006242:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006246:	e2ae      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006248:	2320      	movs	r3, #32
 800624a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800624e:	e2aa      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006250:	2340      	movs	r3, #64	@ 0x40
 8006252:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006256:	e2a6      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006258:	2380      	movs	r3, #128	@ 0x80
 800625a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800625e:	e2a2      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006260:	697b      	ldr	r3, [r7, #20]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a35      	ldr	r2, [pc, #212]	@ (800633c <UART_SetConfig+0x344>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d130      	bne.n	80062cc <UART_SetConfig+0x2d4>
 800626a:	4b31      	ldr	r3, [pc, #196]	@ (8006330 <UART_SetConfig+0x338>)
 800626c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800626e:	f003 0307 	and.w	r3, r3, #7
 8006272:	2b05      	cmp	r3, #5
 8006274:	d826      	bhi.n	80062c4 <UART_SetConfig+0x2cc>
 8006276:	a201      	add	r2, pc, #4	@ (adr r2, 800627c <UART_SetConfig+0x284>)
 8006278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800627c:	08006295 	.word	0x08006295
 8006280:	0800629d 	.word	0x0800629d
 8006284:	080062a5 	.word	0x080062a5
 8006288:	080062ad 	.word	0x080062ad
 800628c:	080062b5 	.word	0x080062b5
 8006290:	080062bd 	.word	0x080062bd
 8006294:	2300      	movs	r3, #0
 8006296:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800629a:	e284      	b.n	80067a6 <UART_SetConfig+0x7ae>
 800629c:	2304      	movs	r3, #4
 800629e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062a2:	e280      	b.n	80067a6 <UART_SetConfig+0x7ae>
 80062a4:	2308      	movs	r3, #8
 80062a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062aa:	e27c      	b.n	80067a6 <UART_SetConfig+0x7ae>
 80062ac:	2310      	movs	r3, #16
 80062ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062b2:	e278      	b.n	80067a6 <UART_SetConfig+0x7ae>
 80062b4:	2320      	movs	r3, #32
 80062b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062ba:	e274      	b.n	80067a6 <UART_SetConfig+0x7ae>
 80062bc:	2340      	movs	r3, #64	@ 0x40
 80062be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062c2:	e270      	b.n	80067a6 <UART_SetConfig+0x7ae>
 80062c4:	2380      	movs	r3, #128	@ 0x80
 80062c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062ca:	e26c      	b.n	80067a6 <UART_SetConfig+0x7ae>
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4a1b      	ldr	r2, [pc, #108]	@ (8006340 <UART_SetConfig+0x348>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d142      	bne.n	800635c <UART_SetConfig+0x364>
 80062d6:	4b16      	ldr	r3, [pc, #88]	@ (8006330 <UART_SetConfig+0x338>)
 80062d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062da:	f003 0307 	and.w	r3, r3, #7
 80062de:	2b05      	cmp	r3, #5
 80062e0:	d838      	bhi.n	8006354 <UART_SetConfig+0x35c>
 80062e2:	a201      	add	r2, pc, #4	@ (adr r2, 80062e8 <UART_SetConfig+0x2f0>)
 80062e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062e8:	08006301 	.word	0x08006301
 80062ec:	08006309 	.word	0x08006309
 80062f0:	08006311 	.word	0x08006311
 80062f4:	08006319 	.word	0x08006319
 80062f8:	08006345 	.word	0x08006345
 80062fc:	0800634d 	.word	0x0800634d
 8006300:	2300      	movs	r3, #0
 8006302:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006306:	e24e      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006308:	2304      	movs	r3, #4
 800630a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800630e:	e24a      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006310:	2308      	movs	r3, #8
 8006312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006316:	e246      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006318:	2310      	movs	r3, #16
 800631a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800631e:	e242      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006320:	cfff69f3 	.word	0xcfff69f3
 8006324:	58000c00 	.word	0x58000c00
 8006328:	11fff4ff 	.word	0x11fff4ff
 800632c:	40011000 	.word	0x40011000
 8006330:	58024400 	.word	0x58024400
 8006334:	40004400 	.word	0x40004400
 8006338:	40004800 	.word	0x40004800
 800633c:	40004c00 	.word	0x40004c00
 8006340:	40005000 	.word	0x40005000
 8006344:	2320      	movs	r3, #32
 8006346:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800634a:	e22c      	b.n	80067a6 <UART_SetConfig+0x7ae>
 800634c:	2340      	movs	r3, #64	@ 0x40
 800634e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006352:	e228      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006354:	2380      	movs	r3, #128	@ 0x80
 8006356:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800635a:	e224      	b.n	80067a6 <UART_SetConfig+0x7ae>
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4ab1      	ldr	r2, [pc, #708]	@ (8006628 <UART_SetConfig+0x630>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d176      	bne.n	8006454 <UART_SetConfig+0x45c>
 8006366:	4bb1      	ldr	r3, [pc, #708]	@ (800662c <UART_SetConfig+0x634>)
 8006368:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800636a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800636e:	2b28      	cmp	r3, #40	@ 0x28
 8006370:	d86c      	bhi.n	800644c <UART_SetConfig+0x454>
 8006372:	a201      	add	r2, pc, #4	@ (adr r2, 8006378 <UART_SetConfig+0x380>)
 8006374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006378:	0800641d 	.word	0x0800641d
 800637c:	0800644d 	.word	0x0800644d
 8006380:	0800644d 	.word	0x0800644d
 8006384:	0800644d 	.word	0x0800644d
 8006388:	0800644d 	.word	0x0800644d
 800638c:	0800644d 	.word	0x0800644d
 8006390:	0800644d 	.word	0x0800644d
 8006394:	0800644d 	.word	0x0800644d
 8006398:	08006425 	.word	0x08006425
 800639c:	0800644d 	.word	0x0800644d
 80063a0:	0800644d 	.word	0x0800644d
 80063a4:	0800644d 	.word	0x0800644d
 80063a8:	0800644d 	.word	0x0800644d
 80063ac:	0800644d 	.word	0x0800644d
 80063b0:	0800644d 	.word	0x0800644d
 80063b4:	0800644d 	.word	0x0800644d
 80063b8:	0800642d 	.word	0x0800642d
 80063bc:	0800644d 	.word	0x0800644d
 80063c0:	0800644d 	.word	0x0800644d
 80063c4:	0800644d 	.word	0x0800644d
 80063c8:	0800644d 	.word	0x0800644d
 80063cc:	0800644d 	.word	0x0800644d
 80063d0:	0800644d 	.word	0x0800644d
 80063d4:	0800644d 	.word	0x0800644d
 80063d8:	08006435 	.word	0x08006435
 80063dc:	0800644d 	.word	0x0800644d
 80063e0:	0800644d 	.word	0x0800644d
 80063e4:	0800644d 	.word	0x0800644d
 80063e8:	0800644d 	.word	0x0800644d
 80063ec:	0800644d 	.word	0x0800644d
 80063f0:	0800644d 	.word	0x0800644d
 80063f4:	0800644d 	.word	0x0800644d
 80063f8:	0800643d 	.word	0x0800643d
 80063fc:	0800644d 	.word	0x0800644d
 8006400:	0800644d 	.word	0x0800644d
 8006404:	0800644d 	.word	0x0800644d
 8006408:	0800644d 	.word	0x0800644d
 800640c:	0800644d 	.word	0x0800644d
 8006410:	0800644d 	.word	0x0800644d
 8006414:	0800644d 	.word	0x0800644d
 8006418:	08006445 	.word	0x08006445
 800641c:	2301      	movs	r3, #1
 800641e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006422:	e1c0      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006424:	2304      	movs	r3, #4
 8006426:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800642a:	e1bc      	b.n	80067a6 <UART_SetConfig+0x7ae>
 800642c:	2308      	movs	r3, #8
 800642e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006432:	e1b8      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006434:	2310      	movs	r3, #16
 8006436:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800643a:	e1b4      	b.n	80067a6 <UART_SetConfig+0x7ae>
 800643c:	2320      	movs	r3, #32
 800643e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006442:	e1b0      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006444:	2340      	movs	r3, #64	@ 0x40
 8006446:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800644a:	e1ac      	b.n	80067a6 <UART_SetConfig+0x7ae>
 800644c:	2380      	movs	r3, #128	@ 0x80
 800644e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006452:	e1a8      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006454:	697b      	ldr	r3, [r7, #20]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a75      	ldr	r2, [pc, #468]	@ (8006630 <UART_SetConfig+0x638>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d130      	bne.n	80064c0 <UART_SetConfig+0x4c8>
 800645e:	4b73      	ldr	r3, [pc, #460]	@ (800662c <UART_SetConfig+0x634>)
 8006460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006462:	f003 0307 	and.w	r3, r3, #7
 8006466:	2b05      	cmp	r3, #5
 8006468:	d826      	bhi.n	80064b8 <UART_SetConfig+0x4c0>
 800646a:	a201      	add	r2, pc, #4	@ (adr r2, 8006470 <UART_SetConfig+0x478>)
 800646c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006470:	08006489 	.word	0x08006489
 8006474:	08006491 	.word	0x08006491
 8006478:	08006499 	.word	0x08006499
 800647c:	080064a1 	.word	0x080064a1
 8006480:	080064a9 	.word	0x080064a9
 8006484:	080064b1 	.word	0x080064b1
 8006488:	2300      	movs	r3, #0
 800648a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800648e:	e18a      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006490:	2304      	movs	r3, #4
 8006492:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006496:	e186      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006498:	2308      	movs	r3, #8
 800649a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800649e:	e182      	b.n	80067a6 <UART_SetConfig+0x7ae>
 80064a0:	2310      	movs	r3, #16
 80064a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064a6:	e17e      	b.n	80067a6 <UART_SetConfig+0x7ae>
 80064a8:	2320      	movs	r3, #32
 80064aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064ae:	e17a      	b.n	80067a6 <UART_SetConfig+0x7ae>
 80064b0:	2340      	movs	r3, #64	@ 0x40
 80064b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064b6:	e176      	b.n	80067a6 <UART_SetConfig+0x7ae>
 80064b8:	2380      	movs	r3, #128	@ 0x80
 80064ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064be:	e172      	b.n	80067a6 <UART_SetConfig+0x7ae>
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a5b      	ldr	r2, [pc, #364]	@ (8006634 <UART_SetConfig+0x63c>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d130      	bne.n	800652c <UART_SetConfig+0x534>
 80064ca:	4b58      	ldr	r3, [pc, #352]	@ (800662c <UART_SetConfig+0x634>)
 80064cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064ce:	f003 0307 	and.w	r3, r3, #7
 80064d2:	2b05      	cmp	r3, #5
 80064d4:	d826      	bhi.n	8006524 <UART_SetConfig+0x52c>
 80064d6:	a201      	add	r2, pc, #4	@ (adr r2, 80064dc <UART_SetConfig+0x4e4>)
 80064d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064dc:	080064f5 	.word	0x080064f5
 80064e0:	080064fd 	.word	0x080064fd
 80064e4:	08006505 	.word	0x08006505
 80064e8:	0800650d 	.word	0x0800650d
 80064ec:	08006515 	.word	0x08006515
 80064f0:	0800651d 	.word	0x0800651d
 80064f4:	2300      	movs	r3, #0
 80064f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064fa:	e154      	b.n	80067a6 <UART_SetConfig+0x7ae>
 80064fc:	2304      	movs	r3, #4
 80064fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006502:	e150      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006504:	2308      	movs	r3, #8
 8006506:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800650a:	e14c      	b.n	80067a6 <UART_SetConfig+0x7ae>
 800650c:	2310      	movs	r3, #16
 800650e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006512:	e148      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006514:	2320      	movs	r3, #32
 8006516:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800651a:	e144      	b.n	80067a6 <UART_SetConfig+0x7ae>
 800651c:	2340      	movs	r3, #64	@ 0x40
 800651e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006522:	e140      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006524:	2380      	movs	r3, #128	@ 0x80
 8006526:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800652a:	e13c      	b.n	80067a6 <UART_SetConfig+0x7ae>
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a41      	ldr	r2, [pc, #260]	@ (8006638 <UART_SetConfig+0x640>)
 8006532:	4293      	cmp	r3, r2
 8006534:	f040 8082 	bne.w	800663c <UART_SetConfig+0x644>
 8006538:	4b3c      	ldr	r3, [pc, #240]	@ (800662c <UART_SetConfig+0x634>)
 800653a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800653c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006540:	2b28      	cmp	r3, #40	@ 0x28
 8006542:	d86d      	bhi.n	8006620 <UART_SetConfig+0x628>
 8006544:	a201      	add	r2, pc, #4	@ (adr r2, 800654c <UART_SetConfig+0x554>)
 8006546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800654a:	bf00      	nop
 800654c:	080065f1 	.word	0x080065f1
 8006550:	08006621 	.word	0x08006621
 8006554:	08006621 	.word	0x08006621
 8006558:	08006621 	.word	0x08006621
 800655c:	08006621 	.word	0x08006621
 8006560:	08006621 	.word	0x08006621
 8006564:	08006621 	.word	0x08006621
 8006568:	08006621 	.word	0x08006621
 800656c:	080065f9 	.word	0x080065f9
 8006570:	08006621 	.word	0x08006621
 8006574:	08006621 	.word	0x08006621
 8006578:	08006621 	.word	0x08006621
 800657c:	08006621 	.word	0x08006621
 8006580:	08006621 	.word	0x08006621
 8006584:	08006621 	.word	0x08006621
 8006588:	08006621 	.word	0x08006621
 800658c:	08006601 	.word	0x08006601
 8006590:	08006621 	.word	0x08006621
 8006594:	08006621 	.word	0x08006621
 8006598:	08006621 	.word	0x08006621
 800659c:	08006621 	.word	0x08006621
 80065a0:	08006621 	.word	0x08006621
 80065a4:	08006621 	.word	0x08006621
 80065a8:	08006621 	.word	0x08006621
 80065ac:	08006609 	.word	0x08006609
 80065b0:	08006621 	.word	0x08006621
 80065b4:	08006621 	.word	0x08006621
 80065b8:	08006621 	.word	0x08006621
 80065bc:	08006621 	.word	0x08006621
 80065c0:	08006621 	.word	0x08006621
 80065c4:	08006621 	.word	0x08006621
 80065c8:	08006621 	.word	0x08006621
 80065cc:	08006611 	.word	0x08006611
 80065d0:	08006621 	.word	0x08006621
 80065d4:	08006621 	.word	0x08006621
 80065d8:	08006621 	.word	0x08006621
 80065dc:	08006621 	.word	0x08006621
 80065e0:	08006621 	.word	0x08006621
 80065e4:	08006621 	.word	0x08006621
 80065e8:	08006621 	.word	0x08006621
 80065ec:	08006619 	.word	0x08006619
 80065f0:	2301      	movs	r3, #1
 80065f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065f6:	e0d6      	b.n	80067a6 <UART_SetConfig+0x7ae>
 80065f8:	2304      	movs	r3, #4
 80065fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065fe:	e0d2      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006600:	2308      	movs	r3, #8
 8006602:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006606:	e0ce      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006608:	2310      	movs	r3, #16
 800660a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800660e:	e0ca      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006610:	2320      	movs	r3, #32
 8006612:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006616:	e0c6      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006618:	2340      	movs	r3, #64	@ 0x40
 800661a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800661e:	e0c2      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006620:	2380      	movs	r3, #128	@ 0x80
 8006622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006626:	e0be      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006628:	40011400 	.word	0x40011400
 800662c:	58024400 	.word	0x58024400
 8006630:	40007800 	.word	0x40007800
 8006634:	40007c00 	.word	0x40007c00
 8006638:	40011800 	.word	0x40011800
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4aad      	ldr	r2, [pc, #692]	@ (80068f8 <UART_SetConfig+0x900>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d176      	bne.n	8006734 <UART_SetConfig+0x73c>
 8006646:	4bad      	ldr	r3, [pc, #692]	@ (80068fc <UART_SetConfig+0x904>)
 8006648:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800664a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800664e:	2b28      	cmp	r3, #40	@ 0x28
 8006650:	d86c      	bhi.n	800672c <UART_SetConfig+0x734>
 8006652:	a201      	add	r2, pc, #4	@ (adr r2, 8006658 <UART_SetConfig+0x660>)
 8006654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006658:	080066fd 	.word	0x080066fd
 800665c:	0800672d 	.word	0x0800672d
 8006660:	0800672d 	.word	0x0800672d
 8006664:	0800672d 	.word	0x0800672d
 8006668:	0800672d 	.word	0x0800672d
 800666c:	0800672d 	.word	0x0800672d
 8006670:	0800672d 	.word	0x0800672d
 8006674:	0800672d 	.word	0x0800672d
 8006678:	08006705 	.word	0x08006705
 800667c:	0800672d 	.word	0x0800672d
 8006680:	0800672d 	.word	0x0800672d
 8006684:	0800672d 	.word	0x0800672d
 8006688:	0800672d 	.word	0x0800672d
 800668c:	0800672d 	.word	0x0800672d
 8006690:	0800672d 	.word	0x0800672d
 8006694:	0800672d 	.word	0x0800672d
 8006698:	0800670d 	.word	0x0800670d
 800669c:	0800672d 	.word	0x0800672d
 80066a0:	0800672d 	.word	0x0800672d
 80066a4:	0800672d 	.word	0x0800672d
 80066a8:	0800672d 	.word	0x0800672d
 80066ac:	0800672d 	.word	0x0800672d
 80066b0:	0800672d 	.word	0x0800672d
 80066b4:	0800672d 	.word	0x0800672d
 80066b8:	08006715 	.word	0x08006715
 80066bc:	0800672d 	.word	0x0800672d
 80066c0:	0800672d 	.word	0x0800672d
 80066c4:	0800672d 	.word	0x0800672d
 80066c8:	0800672d 	.word	0x0800672d
 80066cc:	0800672d 	.word	0x0800672d
 80066d0:	0800672d 	.word	0x0800672d
 80066d4:	0800672d 	.word	0x0800672d
 80066d8:	0800671d 	.word	0x0800671d
 80066dc:	0800672d 	.word	0x0800672d
 80066e0:	0800672d 	.word	0x0800672d
 80066e4:	0800672d 	.word	0x0800672d
 80066e8:	0800672d 	.word	0x0800672d
 80066ec:	0800672d 	.word	0x0800672d
 80066f0:	0800672d 	.word	0x0800672d
 80066f4:	0800672d 	.word	0x0800672d
 80066f8:	08006725 	.word	0x08006725
 80066fc:	2301      	movs	r3, #1
 80066fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006702:	e050      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006704:	2304      	movs	r3, #4
 8006706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800670a:	e04c      	b.n	80067a6 <UART_SetConfig+0x7ae>
 800670c:	2308      	movs	r3, #8
 800670e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006712:	e048      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006714:	2310      	movs	r3, #16
 8006716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800671a:	e044      	b.n	80067a6 <UART_SetConfig+0x7ae>
 800671c:	2320      	movs	r3, #32
 800671e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006722:	e040      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006724:	2340      	movs	r3, #64	@ 0x40
 8006726:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800672a:	e03c      	b.n	80067a6 <UART_SetConfig+0x7ae>
 800672c:	2380      	movs	r3, #128	@ 0x80
 800672e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006732:	e038      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	4a71      	ldr	r2, [pc, #452]	@ (8006900 <UART_SetConfig+0x908>)
 800673a:	4293      	cmp	r3, r2
 800673c:	d130      	bne.n	80067a0 <UART_SetConfig+0x7a8>
 800673e:	4b6f      	ldr	r3, [pc, #444]	@ (80068fc <UART_SetConfig+0x904>)
 8006740:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006742:	f003 0307 	and.w	r3, r3, #7
 8006746:	2b05      	cmp	r3, #5
 8006748:	d826      	bhi.n	8006798 <UART_SetConfig+0x7a0>
 800674a:	a201      	add	r2, pc, #4	@ (adr r2, 8006750 <UART_SetConfig+0x758>)
 800674c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006750:	08006769 	.word	0x08006769
 8006754:	08006771 	.word	0x08006771
 8006758:	08006779 	.word	0x08006779
 800675c:	08006781 	.word	0x08006781
 8006760:	08006789 	.word	0x08006789
 8006764:	08006791 	.word	0x08006791
 8006768:	2302      	movs	r3, #2
 800676a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800676e:	e01a      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006770:	2304      	movs	r3, #4
 8006772:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006776:	e016      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006778:	2308      	movs	r3, #8
 800677a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800677e:	e012      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006780:	2310      	movs	r3, #16
 8006782:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006786:	e00e      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006788:	2320      	movs	r3, #32
 800678a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800678e:	e00a      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006790:	2340      	movs	r3, #64	@ 0x40
 8006792:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006796:	e006      	b.n	80067a6 <UART_SetConfig+0x7ae>
 8006798:	2380      	movs	r3, #128	@ 0x80
 800679a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800679e:	e002      	b.n	80067a6 <UART_SetConfig+0x7ae>
 80067a0:	2380      	movs	r3, #128	@ 0x80
 80067a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a55      	ldr	r2, [pc, #340]	@ (8006900 <UART_SetConfig+0x908>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	f040 80f8 	bne.w	80069a2 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80067b2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80067b6:	2b20      	cmp	r3, #32
 80067b8:	dc46      	bgt.n	8006848 <UART_SetConfig+0x850>
 80067ba:	2b02      	cmp	r3, #2
 80067bc:	db75      	blt.n	80068aa <UART_SetConfig+0x8b2>
 80067be:	3b02      	subs	r3, #2
 80067c0:	2b1e      	cmp	r3, #30
 80067c2:	d872      	bhi.n	80068aa <UART_SetConfig+0x8b2>
 80067c4:	a201      	add	r2, pc, #4	@ (adr r2, 80067cc <UART_SetConfig+0x7d4>)
 80067c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067ca:	bf00      	nop
 80067cc:	0800684f 	.word	0x0800684f
 80067d0:	080068ab 	.word	0x080068ab
 80067d4:	08006857 	.word	0x08006857
 80067d8:	080068ab 	.word	0x080068ab
 80067dc:	080068ab 	.word	0x080068ab
 80067e0:	080068ab 	.word	0x080068ab
 80067e4:	08006867 	.word	0x08006867
 80067e8:	080068ab 	.word	0x080068ab
 80067ec:	080068ab 	.word	0x080068ab
 80067f0:	080068ab 	.word	0x080068ab
 80067f4:	080068ab 	.word	0x080068ab
 80067f8:	080068ab 	.word	0x080068ab
 80067fc:	080068ab 	.word	0x080068ab
 8006800:	080068ab 	.word	0x080068ab
 8006804:	08006877 	.word	0x08006877
 8006808:	080068ab 	.word	0x080068ab
 800680c:	080068ab 	.word	0x080068ab
 8006810:	080068ab 	.word	0x080068ab
 8006814:	080068ab 	.word	0x080068ab
 8006818:	080068ab 	.word	0x080068ab
 800681c:	080068ab 	.word	0x080068ab
 8006820:	080068ab 	.word	0x080068ab
 8006824:	080068ab 	.word	0x080068ab
 8006828:	080068ab 	.word	0x080068ab
 800682c:	080068ab 	.word	0x080068ab
 8006830:	080068ab 	.word	0x080068ab
 8006834:	080068ab 	.word	0x080068ab
 8006838:	080068ab 	.word	0x080068ab
 800683c:	080068ab 	.word	0x080068ab
 8006840:	080068ab 	.word	0x080068ab
 8006844:	0800689d 	.word	0x0800689d
 8006848:	2b40      	cmp	r3, #64	@ 0x40
 800684a:	d02a      	beq.n	80068a2 <UART_SetConfig+0x8aa>
 800684c:	e02d      	b.n	80068aa <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800684e:	f7fe fc05 	bl	800505c <HAL_RCCEx_GetD3PCLK1Freq>
 8006852:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006854:	e02f      	b.n	80068b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006856:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800685a:	4618      	mov	r0, r3
 800685c:	f7fe fc14 	bl	8005088 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006862:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006864:	e027      	b.n	80068b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006866:	f107 0318 	add.w	r3, r7, #24
 800686a:	4618      	mov	r0, r3
 800686c:	f7fe fd60 	bl	8005330 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006870:	69fb      	ldr	r3, [r7, #28]
 8006872:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006874:	e01f      	b.n	80068b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006876:	4b21      	ldr	r3, [pc, #132]	@ (80068fc <UART_SetConfig+0x904>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f003 0320 	and.w	r3, r3, #32
 800687e:	2b00      	cmp	r3, #0
 8006880:	d009      	beq.n	8006896 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006882:	4b1e      	ldr	r3, [pc, #120]	@ (80068fc <UART_SetConfig+0x904>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	08db      	lsrs	r3, r3, #3
 8006888:	f003 0303 	and.w	r3, r3, #3
 800688c:	4a1d      	ldr	r2, [pc, #116]	@ (8006904 <UART_SetConfig+0x90c>)
 800688e:	fa22 f303 	lsr.w	r3, r2, r3
 8006892:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006894:	e00f      	b.n	80068b6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8006896:	4b1b      	ldr	r3, [pc, #108]	@ (8006904 <UART_SetConfig+0x90c>)
 8006898:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800689a:	e00c      	b.n	80068b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800689c:	4b1a      	ldr	r3, [pc, #104]	@ (8006908 <UART_SetConfig+0x910>)
 800689e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068a0:	e009      	b.n	80068b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80068a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068a8:	e005      	b.n	80068b6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80068aa:	2300      	movs	r3, #0
 80068ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80068ae:	2301      	movs	r3, #1
 80068b0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80068b4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80068b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	f000 81ee 	beq.w	8006c9a <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068c2:	4a12      	ldr	r2, [pc, #72]	@ (800690c <UART_SetConfig+0x914>)
 80068c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80068c8:	461a      	mov	r2, r3
 80068ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068cc:	fbb3 f3f2 	udiv	r3, r3, r2
 80068d0:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	685a      	ldr	r2, [r3, #4]
 80068d6:	4613      	mov	r3, r2
 80068d8:	005b      	lsls	r3, r3, #1
 80068da:	4413      	add	r3, r2
 80068dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068de:	429a      	cmp	r2, r3
 80068e0:	d305      	bcc.n	80068ee <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80068e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068ea:	429a      	cmp	r2, r3
 80068ec:	d910      	bls.n	8006910 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 80068ee:	2301      	movs	r3, #1
 80068f0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80068f4:	e1d1      	b.n	8006c9a <UART_SetConfig+0xca2>
 80068f6:	bf00      	nop
 80068f8:	40011c00 	.word	0x40011c00
 80068fc:	58024400 	.word	0x58024400
 8006900:	58000c00 	.word	0x58000c00
 8006904:	03d09000 	.word	0x03d09000
 8006908:	003d0900 	.word	0x003d0900
 800690c:	0800f28c 	.word	0x0800f28c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006910:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006912:	2200      	movs	r2, #0
 8006914:	60bb      	str	r3, [r7, #8]
 8006916:	60fa      	str	r2, [r7, #12]
 8006918:	697b      	ldr	r3, [r7, #20]
 800691a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800691c:	4ac0      	ldr	r2, [pc, #768]	@ (8006c20 <UART_SetConfig+0xc28>)
 800691e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006922:	b29b      	uxth	r3, r3
 8006924:	2200      	movs	r2, #0
 8006926:	603b      	str	r3, [r7, #0]
 8006928:	607a      	str	r2, [r7, #4]
 800692a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800692e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006932:	f7f9 fef1 	bl	8000718 <__aeabi_uldivmod>
 8006936:	4602      	mov	r2, r0
 8006938:	460b      	mov	r3, r1
 800693a:	4610      	mov	r0, r2
 800693c:	4619      	mov	r1, r3
 800693e:	f04f 0200 	mov.w	r2, #0
 8006942:	f04f 0300 	mov.w	r3, #0
 8006946:	020b      	lsls	r3, r1, #8
 8006948:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800694c:	0202      	lsls	r2, r0, #8
 800694e:	6979      	ldr	r1, [r7, #20]
 8006950:	6849      	ldr	r1, [r1, #4]
 8006952:	0849      	lsrs	r1, r1, #1
 8006954:	2000      	movs	r0, #0
 8006956:	460c      	mov	r4, r1
 8006958:	4605      	mov	r5, r0
 800695a:	eb12 0804 	adds.w	r8, r2, r4
 800695e:	eb43 0905 	adc.w	r9, r3, r5
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	2200      	movs	r2, #0
 8006968:	469a      	mov	sl, r3
 800696a:	4693      	mov	fp, r2
 800696c:	4652      	mov	r2, sl
 800696e:	465b      	mov	r3, fp
 8006970:	4640      	mov	r0, r8
 8006972:	4649      	mov	r1, r9
 8006974:	f7f9 fed0 	bl	8000718 <__aeabi_uldivmod>
 8006978:	4602      	mov	r2, r0
 800697a:	460b      	mov	r3, r1
 800697c:	4613      	mov	r3, r2
 800697e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006980:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006982:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006986:	d308      	bcc.n	800699a <UART_SetConfig+0x9a2>
 8006988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800698a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800698e:	d204      	bcs.n	800699a <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006996:	60da      	str	r2, [r3, #12]
 8006998:	e17f      	b.n	8006c9a <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800699a:	2301      	movs	r3, #1
 800699c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80069a0:	e17b      	b.n	8006c9a <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80069a2:	697b      	ldr	r3, [r7, #20]
 80069a4:	69db      	ldr	r3, [r3, #28]
 80069a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80069aa:	f040 80bd 	bne.w	8006b28 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 80069ae:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80069b2:	2b20      	cmp	r3, #32
 80069b4:	dc48      	bgt.n	8006a48 <UART_SetConfig+0xa50>
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	db7b      	blt.n	8006ab2 <UART_SetConfig+0xaba>
 80069ba:	2b20      	cmp	r3, #32
 80069bc:	d879      	bhi.n	8006ab2 <UART_SetConfig+0xaba>
 80069be:	a201      	add	r2, pc, #4	@ (adr r2, 80069c4 <UART_SetConfig+0x9cc>)
 80069c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069c4:	08006a4f 	.word	0x08006a4f
 80069c8:	08006a57 	.word	0x08006a57
 80069cc:	08006ab3 	.word	0x08006ab3
 80069d0:	08006ab3 	.word	0x08006ab3
 80069d4:	08006a5f 	.word	0x08006a5f
 80069d8:	08006ab3 	.word	0x08006ab3
 80069dc:	08006ab3 	.word	0x08006ab3
 80069e0:	08006ab3 	.word	0x08006ab3
 80069e4:	08006a6f 	.word	0x08006a6f
 80069e8:	08006ab3 	.word	0x08006ab3
 80069ec:	08006ab3 	.word	0x08006ab3
 80069f0:	08006ab3 	.word	0x08006ab3
 80069f4:	08006ab3 	.word	0x08006ab3
 80069f8:	08006ab3 	.word	0x08006ab3
 80069fc:	08006ab3 	.word	0x08006ab3
 8006a00:	08006ab3 	.word	0x08006ab3
 8006a04:	08006a7f 	.word	0x08006a7f
 8006a08:	08006ab3 	.word	0x08006ab3
 8006a0c:	08006ab3 	.word	0x08006ab3
 8006a10:	08006ab3 	.word	0x08006ab3
 8006a14:	08006ab3 	.word	0x08006ab3
 8006a18:	08006ab3 	.word	0x08006ab3
 8006a1c:	08006ab3 	.word	0x08006ab3
 8006a20:	08006ab3 	.word	0x08006ab3
 8006a24:	08006ab3 	.word	0x08006ab3
 8006a28:	08006ab3 	.word	0x08006ab3
 8006a2c:	08006ab3 	.word	0x08006ab3
 8006a30:	08006ab3 	.word	0x08006ab3
 8006a34:	08006ab3 	.word	0x08006ab3
 8006a38:	08006ab3 	.word	0x08006ab3
 8006a3c:	08006ab3 	.word	0x08006ab3
 8006a40:	08006ab3 	.word	0x08006ab3
 8006a44:	08006aa5 	.word	0x08006aa5
 8006a48:	2b40      	cmp	r3, #64	@ 0x40
 8006a4a:	d02e      	beq.n	8006aaa <UART_SetConfig+0xab2>
 8006a4c:	e031      	b.n	8006ab2 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a4e:	f7fd f8d9 	bl	8003c04 <HAL_RCC_GetPCLK1Freq>
 8006a52:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006a54:	e033      	b.n	8006abe <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a56:	f7fd f8eb 	bl	8003c30 <HAL_RCC_GetPCLK2Freq>
 8006a5a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006a5c:	e02f      	b.n	8006abe <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006a62:	4618      	mov	r0, r3
 8006a64:	f7fe fb10 	bl	8005088 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006a68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a6c:	e027      	b.n	8006abe <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006a6e:	f107 0318 	add.w	r3, r7, #24
 8006a72:	4618      	mov	r0, r3
 8006a74:	f7fe fc5c 	bl	8005330 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006a78:	69fb      	ldr	r3, [r7, #28]
 8006a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a7c:	e01f      	b.n	8006abe <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a7e:	4b69      	ldr	r3, [pc, #420]	@ (8006c24 <UART_SetConfig+0xc2c>)
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f003 0320 	and.w	r3, r3, #32
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d009      	beq.n	8006a9e <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006a8a:	4b66      	ldr	r3, [pc, #408]	@ (8006c24 <UART_SetConfig+0xc2c>)
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	08db      	lsrs	r3, r3, #3
 8006a90:	f003 0303 	and.w	r3, r3, #3
 8006a94:	4a64      	ldr	r2, [pc, #400]	@ (8006c28 <UART_SetConfig+0xc30>)
 8006a96:	fa22 f303 	lsr.w	r3, r2, r3
 8006a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006a9c:	e00f      	b.n	8006abe <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8006a9e:	4b62      	ldr	r3, [pc, #392]	@ (8006c28 <UART_SetConfig+0xc30>)
 8006aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006aa2:	e00c      	b.n	8006abe <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006aa4:	4b61      	ldr	r3, [pc, #388]	@ (8006c2c <UART_SetConfig+0xc34>)
 8006aa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006aa8:	e009      	b.n	8006abe <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006aaa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ab0:	e005      	b.n	8006abe <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006abc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006abe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	f000 80ea 	beq.w	8006c9a <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aca:	4a55      	ldr	r2, [pc, #340]	@ (8006c20 <UART_SetConfig+0xc28>)
 8006acc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ad0:	461a      	mov	r2, r3
 8006ad2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ad4:	fbb3 f3f2 	udiv	r3, r3, r2
 8006ad8:	005a      	lsls	r2, r3, #1
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	085b      	lsrs	r3, r3, #1
 8006ae0:	441a      	add	r2, r3
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	685b      	ldr	r3, [r3, #4]
 8006ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006aea:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006aec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aee:	2b0f      	cmp	r3, #15
 8006af0:	d916      	bls.n	8006b20 <UART_SetConfig+0xb28>
 8006af2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006af4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006af8:	d212      	bcs.n	8006b20 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006afa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006afc:	b29b      	uxth	r3, r3
 8006afe:	f023 030f 	bic.w	r3, r3, #15
 8006b02:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006b04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b06:	085b      	lsrs	r3, r3, #1
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	f003 0307 	and.w	r3, r3, #7
 8006b0e:	b29a      	uxth	r2, r3
 8006b10:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006b12:	4313      	orrs	r3, r2
 8006b14:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8006b16:	697b      	ldr	r3, [r7, #20]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006b1c:	60da      	str	r2, [r3, #12]
 8006b1e:	e0bc      	b.n	8006c9a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8006b20:	2301      	movs	r3, #1
 8006b22:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006b26:	e0b8      	b.n	8006c9a <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006b28:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006b2c:	2b20      	cmp	r3, #32
 8006b2e:	dc4b      	bgt.n	8006bc8 <UART_SetConfig+0xbd0>
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	f2c0 8087 	blt.w	8006c44 <UART_SetConfig+0xc4c>
 8006b36:	2b20      	cmp	r3, #32
 8006b38:	f200 8084 	bhi.w	8006c44 <UART_SetConfig+0xc4c>
 8006b3c:	a201      	add	r2, pc, #4	@ (adr r2, 8006b44 <UART_SetConfig+0xb4c>)
 8006b3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b42:	bf00      	nop
 8006b44:	08006bcf 	.word	0x08006bcf
 8006b48:	08006bd7 	.word	0x08006bd7
 8006b4c:	08006c45 	.word	0x08006c45
 8006b50:	08006c45 	.word	0x08006c45
 8006b54:	08006bdf 	.word	0x08006bdf
 8006b58:	08006c45 	.word	0x08006c45
 8006b5c:	08006c45 	.word	0x08006c45
 8006b60:	08006c45 	.word	0x08006c45
 8006b64:	08006bef 	.word	0x08006bef
 8006b68:	08006c45 	.word	0x08006c45
 8006b6c:	08006c45 	.word	0x08006c45
 8006b70:	08006c45 	.word	0x08006c45
 8006b74:	08006c45 	.word	0x08006c45
 8006b78:	08006c45 	.word	0x08006c45
 8006b7c:	08006c45 	.word	0x08006c45
 8006b80:	08006c45 	.word	0x08006c45
 8006b84:	08006bff 	.word	0x08006bff
 8006b88:	08006c45 	.word	0x08006c45
 8006b8c:	08006c45 	.word	0x08006c45
 8006b90:	08006c45 	.word	0x08006c45
 8006b94:	08006c45 	.word	0x08006c45
 8006b98:	08006c45 	.word	0x08006c45
 8006b9c:	08006c45 	.word	0x08006c45
 8006ba0:	08006c45 	.word	0x08006c45
 8006ba4:	08006c45 	.word	0x08006c45
 8006ba8:	08006c45 	.word	0x08006c45
 8006bac:	08006c45 	.word	0x08006c45
 8006bb0:	08006c45 	.word	0x08006c45
 8006bb4:	08006c45 	.word	0x08006c45
 8006bb8:	08006c45 	.word	0x08006c45
 8006bbc:	08006c45 	.word	0x08006c45
 8006bc0:	08006c45 	.word	0x08006c45
 8006bc4:	08006c37 	.word	0x08006c37
 8006bc8:	2b40      	cmp	r3, #64	@ 0x40
 8006bca:	d037      	beq.n	8006c3c <UART_SetConfig+0xc44>
 8006bcc:	e03a      	b.n	8006c44 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006bce:	f7fd f819 	bl	8003c04 <HAL_RCC_GetPCLK1Freq>
 8006bd2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006bd4:	e03c      	b.n	8006c50 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006bd6:	f7fd f82b 	bl	8003c30 <HAL_RCC_GetPCLK2Freq>
 8006bda:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006bdc:	e038      	b.n	8006c50 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006bde:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006be2:	4618      	mov	r0, r3
 8006be4:	f7fe fa50 	bl	8005088 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006bec:	e030      	b.n	8006c50 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006bee:	f107 0318 	add.w	r3, r7, #24
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	f7fe fb9c 	bl	8005330 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006bf8:	69fb      	ldr	r3, [r7, #28]
 8006bfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006bfc:	e028      	b.n	8006c50 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006bfe:	4b09      	ldr	r3, [pc, #36]	@ (8006c24 <UART_SetConfig+0xc2c>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f003 0320 	and.w	r3, r3, #32
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d012      	beq.n	8006c30 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006c0a:	4b06      	ldr	r3, [pc, #24]	@ (8006c24 <UART_SetConfig+0xc2c>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	08db      	lsrs	r3, r3, #3
 8006c10:	f003 0303 	and.w	r3, r3, #3
 8006c14:	4a04      	ldr	r2, [pc, #16]	@ (8006c28 <UART_SetConfig+0xc30>)
 8006c16:	fa22 f303 	lsr.w	r3, r2, r3
 8006c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006c1c:	e018      	b.n	8006c50 <UART_SetConfig+0xc58>
 8006c1e:	bf00      	nop
 8006c20:	0800f28c 	.word	0x0800f28c
 8006c24:	58024400 	.word	0x58024400
 8006c28:	03d09000 	.word	0x03d09000
 8006c2c:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8006c30:	4b24      	ldr	r3, [pc, #144]	@ (8006cc4 <UART_SetConfig+0xccc>)
 8006c32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c34:	e00c      	b.n	8006c50 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006c36:	4b24      	ldr	r3, [pc, #144]	@ (8006cc8 <UART_SetConfig+0xcd0>)
 8006c38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c3a:	e009      	b.n	8006c50 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c3c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c42:	e005      	b.n	8006c50 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8006c44:	2300      	movs	r3, #0
 8006c46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006c48:	2301      	movs	r3, #1
 8006c4a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006c4e:	bf00      	nop
    }

    if (pclk != 0U)
 8006c50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d021      	beq.n	8006c9a <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c5a:	4a1c      	ldr	r2, [pc, #112]	@ (8006ccc <UART_SetConfig+0xcd4>)
 8006c5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006c60:	461a      	mov	r2, r3
 8006c62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c64:	fbb3 f2f2 	udiv	r2, r3, r2
 8006c68:	697b      	ldr	r3, [r7, #20]
 8006c6a:	685b      	ldr	r3, [r3, #4]
 8006c6c:	085b      	lsrs	r3, r3, #1
 8006c6e:	441a      	add	r2, r3
 8006c70:	697b      	ldr	r3, [r7, #20]
 8006c72:	685b      	ldr	r3, [r3, #4]
 8006c74:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c78:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c7c:	2b0f      	cmp	r3, #15
 8006c7e:	d909      	bls.n	8006c94 <UART_SetConfig+0xc9c>
 8006c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c86:	d205      	bcs.n	8006c94 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006c88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c8a:	b29a      	uxth	r2, r3
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	60da      	str	r2, [r3, #12]
 8006c92:	e002      	b.n	8006c9a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8006c94:	2301      	movs	r3, #1
 8006c96:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006ca2:	697b      	ldr	r3, [r7, #20]
 8006ca4:	2201      	movs	r2, #1
 8006ca6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	2200      	movs	r2, #0
 8006cae:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006cb0:	697b      	ldr	r3, [r7, #20]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006cb6:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	3748      	adds	r7, #72	@ 0x48
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006cc4:	03d09000 	.word	0x03d09000
 8006cc8:	003d0900 	.word	0x003d0900
 8006ccc:	0800f28c 	.word	0x0800f28c

08006cd0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b083      	sub	sp, #12
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cdc:	f003 0308 	and.w	r3, r3, #8
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d00a      	beq.n	8006cfa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	430a      	orrs	r2, r1
 8006cf8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cfe:	f003 0301 	and.w	r3, r3, #1
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d00a      	beq.n	8006d1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	430a      	orrs	r2, r1
 8006d1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d20:	f003 0302 	and.w	r3, r3, #2
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d00a      	beq.n	8006d3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	685b      	ldr	r3, [r3, #4]
 8006d2e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	430a      	orrs	r2, r1
 8006d3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d42:	f003 0304 	and.w	r3, r3, #4
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d00a      	beq.n	8006d60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	430a      	orrs	r2, r1
 8006d5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d64:	f003 0310 	and.w	r3, r3, #16
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d00a      	beq.n	8006d82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	689b      	ldr	r3, [r3, #8]
 8006d72:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	430a      	orrs	r2, r1
 8006d80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d86:	f003 0320 	and.w	r3, r3, #32
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d00a      	beq.n	8006da4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	689b      	ldr	r3, [r3, #8]
 8006d94:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	430a      	orrs	r2, r1
 8006da2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006da8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d01a      	beq.n	8006de6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	430a      	orrs	r2, r1
 8006dc4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006dce:	d10a      	bne.n	8006de6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	685b      	ldr	r3, [r3, #4]
 8006dd6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	430a      	orrs	r2, r1
 8006de4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d00a      	beq.n	8006e08 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	685b      	ldr	r3, [r3, #4]
 8006df8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	430a      	orrs	r2, r1
 8006e06:	605a      	str	r2, [r3, #4]
  }
}
 8006e08:	bf00      	nop
 8006e0a:	370c      	adds	r7, #12
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr

08006e14 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b098      	sub	sp, #96	@ 0x60
 8006e18:	af02      	add	r7, sp, #8
 8006e1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006e24:	f7fa fdbe 	bl	80019a4 <HAL_GetTick>
 8006e28:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f003 0308 	and.w	r3, r3, #8
 8006e34:	2b08      	cmp	r3, #8
 8006e36:	d12f      	bne.n	8006e98 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e38:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006e3c:	9300      	str	r3, [sp, #0]
 8006e3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e40:	2200      	movs	r2, #0
 8006e42:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f000 f88e 	bl	8006f68 <UART_WaitOnFlagUntilTimeout>
 8006e4c:	4603      	mov	r3, r0
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d022      	beq.n	8006e98 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e5a:	e853 3f00 	ldrex	r3, [r3]
 8006e5e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e66:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	461a      	mov	r2, r3
 8006e6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e70:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e72:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e74:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e76:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e78:	e841 2300 	strex	r3, r2, [r1]
 8006e7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d1e6      	bne.n	8006e52 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2220      	movs	r2, #32
 8006e88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2200      	movs	r2, #0
 8006e90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e94:	2303      	movs	r3, #3
 8006e96:	e063      	b.n	8006f60 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f003 0304 	and.w	r3, r3, #4
 8006ea2:	2b04      	cmp	r3, #4
 8006ea4:	d149      	bne.n	8006f3a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006ea6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006eaa:	9300      	str	r3, [sp, #0]
 8006eac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006eae:	2200      	movs	r2, #0
 8006eb0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006eb4:	6878      	ldr	r0, [r7, #4]
 8006eb6:	f000 f857 	bl	8006f68 <UART_WaitOnFlagUntilTimeout>
 8006eba:	4603      	mov	r3, r0
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d03c      	beq.n	8006f3a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ec8:	e853 3f00 	ldrex	r3, [r3]
 8006ecc:	623b      	str	r3, [r7, #32]
   return(result);
 8006ece:	6a3b      	ldr	r3, [r7, #32]
 8006ed0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ed4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	461a      	mov	r2, r3
 8006edc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ede:	633b      	str	r3, [r7, #48]	@ 0x30
 8006ee0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ee2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ee4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ee6:	e841 2300 	strex	r3, r2, [r1]
 8006eea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d1e6      	bne.n	8006ec0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	3308      	adds	r3, #8
 8006ef8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006efa:	693b      	ldr	r3, [r7, #16]
 8006efc:	e853 3f00 	ldrex	r3, [r3]
 8006f00:	60fb      	str	r3, [r7, #12]
   return(result);
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	f023 0301 	bic.w	r3, r3, #1
 8006f08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	3308      	adds	r3, #8
 8006f10:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006f12:	61fa      	str	r2, [r7, #28]
 8006f14:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f16:	69b9      	ldr	r1, [r7, #24]
 8006f18:	69fa      	ldr	r2, [r7, #28]
 8006f1a:	e841 2300 	strex	r3, r2, [r1]
 8006f1e:	617b      	str	r3, [r7, #20]
   return(result);
 8006f20:	697b      	ldr	r3, [r7, #20]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d1e5      	bne.n	8006ef2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2220      	movs	r2, #32
 8006f2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2200      	movs	r2, #0
 8006f32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006f36:	2303      	movs	r3, #3
 8006f38:	e012      	b.n	8006f60 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2220      	movs	r2, #32
 8006f3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2220      	movs	r2, #32
 8006f46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2200      	movs	r2, #0
 8006f54:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006f5e:	2300      	movs	r3, #0
}
 8006f60:	4618      	mov	r0, r3
 8006f62:	3758      	adds	r7, #88	@ 0x58
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bd80      	pop	{r7, pc}

08006f68 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b084      	sub	sp, #16
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	60f8      	str	r0, [r7, #12]
 8006f70:	60b9      	str	r1, [r7, #8]
 8006f72:	603b      	str	r3, [r7, #0]
 8006f74:	4613      	mov	r3, r2
 8006f76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f78:	e04f      	b.n	800701a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f7a:	69bb      	ldr	r3, [r7, #24]
 8006f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f80:	d04b      	beq.n	800701a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f82:	f7fa fd0f 	bl	80019a4 <HAL_GetTick>
 8006f86:	4602      	mov	r2, r0
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	1ad3      	subs	r3, r2, r3
 8006f8c:	69ba      	ldr	r2, [r7, #24]
 8006f8e:	429a      	cmp	r2, r3
 8006f90:	d302      	bcc.n	8006f98 <UART_WaitOnFlagUntilTimeout+0x30>
 8006f92:	69bb      	ldr	r3, [r7, #24]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d101      	bne.n	8006f9c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006f98:	2303      	movs	r3, #3
 8006f9a:	e04e      	b.n	800703a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f003 0304 	and.w	r3, r3, #4
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d037      	beq.n	800701a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	2b80      	cmp	r3, #128	@ 0x80
 8006fae:	d034      	beq.n	800701a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	2b40      	cmp	r3, #64	@ 0x40
 8006fb4:	d031      	beq.n	800701a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	69db      	ldr	r3, [r3, #28]
 8006fbc:	f003 0308 	and.w	r3, r3, #8
 8006fc0:	2b08      	cmp	r3, #8
 8006fc2:	d110      	bne.n	8006fe6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	2208      	movs	r2, #8
 8006fca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006fcc:	68f8      	ldr	r0, [r7, #12]
 8006fce:	f000 f839 	bl	8007044 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	2208      	movs	r2, #8
 8006fd6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	e029      	b.n	800703a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	69db      	ldr	r3, [r3, #28]
 8006fec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ff0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ff4:	d111      	bne.n	800701a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006ffe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007000:	68f8      	ldr	r0, [r7, #12]
 8007002:	f000 f81f 	bl	8007044 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	2220      	movs	r2, #32
 800700a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	2200      	movs	r2, #0
 8007012:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007016:	2303      	movs	r3, #3
 8007018:	e00f      	b.n	800703a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	69da      	ldr	r2, [r3, #28]
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	4013      	ands	r3, r2
 8007024:	68ba      	ldr	r2, [r7, #8]
 8007026:	429a      	cmp	r2, r3
 8007028:	bf0c      	ite	eq
 800702a:	2301      	moveq	r3, #1
 800702c:	2300      	movne	r3, #0
 800702e:	b2db      	uxtb	r3, r3
 8007030:	461a      	mov	r2, r3
 8007032:	79fb      	ldrb	r3, [r7, #7]
 8007034:	429a      	cmp	r2, r3
 8007036:	d0a0      	beq.n	8006f7a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007038:	2300      	movs	r3, #0
}
 800703a:	4618      	mov	r0, r3
 800703c:	3710      	adds	r7, #16
 800703e:	46bd      	mov	sp, r7
 8007040:	bd80      	pop	{r7, pc}
	...

08007044 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007044:	b480      	push	{r7}
 8007046:	b095      	sub	sp, #84	@ 0x54
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007052:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007054:	e853 3f00 	ldrex	r3, [r3]
 8007058:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800705a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800705c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007060:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	461a      	mov	r2, r3
 8007068:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800706a:	643b      	str	r3, [r7, #64]	@ 0x40
 800706c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800706e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007070:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007072:	e841 2300 	strex	r3, r2, [r1]
 8007076:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800707a:	2b00      	cmp	r3, #0
 800707c:	d1e6      	bne.n	800704c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	3308      	adds	r3, #8
 8007084:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007086:	6a3b      	ldr	r3, [r7, #32]
 8007088:	e853 3f00 	ldrex	r3, [r3]
 800708c:	61fb      	str	r3, [r7, #28]
   return(result);
 800708e:	69fa      	ldr	r2, [r7, #28]
 8007090:	4b1e      	ldr	r3, [pc, #120]	@ (800710c <UART_EndRxTransfer+0xc8>)
 8007092:	4013      	ands	r3, r2
 8007094:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	3308      	adds	r3, #8
 800709c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800709e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80070a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80070a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80070a6:	e841 2300 	strex	r3, r2, [r1]
 80070aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80070ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d1e5      	bne.n	800707e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070b6:	2b01      	cmp	r3, #1
 80070b8:	d118      	bne.n	80070ec <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	e853 3f00 	ldrex	r3, [r3]
 80070c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	f023 0310 	bic.w	r3, r3, #16
 80070ce:	647b      	str	r3, [r7, #68]	@ 0x44
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	461a      	mov	r2, r3
 80070d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80070d8:	61bb      	str	r3, [r7, #24]
 80070da:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070dc:	6979      	ldr	r1, [r7, #20]
 80070de:	69ba      	ldr	r2, [r7, #24]
 80070e0:	e841 2300 	strex	r3, r2, [r1]
 80070e4:	613b      	str	r3, [r7, #16]
   return(result);
 80070e6:	693b      	ldr	r3, [r7, #16]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d1e6      	bne.n	80070ba <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2220      	movs	r2, #32
 80070f0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2200      	movs	r2, #0
 80070f8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2200      	movs	r2, #0
 80070fe:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007100:	bf00      	nop
 8007102:	3754      	adds	r7, #84	@ 0x54
 8007104:	46bd      	mov	sp, r7
 8007106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710a:	4770      	bx	lr
 800710c:	effffffe 	.word	0xeffffffe

08007110 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007110:	b480      	push	{r7}
 8007112:	b085      	sub	sp, #20
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800711e:	2b01      	cmp	r3, #1
 8007120:	d101      	bne.n	8007126 <HAL_UARTEx_DisableFifoMode+0x16>
 8007122:	2302      	movs	r3, #2
 8007124:	e027      	b.n	8007176 <HAL_UARTEx_DisableFifoMode+0x66>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2201      	movs	r2, #1
 800712a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2224      	movs	r2, #36	@ 0x24
 8007132:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	681a      	ldr	r2, [r3, #0]
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f022 0201 	bic.w	r2, r2, #1
 800714c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007154:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2200      	movs	r2, #0
 800715a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	68fa      	ldr	r2, [r7, #12]
 8007162:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2220      	movs	r2, #32
 8007168:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2200      	movs	r2, #0
 8007170:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007174:	2300      	movs	r3, #0
}
 8007176:	4618      	mov	r0, r3
 8007178:	3714      	adds	r7, #20
 800717a:	46bd      	mov	sp, r7
 800717c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007180:	4770      	bx	lr

08007182 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007182:	b580      	push	{r7, lr}
 8007184:	b084      	sub	sp, #16
 8007186:	af00      	add	r7, sp, #0
 8007188:	6078      	str	r0, [r7, #4]
 800718a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007192:	2b01      	cmp	r3, #1
 8007194:	d101      	bne.n	800719a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007196:	2302      	movs	r3, #2
 8007198:	e02d      	b.n	80071f6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2201      	movs	r2, #1
 800719e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2224      	movs	r2, #36	@ 0x24
 80071a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	681a      	ldr	r2, [r3, #0]
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f022 0201 	bic.w	r2, r2, #1
 80071c0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	689b      	ldr	r3, [r3, #8]
 80071c8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	683a      	ldr	r2, [r7, #0]
 80071d2:	430a      	orrs	r2, r1
 80071d4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f000 f850 	bl	800727c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	68fa      	ldr	r2, [r7, #12]
 80071e2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2220      	movs	r2, #32
 80071e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2200      	movs	r2, #0
 80071f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80071f4:	2300      	movs	r3, #0
}
 80071f6:	4618      	mov	r0, r3
 80071f8:	3710      	adds	r7, #16
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bd80      	pop	{r7, pc}

080071fe <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80071fe:	b580      	push	{r7, lr}
 8007200:	b084      	sub	sp, #16
 8007202:	af00      	add	r7, sp, #0
 8007204:	6078      	str	r0, [r7, #4]
 8007206:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800720e:	2b01      	cmp	r3, #1
 8007210:	d101      	bne.n	8007216 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007212:	2302      	movs	r3, #2
 8007214:	e02d      	b.n	8007272 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2201      	movs	r2, #1
 800721a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2224      	movs	r2, #36	@ 0x24
 8007222:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	681a      	ldr	r2, [r3, #0]
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f022 0201 	bic.w	r2, r2, #1
 800723c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	689b      	ldr	r3, [r3, #8]
 8007244:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	683a      	ldr	r2, [r7, #0]
 800724e:	430a      	orrs	r2, r1
 8007250:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	f000 f812 	bl	800727c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	68fa      	ldr	r2, [r7, #12]
 800725e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2220      	movs	r2, #32
 8007264:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2200      	movs	r2, #0
 800726c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007270:	2300      	movs	r3, #0
}
 8007272:	4618      	mov	r0, r3
 8007274:	3710      	adds	r7, #16
 8007276:	46bd      	mov	sp, r7
 8007278:	bd80      	pop	{r7, pc}
	...

0800727c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800727c:	b480      	push	{r7}
 800727e:	b085      	sub	sp, #20
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007288:	2b00      	cmp	r3, #0
 800728a:	d108      	bne.n	800729e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2201      	movs	r2, #1
 8007290:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2201      	movs	r2, #1
 8007298:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800729c:	e031      	b.n	8007302 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800729e:	2310      	movs	r3, #16
 80072a0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80072a2:	2310      	movs	r3, #16
 80072a4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	689b      	ldr	r3, [r3, #8]
 80072ac:	0e5b      	lsrs	r3, r3, #25
 80072ae:	b2db      	uxtb	r3, r3
 80072b0:	f003 0307 	and.w	r3, r3, #7
 80072b4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	689b      	ldr	r3, [r3, #8]
 80072bc:	0f5b      	lsrs	r3, r3, #29
 80072be:	b2db      	uxtb	r3, r3
 80072c0:	f003 0307 	and.w	r3, r3, #7
 80072c4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80072c6:	7bbb      	ldrb	r3, [r7, #14]
 80072c8:	7b3a      	ldrb	r2, [r7, #12]
 80072ca:	4911      	ldr	r1, [pc, #68]	@ (8007310 <UARTEx_SetNbDataToProcess+0x94>)
 80072cc:	5c8a      	ldrb	r2, [r1, r2]
 80072ce:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80072d2:	7b3a      	ldrb	r2, [r7, #12]
 80072d4:	490f      	ldr	r1, [pc, #60]	@ (8007314 <UARTEx_SetNbDataToProcess+0x98>)
 80072d6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80072d8:	fb93 f3f2 	sdiv	r3, r3, r2
 80072dc:	b29a      	uxth	r2, r3
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80072e4:	7bfb      	ldrb	r3, [r7, #15]
 80072e6:	7b7a      	ldrb	r2, [r7, #13]
 80072e8:	4909      	ldr	r1, [pc, #36]	@ (8007310 <UARTEx_SetNbDataToProcess+0x94>)
 80072ea:	5c8a      	ldrb	r2, [r1, r2]
 80072ec:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80072f0:	7b7a      	ldrb	r2, [r7, #13]
 80072f2:	4908      	ldr	r1, [pc, #32]	@ (8007314 <UARTEx_SetNbDataToProcess+0x98>)
 80072f4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80072f6:	fb93 f3f2 	sdiv	r3, r3, r2
 80072fa:	b29a      	uxth	r2, r3
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007302:	bf00      	nop
 8007304:	3714      	adds	r7, #20
 8007306:	46bd      	mov	sp, r7
 8007308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730c:	4770      	bx	lr
 800730e:	bf00      	nop
 8007310:	0800f2a4 	.word	0x0800f2a4
 8007314:	0800f2ac 	.word	0x0800f2ac

08007318 <__NVIC_SetPriority>:
{
 8007318:	b480      	push	{r7}
 800731a:	b083      	sub	sp, #12
 800731c:	af00      	add	r7, sp, #0
 800731e:	4603      	mov	r3, r0
 8007320:	6039      	str	r1, [r7, #0]
 8007322:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007324:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007328:	2b00      	cmp	r3, #0
 800732a:	db0a      	blt.n	8007342 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	b2da      	uxtb	r2, r3
 8007330:	490c      	ldr	r1, [pc, #48]	@ (8007364 <__NVIC_SetPriority+0x4c>)
 8007332:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007336:	0112      	lsls	r2, r2, #4
 8007338:	b2d2      	uxtb	r2, r2
 800733a:	440b      	add	r3, r1
 800733c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007340:	e00a      	b.n	8007358 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	b2da      	uxtb	r2, r3
 8007346:	4908      	ldr	r1, [pc, #32]	@ (8007368 <__NVIC_SetPriority+0x50>)
 8007348:	88fb      	ldrh	r3, [r7, #6]
 800734a:	f003 030f 	and.w	r3, r3, #15
 800734e:	3b04      	subs	r3, #4
 8007350:	0112      	lsls	r2, r2, #4
 8007352:	b2d2      	uxtb	r2, r2
 8007354:	440b      	add	r3, r1
 8007356:	761a      	strb	r2, [r3, #24]
}
 8007358:	bf00      	nop
 800735a:	370c      	adds	r7, #12
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr
 8007364:	e000e100 	.word	0xe000e100
 8007368:	e000ed00 	.word	0xe000ed00

0800736c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800736c:	b580      	push	{r7, lr}
 800736e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007370:	4b05      	ldr	r3, [pc, #20]	@ (8007388 <SysTick_Handler+0x1c>)
 8007372:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007374:	f002 f894 	bl	80094a0 <xTaskGetSchedulerState>
 8007378:	4603      	mov	r3, r0
 800737a:	2b01      	cmp	r3, #1
 800737c:	d001      	beq.n	8007382 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800737e:	f002 ff8b 	bl	800a298 <xPortSysTickHandler>
  }
}
 8007382:	bf00      	nop
 8007384:	bd80      	pop	{r7, pc}
 8007386:	bf00      	nop
 8007388:	e000e010 	.word	0xe000e010

0800738c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800738c:	b580      	push	{r7, lr}
 800738e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007390:	2100      	movs	r1, #0
 8007392:	f06f 0004 	mvn.w	r0, #4
 8007396:	f7ff ffbf 	bl	8007318 <__NVIC_SetPriority>
#endif
}
 800739a:	bf00      	nop
 800739c:	bd80      	pop	{r7, pc}
	...

080073a0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80073a0:	b480      	push	{r7}
 80073a2:	b083      	sub	sp, #12
 80073a4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80073a6:	f3ef 8305 	mrs	r3, IPSR
 80073aa:	603b      	str	r3, [r7, #0]
  return(result);
 80073ac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d003      	beq.n	80073ba <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80073b2:	f06f 0305 	mvn.w	r3, #5
 80073b6:	607b      	str	r3, [r7, #4]
 80073b8:	e00c      	b.n	80073d4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80073ba:	4b0a      	ldr	r3, [pc, #40]	@ (80073e4 <osKernelInitialize+0x44>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d105      	bne.n	80073ce <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80073c2:	4b08      	ldr	r3, [pc, #32]	@ (80073e4 <osKernelInitialize+0x44>)
 80073c4:	2201      	movs	r2, #1
 80073c6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80073c8:	2300      	movs	r3, #0
 80073ca:	607b      	str	r3, [r7, #4]
 80073cc:	e002      	b.n	80073d4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80073ce:	f04f 33ff 	mov.w	r3, #4294967295
 80073d2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80073d4:	687b      	ldr	r3, [r7, #4]
}
 80073d6:	4618      	mov	r0, r3
 80073d8:	370c      	adds	r7, #12
 80073da:	46bd      	mov	sp, r7
 80073dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e0:	4770      	bx	lr
 80073e2:	bf00      	nop
 80073e4:	24000348 	.word	0x24000348

080073e8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b082      	sub	sp, #8
 80073ec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80073ee:	f3ef 8305 	mrs	r3, IPSR
 80073f2:	603b      	str	r3, [r7, #0]
  return(result);
 80073f4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d003      	beq.n	8007402 <osKernelStart+0x1a>
    stat = osErrorISR;
 80073fa:	f06f 0305 	mvn.w	r3, #5
 80073fe:	607b      	str	r3, [r7, #4]
 8007400:	e010      	b.n	8007424 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007402:	4b0b      	ldr	r3, [pc, #44]	@ (8007430 <osKernelStart+0x48>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	2b01      	cmp	r3, #1
 8007408:	d109      	bne.n	800741e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800740a:	f7ff ffbf 	bl	800738c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800740e:	4b08      	ldr	r3, [pc, #32]	@ (8007430 <osKernelStart+0x48>)
 8007410:	2202      	movs	r2, #2
 8007412:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007414:	f001 fb28 	bl	8008a68 <vTaskStartScheduler>
      stat = osOK;
 8007418:	2300      	movs	r3, #0
 800741a:	607b      	str	r3, [r7, #4]
 800741c:	e002      	b.n	8007424 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800741e:	f04f 33ff 	mov.w	r3, #4294967295
 8007422:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007424:	687b      	ldr	r3, [r7, #4]
}
 8007426:	4618      	mov	r0, r3
 8007428:	3708      	adds	r7, #8
 800742a:	46bd      	mov	sp, r7
 800742c:	bd80      	pop	{r7, pc}
 800742e:	bf00      	nop
 8007430:	24000348 	.word	0x24000348

08007434 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007434:	b580      	push	{r7, lr}
 8007436:	b08e      	sub	sp, #56	@ 0x38
 8007438:	af04      	add	r7, sp, #16
 800743a:	60f8      	str	r0, [r7, #12]
 800743c:	60b9      	str	r1, [r7, #8]
 800743e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007440:	2300      	movs	r3, #0
 8007442:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007444:	f3ef 8305 	mrs	r3, IPSR
 8007448:	617b      	str	r3, [r7, #20]
  return(result);
 800744a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800744c:	2b00      	cmp	r3, #0
 800744e:	d17e      	bne.n	800754e <osThreadNew+0x11a>
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d07b      	beq.n	800754e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007456:	2380      	movs	r3, #128	@ 0x80
 8007458:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800745a:	2318      	movs	r3, #24
 800745c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800745e:	2300      	movs	r3, #0
 8007460:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8007462:	f04f 33ff 	mov.w	r3, #4294967295
 8007466:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d045      	beq.n	80074fa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d002      	beq.n	800747c <osThreadNew+0x48>
        name = attr->name;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	699b      	ldr	r3, [r3, #24]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d002      	beq.n	800748a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	699b      	ldr	r3, [r3, #24]
 8007488:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800748a:	69fb      	ldr	r3, [r7, #28]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d008      	beq.n	80074a2 <osThreadNew+0x6e>
 8007490:	69fb      	ldr	r3, [r7, #28]
 8007492:	2b38      	cmp	r3, #56	@ 0x38
 8007494:	d805      	bhi.n	80074a2 <osThreadNew+0x6e>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	685b      	ldr	r3, [r3, #4]
 800749a:	f003 0301 	and.w	r3, r3, #1
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d001      	beq.n	80074a6 <osThreadNew+0x72>
        return (NULL);
 80074a2:	2300      	movs	r3, #0
 80074a4:	e054      	b.n	8007550 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	695b      	ldr	r3, [r3, #20]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d003      	beq.n	80074b6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	695b      	ldr	r3, [r3, #20]
 80074b2:	089b      	lsrs	r3, r3, #2
 80074b4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	689b      	ldr	r3, [r3, #8]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d00e      	beq.n	80074dc <osThreadNew+0xa8>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	68db      	ldr	r3, [r3, #12]
 80074c2:	2ba7      	cmp	r3, #167	@ 0xa7
 80074c4:	d90a      	bls.n	80074dc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d006      	beq.n	80074dc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	695b      	ldr	r3, [r3, #20]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d002      	beq.n	80074dc <osThreadNew+0xa8>
        mem = 1;
 80074d6:	2301      	movs	r3, #1
 80074d8:	61bb      	str	r3, [r7, #24]
 80074da:	e010      	b.n	80074fe <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	689b      	ldr	r3, [r3, #8]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d10c      	bne.n	80074fe <osThreadNew+0xca>
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	68db      	ldr	r3, [r3, #12]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d108      	bne.n	80074fe <osThreadNew+0xca>
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	691b      	ldr	r3, [r3, #16]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d104      	bne.n	80074fe <osThreadNew+0xca>
          mem = 0;
 80074f4:	2300      	movs	r3, #0
 80074f6:	61bb      	str	r3, [r7, #24]
 80074f8:	e001      	b.n	80074fe <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80074fa:	2300      	movs	r3, #0
 80074fc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80074fe:	69bb      	ldr	r3, [r7, #24]
 8007500:	2b01      	cmp	r3, #1
 8007502:	d110      	bne.n	8007526 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007508:	687a      	ldr	r2, [r7, #4]
 800750a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800750c:	9202      	str	r2, [sp, #8]
 800750e:	9301      	str	r3, [sp, #4]
 8007510:	69fb      	ldr	r3, [r7, #28]
 8007512:	9300      	str	r3, [sp, #0]
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	6a3a      	ldr	r2, [r7, #32]
 8007518:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800751a:	68f8      	ldr	r0, [r7, #12]
 800751c:	f001 f8b0 	bl	8008680 <xTaskCreateStatic>
 8007520:	4603      	mov	r3, r0
 8007522:	613b      	str	r3, [r7, #16]
 8007524:	e013      	b.n	800754e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007526:	69bb      	ldr	r3, [r7, #24]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d110      	bne.n	800754e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800752c:	6a3b      	ldr	r3, [r7, #32]
 800752e:	b29a      	uxth	r2, r3
 8007530:	f107 0310 	add.w	r3, r7, #16
 8007534:	9301      	str	r3, [sp, #4]
 8007536:	69fb      	ldr	r3, [r7, #28]
 8007538:	9300      	str	r3, [sp, #0]
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800753e:	68f8      	ldr	r0, [r7, #12]
 8007540:	f001 f8fe 	bl	8008740 <xTaskCreate>
 8007544:	4603      	mov	r3, r0
 8007546:	2b01      	cmp	r3, #1
 8007548:	d001      	beq.n	800754e <osThreadNew+0x11a>
            hTask = NULL;
 800754a:	2300      	movs	r3, #0
 800754c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800754e:	693b      	ldr	r3, [r7, #16]
}
 8007550:	4618      	mov	r0, r3
 8007552:	3728      	adds	r7, #40	@ 0x28
 8007554:	46bd      	mov	sp, r7
 8007556:	bd80      	pop	{r7, pc}

08007558 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007558:	b580      	push	{r7, lr}
 800755a:	b084      	sub	sp, #16
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007560:	f3ef 8305 	mrs	r3, IPSR
 8007564:	60bb      	str	r3, [r7, #8]
  return(result);
 8007566:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007568:	2b00      	cmp	r3, #0
 800756a:	d003      	beq.n	8007574 <osDelay+0x1c>
    stat = osErrorISR;
 800756c:	f06f 0305 	mvn.w	r3, #5
 8007570:	60fb      	str	r3, [r7, #12]
 8007572:	e007      	b.n	8007584 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007574:	2300      	movs	r3, #0
 8007576:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d002      	beq.n	8007584 <osDelay+0x2c>
      vTaskDelay(ticks);
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	f001 fa3c 	bl	80089fc <vTaskDelay>
    }
  }

  return (stat);
 8007584:	68fb      	ldr	r3, [r7, #12]
}
 8007586:	4618      	mov	r0, r3
 8007588:	3710      	adds	r7, #16
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}
	...

08007590 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007590:	b480      	push	{r7}
 8007592:	b085      	sub	sp, #20
 8007594:	af00      	add	r7, sp, #0
 8007596:	60f8      	str	r0, [r7, #12]
 8007598:	60b9      	str	r1, [r7, #8]
 800759a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	4a07      	ldr	r2, [pc, #28]	@ (80075bc <vApplicationGetIdleTaskMemory+0x2c>)
 80075a0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	4a06      	ldr	r2, [pc, #24]	@ (80075c0 <vApplicationGetIdleTaskMemory+0x30>)
 80075a6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2280      	movs	r2, #128	@ 0x80
 80075ac:	601a      	str	r2, [r3, #0]
}
 80075ae:	bf00      	nop
 80075b0:	3714      	adds	r7, #20
 80075b2:	46bd      	mov	sp, r7
 80075b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b8:	4770      	bx	lr
 80075ba:	bf00      	nop
 80075bc:	2400034c 	.word	0x2400034c
 80075c0:	240003f4 	.word	0x240003f4

080075c4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80075c4:	b480      	push	{r7}
 80075c6:	b085      	sub	sp, #20
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	60f8      	str	r0, [r7, #12]
 80075cc:	60b9      	str	r1, [r7, #8]
 80075ce:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	4a07      	ldr	r2, [pc, #28]	@ (80075f0 <vApplicationGetTimerTaskMemory+0x2c>)
 80075d4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	4a06      	ldr	r2, [pc, #24]	@ (80075f4 <vApplicationGetTimerTaskMemory+0x30>)
 80075da:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80075e2:	601a      	str	r2, [r3, #0]
}
 80075e4:	bf00      	nop
 80075e6:	3714      	adds	r7, #20
 80075e8:	46bd      	mov	sp, r7
 80075ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ee:	4770      	bx	lr
 80075f0:	240005f4 	.word	0x240005f4
 80075f4:	2400069c 	.word	0x2400069c

080075f8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80075f8:	b480      	push	{r7}
 80075fa:	b083      	sub	sp, #12
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	f103 0208 	add.w	r2, r3, #8
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f04f 32ff 	mov.w	r2, #4294967295
 8007610:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	f103 0208 	add.w	r2, r3, #8
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	f103 0208 	add.w	r2, r3, #8
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2200      	movs	r2, #0
 800762a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800762c:	bf00      	nop
 800762e:	370c      	adds	r7, #12
 8007630:	46bd      	mov	sp, r7
 8007632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007636:	4770      	bx	lr

08007638 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007638:	b480      	push	{r7}
 800763a:	b083      	sub	sp, #12
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2200      	movs	r2, #0
 8007644:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007646:	bf00      	nop
 8007648:	370c      	adds	r7, #12
 800764a:	46bd      	mov	sp, r7
 800764c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007650:	4770      	bx	lr

08007652 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007652:	b480      	push	{r7}
 8007654:	b085      	sub	sp, #20
 8007656:	af00      	add	r7, sp, #0
 8007658:	6078      	str	r0, [r7, #4]
 800765a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	685b      	ldr	r3, [r3, #4]
 8007660:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	68fa      	ldr	r2, [r7, #12]
 8007666:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	689a      	ldr	r2, [r3, #8]
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	689b      	ldr	r3, [r3, #8]
 8007674:	683a      	ldr	r2, [r7, #0]
 8007676:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	683a      	ldr	r2, [r7, #0]
 800767c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	687a      	ldr	r2, [r7, #4]
 8007682:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	1c5a      	adds	r2, r3, #1
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	601a      	str	r2, [r3, #0]
}
 800768e:	bf00      	nop
 8007690:	3714      	adds	r7, #20
 8007692:	46bd      	mov	sp, r7
 8007694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007698:	4770      	bx	lr

0800769a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800769a:	b480      	push	{r7}
 800769c:	b085      	sub	sp, #20
 800769e:	af00      	add	r7, sp, #0
 80076a0:	6078      	str	r0, [r7, #4]
 80076a2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80076aa:	68bb      	ldr	r3, [r7, #8]
 80076ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076b0:	d103      	bne.n	80076ba <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	691b      	ldr	r3, [r3, #16]
 80076b6:	60fb      	str	r3, [r7, #12]
 80076b8:	e00c      	b.n	80076d4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	3308      	adds	r3, #8
 80076be:	60fb      	str	r3, [r7, #12]
 80076c0:	e002      	b.n	80076c8 <vListInsert+0x2e>
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	685b      	ldr	r3, [r3, #4]
 80076c6:	60fb      	str	r3, [r7, #12]
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	68ba      	ldr	r2, [r7, #8]
 80076d0:	429a      	cmp	r2, r3
 80076d2:	d2f6      	bcs.n	80076c2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	685a      	ldr	r2, [r3, #4]
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	683a      	ldr	r2, [r7, #0]
 80076e2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	68fa      	ldr	r2, [r7, #12]
 80076e8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	683a      	ldr	r2, [r7, #0]
 80076ee:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	687a      	ldr	r2, [r7, #4]
 80076f4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	1c5a      	adds	r2, r3, #1
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	601a      	str	r2, [r3, #0]
}
 8007700:	bf00      	nop
 8007702:	3714      	adds	r7, #20
 8007704:	46bd      	mov	sp, r7
 8007706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770a:	4770      	bx	lr

0800770c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800770c:	b480      	push	{r7}
 800770e:	b085      	sub	sp, #20
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	691b      	ldr	r3, [r3, #16]
 8007718:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	685b      	ldr	r3, [r3, #4]
 800771e:	687a      	ldr	r2, [r7, #4]
 8007720:	6892      	ldr	r2, [r2, #8]
 8007722:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	689b      	ldr	r3, [r3, #8]
 8007728:	687a      	ldr	r2, [r7, #4]
 800772a:	6852      	ldr	r2, [r2, #4]
 800772c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	685b      	ldr	r3, [r3, #4]
 8007732:	687a      	ldr	r2, [r7, #4]
 8007734:	429a      	cmp	r2, r3
 8007736:	d103      	bne.n	8007740 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	689a      	ldr	r2, [r3, #8]
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2200      	movs	r2, #0
 8007744:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	1e5a      	subs	r2, r3, #1
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
}
 8007754:	4618      	mov	r0, r3
 8007756:	3714      	adds	r7, #20
 8007758:	46bd      	mov	sp, r7
 800775a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775e:	4770      	bx	lr

08007760 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b084      	sub	sp, #16
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
 8007768:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d10b      	bne.n	800778c <xQueueGenericReset+0x2c>
	__asm volatile
 8007774:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007778:	f383 8811 	msr	BASEPRI, r3
 800777c:	f3bf 8f6f 	isb	sy
 8007780:	f3bf 8f4f 	dsb	sy
 8007784:	60bb      	str	r3, [r7, #8]
}
 8007786:	bf00      	nop
 8007788:	bf00      	nop
 800778a:	e7fd      	b.n	8007788 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800778c:	f002 fcf4 	bl	800a178 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681a      	ldr	r2, [r3, #0]
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007798:	68f9      	ldr	r1, [r7, #12]
 800779a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800779c:	fb01 f303 	mul.w	r3, r1, r3
 80077a0:	441a      	add	r2, r3
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2200      	movs	r2, #0
 80077aa:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681a      	ldr	r2, [r3, #0]
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681a      	ldr	r2, [r3, #0]
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077bc:	3b01      	subs	r3, #1
 80077be:	68f9      	ldr	r1, [r7, #12]
 80077c0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80077c2:	fb01 f303 	mul.w	r3, r1, r3
 80077c6:	441a      	add	r2, r3
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	22ff      	movs	r2, #255	@ 0xff
 80077d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	22ff      	movs	r2, #255	@ 0xff
 80077d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d114      	bne.n	800780c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	691b      	ldr	r3, [r3, #16]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d01a      	beq.n	8007820 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	3310      	adds	r3, #16
 80077ee:	4618      	mov	r0, r3
 80077f0:	f001 fc38 	bl	8009064 <xTaskRemoveFromEventList>
 80077f4:	4603      	mov	r3, r0
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d012      	beq.n	8007820 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80077fa:	4b0d      	ldr	r3, [pc, #52]	@ (8007830 <xQueueGenericReset+0xd0>)
 80077fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007800:	601a      	str	r2, [r3, #0]
 8007802:	f3bf 8f4f 	dsb	sy
 8007806:	f3bf 8f6f 	isb	sy
 800780a:	e009      	b.n	8007820 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	3310      	adds	r3, #16
 8007810:	4618      	mov	r0, r3
 8007812:	f7ff fef1 	bl	80075f8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	3324      	adds	r3, #36	@ 0x24
 800781a:	4618      	mov	r0, r3
 800781c:	f7ff feec 	bl	80075f8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007820:	f002 fcdc 	bl	800a1dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007824:	2301      	movs	r3, #1
}
 8007826:	4618      	mov	r0, r3
 8007828:	3710      	adds	r7, #16
 800782a:	46bd      	mov	sp, r7
 800782c:	bd80      	pop	{r7, pc}
 800782e:	bf00      	nop
 8007830:	e000ed04 	.word	0xe000ed04

08007834 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007834:	b580      	push	{r7, lr}
 8007836:	b08e      	sub	sp, #56	@ 0x38
 8007838:	af02      	add	r7, sp, #8
 800783a:	60f8      	str	r0, [r7, #12]
 800783c:	60b9      	str	r1, [r7, #8]
 800783e:	607a      	str	r2, [r7, #4]
 8007840:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d10b      	bne.n	8007860 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800784c:	f383 8811 	msr	BASEPRI, r3
 8007850:	f3bf 8f6f 	isb	sy
 8007854:	f3bf 8f4f 	dsb	sy
 8007858:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800785a:	bf00      	nop
 800785c:	bf00      	nop
 800785e:	e7fd      	b.n	800785c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d10b      	bne.n	800787e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800786a:	f383 8811 	msr	BASEPRI, r3
 800786e:	f3bf 8f6f 	isb	sy
 8007872:	f3bf 8f4f 	dsb	sy
 8007876:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007878:	bf00      	nop
 800787a:	bf00      	nop
 800787c:	e7fd      	b.n	800787a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d002      	beq.n	800788a <xQueueGenericCreateStatic+0x56>
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d001      	beq.n	800788e <xQueueGenericCreateStatic+0x5a>
 800788a:	2301      	movs	r3, #1
 800788c:	e000      	b.n	8007890 <xQueueGenericCreateStatic+0x5c>
 800788e:	2300      	movs	r3, #0
 8007890:	2b00      	cmp	r3, #0
 8007892:	d10b      	bne.n	80078ac <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007894:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007898:	f383 8811 	msr	BASEPRI, r3
 800789c:	f3bf 8f6f 	isb	sy
 80078a0:	f3bf 8f4f 	dsb	sy
 80078a4:	623b      	str	r3, [r7, #32]
}
 80078a6:	bf00      	nop
 80078a8:	bf00      	nop
 80078aa:	e7fd      	b.n	80078a8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d102      	bne.n	80078b8 <xQueueGenericCreateStatic+0x84>
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d101      	bne.n	80078bc <xQueueGenericCreateStatic+0x88>
 80078b8:	2301      	movs	r3, #1
 80078ba:	e000      	b.n	80078be <xQueueGenericCreateStatic+0x8a>
 80078bc:	2300      	movs	r3, #0
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d10b      	bne.n	80078da <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80078c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078c6:	f383 8811 	msr	BASEPRI, r3
 80078ca:	f3bf 8f6f 	isb	sy
 80078ce:	f3bf 8f4f 	dsb	sy
 80078d2:	61fb      	str	r3, [r7, #28]
}
 80078d4:	bf00      	nop
 80078d6:	bf00      	nop
 80078d8:	e7fd      	b.n	80078d6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80078da:	2350      	movs	r3, #80	@ 0x50
 80078dc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	2b50      	cmp	r3, #80	@ 0x50
 80078e2:	d00b      	beq.n	80078fc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80078e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078e8:	f383 8811 	msr	BASEPRI, r3
 80078ec:	f3bf 8f6f 	isb	sy
 80078f0:	f3bf 8f4f 	dsb	sy
 80078f4:	61bb      	str	r3, [r7, #24]
}
 80078f6:	bf00      	nop
 80078f8:	bf00      	nop
 80078fa:	e7fd      	b.n	80078f8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80078fc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007904:	2b00      	cmp	r3, #0
 8007906:	d00d      	beq.n	8007924 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800790a:	2201      	movs	r2, #1
 800790c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007910:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007916:	9300      	str	r3, [sp, #0]
 8007918:	4613      	mov	r3, r2
 800791a:	687a      	ldr	r2, [r7, #4]
 800791c:	68b9      	ldr	r1, [r7, #8]
 800791e:	68f8      	ldr	r0, [r7, #12]
 8007920:	f000 f840 	bl	80079a4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007924:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007926:	4618      	mov	r0, r3
 8007928:	3730      	adds	r7, #48	@ 0x30
 800792a:	46bd      	mov	sp, r7
 800792c:	bd80      	pop	{r7, pc}

0800792e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800792e:	b580      	push	{r7, lr}
 8007930:	b08a      	sub	sp, #40	@ 0x28
 8007932:	af02      	add	r7, sp, #8
 8007934:	60f8      	str	r0, [r7, #12]
 8007936:	60b9      	str	r1, [r7, #8]
 8007938:	4613      	mov	r3, r2
 800793a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d10b      	bne.n	800795a <xQueueGenericCreate+0x2c>
	__asm volatile
 8007942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007946:	f383 8811 	msr	BASEPRI, r3
 800794a:	f3bf 8f6f 	isb	sy
 800794e:	f3bf 8f4f 	dsb	sy
 8007952:	613b      	str	r3, [r7, #16]
}
 8007954:	bf00      	nop
 8007956:	bf00      	nop
 8007958:	e7fd      	b.n	8007956 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	68ba      	ldr	r2, [r7, #8]
 800795e:	fb02 f303 	mul.w	r3, r2, r3
 8007962:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007964:	69fb      	ldr	r3, [r7, #28]
 8007966:	3350      	adds	r3, #80	@ 0x50
 8007968:	4618      	mov	r0, r3
 800796a:	f002 fe0b 	bl	800a584 <pvPortMalloc>
 800796e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007970:	69bb      	ldr	r3, [r7, #24]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d011      	beq.n	800799a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007976:	69bb      	ldr	r3, [r7, #24]
 8007978:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800797a:	697b      	ldr	r3, [r7, #20]
 800797c:	3350      	adds	r3, #80	@ 0x50
 800797e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007980:	69bb      	ldr	r3, [r7, #24]
 8007982:	2200      	movs	r2, #0
 8007984:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007988:	79fa      	ldrb	r2, [r7, #7]
 800798a:	69bb      	ldr	r3, [r7, #24]
 800798c:	9300      	str	r3, [sp, #0]
 800798e:	4613      	mov	r3, r2
 8007990:	697a      	ldr	r2, [r7, #20]
 8007992:	68b9      	ldr	r1, [r7, #8]
 8007994:	68f8      	ldr	r0, [r7, #12]
 8007996:	f000 f805 	bl	80079a4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800799a:	69bb      	ldr	r3, [r7, #24]
	}
 800799c:	4618      	mov	r0, r3
 800799e:	3720      	adds	r7, #32
 80079a0:	46bd      	mov	sp, r7
 80079a2:	bd80      	pop	{r7, pc}

080079a4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b084      	sub	sp, #16
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	60f8      	str	r0, [r7, #12]
 80079ac:	60b9      	str	r1, [r7, #8]
 80079ae:	607a      	str	r2, [r7, #4]
 80079b0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d103      	bne.n	80079c0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80079b8:	69bb      	ldr	r3, [r7, #24]
 80079ba:	69ba      	ldr	r2, [r7, #24]
 80079bc:	601a      	str	r2, [r3, #0]
 80079be:	e002      	b.n	80079c6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80079c0:	69bb      	ldr	r3, [r7, #24]
 80079c2:	687a      	ldr	r2, [r7, #4]
 80079c4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80079c6:	69bb      	ldr	r3, [r7, #24]
 80079c8:	68fa      	ldr	r2, [r7, #12]
 80079ca:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80079cc:	69bb      	ldr	r3, [r7, #24]
 80079ce:	68ba      	ldr	r2, [r7, #8]
 80079d0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80079d2:	2101      	movs	r1, #1
 80079d4:	69b8      	ldr	r0, [r7, #24]
 80079d6:	f7ff fec3 	bl	8007760 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80079da:	69bb      	ldr	r3, [r7, #24]
 80079dc:	78fa      	ldrb	r2, [r7, #3]
 80079de:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80079e2:	bf00      	nop
 80079e4:	3710      	adds	r7, #16
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}

080079ea <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80079ea:	b580      	push	{r7, lr}
 80079ec:	b086      	sub	sp, #24
 80079ee:	af00      	add	r7, sp, #0
 80079f0:	6078      	str	r0, [r7, #4]
 80079f2:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d10b      	bne.n	8007a12 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80079fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079fe:	f383 8811 	msr	BASEPRI, r3
 8007a02:	f3bf 8f6f 	isb	sy
 8007a06:	f3bf 8f4f 	dsb	sy
 8007a0a:	613b      	str	r3, [r7, #16]
}
 8007a0c:	bf00      	nop
 8007a0e:	bf00      	nop
 8007a10:	e7fd      	b.n	8007a0e <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007a12:	683a      	ldr	r2, [r7, #0]
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	429a      	cmp	r2, r3
 8007a18:	d90b      	bls.n	8007a32 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8007a1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a1e:	f383 8811 	msr	BASEPRI, r3
 8007a22:	f3bf 8f6f 	isb	sy
 8007a26:	f3bf 8f4f 	dsb	sy
 8007a2a:	60fb      	str	r3, [r7, #12]
}
 8007a2c:	bf00      	nop
 8007a2e:	bf00      	nop
 8007a30:	e7fd      	b.n	8007a2e <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007a32:	2202      	movs	r2, #2
 8007a34:	2100      	movs	r1, #0
 8007a36:	6878      	ldr	r0, [r7, #4]
 8007a38:	f7ff ff79 	bl	800792e <xQueueGenericCreate>
 8007a3c:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8007a3e:	697b      	ldr	r3, [r7, #20]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d002      	beq.n	8007a4a <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007a44:	697b      	ldr	r3, [r7, #20]
 8007a46:	683a      	ldr	r2, [r7, #0]
 8007a48:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007a4a:	697b      	ldr	r3, [r7, #20]
	}
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	3718      	adds	r7, #24
 8007a50:	46bd      	mov	sp, r7
 8007a52:	bd80      	pop	{r7, pc}

08007a54 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b08e      	sub	sp, #56	@ 0x38
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	60f8      	str	r0, [r7, #12]
 8007a5c:	60b9      	str	r1, [r7, #8]
 8007a5e:	607a      	str	r2, [r7, #4]
 8007a60:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007a62:	2300      	movs	r3, #0
 8007a64:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d10b      	bne.n	8007a88 <xQueueGenericSend+0x34>
	__asm volatile
 8007a70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a74:	f383 8811 	msr	BASEPRI, r3
 8007a78:	f3bf 8f6f 	isb	sy
 8007a7c:	f3bf 8f4f 	dsb	sy
 8007a80:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007a82:	bf00      	nop
 8007a84:	bf00      	nop
 8007a86:	e7fd      	b.n	8007a84 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d103      	bne.n	8007a96 <xQueueGenericSend+0x42>
 8007a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d101      	bne.n	8007a9a <xQueueGenericSend+0x46>
 8007a96:	2301      	movs	r3, #1
 8007a98:	e000      	b.n	8007a9c <xQueueGenericSend+0x48>
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d10b      	bne.n	8007ab8 <xQueueGenericSend+0x64>
	__asm volatile
 8007aa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aa4:	f383 8811 	msr	BASEPRI, r3
 8007aa8:	f3bf 8f6f 	isb	sy
 8007aac:	f3bf 8f4f 	dsb	sy
 8007ab0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007ab2:	bf00      	nop
 8007ab4:	bf00      	nop
 8007ab6:	e7fd      	b.n	8007ab4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	2b02      	cmp	r3, #2
 8007abc:	d103      	bne.n	8007ac6 <xQueueGenericSend+0x72>
 8007abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ac0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ac2:	2b01      	cmp	r3, #1
 8007ac4:	d101      	bne.n	8007aca <xQueueGenericSend+0x76>
 8007ac6:	2301      	movs	r3, #1
 8007ac8:	e000      	b.n	8007acc <xQueueGenericSend+0x78>
 8007aca:	2300      	movs	r3, #0
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d10b      	bne.n	8007ae8 <xQueueGenericSend+0x94>
	__asm volatile
 8007ad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ad4:	f383 8811 	msr	BASEPRI, r3
 8007ad8:	f3bf 8f6f 	isb	sy
 8007adc:	f3bf 8f4f 	dsb	sy
 8007ae0:	623b      	str	r3, [r7, #32]
}
 8007ae2:	bf00      	nop
 8007ae4:	bf00      	nop
 8007ae6:	e7fd      	b.n	8007ae4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007ae8:	f001 fcda 	bl	80094a0 <xTaskGetSchedulerState>
 8007aec:	4603      	mov	r3, r0
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d102      	bne.n	8007af8 <xQueueGenericSend+0xa4>
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d101      	bne.n	8007afc <xQueueGenericSend+0xa8>
 8007af8:	2301      	movs	r3, #1
 8007afa:	e000      	b.n	8007afe <xQueueGenericSend+0xaa>
 8007afc:	2300      	movs	r3, #0
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d10b      	bne.n	8007b1a <xQueueGenericSend+0xc6>
	__asm volatile
 8007b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b06:	f383 8811 	msr	BASEPRI, r3
 8007b0a:	f3bf 8f6f 	isb	sy
 8007b0e:	f3bf 8f4f 	dsb	sy
 8007b12:	61fb      	str	r3, [r7, #28]
}
 8007b14:	bf00      	nop
 8007b16:	bf00      	nop
 8007b18:	e7fd      	b.n	8007b16 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007b1a:	f002 fb2d 	bl	800a178 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b26:	429a      	cmp	r2, r3
 8007b28:	d302      	bcc.n	8007b30 <xQueueGenericSend+0xdc>
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	2b02      	cmp	r3, #2
 8007b2e:	d129      	bne.n	8007b84 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007b30:	683a      	ldr	r2, [r7, #0]
 8007b32:	68b9      	ldr	r1, [r7, #8]
 8007b34:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b36:	f000 fc0a 	bl	800834e <prvCopyDataToQueue>
 8007b3a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d010      	beq.n	8007b66 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b46:	3324      	adds	r3, #36	@ 0x24
 8007b48:	4618      	mov	r0, r3
 8007b4a:	f001 fa8b 	bl	8009064 <xTaskRemoveFromEventList>
 8007b4e:	4603      	mov	r3, r0
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d013      	beq.n	8007b7c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007b54:	4b3f      	ldr	r3, [pc, #252]	@ (8007c54 <xQueueGenericSend+0x200>)
 8007b56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b5a:	601a      	str	r2, [r3, #0]
 8007b5c:	f3bf 8f4f 	dsb	sy
 8007b60:	f3bf 8f6f 	isb	sy
 8007b64:	e00a      	b.n	8007b7c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007b66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d007      	beq.n	8007b7c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007b6c:	4b39      	ldr	r3, [pc, #228]	@ (8007c54 <xQueueGenericSend+0x200>)
 8007b6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b72:	601a      	str	r2, [r3, #0]
 8007b74:	f3bf 8f4f 	dsb	sy
 8007b78:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007b7c:	f002 fb2e 	bl	800a1dc <vPortExitCritical>
				return pdPASS;
 8007b80:	2301      	movs	r3, #1
 8007b82:	e063      	b.n	8007c4c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d103      	bne.n	8007b92 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007b8a:	f002 fb27 	bl	800a1dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007b8e:	2300      	movs	r3, #0
 8007b90:	e05c      	b.n	8007c4c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007b92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d106      	bne.n	8007ba6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007b98:	f107 0314 	add.w	r3, r7, #20
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	f001 fac7 	bl	8009130 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007ba6:	f002 fb19 	bl	800a1dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007baa:	f000 ffcd 	bl	8008b48 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007bae:	f002 fae3 	bl	800a178 <vPortEnterCritical>
 8007bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bb4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007bb8:	b25b      	sxtb	r3, r3
 8007bba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bbe:	d103      	bne.n	8007bc8 <xQueueGenericSend+0x174>
 8007bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007bce:	b25b      	sxtb	r3, r3
 8007bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bd4:	d103      	bne.n	8007bde <xQueueGenericSend+0x18a>
 8007bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bd8:	2200      	movs	r2, #0
 8007bda:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007bde:	f002 fafd 	bl	800a1dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007be2:	1d3a      	adds	r2, r7, #4
 8007be4:	f107 0314 	add.w	r3, r7, #20
 8007be8:	4611      	mov	r1, r2
 8007bea:	4618      	mov	r0, r3
 8007bec:	f001 fab6 	bl	800915c <xTaskCheckForTimeOut>
 8007bf0:	4603      	mov	r3, r0
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d124      	bne.n	8007c40 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007bf6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007bf8:	f000 fca1 	bl	800853e <prvIsQueueFull>
 8007bfc:	4603      	mov	r3, r0
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d018      	beq.n	8007c34 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c04:	3310      	adds	r3, #16
 8007c06:	687a      	ldr	r2, [r7, #4]
 8007c08:	4611      	mov	r1, r2
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	f001 f9d8 	bl	8008fc0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007c10:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007c12:	f000 fc2c 	bl	800846e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007c16:	f000 ffdd 	bl	8008bd4 <xTaskResumeAll>
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	f47f af7c 	bne.w	8007b1a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007c22:	4b0c      	ldr	r3, [pc, #48]	@ (8007c54 <xQueueGenericSend+0x200>)
 8007c24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c28:	601a      	str	r2, [r3, #0]
 8007c2a:	f3bf 8f4f 	dsb	sy
 8007c2e:	f3bf 8f6f 	isb	sy
 8007c32:	e772      	b.n	8007b1a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007c34:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007c36:	f000 fc1a 	bl	800846e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007c3a:	f000 ffcb 	bl	8008bd4 <xTaskResumeAll>
 8007c3e:	e76c      	b.n	8007b1a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007c40:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007c42:	f000 fc14 	bl	800846e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007c46:	f000 ffc5 	bl	8008bd4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007c4a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3738      	adds	r7, #56	@ 0x38
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}
 8007c54:	e000ed04 	.word	0xe000ed04

08007c58 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b090      	sub	sp, #64	@ 0x40
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	60f8      	str	r0, [r7, #12]
 8007c60:	60b9      	str	r1, [r7, #8]
 8007c62:	607a      	str	r2, [r7, #4]
 8007c64:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007c6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d10b      	bne.n	8007c88 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007c70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c74:	f383 8811 	msr	BASEPRI, r3
 8007c78:	f3bf 8f6f 	isb	sy
 8007c7c:	f3bf 8f4f 	dsb	sy
 8007c80:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007c82:	bf00      	nop
 8007c84:	bf00      	nop
 8007c86:	e7fd      	b.n	8007c84 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d103      	bne.n	8007c96 <xQueueGenericSendFromISR+0x3e>
 8007c8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d101      	bne.n	8007c9a <xQueueGenericSendFromISR+0x42>
 8007c96:	2301      	movs	r3, #1
 8007c98:	e000      	b.n	8007c9c <xQueueGenericSendFromISR+0x44>
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d10b      	bne.n	8007cb8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007ca0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ca4:	f383 8811 	msr	BASEPRI, r3
 8007ca8:	f3bf 8f6f 	isb	sy
 8007cac:	f3bf 8f4f 	dsb	sy
 8007cb0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007cb2:	bf00      	nop
 8007cb4:	bf00      	nop
 8007cb6:	e7fd      	b.n	8007cb4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	2b02      	cmp	r3, #2
 8007cbc:	d103      	bne.n	8007cc6 <xQueueGenericSendFromISR+0x6e>
 8007cbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cc2:	2b01      	cmp	r3, #1
 8007cc4:	d101      	bne.n	8007cca <xQueueGenericSendFromISR+0x72>
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	e000      	b.n	8007ccc <xQueueGenericSendFromISR+0x74>
 8007cca:	2300      	movs	r3, #0
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d10b      	bne.n	8007ce8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007cd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cd4:	f383 8811 	msr	BASEPRI, r3
 8007cd8:	f3bf 8f6f 	isb	sy
 8007cdc:	f3bf 8f4f 	dsb	sy
 8007ce0:	623b      	str	r3, [r7, #32]
}
 8007ce2:	bf00      	nop
 8007ce4:	bf00      	nop
 8007ce6:	e7fd      	b.n	8007ce4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007ce8:	f002 fc0a 	bl	800a500 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007cec:	f3ef 8211 	mrs	r2, BASEPRI
 8007cf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cf4:	f383 8811 	msr	BASEPRI, r3
 8007cf8:	f3bf 8f6f 	isb	sy
 8007cfc:	f3bf 8f4f 	dsb	sy
 8007d00:	61fa      	str	r2, [r7, #28]
 8007d02:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007d04:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007d06:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007d08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d0a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007d0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d10:	429a      	cmp	r2, r3
 8007d12:	d302      	bcc.n	8007d1a <xQueueGenericSendFromISR+0xc2>
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	2b02      	cmp	r3, #2
 8007d18:	d12f      	bne.n	8007d7a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007d1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d1c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d20:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007d24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d28:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007d2a:	683a      	ldr	r2, [r7, #0]
 8007d2c:	68b9      	ldr	r1, [r7, #8]
 8007d2e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007d30:	f000 fb0d 	bl	800834e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007d34:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d3c:	d112      	bne.n	8007d64 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d016      	beq.n	8007d74 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d48:	3324      	adds	r3, #36	@ 0x24
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	f001 f98a 	bl	8009064 <xTaskRemoveFromEventList>
 8007d50:	4603      	mov	r3, r0
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d00e      	beq.n	8007d74 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d00b      	beq.n	8007d74 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2201      	movs	r2, #1
 8007d60:	601a      	str	r2, [r3, #0]
 8007d62:	e007      	b.n	8007d74 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007d64:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007d68:	3301      	adds	r3, #1
 8007d6a:	b2db      	uxtb	r3, r3
 8007d6c:	b25a      	sxtb	r2, r3
 8007d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007d74:	2301      	movs	r3, #1
 8007d76:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007d78:	e001      	b.n	8007d7e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d80:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007d82:	697b      	ldr	r3, [r7, #20]
 8007d84:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007d88:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007d8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	3740      	adds	r7, #64	@ 0x40
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bd80      	pop	{r7, pc}

08007d94 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b08e      	sub	sp, #56	@ 0x38
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
 8007d9c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d10b      	bne.n	8007dc0 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8007da8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dac:	f383 8811 	msr	BASEPRI, r3
 8007db0:	f3bf 8f6f 	isb	sy
 8007db4:	f3bf 8f4f 	dsb	sy
 8007db8:	623b      	str	r3, [r7, #32]
}
 8007dba:	bf00      	nop
 8007dbc:	bf00      	nop
 8007dbe:	e7fd      	b.n	8007dbc <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d00b      	beq.n	8007de0 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8007dc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dcc:	f383 8811 	msr	BASEPRI, r3
 8007dd0:	f3bf 8f6f 	isb	sy
 8007dd4:	f3bf 8f4f 	dsb	sy
 8007dd8:	61fb      	str	r3, [r7, #28]
}
 8007dda:	bf00      	nop
 8007ddc:	bf00      	nop
 8007dde:	e7fd      	b.n	8007ddc <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d103      	bne.n	8007df0 <xQueueGiveFromISR+0x5c>
 8007de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dea:	689b      	ldr	r3, [r3, #8]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d101      	bne.n	8007df4 <xQueueGiveFromISR+0x60>
 8007df0:	2301      	movs	r3, #1
 8007df2:	e000      	b.n	8007df6 <xQueueGiveFromISR+0x62>
 8007df4:	2300      	movs	r3, #0
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d10b      	bne.n	8007e12 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8007dfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dfe:	f383 8811 	msr	BASEPRI, r3
 8007e02:	f3bf 8f6f 	isb	sy
 8007e06:	f3bf 8f4f 	dsb	sy
 8007e0a:	61bb      	str	r3, [r7, #24]
}
 8007e0c:	bf00      	nop
 8007e0e:	bf00      	nop
 8007e10:	e7fd      	b.n	8007e0e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007e12:	f002 fb75 	bl	800a500 <vPortValidateInterruptPriority>
	__asm volatile
 8007e16:	f3ef 8211 	mrs	r2, BASEPRI
 8007e1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e1e:	f383 8811 	msr	BASEPRI, r3
 8007e22:	f3bf 8f6f 	isb	sy
 8007e26:	f3bf 8f4f 	dsb	sy
 8007e2a:	617a      	str	r2, [r7, #20]
 8007e2c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007e2e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e36:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e3e:	429a      	cmp	r2, r3
 8007e40:	d22b      	bcs.n	8007e9a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e44:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e48:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e4e:	1c5a      	adds	r2, r3, #1
 8007e50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e52:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007e54:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e5c:	d112      	bne.n	8007e84 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d016      	beq.n	8007e94 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e68:	3324      	adds	r3, #36	@ 0x24
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f001 f8fa 	bl	8009064 <xTaskRemoveFromEventList>
 8007e70:	4603      	mov	r3, r0
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d00e      	beq.n	8007e94 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d00b      	beq.n	8007e94 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	2201      	movs	r2, #1
 8007e80:	601a      	str	r2, [r3, #0]
 8007e82:	e007      	b.n	8007e94 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007e84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007e88:	3301      	adds	r3, #1
 8007e8a:	b2db      	uxtb	r3, r3
 8007e8c:	b25a      	sxtb	r2, r3
 8007e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007e94:	2301      	movs	r3, #1
 8007e96:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e98:	e001      	b.n	8007e9e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ea0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	f383 8811 	msr	BASEPRI, r3
}
 8007ea8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007eaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	3738      	adds	r7, #56	@ 0x38
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}

08007eb4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b08c      	sub	sp, #48	@ 0x30
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	60f8      	str	r0, [r7, #12]
 8007ebc:	60b9      	str	r1, [r7, #8]
 8007ebe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d10b      	bne.n	8007ee6 <xQueueReceive+0x32>
	__asm volatile
 8007ece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ed2:	f383 8811 	msr	BASEPRI, r3
 8007ed6:	f3bf 8f6f 	isb	sy
 8007eda:	f3bf 8f4f 	dsb	sy
 8007ede:	623b      	str	r3, [r7, #32]
}
 8007ee0:	bf00      	nop
 8007ee2:	bf00      	nop
 8007ee4:	e7fd      	b.n	8007ee2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d103      	bne.n	8007ef4 <xQueueReceive+0x40>
 8007eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d101      	bne.n	8007ef8 <xQueueReceive+0x44>
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	e000      	b.n	8007efa <xQueueReceive+0x46>
 8007ef8:	2300      	movs	r3, #0
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d10b      	bne.n	8007f16 <xQueueReceive+0x62>
	__asm volatile
 8007efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f02:	f383 8811 	msr	BASEPRI, r3
 8007f06:	f3bf 8f6f 	isb	sy
 8007f0a:	f3bf 8f4f 	dsb	sy
 8007f0e:	61fb      	str	r3, [r7, #28]
}
 8007f10:	bf00      	nop
 8007f12:	bf00      	nop
 8007f14:	e7fd      	b.n	8007f12 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007f16:	f001 fac3 	bl	80094a0 <xTaskGetSchedulerState>
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d102      	bne.n	8007f26 <xQueueReceive+0x72>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d101      	bne.n	8007f2a <xQueueReceive+0x76>
 8007f26:	2301      	movs	r3, #1
 8007f28:	e000      	b.n	8007f2c <xQueueReceive+0x78>
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d10b      	bne.n	8007f48 <xQueueReceive+0x94>
	__asm volatile
 8007f30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f34:	f383 8811 	msr	BASEPRI, r3
 8007f38:	f3bf 8f6f 	isb	sy
 8007f3c:	f3bf 8f4f 	dsb	sy
 8007f40:	61bb      	str	r3, [r7, #24]
}
 8007f42:	bf00      	nop
 8007f44:	bf00      	nop
 8007f46:	e7fd      	b.n	8007f44 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007f48:	f002 f916 	bl	800a178 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f50:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d01f      	beq.n	8007f98 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007f58:	68b9      	ldr	r1, [r7, #8]
 8007f5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f5c:	f000 fa61 	bl	8008422 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f62:	1e5a      	subs	r2, r3, #1
 8007f64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f66:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007f68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f6a:	691b      	ldr	r3, [r3, #16]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d00f      	beq.n	8007f90 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007f70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f72:	3310      	adds	r3, #16
 8007f74:	4618      	mov	r0, r3
 8007f76:	f001 f875 	bl	8009064 <xTaskRemoveFromEventList>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d007      	beq.n	8007f90 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007f80:	4b3c      	ldr	r3, [pc, #240]	@ (8008074 <xQueueReceive+0x1c0>)
 8007f82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f86:	601a      	str	r2, [r3, #0]
 8007f88:	f3bf 8f4f 	dsb	sy
 8007f8c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007f90:	f002 f924 	bl	800a1dc <vPortExitCritical>
				return pdPASS;
 8007f94:	2301      	movs	r3, #1
 8007f96:	e069      	b.n	800806c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d103      	bne.n	8007fa6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007f9e:	f002 f91d 	bl	800a1dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	e062      	b.n	800806c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007fa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d106      	bne.n	8007fba <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007fac:	f107 0310 	add.w	r3, r7, #16
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	f001 f8bd 	bl	8009130 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007fba:	f002 f90f 	bl	800a1dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007fbe:	f000 fdc3 	bl	8008b48 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007fc2:	f002 f8d9 	bl	800a178 <vPortEnterCritical>
 8007fc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fc8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007fcc:	b25b      	sxtb	r3, r3
 8007fce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fd2:	d103      	bne.n	8007fdc <xQueueReceive+0x128>
 8007fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007fdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fde:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007fe2:	b25b      	sxtb	r3, r3
 8007fe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fe8:	d103      	bne.n	8007ff2 <xQueueReceive+0x13e>
 8007fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fec:	2200      	movs	r2, #0
 8007fee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007ff2:	f002 f8f3 	bl	800a1dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007ff6:	1d3a      	adds	r2, r7, #4
 8007ff8:	f107 0310 	add.w	r3, r7, #16
 8007ffc:	4611      	mov	r1, r2
 8007ffe:	4618      	mov	r0, r3
 8008000:	f001 f8ac 	bl	800915c <xTaskCheckForTimeOut>
 8008004:	4603      	mov	r3, r0
 8008006:	2b00      	cmp	r3, #0
 8008008:	d123      	bne.n	8008052 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800800a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800800c:	f000 fa81 	bl	8008512 <prvIsQueueEmpty>
 8008010:	4603      	mov	r3, r0
 8008012:	2b00      	cmp	r3, #0
 8008014:	d017      	beq.n	8008046 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008018:	3324      	adds	r3, #36	@ 0x24
 800801a:	687a      	ldr	r2, [r7, #4]
 800801c:	4611      	mov	r1, r2
 800801e:	4618      	mov	r0, r3
 8008020:	f000 ffce 	bl	8008fc0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008024:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008026:	f000 fa22 	bl	800846e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800802a:	f000 fdd3 	bl	8008bd4 <xTaskResumeAll>
 800802e:	4603      	mov	r3, r0
 8008030:	2b00      	cmp	r3, #0
 8008032:	d189      	bne.n	8007f48 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008034:	4b0f      	ldr	r3, [pc, #60]	@ (8008074 <xQueueReceive+0x1c0>)
 8008036:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800803a:	601a      	str	r2, [r3, #0]
 800803c:	f3bf 8f4f 	dsb	sy
 8008040:	f3bf 8f6f 	isb	sy
 8008044:	e780      	b.n	8007f48 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008046:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008048:	f000 fa11 	bl	800846e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800804c:	f000 fdc2 	bl	8008bd4 <xTaskResumeAll>
 8008050:	e77a      	b.n	8007f48 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008052:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008054:	f000 fa0b 	bl	800846e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008058:	f000 fdbc 	bl	8008bd4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800805c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800805e:	f000 fa58 	bl	8008512 <prvIsQueueEmpty>
 8008062:	4603      	mov	r3, r0
 8008064:	2b00      	cmp	r3, #0
 8008066:	f43f af6f 	beq.w	8007f48 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800806a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800806c:	4618      	mov	r0, r3
 800806e:	3730      	adds	r7, #48	@ 0x30
 8008070:	46bd      	mov	sp, r7
 8008072:	bd80      	pop	{r7, pc}
 8008074:	e000ed04 	.word	0xe000ed04

08008078 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b08e      	sub	sp, #56	@ 0x38
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
 8008080:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008082:	2300      	movs	r3, #0
 8008084:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800808a:	2300      	movs	r3, #0
 800808c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800808e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008090:	2b00      	cmp	r3, #0
 8008092:	d10b      	bne.n	80080ac <xQueueSemaphoreTake+0x34>
	__asm volatile
 8008094:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008098:	f383 8811 	msr	BASEPRI, r3
 800809c:	f3bf 8f6f 	isb	sy
 80080a0:	f3bf 8f4f 	dsb	sy
 80080a4:	623b      	str	r3, [r7, #32]
}
 80080a6:	bf00      	nop
 80080a8:	bf00      	nop
 80080aa:	e7fd      	b.n	80080a8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80080ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d00b      	beq.n	80080cc <xQueueSemaphoreTake+0x54>
	__asm volatile
 80080b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080b8:	f383 8811 	msr	BASEPRI, r3
 80080bc:	f3bf 8f6f 	isb	sy
 80080c0:	f3bf 8f4f 	dsb	sy
 80080c4:	61fb      	str	r3, [r7, #28]
}
 80080c6:	bf00      	nop
 80080c8:	bf00      	nop
 80080ca:	e7fd      	b.n	80080c8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80080cc:	f001 f9e8 	bl	80094a0 <xTaskGetSchedulerState>
 80080d0:	4603      	mov	r3, r0
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d102      	bne.n	80080dc <xQueueSemaphoreTake+0x64>
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d101      	bne.n	80080e0 <xQueueSemaphoreTake+0x68>
 80080dc:	2301      	movs	r3, #1
 80080de:	e000      	b.n	80080e2 <xQueueSemaphoreTake+0x6a>
 80080e0:	2300      	movs	r3, #0
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d10b      	bne.n	80080fe <xQueueSemaphoreTake+0x86>
	__asm volatile
 80080e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080ea:	f383 8811 	msr	BASEPRI, r3
 80080ee:	f3bf 8f6f 	isb	sy
 80080f2:	f3bf 8f4f 	dsb	sy
 80080f6:	61bb      	str	r3, [r7, #24]
}
 80080f8:	bf00      	nop
 80080fa:	bf00      	nop
 80080fc:	e7fd      	b.n	80080fa <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80080fe:	f002 f83b 	bl	800a178 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008102:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008104:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008106:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800810a:	2b00      	cmp	r3, #0
 800810c:	d024      	beq.n	8008158 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800810e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008110:	1e5a      	subs	r2, r3, #1
 8008112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008114:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d104      	bne.n	8008128 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800811e:	f001 fb39 	bl	8009794 <pvTaskIncrementMutexHeldCount>
 8008122:	4602      	mov	r2, r0
 8008124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008126:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008128:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800812a:	691b      	ldr	r3, [r3, #16]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d00f      	beq.n	8008150 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008132:	3310      	adds	r3, #16
 8008134:	4618      	mov	r0, r3
 8008136:	f000 ff95 	bl	8009064 <xTaskRemoveFromEventList>
 800813a:	4603      	mov	r3, r0
 800813c:	2b00      	cmp	r3, #0
 800813e:	d007      	beq.n	8008150 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008140:	4b54      	ldr	r3, [pc, #336]	@ (8008294 <xQueueSemaphoreTake+0x21c>)
 8008142:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008146:	601a      	str	r2, [r3, #0]
 8008148:	f3bf 8f4f 	dsb	sy
 800814c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008150:	f002 f844 	bl	800a1dc <vPortExitCritical>
				return pdPASS;
 8008154:	2301      	movs	r3, #1
 8008156:	e098      	b.n	800828a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d112      	bne.n	8008184 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800815e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008160:	2b00      	cmp	r3, #0
 8008162:	d00b      	beq.n	800817c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008168:	f383 8811 	msr	BASEPRI, r3
 800816c:	f3bf 8f6f 	isb	sy
 8008170:	f3bf 8f4f 	dsb	sy
 8008174:	617b      	str	r3, [r7, #20]
}
 8008176:	bf00      	nop
 8008178:	bf00      	nop
 800817a:	e7fd      	b.n	8008178 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800817c:	f002 f82e 	bl	800a1dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008180:	2300      	movs	r3, #0
 8008182:	e082      	b.n	800828a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008184:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008186:	2b00      	cmp	r3, #0
 8008188:	d106      	bne.n	8008198 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800818a:	f107 030c 	add.w	r3, r7, #12
 800818e:	4618      	mov	r0, r3
 8008190:	f000 ffce 	bl	8009130 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008194:	2301      	movs	r3, #1
 8008196:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008198:	f002 f820 	bl	800a1dc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800819c:	f000 fcd4 	bl	8008b48 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80081a0:	f001 ffea 	bl	800a178 <vPortEnterCritical>
 80081a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081a6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80081aa:	b25b      	sxtb	r3, r3
 80081ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081b0:	d103      	bne.n	80081ba <xQueueSemaphoreTake+0x142>
 80081b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081b4:	2200      	movs	r2, #0
 80081b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80081ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081bc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80081c0:	b25b      	sxtb	r3, r3
 80081c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081c6:	d103      	bne.n	80081d0 <xQueueSemaphoreTake+0x158>
 80081c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081ca:	2200      	movs	r2, #0
 80081cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80081d0:	f002 f804 	bl	800a1dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80081d4:	463a      	mov	r2, r7
 80081d6:	f107 030c 	add.w	r3, r7, #12
 80081da:	4611      	mov	r1, r2
 80081dc:	4618      	mov	r0, r3
 80081de:	f000 ffbd 	bl	800915c <xTaskCheckForTimeOut>
 80081e2:	4603      	mov	r3, r0
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d132      	bne.n	800824e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80081e8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80081ea:	f000 f992 	bl	8008512 <prvIsQueueEmpty>
 80081ee:	4603      	mov	r3, r0
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d026      	beq.n	8008242 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80081f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d109      	bne.n	8008210 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80081fc:	f001 ffbc 	bl	800a178 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008202:	689b      	ldr	r3, [r3, #8]
 8008204:	4618      	mov	r0, r3
 8008206:	f001 f969 	bl	80094dc <xTaskPriorityInherit>
 800820a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800820c:	f001 ffe6 	bl	800a1dc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008212:	3324      	adds	r3, #36	@ 0x24
 8008214:	683a      	ldr	r2, [r7, #0]
 8008216:	4611      	mov	r1, r2
 8008218:	4618      	mov	r0, r3
 800821a:	f000 fed1 	bl	8008fc0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800821e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008220:	f000 f925 	bl	800846e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008224:	f000 fcd6 	bl	8008bd4 <xTaskResumeAll>
 8008228:	4603      	mov	r3, r0
 800822a:	2b00      	cmp	r3, #0
 800822c:	f47f af67 	bne.w	80080fe <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008230:	4b18      	ldr	r3, [pc, #96]	@ (8008294 <xQueueSemaphoreTake+0x21c>)
 8008232:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008236:	601a      	str	r2, [r3, #0]
 8008238:	f3bf 8f4f 	dsb	sy
 800823c:	f3bf 8f6f 	isb	sy
 8008240:	e75d      	b.n	80080fe <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008242:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008244:	f000 f913 	bl	800846e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008248:	f000 fcc4 	bl	8008bd4 <xTaskResumeAll>
 800824c:	e757      	b.n	80080fe <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800824e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008250:	f000 f90d 	bl	800846e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008254:	f000 fcbe 	bl	8008bd4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008258:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800825a:	f000 f95a 	bl	8008512 <prvIsQueueEmpty>
 800825e:	4603      	mov	r3, r0
 8008260:	2b00      	cmp	r3, #0
 8008262:	f43f af4c 	beq.w	80080fe <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008268:	2b00      	cmp	r3, #0
 800826a:	d00d      	beq.n	8008288 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800826c:	f001 ff84 	bl	800a178 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008270:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008272:	f000 f854 	bl	800831e <prvGetDisinheritPriorityAfterTimeout>
 8008276:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800827a:	689b      	ldr	r3, [r3, #8]
 800827c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800827e:	4618      	mov	r0, r3
 8008280:	f001 fa04 	bl	800968c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008284:	f001 ffaa 	bl	800a1dc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008288:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800828a:	4618      	mov	r0, r3
 800828c:	3738      	adds	r7, #56	@ 0x38
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}
 8008292:	bf00      	nop
 8008294:	e000ed04 	.word	0xe000ed04

08008298 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8008298:	b580      	push	{r7, lr}
 800829a:	b084      	sub	sp, #16
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d10b      	bne.n	80082be <uxQueueMessagesWaiting+0x26>
	__asm volatile
 80082a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082aa:	f383 8811 	msr	BASEPRI, r3
 80082ae:	f3bf 8f6f 	isb	sy
 80082b2:	f3bf 8f4f 	dsb	sy
 80082b6:	60bb      	str	r3, [r7, #8]
}
 80082b8:	bf00      	nop
 80082ba:	bf00      	nop
 80082bc:	e7fd      	b.n	80082ba <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 80082be:	f001 ff5b 	bl	800a178 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082c6:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80082c8:	f001 ff88 	bl	800a1dc <vPortExitCritical>

	return uxReturn;
 80082cc:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80082ce:	4618      	mov	r0, r3
 80082d0:	3710      	adds	r7, #16
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}

080082d6 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80082d6:	b580      	push	{r7, lr}
 80082d8:	b084      	sub	sp, #16
 80082da:	af00      	add	r7, sp, #0
 80082dc:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d10b      	bne.n	8008300 <vQueueDelete+0x2a>
	__asm volatile
 80082e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082ec:	f383 8811 	msr	BASEPRI, r3
 80082f0:	f3bf 8f6f 	isb	sy
 80082f4:	f3bf 8f4f 	dsb	sy
 80082f8:	60bb      	str	r3, [r7, #8]
}
 80082fa:	bf00      	nop
 80082fc:	bf00      	nop
 80082fe:	e7fd      	b.n	80082fc <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8008300:	68f8      	ldr	r0, [r7, #12]
 8008302:	f000 f95f 	bl	80085c4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800830c:	2b00      	cmp	r3, #0
 800830e:	d102      	bne.n	8008316 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8008310:	68f8      	ldr	r0, [r7, #12]
 8008312:	f002 fa05 	bl	800a720 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8008316:	bf00      	nop
 8008318:	3710      	adds	r7, #16
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}

0800831e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800831e:	b480      	push	{r7}
 8008320:	b085      	sub	sp, #20
 8008322:	af00      	add	r7, sp, #0
 8008324:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800832a:	2b00      	cmp	r3, #0
 800832c:	d006      	beq.n	800833c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8008338:	60fb      	str	r3, [r7, #12]
 800833a:	e001      	b.n	8008340 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800833c:	2300      	movs	r3, #0
 800833e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008340:	68fb      	ldr	r3, [r7, #12]
	}
 8008342:	4618      	mov	r0, r3
 8008344:	3714      	adds	r7, #20
 8008346:	46bd      	mov	sp, r7
 8008348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834c:	4770      	bx	lr

0800834e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800834e:	b580      	push	{r7, lr}
 8008350:	b086      	sub	sp, #24
 8008352:	af00      	add	r7, sp, #0
 8008354:	60f8      	str	r0, [r7, #12]
 8008356:	60b9      	str	r1, [r7, #8]
 8008358:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800835a:	2300      	movs	r3, #0
 800835c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008362:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008368:	2b00      	cmp	r3, #0
 800836a:	d10d      	bne.n	8008388 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d14d      	bne.n	8008410 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	689b      	ldr	r3, [r3, #8]
 8008378:	4618      	mov	r0, r3
 800837a:	f001 f917 	bl	80095ac <xTaskPriorityDisinherit>
 800837e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	2200      	movs	r2, #0
 8008384:	609a      	str	r2, [r3, #8]
 8008386:	e043      	b.n	8008410 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d119      	bne.n	80083c2 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	6858      	ldr	r0, [r3, #4]
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008396:	461a      	mov	r2, r3
 8008398:	68b9      	ldr	r1, [r7, #8]
 800839a:	f003 fd8e 	bl	800beba <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	685a      	ldr	r2, [r3, #4]
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083a6:	441a      	add	r2, r3
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	685a      	ldr	r2, [r3, #4]
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	689b      	ldr	r3, [r3, #8]
 80083b4:	429a      	cmp	r2, r3
 80083b6:	d32b      	bcc.n	8008410 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681a      	ldr	r2, [r3, #0]
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	605a      	str	r2, [r3, #4]
 80083c0:	e026      	b.n	8008410 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	68d8      	ldr	r0, [r3, #12]
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083ca:	461a      	mov	r2, r3
 80083cc:	68b9      	ldr	r1, [r7, #8]
 80083ce:	f003 fd74 	bl	800beba <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	68da      	ldr	r2, [r3, #12]
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083da:	425b      	negs	r3, r3
 80083dc:	441a      	add	r2, r3
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	68da      	ldr	r2, [r3, #12]
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	429a      	cmp	r2, r3
 80083ec:	d207      	bcs.n	80083fe <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	689a      	ldr	r2, [r3, #8]
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083f6:	425b      	negs	r3, r3
 80083f8:	441a      	add	r2, r3
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2b02      	cmp	r3, #2
 8008402:	d105      	bne.n	8008410 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d002      	beq.n	8008410 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800840a:	693b      	ldr	r3, [r7, #16]
 800840c:	3b01      	subs	r3, #1
 800840e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008410:	693b      	ldr	r3, [r7, #16]
 8008412:	1c5a      	adds	r2, r3, #1
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008418:	697b      	ldr	r3, [r7, #20]
}
 800841a:	4618      	mov	r0, r3
 800841c:	3718      	adds	r7, #24
 800841e:	46bd      	mov	sp, r7
 8008420:	bd80      	pop	{r7, pc}

08008422 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008422:	b580      	push	{r7, lr}
 8008424:	b082      	sub	sp, #8
 8008426:	af00      	add	r7, sp, #0
 8008428:	6078      	str	r0, [r7, #4]
 800842a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008430:	2b00      	cmp	r3, #0
 8008432:	d018      	beq.n	8008466 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	68da      	ldr	r2, [r3, #12]
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800843c:	441a      	add	r2, r3
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	68da      	ldr	r2, [r3, #12]
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	689b      	ldr	r3, [r3, #8]
 800844a:	429a      	cmp	r2, r3
 800844c:	d303      	bcc.n	8008456 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681a      	ldr	r2, [r3, #0]
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	68d9      	ldr	r1, [r3, #12]
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800845e:	461a      	mov	r2, r3
 8008460:	6838      	ldr	r0, [r7, #0]
 8008462:	f003 fd2a 	bl	800beba <memcpy>
	}
}
 8008466:	bf00      	nop
 8008468:	3708      	adds	r7, #8
 800846a:	46bd      	mov	sp, r7
 800846c:	bd80      	pop	{r7, pc}

0800846e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800846e:	b580      	push	{r7, lr}
 8008470:	b084      	sub	sp, #16
 8008472:	af00      	add	r7, sp, #0
 8008474:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008476:	f001 fe7f 	bl	800a178 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008480:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008482:	e011      	b.n	80084a8 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008488:	2b00      	cmp	r3, #0
 800848a:	d012      	beq.n	80084b2 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	3324      	adds	r3, #36	@ 0x24
 8008490:	4618      	mov	r0, r3
 8008492:	f000 fde7 	bl	8009064 <xTaskRemoveFromEventList>
 8008496:	4603      	mov	r3, r0
 8008498:	2b00      	cmp	r3, #0
 800849a:	d001      	beq.n	80084a0 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800849c:	f000 fec2 	bl	8009224 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80084a0:	7bfb      	ldrb	r3, [r7, #15]
 80084a2:	3b01      	subs	r3, #1
 80084a4:	b2db      	uxtb	r3, r3
 80084a6:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80084a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	dce9      	bgt.n	8008484 <prvUnlockQueue+0x16>
 80084b0:	e000      	b.n	80084b4 <prvUnlockQueue+0x46>
					break;
 80084b2:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	22ff      	movs	r2, #255	@ 0xff
 80084b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80084bc:	f001 fe8e 	bl	800a1dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80084c0:	f001 fe5a 	bl	800a178 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80084ca:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80084cc:	e011      	b.n	80084f2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	691b      	ldr	r3, [r3, #16]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d012      	beq.n	80084fc <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	3310      	adds	r3, #16
 80084da:	4618      	mov	r0, r3
 80084dc:	f000 fdc2 	bl	8009064 <xTaskRemoveFromEventList>
 80084e0:	4603      	mov	r3, r0
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d001      	beq.n	80084ea <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80084e6:	f000 fe9d 	bl	8009224 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80084ea:	7bbb      	ldrb	r3, [r7, #14]
 80084ec:	3b01      	subs	r3, #1
 80084ee:	b2db      	uxtb	r3, r3
 80084f0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80084f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	dce9      	bgt.n	80084ce <prvUnlockQueue+0x60>
 80084fa:	e000      	b.n	80084fe <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80084fc:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	22ff      	movs	r2, #255	@ 0xff
 8008502:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008506:	f001 fe69 	bl	800a1dc <vPortExitCritical>
}
 800850a:	bf00      	nop
 800850c:	3710      	adds	r7, #16
 800850e:	46bd      	mov	sp, r7
 8008510:	bd80      	pop	{r7, pc}

08008512 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008512:	b580      	push	{r7, lr}
 8008514:	b084      	sub	sp, #16
 8008516:	af00      	add	r7, sp, #0
 8008518:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800851a:	f001 fe2d 	bl	800a178 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008522:	2b00      	cmp	r3, #0
 8008524:	d102      	bne.n	800852c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008526:	2301      	movs	r3, #1
 8008528:	60fb      	str	r3, [r7, #12]
 800852a:	e001      	b.n	8008530 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800852c:	2300      	movs	r3, #0
 800852e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008530:	f001 fe54 	bl	800a1dc <vPortExitCritical>

	return xReturn;
 8008534:	68fb      	ldr	r3, [r7, #12]
}
 8008536:	4618      	mov	r0, r3
 8008538:	3710      	adds	r7, #16
 800853a:	46bd      	mov	sp, r7
 800853c:	bd80      	pop	{r7, pc}

0800853e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800853e:	b580      	push	{r7, lr}
 8008540:	b084      	sub	sp, #16
 8008542:	af00      	add	r7, sp, #0
 8008544:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008546:	f001 fe17 	bl	800a178 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008552:	429a      	cmp	r2, r3
 8008554:	d102      	bne.n	800855c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008556:	2301      	movs	r3, #1
 8008558:	60fb      	str	r3, [r7, #12]
 800855a:	e001      	b.n	8008560 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800855c:	2300      	movs	r3, #0
 800855e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008560:	f001 fe3c 	bl	800a1dc <vPortExitCritical>

	return xReturn;
 8008564:	68fb      	ldr	r3, [r7, #12]
}
 8008566:	4618      	mov	r0, r3
 8008568:	3710      	adds	r7, #16
 800856a:	46bd      	mov	sp, r7
 800856c:	bd80      	pop	{r7, pc}
	...

08008570 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008570:	b480      	push	{r7}
 8008572:	b085      	sub	sp, #20
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
 8008578:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800857a:	2300      	movs	r3, #0
 800857c:	60fb      	str	r3, [r7, #12]
 800857e:	e014      	b.n	80085aa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008580:	4a0f      	ldr	r2, [pc, #60]	@ (80085c0 <vQueueAddToRegistry+0x50>)
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d10b      	bne.n	80085a4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800858c:	490c      	ldr	r1, [pc, #48]	@ (80085c0 <vQueueAddToRegistry+0x50>)
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	683a      	ldr	r2, [r7, #0]
 8008592:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008596:	4a0a      	ldr	r2, [pc, #40]	@ (80085c0 <vQueueAddToRegistry+0x50>)
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	00db      	lsls	r3, r3, #3
 800859c:	4413      	add	r3, r2
 800859e:	687a      	ldr	r2, [r7, #4]
 80085a0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80085a2:	e006      	b.n	80085b2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	3301      	adds	r3, #1
 80085a8:	60fb      	str	r3, [r7, #12]
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	2b07      	cmp	r3, #7
 80085ae:	d9e7      	bls.n	8008580 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80085b0:	bf00      	nop
 80085b2:	bf00      	nop
 80085b4:	3714      	adds	r7, #20
 80085b6:	46bd      	mov	sp, r7
 80085b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085bc:	4770      	bx	lr
 80085be:	bf00      	nop
 80085c0:	24000a9c 	.word	0x24000a9c

080085c4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80085c4:	b480      	push	{r7}
 80085c6:	b085      	sub	sp, #20
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80085cc:	2300      	movs	r3, #0
 80085ce:	60fb      	str	r3, [r7, #12]
 80085d0:	e016      	b.n	8008600 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80085d2:	4a10      	ldr	r2, [pc, #64]	@ (8008614 <vQueueUnregisterQueue+0x50>)
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	00db      	lsls	r3, r3, #3
 80085d8:	4413      	add	r3, r2
 80085da:	685b      	ldr	r3, [r3, #4]
 80085dc:	687a      	ldr	r2, [r7, #4]
 80085de:	429a      	cmp	r2, r3
 80085e0:	d10b      	bne.n	80085fa <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80085e2:	4a0c      	ldr	r2, [pc, #48]	@ (8008614 <vQueueUnregisterQueue+0x50>)
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	2100      	movs	r1, #0
 80085e8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80085ec:	4a09      	ldr	r2, [pc, #36]	@ (8008614 <vQueueUnregisterQueue+0x50>)
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	00db      	lsls	r3, r3, #3
 80085f2:	4413      	add	r3, r2
 80085f4:	2200      	movs	r2, #0
 80085f6:	605a      	str	r2, [r3, #4]
				break;
 80085f8:	e006      	b.n	8008608 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	3301      	adds	r3, #1
 80085fe:	60fb      	str	r3, [r7, #12]
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	2b07      	cmp	r3, #7
 8008604:	d9e5      	bls.n	80085d2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8008606:	bf00      	nop
 8008608:	bf00      	nop
 800860a:	3714      	adds	r7, #20
 800860c:	46bd      	mov	sp, r7
 800860e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008612:	4770      	bx	lr
 8008614:	24000a9c 	.word	0x24000a9c

08008618 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008618:	b580      	push	{r7, lr}
 800861a:	b086      	sub	sp, #24
 800861c:	af00      	add	r7, sp, #0
 800861e:	60f8      	str	r0, [r7, #12]
 8008620:	60b9      	str	r1, [r7, #8]
 8008622:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008628:	f001 fda6 	bl	800a178 <vPortEnterCritical>
 800862c:	697b      	ldr	r3, [r7, #20]
 800862e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008632:	b25b      	sxtb	r3, r3
 8008634:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008638:	d103      	bne.n	8008642 <vQueueWaitForMessageRestricted+0x2a>
 800863a:	697b      	ldr	r3, [r7, #20]
 800863c:	2200      	movs	r2, #0
 800863e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008642:	697b      	ldr	r3, [r7, #20]
 8008644:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008648:	b25b      	sxtb	r3, r3
 800864a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800864e:	d103      	bne.n	8008658 <vQueueWaitForMessageRestricted+0x40>
 8008650:	697b      	ldr	r3, [r7, #20]
 8008652:	2200      	movs	r2, #0
 8008654:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008658:	f001 fdc0 	bl	800a1dc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800865c:	697b      	ldr	r3, [r7, #20]
 800865e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008660:	2b00      	cmp	r3, #0
 8008662:	d106      	bne.n	8008672 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008664:	697b      	ldr	r3, [r7, #20]
 8008666:	3324      	adds	r3, #36	@ 0x24
 8008668:	687a      	ldr	r2, [r7, #4]
 800866a:	68b9      	ldr	r1, [r7, #8]
 800866c:	4618      	mov	r0, r3
 800866e:	f000 fccd 	bl	800900c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008672:	6978      	ldr	r0, [r7, #20]
 8008674:	f7ff fefb 	bl	800846e <prvUnlockQueue>
	}
 8008678:	bf00      	nop
 800867a:	3718      	adds	r7, #24
 800867c:	46bd      	mov	sp, r7
 800867e:	bd80      	pop	{r7, pc}

08008680 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008680:	b580      	push	{r7, lr}
 8008682:	b08e      	sub	sp, #56	@ 0x38
 8008684:	af04      	add	r7, sp, #16
 8008686:	60f8      	str	r0, [r7, #12]
 8008688:	60b9      	str	r1, [r7, #8]
 800868a:	607a      	str	r2, [r7, #4]
 800868c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800868e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008690:	2b00      	cmp	r3, #0
 8008692:	d10b      	bne.n	80086ac <xTaskCreateStatic+0x2c>
	__asm volatile
 8008694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008698:	f383 8811 	msr	BASEPRI, r3
 800869c:	f3bf 8f6f 	isb	sy
 80086a0:	f3bf 8f4f 	dsb	sy
 80086a4:	623b      	str	r3, [r7, #32]
}
 80086a6:	bf00      	nop
 80086a8:	bf00      	nop
 80086aa:	e7fd      	b.n	80086a8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80086ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d10b      	bne.n	80086ca <xTaskCreateStatic+0x4a>
	__asm volatile
 80086b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086b6:	f383 8811 	msr	BASEPRI, r3
 80086ba:	f3bf 8f6f 	isb	sy
 80086be:	f3bf 8f4f 	dsb	sy
 80086c2:	61fb      	str	r3, [r7, #28]
}
 80086c4:	bf00      	nop
 80086c6:	bf00      	nop
 80086c8:	e7fd      	b.n	80086c6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80086ca:	23a8      	movs	r3, #168	@ 0xa8
 80086cc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80086ce:	693b      	ldr	r3, [r7, #16]
 80086d0:	2ba8      	cmp	r3, #168	@ 0xa8
 80086d2:	d00b      	beq.n	80086ec <xTaskCreateStatic+0x6c>
	__asm volatile
 80086d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086d8:	f383 8811 	msr	BASEPRI, r3
 80086dc:	f3bf 8f6f 	isb	sy
 80086e0:	f3bf 8f4f 	dsb	sy
 80086e4:	61bb      	str	r3, [r7, #24]
}
 80086e6:	bf00      	nop
 80086e8:	bf00      	nop
 80086ea:	e7fd      	b.n	80086e8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80086ec:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80086ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d01e      	beq.n	8008732 <xTaskCreateStatic+0xb2>
 80086f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d01b      	beq.n	8008732 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80086fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086fc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80086fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008700:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008702:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008706:	2202      	movs	r2, #2
 8008708:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800870c:	2300      	movs	r3, #0
 800870e:	9303      	str	r3, [sp, #12]
 8008710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008712:	9302      	str	r3, [sp, #8]
 8008714:	f107 0314 	add.w	r3, r7, #20
 8008718:	9301      	str	r3, [sp, #4]
 800871a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800871c:	9300      	str	r3, [sp, #0]
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	687a      	ldr	r2, [r7, #4]
 8008722:	68b9      	ldr	r1, [r7, #8]
 8008724:	68f8      	ldr	r0, [r7, #12]
 8008726:	f000 f851 	bl	80087cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800872a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800872c:	f000 f8f6 	bl	800891c <prvAddNewTaskToReadyList>
 8008730:	e001      	b.n	8008736 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008732:	2300      	movs	r3, #0
 8008734:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008736:	697b      	ldr	r3, [r7, #20]
	}
 8008738:	4618      	mov	r0, r3
 800873a:	3728      	adds	r7, #40	@ 0x28
 800873c:	46bd      	mov	sp, r7
 800873e:	bd80      	pop	{r7, pc}

08008740 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008740:	b580      	push	{r7, lr}
 8008742:	b08c      	sub	sp, #48	@ 0x30
 8008744:	af04      	add	r7, sp, #16
 8008746:	60f8      	str	r0, [r7, #12]
 8008748:	60b9      	str	r1, [r7, #8]
 800874a:	603b      	str	r3, [r7, #0]
 800874c:	4613      	mov	r3, r2
 800874e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008750:	88fb      	ldrh	r3, [r7, #6]
 8008752:	009b      	lsls	r3, r3, #2
 8008754:	4618      	mov	r0, r3
 8008756:	f001 ff15 	bl	800a584 <pvPortMalloc>
 800875a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800875c:	697b      	ldr	r3, [r7, #20]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d00e      	beq.n	8008780 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008762:	20a8      	movs	r0, #168	@ 0xa8
 8008764:	f001 ff0e 	bl	800a584 <pvPortMalloc>
 8008768:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800876a:	69fb      	ldr	r3, [r7, #28]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d003      	beq.n	8008778 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008770:	69fb      	ldr	r3, [r7, #28]
 8008772:	697a      	ldr	r2, [r7, #20]
 8008774:	631a      	str	r2, [r3, #48]	@ 0x30
 8008776:	e005      	b.n	8008784 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008778:	6978      	ldr	r0, [r7, #20]
 800877a:	f001 ffd1 	bl	800a720 <vPortFree>
 800877e:	e001      	b.n	8008784 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008780:	2300      	movs	r3, #0
 8008782:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008784:	69fb      	ldr	r3, [r7, #28]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d017      	beq.n	80087ba <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800878a:	69fb      	ldr	r3, [r7, #28]
 800878c:	2200      	movs	r2, #0
 800878e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008792:	88fa      	ldrh	r2, [r7, #6]
 8008794:	2300      	movs	r3, #0
 8008796:	9303      	str	r3, [sp, #12]
 8008798:	69fb      	ldr	r3, [r7, #28]
 800879a:	9302      	str	r3, [sp, #8]
 800879c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800879e:	9301      	str	r3, [sp, #4]
 80087a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087a2:	9300      	str	r3, [sp, #0]
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	68b9      	ldr	r1, [r7, #8]
 80087a8:	68f8      	ldr	r0, [r7, #12]
 80087aa:	f000 f80f 	bl	80087cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80087ae:	69f8      	ldr	r0, [r7, #28]
 80087b0:	f000 f8b4 	bl	800891c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80087b4:	2301      	movs	r3, #1
 80087b6:	61bb      	str	r3, [r7, #24]
 80087b8:	e002      	b.n	80087c0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80087ba:	f04f 33ff 	mov.w	r3, #4294967295
 80087be:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80087c0:	69bb      	ldr	r3, [r7, #24]
	}
 80087c2:	4618      	mov	r0, r3
 80087c4:	3720      	adds	r7, #32
 80087c6:	46bd      	mov	sp, r7
 80087c8:	bd80      	pop	{r7, pc}
	...

080087cc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b088      	sub	sp, #32
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	60f8      	str	r0, [r7, #12]
 80087d4:	60b9      	str	r1, [r7, #8]
 80087d6:	607a      	str	r2, [r7, #4]
 80087d8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80087da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087dc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	009b      	lsls	r3, r3, #2
 80087e2:	461a      	mov	r2, r3
 80087e4:	21a5      	movs	r1, #165	@ 0xa5
 80087e6:	f003 fa3f 	bl	800bc68 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80087ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80087ee:	6879      	ldr	r1, [r7, #4]
 80087f0:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80087f4:	440b      	add	r3, r1
 80087f6:	009b      	lsls	r3, r3, #2
 80087f8:	4413      	add	r3, r2
 80087fa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80087fc:	69bb      	ldr	r3, [r7, #24]
 80087fe:	f023 0307 	bic.w	r3, r3, #7
 8008802:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008804:	69bb      	ldr	r3, [r7, #24]
 8008806:	f003 0307 	and.w	r3, r3, #7
 800880a:	2b00      	cmp	r3, #0
 800880c:	d00b      	beq.n	8008826 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800880e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008812:	f383 8811 	msr	BASEPRI, r3
 8008816:	f3bf 8f6f 	isb	sy
 800881a:	f3bf 8f4f 	dsb	sy
 800881e:	617b      	str	r3, [r7, #20]
}
 8008820:	bf00      	nop
 8008822:	bf00      	nop
 8008824:	e7fd      	b.n	8008822 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008826:	68bb      	ldr	r3, [r7, #8]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d01f      	beq.n	800886c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800882c:	2300      	movs	r3, #0
 800882e:	61fb      	str	r3, [r7, #28]
 8008830:	e012      	b.n	8008858 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008832:	68ba      	ldr	r2, [r7, #8]
 8008834:	69fb      	ldr	r3, [r7, #28]
 8008836:	4413      	add	r3, r2
 8008838:	7819      	ldrb	r1, [r3, #0]
 800883a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800883c:	69fb      	ldr	r3, [r7, #28]
 800883e:	4413      	add	r3, r2
 8008840:	3334      	adds	r3, #52	@ 0x34
 8008842:	460a      	mov	r2, r1
 8008844:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008846:	68ba      	ldr	r2, [r7, #8]
 8008848:	69fb      	ldr	r3, [r7, #28]
 800884a:	4413      	add	r3, r2
 800884c:	781b      	ldrb	r3, [r3, #0]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d006      	beq.n	8008860 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008852:	69fb      	ldr	r3, [r7, #28]
 8008854:	3301      	adds	r3, #1
 8008856:	61fb      	str	r3, [r7, #28]
 8008858:	69fb      	ldr	r3, [r7, #28]
 800885a:	2b0f      	cmp	r3, #15
 800885c:	d9e9      	bls.n	8008832 <prvInitialiseNewTask+0x66>
 800885e:	e000      	b.n	8008862 <prvInitialiseNewTask+0x96>
			{
				break;
 8008860:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008864:	2200      	movs	r2, #0
 8008866:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800886a:	e003      	b.n	8008874 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800886c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800886e:	2200      	movs	r2, #0
 8008870:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008876:	2b37      	cmp	r3, #55	@ 0x37
 8008878:	d901      	bls.n	800887e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800887a:	2337      	movs	r3, #55	@ 0x37
 800887c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800887e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008880:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008882:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008886:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008888:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800888a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800888c:	2200      	movs	r2, #0
 800888e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008892:	3304      	adds	r3, #4
 8008894:	4618      	mov	r0, r3
 8008896:	f7fe fecf 	bl	8007638 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800889a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800889c:	3318      	adds	r3, #24
 800889e:	4618      	mov	r0, r3
 80088a0:	f7fe feca 	bl	8007638 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80088a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088a8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80088aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088ac:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80088b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088b2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80088b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088b8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80088ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088bc:	2200      	movs	r2, #0
 80088be:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80088c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c4:	2200      	movs	r2, #0
 80088c6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80088ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088cc:	3354      	adds	r3, #84	@ 0x54
 80088ce:	224c      	movs	r2, #76	@ 0x4c
 80088d0:	2100      	movs	r1, #0
 80088d2:	4618      	mov	r0, r3
 80088d4:	f003 f9c8 	bl	800bc68 <memset>
 80088d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088da:	4a0d      	ldr	r2, [pc, #52]	@ (8008910 <prvInitialiseNewTask+0x144>)
 80088dc:	659a      	str	r2, [r3, #88]	@ 0x58
 80088de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088e0:	4a0c      	ldr	r2, [pc, #48]	@ (8008914 <prvInitialiseNewTask+0x148>)
 80088e2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80088e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088e6:	4a0c      	ldr	r2, [pc, #48]	@ (8008918 <prvInitialiseNewTask+0x14c>)
 80088e8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80088ea:	683a      	ldr	r2, [r7, #0]
 80088ec:	68f9      	ldr	r1, [r7, #12]
 80088ee:	69b8      	ldr	r0, [r7, #24]
 80088f0:	f001 fb12 	bl	8009f18 <pxPortInitialiseStack>
 80088f4:	4602      	mov	r2, r0
 80088f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088f8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80088fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d002      	beq.n	8008906 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008900:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008902:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008904:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008906:	bf00      	nop
 8008908:	3720      	adds	r7, #32
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}
 800890e:	bf00      	nop
 8008910:	24004d48 	.word	0x24004d48
 8008914:	24004db0 	.word	0x24004db0
 8008918:	24004e18 	.word	0x24004e18

0800891c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b082      	sub	sp, #8
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008924:	f001 fc28 	bl	800a178 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008928:	4b2d      	ldr	r3, [pc, #180]	@ (80089e0 <prvAddNewTaskToReadyList+0xc4>)
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	3301      	adds	r3, #1
 800892e:	4a2c      	ldr	r2, [pc, #176]	@ (80089e0 <prvAddNewTaskToReadyList+0xc4>)
 8008930:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008932:	4b2c      	ldr	r3, [pc, #176]	@ (80089e4 <prvAddNewTaskToReadyList+0xc8>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d109      	bne.n	800894e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800893a:	4a2a      	ldr	r2, [pc, #168]	@ (80089e4 <prvAddNewTaskToReadyList+0xc8>)
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008940:	4b27      	ldr	r3, [pc, #156]	@ (80089e0 <prvAddNewTaskToReadyList+0xc4>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	2b01      	cmp	r3, #1
 8008946:	d110      	bne.n	800896a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008948:	f000 fce6 	bl	8009318 <prvInitialiseTaskLists>
 800894c:	e00d      	b.n	800896a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800894e:	4b26      	ldr	r3, [pc, #152]	@ (80089e8 <prvAddNewTaskToReadyList+0xcc>)
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d109      	bne.n	800896a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008956:	4b23      	ldr	r3, [pc, #140]	@ (80089e4 <prvAddNewTaskToReadyList+0xc8>)
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008960:	429a      	cmp	r2, r3
 8008962:	d802      	bhi.n	800896a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008964:	4a1f      	ldr	r2, [pc, #124]	@ (80089e4 <prvAddNewTaskToReadyList+0xc8>)
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800896a:	4b20      	ldr	r3, [pc, #128]	@ (80089ec <prvAddNewTaskToReadyList+0xd0>)
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	3301      	adds	r3, #1
 8008970:	4a1e      	ldr	r2, [pc, #120]	@ (80089ec <prvAddNewTaskToReadyList+0xd0>)
 8008972:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008974:	4b1d      	ldr	r3, [pc, #116]	@ (80089ec <prvAddNewTaskToReadyList+0xd0>)
 8008976:	681a      	ldr	r2, [r3, #0]
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008980:	4b1b      	ldr	r3, [pc, #108]	@ (80089f0 <prvAddNewTaskToReadyList+0xd4>)
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	429a      	cmp	r2, r3
 8008986:	d903      	bls.n	8008990 <prvAddNewTaskToReadyList+0x74>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800898c:	4a18      	ldr	r2, [pc, #96]	@ (80089f0 <prvAddNewTaskToReadyList+0xd4>)
 800898e:	6013      	str	r3, [r2, #0]
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008994:	4613      	mov	r3, r2
 8008996:	009b      	lsls	r3, r3, #2
 8008998:	4413      	add	r3, r2
 800899a:	009b      	lsls	r3, r3, #2
 800899c:	4a15      	ldr	r2, [pc, #84]	@ (80089f4 <prvAddNewTaskToReadyList+0xd8>)
 800899e:	441a      	add	r2, r3
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	3304      	adds	r3, #4
 80089a4:	4619      	mov	r1, r3
 80089a6:	4610      	mov	r0, r2
 80089a8:	f7fe fe53 	bl	8007652 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80089ac:	f001 fc16 	bl	800a1dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80089b0:	4b0d      	ldr	r3, [pc, #52]	@ (80089e8 <prvAddNewTaskToReadyList+0xcc>)
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d00e      	beq.n	80089d6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80089b8:	4b0a      	ldr	r3, [pc, #40]	@ (80089e4 <prvAddNewTaskToReadyList+0xc8>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089c2:	429a      	cmp	r2, r3
 80089c4:	d207      	bcs.n	80089d6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80089c6:	4b0c      	ldr	r3, [pc, #48]	@ (80089f8 <prvAddNewTaskToReadyList+0xdc>)
 80089c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089cc:	601a      	str	r2, [r3, #0]
 80089ce:	f3bf 8f4f 	dsb	sy
 80089d2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80089d6:	bf00      	nop
 80089d8:	3708      	adds	r7, #8
 80089da:	46bd      	mov	sp, r7
 80089dc:	bd80      	pop	{r7, pc}
 80089de:	bf00      	nop
 80089e0:	24000fb0 	.word	0x24000fb0
 80089e4:	24000adc 	.word	0x24000adc
 80089e8:	24000fbc 	.word	0x24000fbc
 80089ec:	24000fcc 	.word	0x24000fcc
 80089f0:	24000fb8 	.word	0x24000fb8
 80089f4:	24000ae0 	.word	0x24000ae0
 80089f8:	e000ed04 	.word	0xe000ed04

080089fc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b084      	sub	sp, #16
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008a04:	2300      	movs	r3, #0
 8008a06:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d018      	beq.n	8008a40 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008a0e:	4b14      	ldr	r3, [pc, #80]	@ (8008a60 <vTaskDelay+0x64>)
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d00b      	beq.n	8008a2e <vTaskDelay+0x32>
	__asm volatile
 8008a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a1a:	f383 8811 	msr	BASEPRI, r3
 8008a1e:	f3bf 8f6f 	isb	sy
 8008a22:	f3bf 8f4f 	dsb	sy
 8008a26:	60bb      	str	r3, [r7, #8]
}
 8008a28:	bf00      	nop
 8008a2a:	bf00      	nop
 8008a2c:	e7fd      	b.n	8008a2a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008a2e:	f000 f88b 	bl	8008b48 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008a32:	2100      	movs	r1, #0
 8008a34:	6878      	ldr	r0, [r7, #4]
 8008a36:	f000 fec1 	bl	80097bc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008a3a:	f000 f8cb 	bl	8008bd4 <xTaskResumeAll>
 8008a3e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d107      	bne.n	8008a56 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008a46:	4b07      	ldr	r3, [pc, #28]	@ (8008a64 <vTaskDelay+0x68>)
 8008a48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a4c:	601a      	str	r2, [r3, #0]
 8008a4e:	f3bf 8f4f 	dsb	sy
 8008a52:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008a56:	bf00      	nop
 8008a58:	3710      	adds	r7, #16
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bd80      	pop	{r7, pc}
 8008a5e:	bf00      	nop
 8008a60:	24000fd8 	.word	0x24000fd8
 8008a64:	e000ed04 	.word	0xe000ed04

08008a68 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b08a      	sub	sp, #40	@ 0x28
 8008a6c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008a6e:	2300      	movs	r3, #0
 8008a70:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008a72:	2300      	movs	r3, #0
 8008a74:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008a76:	463a      	mov	r2, r7
 8008a78:	1d39      	adds	r1, r7, #4
 8008a7a:	f107 0308 	add.w	r3, r7, #8
 8008a7e:	4618      	mov	r0, r3
 8008a80:	f7fe fd86 	bl	8007590 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008a84:	6839      	ldr	r1, [r7, #0]
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	68ba      	ldr	r2, [r7, #8]
 8008a8a:	9202      	str	r2, [sp, #8]
 8008a8c:	9301      	str	r3, [sp, #4]
 8008a8e:	2300      	movs	r3, #0
 8008a90:	9300      	str	r3, [sp, #0]
 8008a92:	2300      	movs	r3, #0
 8008a94:	460a      	mov	r2, r1
 8008a96:	4924      	ldr	r1, [pc, #144]	@ (8008b28 <vTaskStartScheduler+0xc0>)
 8008a98:	4824      	ldr	r0, [pc, #144]	@ (8008b2c <vTaskStartScheduler+0xc4>)
 8008a9a:	f7ff fdf1 	bl	8008680 <xTaskCreateStatic>
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	4a23      	ldr	r2, [pc, #140]	@ (8008b30 <vTaskStartScheduler+0xc8>)
 8008aa2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008aa4:	4b22      	ldr	r3, [pc, #136]	@ (8008b30 <vTaskStartScheduler+0xc8>)
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d002      	beq.n	8008ab2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008aac:	2301      	movs	r3, #1
 8008aae:	617b      	str	r3, [r7, #20]
 8008ab0:	e001      	b.n	8008ab6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008ab6:	697b      	ldr	r3, [r7, #20]
 8008ab8:	2b01      	cmp	r3, #1
 8008aba:	d102      	bne.n	8008ac2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008abc:	f000 fed2 	bl	8009864 <xTimerCreateTimerTask>
 8008ac0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008ac2:	697b      	ldr	r3, [r7, #20]
 8008ac4:	2b01      	cmp	r3, #1
 8008ac6:	d11b      	bne.n	8008b00 <vTaskStartScheduler+0x98>
	__asm volatile
 8008ac8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008acc:	f383 8811 	msr	BASEPRI, r3
 8008ad0:	f3bf 8f6f 	isb	sy
 8008ad4:	f3bf 8f4f 	dsb	sy
 8008ad8:	613b      	str	r3, [r7, #16]
}
 8008ada:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008adc:	4b15      	ldr	r3, [pc, #84]	@ (8008b34 <vTaskStartScheduler+0xcc>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	3354      	adds	r3, #84	@ 0x54
 8008ae2:	4a15      	ldr	r2, [pc, #84]	@ (8008b38 <vTaskStartScheduler+0xd0>)
 8008ae4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008ae6:	4b15      	ldr	r3, [pc, #84]	@ (8008b3c <vTaskStartScheduler+0xd4>)
 8008ae8:	f04f 32ff 	mov.w	r2, #4294967295
 8008aec:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008aee:	4b14      	ldr	r3, [pc, #80]	@ (8008b40 <vTaskStartScheduler+0xd8>)
 8008af0:	2201      	movs	r2, #1
 8008af2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008af4:	4b13      	ldr	r3, [pc, #76]	@ (8008b44 <vTaskStartScheduler+0xdc>)
 8008af6:	2200      	movs	r2, #0
 8008af8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008afa:	f001 fa99 	bl	800a030 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008afe:	e00f      	b.n	8008b20 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b06:	d10b      	bne.n	8008b20 <vTaskStartScheduler+0xb8>
	__asm volatile
 8008b08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b0c:	f383 8811 	msr	BASEPRI, r3
 8008b10:	f3bf 8f6f 	isb	sy
 8008b14:	f3bf 8f4f 	dsb	sy
 8008b18:	60fb      	str	r3, [r7, #12]
}
 8008b1a:	bf00      	nop
 8008b1c:	bf00      	nop
 8008b1e:	e7fd      	b.n	8008b1c <vTaskStartScheduler+0xb4>
}
 8008b20:	bf00      	nop
 8008b22:	3718      	adds	r7, #24
 8008b24:	46bd      	mov	sp, r7
 8008b26:	bd80      	pop	{r7, pc}
 8008b28:	0800f230 	.word	0x0800f230
 8008b2c:	0800923d 	.word	0x0800923d
 8008b30:	24000fd4 	.word	0x24000fd4
 8008b34:	24000adc 	.word	0x24000adc
 8008b38:	24000020 	.word	0x24000020
 8008b3c:	24000fd0 	.word	0x24000fd0
 8008b40:	24000fbc 	.word	0x24000fbc
 8008b44:	24000fb4 	.word	0x24000fb4

08008b48 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008b48:	b480      	push	{r7}
 8008b4a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008b4c:	4b04      	ldr	r3, [pc, #16]	@ (8008b60 <vTaskSuspendAll+0x18>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	3301      	adds	r3, #1
 8008b52:	4a03      	ldr	r2, [pc, #12]	@ (8008b60 <vTaskSuspendAll+0x18>)
 8008b54:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008b56:	bf00      	nop
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5e:	4770      	bx	lr
 8008b60:	24000fd8 	.word	0x24000fd8

08008b64 <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

	static TickType_t prvGetExpectedIdleTime( void )
	{
 8008b64:	b480      	push	{r7}
 8008b66:	b083      	sub	sp, #12
 8008b68:	af00      	add	r7, sp, #0
	TickType_t xReturn;
	UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	603b      	str	r3, [r7, #0]
		configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
		task that are in the Ready state, even though the idle task is
		running. */
		#if( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
		{
			if( uxTopReadyPriority > tskIDLE_PRIORITY )
 8008b6e:	4b14      	ldr	r3, [pc, #80]	@ (8008bc0 <prvGetExpectedIdleTime+0x5c>)
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d001      	beq.n	8008b7a <prvGetExpectedIdleTime+0x16>
			{
				uxHigherPriorityReadyTasks = pdTRUE;
 8008b76:	2301      	movs	r3, #1
 8008b78:	603b      	str	r3, [r7, #0]
				uxHigherPriorityReadyTasks = pdTRUE;
			}
		}
		#endif

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 8008b7a:	4b12      	ldr	r3, [pc, #72]	@ (8008bc4 <prvGetExpectedIdleTime+0x60>)
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d002      	beq.n	8008b8a <prvGetExpectedIdleTime+0x26>
		{
			xReturn = 0;
 8008b84:	2300      	movs	r3, #0
 8008b86:	607b      	str	r3, [r7, #4]
 8008b88:	e012      	b.n	8008bb0 <prvGetExpectedIdleTime+0x4c>
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 8008b8a:	4b0f      	ldr	r3, [pc, #60]	@ (8008bc8 <prvGetExpectedIdleTime+0x64>)
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	2b01      	cmp	r3, #1
 8008b90:	d902      	bls.n	8008b98 <prvGetExpectedIdleTime+0x34>
		{
			/* There are other idle priority tasks in the ready state.  If
			time slicing is used then the very next tick interrupt must be
			processed. */
			xReturn = 0;
 8008b92:	2300      	movs	r3, #0
 8008b94:	607b      	str	r3, [r7, #4]
 8008b96:	e00b      	b.n	8008bb0 <prvGetExpectedIdleTime+0x4c>
		}
		else if( uxHigherPriorityReadyTasks != pdFALSE )
 8008b98:	683b      	ldr	r3, [r7, #0]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d002      	beq.n	8008ba4 <prvGetExpectedIdleTime+0x40>
		{
			/* There are tasks in the Ready state that have a priority above the
			idle priority.  This path can only be reached if
			configUSE_PREEMPTION is 0. */
			xReturn = 0;
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	607b      	str	r3, [r7, #4]
 8008ba2:	e005      	b.n	8008bb0 <prvGetExpectedIdleTime+0x4c>
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 8008ba4:	4b09      	ldr	r3, [pc, #36]	@ (8008bcc <prvGetExpectedIdleTime+0x68>)
 8008ba6:	681a      	ldr	r2, [r3, #0]
 8008ba8:	4b09      	ldr	r3, [pc, #36]	@ (8008bd0 <prvGetExpectedIdleTime+0x6c>)
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	1ad3      	subs	r3, r2, r3
 8008bae:	607b      	str	r3, [r7, #4]
		}

		return xReturn;
 8008bb0:	687b      	ldr	r3, [r7, #4]
	}
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	370c      	adds	r7, #12
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbc:	4770      	bx	lr
 8008bbe:	bf00      	nop
 8008bc0:	24000fb8 	.word	0x24000fb8
 8008bc4:	24000adc 	.word	0x24000adc
 8008bc8:	24000ae0 	.word	0x24000ae0
 8008bcc:	24000fd0 	.word	0x24000fd0
 8008bd0:	24000fb4 	.word	0x24000fb4

08008bd4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b084      	sub	sp, #16
 8008bd8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008bda:	2300      	movs	r3, #0
 8008bdc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008bde:	2300      	movs	r3, #0
 8008be0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008be2:	4b42      	ldr	r3, [pc, #264]	@ (8008cec <xTaskResumeAll+0x118>)
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d10b      	bne.n	8008c02 <xTaskResumeAll+0x2e>
	__asm volatile
 8008bea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bee:	f383 8811 	msr	BASEPRI, r3
 8008bf2:	f3bf 8f6f 	isb	sy
 8008bf6:	f3bf 8f4f 	dsb	sy
 8008bfa:	603b      	str	r3, [r7, #0]
}
 8008bfc:	bf00      	nop
 8008bfe:	bf00      	nop
 8008c00:	e7fd      	b.n	8008bfe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008c02:	f001 fab9 	bl	800a178 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008c06:	4b39      	ldr	r3, [pc, #228]	@ (8008cec <xTaskResumeAll+0x118>)
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	3b01      	subs	r3, #1
 8008c0c:	4a37      	ldr	r2, [pc, #220]	@ (8008cec <xTaskResumeAll+0x118>)
 8008c0e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c10:	4b36      	ldr	r3, [pc, #216]	@ (8008cec <xTaskResumeAll+0x118>)
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d162      	bne.n	8008cde <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008c18:	4b35      	ldr	r3, [pc, #212]	@ (8008cf0 <xTaskResumeAll+0x11c>)
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d05e      	beq.n	8008cde <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008c20:	e02f      	b.n	8008c82 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c22:	4b34      	ldr	r3, [pc, #208]	@ (8008cf4 <xTaskResumeAll+0x120>)
 8008c24:	68db      	ldr	r3, [r3, #12]
 8008c26:	68db      	ldr	r3, [r3, #12]
 8008c28:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	3318      	adds	r3, #24
 8008c2e:	4618      	mov	r0, r3
 8008c30:	f7fe fd6c 	bl	800770c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	3304      	adds	r3, #4
 8008c38:	4618      	mov	r0, r3
 8008c3a:	f7fe fd67 	bl	800770c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c42:	4b2d      	ldr	r3, [pc, #180]	@ (8008cf8 <xTaskResumeAll+0x124>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	429a      	cmp	r2, r3
 8008c48:	d903      	bls.n	8008c52 <xTaskResumeAll+0x7e>
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c4e:	4a2a      	ldr	r2, [pc, #168]	@ (8008cf8 <xTaskResumeAll+0x124>)
 8008c50:	6013      	str	r3, [r2, #0]
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c56:	4613      	mov	r3, r2
 8008c58:	009b      	lsls	r3, r3, #2
 8008c5a:	4413      	add	r3, r2
 8008c5c:	009b      	lsls	r3, r3, #2
 8008c5e:	4a27      	ldr	r2, [pc, #156]	@ (8008cfc <xTaskResumeAll+0x128>)
 8008c60:	441a      	add	r2, r3
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	3304      	adds	r3, #4
 8008c66:	4619      	mov	r1, r3
 8008c68:	4610      	mov	r0, r2
 8008c6a:	f7fe fcf2 	bl	8007652 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c72:	4b23      	ldr	r3, [pc, #140]	@ (8008d00 <xTaskResumeAll+0x12c>)
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c78:	429a      	cmp	r2, r3
 8008c7a:	d302      	bcc.n	8008c82 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008c7c:	4b21      	ldr	r3, [pc, #132]	@ (8008d04 <xTaskResumeAll+0x130>)
 8008c7e:	2201      	movs	r2, #1
 8008c80:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008c82:	4b1c      	ldr	r3, [pc, #112]	@ (8008cf4 <xTaskResumeAll+0x120>)
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d1cb      	bne.n	8008c22 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d001      	beq.n	8008c94 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008c90:	f000 fbe6 	bl	8009460 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008c94:	4b1c      	ldr	r3, [pc, #112]	@ (8008d08 <xTaskResumeAll+0x134>)
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d010      	beq.n	8008cc2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008ca0:	f000 f86e 	bl	8008d80 <xTaskIncrementTick>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d002      	beq.n	8008cb0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008caa:	4b16      	ldr	r3, [pc, #88]	@ (8008d04 <xTaskResumeAll+0x130>)
 8008cac:	2201      	movs	r2, #1
 8008cae:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	3b01      	subs	r3, #1
 8008cb4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d1f1      	bne.n	8008ca0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008cbc:	4b12      	ldr	r3, [pc, #72]	@ (8008d08 <xTaskResumeAll+0x134>)
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008cc2:	4b10      	ldr	r3, [pc, #64]	@ (8008d04 <xTaskResumeAll+0x130>)
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d009      	beq.n	8008cde <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008cca:	2301      	movs	r3, #1
 8008ccc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008cce:	4b0f      	ldr	r3, [pc, #60]	@ (8008d0c <xTaskResumeAll+0x138>)
 8008cd0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008cd4:	601a      	str	r2, [r3, #0]
 8008cd6:	f3bf 8f4f 	dsb	sy
 8008cda:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008cde:	f001 fa7d 	bl	800a1dc <vPortExitCritical>

	return xAlreadyYielded;
 8008ce2:	68bb      	ldr	r3, [r7, #8]
}
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	3710      	adds	r7, #16
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	bd80      	pop	{r7, pc}
 8008cec:	24000fd8 	.word	0x24000fd8
 8008cf0:	24000fb0 	.word	0x24000fb0
 8008cf4:	24000f70 	.word	0x24000f70
 8008cf8:	24000fb8 	.word	0x24000fb8
 8008cfc:	24000ae0 	.word	0x24000ae0
 8008d00:	24000adc 	.word	0x24000adc
 8008d04:	24000fc4 	.word	0x24000fc4
 8008d08:	24000fc0 	.word	0x24000fc0
 8008d0c:	e000ed04 	.word	0xe000ed04

08008d10 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008d10:	b480      	push	{r7}
 8008d12:	b083      	sub	sp, #12
 8008d14:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008d16:	4b05      	ldr	r3, [pc, #20]	@ (8008d2c <xTaskGetTickCount+0x1c>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008d1c:	687b      	ldr	r3, [r7, #4]
}
 8008d1e:	4618      	mov	r0, r3
 8008d20:	370c      	adds	r7, #12
 8008d22:	46bd      	mov	sp, r7
 8008d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d28:	4770      	bx	lr
 8008d2a:	bf00      	nop
 8008d2c:	24000fb4 	.word	0x24000fb4

08008d30 <vTaskStepTick>:
implementations require configUSE_TICKLESS_IDLE to be set to a value other than
1. */
#if ( configUSE_TICKLESS_IDLE != 0 )

	void vTaskStepTick( const TickType_t xTicksToJump )
	{
 8008d30:	b480      	push	{r7}
 8008d32:	b085      	sub	sp, #20
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	6078      	str	r0, [r7, #4]
		/* Correct the tick count value after a period during which the tick
		was suppressed.  Note this does *not* call the tick hook function for
		each stepped tick. */
		configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 8008d38:	4b0f      	ldr	r3, [pc, #60]	@ (8008d78 <vTaskStepTick+0x48>)
 8008d3a:	681a      	ldr	r2, [r3, #0]
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	441a      	add	r2, r3
 8008d40:	4b0e      	ldr	r3, [pc, #56]	@ (8008d7c <vTaskStepTick+0x4c>)
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	429a      	cmp	r2, r3
 8008d46:	d90b      	bls.n	8008d60 <vTaskStepTick+0x30>
	__asm volatile
 8008d48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d4c:	f383 8811 	msr	BASEPRI, r3
 8008d50:	f3bf 8f6f 	isb	sy
 8008d54:	f3bf 8f4f 	dsb	sy
 8008d58:	60fb      	str	r3, [r7, #12]
}
 8008d5a:	bf00      	nop
 8008d5c:	bf00      	nop
 8008d5e:	e7fd      	b.n	8008d5c <vTaskStepTick+0x2c>
		xTickCount += xTicksToJump;
 8008d60:	4b05      	ldr	r3, [pc, #20]	@ (8008d78 <vTaskStepTick+0x48>)
 8008d62:	681a      	ldr	r2, [r3, #0]
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	4413      	add	r3, r2
 8008d68:	4a03      	ldr	r2, [pc, #12]	@ (8008d78 <vTaskStepTick+0x48>)
 8008d6a:	6013      	str	r3, [r2, #0]
		traceINCREASE_TICK_COUNT( xTicksToJump );
	}
 8008d6c:	bf00      	nop
 8008d6e:	3714      	adds	r7, #20
 8008d70:	46bd      	mov	sp, r7
 8008d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d76:	4770      	bx	lr
 8008d78:	24000fb4 	.word	0x24000fb4
 8008d7c:	24000fd0 	.word	0x24000fd0

08008d80 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b086      	sub	sp, #24
 8008d84:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008d86:	2300      	movs	r3, #0
 8008d88:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d8a:	4b4f      	ldr	r3, [pc, #316]	@ (8008ec8 <xTaskIncrementTick+0x148>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	f040 8090 	bne.w	8008eb4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008d94:	4b4d      	ldr	r3, [pc, #308]	@ (8008ecc <xTaskIncrementTick+0x14c>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	3301      	adds	r3, #1
 8008d9a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008d9c:	4a4b      	ldr	r2, [pc, #300]	@ (8008ecc <xTaskIncrementTick+0x14c>)
 8008d9e:	693b      	ldr	r3, [r7, #16]
 8008da0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008da2:	693b      	ldr	r3, [r7, #16]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d121      	bne.n	8008dec <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008da8:	4b49      	ldr	r3, [pc, #292]	@ (8008ed0 <xTaskIncrementTick+0x150>)
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d00b      	beq.n	8008dca <xTaskIncrementTick+0x4a>
	__asm volatile
 8008db2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008db6:	f383 8811 	msr	BASEPRI, r3
 8008dba:	f3bf 8f6f 	isb	sy
 8008dbe:	f3bf 8f4f 	dsb	sy
 8008dc2:	603b      	str	r3, [r7, #0]
}
 8008dc4:	bf00      	nop
 8008dc6:	bf00      	nop
 8008dc8:	e7fd      	b.n	8008dc6 <xTaskIncrementTick+0x46>
 8008dca:	4b41      	ldr	r3, [pc, #260]	@ (8008ed0 <xTaskIncrementTick+0x150>)
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	60fb      	str	r3, [r7, #12]
 8008dd0:	4b40      	ldr	r3, [pc, #256]	@ (8008ed4 <xTaskIncrementTick+0x154>)
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	4a3e      	ldr	r2, [pc, #248]	@ (8008ed0 <xTaskIncrementTick+0x150>)
 8008dd6:	6013      	str	r3, [r2, #0]
 8008dd8:	4a3e      	ldr	r2, [pc, #248]	@ (8008ed4 <xTaskIncrementTick+0x154>)
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	6013      	str	r3, [r2, #0]
 8008dde:	4b3e      	ldr	r3, [pc, #248]	@ (8008ed8 <xTaskIncrementTick+0x158>)
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	3301      	adds	r3, #1
 8008de4:	4a3c      	ldr	r2, [pc, #240]	@ (8008ed8 <xTaskIncrementTick+0x158>)
 8008de6:	6013      	str	r3, [r2, #0]
 8008de8:	f000 fb3a 	bl	8009460 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008dec:	4b3b      	ldr	r3, [pc, #236]	@ (8008edc <xTaskIncrementTick+0x15c>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	693a      	ldr	r2, [r7, #16]
 8008df2:	429a      	cmp	r2, r3
 8008df4:	d349      	bcc.n	8008e8a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008df6:	4b36      	ldr	r3, [pc, #216]	@ (8008ed0 <xTaskIncrementTick+0x150>)
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d104      	bne.n	8008e0a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e00:	4b36      	ldr	r3, [pc, #216]	@ (8008edc <xTaskIncrementTick+0x15c>)
 8008e02:	f04f 32ff 	mov.w	r2, #4294967295
 8008e06:	601a      	str	r2, [r3, #0]
					break;
 8008e08:	e03f      	b.n	8008e8a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e0a:	4b31      	ldr	r3, [pc, #196]	@ (8008ed0 <xTaskIncrementTick+0x150>)
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	68db      	ldr	r3, [r3, #12]
 8008e10:	68db      	ldr	r3, [r3, #12]
 8008e12:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008e14:	68bb      	ldr	r3, [r7, #8]
 8008e16:	685b      	ldr	r3, [r3, #4]
 8008e18:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008e1a:	693a      	ldr	r2, [r7, #16]
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	429a      	cmp	r2, r3
 8008e20:	d203      	bcs.n	8008e2a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008e22:	4a2e      	ldr	r2, [pc, #184]	@ (8008edc <xTaskIncrementTick+0x15c>)
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008e28:	e02f      	b.n	8008e8a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008e2a:	68bb      	ldr	r3, [r7, #8]
 8008e2c:	3304      	adds	r3, #4
 8008e2e:	4618      	mov	r0, r3
 8008e30:	f7fe fc6c 	bl	800770c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008e34:	68bb      	ldr	r3, [r7, #8]
 8008e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d004      	beq.n	8008e46 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008e3c:	68bb      	ldr	r3, [r7, #8]
 8008e3e:	3318      	adds	r3, #24
 8008e40:	4618      	mov	r0, r3
 8008e42:	f7fe fc63 	bl	800770c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008e46:	68bb      	ldr	r3, [r7, #8]
 8008e48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e4a:	4b25      	ldr	r3, [pc, #148]	@ (8008ee0 <xTaskIncrementTick+0x160>)
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	429a      	cmp	r2, r3
 8008e50:	d903      	bls.n	8008e5a <xTaskIncrementTick+0xda>
 8008e52:	68bb      	ldr	r3, [r7, #8]
 8008e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e56:	4a22      	ldr	r2, [pc, #136]	@ (8008ee0 <xTaskIncrementTick+0x160>)
 8008e58:	6013      	str	r3, [r2, #0]
 8008e5a:	68bb      	ldr	r3, [r7, #8]
 8008e5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e5e:	4613      	mov	r3, r2
 8008e60:	009b      	lsls	r3, r3, #2
 8008e62:	4413      	add	r3, r2
 8008e64:	009b      	lsls	r3, r3, #2
 8008e66:	4a1f      	ldr	r2, [pc, #124]	@ (8008ee4 <xTaskIncrementTick+0x164>)
 8008e68:	441a      	add	r2, r3
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	3304      	adds	r3, #4
 8008e6e:	4619      	mov	r1, r3
 8008e70:	4610      	mov	r0, r2
 8008e72:	f7fe fbee 	bl	8007652 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008e76:	68bb      	ldr	r3, [r7, #8]
 8008e78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e7a:	4b1b      	ldr	r3, [pc, #108]	@ (8008ee8 <xTaskIncrementTick+0x168>)
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e80:	429a      	cmp	r2, r3
 8008e82:	d3b8      	bcc.n	8008df6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008e84:	2301      	movs	r3, #1
 8008e86:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008e88:	e7b5      	b.n	8008df6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008e8a:	4b17      	ldr	r3, [pc, #92]	@ (8008ee8 <xTaskIncrementTick+0x168>)
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e90:	4914      	ldr	r1, [pc, #80]	@ (8008ee4 <xTaskIncrementTick+0x164>)
 8008e92:	4613      	mov	r3, r2
 8008e94:	009b      	lsls	r3, r3, #2
 8008e96:	4413      	add	r3, r2
 8008e98:	009b      	lsls	r3, r3, #2
 8008e9a:	440b      	add	r3, r1
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	2b01      	cmp	r3, #1
 8008ea0:	d901      	bls.n	8008ea6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008ea2:	2301      	movs	r3, #1
 8008ea4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008ea6:	4b11      	ldr	r3, [pc, #68]	@ (8008eec <xTaskIncrementTick+0x16c>)
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d007      	beq.n	8008ebe <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008eae:	2301      	movs	r3, #1
 8008eb0:	617b      	str	r3, [r7, #20]
 8008eb2:	e004      	b.n	8008ebe <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008eb4:	4b0e      	ldr	r3, [pc, #56]	@ (8008ef0 <xTaskIncrementTick+0x170>)
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	3301      	adds	r3, #1
 8008eba:	4a0d      	ldr	r2, [pc, #52]	@ (8008ef0 <xTaskIncrementTick+0x170>)
 8008ebc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008ebe:	697b      	ldr	r3, [r7, #20]
}
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	3718      	adds	r7, #24
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	bd80      	pop	{r7, pc}
 8008ec8:	24000fd8 	.word	0x24000fd8
 8008ecc:	24000fb4 	.word	0x24000fb4
 8008ed0:	24000f68 	.word	0x24000f68
 8008ed4:	24000f6c 	.word	0x24000f6c
 8008ed8:	24000fc8 	.word	0x24000fc8
 8008edc:	24000fd0 	.word	0x24000fd0
 8008ee0:	24000fb8 	.word	0x24000fb8
 8008ee4:	24000ae0 	.word	0x24000ae0
 8008ee8:	24000adc 	.word	0x24000adc
 8008eec:	24000fc4 	.word	0x24000fc4
 8008ef0:	24000fc0 	.word	0x24000fc0

08008ef4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008ef4:	b480      	push	{r7}
 8008ef6:	b085      	sub	sp, #20
 8008ef8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008efa:	4b2b      	ldr	r3, [pc, #172]	@ (8008fa8 <vTaskSwitchContext+0xb4>)
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d003      	beq.n	8008f0a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008f02:	4b2a      	ldr	r3, [pc, #168]	@ (8008fac <vTaskSwitchContext+0xb8>)
 8008f04:	2201      	movs	r2, #1
 8008f06:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008f08:	e047      	b.n	8008f9a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8008f0a:	4b28      	ldr	r3, [pc, #160]	@ (8008fac <vTaskSwitchContext+0xb8>)
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f10:	4b27      	ldr	r3, [pc, #156]	@ (8008fb0 <vTaskSwitchContext+0xbc>)
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	60fb      	str	r3, [r7, #12]
 8008f16:	e011      	b.n	8008f3c <vTaskSwitchContext+0x48>
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d10b      	bne.n	8008f36 <vTaskSwitchContext+0x42>
	__asm volatile
 8008f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f22:	f383 8811 	msr	BASEPRI, r3
 8008f26:	f3bf 8f6f 	isb	sy
 8008f2a:	f3bf 8f4f 	dsb	sy
 8008f2e:	607b      	str	r3, [r7, #4]
}
 8008f30:	bf00      	nop
 8008f32:	bf00      	nop
 8008f34:	e7fd      	b.n	8008f32 <vTaskSwitchContext+0x3e>
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	3b01      	subs	r3, #1
 8008f3a:	60fb      	str	r3, [r7, #12]
 8008f3c:	491d      	ldr	r1, [pc, #116]	@ (8008fb4 <vTaskSwitchContext+0xc0>)
 8008f3e:	68fa      	ldr	r2, [r7, #12]
 8008f40:	4613      	mov	r3, r2
 8008f42:	009b      	lsls	r3, r3, #2
 8008f44:	4413      	add	r3, r2
 8008f46:	009b      	lsls	r3, r3, #2
 8008f48:	440b      	add	r3, r1
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d0e3      	beq.n	8008f18 <vTaskSwitchContext+0x24>
 8008f50:	68fa      	ldr	r2, [r7, #12]
 8008f52:	4613      	mov	r3, r2
 8008f54:	009b      	lsls	r3, r3, #2
 8008f56:	4413      	add	r3, r2
 8008f58:	009b      	lsls	r3, r3, #2
 8008f5a:	4a16      	ldr	r2, [pc, #88]	@ (8008fb4 <vTaskSwitchContext+0xc0>)
 8008f5c:	4413      	add	r3, r2
 8008f5e:	60bb      	str	r3, [r7, #8]
 8008f60:	68bb      	ldr	r3, [r7, #8]
 8008f62:	685b      	ldr	r3, [r3, #4]
 8008f64:	685a      	ldr	r2, [r3, #4]
 8008f66:	68bb      	ldr	r3, [r7, #8]
 8008f68:	605a      	str	r2, [r3, #4]
 8008f6a:	68bb      	ldr	r3, [r7, #8]
 8008f6c:	685a      	ldr	r2, [r3, #4]
 8008f6e:	68bb      	ldr	r3, [r7, #8]
 8008f70:	3308      	adds	r3, #8
 8008f72:	429a      	cmp	r2, r3
 8008f74:	d104      	bne.n	8008f80 <vTaskSwitchContext+0x8c>
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	685b      	ldr	r3, [r3, #4]
 8008f7a:	685a      	ldr	r2, [r3, #4]
 8008f7c:	68bb      	ldr	r3, [r7, #8]
 8008f7e:	605a      	str	r2, [r3, #4]
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	685b      	ldr	r3, [r3, #4]
 8008f84:	68db      	ldr	r3, [r3, #12]
 8008f86:	4a0c      	ldr	r2, [pc, #48]	@ (8008fb8 <vTaskSwitchContext+0xc4>)
 8008f88:	6013      	str	r3, [r2, #0]
 8008f8a:	4a09      	ldr	r2, [pc, #36]	@ (8008fb0 <vTaskSwitchContext+0xbc>)
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008f90:	4b09      	ldr	r3, [pc, #36]	@ (8008fb8 <vTaskSwitchContext+0xc4>)
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	3354      	adds	r3, #84	@ 0x54
 8008f96:	4a09      	ldr	r2, [pc, #36]	@ (8008fbc <vTaskSwitchContext+0xc8>)
 8008f98:	6013      	str	r3, [r2, #0]
}
 8008f9a:	bf00      	nop
 8008f9c:	3714      	adds	r7, #20
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa4:	4770      	bx	lr
 8008fa6:	bf00      	nop
 8008fa8:	24000fd8 	.word	0x24000fd8
 8008fac:	24000fc4 	.word	0x24000fc4
 8008fb0:	24000fb8 	.word	0x24000fb8
 8008fb4:	24000ae0 	.word	0x24000ae0
 8008fb8:	24000adc 	.word	0x24000adc
 8008fbc:	24000020 	.word	0x24000020

08008fc0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b084      	sub	sp, #16
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	6078      	str	r0, [r7, #4]
 8008fc8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d10b      	bne.n	8008fe8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fd4:	f383 8811 	msr	BASEPRI, r3
 8008fd8:	f3bf 8f6f 	isb	sy
 8008fdc:	f3bf 8f4f 	dsb	sy
 8008fe0:	60fb      	str	r3, [r7, #12]
}
 8008fe2:	bf00      	nop
 8008fe4:	bf00      	nop
 8008fe6:	e7fd      	b.n	8008fe4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008fe8:	4b07      	ldr	r3, [pc, #28]	@ (8009008 <vTaskPlaceOnEventList+0x48>)
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	3318      	adds	r3, #24
 8008fee:	4619      	mov	r1, r3
 8008ff0:	6878      	ldr	r0, [r7, #4]
 8008ff2:	f7fe fb52 	bl	800769a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008ff6:	2101      	movs	r1, #1
 8008ff8:	6838      	ldr	r0, [r7, #0]
 8008ffa:	f000 fbdf 	bl	80097bc <prvAddCurrentTaskToDelayedList>
}
 8008ffe:	bf00      	nop
 8009000:	3710      	adds	r7, #16
 8009002:	46bd      	mov	sp, r7
 8009004:	bd80      	pop	{r7, pc}
 8009006:	bf00      	nop
 8009008:	24000adc 	.word	0x24000adc

0800900c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800900c:	b580      	push	{r7, lr}
 800900e:	b086      	sub	sp, #24
 8009010:	af00      	add	r7, sp, #0
 8009012:	60f8      	str	r0, [r7, #12]
 8009014:	60b9      	str	r1, [r7, #8]
 8009016:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d10b      	bne.n	8009036 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800901e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009022:	f383 8811 	msr	BASEPRI, r3
 8009026:	f3bf 8f6f 	isb	sy
 800902a:	f3bf 8f4f 	dsb	sy
 800902e:	617b      	str	r3, [r7, #20]
}
 8009030:	bf00      	nop
 8009032:	bf00      	nop
 8009034:	e7fd      	b.n	8009032 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009036:	4b0a      	ldr	r3, [pc, #40]	@ (8009060 <vTaskPlaceOnEventListRestricted+0x54>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	3318      	adds	r3, #24
 800903c:	4619      	mov	r1, r3
 800903e:	68f8      	ldr	r0, [r7, #12]
 8009040:	f7fe fb07 	bl	8007652 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d002      	beq.n	8009050 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800904a:	f04f 33ff 	mov.w	r3, #4294967295
 800904e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009050:	6879      	ldr	r1, [r7, #4]
 8009052:	68b8      	ldr	r0, [r7, #8]
 8009054:	f000 fbb2 	bl	80097bc <prvAddCurrentTaskToDelayedList>
	}
 8009058:	bf00      	nop
 800905a:	3718      	adds	r7, #24
 800905c:	46bd      	mov	sp, r7
 800905e:	bd80      	pop	{r7, pc}
 8009060:	24000adc 	.word	0x24000adc

08009064 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009064:	b580      	push	{r7, lr}
 8009066:	b086      	sub	sp, #24
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	68db      	ldr	r3, [r3, #12]
 8009070:	68db      	ldr	r3, [r3, #12]
 8009072:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009074:	693b      	ldr	r3, [r7, #16]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d10b      	bne.n	8009092 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800907a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800907e:	f383 8811 	msr	BASEPRI, r3
 8009082:	f3bf 8f6f 	isb	sy
 8009086:	f3bf 8f4f 	dsb	sy
 800908a:	60fb      	str	r3, [r7, #12]
}
 800908c:	bf00      	nop
 800908e:	bf00      	nop
 8009090:	e7fd      	b.n	800908e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009092:	693b      	ldr	r3, [r7, #16]
 8009094:	3318      	adds	r3, #24
 8009096:	4618      	mov	r0, r3
 8009098:	f7fe fb38 	bl	800770c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800909c:	4b1e      	ldr	r3, [pc, #120]	@ (8009118 <xTaskRemoveFromEventList+0xb4>)
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d11f      	bne.n	80090e4 <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80090a4:	693b      	ldr	r3, [r7, #16]
 80090a6:	3304      	adds	r3, #4
 80090a8:	4618      	mov	r0, r3
 80090aa:	f7fe fb2f 	bl	800770c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80090ae:	693b      	ldr	r3, [r7, #16]
 80090b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090b2:	4b1a      	ldr	r3, [pc, #104]	@ (800911c <xTaskRemoveFromEventList+0xb8>)
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	429a      	cmp	r2, r3
 80090b8:	d903      	bls.n	80090c2 <xTaskRemoveFromEventList+0x5e>
 80090ba:	693b      	ldr	r3, [r7, #16]
 80090bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090be:	4a17      	ldr	r2, [pc, #92]	@ (800911c <xTaskRemoveFromEventList+0xb8>)
 80090c0:	6013      	str	r3, [r2, #0]
 80090c2:	693b      	ldr	r3, [r7, #16]
 80090c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090c6:	4613      	mov	r3, r2
 80090c8:	009b      	lsls	r3, r3, #2
 80090ca:	4413      	add	r3, r2
 80090cc:	009b      	lsls	r3, r3, #2
 80090ce:	4a14      	ldr	r2, [pc, #80]	@ (8009120 <xTaskRemoveFromEventList+0xbc>)
 80090d0:	441a      	add	r2, r3
 80090d2:	693b      	ldr	r3, [r7, #16]
 80090d4:	3304      	adds	r3, #4
 80090d6:	4619      	mov	r1, r3
 80090d8:	4610      	mov	r0, r2
 80090da:	f7fe faba 	bl	8007652 <vListInsertEnd>
			normally left unchanged, because it is automatically reset to a new
			value when the tick count equals xNextTaskUnblockTime.  However if
			tickless idling is used it might be more important to enter sleep mode
			at the earliest possible time - so reset xNextTaskUnblockTime here to
			ensure it is updated at the earliest possible time. */
			prvResetNextTaskUnblockTime();
 80090de:	f000 f9bf 	bl	8009460 <prvResetNextTaskUnblockTime>
 80090e2:	e005      	b.n	80090f0 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80090e4:	693b      	ldr	r3, [r7, #16]
 80090e6:	3318      	adds	r3, #24
 80090e8:	4619      	mov	r1, r3
 80090ea:	480e      	ldr	r0, [pc, #56]	@ (8009124 <xTaskRemoveFromEventList+0xc0>)
 80090ec:	f7fe fab1 	bl	8007652 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80090f0:	693b      	ldr	r3, [r7, #16]
 80090f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090f4:	4b0c      	ldr	r3, [pc, #48]	@ (8009128 <xTaskRemoveFromEventList+0xc4>)
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090fa:	429a      	cmp	r2, r3
 80090fc:	d905      	bls.n	800910a <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80090fe:	2301      	movs	r3, #1
 8009100:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009102:	4b0a      	ldr	r3, [pc, #40]	@ (800912c <xTaskRemoveFromEventList+0xc8>)
 8009104:	2201      	movs	r2, #1
 8009106:	601a      	str	r2, [r3, #0]
 8009108:	e001      	b.n	800910e <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 800910a:	2300      	movs	r3, #0
 800910c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800910e:	697b      	ldr	r3, [r7, #20]
}
 8009110:	4618      	mov	r0, r3
 8009112:	3718      	adds	r7, #24
 8009114:	46bd      	mov	sp, r7
 8009116:	bd80      	pop	{r7, pc}
 8009118:	24000fd8 	.word	0x24000fd8
 800911c:	24000fb8 	.word	0x24000fb8
 8009120:	24000ae0 	.word	0x24000ae0
 8009124:	24000f70 	.word	0x24000f70
 8009128:	24000adc 	.word	0x24000adc
 800912c:	24000fc4 	.word	0x24000fc4

08009130 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009130:	b480      	push	{r7}
 8009132:	b083      	sub	sp, #12
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009138:	4b06      	ldr	r3, [pc, #24]	@ (8009154 <vTaskInternalSetTimeOutState+0x24>)
 800913a:	681a      	ldr	r2, [r3, #0]
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009140:	4b05      	ldr	r3, [pc, #20]	@ (8009158 <vTaskInternalSetTimeOutState+0x28>)
 8009142:	681a      	ldr	r2, [r3, #0]
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	605a      	str	r2, [r3, #4]
}
 8009148:	bf00      	nop
 800914a:	370c      	adds	r7, #12
 800914c:	46bd      	mov	sp, r7
 800914e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009152:	4770      	bx	lr
 8009154:	24000fc8 	.word	0x24000fc8
 8009158:	24000fb4 	.word	0x24000fb4

0800915c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b088      	sub	sp, #32
 8009160:	af00      	add	r7, sp, #0
 8009162:	6078      	str	r0, [r7, #4]
 8009164:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d10b      	bne.n	8009184 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800916c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009170:	f383 8811 	msr	BASEPRI, r3
 8009174:	f3bf 8f6f 	isb	sy
 8009178:	f3bf 8f4f 	dsb	sy
 800917c:	613b      	str	r3, [r7, #16]
}
 800917e:	bf00      	nop
 8009180:	bf00      	nop
 8009182:	e7fd      	b.n	8009180 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d10b      	bne.n	80091a2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800918a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800918e:	f383 8811 	msr	BASEPRI, r3
 8009192:	f3bf 8f6f 	isb	sy
 8009196:	f3bf 8f4f 	dsb	sy
 800919a:	60fb      	str	r3, [r7, #12]
}
 800919c:	bf00      	nop
 800919e:	bf00      	nop
 80091a0:	e7fd      	b.n	800919e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80091a2:	f000 ffe9 	bl	800a178 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80091a6:	4b1d      	ldr	r3, [pc, #116]	@ (800921c <xTaskCheckForTimeOut+0xc0>)
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	685b      	ldr	r3, [r3, #4]
 80091b0:	69ba      	ldr	r2, [r7, #24]
 80091b2:	1ad3      	subs	r3, r2, r3
 80091b4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80091b6:	683b      	ldr	r3, [r7, #0]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091be:	d102      	bne.n	80091c6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80091c0:	2300      	movs	r3, #0
 80091c2:	61fb      	str	r3, [r7, #28]
 80091c4:	e023      	b.n	800920e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681a      	ldr	r2, [r3, #0]
 80091ca:	4b15      	ldr	r3, [pc, #84]	@ (8009220 <xTaskCheckForTimeOut+0xc4>)
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	429a      	cmp	r2, r3
 80091d0:	d007      	beq.n	80091e2 <xTaskCheckForTimeOut+0x86>
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	685b      	ldr	r3, [r3, #4]
 80091d6:	69ba      	ldr	r2, [r7, #24]
 80091d8:	429a      	cmp	r2, r3
 80091da:	d302      	bcc.n	80091e2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80091dc:	2301      	movs	r3, #1
 80091de:	61fb      	str	r3, [r7, #28]
 80091e0:	e015      	b.n	800920e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	697a      	ldr	r2, [r7, #20]
 80091e8:	429a      	cmp	r2, r3
 80091ea:	d20b      	bcs.n	8009204 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	681a      	ldr	r2, [r3, #0]
 80091f0:	697b      	ldr	r3, [r7, #20]
 80091f2:	1ad2      	subs	r2, r2, r3
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80091f8:	6878      	ldr	r0, [r7, #4]
 80091fa:	f7ff ff99 	bl	8009130 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80091fe:	2300      	movs	r3, #0
 8009200:	61fb      	str	r3, [r7, #28]
 8009202:	e004      	b.n	800920e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	2200      	movs	r2, #0
 8009208:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800920a:	2301      	movs	r3, #1
 800920c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800920e:	f000 ffe5 	bl	800a1dc <vPortExitCritical>

	return xReturn;
 8009212:	69fb      	ldr	r3, [r7, #28]
}
 8009214:	4618      	mov	r0, r3
 8009216:	3720      	adds	r7, #32
 8009218:	46bd      	mov	sp, r7
 800921a:	bd80      	pop	{r7, pc}
 800921c:	24000fb4 	.word	0x24000fb4
 8009220:	24000fc8 	.word	0x24000fc8

08009224 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009224:	b480      	push	{r7}
 8009226:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009228:	4b03      	ldr	r3, [pc, #12]	@ (8009238 <vTaskMissedYield+0x14>)
 800922a:	2201      	movs	r2, #1
 800922c:	601a      	str	r2, [r3, #0]
}
 800922e:	bf00      	nop
 8009230:	46bd      	mov	sp, r7
 8009232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009236:	4770      	bx	lr
 8009238:	24000fc4 	.word	0x24000fc4

0800923c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b084      	sub	sp, #16
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009244:	f000 f8a8 	bl	8009398 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009248:	4b18      	ldr	r3, [pc, #96]	@ (80092ac <prvIdleTask+0x70>)
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	2b01      	cmp	r3, #1
 800924e:	d907      	bls.n	8009260 <prvIdleTask+0x24>
			{
				taskYIELD();
 8009250:	4b17      	ldr	r3, [pc, #92]	@ (80092b0 <prvIdleTask+0x74>)
 8009252:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009256:	601a      	str	r2, [r3, #0]
 8009258:	f3bf 8f4f 	dsb	sy
 800925c:	f3bf 8f6f 	isb	sy
			/* It is not desirable to suspend then resume the scheduler on
			each iteration of the idle task.  Therefore, a preliminary
			test of the expected idle time is performed without the
			scheduler suspended.  The result here is not necessarily
			valid. */
			xExpectedIdleTime = prvGetExpectedIdleTime();
 8009260:	f7ff fc80 	bl	8008b64 <prvGetExpectedIdleTime>
 8009264:	60f8      	str	r0, [r7, #12]

			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	2b01      	cmp	r3, #1
 800926a:	d9eb      	bls.n	8009244 <prvIdleTask+0x8>
			{
				vTaskSuspendAll();
 800926c:	f7ff fc6c 	bl	8008b48 <vTaskSuspendAll>
				{
					/* Now the scheduler is suspended, the expected idle
					time can be sampled again, and this time its value can
					be used. */
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 8009270:	4b10      	ldr	r3, [pc, #64]	@ (80092b4 <prvIdleTask+0x78>)
 8009272:	681a      	ldr	r2, [r3, #0]
 8009274:	4b10      	ldr	r3, [pc, #64]	@ (80092b8 <prvIdleTask+0x7c>)
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	429a      	cmp	r2, r3
 800927a:	d20b      	bcs.n	8009294 <prvIdleTask+0x58>
	__asm volatile
 800927c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009280:	f383 8811 	msr	BASEPRI, r3
 8009284:	f3bf 8f6f 	isb	sy
 8009288:	f3bf 8f4f 	dsb	sy
 800928c:	60bb      	str	r3, [r7, #8]
}
 800928e:	bf00      	nop
 8009290:	bf00      	nop
 8009292:	e7fd      	b.n	8009290 <prvIdleTask+0x54>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 8009294:	f7ff fc66 	bl	8008b64 <prvGetExpectedIdleTime>
 8009298:	60f8      	str	r0, [r7, #12]
					/* Define the following macro to set xExpectedIdleTime to 0
					if the application does not want
					portSUPPRESS_TICKS_AND_SLEEP() to be called. */
					configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING( xExpectedIdleTime );

					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	2b01      	cmp	r3, #1
 800929e:	d902      	bls.n	80092a6 <prvIdleTask+0x6a>
					{
						traceLOW_POWER_IDLE_BEGIN();
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 80092a0:	68f8      	ldr	r0, [r7, #12]
 80092a2:	f001 f81b 	bl	800a2dc <vPortSuppressTicksAndSleep>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}
				( void ) xTaskResumeAll();
 80092a6:	f7ff fc95 	bl	8008bd4 <xTaskResumeAll>
		prvCheckTasksWaitingTermination();
 80092aa:	e7cb      	b.n	8009244 <prvIdleTask+0x8>
 80092ac:	24000ae0 	.word	0x24000ae0
 80092b0:	e000ed04 	.word	0xe000ed04
 80092b4:	24000fd0 	.word	0x24000fd0
 80092b8:	24000fb4 	.word	0x24000fb4

080092bc <eTaskConfirmSleepModeStatus>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE != 0 )

	eSleepModeStatus eTaskConfirmSleepModeStatus( void )
	{
 80092bc:	b480      	push	{r7}
 80092be:	b083      	sub	sp, #12
 80092c0:	af00      	add	r7, sp, #0
	/* The idle task exists in addition to the application tasks. */
	const UBaseType_t uxNonApplicationTasks = 1;
 80092c2:	2301      	movs	r3, #1
 80092c4:	603b      	str	r3, [r7, #0]
	eSleepModeStatus eReturn = eStandardSleep;
 80092c6:	2301      	movs	r3, #1
 80092c8:	71fb      	strb	r3, [r7, #7]

		/* This function must be called from a critical section. */

		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 80092ca:	4b0f      	ldr	r3, [pc, #60]	@ (8009308 <eTaskConfirmSleepModeStatus+0x4c>)
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d002      	beq.n	80092d8 <eTaskConfirmSleepModeStatus+0x1c>
		{
			/* A task was made ready while the scheduler was suspended. */
			eReturn = eAbortSleep;
 80092d2:	2300      	movs	r3, #0
 80092d4:	71fb      	strb	r3, [r7, #7]
 80092d6:	e010      	b.n	80092fa <eTaskConfirmSleepModeStatus+0x3e>
		}
		else if( xYieldPending != pdFALSE )
 80092d8:	4b0c      	ldr	r3, [pc, #48]	@ (800930c <eTaskConfirmSleepModeStatus+0x50>)
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d002      	beq.n	80092e6 <eTaskConfirmSleepModeStatus+0x2a>
		{
			/* A yield was pended while the scheduler was suspended. */
			eReturn = eAbortSleep;
 80092e0:	2300      	movs	r3, #0
 80092e2:	71fb      	strb	r3, [r7, #7]
 80092e4:	e009      	b.n	80092fa <eTaskConfirmSleepModeStatus+0x3e>
		{
			/* If all the tasks are in the suspended list (which might mean they
			have an infinite block time rather than actually being suspended)
			then it is safe to turn all clocks off and just wait for external
			interrupts. */
			if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 80092e6:	4b0a      	ldr	r3, [pc, #40]	@ (8009310 <eTaskConfirmSleepModeStatus+0x54>)
 80092e8:	681a      	ldr	r2, [r3, #0]
 80092ea:	4b0a      	ldr	r3, [pc, #40]	@ (8009314 <eTaskConfirmSleepModeStatus+0x58>)
 80092ec:	6819      	ldr	r1, [r3, #0]
 80092ee:	683b      	ldr	r3, [r7, #0]
 80092f0:	1acb      	subs	r3, r1, r3
 80092f2:	429a      	cmp	r2, r3
 80092f4:	d101      	bne.n	80092fa <eTaskConfirmSleepModeStatus+0x3e>
			{
				eReturn = eNoTasksWaitingTimeout;
 80092f6:	2302      	movs	r3, #2
 80092f8:	71fb      	strb	r3, [r7, #7]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		return eReturn;
 80092fa:	79fb      	ldrb	r3, [r7, #7]
	}
 80092fc:	4618      	mov	r0, r3
 80092fe:	370c      	adds	r7, #12
 8009300:	46bd      	mov	sp, r7
 8009302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009306:	4770      	bx	lr
 8009308:	24000f70 	.word	0x24000f70
 800930c:	24000fc4 	.word	0x24000fc4
 8009310:	24000f9c 	.word	0x24000f9c
 8009314:	24000fb0 	.word	0x24000fb0

08009318 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009318:	b580      	push	{r7, lr}
 800931a:	b082      	sub	sp, #8
 800931c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800931e:	2300      	movs	r3, #0
 8009320:	607b      	str	r3, [r7, #4]
 8009322:	e00c      	b.n	800933e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009324:	687a      	ldr	r2, [r7, #4]
 8009326:	4613      	mov	r3, r2
 8009328:	009b      	lsls	r3, r3, #2
 800932a:	4413      	add	r3, r2
 800932c:	009b      	lsls	r3, r3, #2
 800932e:	4a12      	ldr	r2, [pc, #72]	@ (8009378 <prvInitialiseTaskLists+0x60>)
 8009330:	4413      	add	r3, r2
 8009332:	4618      	mov	r0, r3
 8009334:	f7fe f960 	bl	80075f8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	3301      	adds	r3, #1
 800933c:	607b      	str	r3, [r7, #4]
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	2b37      	cmp	r3, #55	@ 0x37
 8009342:	d9ef      	bls.n	8009324 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009344:	480d      	ldr	r0, [pc, #52]	@ (800937c <prvInitialiseTaskLists+0x64>)
 8009346:	f7fe f957 	bl	80075f8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800934a:	480d      	ldr	r0, [pc, #52]	@ (8009380 <prvInitialiseTaskLists+0x68>)
 800934c:	f7fe f954 	bl	80075f8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009350:	480c      	ldr	r0, [pc, #48]	@ (8009384 <prvInitialiseTaskLists+0x6c>)
 8009352:	f7fe f951 	bl	80075f8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009356:	480c      	ldr	r0, [pc, #48]	@ (8009388 <prvInitialiseTaskLists+0x70>)
 8009358:	f7fe f94e 	bl	80075f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800935c:	480b      	ldr	r0, [pc, #44]	@ (800938c <prvInitialiseTaskLists+0x74>)
 800935e:	f7fe f94b 	bl	80075f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009362:	4b0b      	ldr	r3, [pc, #44]	@ (8009390 <prvInitialiseTaskLists+0x78>)
 8009364:	4a05      	ldr	r2, [pc, #20]	@ (800937c <prvInitialiseTaskLists+0x64>)
 8009366:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009368:	4b0a      	ldr	r3, [pc, #40]	@ (8009394 <prvInitialiseTaskLists+0x7c>)
 800936a:	4a05      	ldr	r2, [pc, #20]	@ (8009380 <prvInitialiseTaskLists+0x68>)
 800936c:	601a      	str	r2, [r3, #0]
}
 800936e:	bf00      	nop
 8009370:	3708      	adds	r7, #8
 8009372:	46bd      	mov	sp, r7
 8009374:	bd80      	pop	{r7, pc}
 8009376:	bf00      	nop
 8009378:	24000ae0 	.word	0x24000ae0
 800937c:	24000f40 	.word	0x24000f40
 8009380:	24000f54 	.word	0x24000f54
 8009384:	24000f70 	.word	0x24000f70
 8009388:	24000f84 	.word	0x24000f84
 800938c:	24000f9c 	.word	0x24000f9c
 8009390:	24000f68 	.word	0x24000f68
 8009394:	24000f6c 	.word	0x24000f6c

08009398 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009398:	b580      	push	{r7, lr}
 800939a:	b082      	sub	sp, #8
 800939c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800939e:	e019      	b.n	80093d4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80093a0:	f000 feea 	bl	800a178 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093a4:	4b10      	ldr	r3, [pc, #64]	@ (80093e8 <prvCheckTasksWaitingTermination+0x50>)
 80093a6:	68db      	ldr	r3, [r3, #12]
 80093a8:	68db      	ldr	r3, [r3, #12]
 80093aa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	3304      	adds	r3, #4
 80093b0:	4618      	mov	r0, r3
 80093b2:	f7fe f9ab 	bl	800770c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80093b6:	4b0d      	ldr	r3, [pc, #52]	@ (80093ec <prvCheckTasksWaitingTermination+0x54>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	3b01      	subs	r3, #1
 80093bc:	4a0b      	ldr	r2, [pc, #44]	@ (80093ec <prvCheckTasksWaitingTermination+0x54>)
 80093be:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80093c0:	4b0b      	ldr	r3, [pc, #44]	@ (80093f0 <prvCheckTasksWaitingTermination+0x58>)
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	3b01      	subs	r3, #1
 80093c6:	4a0a      	ldr	r2, [pc, #40]	@ (80093f0 <prvCheckTasksWaitingTermination+0x58>)
 80093c8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80093ca:	f000 ff07 	bl	800a1dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	f000 f810 	bl	80093f4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80093d4:	4b06      	ldr	r3, [pc, #24]	@ (80093f0 <prvCheckTasksWaitingTermination+0x58>)
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d1e1      	bne.n	80093a0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80093dc:	bf00      	nop
 80093de:	bf00      	nop
 80093e0:	3708      	adds	r7, #8
 80093e2:	46bd      	mov	sp, r7
 80093e4:	bd80      	pop	{r7, pc}
 80093e6:	bf00      	nop
 80093e8:	24000f84 	.word	0x24000f84
 80093ec:	24000fb0 	.word	0x24000fb0
 80093f0:	24000f98 	.word	0x24000f98

080093f4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b084      	sub	sp, #16
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	3354      	adds	r3, #84	@ 0x54
 8009400:	4618      	mov	r0, r3
 8009402:	f002 fc7d 	bl	800bd00 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800940c:	2b00      	cmp	r3, #0
 800940e:	d108      	bne.n	8009422 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009414:	4618      	mov	r0, r3
 8009416:	f001 f983 	bl	800a720 <vPortFree>
				vPortFree( pxTCB );
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	f001 f980 	bl	800a720 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009420:	e019      	b.n	8009456 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009428:	2b01      	cmp	r3, #1
 800942a:	d103      	bne.n	8009434 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800942c:	6878      	ldr	r0, [r7, #4]
 800942e:	f001 f977 	bl	800a720 <vPortFree>
	}
 8009432:	e010      	b.n	8009456 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800943a:	2b02      	cmp	r3, #2
 800943c:	d00b      	beq.n	8009456 <prvDeleteTCB+0x62>
	__asm volatile
 800943e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009442:	f383 8811 	msr	BASEPRI, r3
 8009446:	f3bf 8f6f 	isb	sy
 800944a:	f3bf 8f4f 	dsb	sy
 800944e:	60fb      	str	r3, [r7, #12]
}
 8009450:	bf00      	nop
 8009452:	bf00      	nop
 8009454:	e7fd      	b.n	8009452 <prvDeleteTCB+0x5e>
	}
 8009456:	bf00      	nop
 8009458:	3710      	adds	r7, #16
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}
	...

08009460 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009460:	b480      	push	{r7}
 8009462:	b083      	sub	sp, #12
 8009464:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009466:	4b0c      	ldr	r3, [pc, #48]	@ (8009498 <prvResetNextTaskUnblockTime+0x38>)
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d104      	bne.n	800947a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009470:	4b0a      	ldr	r3, [pc, #40]	@ (800949c <prvResetNextTaskUnblockTime+0x3c>)
 8009472:	f04f 32ff 	mov.w	r2, #4294967295
 8009476:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009478:	e008      	b.n	800948c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800947a:	4b07      	ldr	r3, [pc, #28]	@ (8009498 <prvResetNextTaskUnblockTime+0x38>)
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	68db      	ldr	r3, [r3, #12]
 8009480:	68db      	ldr	r3, [r3, #12]
 8009482:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	685b      	ldr	r3, [r3, #4]
 8009488:	4a04      	ldr	r2, [pc, #16]	@ (800949c <prvResetNextTaskUnblockTime+0x3c>)
 800948a:	6013      	str	r3, [r2, #0]
}
 800948c:	bf00      	nop
 800948e:	370c      	adds	r7, #12
 8009490:	46bd      	mov	sp, r7
 8009492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009496:	4770      	bx	lr
 8009498:	24000f68 	.word	0x24000f68
 800949c:	24000fd0 	.word	0x24000fd0

080094a0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80094a0:	b480      	push	{r7}
 80094a2:	b083      	sub	sp, #12
 80094a4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80094a6:	4b0b      	ldr	r3, [pc, #44]	@ (80094d4 <xTaskGetSchedulerState+0x34>)
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d102      	bne.n	80094b4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80094ae:	2301      	movs	r3, #1
 80094b0:	607b      	str	r3, [r7, #4]
 80094b2:	e008      	b.n	80094c6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80094b4:	4b08      	ldr	r3, [pc, #32]	@ (80094d8 <xTaskGetSchedulerState+0x38>)
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d102      	bne.n	80094c2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80094bc:	2302      	movs	r3, #2
 80094be:	607b      	str	r3, [r7, #4]
 80094c0:	e001      	b.n	80094c6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80094c2:	2300      	movs	r3, #0
 80094c4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80094c6:	687b      	ldr	r3, [r7, #4]
	}
 80094c8:	4618      	mov	r0, r3
 80094ca:	370c      	adds	r7, #12
 80094cc:	46bd      	mov	sp, r7
 80094ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d2:	4770      	bx	lr
 80094d4:	24000fbc 	.word	0x24000fbc
 80094d8:	24000fd8 	.word	0x24000fd8

080094dc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80094dc:	b580      	push	{r7, lr}
 80094de:	b084      	sub	sp, #16
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80094e8:	2300      	movs	r3, #0
 80094ea:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d051      	beq.n	8009596 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80094f2:	68bb      	ldr	r3, [r7, #8]
 80094f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094f6:	4b2a      	ldr	r3, [pc, #168]	@ (80095a0 <xTaskPriorityInherit+0xc4>)
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094fc:	429a      	cmp	r2, r3
 80094fe:	d241      	bcs.n	8009584 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009500:	68bb      	ldr	r3, [r7, #8]
 8009502:	699b      	ldr	r3, [r3, #24]
 8009504:	2b00      	cmp	r3, #0
 8009506:	db06      	blt.n	8009516 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009508:	4b25      	ldr	r3, [pc, #148]	@ (80095a0 <xTaskPriorityInherit+0xc4>)
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800950e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009512:	68bb      	ldr	r3, [r7, #8]
 8009514:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009516:	68bb      	ldr	r3, [r7, #8]
 8009518:	6959      	ldr	r1, [r3, #20]
 800951a:	68bb      	ldr	r3, [r7, #8]
 800951c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800951e:	4613      	mov	r3, r2
 8009520:	009b      	lsls	r3, r3, #2
 8009522:	4413      	add	r3, r2
 8009524:	009b      	lsls	r3, r3, #2
 8009526:	4a1f      	ldr	r2, [pc, #124]	@ (80095a4 <xTaskPriorityInherit+0xc8>)
 8009528:	4413      	add	r3, r2
 800952a:	4299      	cmp	r1, r3
 800952c:	d122      	bne.n	8009574 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800952e:	68bb      	ldr	r3, [r7, #8]
 8009530:	3304      	adds	r3, #4
 8009532:	4618      	mov	r0, r3
 8009534:	f7fe f8ea 	bl	800770c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009538:	4b19      	ldr	r3, [pc, #100]	@ (80095a0 <xTaskPriorityInherit+0xc4>)
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800953e:	68bb      	ldr	r3, [r7, #8]
 8009540:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009542:	68bb      	ldr	r3, [r7, #8]
 8009544:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009546:	4b18      	ldr	r3, [pc, #96]	@ (80095a8 <xTaskPriorityInherit+0xcc>)
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	429a      	cmp	r2, r3
 800954c:	d903      	bls.n	8009556 <xTaskPriorityInherit+0x7a>
 800954e:	68bb      	ldr	r3, [r7, #8]
 8009550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009552:	4a15      	ldr	r2, [pc, #84]	@ (80095a8 <xTaskPriorityInherit+0xcc>)
 8009554:	6013      	str	r3, [r2, #0]
 8009556:	68bb      	ldr	r3, [r7, #8]
 8009558:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800955a:	4613      	mov	r3, r2
 800955c:	009b      	lsls	r3, r3, #2
 800955e:	4413      	add	r3, r2
 8009560:	009b      	lsls	r3, r3, #2
 8009562:	4a10      	ldr	r2, [pc, #64]	@ (80095a4 <xTaskPriorityInherit+0xc8>)
 8009564:	441a      	add	r2, r3
 8009566:	68bb      	ldr	r3, [r7, #8]
 8009568:	3304      	adds	r3, #4
 800956a:	4619      	mov	r1, r3
 800956c:	4610      	mov	r0, r2
 800956e:	f7fe f870 	bl	8007652 <vListInsertEnd>
 8009572:	e004      	b.n	800957e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009574:	4b0a      	ldr	r3, [pc, #40]	@ (80095a0 <xTaskPriorityInherit+0xc4>)
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800957a:	68bb      	ldr	r3, [r7, #8]
 800957c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800957e:	2301      	movs	r3, #1
 8009580:	60fb      	str	r3, [r7, #12]
 8009582:	e008      	b.n	8009596 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009584:	68bb      	ldr	r3, [r7, #8]
 8009586:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009588:	4b05      	ldr	r3, [pc, #20]	@ (80095a0 <xTaskPriorityInherit+0xc4>)
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800958e:	429a      	cmp	r2, r3
 8009590:	d201      	bcs.n	8009596 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009592:	2301      	movs	r3, #1
 8009594:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009596:	68fb      	ldr	r3, [r7, #12]
	}
 8009598:	4618      	mov	r0, r3
 800959a:	3710      	adds	r7, #16
 800959c:	46bd      	mov	sp, r7
 800959e:	bd80      	pop	{r7, pc}
 80095a0:	24000adc 	.word	0x24000adc
 80095a4:	24000ae0 	.word	0x24000ae0
 80095a8:	24000fb8 	.word	0x24000fb8

080095ac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80095ac:	b580      	push	{r7, lr}
 80095ae:	b086      	sub	sp, #24
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80095b8:	2300      	movs	r3, #0
 80095ba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d058      	beq.n	8009674 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80095c2:	4b2f      	ldr	r3, [pc, #188]	@ (8009680 <xTaskPriorityDisinherit+0xd4>)
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	693a      	ldr	r2, [r7, #16]
 80095c8:	429a      	cmp	r2, r3
 80095ca:	d00b      	beq.n	80095e4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80095cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095d0:	f383 8811 	msr	BASEPRI, r3
 80095d4:	f3bf 8f6f 	isb	sy
 80095d8:	f3bf 8f4f 	dsb	sy
 80095dc:	60fb      	str	r3, [r7, #12]
}
 80095de:	bf00      	nop
 80095e0:	bf00      	nop
 80095e2:	e7fd      	b.n	80095e0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80095e4:	693b      	ldr	r3, [r7, #16]
 80095e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d10b      	bne.n	8009604 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80095ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095f0:	f383 8811 	msr	BASEPRI, r3
 80095f4:	f3bf 8f6f 	isb	sy
 80095f8:	f3bf 8f4f 	dsb	sy
 80095fc:	60bb      	str	r3, [r7, #8]
}
 80095fe:	bf00      	nop
 8009600:	bf00      	nop
 8009602:	e7fd      	b.n	8009600 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009604:	693b      	ldr	r3, [r7, #16]
 8009606:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009608:	1e5a      	subs	r2, r3, #1
 800960a:	693b      	ldr	r3, [r7, #16]
 800960c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800960e:	693b      	ldr	r3, [r7, #16]
 8009610:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009612:	693b      	ldr	r3, [r7, #16]
 8009614:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009616:	429a      	cmp	r2, r3
 8009618:	d02c      	beq.n	8009674 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800961a:	693b      	ldr	r3, [r7, #16]
 800961c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800961e:	2b00      	cmp	r3, #0
 8009620:	d128      	bne.n	8009674 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009622:	693b      	ldr	r3, [r7, #16]
 8009624:	3304      	adds	r3, #4
 8009626:	4618      	mov	r0, r3
 8009628:	f7fe f870 	bl	800770c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800962c:	693b      	ldr	r3, [r7, #16]
 800962e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009630:	693b      	ldr	r3, [r7, #16]
 8009632:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009634:	693b      	ldr	r3, [r7, #16]
 8009636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009638:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800963c:	693b      	ldr	r3, [r7, #16]
 800963e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009640:	693b      	ldr	r3, [r7, #16]
 8009642:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009644:	4b0f      	ldr	r3, [pc, #60]	@ (8009684 <xTaskPriorityDisinherit+0xd8>)
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	429a      	cmp	r2, r3
 800964a:	d903      	bls.n	8009654 <xTaskPriorityDisinherit+0xa8>
 800964c:	693b      	ldr	r3, [r7, #16]
 800964e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009650:	4a0c      	ldr	r2, [pc, #48]	@ (8009684 <xTaskPriorityDisinherit+0xd8>)
 8009652:	6013      	str	r3, [r2, #0]
 8009654:	693b      	ldr	r3, [r7, #16]
 8009656:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009658:	4613      	mov	r3, r2
 800965a:	009b      	lsls	r3, r3, #2
 800965c:	4413      	add	r3, r2
 800965e:	009b      	lsls	r3, r3, #2
 8009660:	4a09      	ldr	r2, [pc, #36]	@ (8009688 <xTaskPriorityDisinherit+0xdc>)
 8009662:	441a      	add	r2, r3
 8009664:	693b      	ldr	r3, [r7, #16]
 8009666:	3304      	adds	r3, #4
 8009668:	4619      	mov	r1, r3
 800966a:	4610      	mov	r0, r2
 800966c:	f7fd fff1 	bl	8007652 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009670:	2301      	movs	r3, #1
 8009672:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009674:	697b      	ldr	r3, [r7, #20]
	}
 8009676:	4618      	mov	r0, r3
 8009678:	3718      	adds	r7, #24
 800967a:	46bd      	mov	sp, r7
 800967c:	bd80      	pop	{r7, pc}
 800967e:	bf00      	nop
 8009680:	24000adc 	.word	0x24000adc
 8009684:	24000fb8 	.word	0x24000fb8
 8009688:	24000ae0 	.word	0x24000ae0

0800968c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800968c:	b580      	push	{r7, lr}
 800968e:	b088      	sub	sp, #32
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
 8009694:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800969a:	2301      	movs	r3, #1
 800969c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d06c      	beq.n	800977e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80096a4:	69bb      	ldr	r3, [r7, #24]
 80096a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d10b      	bne.n	80096c4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80096ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096b0:	f383 8811 	msr	BASEPRI, r3
 80096b4:	f3bf 8f6f 	isb	sy
 80096b8:	f3bf 8f4f 	dsb	sy
 80096bc:	60fb      	str	r3, [r7, #12]
}
 80096be:	bf00      	nop
 80096c0:	bf00      	nop
 80096c2:	e7fd      	b.n	80096c0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80096c4:	69bb      	ldr	r3, [r7, #24]
 80096c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096c8:	683a      	ldr	r2, [r7, #0]
 80096ca:	429a      	cmp	r2, r3
 80096cc:	d902      	bls.n	80096d4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	61fb      	str	r3, [r7, #28]
 80096d2:	e002      	b.n	80096da <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80096d4:	69bb      	ldr	r3, [r7, #24]
 80096d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096d8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80096da:	69bb      	ldr	r3, [r7, #24]
 80096dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096de:	69fa      	ldr	r2, [r7, #28]
 80096e0:	429a      	cmp	r2, r3
 80096e2:	d04c      	beq.n	800977e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80096e4:	69bb      	ldr	r3, [r7, #24]
 80096e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096e8:	697a      	ldr	r2, [r7, #20]
 80096ea:	429a      	cmp	r2, r3
 80096ec:	d147      	bne.n	800977e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80096ee:	4b26      	ldr	r3, [pc, #152]	@ (8009788 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	69ba      	ldr	r2, [r7, #24]
 80096f4:	429a      	cmp	r2, r3
 80096f6:	d10b      	bne.n	8009710 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80096f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096fc:	f383 8811 	msr	BASEPRI, r3
 8009700:	f3bf 8f6f 	isb	sy
 8009704:	f3bf 8f4f 	dsb	sy
 8009708:	60bb      	str	r3, [r7, #8]
}
 800970a:	bf00      	nop
 800970c:	bf00      	nop
 800970e:	e7fd      	b.n	800970c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009710:	69bb      	ldr	r3, [r7, #24]
 8009712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009714:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009716:	69bb      	ldr	r3, [r7, #24]
 8009718:	69fa      	ldr	r2, [r7, #28]
 800971a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800971c:	69bb      	ldr	r3, [r7, #24]
 800971e:	699b      	ldr	r3, [r3, #24]
 8009720:	2b00      	cmp	r3, #0
 8009722:	db04      	blt.n	800972e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009724:	69fb      	ldr	r3, [r7, #28]
 8009726:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800972a:	69bb      	ldr	r3, [r7, #24]
 800972c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800972e:	69bb      	ldr	r3, [r7, #24]
 8009730:	6959      	ldr	r1, [r3, #20]
 8009732:	693a      	ldr	r2, [r7, #16]
 8009734:	4613      	mov	r3, r2
 8009736:	009b      	lsls	r3, r3, #2
 8009738:	4413      	add	r3, r2
 800973a:	009b      	lsls	r3, r3, #2
 800973c:	4a13      	ldr	r2, [pc, #76]	@ (800978c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800973e:	4413      	add	r3, r2
 8009740:	4299      	cmp	r1, r3
 8009742:	d11c      	bne.n	800977e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009744:	69bb      	ldr	r3, [r7, #24]
 8009746:	3304      	adds	r3, #4
 8009748:	4618      	mov	r0, r3
 800974a:	f7fd ffdf 	bl	800770c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800974e:	69bb      	ldr	r3, [r7, #24]
 8009750:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009752:	4b0f      	ldr	r3, [pc, #60]	@ (8009790 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	429a      	cmp	r2, r3
 8009758:	d903      	bls.n	8009762 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800975a:	69bb      	ldr	r3, [r7, #24]
 800975c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800975e:	4a0c      	ldr	r2, [pc, #48]	@ (8009790 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009760:	6013      	str	r3, [r2, #0]
 8009762:	69bb      	ldr	r3, [r7, #24]
 8009764:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009766:	4613      	mov	r3, r2
 8009768:	009b      	lsls	r3, r3, #2
 800976a:	4413      	add	r3, r2
 800976c:	009b      	lsls	r3, r3, #2
 800976e:	4a07      	ldr	r2, [pc, #28]	@ (800978c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009770:	441a      	add	r2, r3
 8009772:	69bb      	ldr	r3, [r7, #24]
 8009774:	3304      	adds	r3, #4
 8009776:	4619      	mov	r1, r3
 8009778:	4610      	mov	r0, r2
 800977a:	f7fd ff6a 	bl	8007652 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800977e:	bf00      	nop
 8009780:	3720      	adds	r7, #32
 8009782:	46bd      	mov	sp, r7
 8009784:	bd80      	pop	{r7, pc}
 8009786:	bf00      	nop
 8009788:	24000adc 	.word	0x24000adc
 800978c:	24000ae0 	.word	0x24000ae0
 8009790:	24000fb8 	.word	0x24000fb8

08009794 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009794:	b480      	push	{r7}
 8009796:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009798:	4b07      	ldr	r3, [pc, #28]	@ (80097b8 <pvTaskIncrementMutexHeldCount+0x24>)
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d004      	beq.n	80097aa <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80097a0:	4b05      	ldr	r3, [pc, #20]	@ (80097b8 <pvTaskIncrementMutexHeldCount+0x24>)
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80097a6:	3201      	adds	r2, #1
 80097a8:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80097aa:	4b03      	ldr	r3, [pc, #12]	@ (80097b8 <pvTaskIncrementMutexHeldCount+0x24>)
 80097ac:	681b      	ldr	r3, [r3, #0]
	}
 80097ae:	4618      	mov	r0, r3
 80097b0:	46bd      	mov	sp, r7
 80097b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b6:	4770      	bx	lr
 80097b8:	24000adc 	.word	0x24000adc

080097bc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b084      	sub	sp, #16
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
 80097c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80097c6:	4b21      	ldr	r3, [pc, #132]	@ (800984c <prvAddCurrentTaskToDelayedList+0x90>)
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80097cc:	4b20      	ldr	r3, [pc, #128]	@ (8009850 <prvAddCurrentTaskToDelayedList+0x94>)
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	3304      	adds	r3, #4
 80097d2:	4618      	mov	r0, r3
 80097d4:	f7fd ff9a 	bl	800770c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097de:	d10a      	bne.n	80097f6 <prvAddCurrentTaskToDelayedList+0x3a>
 80097e0:	683b      	ldr	r3, [r7, #0]
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d007      	beq.n	80097f6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80097e6:	4b1a      	ldr	r3, [pc, #104]	@ (8009850 <prvAddCurrentTaskToDelayedList+0x94>)
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	3304      	adds	r3, #4
 80097ec:	4619      	mov	r1, r3
 80097ee:	4819      	ldr	r0, [pc, #100]	@ (8009854 <prvAddCurrentTaskToDelayedList+0x98>)
 80097f0:	f7fd ff2f 	bl	8007652 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80097f4:	e026      	b.n	8009844 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80097f6:	68fa      	ldr	r2, [r7, #12]
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	4413      	add	r3, r2
 80097fc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80097fe:	4b14      	ldr	r3, [pc, #80]	@ (8009850 <prvAddCurrentTaskToDelayedList+0x94>)
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	68ba      	ldr	r2, [r7, #8]
 8009804:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009806:	68ba      	ldr	r2, [r7, #8]
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	429a      	cmp	r2, r3
 800980c:	d209      	bcs.n	8009822 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800980e:	4b12      	ldr	r3, [pc, #72]	@ (8009858 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009810:	681a      	ldr	r2, [r3, #0]
 8009812:	4b0f      	ldr	r3, [pc, #60]	@ (8009850 <prvAddCurrentTaskToDelayedList+0x94>)
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	3304      	adds	r3, #4
 8009818:	4619      	mov	r1, r3
 800981a:	4610      	mov	r0, r2
 800981c:	f7fd ff3d 	bl	800769a <vListInsert>
}
 8009820:	e010      	b.n	8009844 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009822:	4b0e      	ldr	r3, [pc, #56]	@ (800985c <prvAddCurrentTaskToDelayedList+0xa0>)
 8009824:	681a      	ldr	r2, [r3, #0]
 8009826:	4b0a      	ldr	r3, [pc, #40]	@ (8009850 <prvAddCurrentTaskToDelayedList+0x94>)
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	3304      	adds	r3, #4
 800982c:	4619      	mov	r1, r3
 800982e:	4610      	mov	r0, r2
 8009830:	f7fd ff33 	bl	800769a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009834:	4b0a      	ldr	r3, [pc, #40]	@ (8009860 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	68ba      	ldr	r2, [r7, #8]
 800983a:	429a      	cmp	r2, r3
 800983c:	d202      	bcs.n	8009844 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800983e:	4a08      	ldr	r2, [pc, #32]	@ (8009860 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009840:	68bb      	ldr	r3, [r7, #8]
 8009842:	6013      	str	r3, [r2, #0]
}
 8009844:	bf00      	nop
 8009846:	3710      	adds	r7, #16
 8009848:	46bd      	mov	sp, r7
 800984a:	bd80      	pop	{r7, pc}
 800984c:	24000fb4 	.word	0x24000fb4
 8009850:	24000adc 	.word	0x24000adc
 8009854:	24000f9c 	.word	0x24000f9c
 8009858:	24000f6c 	.word	0x24000f6c
 800985c:	24000f68 	.word	0x24000f68
 8009860:	24000fd0 	.word	0x24000fd0

08009864 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009864:	b580      	push	{r7, lr}
 8009866:	b08a      	sub	sp, #40	@ 0x28
 8009868:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800986a:	2300      	movs	r3, #0
 800986c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800986e:	f000 fb13 	bl	8009e98 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009872:	4b1d      	ldr	r3, [pc, #116]	@ (80098e8 <xTimerCreateTimerTask+0x84>)
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d021      	beq.n	80098be <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800987a:	2300      	movs	r3, #0
 800987c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800987e:	2300      	movs	r3, #0
 8009880:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009882:	1d3a      	adds	r2, r7, #4
 8009884:	f107 0108 	add.w	r1, r7, #8
 8009888:	f107 030c 	add.w	r3, r7, #12
 800988c:	4618      	mov	r0, r3
 800988e:	f7fd fe99 	bl	80075c4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009892:	6879      	ldr	r1, [r7, #4]
 8009894:	68bb      	ldr	r3, [r7, #8]
 8009896:	68fa      	ldr	r2, [r7, #12]
 8009898:	9202      	str	r2, [sp, #8]
 800989a:	9301      	str	r3, [sp, #4]
 800989c:	2302      	movs	r3, #2
 800989e:	9300      	str	r3, [sp, #0]
 80098a0:	2300      	movs	r3, #0
 80098a2:	460a      	mov	r2, r1
 80098a4:	4911      	ldr	r1, [pc, #68]	@ (80098ec <xTimerCreateTimerTask+0x88>)
 80098a6:	4812      	ldr	r0, [pc, #72]	@ (80098f0 <xTimerCreateTimerTask+0x8c>)
 80098a8:	f7fe feea 	bl	8008680 <xTaskCreateStatic>
 80098ac:	4603      	mov	r3, r0
 80098ae:	4a11      	ldr	r2, [pc, #68]	@ (80098f4 <xTimerCreateTimerTask+0x90>)
 80098b0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80098b2:	4b10      	ldr	r3, [pc, #64]	@ (80098f4 <xTimerCreateTimerTask+0x90>)
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d001      	beq.n	80098be <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80098ba:	2301      	movs	r3, #1
 80098bc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80098be:	697b      	ldr	r3, [r7, #20]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d10b      	bne.n	80098dc <xTimerCreateTimerTask+0x78>
	__asm volatile
 80098c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098c8:	f383 8811 	msr	BASEPRI, r3
 80098cc:	f3bf 8f6f 	isb	sy
 80098d0:	f3bf 8f4f 	dsb	sy
 80098d4:	613b      	str	r3, [r7, #16]
}
 80098d6:	bf00      	nop
 80098d8:	bf00      	nop
 80098da:	e7fd      	b.n	80098d8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80098dc:	697b      	ldr	r3, [r7, #20]
}
 80098de:	4618      	mov	r0, r3
 80098e0:	3718      	adds	r7, #24
 80098e2:	46bd      	mov	sp, r7
 80098e4:	bd80      	pop	{r7, pc}
 80098e6:	bf00      	nop
 80098e8:	2400100c 	.word	0x2400100c
 80098ec:	0800f238 	.word	0x0800f238
 80098f0:	08009a31 	.word	0x08009a31
 80098f4:	24001010 	.word	0x24001010

080098f8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b08a      	sub	sp, #40	@ 0x28
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	60f8      	str	r0, [r7, #12]
 8009900:	60b9      	str	r1, [r7, #8]
 8009902:	607a      	str	r2, [r7, #4]
 8009904:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009906:	2300      	movs	r3, #0
 8009908:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	2b00      	cmp	r3, #0
 800990e:	d10b      	bne.n	8009928 <xTimerGenericCommand+0x30>
	__asm volatile
 8009910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009914:	f383 8811 	msr	BASEPRI, r3
 8009918:	f3bf 8f6f 	isb	sy
 800991c:	f3bf 8f4f 	dsb	sy
 8009920:	623b      	str	r3, [r7, #32]
}
 8009922:	bf00      	nop
 8009924:	bf00      	nop
 8009926:	e7fd      	b.n	8009924 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009928:	4b19      	ldr	r3, [pc, #100]	@ (8009990 <xTimerGenericCommand+0x98>)
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d02a      	beq.n	8009986 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009930:	68bb      	ldr	r3, [r7, #8]
 8009932:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800993c:	68bb      	ldr	r3, [r7, #8]
 800993e:	2b05      	cmp	r3, #5
 8009940:	dc18      	bgt.n	8009974 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009942:	f7ff fdad 	bl	80094a0 <xTaskGetSchedulerState>
 8009946:	4603      	mov	r3, r0
 8009948:	2b02      	cmp	r3, #2
 800994a:	d109      	bne.n	8009960 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800994c:	4b10      	ldr	r3, [pc, #64]	@ (8009990 <xTimerGenericCommand+0x98>)
 800994e:	6818      	ldr	r0, [r3, #0]
 8009950:	f107 0110 	add.w	r1, r7, #16
 8009954:	2300      	movs	r3, #0
 8009956:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009958:	f7fe f87c 	bl	8007a54 <xQueueGenericSend>
 800995c:	6278      	str	r0, [r7, #36]	@ 0x24
 800995e:	e012      	b.n	8009986 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009960:	4b0b      	ldr	r3, [pc, #44]	@ (8009990 <xTimerGenericCommand+0x98>)
 8009962:	6818      	ldr	r0, [r3, #0]
 8009964:	f107 0110 	add.w	r1, r7, #16
 8009968:	2300      	movs	r3, #0
 800996a:	2200      	movs	r2, #0
 800996c:	f7fe f872 	bl	8007a54 <xQueueGenericSend>
 8009970:	6278      	str	r0, [r7, #36]	@ 0x24
 8009972:	e008      	b.n	8009986 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009974:	4b06      	ldr	r3, [pc, #24]	@ (8009990 <xTimerGenericCommand+0x98>)
 8009976:	6818      	ldr	r0, [r3, #0]
 8009978:	f107 0110 	add.w	r1, r7, #16
 800997c:	2300      	movs	r3, #0
 800997e:	683a      	ldr	r2, [r7, #0]
 8009980:	f7fe f96a 	bl	8007c58 <xQueueGenericSendFromISR>
 8009984:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009988:	4618      	mov	r0, r3
 800998a:	3728      	adds	r7, #40	@ 0x28
 800998c:	46bd      	mov	sp, r7
 800998e:	bd80      	pop	{r7, pc}
 8009990:	2400100c 	.word	0x2400100c

08009994 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b088      	sub	sp, #32
 8009998:	af02      	add	r7, sp, #8
 800999a:	6078      	str	r0, [r7, #4]
 800999c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800999e:	4b23      	ldr	r3, [pc, #140]	@ (8009a2c <prvProcessExpiredTimer+0x98>)
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	68db      	ldr	r3, [r3, #12]
 80099a4:	68db      	ldr	r3, [r3, #12]
 80099a6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80099a8:	697b      	ldr	r3, [r7, #20]
 80099aa:	3304      	adds	r3, #4
 80099ac:	4618      	mov	r0, r3
 80099ae:	f7fd fead 	bl	800770c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80099b2:	697b      	ldr	r3, [r7, #20]
 80099b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80099b8:	f003 0304 	and.w	r3, r3, #4
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d023      	beq.n	8009a08 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80099c0:	697b      	ldr	r3, [r7, #20]
 80099c2:	699a      	ldr	r2, [r3, #24]
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	18d1      	adds	r1, r2, r3
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	683a      	ldr	r2, [r7, #0]
 80099cc:	6978      	ldr	r0, [r7, #20]
 80099ce:	f000 f8d5 	bl	8009b7c <prvInsertTimerInActiveList>
 80099d2:	4603      	mov	r3, r0
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d020      	beq.n	8009a1a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80099d8:	2300      	movs	r3, #0
 80099da:	9300      	str	r3, [sp, #0]
 80099dc:	2300      	movs	r3, #0
 80099de:	687a      	ldr	r2, [r7, #4]
 80099e0:	2100      	movs	r1, #0
 80099e2:	6978      	ldr	r0, [r7, #20]
 80099e4:	f7ff ff88 	bl	80098f8 <xTimerGenericCommand>
 80099e8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80099ea:	693b      	ldr	r3, [r7, #16]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d114      	bne.n	8009a1a <prvProcessExpiredTimer+0x86>
	__asm volatile
 80099f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099f4:	f383 8811 	msr	BASEPRI, r3
 80099f8:	f3bf 8f6f 	isb	sy
 80099fc:	f3bf 8f4f 	dsb	sy
 8009a00:	60fb      	str	r3, [r7, #12]
}
 8009a02:	bf00      	nop
 8009a04:	bf00      	nop
 8009a06:	e7fd      	b.n	8009a04 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009a08:	697b      	ldr	r3, [r7, #20]
 8009a0a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009a0e:	f023 0301 	bic.w	r3, r3, #1
 8009a12:	b2da      	uxtb	r2, r3
 8009a14:	697b      	ldr	r3, [r7, #20]
 8009a16:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009a1a:	697b      	ldr	r3, [r7, #20]
 8009a1c:	6a1b      	ldr	r3, [r3, #32]
 8009a1e:	6978      	ldr	r0, [r7, #20]
 8009a20:	4798      	blx	r3
}
 8009a22:	bf00      	nop
 8009a24:	3718      	adds	r7, #24
 8009a26:	46bd      	mov	sp, r7
 8009a28:	bd80      	pop	{r7, pc}
 8009a2a:	bf00      	nop
 8009a2c:	24001004 	.word	0x24001004

08009a30 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009a30:	b580      	push	{r7, lr}
 8009a32:	b084      	sub	sp, #16
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009a38:	f107 0308 	add.w	r3, r7, #8
 8009a3c:	4618      	mov	r0, r3
 8009a3e:	f000 f859 	bl	8009af4 <prvGetNextExpireTime>
 8009a42:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009a44:	68bb      	ldr	r3, [r7, #8]
 8009a46:	4619      	mov	r1, r3
 8009a48:	68f8      	ldr	r0, [r7, #12]
 8009a4a:	f000 f805 	bl	8009a58 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009a4e:	f000 f8d7 	bl	8009c00 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009a52:	bf00      	nop
 8009a54:	e7f0      	b.n	8009a38 <prvTimerTask+0x8>
	...

08009a58 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b084      	sub	sp, #16
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
 8009a60:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009a62:	f7ff f871 	bl	8008b48 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009a66:	f107 0308 	add.w	r3, r7, #8
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	f000 f866 	bl	8009b3c <prvSampleTimeNow>
 8009a70:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009a72:	68bb      	ldr	r3, [r7, #8]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d130      	bne.n	8009ada <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009a78:	683b      	ldr	r3, [r7, #0]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d10a      	bne.n	8009a94 <prvProcessTimerOrBlockTask+0x3c>
 8009a7e:	687a      	ldr	r2, [r7, #4]
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	429a      	cmp	r2, r3
 8009a84:	d806      	bhi.n	8009a94 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009a86:	f7ff f8a5 	bl	8008bd4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009a8a:	68f9      	ldr	r1, [r7, #12]
 8009a8c:	6878      	ldr	r0, [r7, #4]
 8009a8e:	f7ff ff81 	bl	8009994 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009a92:	e024      	b.n	8009ade <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d008      	beq.n	8009aac <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009a9a:	4b13      	ldr	r3, [pc, #76]	@ (8009ae8 <prvProcessTimerOrBlockTask+0x90>)
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d101      	bne.n	8009aa8 <prvProcessTimerOrBlockTask+0x50>
 8009aa4:	2301      	movs	r3, #1
 8009aa6:	e000      	b.n	8009aaa <prvProcessTimerOrBlockTask+0x52>
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009aac:	4b0f      	ldr	r3, [pc, #60]	@ (8009aec <prvProcessTimerOrBlockTask+0x94>)
 8009aae:	6818      	ldr	r0, [r3, #0]
 8009ab0:	687a      	ldr	r2, [r7, #4]
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	1ad3      	subs	r3, r2, r3
 8009ab6:	683a      	ldr	r2, [r7, #0]
 8009ab8:	4619      	mov	r1, r3
 8009aba:	f7fe fdad 	bl	8008618 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009abe:	f7ff f889 	bl	8008bd4 <xTaskResumeAll>
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d10a      	bne.n	8009ade <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009ac8:	4b09      	ldr	r3, [pc, #36]	@ (8009af0 <prvProcessTimerOrBlockTask+0x98>)
 8009aca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ace:	601a      	str	r2, [r3, #0]
 8009ad0:	f3bf 8f4f 	dsb	sy
 8009ad4:	f3bf 8f6f 	isb	sy
}
 8009ad8:	e001      	b.n	8009ade <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009ada:	f7ff f87b 	bl	8008bd4 <xTaskResumeAll>
}
 8009ade:	bf00      	nop
 8009ae0:	3710      	adds	r7, #16
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	bd80      	pop	{r7, pc}
 8009ae6:	bf00      	nop
 8009ae8:	24001008 	.word	0x24001008
 8009aec:	2400100c 	.word	0x2400100c
 8009af0:	e000ed04 	.word	0xe000ed04

08009af4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009af4:	b480      	push	{r7}
 8009af6:	b085      	sub	sp, #20
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009afc:	4b0e      	ldr	r3, [pc, #56]	@ (8009b38 <prvGetNextExpireTime+0x44>)
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d101      	bne.n	8009b0a <prvGetNextExpireTime+0x16>
 8009b06:	2201      	movs	r2, #1
 8009b08:	e000      	b.n	8009b0c <prvGetNextExpireTime+0x18>
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d105      	bne.n	8009b24 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009b18:	4b07      	ldr	r3, [pc, #28]	@ (8009b38 <prvGetNextExpireTime+0x44>)
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	68db      	ldr	r3, [r3, #12]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	60fb      	str	r3, [r7, #12]
 8009b22:	e001      	b.n	8009b28 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009b24:	2300      	movs	r3, #0
 8009b26:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009b28:	68fb      	ldr	r3, [r7, #12]
}
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	3714      	adds	r7, #20
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b34:	4770      	bx	lr
 8009b36:	bf00      	nop
 8009b38:	24001004 	.word	0x24001004

08009b3c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009b3c:	b580      	push	{r7, lr}
 8009b3e:	b084      	sub	sp, #16
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009b44:	f7ff f8e4 	bl	8008d10 <xTaskGetTickCount>
 8009b48:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8009b78 <prvSampleTimeNow+0x3c>)
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	68fa      	ldr	r2, [r7, #12]
 8009b50:	429a      	cmp	r2, r3
 8009b52:	d205      	bcs.n	8009b60 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009b54:	f000 f93a 	bl	8009dcc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2201      	movs	r2, #1
 8009b5c:	601a      	str	r2, [r3, #0]
 8009b5e:	e002      	b.n	8009b66 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2200      	movs	r2, #0
 8009b64:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009b66:	4a04      	ldr	r2, [pc, #16]	@ (8009b78 <prvSampleTimeNow+0x3c>)
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
}
 8009b6e:	4618      	mov	r0, r3
 8009b70:	3710      	adds	r7, #16
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}
 8009b76:	bf00      	nop
 8009b78:	24001014 	.word	0x24001014

08009b7c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009b7c:	b580      	push	{r7, lr}
 8009b7e:	b086      	sub	sp, #24
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	60f8      	str	r0, [r7, #12]
 8009b84:	60b9      	str	r1, [r7, #8]
 8009b86:	607a      	str	r2, [r7, #4]
 8009b88:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	68ba      	ldr	r2, [r7, #8]
 8009b92:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	68fa      	ldr	r2, [r7, #12]
 8009b98:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009b9a:	68ba      	ldr	r2, [r7, #8]
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	429a      	cmp	r2, r3
 8009ba0:	d812      	bhi.n	8009bc8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009ba2:	687a      	ldr	r2, [r7, #4]
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	1ad2      	subs	r2, r2, r3
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	699b      	ldr	r3, [r3, #24]
 8009bac:	429a      	cmp	r2, r3
 8009bae:	d302      	bcc.n	8009bb6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009bb0:	2301      	movs	r3, #1
 8009bb2:	617b      	str	r3, [r7, #20]
 8009bb4:	e01b      	b.n	8009bee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009bb6:	4b10      	ldr	r3, [pc, #64]	@ (8009bf8 <prvInsertTimerInActiveList+0x7c>)
 8009bb8:	681a      	ldr	r2, [r3, #0]
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	3304      	adds	r3, #4
 8009bbe:	4619      	mov	r1, r3
 8009bc0:	4610      	mov	r0, r2
 8009bc2:	f7fd fd6a 	bl	800769a <vListInsert>
 8009bc6:	e012      	b.n	8009bee <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009bc8:	687a      	ldr	r2, [r7, #4]
 8009bca:	683b      	ldr	r3, [r7, #0]
 8009bcc:	429a      	cmp	r2, r3
 8009bce:	d206      	bcs.n	8009bde <prvInsertTimerInActiveList+0x62>
 8009bd0:	68ba      	ldr	r2, [r7, #8]
 8009bd2:	683b      	ldr	r3, [r7, #0]
 8009bd4:	429a      	cmp	r2, r3
 8009bd6:	d302      	bcc.n	8009bde <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009bd8:	2301      	movs	r3, #1
 8009bda:	617b      	str	r3, [r7, #20]
 8009bdc:	e007      	b.n	8009bee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009bde:	4b07      	ldr	r3, [pc, #28]	@ (8009bfc <prvInsertTimerInActiveList+0x80>)
 8009be0:	681a      	ldr	r2, [r3, #0]
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	3304      	adds	r3, #4
 8009be6:	4619      	mov	r1, r3
 8009be8:	4610      	mov	r0, r2
 8009bea:	f7fd fd56 	bl	800769a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009bee:	697b      	ldr	r3, [r7, #20]
}
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	3718      	adds	r7, #24
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	bd80      	pop	{r7, pc}
 8009bf8:	24001008 	.word	0x24001008
 8009bfc:	24001004 	.word	0x24001004

08009c00 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b08e      	sub	sp, #56	@ 0x38
 8009c04:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009c06:	e0ce      	b.n	8009da6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	da19      	bge.n	8009c42 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009c0e:	1d3b      	adds	r3, r7, #4
 8009c10:	3304      	adds	r3, #4
 8009c12:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009c14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d10b      	bne.n	8009c32 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009c1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c1e:	f383 8811 	msr	BASEPRI, r3
 8009c22:	f3bf 8f6f 	isb	sy
 8009c26:	f3bf 8f4f 	dsb	sy
 8009c2a:	61fb      	str	r3, [r7, #28]
}
 8009c2c:	bf00      	nop
 8009c2e:	bf00      	nop
 8009c30:	e7fd      	b.n	8009c2e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009c32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c38:	6850      	ldr	r0, [r2, #4]
 8009c3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c3c:	6892      	ldr	r2, [r2, #8]
 8009c3e:	4611      	mov	r1, r2
 8009c40:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	f2c0 80ae 	blt.w	8009da6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009c4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c50:	695b      	ldr	r3, [r3, #20]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d004      	beq.n	8009c60 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c58:	3304      	adds	r3, #4
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	f7fd fd56 	bl	800770c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009c60:	463b      	mov	r3, r7
 8009c62:	4618      	mov	r0, r3
 8009c64:	f7ff ff6a 	bl	8009b3c <prvSampleTimeNow>
 8009c68:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2b09      	cmp	r3, #9
 8009c6e:	f200 8097 	bhi.w	8009da0 <prvProcessReceivedCommands+0x1a0>
 8009c72:	a201      	add	r2, pc, #4	@ (adr r2, 8009c78 <prvProcessReceivedCommands+0x78>)
 8009c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c78:	08009ca1 	.word	0x08009ca1
 8009c7c:	08009ca1 	.word	0x08009ca1
 8009c80:	08009ca1 	.word	0x08009ca1
 8009c84:	08009d17 	.word	0x08009d17
 8009c88:	08009d2b 	.word	0x08009d2b
 8009c8c:	08009d77 	.word	0x08009d77
 8009c90:	08009ca1 	.word	0x08009ca1
 8009c94:	08009ca1 	.word	0x08009ca1
 8009c98:	08009d17 	.word	0x08009d17
 8009c9c:	08009d2b 	.word	0x08009d2b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009ca0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ca2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009ca6:	f043 0301 	orr.w	r3, r3, #1
 8009caa:	b2da      	uxtb	r2, r3
 8009cac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009cb2:	68ba      	ldr	r2, [r7, #8]
 8009cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cb6:	699b      	ldr	r3, [r3, #24]
 8009cb8:	18d1      	adds	r1, r2, r3
 8009cba:	68bb      	ldr	r3, [r7, #8]
 8009cbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009cbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009cc0:	f7ff ff5c 	bl	8009b7c <prvInsertTimerInActiveList>
 8009cc4:	4603      	mov	r3, r0
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d06c      	beq.n	8009da4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009cca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ccc:	6a1b      	ldr	r3, [r3, #32]
 8009cce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009cd0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009cd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cd4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009cd8:	f003 0304 	and.w	r3, r3, #4
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d061      	beq.n	8009da4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009ce0:	68ba      	ldr	r2, [r7, #8]
 8009ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ce4:	699b      	ldr	r3, [r3, #24]
 8009ce6:	441a      	add	r2, r3
 8009ce8:	2300      	movs	r3, #0
 8009cea:	9300      	str	r3, [sp, #0]
 8009cec:	2300      	movs	r3, #0
 8009cee:	2100      	movs	r1, #0
 8009cf0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009cf2:	f7ff fe01 	bl	80098f8 <xTimerGenericCommand>
 8009cf6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009cf8:	6a3b      	ldr	r3, [r7, #32]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d152      	bne.n	8009da4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8009cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d02:	f383 8811 	msr	BASEPRI, r3
 8009d06:	f3bf 8f6f 	isb	sy
 8009d0a:	f3bf 8f4f 	dsb	sy
 8009d0e:	61bb      	str	r3, [r7, #24]
}
 8009d10:	bf00      	nop
 8009d12:	bf00      	nop
 8009d14:	e7fd      	b.n	8009d12 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d1c:	f023 0301 	bic.w	r3, r3, #1
 8009d20:	b2da      	uxtb	r2, r3
 8009d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d24:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009d28:	e03d      	b.n	8009da6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009d2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d30:	f043 0301 	orr.w	r3, r3, #1
 8009d34:	b2da      	uxtb	r2, r3
 8009d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d38:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009d3c:	68ba      	ldr	r2, [r7, #8]
 8009d3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d40:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009d42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d44:	699b      	ldr	r3, [r3, #24]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d10b      	bne.n	8009d62 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d4e:	f383 8811 	msr	BASEPRI, r3
 8009d52:	f3bf 8f6f 	isb	sy
 8009d56:	f3bf 8f4f 	dsb	sy
 8009d5a:	617b      	str	r3, [r7, #20]
}
 8009d5c:	bf00      	nop
 8009d5e:	bf00      	nop
 8009d60:	e7fd      	b.n	8009d5e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d64:	699a      	ldr	r2, [r3, #24]
 8009d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d68:	18d1      	adds	r1, r2, r3
 8009d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d70:	f7ff ff04 	bl	8009b7c <prvInsertTimerInActiveList>
					break;
 8009d74:	e017      	b.n	8009da6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d7c:	f003 0302 	and.w	r3, r3, #2
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d103      	bne.n	8009d8c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009d84:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d86:	f000 fccb 	bl	800a720 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009d8a:	e00c      	b.n	8009da6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d8e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d92:	f023 0301 	bic.w	r3, r3, #1
 8009d96:	b2da      	uxtb	r2, r3
 8009d98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d9a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009d9e:	e002      	b.n	8009da6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009da0:	bf00      	nop
 8009da2:	e000      	b.n	8009da6 <prvProcessReceivedCommands+0x1a6>
					break;
 8009da4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009da6:	4b08      	ldr	r3, [pc, #32]	@ (8009dc8 <prvProcessReceivedCommands+0x1c8>)
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	1d39      	adds	r1, r7, #4
 8009dac:	2200      	movs	r2, #0
 8009dae:	4618      	mov	r0, r3
 8009db0:	f7fe f880 	bl	8007eb4 <xQueueReceive>
 8009db4:	4603      	mov	r3, r0
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	f47f af26 	bne.w	8009c08 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009dbc:	bf00      	nop
 8009dbe:	bf00      	nop
 8009dc0:	3730      	adds	r7, #48	@ 0x30
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	bd80      	pop	{r7, pc}
 8009dc6:	bf00      	nop
 8009dc8:	2400100c 	.word	0x2400100c

08009dcc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b088      	sub	sp, #32
 8009dd0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009dd2:	e049      	b.n	8009e68 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009dd4:	4b2e      	ldr	r3, [pc, #184]	@ (8009e90 <prvSwitchTimerLists+0xc4>)
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	68db      	ldr	r3, [r3, #12]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009dde:	4b2c      	ldr	r3, [pc, #176]	@ (8009e90 <prvSwitchTimerLists+0xc4>)
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	68db      	ldr	r3, [r3, #12]
 8009de4:	68db      	ldr	r3, [r3, #12]
 8009de6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	3304      	adds	r3, #4
 8009dec:	4618      	mov	r0, r3
 8009dee:	f7fd fc8d 	bl	800770c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	6a1b      	ldr	r3, [r3, #32]
 8009df6:	68f8      	ldr	r0, [r7, #12]
 8009df8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009e00:	f003 0304 	and.w	r3, r3, #4
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d02f      	beq.n	8009e68 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	699b      	ldr	r3, [r3, #24]
 8009e0c:	693a      	ldr	r2, [r7, #16]
 8009e0e:	4413      	add	r3, r2
 8009e10:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009e12:	68ba      	ldr	r2, [r7, #8]
 8009e14:	693b      	ldr	r3, [r7, #16]
 8009e16:	429a      	cmp	r2, r3
 8009e18:	d90e      	bls.n	8009e38 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	68ba      	ldr	r2, [r7, #8]
 8009e1e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	68fa      	ldr	r2, [r7, #12]
 8009e24:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009e26:	4b1a      	ldr	r3, [pc, #104]	@ (8009e90 <prvSwitchTimerLists+0xc4>)
 8009e28:	681a      	ldr	r2, [r3, #0]
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	3304      	adds	r3, #4
 8009e2e:	4619      	mov	r1, r3
 8009e30:	4610      	mov	r0, r2
 8009e32:	f7fd fc32 	bl	800769a <vListInsert>
 8009e36:	e017      	b.n	8009e68 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009e38:	2300      	movs	r3, #0
 8009e3a:	9300      	str	r3, [sp, #0]
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	693a      	ldr	r2, [r7, #16]
 8009e40:	2100      	movs	r1, #0
 8009e42:	68f8      	ldr	r0, [r7, #12]
 8009e44:	f7ff fd58 	bl	80098f8 <xTimerGenericCommand>
 8009e48:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d10b      	bne.n	8009e68 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e54:	f383 8811 	msr	BASEPRI, r3
 8009e58:	f3bf 8f6f 	isb	sy
 8009e5c:	f3bf 8f4f 	dsb	sy
 8009e60:	603b      	str	r3, [r7, #0]
}
 8009e62:	bf00      	nop
 8009e64:	bf00      	nop
 8009e66:	e7fd      	b.n	8009e64 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009e68:	4b09      	ldr	r3, [pc, #36]	@ (8009e90 <prvSwitchTimerLists+0xc4>)
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d1b0      	bne.n	8009dd4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009e72:	4b07      	ldr	r3, [pc, #28]	@ (8009e90 <prvSwitchTimerLists+0xc4>)
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009e78:	4b06      	ldr	r3, [pc, #24]	@ (8009e94 <prvSwitchTimerLists+0xc8>)
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	4a04      	ldr	r2, [pc, #16]	@ (8009e90 <prvSwitchTimerLists+0xc4>)
 8009e7e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009e80:	4a04      	ldr	r2, [pc, #16]	@ (8009e94 <prvSwitchTimerLists+0xc8>)
 8009e82:	697b      	ldr	r3, [r7, #20]
 8009e84:	6013      	str	r3, [r2, #0]
}
 8009e86:	bf00      	nop
 8009e88:	3718      	adds	r7, #24
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	bd80      	pop	{r7, pc}
 8009e8e:	bf00      	nop
 8009e90:	24001004 	.word	0x24001004
 8009e94:	24001008 	.word	0x24001008

08009e98 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b082      	sub	sp, #8
 8009e9c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009e9e:	f000 f96b 	bl	800a178 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009ea2:	4b15      	ldr	r3, [pc, #84]	@ (8009ef8 <prvCheckForValidListAndQueue+0x60>)
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d120      	bne.n	8009eec <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009eaa:	4814      	ldr	r0, [pc, #80]	@ (8009efc <prvCheckForValidListAndQueue+0x64>)
 8009eac:	f7fd fba4 	bl	80075f8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009eb0:	4813      	ldr	r0, [pc, #76]	@ (8009f00 <prvCheckForValidListAndQueue+0x68>)
 8009eb2:	f7fd fba1 	bl	80075f8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009eb6:	4b13      	ldr	r3, [pc, #76]	@ (8009f04 <prvCheckForValidListAndQueue+0x6c>)
 8009eb8:	4a10      	ldr	r2, [pc, #64]	@ (8009efc <prvCheckForValidListAndQueue+0x64>)
 8009eba:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009ebc:	4b12      	ldr	r3, [pc, #72]	@ (8009f08 <prvCheckForValidListAndQueue+0x70>)
 8009ebe:	4a10      	ldr	r2, [pc, #64]	@ (8009f00 <prvCheckForValidListAndQueue+0x68>)
 8009ec0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	9300      	str	r3, [sp, #0]
 8009ec6:	4b11      	ldr	r3, [pc, #68]	@ (8009f0c <prvCheckForValidListAndQueue+0x74>)
 8009ec8:	4a11      	ldr	r2, [pc, #68]	@ (8009f10 <prvCheckForValidListAndQueue+0x78>)
 8009eca:	2110      	movs	r1, #16
 8009ecc:	200a      	movs	r0, #10
 8009ece:	f7fd fcb1 	bl	8007834 <xQueueGenericCreateStatic>
 8009ed2:	4603      	mov	r3, r0
 8009ed4:	4a08      	ldr	r2, [pc, #32]	@ (8009ef8 <prvCheckForValidListAndQueue+0x60>)
 8009ed6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009ed8:	4b07      	ldr	r3, [pc, #28]	@ (8009ef8 <prvCheckForValidListAndQueue+0x60>)
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d005      	beq.n	8009eec <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009ee0:	4b05      	ldr	r3, [pc, #20]	@ (8009ef8 <prvCheckForValidListAndQueue+0x60>)
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	490b      	ldr	r1, [pc, #44]	@ (8009f14 <prvCheckForValidListAndQueue+0x7c>)
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	f7fe fb42 	bl	8008570 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009eec:	f000 f976 	bl	800a1dc <vPortExitCritical>
}
 8009ef0:	bf00      	nop
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	bd80      	pop	{r7, pc}
 8009ef6:	bf00      	nop
 8009ef8:	2400100c 	.word	0x2400100c
 8009efc:	24000fdc 	.word	0x24000fdc
 8009f00:	24000ff0 	.word	0x24000ff0
 8009f04:	24001004 	.word	0x24001004
 8009f08:	24001008 	.word	0x24001008
 8009f0c:	240010b8 	.word	0x240010b8
 8009f10:	24001018 	.word	0x24001018
 8009f14:	0800f240 	.word	0x0800f240

08009f18 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009f18:	b480      	push	{r7}
 8009f1a:	b085      	sub	sp, #20
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	60f8      	str	r0, [r7, #12]
 8009f20:	60b9      	str	r1, [r7, #8]
 8009f22:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	3b04      	subs	r3, #4
 8009f28:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009f30:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	3b04      	subs	r3, #4
 8009f36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009f38:	68bb      	ldr	r3, [r7, #8]
 8009f3a:	f023 0201 	bic.w	r2, r3, #1
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	3b04      	subs	r3, #4
 8009f46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009f48:	4a0c      	ldr	r2, [pc, #48]	@ (8009f7c <pxPortInitialiseStack+0x64>)
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	3b14      	subs	r3, #20
 8009f52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009f54:	687a      	ldr	r2, [r7, #4]
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	3b04      	subs	r3, #4
 8009f5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	f06f 0202 	mvn.w	r2, #2
 8009f66:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	3b20      	subs	r3, #32
 8009f6c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009f6e:	68fb      	ldr	r3, [r7, #12]
}
 8009f70:	4618      	mov	r0, r3
 8009f72:	3714      	adds	r7, #20
 8009f74:	46bd      	mov	sp, r7
 8009f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7a:	4770      	bx	lr
 8009f7c:	08009f81 	.word	0x08009f81

08009f80 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009f80:	b480      	push	{r7}
 8009f82:	b085      	sub	sp, #20
 8009f84:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009f86:	2300      	movs	r3, #0
 8009f88:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009f8a:	4b13      	ldr	r3, [pc, #76]	@ (8009fd8 <prvTaskExitError+0x58>)
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f92:	d00b      	beq.n	8009fac <prvTaskExitError+0x2c>
	__asm volatile
 8009f94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f98:	f383 8811 	msr	BASEPRI, r3
 8009f9c:	f3bf 8f6f 	isb	sy
 8009fa0:	f3bf 8f4f 	dsb	sy
 8009fa4:	60fb      	str	r3, [r7, #12]
}
 8009fa6:	bf00      	nop
 8009fa8:	bf00      	nop
 8009faa:	e7fd      	b.n	8009fa8 <prvTaskExitError+0x28>
	__asm volatile
 8009fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fb0:	f383 8811 	msr	BASEPRI, r3
 8009fb4:	f3bf 8f6f 	isb	sy
 8009fb8:	f3bf 8f4f 	dsb	sy
 8009fbc:	60bb      	str	r3, [r7, #8]
}
 8009fbe:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009fc0:	bf00      	nop
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d0fc      	beq.n	8009fc2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009fc8:	bf00      	nop
 8009fca:	bf00      	nop
 8009fcc:	3714      	adds	r7, #20
 8009fce:	46bd      	mov	sp, r7
 8009fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd4:	4770      	bx	lr
 8009fd6:	bf00      	nop
 8009fd8:	24000010 	.word	0x24000010
 8009fdc:	00000000 	.word	0x00000000

08009fe0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009fe0:	4b07      	ldr	r3, [pc, #28]	@ (800a000 <pxCurrentTCBConst2>)
 8009fe2:	6819      	ldr	r1, [r3, #0]
 8009fe4:	6808      	ldr	r0, [r1, #0]
 8009fe6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fea:	f380 8809 	msr	PSP, r0
 8009fee:	f3bf 8f6f 	isb	sy
 8009ff2:	f04f 0000 	mov.w	r0, #0
 8009ff6:	f380 8811 	msr	BASEPRI, r0
 8009ffa:	4770      	bx	lr
 8009ffc:	f3af 8000 	nop.w

0800a000 <pxCurrentTCBConst2>:
 800a000:	24000adc 	.word	0x24000adc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a004:	bf00      	nop
 800a006:	bf00      	nop

0800a008 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a008:	4808      	ldr	r0, [pc, #32]	@ (800a02c <prvPortStartFirstTask+0x24>)
 800a00a:	6800      	ldr	r0, [r0, #0]
 800a00c:	6800      	ldr	r0, [r0, #0]
 800a00e:	f380 8808 	msr	MSP, r0
 800a012:	f04f 0000 	mov.w	r0, #0
 800a016:	f380 8814 	msr	CONTROL, r0
 800a01a:	b662      	cpsie	i
 800a01c:	b661      	cpsie	f
 800a01e:	f3bf 8f4f 	dsb	sy
 800a022:	f3bf 8f6f 	isb	sy
 800a026:	df00      	svc	0
 800a028:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a02a:	bf00      	nop
 800a02c:	e000ed08 	.word	0xe000ed08

0800a030 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a030:	b580      	push	{r7, lr}
 800a032:	b086      	sub	sp, #24
 800a034:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a036:	4b47      	ldr	r3, [pc, #284]	@ (800a154 <xPortStartScheduler+0x124>)
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	4a47      	ldr	r2, [pc, #284]	@ (800a158 <xPortStartScheduler+0x128>)
 800a03c:	4293      	cmp	r3, r2
 800a03e:	d10b      	bne.n	800a058 <xPortStartScheduler+0x28>
	__asm volatile
 800a040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a044:	f383 8811 	msr	BASEPRI, r3
 800a048:	f3bf 8f6f 	isb	sy
 800a04c:	f3bf 8f4f 	dsb	sy
 800a050:	613b      	str	r3, [r7, #16]
}
 800a052:	bf00      	nop
 800a054:	bf00      	nop
 800a056:	e7fd      	b.n	800a054 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a058:	4b3e      	ldr	r3, [pc, #248]	@ (800a154 <xPortStartScheduler+0x124>)
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	4a3f      	ldr	r2, [pc, #252]	@ (800a15c <xPortStartScheduler+0x12c>)
 800a05e:	4293      	cmp	r3, r2
 800a060:	d10b      	bne.n	800a07a <xPortStartScheduler+0x4a>
	__asm volatile
 800a062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a066:	f383 8811 	msr	BASEPRI, r3
 800a06a:	f3bf 8f6f 	isb	sy
 800a06e:	f3bf 8f4f 	dsb	sy
 800a072:	60fb      	str	r3, [r7, #12]
}
 800a074:	bf00      	nop
 800a076:	bf00      	nop
 800a078:	e7fd      	b.n	800a076 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a07a:	4b39      	ldr	r3, [pc, #228]	@ (800a160 <xPortStartScheduler+0x130>)
 800a07c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a07e:	697b      	ldr	r3, [r7, #20]
 800a080:	781b      	ldrb	r3, [r3, #0]
 800a082:	b2db      	uxtb	r3, r3
 800a084:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a086:	697b      	ldr	r3, [r7, #20]
 800a088:	22ff      	movs	r2, #255	@ 0xff
 800a08a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a08c:	697b      	ldr	r3, [r7, #20]
 800a08e:	781b      	ldrb	r3, [r3, #0]
 800a090:	b2db      	uxtb	r3, r3
 800a092:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a094:	78fb      	ldrb	r3, [r7, #3]
 800a096:	b2db      	uxtb	r3, r3
 800a098:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a09c:	b2da      	uxtb	r2, r3
 800a09e:	4b31      	ldr	r3, [pc, #196]	@ (800a164 <xPortStartScheduler+0x134>)
 800a0a0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a0a2:	4b31      	ldr	r3, [pc, #196]	@ (800a168 <xPortStartScheduler+0x138>)
 800a0a4:	2207      	movs	r2, #7
 800a0a6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a0a8:	e009      	b.n	800a0be <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a0aa:	4b2f      	ldr	r3, [pc, #188]	@ (800a168 <xPortStartScheduler+0x138>)
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	3b01      	subs	r3, #1
 800a0b0:	4a2d      	ldr	r2, [pc, #180]	@ (800a168 <xPortStartScheduler+0x138>)
 800a0b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a0b4:	78fb      	ldrb	r3, [r7, #3]
 800a0b6:	b2db      	uxtb	r3, r3
 800a0b8:	005b      	lsls	r3, r3, #1
 800a0ba:	b2db      	uxtb	r3, r3
 800a0bc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a0be:	78fb      	ldrb	r3, [r7, #3]
 800a0c0:	b2db      	uxtb	r3, r3
 800a0c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a0c6:	2b80      	cmp	r3, #128	@ 0x80
 800a0c8:	d0ef      	beq.n	800a0aa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a0ca:	4b27      	ldr	r3, [pc, #156]	@ (800a168 <xPortStartScheduler+0x138>)
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	f1c3 0307 	rsb	r3, r3, #7
 800a0d2:	2b04      	cmp	r3, #4
 800a0d4:	d00b      	beq.n	800a0ee <xPortStartScheduler+0xbe>
	__asm volatile
 800a0d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0da:	f383 8811 	msr	BASEPRI, r3
 800a0de:	f3bf 8f6f 	isb	sy
 800a0e2:	f3bf 8f4f 	dsb	sy
 800a0e6:	60bb      	str	r3, [r7, #8]
}
 800a0e8:	bf00      	nop
 800a0ea:	bf00      	nop
 800a0ec:	e7fd      	b.n	800a0ea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a0ee:	4b1e      	ldr	r3, [pc, #120]	@ (800a168 <xPortStartScheduler+0x138>)
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	021b      	lsls	r3, r3, #8
 800a0f4:	4a1c      	ldr	r2, [pc, #112]	@ (800a168 <xPortStartScheduler+0x138>)
 800a0f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a0f8:	4b1b      	ldr	r3, [pc, #108]	@ (800a168 <xPortStartScheduler+0x138>)
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a100:	4a19      	ldr	r2, [pc, #100]	@ (800a168 <xPortStartScheduler+0x138>)
 800a102:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	b2da      	uxtb	r2, r3
 800a108:	697b      	ldr	r3, [r7, #20]
 800a10a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a10c:	4b17      	ldr	r3, [pc, #92]	@ (800a16c <xPortStartScheduler+0x13c>)
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	4a16      	ldr	r2, [pc, #88]	@ (800a16c <xPortStartScheduler+0x13c>)
 800a112:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a116:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a118:	4b14      	ldr	r3, [pc, #80]	@ (800a16c <xPortStartScheduler+0x13c>)
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	4a13      	ldr	r2, [pc, #76]	@ (800a16c <xPortStartScheduler+0x13c>)
 800a11e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a122:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a124:	f000 f9a6 	bl	800a474 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a128:	4b11      	ldr	r3, [pc, #68]	@ (800a170 <xPortStartScheduler+0x140>)
 800a12a:	2200      	movs	r2, #0
 800a12c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a12e:	f000 f9dd 	bl	800a4ec <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a132:	4b10      	ldr	r3, [pc, #64]	@ (800a174 <xPortStartScheduler+0x144>)
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	4a0f      	ldr	r2, [pc, #60]	@ (800a174 <xPortStartScheduler+0x144>)
 800a138:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a13c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a13e:	f7ff ff63 	bl	800a008 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a142:	f7fe fed7 	bl	8008ef4 <vTaskSwitchContext>
	prvTaskExitError();
 800a146:	f7ff ff1b 	bl	8009f80 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a14a:	2300      	movs	r3, #0
}
 800a14c:	4618      	mov	r0, r3
 800a14e:	3718      	adds	r7, #24
 800a150:	46bd      	mov	sp, r7
 800a152:	bd80      	pop	{r7, pc}
 800a154:	e000ed00 	.word	0xe000ed00
 800a158:	410fc271 	.word	0x410fc271
 800a15c:	410fc270 	.word	0x410fc270
 800a160:	e000e400 	.word	0xe000e400
 800a164:	24001114 	.word	0x24001114
 800a168:	24001118 	.word	0x24001118
 800a16c:	e000ed20 	.word	0xe000ed20
 800a170:	24000010 	.word	0x24000010
 800a174:	e000ef34 	.word	0xe000ef34

0800a178 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a178:	b480      	push	{r7}
 800a17a:	b083      	sub	sp, #12
 800a17c:	af00      	add	r7, sp, #0
	__asm volatile
 800a17e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a182:	f383 8811 	msr	BASEPRI, r3
 800a186:	f3bf 8f6f 	isb	sy
 800a18a:	f3bf 8f4f 	dsb	sy
 800a18e:	607b      	str	r3, [r7, #4]
}
 800a190:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a192:	4b10      	ldr	r3, [pc, #64]	@ (800a1d4 <vPortEnterCritical+0x5c>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	3301      	adds	r3, #1
 800a198:	4a0e      	ldr	r2, [pc, #56]	@ (800a1d4 <vPortEnterCritical+0x5c>)
 800a19a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a19c:	4b0d      	ldr	r3, [pc, #52]	@ (800a1d4 <vPortEnterCritical+0x5c>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	2b01      	cmp	r3, #1
 800a1a2:	d110      	bne.n	800a1c6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a1a4:	4b0c      	ldr	r3, [pc, #48]	@ (800a1d8 <vPortEnterCritical+0x60>)
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	b2db      	uxtb	r3, r3
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d00b      	beq.n	800a1c6 <vPortEnterCritical+0x4e>
	__asm volatile
 800a1ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1b2:	f383 8811 	msr	BASEPRI, r3
 800a1b6:	f3bf 8f6f 	isb	sy
 800a1ba:	f3bf 8f4f 	dsb	sy
 800a1be:	603b      	str	r3, [r7, #0]
}
 800a1c0:	bf00      	nop
 800a1c2:	bf00      	nop
 800a1c4:	e7fd      	b.n	800a1c2 <vPortEnterCritical+0x4a>
	}
}
 800a1c6:	bf00      	nop
 800a1c8:	370c      	adds	r7, #12
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d0:	4770      	bx	lr
 800a1d2:	bf00      	nop
 800a1d4:	24000010 	.word	0x24000010
 800a1d8:	e000ed04 	.word	0xe000ed04

0800a1dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a1dc:	b480      	push	{r7}
 800a1de:	b083      	sub	sp, #12
 800a1e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a1e2:	4b12      	ldr	r3, [pc, #72]	@ (800a22c <vPortExitCritical+0x50>)
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d10b      	bne.n	800a202 <vPortExitCritical+0x26>
	__asm volatile
 800a1ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1ee:	f383 8811 	msr	BASEPRI, r3
 800a1f2:	f3bf 8f6f 	isb	sy
 800a1f6:	f3bf 8f4f 	dsb	sy
 800a1fa:	607b      	str	r3, [r7, #4]
}
 800a1fc:	bf00      	nop
 800a1fe:	bf00      	nop
 800a200:	e7fd      	b.n	800a1fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a202:	4b0a      	ldr	r3, [pc, #40]	@ (800a22c <vPortExitCritical+0x50>)
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	3b01      	subs	r3, #1
 800a208:	4a08      	ldr	r2, [pc, #32]	@ (800a22c <vPortExitCritical+0x50>)
 800a20a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a20c:	4b07      	ldr	r3, [pc, #28]	@ (800a22c <vPortExitCritical+0x50>)
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d105      	bne.n	800a220 <vPortExitCritical+0x44>
 800a214:	2300      	movs	r3, #0
 800a216:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a218:	683b      	ldr	r3, [r7, #0]
 800a21a:	f383 8811 	msr	BASEPRI, r3
}
 800a21e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a220:	bf00      	nop
 800a222:	370c      	adds	r7, #12
 800a224:	46bd      	mov	sp, r7
 800a226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22a:	4770      	bx	lr
 800a22c:	24000010 	.word	0x24000010

0800a230 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a230:	f3ef 8009 	mrs	r0, PSP
 800a234:	f3bf 8f6f 	isb	sy
 800a238:	4b15      	ldr	r3, [pc, #84]	@ (800a290 <pxCurrentTCBConst>)
 800a23a:	681a      	ldr	r2, [r3, #0]
 800a23c:	f01e 0f10 	tst.w	lr, #16
 800a240:	bf08      	it	eq
 800a242:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a246:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a24a:	6010      	str	r0, [r2, #0]
 800a24c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a250:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a254:	f380 8811 	msr	BASEPRI, r0
 800a258:	f3bf 8f4f 	dsb	sy
 800a25c:	f3bf 8f6f 	isb	sy
 800a260:	f7fe fe48 	bl	8008ef4 <vTaskSwitchContext>
 800a264:	f04f 0000 	mov.w	r0, #0
 800a268:	f380 8811 	msr	BASEPRI, r0
 800a26c:	bc09      	pop	{r0, r3}
 800a26e:	6819      	ldr	r1, [r3, #0]
 800a270:	6808      	ldr	r0, [r1, #0]
 800a272:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a276:	f01e 0f10 	tst.w	lr, #16
 800a27a:	bf08      	it	eq
 800a27c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a280:	f380 8809 	msr	PSP, r0
 800a284:	f3bf 8f6f 	isb	sy
 800a288:	4770      	bx	lr
 800a28a:	bf00      	nop
 800a28c:	f3af 8000 	nop.w

0800a290 <pxCurrentTCBConst>:
 800a290:	24000adc 	.word	0x24000adc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a294:	bf00      	nop
 800a296:	bf00      	nop

0800a298 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b082      	sub	sp, #8
 800a29c:	af00      	add	r7, sp, #0
	__asm volatile
 800a29e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2a2:	f383 8811 	msr	BASEPRI, r3
 800a2a6:	f3bf 8f6f 	isb	sy
 800a2aa:	f3bf 8f4f 	dsb	sy
 800a2ae:	607b      	str	r3, [r7, #4]
}
 800a2b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a2b2:	f7fe fd65 	bl	8008d80 <xTaskIncrementTick>
 800a2b6:	4603      	mov	r3, r0
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d003      	beq.n	800a2c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a2bc:	4b06      	ldr	r3, [pc, #24]	@ (800a2d8 <xPortSysTickHandler+0x40>)
 800a2be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a2c2:	601a      	str	r2, [r3, #0]
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a2c8:	683b      	ldr	r3, [r7, #0]
 800a2ca:	f383 8811 	msr	BASEPRI, r3
}
 800a2ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a2d0:	bf00      	nop
 800a2d2:	3708      	adds	r7, #8
 800a2d4:	46bd      	mov	sp, r7
 800a2d6:	bd80      	pop	{r7, pc}
 800a2d8:	e000ed04 	.word	0xe000ed04

0800a2dc <vPortSuppressTicksAndSleep>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE == 1 )

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b088      	sub	sp, #32
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 800a2e4:	4b5d      	ldr	r3, [pc, #372]	@ (800a45c <vPortSuppressTicksAndSleep+0x180>)
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	687a      	ldr	r2, [r7, #4]
 800a2ea:	429a      	cmp	r2, r3
 800a2ec:	d902      	bls.n	800a2f4 <vPortSuppressTicksAndSleep+0x18>
		{
			xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
 800a2ee:	4b5b      	ldr	r3, [pc, #364]	@ (800a45c <vPortSuppressTicksAndSleep+0x180>)
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	607b      	str	r3, [r7, #4]

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 800a2f4:	4b5a      	ldr	r3, [pc, #360]	@ (800a460 <vPortSuppressTicksAndSleep+0x184>)
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	4a59      	ldr	r2, [pc, #356]	@ (800a460 <vPortSuppressTicksAndSleep+0x184>)
 800a2fa:	f023 0301 	bic.w	r3, r3, #1
 800a2fe:	6013      	str	r3, [r2, #0]

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 800a300:	4b58      	ldr	r3, [pc, #352]	@ (800a464 <vPortSuppressTicksAndSleep+0x188>)
 800a302:	681a      	ldr	r2, [r3, #0]
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	3b01      	subs	r3, #1
 800a308:	4957      	ldr	r1, [pc, #348]	@ (800a468 <vPortSuppressTicksAndSleep+0x18c>)
 800a30a:	6809      	ldr	r1, [r1, #0]
 800a30c:	fb01 f303 	mul.w	r3, r1, r3
 800a310:	4413      	add	r3, r2
 800a312:	61fb      	str	r3, [r7, #28]
		if( ulReloadValue > ulStoppedTimerCompensation )
 800a314:	4b55      	ldr	r3, [pc, #340]	@ (800a46c <vPortSuppressTicksAndSleep+0x190>)
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	69fa      	ldr	r2, [r7, #28]
 800a31a:	429a      	cmp	r2, r3
 800a31c:	d904      	bls.n	800a328 <vPortSuppressTicksAndSleep+0x4c>
		{
			ulReloadValue -= ulStoppedTimerCompensation;
 800a31e:	4b53      	ldr	r3, [pc, #332]	@ (800a46c <vPortSuppressTicksAndSleep+0x190>)
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	69fa      	ldr	r2, [r7, #28]
 800a324:	1ad3      	subs	r3, r2, r3
 800a326:	61fb      	str	r3, [r7, #28]
		}

		/* Enter a critical section but don't use the taskENTER_CRITICAL()
		method as that will mask interrupts that should exit sleep mode. */
		__asm volatile( "cpsid i" ::: "memory" );
 800a328:	b672      	cpsid	i
		__asm volatile( "dsb" );
 800a32a:	f3bf 8f4f 	dsb	sy
		__asm volatile( "isb" );
 800a32e:	f3bf 8f6f 	isb	sy

		/* If a context switch is pending or a task is waiting for the scheduler
		to be unsuspended then abandon the low power entry. */
		if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 800a332:	f7fe ffc3 	bl	80092bc <eTaskConfirmSleepModeStatus>
 800a336:	4603      	mov	r3, r0
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d110      	bne.n	800a35e <vPortSuppressTicksAndSleep+0x82>
		{
			/* Restart from whatever is left in the count register to complete
			this tick period. */
			portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 800a33c:	4b49      	ldr	r3, [pc, #292]	@ (800a464 <vPortSuppressTicksAndSleep+0x188>)
 800a33e:	4a4c      	ldr	r2, [pc, #304]	@ (800a470 <vPortSuppressTicksAndSleep+0x194>)
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	6013      	str	r3, [r2, #0]

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800a344:	4b46      	ldr	r3, [pc, #280]	@ (800a460 <vPortSuppressTicksAndSleep+0x184>)
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	4a45      	ldr	r2, [pc, #276]	@ (800a460 <vPortSuppressTicksAndSleep+0x184>)
 800a34a:	f043 0301 	orr.w	r3, r3, #1
 800a34e:	6013      	str	r3, [r2, #0]

			/* Reset the reload register to the value required for normal tick
			periods. */
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 800a350:	4b45      	ldr	r3, [pc, #276]	@ (800a468 <vPortSuppressTicksAndSleep+0x18c>)
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	4a46      	ldr	r2, [pc, #280]	@ (800a470 <vPortSuppressTicksAndSleep+0x194>)
 800a356:	3b01      	subs	r3, #1
 800a358:	6013      	str	r3, [r2, #0]

			/* Re-enable interrupts - see comments above the cpsid instruction()
			above. */
			__asm volatile( "cpsie i" ::: "memory" );
 800a35a:	b662      	cpsie	i
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;

			/* Exit with interrupts enabled. */
			__asm volatile( "cpsie i" ::: "memory" );
		}
	}
 800a35c:	e079      	b.n	800a452 <vPortSuppressTicksAndSleep+0x176>
			portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
 800a35e:	4a44      	ldr	r2, [pc, #272]	@ (800a470 <vPortSuppressTicksAndSleep+0x194>)
 800a360:	69fb      	ldr	r3, [r7, #28]
 800a362:	6013      	str	r3, [r2, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a364:	4b3f      	ldr	r3, [pc, #252]	@ (800a464 <vPortSuppressTicksAndSleep+0x188>)
 800a366:	2200      	movs	r2, #0
 800a368:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800a36a:	4b3d      	ldr	r3, [pc, #244]	@ (800a460 <vPortSuppressTicksAndSleep+0x184>)
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	4a3c      	ldr	r2, [pc, #240]	@ (800a460 <vPortSuppressTicksAndSleep+0x184>)
 800a370:	f043 0301 	orr.w	r3, r3, #1
 800a374:	6013      	str	r3, [r2, #0]
			xModifiableIdleTime = xExpectedIdleTime;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	613b      	str	r3, [r7, #16]
			configPRE_SLEEP_PROCESSING( xModifiableIdleTime );
 800a37a:	2300      	movs	r3, #0
 800a37c:	613b      	str	r3, [r7, #16]
 800a37e:	6938      	ldr	r0, [r7, #16]
 800a380:	f7f6 fb7a 	bl	8000a78 <PreSleepProcessing>
			if( xModifiableIdleTime > 0 )
 800a384:	693b      	ldr	r3, [r7, #16]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d004      	beq.n	800a394 <vPortSuppressTicksAndSleep+0xb8>
				__asm volatile( "dsb" ::: "memory" );
 800a38a:	f3bf 8f4f 	dsb	sy
				__asm volatile( "wfi" );
 800a38e:	bf30      	wfi
				__asm volatile( "isb" );
 800a390:	f3bf 8f6f 	isb	sy
			configPOST_SLEEP_PROCESSING( xExpectedIdleTime );
 800a394:	6878      	ldr	r0, [r7, #4]
 800a396:	f7f6 fb79 	bl	8000a8c <PostSleepProcessing>
			__asm volatile( "cpsie i" ::: "memory" );
 800a39a:	b662      	cpsie	i
			__asm volatile( "dsb" );
 800a39c:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 800a3a0:	f3bf 8f6f 	isb	sy
			__asm volatile( "cpsid i" ::: "memory" );
 800a3a4:	b672      	cpsid	i
			__asm volatile( "dsb" );
 800a3a6:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 800a3aa:	f3bf 8f6f 	isb	sy
			portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT );
 800a3ae:	4b2c      	ldr	r3, [pc, #176]	@ (800a460 <vPortSuppressTicksAndSleep+0x184>)
 800a3b0:	2206      	movs	r2, #6
 800a3b2:	601a      	str	r2, [r3, #0]
			if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
 800a3b4:	4b2a      	ldr	r3, [pc, #168]	@ (800a460 <vPortSuppressTicksAndSleep+0x184>)
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d01d      	beq.n	800a3fc <vPortSuppressTicksAndSleep+0x120>
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 800a3c0:	4b29      	ldr	r3, [pc, #164]	@ (800a468 <vPortSuppressTicksAndSleep+0x18c>)
 800a3c2:	681a      	ldr	r2, [r3, #0]
 800a3c4:	4b27      	ldr	r3, [pc, #156]	@ (800a464 <vPortSuppressTicksAndSleep+0x188>)
 800a3c6:	6819      	ldr	r1, [r3, #0]
 800a3c8:	69fb      	ldr	r3, [r7, #28]
 800a3ca:	1acb      	subs	r3, r1, r3
 800a3cc:	4413      	add	r3, r2
 800a3ce:	3b01      	subs	r3, #1
 800a3d0:	617b      	str	r3, [r7, #20]
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 800a3d2:	4b26      	ldr	r3, [pc, #152]	@ (800a46c <vPortSuppressTicksAndSleep+0x190>)
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	697a      	ldr	r2, [r7, #20]
 800a3d8:	429a      	cmp	r2, r3
 800a3da:	d304      	bcc.n	800a3e6 <vPortSuppressTicksAndSleep+0x10a>
 800a3dc:	4b22      	ldr	r3, [pc, #136]	@ (800a468 <vPortSuppressTicksAndSleep+0x18c>)
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	697a      	ldr	r2, [r7, #20]
 800a3e2:	429a      	cmp	r2, r3
 800a3e4:	d903      	bls.n	800a3ee <vPortSuppressTicksAndSleep+0x112>
					ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
 800a3e6:	4b20      	ldr	r3, [pc, #128]	@ (800a468 <vPortSuppressTicksAndSleep+0x18c>)
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	3b01      	subs	r3, #1
 800a3ec:	617b      	str	r3, [r7, #20]
				portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
 800a3ee:	4a20      	ldr	r2, [pc, #128]	@ (800a470 <vPortSuppressTicksAndSleep+0x194>)
 800a3f0:	697b      	ldr	r3, [r7, #20]
 800a3f2:	6013      	str	r3, [r2, #0]
				ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	3b01      	subs	r3, #1
 800a3f8:	61bb      	str	r3, [r7, #24]
 800a3fa:	e018      	b.n	800a42e <vPortSuppressTicksAndSleep+0x152>
				ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
 800a3fc:	4b1a      	ldr	r3, [pc, #104]	@ (800a468 <vPortSuppressTicksAndSleep+0x18c>)
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	687a      	ldr	r2, [r7, #4]
 800a402:	fb03 f202 	mul.w	r2, r3, r2
 800a406:	4b17      	ldr	r3, [pc, #92]	@ (800a464 <vPortSuppressTicksAndSleep+0x188>)
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	1ad3      	subs	r3, r2, r3
 800a40c:	60fb      	str	r3, [r7, #12]
				ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
 800a40e:	4b16      	ldr	r3, [pc, #88]	@ (800a468 <vPortSuppressTicksAndSleep+0x18c>)
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	68fa      	ldr	r2, [r7, #12]
 800a414:	fbb2 f3f3 	udiv	r3, r2, r3
 800a418:	61bb      	str	r3, [r7, #24]
				portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1UL ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
 800a41a:	69bb      	ldr	r3, [r7, #24]
 800a41c:	3301      	adds	r3, #1
 800a41e:	4a12      	ldr	r2, [pc, #72]	@ (800a468 <vPortSuppressTicksAndSleep+0x18c>)
 800a420:	6812      	ldr	r2, [r2, #0]
 800a422:	fb03 f202 	mul.w	r2, r3, r2
 800a426:	4912      	ldr	r1, [pc, #72]	@ (800a470 <vPortSuppressTicksAndSleep+0x194>)
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	1ad3      	subs	r3, r2, r3
 800a42c:	600b      	str	r3, [r1, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a42e:	4b0d      	ldr	r3, [pc, #52]	@ (800a464 <vPortSuppressTicksAndSleep+0x188>)
 800a430:	2200      	movs	r2, #0
 800a432:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800a434:	4b0a      	ldr	r3, [pc, #40]	@ (800a460 <vPortSuppressTicksAndSleep+0x184>)
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	4a09      	ldr	r2, [pc, #36]	@ (800a460 <vPortSuppressTicksAndSleep+0x184>)
 800a43a:	f043 0301 	orr.w	r3, r3, #1
 800a43e:	6013      	str	r3, [r2, #0]
			vTaskStepTick( ulCompleteTickPeriods );
 800a440:	69b8      	ldr	r0, [r7, #24]
 800a442:	f7fe fc75 	bl	8008d30 <vTaskStepTick>
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 800a446:	4b08      	ldr	r3, [pc, #32]	@ (800a468 <vPortSuppressTicksAndSleep+0x18c>)
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	4a09      	ldr	r2, [pc, #36]	@ (800a470 <vPortSuppressTicksAndSleep+0x194>)
 800a44c:	3b01      	subs	r3, #1
 800a44e:	6013      	str	r3, [r2, #0]
			__asm volatile( "cpsie i" ::: "memory" );
 800a450:	b662      	cpsie	i
	}
 800a452:	bf00      	nop
 800a454:	3720      	adds	r7, #32
 800a456:	46bd      	mov	sp, r7
 800a458:	bd80      	pop	{r7, pc}
 800a45a:	bf00      	nop
 800a45c:	2400110c 	.word	0x2400110c
 800a460:	e000e010 	.word	0xe000e010
 800a464:	e000e018 	.word	0xe000e018
 800a468:	24001108 	.word	0x24001108
 800a46c:	24001110 	.word	0x24001110
 800a470:	e000e014 	.word	0xe000e014

0800a474 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a474:	b480      	push	{r7}
 800a476:	af00      	add	r7, sp, #0
	/* Calculate the constants required to configure the tick interrupt. */
	#if( configUSE_TICKLESS_IDLE == 1 )
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 800a478:	4b14      	ldr	r3, [pc, #80]	@ (800a4cc <vPortSetupTimerInterrupt+0x58>)
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	4a14      	ldr	r2, [pc, #80]	@ (800a4d0 <vPortSetupTimerInterrupt+0x5c>)
 800a47e:	fba2 2303 	umull	r2, r3, r2, r3
 800a482:	099b      	lsrs	r3, r3, #6
 800a484:	4a13      	ldr	r2, [pc, #76]	@ (800a4d4 <vPortSetupTimerInterrupt+0x60>)
 800a486:	6013      	str	r3, [r2, #0]
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 800a488:	4b12      	ldr	r3, [pc, #72]	@ (800a4d4 <vPortSetupTimerInterrupt+0x60>)
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 800a490:	fbb2 f3f3 	udiv	r3, r2, r3
 800a494:	4a10      	ldr	r2, [pc, #64]	@ (800a4d8 <vPortSetupTimerInterrupt+0x64>)
 800a496:	6013      	str	r3, [r2, #0]
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 800a498:	4b10      	ldr	r3, [pc, #64]	@ (800a4dc <vPortSetupTimerInterrupt+0x68>)
 800a49a:	222d      	movs	r2, #45	@ 0x2d
 800a49c:	601a      	str	r2, [r3, #0]
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a49e:	4b10      	ldr	r3, [pc, #64]	@ (800a4e0 <vPortSetupTimerInterrupt+0x6c>)
 800a4a0:	2200      	movs	r2, #0
 800a4a2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a4a4:	4b0f      	ldr	r3, [pc, #60]	@ (800a4e4 <vPortSetupTimerInterrupt+0x70>)
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a4aa:	4b08      	ldr	r3, [pc, #32]	@ (800a4cc <vPortSetupTimerInterrupt+0x58>)
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	4a08      	ldr	r2, [pc, #32]	@ (800a4d0 <vPortSetupTimerInterrupt+0x5c>)
 800a4b0:	fba2 2303 	umull	r2, r3, r2, r3
 800a4b4:	099b      	lsrs	r3, r3, #6
 800a4b6:	4a0c      	ldr	r2, [pc, #48]	@ (800a4e8 <vPortSetupTimerInterrupt+0x74>)
 800a4b8:	3b01      	subs	r3, #1
 800a4ba:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a4bc:	4b08      	ldr	r3, [pc, #32]	@ (800a4e0 <vPortSetupTimerInterrupt+0x6c>)
 800a4be:	2207      	movs	r2, #7
 800a4c0:	601a      	str	r2, [r3, #0]
}
 800a4c2:	bf00      	nop
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ca:	4770      	bx	lr
 800a4cc:	24000000 	.word	0x24000000
 800a4d0:	10624dd3 	.word	0x10624dd3
 800a4d4:	24001108 	.word	0x24001108
 800a4d8:	2400110c 	.word	0x2400110c
 800a4dc:	24001110 	.word	0x24001110
 800a4e0:	e000e010 	.word	0xe000e010
 800a4e4:	e000e018 	.word	0xe000e018
 800a4e8:	e000e014 	.word	0xe000e014

0800a4ec <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a4ec:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a4fc <vPortEnableVFP+0x10>
 800a4f0:	6801      	ldr	r1, [r0, #0]
 800a4f2:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a4f6:	6001      	str	r1, [r0, #0]
 800a4f8:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a4fa:	bf00      	nop
 800a4fc:	e000ed88 	.word	0xe000ed88

0800a500 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a500:	b480      	push	{r7}
 800a502:	b085      	sub	sp, #20
 800a504:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a506:	f3ef 8305 	mrs	r3, IPSR
 800a50a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	2b0f      	cmp	r3, #15
 800a510:	d915      	bls.n	800a53e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a512:	4a18      	ldr	r2, [pc, #96]	@ (800a574 <vPortValidateInterruptPriority+0x74>)
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	4413      	add	r3, r2
 800a518:	781b      	ldrb	r3, [r3, #0]
 800a51a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a51c:	4b16      	ldr	r3, [pc, #88]	@ (800a578 <vPortValidateInterruptPriority+0x78>)
 800a51e:	781b      	ldrb	r3, [r3, #0]
 800a520:	7afa      	ldrb	r2, [r7, #11]
 800a522:	429a      	cmp	r2, r3
 800a524:	d20b      	bcs.n	800a53e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a52a:	f383 8811 	msr	BASEPRI, r3
 800a52e:	f3bf 8f6f 	isb	sy
 800a532:	f3bf 8f4f 	dsb	sy
 800a536:	607b      	str	r3, [r7, #4]
}
 800a538:	bf00      	nop
 800a53a:	bf00      	nop
 800a53c:	e7fd      	b.n	800a53a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a53e:	4b0f      	ldr	r3, [pc, #60]	@ (800a57c <vPortValidateInterruptPriority+0x7c>)
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a546:	4b0e      	ldr	r3, [pc, #56]	@ (800a580 <vPortValidateInterruptPriority+0x80>)
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	429a      	cmp	r2, r3
 800a54c:	d90b      	bls.n	800a566 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a54e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a552:	f383 8811 	msr	BASEPRI, r3
 800a556:	f3bf 8f6f 	isb	sy
 800a55a:	f3bf 8f4f 	dsb	sy
 800a55e:	603b      	str	r3, [r7, #0]
}
 800a560:	bf00      	nop
 800a562:	bf00      	nop
 800a564:	e7fd      	b.n	800a562 <vPortValidateInterruptPriority+0x62>
	}
 800a566:	bf00      	nop
 800a568:	3714      	adds	r7, #20
 800a56a:	46bd      	mov	sp, r7
 800a56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a570:	4770      	bx	lr
 800a572:	bf00      	nop
 800a574:	e000e3f0 	.word	0xe000e3f0
 800a578:	24001114 	.word	0x24001114
 800a57c:	e000ed0c 	.word	0xe000ed0c
 800a580:	24001118 	.word	0x24001118

0800a584 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a584:	b580      	push	{r7, lr}
 800a586:	b08a      	sub	sp, #40	@ 0x28
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a58c:	2300      	movs	r3, #0
 800a58e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a590:	f7fe fada 	bl	8008b48 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a594:	4b5c      	ldr	r3, [pc, #368]	@ (800a708 <pvPortMalloc+0x184>)
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d101      	bne.n	800a5a0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a59c:	f000 f924 	bl	800a7e8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a5a0:	4b5a      	ldr	r3, [pc, #360]	@ (800a70c <pvPortMalloc+0x188>)
 800a5a2:	681a      	ldr	r2, [r3, #0]
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	4013      	ands	r3, r2
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	f040 8095 	bne.w	800a6d8 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d01e      	beq.n	800a5f2 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a5b4:	2208      	movs	r2, #8
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	4413      	add	r3, r2
 800a5ba:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	f003 0307 	and.w	r3, r3, #7
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d015      	beq.n	800a5f2 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	f023 0307 	bic.w	r3, r3, #7
 800a5cc:	3308      	adds	r3, #8
 800a5ce:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	f003 0307 	and.w	r3, r3, #7
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d00b      	beq.n	800a5f2 <pvPortMalloc+0x6e>
	__asm volatile
 800a5da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5de:	f383 8811 	msr	BASEPRI, r3
 800a5e2:	f3bf 8f6f 	isb	sy
 800a5e6:	f3bf 8f4f 	dsb	sy
 800a5ea:	617b      	str	r3, [r7, #20]
}
 800a5ec:	bf00      	nop
 800a5ee:	bf00      	nop
 800a5f0:	e7fd      	b.n	800a5ee <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d06f      	beq.n	800a6d8 <pvPortMalloc+0x154>
 800a5f8:	4b45      	ldr	r3, [pc, #276]	@ (800a710 <pvPortMalloc+0x18c>)
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	687a      	ldr	r2, [r7, #4]
 800a5fe:	429a      	cmp	r2, r3
 800a600:	d86a      	bhi.n	800a6d8 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a602:	4b44      	ldr	r3, [pc, #272]	@ (800a714 <pvPortMalloc+0x190>)
 800a604:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a606:	4b43      	ldr	r3, [pc, #268]	@ (800a714 <pvPortMalloc+0x190>)
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a60c:	e004      	b.n	800a618 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a60e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a610:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a61a:	685b      	ldr	r3, [r3, #4]
 800a61c:	687a      	ldr	r2, [r7, #4]
 800a61e:	429a      	cmp	r2, r3
 800a620:	d903      	bls.n	800a62a <pvPortMalloc+0xa6>
 800a622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	2b00      	cmp	r3, #0
 800a628:	d1f1      	bne.n	800a60e <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a62a:	4b37      	ldr	r3, [pc, #220]	@ (800a708 <pvPortMalloc+0x184>)
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a630:	429a      	cmp	r2, r3
 800a632:	d051      	beq.n	800a6d8 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a634:	6a3b      	ldr	r3, [r7, #32]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	2208      	movs	r2, #8
 800a63a:	4413      	add	r3, r2
 800a63c:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a63e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a640:	681a      	ldr	r2, [r3, #0]
 800a642:	6a3b      	ldr	r3, [r7, #32]
 800a644:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a648:	685a      	ldr	r2, [r3, #4]
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	1ad2      	subs	r2, r2, r3
 800a64e:	2308      	movs	r3, #8
 800a650:	005b      	lsls	r3, r3, #1
 800a652:	429a      	cmp	r2, r3
 800a654:	d920      	bls.n	800a698 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a656:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	4413      	add	r3, r2
 800a65c:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a65e:	69bb      	ldr	r3, [r7, #24]
 800a660:	f003 0307 	and.w	r3, r3, #7
 800a664:	2b00      	cmp	r3, #0
 800a666:	d00b      	beq.n	800a680 <pvPortMalloc+0xfc>
	__asm volatile
 800a668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a66c:	f383 8811 	msr	BASEPRI, r3
 800a670:	f3bf 8f6f 	isb	sy
 800a674:	f3bf 8f4f 	dsb	sy
 800a678:	613b      	str	r3, [r7, #16]
}
 800a67a:	bf00      	nop
 800a67c:	bf00      	nop
 800a67e:	e7fd      	b.n	800a67c <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a682:	685a      	ldr	r2, [r3, #4]
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	1ad2      	subs	r2, r2, r3
 800a688:	69bb      	ldr	r3, [r7, #24]
 800a68a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a68c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a68e:	687a      	ldr	r2, [r7, #4]
 800a690:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a692:	69b8      	ldr	r0, [r7, #24]
 800a694:	f000 f90a 	bl	800a8ac <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a698:	4b1d      	ldr	r3, [pc, #116]	@ (800a710 <pvPortMalloc+0x18c>)
 800a69a:	681a      	ldr	r2, [r3, #0]
 800a69c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a69e:	685b      	ldr	r3, [r3, #4]
 800a6a0:	1ad3      	subs	r3, r2, r3
 800a6a2:	4a1b      	ldr	r2, [pc, #108]	@ (800a710 <pvPortMalloc+0x18c>)
 800a6a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a6a6:	4b1a      	ldr	r3, [pc, #104]	@ (800a710 <pvPortMalloc+0x18c>)
 800a6a8:	681a      	ldr	r2, [r3, #0]
 800a6aa:	4b1b      	ldr	r3, [pc, #108]	@ (800a718 <pvPortMalloc+0x194>)
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	429a      	cmp	r2, r3
 800a6b0:	d203      	bcs.n	800a6ba <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a6b2:	4b17      	ldr	r3, [pc, #92]	@ (800a710 <pvPortMalloc+0x18c>)
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	4a18      	ldr	r2, [pc, #96]	@ (800a718 <pvPortMalloc+0x194>)
 800a6b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a6ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6bc:	685a      	ldr	r2, [r3, #4]
 800a6be:	4b13      	ldr	r3, [pc, #76]	@ (800a70c <pvPortMalloc+0x188>)
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	431a      	orrs	r2, r3
 800a6c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a6c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a6ce:	4b13      	ldr	r3, [pc, #76]	@ (800a71c <pvPortMalloc+0x198>)
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	3301      	adds	r3, #1
 800a6d4:	4a11      	ldr	r2, [pc, #68]	@ (800a71c <pvPortMalloc+0x198>)
 800a6d6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a6d8:	f7fe fa7c 	bl	8008bd4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a6dc:	69fb      	ldr	r3, [r7, #28]
 800a6de:	f003 0307 	and.w	r3, r3, #7
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d00b      	beq.n	800a6fe <pvPortMalloc+0x17a>
	__asm volatile
 800a6e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6ea:	f383 8811 	msr	BASEPRI, r3
 800a6ee:	f3bf 8f6f 	isb	sy
 800a6f2:	f3bf 8f4f 	dsb	sy
 800a6f6:	60fb      	str	r3, [r7, #12]
}
 800a6f8:	bf00      	nop
 800a6fa:	bf00      	nop
 800a6fc:	e7fd      	b.n	800a6fa <pvPortMalloc+0x176>
	return pvReturn;
 800a6fe:	69fb      	ldr	r3, [r7, #28]
}
 800a700:	4618      	mov	r0, r3
 800a702:	3728      	adds	r7, #40	@ 0x28
 800a704:	46bd      	mov	sp, r7
 800a706:	bd80      	pop	{r7, pc}
 800a708:	24004d24 	.word	0x24004d24
 800a70c:	24004d38 	.word	0x24004d38
 800a710:	24004d28 	.word	0x24004d28
 800a714:	24004d1c 	.word	0x24004d1c
 800a718:	24004d2c 	.word	0x24004d2c
 800a71c:	24004d30 	.word	0x24004d30

0800a720 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b086      	sub	sp, #24
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d04f      	beq.n	800a7d2 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a732:	2308      	movs	r3, #8
 800a734:	425b      	negs	r3, r3
 800a736:	697a      	ldr	r2, [r7, #20]
 800a738:	4413      	add	r3, r2
 800a73a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a73c:	697b      	ldr	r3, [r7, #20]
 800a73e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a740:	693b      	ldr	r3, [r7, #16]
 800a742:	685a      	ldr	r2, [r3, #4]
 800a744:	4b25      	ldr	r3, [pc, #148]	@ (800a7dc <vPortFree+0xbc>)
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	4013      	ands	r3, r2
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d10b      	bne.n	800a766 <vPortFree+0x46>
	__asm volatile
 800a74e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a752:	f383 8811 	msr	BASEPRI, r3
 800a756:	f3bf 8f6f 	isb	sy
 800a75a:	f3bf 8f4f 	dsb	sy
 800a75e:	60fb      	str	r3, [r7, #12]
}
 800a760:	bf00      	nop
 800a762:	bf00      	nop
 800a764:	e7fd      	b.n	800a762 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a766:	693b      	ldr	r3, [r7, #16]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d00b      	beq.n	800a786 <vPortFree+0x66>
	__asm volatile
 800a76e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a772:	f383 8811 	msr	BASEPRI, r3
 800a776:	f3bf 8f6f 	isb	sy
 800a77a:	f3bf 8f4f 	dsb	sy
 800a77e:	60bb      	str	r3, [r7, #8]
}
 800a780:	bf00      	nop
 800a782:	bf00      	nop
 800a784:	e7fd      	b.n	800a782 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a786:	693b      	ldr	r3, [r7, #16]
 800a788:	685a      	ldr	r2, [r3, #4]
 800a78a:	4b14      	ldr	r3, [pc, #80]	@ (800a7dc <vPortFree+0xbc>)
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	4013      	ands	r3, r2
 800a790:	2b00      	cmp	r3, #0
 800a792:	d01e      	beq.n	800a7d2 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a794:	693b      	ldr	r3, [r7, #16]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d11a      	bne.n	800a7d2 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a79c:	693b      	ldr	r3, [r7, #16]
 800a79e:	685a      	ldr	r2, [r3, #4]
 800a7a0:	4b0e      	ldr	r3, [pc, #56]	@ (800a7dc <vPortFree+0xbc>)
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	43db      	mvns	r3, r3
 800a7a6:	401a      	ands	r2, r3
 800a7a8:	693b      	ldr	r3, [r7, #16]
 800a7aa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a7ac:	f7fe f9cc 	bl	8008b48 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a7b0:	693b      	ldr	r3, [r7, #16]
 800a7b2:	685a      	ldr	r2, [r3, #4]
 800a7b4:	4b0a      	ldr	r3, [pc, #40]	@ (800a7e0 <vPortFree+0xc0>)
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	4413      	add	r3, r2
 800a7ba:	4a09      	ldr	r2, [pc, #36]	@ (800a7e0 <vPortFree+0xc0>)
 800a7bc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a7be:	6938      	ldr	r0, [r7, #16]
 800a7c0:	f000 f874 	bl	800a8ac <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a7c4:	4b07      	ldr	r3, [pc, #28]	@ (800a7e4 <vPortFree+0xc4>)
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	3301      	adds	r3, #1
 800a7ca:	4a06      	ldr	r2, [pc, #24]	@ (800a7e4 <vPortFree+0xc4>)
 800a7cc:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a7ce:	f7fe fa01 	bl	8008bd4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a7d2:	bf00      	nop
 800a7d4:	3718      	adds	r7, #24
 800a7d6:	46bd      	mov	sp, r7
 800a7d8:	bd80      	pop	{r7, pc}
 800a7da:	bf00      	nop
 800a7dc:	24004d38 	.word	0x24004d38
 800a7e0:	24004d28 	.word	0x24004d28
 800a7e4:	24004d34 	.word	0x24004d34

0800a7e8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a7e8:	b480      	push	{r7}
 800a7ea:	b085      	sub	sp, #20
 800a7ec:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a7ee:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800a7f2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a7f4:	4b27      	ldr	r3, [pc, #156]	@ (800a894 <prvHeapInit+0xac>)
 800a7f6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	f003 0307 	and.w	r3, r3, #7
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d00c      	beq.n	800a81c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	3307      	adds	r3, #7
 800a806:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	f023 0307 	bic.w	r3, r3, #7
 800a80e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a810:	68ba      	ldr	r2, [r7, #8]
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	1ad3      	subs	r3, r2, r3
 800a816:	4a1f      	ldr	r2, [pc, #124]	@ (800a894 <prvHeapInit+0xac>)
 800a818:	4413      	add	r3, r2
 800a81a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a820:	4a1d      	ldr	r2, [pc, #116]	@ (800a898 <prvHeapInit+0xb0>)
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a826:	4b1c      	ldr	r3, [pc, #112]	@ (800a898 <prvHeapInit+0xb0>)
 800a828:	2200      	movs	r2, #0
 800a82a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	68ba      	ldr	r2, [r7, #8]
 800a830:	4413      	add	r3, r2
 800a832:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a834:	2208      	movs	r2, #8
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	1a9b      	subs	r3, r3, r2
 800a83a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	f023 0307 	bic.w	r3, r3, #7
 800a842:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	4a15      	ldr	r2, [pc, #84]	@ (800a89c <prvHeapInit+0xb4>)
 800a848:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a84a:	4b14      	ldr	r3, [pc, #80]	@ (800a89c <prvHeapInit+0xb4>)
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	2200      	movs	r2, #0
 800a850:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a852:	4b12      	ldr	r3, [pc, #72]	@ (800a89c <prvHeapInit+0xb4>)
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	2200      	movs	r2, #0
 800a858:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	68fa      	ldr	r2, [r7, #12]
 800a862:	1ad2      	subs	r2, r2, r3
 800a864:	683b      	ldr	r3, [r7, #0]
 800a866:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a868:	4b0c      	ldr	r3, [pc, #48]	@ (800a89c <prvHeapInit+0xb4>)
 800a86a:	681a      	ldr	r2, [r3, #0]
 800a86c:	683b      	ldr	r3, [r7, #0]
 800a86e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a870:	683b      	ldr	r3, [r7, #0]
 800a872:	685b      	ldr	r3, [r3, #4]
 800a874:	4a0a      	ldr	r2, [pc, #40]	@ (800a8a0 <prvHeapInit+0xb8>)
 800a876:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a878:	683b      	ldr	r3, [r7, #0]
 800a87a:	685b      	ldr	r3, [r3, #4]
 800a87c:	4a09      	ldr	r2, [pc, #36]	@ (800a8a4 <prvHeapInit+0xbc>)
 800a87e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a880:	4b09      	ldr	r3, [pc, #36]	@ (800a8a8 <prvHeapInit+0xc0>)
 800a882:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a886:	601a      	str	r2, [r3, #0]
}
 800a888:	bf00      	nop
 800a88a:	3714      	adds	r7, #20
 800a88c:	46bd      	mov	sp, r7
 800a88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a892:	4770      	bx	lr
 800a894:	2400111c 	.word	0x2400111c
 800a898:	24004d1c 	.word	0x24004d1c
 800a89c:	24004d24 	.word	0x24004d24
 800a8a0:	24004d2c 	.word	0x24004d2c
 800a8a4:	24004d28 	.word	0x24004d28
 800a8a8:	24004d38 	.word	0x24004d38

0800a8ac <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a8ac:	b480      	push	{r7}
 800a8ae:	b085      	sub	sp, #20
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a8b4:	4b28      	ldr	r3, [pc, #160]	@ (800a958 <prvInsertBlockIntoFreeList+0xac>)
 800a8b6:	60fb      	str	r3, [r7, #12]
 800a8b8:	e002      	b.n	800a8c0 <prvInsertBlockIntoFreeList+0x14>
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	60fb      	str	r3, [r7, #12]
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	687a      	ldr	r2, [r7, #4]
 800a8c6:	429a      	cmp	r2, r3
 800a8c8:	d8f7      	bhi.n	800a8ba <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	685b      	ldr	r3, [r3, #4]
 800a8d2:	68ba      	ldr	r2, [r7, #8]
 800a8d4:	4413      	add	r3, r2
 800a8d6:	687a      	ldr	r2, [r7, #4]
 800a8d8:	429a      	cmp	r2, r3
 800a8da:	d108      	bne.n	800a8ee <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	685a      	ldr	r2, [r3, #4]
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	685b      	ldr	r3, [r3, #4]
 800a8e4:	441a      	add	r2, r3
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	685b      	ldr	r3, [r3, #4]
 800a8f6:	68ba      	ldr	r2, [r7, #8]
 800a8f8:	441a      	add	r2, r3
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	429a      	cmp	r2, r3
 800a900:	d118      	bne.n	800a934 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	681a      	ldr	r2, [r3, #0]
 800a906:	4b15      	ldr	r3, [pc, #84]	@ (800a95c <prvInsertBlockIntoFreeList+0xb0>)
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	429a      	cmp	r2, r3
 800a90c:	d00d      	beq.n	800a92a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	685a      	ldr	r2, [r3, #4]
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	685b      	ldr	r3, [r3, #4]
 800a918:	441a      	add	r2, r3
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	681a      	ldr	r2, [r3, #0]
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	601a      	str	r2, [r3, #0]
 800a928:	e008      	b.n	800a93c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a92a:	4b0c      	ldr	r3, [pc, #48]	@ (800a95c <prvInsertBlockIntoFreeList+0xb0>)
 800a92c:	681a      	ldr	r2, [r3, #0]
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	601a      	str	r2, [r3, #0]
 800a932:	e003      	b.n	800a93c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	681a      	ldr	r2, [r3, #0]
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a93c:	68fa      	ldr	r2, [r7, #12]
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	429a      	cmp	r2, r3
 800a942:	d002      	beq.n	800a94a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	687a      	ldr	r2, [r7, #4]
 800a948:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a94a:	bf00      	nop
 800a94c:	3714      	adds	r7, #20
 800a94e:	46bd      	mov	sp, r7
 800a950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a954:	4770      	bx	lr
 800a956:	bf00      	nop
 800a958:	24004d1c 	.word	0x24004d1c
 800a95c:	24004d24 	.word	0x24004d24

0800a960 <_ZdlPvj>:
 800a960:	f000 b815 	b.w	800a98e <_ZdlPv>

0800a964 <_ZdaPv>:
 800a964:	f000 b813 	b.w	800a98e <_ZdlPv>

0800a968 <_Znwj>:
 800a968:	2801      	cmp	r0, #1
 800a96a:	bf38      	it	cc
 800a96c:	2001      	movcc	r0, #1
 800a96e:	b510      	push	{r4, lr}
 800a970:	4604      	mov	r4, r0
 800a972:	4620      	mov	r0, r4
 800a974:	f000 f83c 	bl	800a9f0 <malloc>
 800a978:	b100      	cbz	r0, 800a97c <_Znwj+0x14>
 800a97a:	bd10      	pop	{r4, pc}
 800a97c:	f000 f80a 	bl	800a994 <_ZSt15get_new_handlerv>
 800a980:	b908      	cbnz	r0, 800a986 <_Znwj+0x1e>
 800a982:	f000 f80f 	bl	800a9a4 <abort>
 800a986:	4780      	blx	r0
 800a988:	e7f3      	b.n	800a972 <_Znwj+0xa>

0800a98a <_Znaj>:
 800a98a:	f7ff bfed 	b.w	800a968 <_Znwj>

0800a98e <_ZdlPv>:
 800a98e:	f000 b837 	b.w	800aa00 <free>
	...

0800a994 <_ZSt15get_new_handlerv>:
 800a994:	4b02      	ldr	r3, [pc, #8]	@ (800a9a0 <_ZSt15get_new_handlerv+0xc>)
 800a996:	6818      	ldr	r0, [r3, #0]
 800a998:	f3bf 8f5b 	dmb	ish
 800a99c:	4770      	bx	lr
 800a99e:	bf00      	nop
 800a9a0:	24004d3c 	.word	0x24004d3c

0800a9a4 <abort>:
 800a9a4:	b508      	push	{r3, lr}
 800a9a6:	2006      	movs	r0, #6
 800a9a8:	f001 f98e 	bl	800bcc8 <raise>
 800a9ac:	2001      	movs	r0, #1
 800a9ae:	f7f6 fcaf 	bl	8001310 <_exit>
	...

0800a9b4 <__assert_func>:
 800a9b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a9b6:	4614      	mov	r4, r2
 800a9b8:	461a      	mov	r2, r3
 800a9ba:	4b09      	ldr	r3, [pc, #36]	@ (800a9e0 <__assert_func+0x2c>)
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	4605      	mov	r5, r0
 800a9c0:	68d8      	ldr	r0, [r3, #12]
 800a9c2:	b954      	cbnz	r4, 800a9da <__assert_func+0x26>
 800a9c4:	4b07      	ldr	r3, [pc, #28]	@ (800a9e4 <__assert_func+0x30>)
 800a9c6:	461c      	mov	r4, r3
 800a9c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a9cc:	9100      	str	r1, [sp, #0]
 800a9ce:	462b      	mov	r3, r5
 800a9d0:	4905      	ldr	r1, [pc, #20]	@ (800a9e8 <__assert_func+0x34>)
 800a9d2:	f000 ffb1 	bl	800b938 <fiprintf>
 800a9d6:	f7ff ffe5 	bl	800a9a4 <abort>
 800a9da:	4b04      	ldr	r3, [pc, #16]	@ (800a9ec <__assert_func+0x38>)
 800a9dc:	e7f4      	b.n	800a9c8 <__assert_func+0x14>
 800a9de:	bf00      	nop
 800a9e0:	24000020 	.word	0x24000020
 800a9e4:	0800f2ef 	.word	0x0800f2ef
 800a9e8:	0800f2c1 	.word	0x0800f2c1
 800a9ec:	0800f2b4 	.word	0x0800f2b4

0800a9f0 <malloc>:
 800a9f0:	4b02      	ldr	r3, [pc, #8]	@ (800a9fc <malloc+0xc>)
 800a9f2:	4601      	mov	r1, r0
 800a9f4:	6818      	ldr	r0, [r3, #0]
 800a9f6:	f000 b82d 	b.w	800aa54 <_malloc_r>
 800a9fa:	bf00      	nop
 800a9fc:	24000020 	.word	0x24000020

0800aa00 <free>:
 800aa00:	4b02      	ldr	r3, [pc, #8]	@ (800aa0c <free+0xc>)
 800aa02:	4601      	mov	r1, r0
 800aa04:	6818      	ldr	r0, [r3, #0]
 800aa06:	f002 b84d 	b.w	800caa4 <_free_r>
 800aa0a:	bf00      	nop
 800aa0c:	24000020 	.word	0x24000020

0800aa10 <sbrk_aligned>:
 800aa10:	b570      	push	{r4, r5, r6, lr}
 800aa12:	4e0f      	ldr	r6, [pc, #60]	@ (800aa50 <sbrk_aligned+0x40>)
 800aa14:	460c      	mov	r4, r1
 800aa16:	6831      	ldr	r1, [r6, #0]
 800aa18:	4605      	mov	r5, r0
 800aa1a:	b911      	cbnz	r1, 800aa22 <sbrk_aligned+0x12>
 800aa1c:	f001 f9fe 	bl	800be1c <_sbrk_r>
 800aa20:	6030      	str	r0, [r6, #0]
 800aa22:	4621      	mov	r1, r4
 800aa24:	4628      	mov	r0, r5
 800aa26:	f001 f9f9 	bl	800be1c <_sbrk_r>
 800aa2a:	1c43      	adds	r3, r0, #1
 800aa2c:	d103      	bne.n	800aa36 <sbrk_aligned+0x26>
 800aa2e:	f04f 34ff 	mov.w	r4, #4294967295
 800aa32:	4620      	mov	r0, r4
 800aa34:	bd70      	pop	{r4, r5, r6, pc}
 800aa36:	1cc4      	adds	r4, r0, #3
 800aa38:	f024 0403 	bic.w	r4, r4, #3
 800aa3c:	42a0      	cmp	r0, r4
 800aa3e:	d0f8      	beq.n	800aa32 <sbrk_aligned+0x22>
 800aa40:	1a21      	subs	r1, r4, r0
 800aa42:	4628      	mov	r0, r5
 800aa44:	f001 f9ea 	bl	800be1c <_sbrk_r>
 800aa48:	3001      	adds	r0, #1
 800aa4a:	d1f2      	bne.n	800aa32 <sbrk_aligned+0x22>
 800aa4c:	e7ef      	b.n	800aa2e <sbrk_aligned+0x1e>
 800aa4e:	bf00      	nop
 800aa50:	24004d40 	.word	0x24004d40

0800aa54 <_malloc_r>:
 800aa54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa58:	1ccd      	adds	r5, r1, #3
 800aa5a:	f025 0503 	bic.w	r5, r5, #3
 800aa5e:	3508      	adds	r5, #8
 800aa60:	2d0c      	cmp	r5, #12
 800aa62:	bf38      	it	cc
 800aa64:	250c      	movcc	r5, #12
 800aa66:	2d00      	cmp	r5, #0
 800aa68:	4606      	mov	r6, r0
 800aa6a:	db01      	blt.n	800aa70 <_malloc_r+0x1c>
 800aa6c:	42a9      	cmp	r1, r5
 800aa6e:	d904      	bls.n	800aa7a <_malloc_r+0x26>
 800aa70:	230c      	movs	r3, #12
 800aa72:	6033      	str	r3, [r6, #0]
 800aa74:	2000      	movs	r0, #0
 800aa76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa7a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ab50 <_malloc_r+0xfc>
 800aa7e:	f000 f869 	bl	800ab54 <__malloc_lock>
 800aa82:	f8d8 3000 	ldr.w	r3, [r8]
 800aa86:	461c      	mov	r4, r3
 800aa88:	bb44      	cbnz	r4, 800aadc <_malloc_r+0x88>
 800aa8a:	4629      	mov	r1, r5
 800aa8c:	4630      	mov	r0, r6
 800aa8e:	f7ff ffbf 	bl	800aa10 <sbrk_aligned>
 800aa92:	1c43      	adds	r3, r0, #1
 800aa94:	4604      	mov	r4, r0
 800aa96:	d158      	bne.n	800ab4a <_malloc_r+0xf6>
 800aa98:	f8d8 4000 	ldr.w	r4, [r8]
 800aa9c:	4627      	mov	r7, r4
 800aa9e:	2f00      	cmp	r7, #0
 800aaa0:	d143      	bne.n	800ab2a <_malloc_r+0xd6>
 800aaa2:	2c00      	cmp	r4, #0
 800aaa4:	d04b      	beq.n	800ab3e <_malloc_r+0xea>
 800aaa6:	6823      	ldr	r3, [r4, #0]
 800aaa8:	4639      	mov	r1, r7
 800aaaa:	4630      	mov	r0, r6
 800aaac:	eb04 0903 	add.w	r9, r4, r3
 800aab0:	f001 f9b4 	bl	800be1c <_sbrk_r>
 800aab4:	4581      	cmp	r9, r0
 800aab6:	d142      	bne.n	800ab3e <_malloc_r+0xea>
 800aab8:	6821      	ldr	r1, [r4, #0]
 800aaba:	1a6d      	subs	r5, r5, r1
 800aabc:	4629      	mov	r1, r5
 800aabe:	4630      	mov	r0, r6
 800aac0:	f7ff ffa6 	bl	800aa10 <sbrk_aligned>
 800aac4:	3001      	adds	r0, #1
 800aac6:	d03a      	beq.n	800ab3e <_malloc_r+0xea>
 800aac8:	6823      	ldr	r3, [r4, #0]
 800aaca:	442b      	add	r3, r5
 800aacc:	6023      	str	r3, [r4, #0]
 800aace:	f8d8 3000 	ldr.w	r3, [r8]
 800aad2:	685a      	ldr	r2, [r3, #4]
 800aad4:	bb62      	cbnz	r2, 800ab30 <_malloc_r+0xdc>
 800aad6:	f8c8 7000 	str.w	r7, [r8]
 800aada:	e00f      	b.n	800aafc <_malloc_r+0xa8>
 800aadc:	6822      	ldr	r2, [r4, #0]
 800aade:	1b52      	subs	r2, r2, r5
 800aae0:	d420      	bmi.n	800ab24 <_malloc_r+0xd0>
 800aae2:	2a0b      	cmp	r2, #11
 800aae4:	d917      	bls.n	800ab16 <_malloc_r+0xc2>
 800aae6:	1961      	adds	r1, r4, r5
 800aae8:	42a3      	cmp	r3, r4
 800aaea:	6025      	str	r5, [r4, #0]
 800aaec:	bf18      	it	ne
 800aaee:	6059      	strne	r1, [r3, #4]
 800aaf0:	6863      	ldr	r3, [r4, #4]
 800aaf2:	bf08      	it	eq
 800aaf4:	f8c8 1000 	streq.w	r1, [r8]
 800aaf8:	5162      	str	r2, [r4, r5]
 800aafa:	604b      	str	r3, [r1, #4]
 800aafc:	4630      	mov	r0, r6
 800aafe:	f000 f82f 	bl	800ab60 <__malloc_unlock>
 800ab02:	f104 000b 	add.w	r0, r4, #11
 800ab06:	1d23      	adds	r3, r4, #4
 800ab08:	f020 0007 	bic.w	r0, r0, #7
 800ab0c:	1ac2      	subs	r2, r0, r3
 800ab0e:	bf1c      	itt	ne
 800ab10:	1a1b      	subne	r3, r3, r0
 800ab12:	50a3      	strne	r3, [r4, r2]
 800ab14:	e7af      	b.n	800aa76 <_malloc_r+0x22>
 800ab16:	6862      	ldr	r2, [r4, #4]
 800ab18:	42a3      	cmp	r3, r4
 800ab1a:	bf0c      	ite	eq
 800ab1c:	f8c8 2000 	streq.w	r2, [r8]
 800ab20:	605a      	strne	r2, [r3, #4]
 800ab22:	e7eb      	b.n	800aafc <_malloc_r+0xa8>
 800ab24:	4623      	mov	r3, r4
 800ab26:	6864      	ldr	r4, [r4, #4]
 800ab28:	e7ae      	b.n	800aa88 <_malloc_r+0x34>
 800ab2a:	463c      	mov	r4, r7
 800ab2c:	687f      	ldr	r7, [r7, #4]
 800ab2e:	e7b6      	b.n	800aa9e <_malloc_r+0x4a>
 800ab30:	461a      	mov	r2, r3
 800ab32:	685b      	ldr	r3, [r3, #4]
 800ab34:	42a3      	cmp	r3, r4
 800ab36:	d1fb      	bne.n	800ab30 <_malloc_r+0xdc>
 800ab38:	2300      	movs	r3, #0
 800ab3a:	6053      	str	r3, [r2, #4]
 800ab3c:	e7de      	b.n	800aafc <_malloc_r+0xa8>
 800ab3e:	230c      	movs	r3, #12
 800ab40:	6033      	str	r3, [r6, #0]
 800ab42:	4630      	mov	r0, r6
 800ab44:	f000 f80c 	bl	800ab60 <__malloc_unlock>
 800ab48:	e794      	b.n	800aa74 <_malloc_r+0x20>
 800ab4a:	6005      	str	r5, [r0, #0]
 800ab4c:	e7d6      	b.n	800aafc <_malloc_r+0xa8>
 800ab4e:	bf00      	nop
 800ab50:	24004d44 	.word	0x24004d44

0800ab54 <__malloc_lock>:
 800ab54:	4801      	ldr	r0, [pc, #4]	@ (800ab5c <__malloc_lock+0x8>)
 800ab56:	f001 b9ae 	b.w	800beb6 <__retarget_lock_acquire_recursive>
 800ab5a:	bf00      	nop
 800ab5c:	24004e88 	.word	0x24004e88

0800ab60 <__malloc_unlock>:
 800ab60:	4801      	ldr	r0, [pc, #4]	@ (800ab68 <__malloc_unlock+0x8>)
 800ab62:	f001 b9a9 	b.w	800beb8 <__retarget_lock_release_recursive>
 800ab66:	bf00      	nop
 800ab68:	24004e88 	.word	0x24004e88

0800ab6c <__cvt>:
 800ab6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab6e:	ed2d 8b02 	vpush	{d8}
 800ab72:	eeb0 8b40 	vmov.f64	d8, d0
 800ab76:	b085      	sub	sp, #20
 800ab78:	4617      	mov	r7, r2
 800ab7a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800ab7c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ab7e:	ee18 2a90 	vmov	r2, s17
 800ab82:	f025 0520 	bic.w	r5, r5, #32
 800ab86:	2a00      	cmp	r2, #0
 800ab88:	bfb6      	itet	lt
 800ab8a:	222d      	movlt	r2, #45	@ 0x2d
 800ab8c:	2200      	movge	r2, #0
 800ab8e:	eeb1 8b40 	vneglt.f64	d8, d0
 800ab92:	2d46      	cmp	r5, #70	@ 0x46
 800ab94:	460c      	mov	r4, r1
 800ab96:	701a      	strb	r2, [r3, #0]
 800ab98:	d004      	beq.n	800aba4 <__cvt+0x38>
 800ab9a:	2d45      	cmp	r5, #69	@ 0x45
 800ab9c:	d100      	bne.n	800aba0 <__cvt+0x34>
 800ab9e:	3401      	adds	r4, #1
 800aba0:	2102      	movs	r1, #2
 800aba2:	e000      	b.n	800aba6 <__cvt+0x3a>
 800aba4:	2103      	movs	r1, #3
 800aba6:	ab03      	add	r3, sp, #12
 800aba8:	9301      	str	r3, [sp, #4]
 800abaa:	ab02      	add	r3, sp, #8
 800abac:	9300      	str	r3, [sp, #0]
 800abae:	4622      	mov	r2, r4
 800abb0:	4633      	mov	r3, r6
 800abb2:	eeb0 0b48 	vmov.f64	d0, d8
 800abb6:	f001 fa1f 	bl	800bff8 <_dtoa_r>
 800abba:	2d47      	cmp	r5, #71	@ 0x47
 800abbc:	d114      	bne.n	800abe8 <__cvt+0x7c>
 800abbe:	07fb      	lsls	r3, r7, #31
 800abc0:	d50a      	bpl.n	800abd8 <__cvt+0x6c>
 800abc2:	1902      	adds	r2, r0, r4
 800abc4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800abc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abcc:	bf08      	it	eq
 800abce:	9203      	streq	r2, [sp, #12]
 800abd0:	2130      	movs	r1, #48	@ 0x30
 800abd2:	9b03      	ldr	r3, [sp, #12]
 800abd4:	4293      	cmp	r3, r2
 800abd6:	d319      	bcc.n	800ac0c <__cvt+0xa0>
 800abd8:	9b03      	ldr	r3, [sp, #12]
 800abda:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800abdc:	1a1b      	subs	r3, r3, r0
 800abde:	6013      	str	r3, [r2, #0]
 800abe0:	b005      	add	sp, #20
 800abe2:	ecbd 8b02 	vpop	{d8}
 800abe6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abe8:	2d46      	cmp	r5, #70	@ 0x46
 800abea:	eb00 0204 	add.w	r2, r0, r4
 800abee:	d1e9      	bne.n	800abc4 <__cvt+0x58>
 800abf0:	7803      	ldrb	r3, [r0, #0]
 800abf2:	2b30      	cmp	r3, #48	@ 0x30
 800abf4:	d107      	bne.n	800ac06 <__cvt+0x9a>
 800abf6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800abfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abfe:	bf1c      	itt	ne
 800ac00:	f1c4 0401 	rsbne	r4, r4, #1
 800ac04:	6034      	strne	r4, [r6, #0]
 800ac06:	6833      	ldr	r3, [r6, #0]
 800ac08:	441a      	add	r2, r3
 800ac0a:	e7db      	b.n	800abc4 <__cvt+0x58>
 800ac0c:	1c5c      	adds	r4, r3, #1
 800ac0e:	9403      	str	r4, [sp, #12]
 800ac10:	7019      	strb	r1, [r3, #0]
 800ac12:	e7de      	b.n	800abd2 <__cvt+0x66>

0800ac14 <__exponent>:
 800ac14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac16:	2900      	cmp	r1, #0
 800ac18:	bfba      	itte	lt
 800ac1a:	4249      	neglt	r1, r1
 800ac1c:	232d      	movlt	r3, #45	@ 0x2d
 800ac1e:	232b      	movge	r3, #43	@ 0x2b
 800ac20:	2909      	cmp	r1, #9
 800ac22:	7002      	strb	r2, [r0, #0]
 800ac24:	7043      	strb	r3, [r0, #1]
 800ac26:	dd29      	ble.n	800ac7c <__exponent+0x68>
 800ac28:	f10d 0307 	add.w	r3, sp, #7
 800ac2c:	461d      	mov	r5, r3
 800ac2e:	270a      	movs	r7, #10
 800ac30:	461a      	mov	r2, r3
 800ac32:	fbb1 f6f7 	udiv	r6, r1, r7
 800ac36:	fb07 1416 	mls	r4, r7, r6, r1
 800ac3a:	3430      	adds	r4, #48	@ 0x30
 800ac3c:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ac40:	460c      	mov	r4, r1
 800ac42:	2c63      	cmp	r4, #99	@ 0x63
 800ac44:	f103 33ff 	add.w	r3, r3, #4294967295
 800ac48:	4631      	mov	r1, r6
 800ac4a:	dcf1      	bgt.n	800ac30 <__exponent+0x1c>
 800ac4c:	3130      	adds	r1, #48	@ 0x30
 800ac4e:	1e94      	subs	r4, r2, #2
 800ac50:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ac54:	1c41      	adds	r1, r0, #1
 800ac56:	4623      	mov	r3, r4
 800ac58:	42ab      	cmp	r3, r5
 800ac5a:	d30a      	bcc.n	800ac72 <__exponent+0x5e>
 800ac5c:	f10d 0309 	add.w	r3, sp, #9
 800ac60:	1a9b      	subs	r3, r3, r2
 800ac62:	42ac      	cmp	r4, r5
 800ac64:	bf88      	it	hi
 800ac66:	2300      	movhi	r3, #0
 800ac68:	3302      	adds	r3, #2
 800ac6a:	4403      	add	r3, r0
 800ac6c:	1a18      	subs	r0, r3, r0
 800ac6e:	b003      	add	sp, #12
 800ac70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac72:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ac76:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ac7a:	e7ed      	b.n	800ac58 <__exponent+0x44>
 800ac7c:	2330      	movs	r3, #48	@ 0x30
 800ac7e:	3130      	adds	r1, #48	@ 0x30
 800ac80:	7083      	strb	r3, [r0, #2]
 800ac82:	70c1      	strb	r1, [r0, #3]
 800ac84:	1d03      	adds	r3, r0, #4
 800ac86:	e7f1      	b.n	800ac6c <__exponent+0x58>

0800ac88 <_printf_float>:
 800ac88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac8c:	b08d      	sub	sp, #52	@ 0x34
 800ac8e:	460c      	mov	r4, r1
 800ac90:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ac94:	4616      	mov	r6, r2
 800ac96:	461f      	mov	r7, r3
 800ac98:	4605      	mov	r5, r0
 800ac9a:	f001 f81d 	bl	800bcd8 <_localeconv_r>
 800ac9e:	f8d0 b000 	ldr.w	fp, [r0]
 800aca2:	4658      	mov	r0, fp
 800aca4:	f7f5 fb74 	bl	8000390 <strlen>
 800aca8:	2300      	movs	r3, #0
 800acaa:	930a      	str	r3, [sp, #40]	@ 0x28
 800acac:	f8d8 3000 	ldr.w	r3, [r8]
 800acb0:	f894 9018 	ldrb.w	r9, [r4, #24]
 800acb4:	6822      	ldr	r2, [r4, #0]
 800acb6:	9005      	str	r0, [sp, #20]
 800acb8:	3307      	adds	r3, #7
 800acba:	f023 0307 	bic.w	r3, r3, #7
 800acbe:	f103 0108 	add.w	r1, r3, #8
 800acc2:	f8c8 1000 	str.w	r1, [r8]
 800acc6:	ed93 0b00 	vldr	d0, [r3]
 800acca:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800af28 <_printf_float+0x2a0>
 800acce:	eeb0 7bc0 	vabs.f64	d7, d0
 800acd2:	eeb4 7b46 	vcmp.f64	d7, d6
 800acd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800acda:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800acde:	dd24      	ble.n	800ad2a <_printf_float+0xa2>
 800ace0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800ace4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ace8:	d502      	bpl.n	800acf0 <_printf_float+0x68>
 800acea:	232d      	movs	r3, #45	@ 0x2d
 800acec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800acf0:	498f      	ldr	r1, [pc, #572]	@ (800af30 <_printf_float+0x2a8>)
 800acf2:	4b90      	ldr	r3, [pc, #576]	@ (800af34 <_printf_float+0x2ac>)
 800acf4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800acf8:	bf94      	ite	ls
 800acfa:	4688      	movls	r8, r1
 800acfc:	4698      	movhi	r8, r3
 800acfe:	f022 0204 	bic.w	r2, r2, #4
 800ad02:	2303      	movs	r3, #3
 800ad04:	6123      	str	r3, [r4, #16]
 800ad06:	6022      	str	r2, [r4, #0]
 800ad08:	f04f 0a00 	mov.w	sl, #0
 800ad0c:	9700      	str	r7, [sp, #0]
 800ad0e:	4633      	mov	r3, r6
 800ad10:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ad12:	4621      	mov	r1, r4
 800ad14:	4628      	mov	r0, r5
 800ad16:	f000 f9d1 	bl	800b0bc <_printf_common>
 800ad1a:	3001      	adds	r0, #1
 800ad1c:	f040 8089 	bne.w	800ae32 <_printf_float+0x1aa>
 800ad20:	f04f 30ff 	mov.w	r0, #4294967295
 800ad24:	b00d      	add	sp, #52	@ 0x34
 800ad26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad2a:	eeb4 0b40 	vcmp.f64	d0, d0
 800ad2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad32:	d709      	bvc.n	800ad48 <_printf_float+0xc0>
 800ad34:	ee10 3a90 	vmov	r3, s1
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	bfbc      	itt	lt
 800ad3c:	232d      	movlt	r3, #45	@ 0x2d
 800ad3e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ad42:	497d      	ldr	r1, [pc, #500]	@ (800af38 <_printf_float+0x2b0>)
 800ad44:	4b7d      	ldr	r3, [pc, #500]	@ (800af3c <_printf_float+0x2b4>)
 800ad46:	e7d5      	b.n	800acf4 <_printf_float+0x6c>
 800ad48:	6863      	ldr	r3, [r4, #4]
 800ad4a:	1c59      	adds	r1, r3, #1
 800ad4c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800ad50:	d139      	bne.n	800adc6 <_printf_float+0x13e>
 800ad52:	2306      	movs	r3, #6
 800ad54:	6063      	str	r3, [r4, #4]
 800ad56:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800ad5a:	2300      	movs	r3, #0
 800ad5c:	6022      	str	r2, [r4, #0]
 800ad5e:	9303      	str	r3, [sp, #12]
 800ad60:	ab0a      	add	r3, sp, #40	@ 0x28
 800ad62:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800ad66:	ab09      	add	r3, sp, #36	@ 0x24
 800ad68:	9300      	str	r3, [sp, #0]
 800ad6a:	6861      	ldr	r1, [r4, #4]
 800ad6c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ad70:	4628      	mov	r0, r5
 800ad72:	f7ff fefb 	bl	800ab6c <__cvt>
 800ad76:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ad7a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ad7c:	4680      	mov	r8, r0
 800ad7e:	d129      	bne.n	800add4 <_printf_float+0x14c>
 800ad80:	1cc8      	adds	r0, r1, #3
 800ad82:	db02      	blt.n	800ad8a <_printf_float+0x102>
 800ad84:	6863      	ldr	r3, [r4, #4]
 800ad86:	4299      	cmp	r1, r3
 800ad88:	dd41      	ble.n	800ae0e <_printf_float+0x186>
 800ad8a:	f1a9 0902 	sub.w	r9, r9, #2
 800ad8e:	fa5f f989 	uxtb.w	r9, r9
 800ad92:	3901      	subs	r1, #1
 800ad94:	464a      	mov	r2, r9
 800ad96:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ad9a:	9109      	str	r1, [sp, #36]	@ 0x24
 800ad9c:	f7ff ff3a 	bl	800ac14 <__exponent>
 800ada0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ada2:	1813      	adds	r3, r2, r0
 800ada4:	2a01      	cmp	r2, #1
 800ada6:	4682      	mov	sl, r0
 800ada8:	6123      	str	r3, [r4, #16]
 800adaa:	dc02      	bgt.n	800adb2 <_printf_float+0x12a>
 800adac:	6822      	ldr	r2, [r4, #0]
 800adae:	07d2      	lsls	r2, r2, #31
 800adb0:	d501      	bpl.n	800adb6 <_printf_float+0x12e>
 800adb2:	3301      	adds	r3, #1
 800adb4:	6123      	str	r3, [r4, #16]
 800adb6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d0a6      	beq.n	800ad0c <_printf_float+0x84>
 800adbe:	232d      	movs	r3, #45	@ 0x2d
 800adc0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800adc4:	e7a2      	b.n	800ad0c <_printf_float+0x84>
 800adc6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800adca:	d1c4      	bne.n	800ad56 <_printf_float+0xce>
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d1c2      	bne.n	800ad56 <_printf_float+0xce>
 800add0:	2301      	movs	r3, #1
 800add2:	e7bf      	b.n	800ad54 <_printf_float+0xcc>
 800add4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800add8:	d9db      	bls.n	800ad92 <_printf_float+0x10a>
 800adda:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800adde:	d118      	bne.n	800ae12 <_printf_float+0x18a>
 800ade0:	2900      	cmp	r1, #0
 800ade2:	6863      	ldr	r3, [r4, #4]
 800ade4:	dd0b      	ble.n	800adfe <_printf_float+0x176>
 800ade6:	6121      	str	r1, [r4, #16]
 800ade8:	b913      	cbnz	r3, 800adf0 <_printf_float+0x168>
 800adea:	6822      	ldr	r2, [r4, #0]
 800adec:	07d0      	lsls	r0, r2, #31
 800adee:	d502      	bpl.n	800adf6 <_printf_float+0x16e>
 800adf0:	3301      	adds	r3, #1
 800adf2:	440b      	add	r3, r1
 800adf4:	6123      	str	r3, [r4, #16]
 800adf6:	65a1      	str	r1, [r4, #88]	@ 0x58
 800adf8:	f04f 0a00 	mov.w	sl, #0
 800adfc:	e7db      	b.n	800adb6 <_printf_float+0x12e>
 800adfe:	b913      	cbnz	r3, 800ae06 <_printf_float+0x17e>
 800ae00:	6822      	ldr	r2, [r4, #0]
 800ae02:	07d2      	lsls	r2, r2, #31
 800ae04:	d501      	bpl.n	800ae0a <_printf_float+0x182>
 800ae06:	3302      	adds	r3, #2
 800ae08:	e7f4      	b.n	800adf4 <_printf_float+0x16c>
 800ae0a:	2301      	movs	r3, #1
 800ae0c:	e7f2      	b.n	800adf4 <_printf_float+0x16c>
 800ae0e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800ae12:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae14:	4299      	cmp	r1, r3
 800ae16:	db05      	blt.n	800ae24 <_printf_float+0x19c>
 800ae18:	6823      	ldr	r3, [r4, #0]
 800ae1a:	6121      	str	r1, [r4, #16]
 800ae1c:	07d8      	lsls	r0, r3, #31
 800ae1e:	d5ea      	bpl.n	800adf6 <_printf_float+0x16e>
 800ae20:	1c4b      	adds	r3, r1, #1
 800ae22:	e7e7      	b.n	800adf4 <_printf_float+0x16c>
 800ae24:	2900      	cmp	r1, #0
 800ae26:	bfd4      	ite	le
 800ae28:	f1c1 0202 	rsble	r2, r1, #2
 800ae2c:	2201      	movgt	r2, #1
 800ae2e:	4413      	add	r3, r2
 800ae30:	e7e0      	b.n	800adf4 <_printf_float+0x16c>
 800ae32:	6823      	ldr	r3, [r4, #0]
 800ae34:	055a      	lsls	r2, r3, #21
 800ae36:	d407      	bmi.n	800ae48 <_printf_float+0x1c0>
 800ae38:	6923      	ldr	r3, [r4, #16]
 800ae3a:	4642      	mov	r2, r8
 800ae3c:	4631      	mov	r1, r6
 800ae3e:	4628      	mov	r0, r5
 800ae40:	47b8      	blx	r7
 800ae42:	3001      	adds	r0, #1
 800ae44:	d12a      	bne.n	800ae9c <_printf_float+0x214>
 800ae46:	e76b      	b.n	800ad20 <_printf_float+0x98>
 800ae48:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800ae4c:	f240 80e0 	bls.w	800b010 <_printf_float+0x388>
 800ae50:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800ae54:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ae58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae5c:	d133      	bne.n	800aec6 <_printf_float+0x23e>
 800ae5e:	4a38      	ldr	r2, [pc, #224]	@ (800af40 <_printf_float+0x2b8>)
 800ae60:	2301      	movs	r3, #1
 800ae62:	4631      	mov	r1, r6
 800ae64:	4628      	mov	r0, r5
 800ae66:	47b8      	blx	r7
 800ae68:	3001      	adds	r0, #1
 800ae6a:	f43f af59 	beq.w	800ad20 <_printf_float+0x98>
 800ae6e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ae72:	4543      	cmp	r3, r8
 800ae74:	db02      	blt.n	800ae7c <_printf_float+0x1f4>
 800ae76:	6823      	ldr	r3, [r4, #0]
 800ae78:	07d8      	lsls	r0, r3, #31
 800ae7a:	d50f      	bpl.n	800ae9c <_printf_float+0x214>
 800ae7c:	9b05      	ldr	r3, [sp, #20]
 800ae7e:	465a      	mov	r2, fp
 800ae80:	4631      	mov	r1, r6
 800ae82:	4628      	mov	r0, r5
 800ae84:	47b8      	blx	r7
 800ae86:	3001      	adds	r0, #1
 800ae88:	f43f af4a 	beq.w	800ad20 <_printf_float+0x98>
 800ae8c:	f04f 0900 	mov.w	r9, #0
 800ae90:	f108 38ff 	add.w	r8, r8, #4294967295
 800ae94:	f104 0a1a 	add.w	sl, r4, #26
 800ae98:	45c8      	cmp	r8, r9
 800ae9a:	dc09      	bgt.n	800aeb0 <_printf_float+0x228>
 800ae9c:	6823      	ldr	r3, [r4, #0]
 800ae9e:	079b      	lsls	r3, r3, #30
 800aea0:	f100 8107 	bmi.w	800b0b2 <_printf_float+0x42a>
 800aea4:	68e0      	ldr	r0, [r4, #12]
 800aea6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aea8:	4298      	cmp	r0, r3
 800aeaa:	bfb8      	it	lt
 800aeac:	4618      	movlt	r0, r3
 800aeae:	e739      	b.n	800ad24 <_printf_float+0x9c>
 800aeb0:	2301      	movs	r3, #1
 800aeb2:	4652      	mov	r2, sl
 800aeb4:	4631      	mov	r1, r6
 800aeb6:	4628      	mov	r0, r5
 800aeb8:	47b8      	blx	r7
 800aeba:	3001      	adds	r0, #1
 800aebc:	f43f af30 	beq.w	800ad20 <_printf_float+0x98>
 800aec0:	f109 0901 	add.w	r9, r9, #1
 800aec4:	e7e8      	b.n	800ae98 <_printf_float+0x210>
 800aec6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	dc3b      	bgt.n	800af44 <_printf_float+0x2bc>
 800aecc:	4a1c      	ldr	r2, [pc, #112]	@ (800af40 <_printf_float+0x2b8>)
 800aece:	2301      	movs	r3, #1
 800aed0:	4631      	mov	r1, r6
 800aed2:	4628      	mov	r0, r5
 800aed4:	47b8      	blx	r7
 800aed6:	3001      	adds	r0, #1
 800aed8:	f43f af22 	beq.w	800ad20 <_printf_float+0x98>
 800aedc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800aee0:	ea59 0303 	orrs.w	r3, r9, r3
 800aee4:	d102      	bne.n	800aeec <_printf_float+0x264>
 800aee6:	6823      	ldr	r3, [r4, #0]
 800aee8:	07d9      	lsls	r1, r3, #31
 800aeea:	d5d7      	bpl.n	800ae9c <_printf_float+0x214>
 800aeec:	9b05      	ldr	r3, [sp, #20]
 800aeee:	465a      	mov	r2, fp
 800aef0:	4631      	mov	r1, r6
 800aef2:	4628      	mov	r0, r5
 800aef4:	47b8      	blx	r7
 800aef6:	3001      	adds	r0, #1
 800aef8:	f43f af12 	beq.w	800ad20 <_printf_float+0x98>
 800aefc:	f04f 0a00 	mov.w	sl, #0
 800af00:	f104 0b1a 	add.w	fp, r4, #26
 800af04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af06:	425b      	negs	r3, r3
 800af08:	4553      	cmp	r3, sl
 800af0a:	dc01      	bgt.n	800af10 <_printf_float+0x288>
 800af0c:	464b      	mov	r3, r9
 800af0e:	e794      	b.n	800ae3a <_printf_float+0x1b2>
 800af10:	2301      	movs	r3, #1
 800af12:	465a      	mov	r2, fp
 800af14:	4631      	mov	r1, r6
 800af16:	4628      	mov	r0, r5
 800af18:	47b8      	blx	r7
 800af1a:	3001      	adds	r0, #1
 800af1c:	f43f af00 	beq.w	800ad20 <_printf_float+0x98>
 800af20:	f10a 0a01 	add.w	sl, sl, #1
 800af24:	e7ee      	b.n	800af04 <_printf_float+0x27c>
 800af26:	bf00      	nop
 800af28:	ffffffff 	.word	0xffffffff
 800af2c:	7fefffff 	.word	0x7fefffff
 800af30:	0800f2f0 	.word	0x0800f2f0
 800af34:	0800f2f4 	.word	0x0800f2f4
 800af38:	0800f2f8 	.word	0x0800f2f8
 800af3c:	0800f2fc 	.word	0x0800f2fc
 800af40:	0800f300 	.word	0x0800f300
 800af44:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800af46:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800af4a:	4553      	cmp	r3, sl
 800af4c:	bfa8      	it	ge
 800af4e:	4653      	movge	r3, sl
 800af50:	2b00      	cmp	r3, #0
 800af52:	4699      	mov	r9, r3
 800af54:	dc37      	bgt.n	800afc6 <_printf_float+0x33e>
 800af56:	2300      	movs	r3, #0
 800af58:	9307      	str	r3, [sp, #28]
 800af5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800af5e:	f104 021a 	add.w	r2, r4, #26
 800af62:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800af64:	9907      	ldr	r1, [sp, #28]
 800af66:	9306      	str	r3, [sp, #24]
 800af68:	eba3 0309 	sub.w	r3, r3, r9
 800af6c:	428b      	cmp	r3, r1
 800af6e:	dc31      	bgt.n	800afd4 <_printf_float+0x34c>
 800af70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af72:	459a      	cmp	sl, r3
 800af74:	dc3b      	bgt.n	800afee <_printf_float+0x366>
 800af76:	6823      	ldr	r3, [r4, #0]
 800af78:	07da      	lsls	r2, r3, #31
 800af7a:	d438      	bmi.n	800afee <_printf_float+0x366>
 800af7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af7e:	ebaa 0903 	sub.w	r9, sl, r3
 800af82:	9b06      	ldr	r3, [sp, #24]
 800af84:	ebaa 0303 	sub.w	r3, sl, r3
 800af88:	4599      	cmp	r9, r3
 800af8a:	bfa8      	it	ge
 800af8c:	4699      	movge	r9, r3
 800af8e:	f1b9 0f00 	cmp.w	r9, #0
 800af92:	dc34      	bgt.n	800affe <_printf_float+0x376>
 800af94:	f04f 0800 	mov.w	r8, #0
 800af98:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800af9c:	f104 0b1a 	add.w	fp, r4, #26
 800afa0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afa2:	ebaa 0303 	sub.w	r3, sl, r3
 800afa6:	eba3 0309 	sub.w	r3, r3, r9
 800afaa:	4543      	cmp	r3, r8
 800afac:	f77f af76 	ble.w	800ae9c <_printf_float+0x214>
 800afb0:	2301      	movs	r3, #1
 800afb2:	465a      	mov	r2, fp
 800afb4:	4631      	mov	r1, r6
 800afb6:	4628      	mov	r0, r5
 800afb8:	47b8      	blx	r7
 800afba:	3001      	adds	r0, #1
 800afbc:	f43f aeb0 	beq.w	800ad20 <_printf_float+0x98>
 800afc0:	f108 0801 	add.w	r8, r8, #1
 800afc4:	e7ec      	b.n	800afa0 <_printf_float+0x318>
 800afc6:	4642      	mov	r2, r8
 800afc8:	4631      	mov	r1, r6
 800afca:	4628      	mov	r0, r5
 800afcc:	47b8      	blx	r7
 800afce:	3001      	adds	r0, #1
 800afd0:	d1c1      	bne.n	800af56 <_printf_float+0x2ce>
 800afd2:	e6a5      	b.n	800ad20 <_printf_float+0x98>
 800afd4:	2301      	movs	r3, #1
 800afd6:	4631      	mov	r1, r6
 800afd8:	4628      	mov	r0, r5
 800afda:	9206      	str	r2, [sp, #24]
 800afdc:	47b8      	blx	r7
 800afde:	3001      	adds	r0, #1
 800afe0:	f43f ae9e 	beq.w	800ad20 <_printf_float+0x98>
 800afe4:	9b07      	ldr	r3, [sp, #28]
 800afe6:	9a06      	ldr	r2, [sp, #24]
 800afe8:	3301      	adds	r3, #1
 800afea:	9307      	str	r3, [sp, #28]
 800afec:	e7b9      	b.n	800af62 <_printf_float+0x2da>
 800afee:	9b05      	ldr	r3, [sp, #20]
 800aff0:	465a      	mov	r2, fp
 800aff2:	4631      	mov	r1, r6
 800aff4:	4628      	mov	r0, r5
 800aff6:	47b8      	blx	r7
 800aff8:	3001      	adds	r0, #1
 800affa:	d1bf      	bne.n	800af7c <_printf_float+0x2f4>
 800affc:	e690      	b.n	800ad20 <_printf_float+0x98>
 800affe:	9a06      	ldr	r2, [sp, #24]
 800b000:	464b      	mov	r3, r9
 800b002:	4442      	add	r2, r8
 800b004:	4631      	mov	r1, r6
 800b006:	4628      	mov	r0, r5
 800b008:	47b8      	blx	r7
 800b00a:	3001      	adds	r0, #1
 800b00c:	d1c2      	bne.n	800af94 <_printf_float+0x30c>
 800b00e:	e687      	b.n	800ad20 <_printf_float+0x98>
 800b010:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800b014:	f1b9 0f01 	cmp.w	r9, #1
 800b018:	dc01      	bgt.n	800b01e <_printf_float+0x396>
 800b01a:	07db      	lsls	r3, r3, #31
 800b01c:	d536      	bpl.n	800b08c <_printf_float+0x404>
 800b01e:	2301      	movs	r3, #1
 800b020:	4642      	mov	r2, r8
 800b022:	4631      	mov	r1, r6
 800b024:	4628      	mov	r0, r5
 800b026:	47b8      	blx	r7
 800b028:	3001      	adds	r0, #1
 800b02a:	f43f ae79 	beq.w	800ad20 <_printf_float+0x98>
 800b02e:	9b05      	ldr	r3, [sp, #20]
 800b030:	465a      	mov	r2, fp
 800b032:	4631      	mov	r1, r6
 800b034:	4628      	mov	r0, r5
 800b036:	47b8      	blx	r7
 800b038:	3001      	adds	r0, #1
 800b03a:	f43f ae71 	beq.w	800ad20 <_printf_float+0x98>
 800b03e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800b042:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b04a:	f109 39ff 	add.w	r9, r9, #4294967295
 800b04e:	d018      	beq.n	800b082 <_printf_float+0x3fa>
 800b050:	464b      	mov	r3, r9
 800b052:	f108 0201 	add.w	r2, r8, #1
 800b056:	4631      	mov	r1, r6
 800b058:	4628      	mov	r0, r5
 800b05a:	47b8      	blx	r7
 800b05c:	3001      	adds	r0, #1
 800b05e:	d10c      	bne.n	800b07a <_printf_float+0x3f2>
 800b060:	e65e      	b.n	800ad20 <_printf_float+0x98>
 800b062:	2301      	movs	r3, #1
 800b064:	465a      	mov	r2, fp
 800b066:	4631      	mov	r1, r6
 800b068:	4628      	mov	r0, r5
 800b06a:	47b8      	blx	r7
 800b06c:	3001      	adds	r0, #1
 800b06e:	f43f ae57 	beq.w	800ad20 <_printf_float+0x98>
 800b072:	f108 0801 	add.w	r8, r8, #1
 800b076:	45c8      	cmp	r8, r9
 800b078:	dbf3      	blt.n	800b062 <_printf_float+0x3da>
 800b07a:	4653      	mov	r3, sl
 800b07c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b080:	e6dc      	b.n	800ae3c <_printf_float+0x1b4>
 800b082:	f04f 0800 	mov.w	r8, #0
 800b086:	f104 0b1a 	add.w	fp, r4, #26
 800b08a:	e7f4      	b.n	800b076 <_printf_float+0x3ee>
 800b08c:	2301      	movs	r3, #1
 800b08e:	4642      	mov	r2, r8
 800b090:	e7e1      	b.n	800b056 <_printf_float+0x3ce>
 800b092:	2301      	movs	r3, #1
 800b094:	464a      	mov	r2, r9
 800b096:	4631      	mov	r1, r6
 800b098:	4628      	mov	r0, r5
 800b09a:	47b8      	blx	r7
 800b09c:	3001      	adds	r0, #1
 800b09e:	f43f ae3f 	beq.w	800ad20 <_printf_float+0x98>
 800b0a2:	f108 0801 	add.w	r8, r8, #1
 800b0a6:	68e3      	ldr	r3, [r4, #12]
 800b0a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b0aa:	1a5b      	subs	r3, r3, r1
 800b0ac:	4543      	cmp	r3, r8
 800b0ae:	dcf0      	bgt.n	800b092 <_printf_float+0x40a>
 800b0b0:	e6f8      	b.n	800aea4 <_printf_float+0x21c>
 800b0b2:	f04f 0800 	mov.w	r8, #0
 800b0b6:	f104 0919 	add.w	r9, r4, #25
 800b0ba:	e7f4      	b.n	800b0a6 <_printf_float+0x41e>

0800b0bc <_printf_common>:
 800b0bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0c0:	4616      	mov	r6, r2
 800b0c2:	4698      	mov	r8, r3
 800b0c4:	688a      	ldr	r2, [r1, #8]
 800b0c6:	690b      	ldr	r3, [r1, #16]
 800b0c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b0cc:	4293      	cmp	r3, r2
 800b0ce:	bfb8      	it	lt
 800b0d0:	4613      	movlt	r3, r2
 800b0d2:	6033      	str	r3, [r6, #0]
 800b0d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b0d8:	4607      	mov	r7, r0
 800b0da:	460c      	mov	r4, r1
 800b0dc:	b10a      	cbz	r2, 800b0e2 <_printf_common+0x26>
 800b0de:	3301      	adds	r3, #1
 800b0e0:	6033      	str	r3, [r6, #0]
 800b0e2:	6823      	ldr	r3, [r4, #0]
 800b0e4:	0699      	lsls	r1, r3, #26
 800b0e6:	bf42      	ittt	mi
 800b0e8:	6833      	ldrmi	r3, [r6, #0]
 800b0ea:	3302      	addmi	r3, #2
 800b0ec:	6033      	strmi	r3, [r6, #0]
 800b0ee:	6825      	ldr	r5, [r4, #0]
 800b0f0:	f015 0506 	ands.w	r5, r5, #6
 800b0f4:	d106      	bne.n	800b104 <_printf_common+0x48>
 800b0f6:	f104 0a19 	add.w	sl, r4, #25
 800b0fa:	68e3      	ldr	r3, [r4, #12]
 800b0fc:	6832      	ldr	r2, [r6, #0]
 800b0fe:	1a9b      	subs	r3, r3, r2
 800b100:	42ab      	cmp	r3, r5
 800b102:	dc26      	bgt.n	800b152 <_printf_common+0x96>
 800b104:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b108:	6822      	ldr	r2, [r4, #0]
 800b10a:	3b00      	subs	r3, #0
 800b10c:	bf18      	it	ne
 800b10e:	2301      	movne	r3, #1
 800b110:	0692      	lsls	r2, r2, #26
 800b112:	d42b      	bmi.n	800b16c <_printf_common+0xb0>
 800b114:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b118:	4641      	mov	r1, r8
 800b11a:	4638      	mov	r0, r7
 800b11c:	47c8      	blx	r9
 800b11e:	3001      	adds	r0, #1
 800b120:	d01e      	beq.n	800b160 <_printf_common+0xa4>
 800b122:	6823      	ldr	r3, [r4, #0]
 800b124:	6922      	ldr	r2, [r4, #16]
 800b126:	f003 0306 	and.w	r3, r3, #6
 800b12a:	2b04      	cmp	r3, #4
 800b12c:	bf02      	ittt	eq
 800b12e:	68e5      	ldreq	r5, [r4, #12]
 800b130:	6833      	ldreq	r3, [r6, #0]
 800b132:	1aed      	subeq	r5, r5, r3
 800b134:	68a3      	ldr	r3, [r4, #8]
 800b136:	bf0c      	ite	eq
 800b138:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b13c:	2500      	movne	r5, #0
 800b13e:	4293      	cmp	r3, r2
 800b140:	bfc4      	itt	gt
 800b142:	1a9b      	subgt	r3, r3, r2
 800b144:	18ed      	addgt	r5, r5, r3
 800b146:	2600      	movs	r6, #0
 800b148:	341a      	adds	r4, #26
 800b14a:	42b5      	cmp	r5, r6
 800b14c:	d11a      	bne.n	800b184 <_printf_common+0xc8>
 800b14e:	2000      	movs	r0, #0
 800b150:	e008      	b.n	800b164 <_printf_common+0xa8>
 800b152:	2301      	movs	r3, #1
 800b154:	4652      	mov	r2, sl
 800b156:	4641      	mov	r1, r8
 800b158:	4638      	mov	r0, r7
 800b15a:	47c8      	blx	r9
 800b15c:	3001      	adds	r0, #1
 800b15e:	d103      	bne.n	800b168 <_printf_common+0xac>
 800b160:	f04f 30ff 	mov.w	r0, #4294967295
 800b164:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b168:	3501      	adds	r5, #1
 800b16a:	e7c6      	b.n	800b0fa <_printf_common+0x3e>
 800b16c:	18e1      	adds	r1, r4, r3
 800b16e:	1c5a      	adds	r2, r3, #1
 800b170:	2030      	movs	r0, #48	@ 0x30
 800b172:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b176:	4422      	add	r2, r4
 800b178:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b17c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b180:	3302      	adds	r3, #2
 800b182:	e7c7      	b.n	800b114 <_printf_common+0x58>
 800b184:	2301      	movs	r3, #1
 800b186:	4622      	mov	r2, r4
 800b188:	4641      	mov	r1, r8
 800b18a:	4638      	mov	r0, r7
 800b18c:	47c8      	blx	r9
 800b18e:	3001      	adds	r0, #1
 800b190:	d0e6      	beq.n	800b160 <_printf_common+0xa4>
 800b192:	3601      	adds	r6, #1
 800b194:	e7d9      	b.n	800b14a <_printf_common+0x8e>
	...

0800b198 <_printf_i>:
 800b198:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b19c:	7e0f      	ldrb	r7, [r1, #24]
 800b19e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b1a0:	2f78      	cmp	r7, #120	@ 0x78
 800b1a2:	4691      	mov	r9, r2
 800b1a4:	4680      	mov	r8, r0
 800b1a6:	460c      	mov	r4, r1
 800b1a8:	469a      	mov	sl, r3
 800b1aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b1ae:	d807      	bhi.n	800b1c0 <_printf_i+0x28>
 800b1b0:	2f62      	cmp	r7, #98	@ 0x62
 800b1b2:	d80a      	bhi.n	800b1ca <_printf_i+0x32>
 800b1b4:	2f00      	cmp	r7, #0
 800b1b6:	f000 80d2 	beq.w	800b35e <_printf_i+0x1c6>
 800b1ba:	2f58      	cmp	r7, #88	@ 0x58
 800b1bc:	f000 80b9 	beq.w	800b332 <_printf_i+0x19a>
 800b1c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b1c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b1c8:	e03a      	b.n	800b240 <_printf_i+0xa8>
 800b1ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b1ce:	2b15      	cmp	r3, #21
 800b1d0:	d8f6      	bhi.n	800b1c0 <_printf_i+0x28>
 800b1d2:	a101      	add	r1, pc, #4	@ (adr r1, 800b1d8 <_printf_i+0x40>)
 800b1d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b1d8:	0800b231 	.word	0x0800b231
 800b1dc:	0800b245 	.word	0x0800b245
 800b1e0:	0800b1c1 	.word	0x0800b1c1
 800b1e4:	0800b1c1 	.word	0x0800b1c1
 800b1e8:	0800b1c1 	.word	0x0800b1c1
 800b1ec:	0800b1c1 	.word	0x0800b1c1
 800b1f0:	0800b245 	.word	0x0800b245
 800b1f4:	0800b1c1 	.word	0x0800b1c1
 800b1f8:	0800b1c1 	.word	0x0800b1c1
 800b1fc:	0800b1c1 	.word	0x0800b1c1
 800b200:	0800b1c1 	.word	0x0800b1c1
 800b204:	0800b345 	.word	0x0800b345
 800b208:	0800b26f 	.word	0x0800b26f
 800b20c:	0800b2ff 	.word	0x0800b2ff
 800b210:	0800b1c1 	.word	0x0800b1c1
 800b214:	0800b1c1 	.word	0x0800b1c1
 800b218:	0800b367 	.word	0x0800b367
 800b21c:	0800b1c1 	.word	0x0800b1c1
 800b220:	0800b26f 	.word	0x0800b26f
 800b224:	0800b1c1 	.word	0x0800b1c1
 800b228:	0800b1c1 	.word	0x0800b1c1
 800b22c:	0800b307 	.word	0x0800b307
 800b230:	6833      	ldr	r3, [r6, #0]
 800b232:	1d1a      	adds	r2, r3, #4
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	6032      	str	r2, [r6, #0]
 800b238:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b23c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b240:	2301      	movs	r3, #1
 800b242:	e09d      	b.n	800b380 <_printf_i+0x1e8>
 800b244:	6833      	ldr	r3, [r6, #0]
 800b246:	6820      	ldr	r0, [r4, #0]
 800b248:	1d19      	adds	r1, r3, #4
 800b24a:	6031      	str	r1, [r6, #0]
 800b24c:	0606      	lsls	r6, r0, #24
 800b24e:	d501      	bpl.n	800b254 <_printf_i+0xbc>
 800b250:	681d      	ldr	r5, [r3, #0]
 800b252:	e003      	b.n	800b25c <_printf_i+0xc4>
 800b254:	0645      	lsls	r5, r0, #25
 800b256:	d5fb      	bpl.n	800b250 <_printf_i+0xb8>
 800b258:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b25c:	2d00      	cmp	r5, #0
 800b25e:	da03      	bge.n	800b268 <_printf_i+0xd0>
 800b260:	232d      	movs	r3, #45	@ 0x2d
 800b262:	426d      	negs	r5, r5
 800b264:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b268:	4859      	ldr	r0, [pc, #356]	@ (800b3d0 <_printf_i+0x238>)
 800b26a:	230a      	movs	r3, #10
 800b26c:	e011      	b.n	800b292 <_printf_i+0xfa>
 800b26e:	6821      	ldr	r1, [r4, #0]
 800b270:	6833      	ldr	r3, [r6, #0]
 800b272:	0608      	lsls	r0, r1, #24
 800b274:	f853 5b04 	ldr.w	r5, [r3], #4
 800b278:	d402      	bmi.n	800b280 <_printf_i+0xe8>
 800b27a:	0649      	lsls	r1, r1, #25
 800b27c:	bf48      	it	mi
 800b27e:	b2ad      	uxthmi	r5, r5
 800b280:	2f6f      	cmp	r7, #111	@ 0x6f
 800b282:	4853      	ldr	r0, [pc, #332]	@ (800b3d0 <_printf_i+0x238>)
 800b284:	6033      	str	r3, [r6, #0]
 800b286:	bf14      	ite	ne
 800b288:	230a      	movne	r3, #10
 800b28a:	2308      	moveq	r3, #8
 800b28c:	2100      	movs	r1, #0
 800b28e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b292:	6866      	ldr	r6, [r4, #4]
 800b294:	60a6      	str	r6, [r4, #8]
 800b296:	2e00      	cmp	r6, #0
 800b298:	bfa2      	ittt	ge
 800b29a:	6821      	ldrge	r1, [r4, #0]
 800b29c:	f021 0104 	bicge.w	r1, r1, #4
 800b2a0:	6021      	strge	r1, [r4, #0]
 800b2a2:	b90d      	cbnz	r5, 800b2a8 <_printf_i+0x110>
 800b2a4:	2e00      	cmp	r6, #0
 800b2a6:	d04b      	beq.n	800b340 <_printf_i+0x1a8>
 800b2a8:	4616      	mov	r6, r2
 800b2aa:	fbb5 f1f3 	udiv	r1, r5, r3
 800b2ae:	fb03 5711 	mls	r7, r3, r1, r5
 800b2b2:	5dc7      	ldrb	r7, [r0, r7]
 800b2b4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b2b8:	462f      	mov	r7, r5
 800b2ba:	42bb      	cmp	r3, r7
 800b2bc:	460d      	mov	r5, r1
 800b2be:	d9f4      	bls.n	800b2aa <_printf_i+0x112>
 800b2c0:	2b08      	cmp	r3, #8
 800b2c2:	d10b      	bne.n	800b2dc <_printf_i+0x144>
 800b2c4:	6823      	ldr	r3, [r4, #0]
 800b2c6:	07df      	lsls	r7, r3, #31
 800b2c8:	d508      	bpl.n	800b2dc <_printf_i+0x144>
 800b2ca:	6923      	ldr	r3, [r4, #16]
 800b2cc:	6861      	ldr	r1, [r4, #4]
 800b2ce:	4299      	cmp	r1, r3
 800b2d0:	bfde      	ittt	le
 800b2d2:	2330      	movle	r3, #48	@ 0x30
 800b2d4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b2d8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b2dc:	1b92      	subs	r2, r2, r6
 800b2de:	6122      	str	r2, [r4, #16]
 800b2e0:	f8cd a000 	str.w	sl, [sp]
 800b2e4:	464b      	mov	r3, r9
 800b2e6:	aa03      	add	r2, sp, #12
 800b2e8:	4621      	mov	r1, r4
 800b2ea:	4640      	mov	r0, r8
 800b2ec:	f7ff fee6 	bl	800b0bc <_printf_common>
 800b2f0:	3001      	adds	r0, #1
 800b2f2:	d14a      	bne.n	800b38a <_printf_i+0x1f2>
 800b2f4:	f04f 30ff 	mov.w	r0, #4294967295
 800b2f8:	b004      	add	sp, #16
 800b2fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2fe:	6823      	ldr	r3, [r4, #0]
 800b300:	f043 0320 	orr.w	r3, r3, #32
 800b304:	6023      	str	r3, [r4, #0]
 800b306:	4833      	ldr	r0, [pc, #204]	@ (800b3d4 <_printf_i+0x23c>)
 800b308:	2778      	movs	r7, #120	@ 0x78
 800b30a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b30e:	6823      	ldr	r3, [r4, #0]
 800b310:	6831      	ldr	r1, [r6, #0]
 800b312:	061f      	lsls	r7, r3, #24
 800b314:	f851 5b04 	ldr.w	r5, [r1], #4
 800b318:	d402      	bmi.n	800b320 <_printf_i+0x188>
 800b31a:	065f      	lsls	r7, r3, #25
 800b31c:	bf48      	it	mi
 800b31e:	b2ad      	uxthmi	r5, r5
 800b320:	6031      	str	r1, [r6, #0]
 800b322:	07d9      	lsls	r1, r3, #31
 800b324:	bf44      	itt	mi
 800b326:	f043 0320 	orrmi.w	r3, r3, #32
 800b32a:	6023      	strmi	r3, [r4, #0]
 800b32c:	b11d      	cbz	r5, 800b336 <_printf_i+0x19e>
 800b32e:	2310      	movs	r3, #16
 800b330:	e7ac      	b.n	800b28c <_printf_i+0xf4>
 800b332:	4827      	ldr	r0, [pc, #156]	@ (800b3d0 <_printf_i+0x238>)
 800b334:	e7e9      	b.n	800b30a <_printf_i+0x172>
 800b336:	6823      	ldr	r3, [r4, #0]
 800b338:	f023 0320 	bic.w	r3, r3, #32
 800b33c:	6023      	str	r3, [r4, #0]
 800b33e:	e7f6      	b.n	800b32e <_printf_i+0x196>
 800b340:	4616      	mov	r6, r2
 800b342:	e7bd      	b.n	800b2c0 <_printf_i+0x128>
 800b344:	6833      	ldr	r3, [r6, #0]
 800b346:	6825      	ldr	r5, [r4, #0]
 800b348:	6961      	ldr	r1, [r4, #20]
 800b34a:	1d18      	adds	r0, r3, #4
 800b34c:	6030      	str	r0, [r6, #0]
 800b34e:	062e      	lsls	r6, r5, #24
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	d501      	bpl.n	800b358 <_printf_i+0x1c0>
 800b354:	6019      	str	r1, [r3, #0]
 800b356:	e002      	b.n	800b35e <_printf_i+0x1c6>
 800b358:	0668      	lsls	r0, r5, #25
 800b35a:	d5fb      	bpl.n	800b354 <_printf_i+0x1bc>
 800b35c:	8019      	strh	r1, [r3, #0]
 800b35e:	2300      	movs	r3, #0
 800b360:	6123      	str	r3, [r4, #16]
 800b362:	4616      	mov	r6, r2
 800b364:	e7bc      	b.n	800b2e0 <_printf_i+0x148>
 800b366:	6833      	ldr	r3, [r6, #0]
 800b368:	1d1a      	adds	r2, r3, #4
 800b36a:	6032      	str	r2, [r6, #0]
 800b36c:	681e      	ldr	r6, [r3, #0]
 800b36e:	6862      	ldr	r2, [r4, #4]
 800b370:	2100      	movs	r1, #0
 800b372:	4630      	mov	r0, r6
 800b374:	f7f4 ffbc 	bl	80002f0 <memchr>
 800b378:	b108      	cbz	r0, 800b37e <_printf_i+0x1e6>
 800b37a:	1b80      	subs	r0, r0, r6
 800b37c:	6060      	str	r0, [r4, #4]
 800b37e:	6863      	ldr	r3, [r4, #4]
 800b380:	6123      	str	r3, [r4, #16]
 800b382:	2300      	movs	r3, #0
 800b384:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b388:	e7aa      	b.n	800b2e0 <_printf_i+0x148>
 800b38a:	6923      	ldr	r3, [r4, #16]
 800b38c:	4632      	mov	r2, r6
 800b38e:	4649      	mov	r1, r9
 800b390:	4640      	mov	r0, r8
 800b392:	47d0      	blx	sl
 800b394:	3001      	adds	r0, #1
 800b396:	d0ad      	beq.n	800b2f4 <_printf_i+0x15c>
 800b398:	6823      	ldr	r3, [r4, #0]
 800b39a:	079b      	lsls	r3, r3, #30
 800b39c:	d413      	bmi.n	800b3c6 <_printf_i+0x22e>
 800b39e:	68e0      	ldr	r0, [r4, #12]
 800b3a0:	9b03      	ldr	r3, [sp, #12]
 800b3a2:	4298      	cmp	r0, r3
 800b3a4:	bfb8      	it	lt
 800b3a6:	4618      	movlt	r0, r3
 800b3a8:	e7a6      	b.n	800b2f8 <_printf_i+0x160>
 800b3aa:	2301      	movs	r3, #1
 800b3ac:	4632      	mov	r2, r6
 800b3ae:	4649      	mov	r1, r9
 800b3b0:	4640      	mov	r0, r8
 800b3b2:	47d0      	blx	sl
 800b3b4:	3001      	adds	r0, #1
 800b3b6:	d09d      	beq.n	800b2f4 <_printf_i+0x15c>
 800b3b8:	3501      	adds	r5, #1
 800b3ba:	68e3      	ldr	r3, [r4, #12]
 800b3bc:	9903      	ldr	r1, [sp, #12]
 800b3be:	1a5b      	subs	r3, r3, r1
 800b3c0:	42ab      	cmp	r3, r5
 800b3c2:	dcf2      	bgt.n	800b3aa <_printf_i+0x212>
 800b3c4:	e7eb      	b.n	800b39e <_printf_i+0x206>
 800b3c6:	2500      	movs	r5, #0
 800b3c8:	f104 0619 	add.w	r6, r4, #25
 800b3cc:	e7f5      	b.n	800b3ba <_printf_i+0x222>
 800b3ce:	bf00      	nop
 800b3d0:	0800f302 	.word	0x0800f302
 800b3d4:	0800f313 	.word	0x0800f313

0800b3d8 <_scanf_float>:
 800b3d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3dc:	b087      	sub	sp, #28
 800b3de:	4617      	mov	r7, r2
 800b3e0:	9303      	str	r3, [sp, #12]
 800b3e2:	688b      	ldr	r3, [r1, #8]
 800b3e4:	1e5a      	subs	r2, r3, #1
 800b3e6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800b3ea:	bf81      	itttt	hi
 800b3ec:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800b3f0:	eb03 0b05 	addhi.w	fp, r3, r5
 800b3f4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800b3f8:	608b      	strhi	r3, [r1, #8]
 800b3fa:	680b      	ldr	r3, [r1, #0]
 800b3fc:	460a      	mov	r2, r1
 800b3fe:	f04f 0500 	mov.w	r5, #0
 800b402:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800b406:	f842 3b1c 	str.w	r3, [r2], #28
 800b40a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b40e:	4680      	mov	r8, r0
 800b410:	460c      	mov	r4, r1
 800b412:	bf98      	it	ls
 800b414:	f04f 0b00 	movls.w	fp, #0
 800b418:	9201      	str	r2, [sp, #4]
 800b41a:	4616      	mov	r6, r2
 800b41c:	46aa      	mov	sl, r5
 800b41e:	46a9      	mov	r9, r5
 800b420:	9502      	str	r5, [sp, #8]
 800b422:	68a2      	ldr	r2, [r4, #8]
 800b424:	b152      	cbz	r2, 800b43c <_scanf_float+0x64>
 800b426:	683b      	ldr	r3, [r7, #0]
 800b428:	781b      	ldrb	r3, [r3, #0]
 800b42a:	2b4e      	cmp	r3, #78	@ 0x4e
 800b42c:	d864      	bhi.n	800b4f8 <_scanf_float+0x120>
 800b42e:	2b40      	cmp	r3, #64	@ 0x40
 800b430:	d83c      	bhi.n	800b4ac <_scanf_float+0xd4>
 800b432:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800b436:	b2c8      	uxtb	r0, r1
 800b438:	280e      	cmp	r0, #14
 800b43a:	d93a      	bls.n	800b4b2 <_scanf_float+0xda>
 800b43c:	f1b9 0f00 	cmp.w	r9, #0
 800b440:	d003      	beq.n	800b44a <_scanf_float+0x72>
 800b442:	6823      	ldr	r3, [r4, #0]
 800b444:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b448:	6023      	str	r3, [r4, #0]
 800b44a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b44e:	f1ba 0f01 	cmp.w	sl, #1
 800b452:	f200 8117 	bhi.w	800b684 <_scanf_float+0x2ac>
 800b456:	9b01      	ldr	r3, [sp, #4]
 800b458:	429e      	cmp	r6, r3
 800b45a:	f200 8108 	bhi.w	800b66e <_scanf_float+0x296>
 800b45e:	2001      	movs	r0, #1
 800b460:	b007      	add	sp, #28
 800b462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b466:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800b46a:	2a0d      	cmp	r2, #13
 800b46c:	d8e6      	bhi.n	800b43c <_scanf_float+0x64>
 800b46e:	a101      	add	r1, pc, #4	@ (adr r1, 800b474 <_scanf_float+0x9c>)
 800b470:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b474:	0800b5bb 	.word	0x0800b5bb
 800b478:	0800b43d 	.word	0x0800b43d
 800b47c:	0800b43d 	.word	0x0800b43d
 800b480:	0800b43d 	.word	0x0800b43d
 800b484:	0800b61b 	.word	0x0800b61b
 800b488:	0800b5f3 	.word	0x0800b5f3
 800b48c:	0800b43d 	.word	0x0800b43d
 800b490:	0800b43d 	.word	0x0800b43d
 800b494:	0800b5c9 	.word	0x0800b5c9
 800b498:	0800b43d 	.word	0x0800b43d
 800b49c:	0800b43d 	.word	0x0800b43d
 800b4a0:	0800b43d 	.word	0x0800b43d
 800b4a4:	0800b43d 	.word	0x0800b43d
 800b4a8:	0800b581 	.word	0x0800b581
 800b4ac:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800b4b0:	e7db      	b.n	800b46a <_scanf_float+0x92>
 800b4b2:	290e      	cmp	r1, #14
 800b4b4:	d8c2      	bhi.n	800b43c <_scanf_float+0x64>
 800b4b6:	a001      	add	r0, pc, #4	@ (adr r0, 800b4bc <_scanf_float+0xe4>)
 800b4b8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b4bc:	0800b571 	.word	0x0800b571
 800b4c0:	0800b43d 	.word	0x0800b43d
 800b4c4:	0800b571 	.word	0x0800b571
 800b4c8:	0800b607 	.word	0x0800b607
 800b4cc:	0800b43d 	.word	0x0800b43d
 800b4d0:	0800b519 	.word	0x0800b519
 800b4d4:	0800b557 	.word	0x0800b557
 800b4d8:	0800b557 	.word	0x0800b557
 800b4dc:	0800b557 	.word	0x0800b557
 800b4e0:	0800b557 	.word	0x0800b557
 800b4e4:	0800b557 	.word	0x0800b557
 800b4e8:	0800b557 	.word	0x0800b557
 800b4ec:	0800b557 	.word	0x0800b557
 800b4f0:	0800b557 	.word	0x0800b557
 800b4f4:	0800b557 	.word	0x0800b557
 800b4f8:	2b6e      	cmp	r3, #110	@ 0x6e
 800b4fa:	d809      	bhi.n	800b510 <_scanf_float+0x138>
 800b4fc:	2b60      	cmp	r3, #96	@ 0x60
 800b4fe:	d8b2      	bhi.n	800b466 <_scanf_float+0x8e>
 800b500:	2b54      	cmp	r3, #84	@ 0x54
 800b502:	d07b      	beq.n	800b5fc <_scanf_float+0x224>
 800b504:	2b59      	cmp	r3, #89	@ 0x59
 800b506:	d199      	bne.n	800b43c <_scanf_float+0x64>
 800b508:	2d07      	cmp	r5, #7
 800b50a:	d197      	bne.n	800b43c <_scanf_float+0x64>
 800b50c:	2508      	movs	r5, #8
 800b50e:	e02c      	b.n	800b56a <_scanf_float+0x192>
 800b510:	2b74      	cmp	r3, #116	@ 0x74
 800b512:	d073      	beq.n	800b5fc <_scanf_float+0x224>
 800b514:	2b79      	cmp	r3, #121	@ 0x79
 800b516:	e7f6      	b.n	800b506 <_scanf_float+0x12e>
 800b518:	6821      	ldr	r1, [r4, #0]
 800b51a:	05c8      	lsls	r0, r1, #23
 800b51c:	d51b      	bpl.n	800b556 <_scanf_float+0x17e>
 800b51e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800b522:	6021      	str	r1, [r4, #0]
 800b524:	f109 0901 	add.w	r9, r9, #1
 800b528:	f1bb 0f00 	cmp.w	fp, #0
 800b52c:	d003      	beq.n	800b536 <_scanf_float+0x15e>
 800b52e:	3201      	adds	r2, #1
 800b530:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b534:	60a2      	str	r2, [r4, #8]
 800b536:	68a3      	ldr	r3, [r4, #8]
 800b538:	3b01      	subs	r3, #1
 800b53a:	60a3      	str	r3, [r4, #8]
 800b53c:	6923      	ldr	r3, [r4, #16]
 800b53e:	3301      	adds	r3, #1
 800b540:	6123      	str	r3, [r4, #16]
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	3b01      	subs	r3, #1
 800b546:	2b00      	cmp	r3, #0
 800b548:	607b      	str	r3, [r7, #4]
 800b54a:	f340 8087 	ble.w	800b65c <_scanf_float+0x284>
 800b54e:	683b      	ldr	r3, [r7, #0]
 800b550:	3301      	adds	r3, #1
 800b552:	603b      	str	r3, [r7, #0]
 800b554:	e765      	b.n	800b422 <_scanf_float+0x4a>
 800b556:	eb1a 0105 	adds.w	r1, sl, r5
 800b55a:	f47f af6f 	bne.w	800b43c <_scanf_float+0x64>
 800b55e:	6822      	ldr	r2, [r4, #0]
 800b560:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800b564:	6022      	str	r2, [r4, #0]
 800b566:	460d      	mov	r5, r1
 800b568:	468a      	mov	sl, r1
 800b56a:	f806 3b01 	strb.w	r3, [r6], #1
 800b56e:	e7e2      	b.n	800b536 <_scanf_float+0x15e>
 800b570:	6822      	ldr	r2, [r4, #0]
 800b572:	0610      	lsls	r0, r2, #24
 800b574:	f57f af62 	bpl.w	800b43c <_scanf_float+0x64>
 800b578:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b57c:	6022      	str	r2, [r4, #0]
 800b57e:	e7f4      	b.n	800b56a <_scanf_float+0x192>
 800b580:	f1ba 0f00 	cmp.w	sl, #0
 800b584:	d10e      	bne.n	800b5a4 <_scanf_float+0x1cc>
 800b586:	f1b9 0f00 	cmp.w	r9, #0
 800b58a:	d10e      	bne.n	800b5aa <_scanf_float+0x1d2>
 800b58c:	6822      	ldr	r2, [r4, #0]
 800b58e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b592:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b596:	d108      	bne.n	800b5aa <_scanf_float+0x1d2>
 800b598:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b59c:	6022      	str	r2, [r4, #0]
 800b59e:	f04f 0a01 	mov.w	sl, #1
 800b5a2:	e7e2      	b.n	800b56a <_scanf_float+0x192>
 800b5a4:	f1ba 0f02 	cmp.w	sl, #2
 800b5a8:	d055      	beq.n	800b656 <_scanf_float+0x27e>
 800b5aa:	2d01      	cmp	r5, #1
 800b5ac:	d002      	beq.n	800b5b4 <_scanf_float+0x1dc>
 800b5ae:	2d04      	cmp	r5, #4
 800b5b0:	f47f af44 	bne.w	800b43c <_scanf_float+0x64>
 800b5b4:	3501      	adds	r5, #1
 800b5b6:	b2ed      	uxtb	r5, r5
 800b5b8:	e7d7      	b.n	800b56a <_scanf_float+0x192>
 800b5ba:	f1ba 0f01 	cmp.w	sl, #1
 800b5be:	f47f af3d 	bne.w	800b43c <_scanf_float+0x64>
 800b5c2:	f04f 0a02 	mov.w	sl, #2
 800b5c6:	e7d0      	b.n	800b56a <_scanf_float+0x192>
 800b5c8:	b97d      	cbnz	r5, 800b5ea <_scanf_float+0x212>
 800b5ca:	f1b9 0f00 	cmp.w	r9, #0
 800b5ce:	f47f af38 	bne.w	800b442 <_scanf_float+0x6a>
 800b5d2:	6822      	ldr	r2, [r4, #0]
 800b5d4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b5d8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b5dc:	f040 8101 	bne.w	800b7e2 <_scanf_float+0x40a>
 800b5e0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b5e4:	6022      	str	r2, [r4, #0]
 800b5e6:	2501      	movs	r5, #1
 800b5e8:	e7bf      	b.n	800b56a <_scanf_float+0x192>
 800b5ea:	2d03      	cmp	r5, #3
 800b5ec:	d0e2      	beq.n	800b5b4 <_scanf_float+0x1dc>
 800b5ee:	2d05      	cmp	r5, #5
 800b5f0:	e7de      	b.n	800b5b0 <_scanf_float+0x1d8>
 800b5f2:	2d02      	cmp	r5, #2
 800b5f4:	f47f af22 	bne.w	800b43c <_scanf_float+0x64>
 800b5f8:	2503      	movs	r5, #3
 800b5fa:	e7b6      	b.n	800b56a <_scanf_float+0x192>
 800b5fc:	2d06      	cmp	r5, #6
 800b5fe:	f47f af1d 	bne.w	800b43c <_scanf_float+0x64>
 800b602:	2507      	movs	r5, #7
 800b604:	e7b1      	b.n	800b56a <_scanf_float+0x192>
 800b606:	6822      	ldr	r2, [r4, #0]
 800b608:	0591      	lsls	r1, r2, #22
 800b60a:	f57f af17 	bpl.w	800b43c <_scanf_float+0x64>
 800b60e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800b612:	6022      	str	r2, [r4, #0]
 800b614:	f8cd 9008 	str.w	r9, [sp, #8]
 800b618:	e7a7      	b.n	800b56a <_scanf_float+0x192>
 800b61a:	6822      	ldr	r2, [r4, #0]
 800b61c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800b620:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800b624:	d006      	beq.n	800b634 <_scanf_float+0x25c>
 800b626:	0550      	lsls	r0, r2, #21
 800b628:	f57f af08 	bpl.w	800b43c <_scanf_float+0x64>
 800b62c:	f1b9 0f00 	cmp.w	r9, #0
 800b630:	f000 80d7 	beq.w	800b7e2 <_scanf_float+0x40a>
 800b634:	0591      	lsls	r1, r2, #22
 800b636:	bf58      	it	pl
 800b638:	9902      	ldrpl	r1, [sp, #8]
 800b63a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b63e:	bf58      	it	pl
 800b640:	eba9 0101 	subpl.w	r1, r9, r1
 800b644:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800b648:	bf58      	it	pl
 800b64a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b64e:	6022      	str	r2, [r4, #0]
 800b650:	f04f 0900 	mov.w	r9, #0
 800b654:	e789      	b.n	800b56a <_scanf_float+0x192>
 800b656:	f04f 0a03 	mov.w	sl, #3
 800b65a:	e786      	b.n	800b56a <_scanf_float+0x192>
 800b65c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800b660:	4639      	mov	r1, r7
 800b662:	4640      	mov	r0, r8
 800b664:	4798      	blx	r3
 800b666:	2800      	cmp	r0, #0
 800b668:	f43f aedb 	beq.w	800b422 <_scanf_float+0x4a>
 800b66c:	e6e6      	b.n	800b43c <_scanf_float+0x64>
 800b66e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b672:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b676:	463a      	mov	r2, r7
 800b678:	4640      	mov	r0, r8
 800b67a:	4798      	blx	r3
 800b67c:	6923      	ldr	r3, [r4, #16]
 800b67e:	3b01      	subs	r3, #1
 800b680:	6123      	str	r3, [r4, #16]
 800b682:	e6e8      	b.n	800b456 <_scanf_float+0x7e>
 800b684:	1e6b      	subs	r3, r5, #1
 800b686:	2b06      	cmp	r3, #6
 800b688:	d824      	bhi.n	800b6d4 <_scanf_float+0x2fc>
 800b68a:	2d02      	cmp	r5, #2
 800b68c:	d836      	bhi.n	800b6fc <_scanf_float+0x324>
 800b68e:	9b01      	ldr	r3, [sp, #4]
 800b690:	429e      	cmp	r6, r3
 800b692:	f67f aee4 	bls.w	800b45e <_scanf_float+0x86>
 800b696:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b69a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b69e:	463a      	mov	r2, r7
 800b6a0:	4640      	mov	r0, r8
 800b6a2:	4798      	blx	r3
 800b6a4:	6923      	ldr	r3, [r4, #16]
 800b6a6:	3b01      	subs	r3, #1
 800b6a8:	6123      	str	r3, [r4, #16]
 800b6aa:	e7f0      	b.n	800b68e <_scanf_float+0x2b6>
 800b6ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b6b0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800b6b4:	463a      	mov	r2, r7
 800b6b6:	4640      	mov	r0, r8
 800b6b8:	4798      	blx	r3
 800b6ba:	6923      	ldr	r3, [r4, #16]
 800b6bc:	3b01      	subs	r3, #1
 800b6be:	6123      	str	r3, [r4, #16]
 800b6c0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b6c4:	fa5f fa8a 	uxtb.w	sl, sl
 800b6c8:	f1ba 0f02 	cmp.w	sl, #2
 800b6cc:	d1ee      	bne.n	800b6ac <_scanf_float+0x2d4>
 800b6ce:	3d03      	subs	r5, #3
 800b6d0:	b2ed      	uxtb	r5, r5
 800b6d2:	1b76      	subs	r6, r6, r5
 800b6d4:	6823      	ldr	r3, [r4, #0]
 800b6d6:	05da      	lsls	r2, r3, #23
 800b6d8:	d530      	bpl.n	800b73c <_scanf_float+0x364>
 800b6da:	055b      	lsls	r3, r3, #21
 800b6dc:	d511      	bpl.n	800b702 <_scanf_float+0x32a>
 800b6de:	9b01      	ldr	r3, [sp, #4]
 800b6e0:	429e      	cmp	r6, r3
 800b6e2:	f67f aebc 	bls.w	800b45e <_scanf_float+0x86>
 800b6e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b6ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b6ee:	463a      	mov	r2, r7
 800b6f0:	4640      	mov	r0, r8
 800b6f2:	4798      	blx	r3
 800b6f4:	6923      	ldr	r3, [r4, #16]
 800b6f6:	3b01      	subs	r3, #1
 800b6f8:	6123      	str	r3, [r4, #16]
 800b6fa:	e7f0      	b.n	800b6de <_scanf_float+0x306>
 800b6fc:	46aa      	mov	sl, r5
 800b6fe:	46b3      	mov	fp, r6
 800b700:	e7de      	b.n	800b6c0 <_scanf_float+0x2e8>
 800b702:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b706:	6923      	ldr	r3, [r4, #16]
 800b708:	2965      	cmp	r1, #101	@ 0x65
 800b70a:	f103 33ff 	add.w	r3, r3, #4294967295
 800b70e:	f106 35ff 	add.w	r5, r6, #4294967295
 800b712:	6123      	str	r3, [r4, #16]
 800b714:	d00c      	beq.n	800b730 <_scanf_float+0x358>
 800b716:	2945      	cmp	r1, #69	@ 0x45
 800b718:	d00a      	beq.n	800b730 <_scanf_float+0x358>
 800b71a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b71e:	463a      	mov	r2, r7
 800b720:	4640      	mov	r0, r8
 800b722:	4798      	blx	r3
 800b724:	6923      	ldr	r3, [r4, #16]
 800b726:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b72a:	3b01      	subs	r3, #1
 800b72c:	1eb5      	subs	r5, r6, #2
 800b72e:	6123      	str	r3, [r4, #16]
 800b730:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b734:	463a      	mov	r2, r7
 800b736:	4640      	mov	r0, r8
 800b738:	4798      	blx	r3
 800b73a:	462e      	mov	r6, r5
 800b73c:	6822      	ldr	r2, [r4, #0]
 800b73e:	f012 0210 	ands.w	r2, r2, #16
 800b742:	d001      	beq.n	800b748 <_scanf_float+0x370>
 800b744:	2000      	movs	r0, #0
 800b746:	e68b      	b.n	800b460 <_scanf_float+0x88>
 800b748:	7032      	strb	r2, [r6, #0]
 800b74a:	6823      	ldr	r3, [r4, #0]
 800b74c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b750:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b754:	d11a      	bne.n	800b78c <_scanf_float+0x3b4>
 800b756:	9b02      	ldr	r3, [sp, #8]
 800b758:	454b      	cmp	r3, r9
 800b75a:	eba3 0209 	sub.w	r2, r3, r9
 800b75e:	d121      	bne.n	800b7a4 <_scanf_float+0x3cc>
 800b760:	9901      	ldr	r1, [sp, #4]
 800b762:	2200      	movs	r2, #0
 800b764:	4640      	mov	r0, r8
 800b766:	f002 fc49 	bl	800dffc <_strtod_r>
 800b76a:	9b03      	ldr	r3, [sp, #12]
 800b76c:	6821      	ldr	r1, [r4, #0]
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	f011 0f02 	tst.w	r1, #2
 800b774:	f103 0204 	add.w	r2, r3, #4
 800b778:	d01f      	beq.n	800b7ba <_scanf_float+0x3e2>
 800b77a:	9903      	ldr	r1, [sp, #12]
 800b77c:	600a      	str	r2, [r1, #0]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	ed83 0b00 	vstr	d0, [r3]
 800b784:	68e3      	ldr	r3, [r4, #12]
 800b786:	3301      	adds	r3, #1
 800b788:	60e3      	str	r3, [r4, #12]
 800b78a:	e7db      	b.n	800b744 <_scanf_float+0x36c>
 800b78c:	9b04      	ldr	r3, [sp, #16]
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d0e6      	beq.n	800b760 <_scanf_float+0x388>
 800b792:	9905      	ldr	r1, [sp, #20]
 800b794:	230a      	movs	r3, #10
 800b796:	3101      	adds	r1, #1
 800b798:	4640      	mov	r0, r8
 800b79a:	f002 fcaf 	bl	800e0fc <_strtol_r>
 800b79e:	9b04      	ldr	r3, [sp, #16]
 800b7a0:	9e05      	ldr	r6, [sp, #20]
 800b7a2:	1ac2      	subs	r2, r0, r3
 800b7a4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800b7a8:	429e      	cmp	r6, r3
 800b7aa:	bf28      	it	cs
 800b7ac:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800b7b0:	490d      	ldr	r1, [pc, #52]	@ (800b7e8 <_scanf_float+0x410>)
 800b7b2:	4630      	mov	r0, r6
 800b7b4:	f000 f960 	bl	800ba78 <siprintf>
 800b7b8:	e7d2      	b.n	800b760 <_scanf_float+0x388>
 800b7ba:	f011 0f04 	tst.w	r1, #4
 800b7be:	9903      	ldr	r1, [sp, #12]
 800b7c0:	600a      	str	r2, [r1, #0]
 800b7c2:	d1dc      	bne.n	800b77e <_scanf_float+0x3a6>
 800b7c4:	eeb4 0b40 	vcmp.f64	d0, d0
 800b7c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7cc:	681d      	ldr	r5, [r3, #0]
 800b7ce:	d705      	bvc.n	800b7dc <_scanf_float+0x404>
 800b7d0:	4806      	ldr	r0, [pc, #24]	@ (800b7ec <_scanf_float+0x414>)
 800b7d2:	f000 fb81 	bl	800bed8 <nanf>
 800b7d6:	ed85 0a00 	vstr	s0, [r5]
 800b7da:	e7d3      	b.n	800b784 <_scanf_float+0x3ac>
 800b7dc:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800b7e0:	e7f9      	b.n	800b7d6 <_scanf_float+0x3fe>
 800b7e2:	f04f 0900 	mov.w	r9, #0
 800b7e6:	e630      	b.n	800b44a <_scanf_float+0x72>
 800b7e8:	0800f324 	.word	0x0800f324
 800b7ec:	0800f2ef 	.word	0x0800f2ef

0800b7f0 <std>:
 800b7f0:	2300      	movs	r3, #0
 800b7f2:	b510      	push	{r4, lr}
 800b7f4:	4604      	mov	r4, r0
 800b7f6:	e9c0 3300 	strd	r3, r3, [r0]
 800b7fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b7fe:	6083      	str	r3, [r0, #8]
 800b800:	8181      	strh	r1, [r0, #12]
 800b802:	6643      	str	r3, [r0, #100]	@ 0x64
 800b804:	81c2      	strh	r2, [r0, #14]
 800b806:	6183      	str	r3, [r0, #24]
 800b808:	4619      	mov	r1, r3
 800b80a:	2208      	movs	r2, #8
 800b80c:	305c      	adds	r0, #92	@ 0x5c
 800b80e:	f000 fa2b 	bl	800bc68 <memset>
 800b812:	4b0d      	ldr	r3, [pc, #52]	@ (800b848 <std+0x58>)
 800b814:	6263      	str	r3, [r4, #36]	@ 0x24
 800b816:	4b0d      	ldr	r3, [pc, #52]	@ (800b84c <std+0x5c>)
 800b818:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b81a:	4b0d      	ldr	r3, [pc, #52]	@ (800b850 <std+0x60>)
 800b81c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b81e:	4b0d      	ldr	r3, [pc, #52]	@ (800b854 <std+0x64>)
 800b820:	6323      	str	r3, [r4, #48]	@ 0x30
 800b822:	4b0d      	ldr	r3, [pc, #52]	@ (800b858 <std+0x68>)
 800b824:	6224      	str	r4, [r4, #32]
 800b826:	429c      	cmp	r4, r3
 800b828:	d006      	beq.n	800b838 <std+0x48>
 800b82a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b82e:	4294      	cmp	r4, r2
 800b830:	d002      	beq.n	800b838 <std+0x48>
 800b832:	33d0      	adds	r3, #208	@ 0xd0
 800b834:	429c      	cmp	r4, r3
 800b836:	d105      	bne.n	800b844 <std+0x54>
 800b838:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b83c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b840:	f000 bb38 	b.w	800beb4 <__retarget_lock_init_recursive>
 800b844:	bd10      	pop	{r4, pc}
 800b846:	bf00      	nop
 800b848:	0800bab9 	.word	0x0800bab9
 800b84c:	0800badb 	.word	0x0800badb
 800b850:	0800bb13 	.word	0x0800bb13
 800b854:	0800bb37 	.word	0x0800bb37
 800b858:	24004d48 	.word	0x24004d48

0800b85c <stdio_exit_handler>:
 800b85c:	4a02      	ldr	r2, [pc, #8]	@ (800b868 <stdio_exit_handler+0xc>)
 800b85e:	4903      	ldr	r1, [pc, #12]	@ (800b86c <stdio_exit_handler+0x10>)
 800b860:	4803      	ldr	r0, [pc, #12]	@ (800b870 <stdio_exit_handler+0x14>)
 800b862:	f000 b87b 	b.w	800b95c <_fwalk_sglue>
 800b866:	bf00      	nop
 800b868:	24000014 	.word	0x24000014
 800b86c:	0800e73d 	.word	0x0800e73d
 800b870:	24000024 	.word	0x24000024

0800b874 <cleanup_stdio>:
 800b874:	6841      	ldr	r1, [r0, #4]
 800b876:	4b0c      	ldr	r3, [pc, #48]	@ (800b8a8 <cleanup_stdio+0x34>)
 800b878:	4299      	cmp	r1, r3
 800b87a:	b510      	push	{r4, lr}
 800b87c:	4604      	mov	r4, r0
 800b87e:	d001      	beq.n	800b884 <cleanup_stdio+0x10>
 800b880:	f002 ff5c 	bl	800e73c <_fflush_r>
 800b884:	68a1      	ldr	r1, [r4, #8]
 800b886:	4b09      	ldr	r3, [pc, #36]	@ (800b8ac <cleanup_stdio+0x38>)
 800b888:	4299      	cmp	r1, r3
 800b88a:	d002      	beq.n	800b892 <cleanup_stdio+0x1e>
 800b88c:	4620      	mov	r0, r4
 800b88e:	f002 ff55 	bl	800e73c <_fflush_r>
 800b892:	68e1      	ldr	r1, [r4, #12]
 800b894:	4b06      	ldr	r3, [pc, #24]	@ (800b8b0 <cleanup_stdio+0x3c>)
 800b896:	4299      	cmp	r1, r3
 800b898:	d004      	beq.n	800b8a4 <cleanup_stdio+0x30>
 800b89a:	4620      	mov	r0, r4
 800b89c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8a0:	f002 bf4c 	b.w	800e73c <_fflush_r>
 800b8a4:	bd10      	pop	{r4, pc}
 800b8a6:	bf00      	nop
 800b8a8:	24004d48 	.word	0x24004d48
 800b8ac:	24004db0 	.word	0x24004db0
 800b8b0:	24004e18 	.word	0x24004e18

0800b8b4 <global_stdio_init.part.0>:
 800b8b4:	b510      	push	{r4, lr}
 800b8b6:	4b0b      	ldr	r3, [pc, #44]	@ (800b8e4 <global_stdio_init.part.0+0x30>)
 800b8b8:	4c0b      	ldr	r4, [pc, #44]	@ (800b8e8 <global_stdio_init.part.0+0x34>)
 800b8ba:	4a0c      	ldr	r2, [pc, #48]	@ (800b8ec <global_stdio_init.part.0+0x38>)
 800b8bc:	601a      	str	r2, [r3, #0]
 800b8be:	4620      	mov	r0, r4
 800b8c0:	2200      	movs	r2, #0
 800b8c2:	2104      	movs	r1, #4
 800b8c4:	f7ff ff94 	bl	800b7f0 <std>
 800b8c8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b8cc:	2201      	movs	r2, #1
 800b8ce:	2109      	movs	r1, #9
 800b8d0:	f7ff ff8e 	bl	800b7f0 <std>
 800b8d4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b8d8:	2202      	movs	r2, #2
 800b8da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8de:	2112      	movs	r1, #18
 800b8e0:	f7ff bf86 	b.w	800b7f0 <std>
 800b8e4:	24004e80 	.word	0x24004e80
 800b8e8:	24004d48 	.word	0x24004d48
 800b8ec:	0800b85d 	.word	0x0800b85d

0800b8f0 <__sfp_lock_acquire>:
 800b8f0:	4801      	ldr	r0, [pc, #4]	@ (800b8f8 <__sfp_lock_acquire+0x8>)
 800b8f2:	f000 bae0 	b.w	800beb6 <__retarget_lock_acquire_recursive>
 800b8f6:	bf00      	nop
 800b8f8:	24004e89 	.word	0x24004e89

0800b8fc <__sfp_lock_release>:
 800b8fc:	4801      	ldr	r0, [pc, #4]	@ (800b904 <__sfp_lock_release+0x8>)
 800b8fe:	f000 badb 	b.w	800beb8 <__retarget_lock_release_recursive>
 800b902:	bf00      	nop
 800b904:	24004e89 	.word	0x24004e89

0800b908 <__sinit>:
 800b908:	b510      	push	{r4, lr}
 800b90a:	4604      	mov	r4, r0
 800b90c:	f7ff fff0 	bl	800b8f0 <__sfp_lock_acquire>
 800b910:	6a23      	ldr	r3, [r4, #32]
 800b912:	b11b      	cbz	r3, 800b91c <__sinit+0x14>
 800b914:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b918:	f7ff bff0 	b.w	800b8fc <__sfp_lock_release>
 800b91c:	4b04      	ldr	r3, [pc, #16]	@ (800b930 <__sinit+0x28>)
 800b91e:	6223      	str	r3, [r4, #32]
 800b920:	4b04      	ldr	r3, [pc, #16]	@ (800b934 <__sinit+0x2c>)
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	2b00      	cmp	r3, #0
 800b926:	d1f5      	bne.n	800b914 <__sinit+0xc>
 800b928:	f7ff ffc4 	bl	800b8b4 <global_stdio_init.part.0>
 800b92c:	e7f2      	b.n	800b914 <__sinit+0xc>
 800b92e:	bf00      	nop
 800b930:	0800b875 	.word	0x0800b875
 800b934:	24004e80 	.word	0x24004e80

0800b938 <fiprintf>:
 800b938:	b40e      	push	{r1, r2, r3}
 800b93a:	b503      	push	{r0, r1, lr}
 800b93c:	4601      	mov	r1, r0
 800b93e:	ab03      	add	r3, sp, #12
 800b940:	4805      	ldr	r0, [pc, #20]	@ (800b958 <fiprintf+0x20>)
 800b942:	f853 2b04 	ldr.w	r2, [r3], #4
 800b946:	6800      	ldr	r0, [r0, #0]
 800b948:	9301      	str	r3, [sp, #4]
 800b94a:	f002 fd5b 	bl	800e404 <_vfiprintf_r>
 800b94e:	b002      	add	sp, #8
 800b950:	f85d eb04 	ldr.w	lr, [sp], #4
 800b954:	b003      	add	sp, #12
 800b956:	4770      	bx	lr
 800b958:	24000020 	.word	0x24000020

0800b95c <_fwalk_sglue>:
 800b95c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b960:	4607      	mov	r7, r0
 800b962:	4688      	mov	r8, r1
 800b964:	4614      	mov	r4, r2
 800b966:	2600      	movs	r6, #0
 800b968:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b96c:	f1b9 0901 	subs.w	r9, r9, #1
 800b970:	d505      	bpl.n	800b97e <_fwalk_sglue+0x22>
 800b972:	6824      	ldr	r4, [r4, #0]
 800b974:	2c00      	cmp	r4, #0
 800b976:	d1f7      	bne.n	800b968 <_fwalk_sglue+0xc>
 800b978:	4630      	mov	r0, r6
 800b97a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b97e:	89ab      	ldrh	r3, [r5, #12]
 800b980:	2b01      	cmp	r3, #1
 800b982:	d907      	bls.n	800b994 <_fwalk_sglue+0x38>
 800b984:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b988:	3301      	adds	r3, #1
 800b98a:	d003      	beq.n	800b994 <_fwalk_sglue+0x38>
 800b98c:	4629      	mov	r1, r5
 800b98e:	4638      	mov	r0, r7
 800b990:	47c0      	blx	r8
 800b992:	4306      	orrs	r6, r0
 800b994:	3568      	adds	r5, #104	@ 0x68
 800b996:	e7e9      	b.n	800b96c <_fwalk_sglue+0x10>

0800b998 <iprintf>:
 800b998:	b40f      	push	{r0, r1, r2, r3}
 800b99a:	b507      	push	{r0, r1, r2, lr}
 800b99c:	4906      	ldr	r1, [pc, #24]	@ (800b9b8 <iprintf+0x20>)
 800b99e:	ab04      	add	r3, sp, #16
 800b9a0:	6808      	ldr	r0, [r1, #0]
 800b9a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9a6:	6881      	ldr	r1, [r0, #8]
 800b9a8:	9301      	str	r3, [sp, #4]
 800b9aa:	f002 fd2b 	bl	800e404 <_vfiprintf_r>
 800b9ae:	b003      	add	sp, #12
 800b9b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800b9b4:	b004      	add	sp, #16
 800b9b6:	4770      	bx	lr
 800b9b8:	24000020 	.word	0x24000020

0800b9bc <_puts_r>:
 800b9bc:	6a03      	ldr	r3, [r0, #32]
 800b9be:	b570      	push	{r4, r5, r6, lr}
 800b9c0:	6884      	ldr	r4, [r0, #8]
 800b9c2:	4605      	mov	r5, r0
 800b9c4:	460e      	mov	r6, r1
 800b9c6:	b90b      	cbnz	r3, 800b9cc <_puts_r+0x10>
 800b9c8:	f7ff ff9e 	bl	800b908 <__sinit>
 800b9cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b9ce:	07db      	lsls	r3, r3, #31
 800b9d0:	d405      	bmi.n	800b9de <_puts_r+0x22>
 800b9d2:	89a3      	ldrh	r3, [r4, #12]
 800b9d4:	0598      	lsls	r0, r3, #22
 800b9d6:	d402      	bmi.n	800b9de <_puts_r+0x22>
 800b9d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b9da:	f000 fa6c 	bl	800beb6 <__retarget_lock_acquire_recursive>
 800b9de:	89a3      	ldrh	r3, [r4, #12]
 800b9e0:	0719      	lsls	r1, r3, #28
 800b9e2:	d502      	bpl.n	800b9ea <_puts_r+0x2e>
 800b9e4:	6923      	ldr	r3, [r4, #16]
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d135      	bne.n	800ba56 <_puts_r+0x9a>
 800b9ea:	4621      	mov	r1, r4
 800b9ec:	4628      	mov	r0, r5
 800b9ee:	f000 f8e5 	bl	800bbbc <__swsetup_r>
 800b9f2:	b380      	cbz	r0, 800ba56 <_puts_r+0x9a>
 800b9f4:	f04f 35ff 	mov.w	r5, #4294967295
 800b9f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b9fa:	07da      	lsls	r2, r3, #31
 800b9fc:	d405      	bmi.n	800ba0a <_puts_r+0x4e>
 800b9fe:	89a3      	ldrh	r3, [r4, #12]
 800ba00:	059b      	lsls	r3, r3, #22
 800ba02:	d402      	bmi.n	800ba0a <_puts_r+0x4e>
 800ba04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ba06:	f000 fa57 	bl	800beb8 <__retarget_lock_release_recursive>
 800ba0a:	4628      	mov	r0, r5
 800ba0c:	bd70      	pop	{r4, r5, r6, pc}
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	da04      	bge.n	800ba1c <_puts_r+0x60>
 800ba12:	69a2      	ldr	r2, [r4, #24]
 800ba14:	429a      	cmp	r2, r3
 800ba16:	dc17      	bgt.n	800ba48 <_puts_r+0x8c>
 800ba18:	290a      	cmp	r1, #10
 800ba1a:	d015      	beq.n	800ba48 <_puts_r+0x8c>
 800ba1c:	6823      	ldr	r3, [r4, #0]
 800ba1e:	1c5a      	adds	r2, r3, #1
 800ba20:	6022      	str	r2, [r4, #0]
 800ba22:	7019      	strb	r1, [r3, #0]
 800ba24:	68a3      	ldr	r3, [r4, #8]
 800ba26:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ba2a:	3b01      	subs	r3, #1
 800ba2c:	60a3      	str	r3, [r4, #8]
 800ba2e:	2900      	cmp	r1, #0
 800ba30:	d1ed      	bne.n	800ba0e <_puts_r+0x52>
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	da11      	bge.n	800ba5a <_puts_r+0x9e>
 800ba36:	4622      	mov	r2, r4
 800ba38:	210a      	movs	r1, #10
 800ba3a:	4628      	mov	r0, r5
 800ba3c:	f000 f87f 	bl	800bb3e <__swbuf_r>
 800ba40:	3001      	adds	r0, #1
 800ba42:	d0d7      	beq.n	800b9f4 <_puts_r+0x38>
 800ba44:	250a      	movs	r5, #10
 800ba46:	e7d7      	b.n	800b9f8 <_puts_r+0x3c>
 800ba48:	4622      	mov	r2, r4
 800ba4a:	4628      	mov	r0, r5
 800ba4c:	f000 f877 	bl	800bb3e <__swbuf_r>
 800ba50:	3001      	adds	r0, #1
 800ba52:	d1e7      	bne.n	800ba24 <_puts_r+0x68>
 800ba54:	e7ce      	b.n	800b9f4 <_puts_r+0x38>
 800ba56:	3e01      	subs	r6, #1
 800ba58:	e7e4      	b.n	800ba24 <_puts_r+0x68>
 800ba5a:	6823      	ldr	r3, [r4, #0]
 800ba5c:	1c5a      	adds	r2, r3, #1
 800ba5e:	6022      	str	r2, [r4, #0]
 800ba60:	220a      	movs	r2, #10
 800ba62:	701a      	strb	r2, [r3, #0]
 800ba64:	e7ee      	b.n	800ba44 <_puts_r+0x88>
	...

0800ba68 <puts>:
 800ba68:	4b02      	ldr	r3, [pc, #8]	@ (800ba74 <puts+0xc>)
 800ba6a:	4601      	mov	r1, r0
 800ba6c:	6818      	ldr	r0, [r3, #0]
 800ba6e:	f7ff bfa5 	b.w	800b9bc <_puts_r>
 800ba72:	bf00      	nop
 800ba74:	24000020 	.word	0x24000020

0800ba78 <siprintf>:
 800ba78:	b40e      	push	{r1, r2, r3}
 800ba7a:	b500      	push	{lr}
 800ba7c:	b09c      	sub	sp, #112	@ 0x70
 800ba7e:	ab1d      	add	r3, sp, #116	@ 0x74
 800ba80:	9002      	str	r0, [sp, #8]
 800ba82:	9006      	str	r0, [sp, #24]
 800ba84:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ba88:	4809      	ldr	r0, [pc, #36]	@ (800bab0 <siprintf+0x38>)
 800ba8a:	9107      	str	r1, [sp, #28]
 800ba8c:	9104      	str	r1, [sp, #16]
 800ba8e:	4909      	ldr	r1, [pc, #36]	@ (800bab4 <siprintf+0x3c>)
 800ba90:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba94:	9105      	str	r1, [sp, #20]
 800ba96:	6800      	ldr	r0, [r0, #0]
 800ba98:	9301      	str	r3, [sp, #4]
 800ba9a:	a902      	add	r1, sp, #8
 800ba9c:	f002 fb8c 	bl	800e1b8 <_svfiprintf_r>
 800baa0:	9b02      	ldr	r3, [sp, #8]
 800baa2:	2200      	movs	r2, #0
 800baa4:	701a      	strb	r2, [r3, #0]
 800baa6:	b01c      	add	sp, #112	@ 0x70
 800baa8:	f85d eb04 	ldr.w	lr, [sp], #4
 800baac:	b003      	add	sp, #12
 800baae:	4770      	bx	lr
 800bab0:	24000020 	.word	0x24000020
 800bab4:	ffff0208 	.word	0xffff0208

0800bab8 <__sread>:
 800bab8:	b510      	push	{r4, lr}
 800baba:	460c      	mov	r4, r1
 800babc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bac0:	f000 f986 	bl	800bdd0 <_read_r>
 800bac4:	2800      	cmp	r0, #0
 800bac6:	bfab      	itete	ge
 800bac8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800baca:	89a3      	ldrhlt	r3, [r4, #12]
 800bacc:	181b      	addge	r3, r3, r0
 800bace:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bad2:	bfac      	ite	ge
 800bad4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bad6:	81a3      	strhlt	r3, [r4, #12]
 800bad8:	bd10      	pop	{r4, pc}

0800bada <__swrite>:
 800bada:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bade:	461f      	mov	r7, r3
 800bae0:	898b      	ldrh	r3, [r1, #12]
 800bae2:	05db      	lsls	r3, r3, #23
 800bae4:	4605      	mov	r5, r0
 800bae6:	460c      	mov	r4, r1
 800bae8:	4616      	mov	r6, r2
 800baea:	d505      	bpl.n	800baf8 <__swrite+0x1e>
 800baec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800baf0:	2302      	movs	r3, #2
 800baf2:	2200      	movs	r2, #0
 800baf4:	f000 f95a 	bl	800bdac <_lseek_r>
 800baf8:	89a3      	ldrh	r3, [r4, #12]
 800bafa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bafe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bb02:	81a3      	strh	r3, [r4, #12]
 800bb04:	4632      	mov	r2, r6
 800bb06:	463b      	mov	r3, r7
 800bb08:	4628      	mov	r0, r5
 800bb0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bb0e:	f000 b995 	b.w	800be3c <_write_r>

0800bb12 <__sseek>:
 800bb12:	b510      	push	{r4, lr}
 800bb14:	460c      	mov	r4, r1
 800bb16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb1a:	f000 f947 	bl	800bdac <_lseek_r>
 800bb1e:	1c43      	adds	r3, r0, #1
 800bb20:	89a3      	ldrh	r3, [r4, #12]
 800bb22:	bf15      	itete	ne
 800bb24:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bb26:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bb2a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bb2e:	81a3      	strheq	r3, [r4, #12]
 800bb30:	bf18      	it	ne
 800bb32:	81a3      	strhne	r3, [r4, #12]
 800bb34:	bd10      	pop	{r4, pc}

0800bb36 <__sclose>:
 800bb36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb3a:	f000 b8d1 	b.w	800bce0 <_close_r>

0800bb3e <__swbuf_r>:
 800bb3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb40:	460e      	mov	r6, r1
 800bb42:	4614      	mov	r4, r2
 800bb44:	4605      	mov	r5, r0
 800bb46:	b118      	cbz	r0, 800bb50 <__swbuf_r+0x12>
 800bb48:	6a03      	ldr	r3, [r0, #32]
 800bb4a:	b90b      	cbnz	r3, 800bb50 <__swbuf_r+0x12>
 800bb4c:	f7ff fedc 	bl	800b908 <__sinit>
 800bb50:	69a3      	ldr	r3, [r4, #24]
 800bb52:	60a3      	str	r3, [r4, #8]
 800bb54:	89a3      	ldrh	r3, [r4, #12]
 800bb56:	071a      	lsls	r2, r3, #28
 800bb58:	d501      	bpl.n	800bb5e <__swbuf_r+0x20>
 800bb5a:	6923      	ldr	r3, [r4, #16]
 800bb5c:	b943      	cbnz	r3, 800bb70 <__swbuf_r+0x32>
 800bb5e:	4621      	mov	r1, r4
 800bb60:	4628      	mov	r0, r5
 800bb62:	f000 f82b 	bl	800bbbc <__swsetup_r>
 800bb66:	b118      	cbz	r0, 800bb70 <__swbuf_r+0x32>
 800bb68:	f04f 37ff 	mov.w	r7, #4294967295
 800bb6c:	4638      	mov	r0, r7
 800bb6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb70:	6823      	ldr	r3, [r4, #0]
 800bb72:	6922      	ldr	r2, [r4, #16]
 800bb74:	1a98      	subs	r0, r3, r2
 800bb76:	6963      	ldr	r3, [r4, #20]
 800bb78:	b2f6      	uxtb	r6, r6
 800bb7a:	4283      	cmp	r3, r0
 800bb7c:	4637      	mov	r7, r6
 800bb7e:	dc05      	bgt.n	800bb8c <__swbuf_r+0x4e>
 800bb80:	4621      	mov	r1, r4
 800bb82:	4628      	mov	r0, r5
 800bb84:	f002 fdda 	bl	800e73c <_fflush_r>
 800bb88:	2800      	cmp	r0, #0
 800bb8a:	d1ed      	bne.n	800bb68 <__swbuf_r+0x2a>
 800bb8c:	68a3      	ldr	r3, [r4, #8]
 800bb8e:	3b01      	subs	r3, #1
 800bb90:	60a3      	str	r3, [r4, #8]
 800bb92:	6823      	ldr	r3, [r4, #0]
 800bb94:	1c5a      	adds	r2, r3, #1
 800bb96:	6022      	str	r2, [r4, #0]
 800bb98:	701e      	strb	r6, [r3, #0]
 800bb9a:	6962      	ldr	r2, [r4, #20]
 800bb9c:	1c43      	adds	r3, r0, #1
 800bb9e:	429a      	cmp	r2, r3
 800bba0:	d004      	beq.n	800bbac <__swbuf_r+0x6e>
 800bba2:	89a3      	ldrh	r3, [r4, #12]
 800bba4:	07db      	lsls	r3, r3, #31
 800bba6:	d5e1      	bpl.n	800bb6c <__swbuf_r+0x2e>
 800bba8:	2e0a      	cmp	r6, #10
 800bbaa:	d1df      	bne.n	800bb6c <__swbuf_r+0x2e>
 800bbac:	4621      	mov	r1, r4
 800bbae:	4628      	mov	r0, r5
 800bbb0:	f002 fdc4 	bl	800e73c <_fflush_r>
 800bbb4:	2800      	cmp	r0, #0
 800bbb6:	d0d9      	beq.n	800bb6c <__swbuf_r+0x2e>
 800bbb8:	e7d6      	b.n	800bb68 <__swbuf_r+0x2a>
	...

0800bbbc <__swsetup_r>:
 800bbbc:	b538      	push	{r3, r4, r5, lr}
 800bbbe:	4b29      	ldr	r3, [pc, #164]	@ (800bc64 <__swsetup_r+0xa8>)
 800bbc0:	4605      	mov	r5, r0
 800bbc2:	6818      	ldr	r0, [r3, #0]
 800bbc4:	460c      	mov	r4, r1
 800bbc6:	b118      	cbz	r0, 800bbd0 <__swsetup_r+0x14>
 800bbc8:	6a03      	ldr	r3, [r0, #32]
 800bbca:	b90b      	cbnz	r3, 800bbd0 <__swsetup_r+0x14>
 800bbcc:	f7ff fe9c 	bl	800b908 <__sinit>
 800bbd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbd4:	0719      	lsls	r1, r3, #28
 800bbd6:	d422      	bmi.n	800bc1e <__swsetup_r+0x62>
 800bbd8:	06da      	lsls	r2, r3, #27
 800bbda:	d407      	bmi.n	800bbec <__swsetup_r+0x30>
 800bbdc:	2209      	movs	r2, #9
 800bbde:	602a      	str	r2, [r5, #0]
 800bbe0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bbe4:	81a3      	strh	r3, [r4, #12]
 800bbe6:	f04f 30ff 	mov.w	r0, #4294967295
 800bbea:	e033      	b.n	800bc54 <__swsetup_r+0x98>
 800bbec:	0758      	lsls	r0, r3, #29
 800bbee:	d512      	bpl.n	800bc16 <__swsetup_r+0x5a>
 800bbf0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bbf2:	b141      	cbz	r1, 800bc06 <__swsetup_r+0x4a>
 800bbf4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bbf8:	4299      	cmp	r1, r3
 800bbfa:	d002      	beq.n	800bc02 <__swsetup_r+0x46>
 800bbfc:	4628      	mov	r0, r5
 800bbfe:	f000 ff51 	bl	800caa4 <_free_r>
 800bc02:	2300      	movs	r3, #0
 800bc04:	6363      	str	r3, [r4, #52]	@ 0x34
 800bc06:	89a3      	ldrh	r3, [r4, #12]
 800bc08:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bc0c:	81a3      	strh	r3, [r4, #12]
 800bc0e:	2300      	movs	r3, #0
 800bc10:	6063      	str	r3, [r4, #4]
 800bc12:	6923      	ldr	r3, [r4, #16]
 800bc14:	6023      	str	r3, [r4, #0]
 800bc16:	89a3      	ldrh	r3, [r4, #12]
 800bc18:	f043 0308 	orr.w	r3, r3, #8
 800bc1c:	81a3      	strh	r3, [r4, #12]
 800bc1e:	6923      	ldr	r3, [r4, #16]
 800bc20:	b94b      	cbnz	r3, 800bc36 <__swsetup_r+0x7a>
 800bc22:	89a3      	ldrh	r3, [r4, #12]
 800bc24:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bc28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bc2c:	d003      	beq.n	800bc36 <__swsetup_r+0x7a>
 800bc2e:	4621      	mov	r1, r4
 800bc30:	4628      	mov	r0, r5
 800bc32:	f002 fdd1 	bl	800e7d8 <__smakebuf_r>
 800bc36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc3a:	f013 0201 	ands.w	r2, r3, #1
 800bc3e:	d00a      	beq.n	800bc56 <__swsetup_r+0x9a>
 800bc40:	2200      	movs	r2, #0
 800bc42:	60a2      	str	r2, [r4, #8]
 800bc44:	6962      	ldr	r2, [r4, #20]
 800bc46:	4252      	negs	r2, r2
 800bc48:	61a2      	str	r2, [r4, #24]
 800bc4a:	6922      	ldr	r2, [r4, #16]
 800bc4c:	b942      	cbnz	r2, 800bc60 <__swsetup_r+0xa4>
 800bc4e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bc52:	d1c5      	bne.n	800bbe0 <__swsetup_r+0x24>
 800bc54:	bd38      	pop	{r3, r4, r5, pc}
 800bc56:	0799      	lsls	r1, r3, #30
 800bc58:	bf58      	it	pl
 800bc5a:	6962      	ldrpl	r2, [r4, #20]
 800bc5c:	60a2      	str	r2, [r4, #8]
 800bc5e:	e7f4      	b.n	800bc4a <__swsetup_r+0x8e>
 800bc60:	2000      	movs	r0, #0
 800bc62:	e7f7      	b.n	800bc54 <__swsetup_r+0x98>
 800bc64:	24000020 	.word	0x24000020

0800bc68 <memset>:
 800bc68:	4402      	add	r2, r0
 800bc6a:	4603      	mov	r3, r0
 800bc6c:	4293      	cmp	r3, r2
 800bc6e:	d100      	bne.n	800bc72 <memset+0xa>
 800bc70:	4770      	bx	lr
 800bc72:	f803 1b01 	strb.w	r1, [r3], #1
 800bc76:	e7f9      	b.n	800bc6c <memset+0x4>

0800bc78 <_raise_r>:
 800bc78:	291f      	cmp	r1, #31
 800bc7a:	b538      	push	{r3, r4, r5, lr}
 800bc7c:	4605      	mov	r5, r0
 800bc7e:	460c      	mov	r4, r1
 800bc80:	d904      	bls.n	800bc8c <_raise_r+0x14>
 800bc82:	2316      	movs	r3, #22
 800bc84:	6003      	str	r3, [r0, #0]
 800bc86:	f04f 30ff 	mov.w	r0, #4294967295
 800bc8a:	bd38      	pop	{r3, r4, r5, pc}
 800bc8c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bc8e:	b112      	cbz	r2, 800bc96 <_raise_r+0x1e>
 800bc90:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bc94:	b94b      	cbnz	r3, 800bcaa <_raise_r+0x32>
 800bc96:	4628      	mov	r0, r5
 800bc98:	f000 f8be 	bl	800be18 <_getpid_r>
 800bc9c:	4622      	mov	r2, r4
 800bc9e:	4601      	mov	r1, r0
 800bca0:	4628      	mov	r0, r5
 800bca2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bca6:	f000 b8a5 	b.w	800bdf4 <_kill_r>
 800bcaa:	2b01      	cmp	r3, #1
 800bcac:	d00a      	beq.n	800bcc4 <_raise_r+0x4c>
 800bcae:	1c59      	adds	r1, r3, #1
 800bcb0:	d103      	bne.n	800bcba <_raise_r+0x42>
 800bcb2:	2316      	movs	r3, #22
 800bcb4:	6003      	str	r3, [r0, #0]
 800bcb6:	2001      	movs	r0, #1
 800bcb8:	e7e7      	b.n	800bc8a <_raise_r+0x12>
 800bcba:	2100      	movs	r1, #0
 800bcbc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bcc0:	4620      	mov	r0, r4
 800bcc2:	4798      	blx	r3
 800bcc4:	2000      	movs	r0, #0
 800bcc6:	e7e0      	b.n	800bc8a <_raise_r+0x12>

0800bcc8 <raise>:
 800bcc8:	4b02      	ldr	r3, [pc, #8]	@ (800bcd4 <raise+0xc>)
 800bcca:	4601      	mov	r1, r0
 800bccc:	6818      	ldr	r0, [r3, #0]
 800bcce:	f7ff bfd3 	b.w	800bc78 <_raise_r>
 800bcd2:	bf00      	nop
 800bcd4:	24000020 	.word	0x24000020

0800bcd8 <_localeconv_r>:
 800bcd8:	4800      	ldr	r0, [pc, #0]	@ (800bcdc <_localeconv_r+0x4>)
 800bcda:	4770      	bx	lr
 800bcdc:	24000160 	.word	0x24000160

0800bce0 <_close_r>:
 800bce0:	b538      	push	{r3, r4, r5, lr}
 800bce2:	4d06      	ldr	r5, [pc, #24]	@ (800bcfc <_close_r+0x1c>)
 800bce4:	2300      	movs	r3, #0
 800bce6:	4604      	mov	r4, r0
 800bce8:	4608      	mov	r0, r1
 800bcea:	602b      	str	r3, [r5, #0]
 800bcec:	f7f5 fb54 	bl	8001398 <_close>
 800bcf0:	1c43      	adds	r3, r0, #1
 800bcf2:	d102      	bne.n	800bcfa <_close_r+0x1a>
 800bcf4:	682b      	ldr	r3, [r5, #0]
 800bcf6:	b103      	cbz	r3, 800bcfa <_close_r+0x1a>
 800bcf8:	6023      	str	r3, [r4, #0]
 800bcfa:	bd38      	pop	{r3, r4, r5, pc}
 800bcfc:	24004e84 	.word	0x24004e84

0800bd00 <_reclaim_reent>:
 800bd00:	4b29      	ldr	r3, [pc, #164]	@ (800bda8 <_reclaim_reent+0xa8>)
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	4283      	cmp	r3, r0
 800bd06:	b570      	push	{r4, r5, r6, lr}
 800bd08:	4604      	mov	r4, r0
 800bd0a:	d04b      	beq.n	800bda4 <_reclaim_reent+0xa4>
 800bd0c:	69c3      	ldr	r3, [r0, #28]
 800bd0e:	b1ab      	cbz	r3, 800bd3c <_reclaim_reent+0x3c>
 800bd10:	68db      	ldr	r3, [r3, #12]
 800bd12:	b16b      	cbz	r3, 800bd30 <_reclaim_reent+0x30>
 800bd14:	2500      	movs	r5, #0
 800bd16:	69e3      	ldr	r3, [r4, #28]
 800bd18:	68db      	ldr	r3, [r3, #12]
 800bd1a:	5959      	ldr	r1, [r3, r5]
 800bd1c:	2900      	cmp	r1, #0
 800bd1e:	d13b      	bne.n	800bd98 <_reclaim_reent+0x98>
 800bd20:	3504      	adds	r5, #4
 800bd22:	2d80      	cmp	r5, #128	@ 0x80
 800bd24:	d1f7      	bne.n	800bd16 <_reclaim_reent+0x16>
 800bd26:	69e3      	ldr	r3, [r4, #28]
 800bd28:	4620      	mov	r0, r4
 800bd2a:	68d9      	ldr	r1, [r3, #12]
 800bd2c:	f000 feba 	bl	800caa4 <_free_r>
 800bd30:	69e3      	ldr	r3, [r4, #28]
 800bd32:	6819      	ldr	r1, [r3, #0]
 800bd34:	b111      	cbz	r1, 800bd3c <_reclaim_reent+0x3c>
 800bd36:	4620      	mov	r0, r4
 800bd38:	f000 feb4 	bl	800caa4 <_free_r>
 800bd3c:	6961      	ldr	r1, [r4, #20]
 800bd3e:	b111      	cbz	r1, 800bd46 <_reclaim_reent+0x46>
 800bd40:	4620      	mov	r0, r4
 800bd42:	f000 feaf 	bl	800caa4 <_free_r>
 800bd46:	69e1      	ldr	r1, [r4, #28]
 800bd48:	b111      	cbz	r1, 800bd50 <_reclaim_reent+0x50>
 800bd4a:	4620      	mov	r0, r4
 800bd4c:	f000 feaa 	bl	800caa4 <_free_r>
 800bd50:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800bd52:	b111      	cbz	r1, 800bd5a <_reclaim_reent+0x5a>
 800bd54:	4620      	mov	r0, r4
 800bd56:	f000 fea5 	bl	800caa4 <_free_r>
 800bd5a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bd5c:	b111      	cbz	r1, 800bd64 <_reclaim_reent+0x64>
 800bd5e:	4620      	mov	r0, r4
 800bd60:	f000 fea0 	bl	800caa4 <_free_r>
 800bd64:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800bd66:	b111      	cbz	r1, 800bd6e <_reclaim_reent+0x6e>
 800bd68:	4620      	mov	r0, r4
 800bd6a:	f000 fe9b 	bl	800caa4 <_free_r>
 800bd6e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800bd70:	b111      	cbz	r1, 800bd78 <_reclaim_reent+0x78>
 800bd72:	4620      	mov	r0, r4
 800bd74:	f000 fe96 	bl	800caa4 <_free_r>
 800bd78:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800bd7a:	b111      	cbz	r1, 800bd82 <_reclaim_reent+0x82>
 800bd7c:	4620      	mov	r0, r4
 800bd7e:	f000 fe91 	bl	800caa4 <_free_r>
 800bd82:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800bd84:	b111      	cbz	r1, 800bd8c <_reclaim_reent+0x8c>
 800bd86:	4620      	mov	r0, r4
 800bd88:	f000 fe8c 	bl	800caa4 <_free_r>
 800bd8c:	6a23      	ldr	r3, [r4, #32]
 800bd8e:	b14b      	cbz	r3, 800bda4 <_reclaim_reent+0xa4>
 800bd90:	4620      	mov	r0, r4
 800bd92:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bd96:	4718      	bx	r3
 800bd98:	680e      	ldr	r6, [r1, #0]
 800bd9a:	4620      	mov	r0, r4
 800bd9c:	f000 fe82 	bl	800caa4 <_free_r>
 800bda0:	4631      	mov	r1, r6
 800bda2:	e7bb      	b.n	800bd1c <_reclaim_reent+0x1c>
 800bda4:	bd70      	pop	{r4, r5, r6, pc}
 800bda6:	bf00      	nop
 800bda8:	24000020 	.word	0x24000020

0800bdac <_lseek_r>:
 800bdac:	b538      	push	{r3, r4, r5, lr}
 800bdae:	4d07      	ldr	r5, [pc, #28]	@ (800bdcc <_lseek_r+0x20>)
 800bdb0:	4604      	mov	r4, r0
 800bdb2:	4608      	mov	r0, r1
 800bdb4:	4611      	mov	r1, r2
 800bdb6:	2200      	movs	r2, #0
 800bdb8:	602a      	str	r2, [r5, #0]
 800bdba:	461a      	mov	r2, r3
 800bdbc:	f7f5 fb13 	bl	80013e6 <_lseek>
 800bdc0:	1c43      	adds	r3, r0, #1
 800bdc2:	d102      	bne.n	800bdca <_lseek_r+0x1e>
 800bdc4:	682b      	ldr	r3, [r5, #0]
 800bdc6:	b103      	cbz	r3, 800bdca <_lseek_r+0x1e>
 800bdc8:	6023      	str	r3, [r4, #0]
 800bdca:	bd38      	pop	{r3, r4, r5, pc}
 800bdcc:	24004e84 	.word	0x24004e84

0800bdd0 <_read_r>:
 800bdd0:	b538      	push	{r3, r4, r5, lr}
 800bdd2:	4d07      	ldr	r5, [pc, #28]	@ (800bdf0 <_read_r+0x20>)
 800bdd4:	4604      	mov	r4, r0
 800bdd6:	4608      	mov	r0, r1
 800bdd8:	4611      	mov	r1, r2
 800bdda:	2200      	movs	r2, #0
 800bddc:	602a      	str	r2, [r5, #0]
 800bdde:	461a      	mov	r2, r3
 800bde0:	f7f5 faa1 	bl	8001326 <_read>
 800bde4:	1c43      	adds	r3, r0, #1
 800bde6:	d102      	bne.n	800bdee <_read_r+0x1e>
 800bde8:	682b      	ldr	r3, [r5, #0]
 800bdea:	b103      	cbz	r3, 800bdee <_read_r+0x1e>
 800bdec:	6023      	str	r3, [r4, #0]
 800bdee:	bd38      	pop	{r3, r4, r5, pc}
 800bdf0:	24004e84 	.word	0x24004e84

0800bdf4 <_kill_r>:
 800bdf4:	b538      	push	{r3, r4, r5, lr}
 800bdf6:	4d07      	ldr	r5, [pc, #28]	@ (800be14 <_kill_r+0x20>)
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	4604      	mov	r4, r0
 800bdfc:	4608      	mov	r0, r1
 800bdfe:	4611      	mov	r1, r2
 800be00:	602b      	str	r3, [r5, #0]
 800be02:	f7f5 fa75 	bl	80012f0 <_kill>
 800be06:	1c43      	adds	r3, r0, #1
 800be08:	d102      	bne.n	800be10 <_kill_r+0x1c>
 800be0a:	682b      	ldr	r3, [r5, #0]
 800be0c:	b103      	cbz	r3, 800be10 <_kill_r+0x1c>
 800be0e:	6023      	str	r3, [r4, #0]
 800be10:	bd38      	pop	{r3, r4, r5, pc}
 800be12:	bf00      	nop
 800be14:	24004e84 	.word	0x24004e84

0800be18 <_getpid_r>:
 800be18:	f7f5 ba62 	b.w	80012e0 <_getpid>

0800be1c <_sbrk_r>:
 800be1c:	b538      	push	{r3, r4, r5, lr}
 800be1e:	4d06      	ldr	r5, [pc, #24]	@ (800be38 <_sbrk_r+0x1c>)
 800be20:	2300      	movs	r3, #0
 800be22:	4604      	mov	r4, r0
 800be24:	4608      	mov	r0, r1
 800be26:	602b      	str	r3, [r5, #0]
 800be28:	f7f5 faea 	bl	8001400 <_sbrk>
 800be2c:	1c43      	adds	r3, r0, #1
 800be2e:	d102      	bne.n	800be36 <_sbrk_r+0x1a>
 800be30:	682b      	ldr	r3, [r5, #0]
 800be32:	b103      	cbz	r3, 800be36 <_sbrk_r+0x1a>
 800be34:	6023      	str	r3, [r4, #0]
 800be36:	bd38      	pop	{r3, r4, r5, pc}
 800be38:	24004e84 	.word	0x24004e84

0800be3c <_write_r>:
 800be3c:	b538      	push	{r3, r4, r5, lr}
 800be3e:	4d07      	ldr	r5, [pc, #28]	@ (800be5c <_write_r+0x20>)
 800be40:	4604      	mov	r4, r0
 800be42:	4608      	mov	r0, r1
 800be44:	4611      	mov	r1, r2
 800be46:	2200      	movs	r2, #0
 800be48:	602a      	str	r2, [r5, #0]
 800be4a:	461a      	mov	r2, r3
 800be4c:	f7f5 fa88 	bl	8001360 <_write>
 800be50:	1c43      	adds	r3, r0, #1
 800be52:	d102      	bne.n	800be5a <_write_r+0x1e>
 800be54:	682b      	ldr	r3, [r5, #0]
 800be56:	b103      	cbz	r3, 800be5a <_write_r+0x1e>
 800be58:	6023      	str	r3, [r4, #0]
 800be5a:	bd38      	pop	{r3, r4, r5, pc}
 800be5c:	24004e84 	.word	0x24004e84

0800be60 <__errno>:
 800be60:	4b01      	ldr	r3, [pc, #4]	@ (800be68 <__errno+0x8>)
 800be62:	6818      	ldr	r0, [r3, #0]
 800be64:	4770      	bx	lr
 800be66:	bf00      	nop
 800be68:	24000020 	.word	0x24000020

0800be6c <__libc_init_array>:
 800be6c:	b570      	push	{r4, r5, r6, lr}
 800be6e:	4d0d      	ldr	r5, [pc, #52]	@ (800bea4 <__libc_init_array+0x38>)
 800be70:	4c0d      	ldr	r4, [pc, #52]	@ (800bea8 <__libc_init_array+0x3c>)
 800be72:	1b64      	subs	r4, r4, r5
 800be74:	10a4      	asrs	r4, r4, #2
 800be76:	2600      	movs	r6, #0
 800be78:	42a6      	cmp	r6, r4
 800be7a:	d109      	bne.n	800be90 <__libc_init_array+0x24>
 800be7c:	4d0b      	ldr	r5, [pc, #44]	@ (800beac <__libc_init_array+0x40>)
 800be7e:	4c0c      	ldr	r4, [pc, #48]	@ (800beb0 <__libc_init_array+0x44>)
 800be80:	f003 f8e0 	bl	800f044 <_init>
 800be84:	1b64      	subs	r4, r4, r5
 800be86:	10a4      	asrs	r4, r4, #2
 800be88:	2600      	movs	r6, #0
 800be8a:	42a6      	cmp	r6, r4
 800be8c:	d105      	bne.n	800be9a <__libc_init_array+0x2e>
 800be8e:	bd70      	pop	{r4, r5, r6, pc}
 800be90:	f855 3b04 	ldr.w	r3, [r5], #4
 800be94:	4798      	blx	r3
 800be96:	3601      	adds	r6, #1
 800be98:	e7ee      	b.n	800be78 <__libc_init_array+0xc>
 800be9a:	f855 3b04 	ldr.w	r3, [r5], #4
 800be9e:	4798      	blx	r3
 800bea0:	3601      	adds	r6, #1
 800bea2:	e7f2      	b.n	800be8a <__libc_init_array+0x1e>
 800bea4:	0800f6ec 	.word	0x0800f6ec
 800bea8:	0800f6ec 	.word	0x0800f6ec
 800beac:	0800f6ec 	.word	0x0800f6ec
 800beb0:	0800f6f0 	.word	0x0800f6f0

0800beb4 <__retarget_lock_init_recursive>:
 800beb4:	4770      	bx	lr

0800beb6 <__retarget_lock_acquire_recursive>:
 800beb6:	4770      	bx	lr

0800beb8 <__retarget_lock_release_recursive>:
 800beb8:	4770      	bx	lr

0800beba <memcpy>:
 800beba:	440a      	add	r2, r1
 800bebc:	4291      	cmp	r1, r2
 800bebe:	f100 33ff 	add.w	r3, r0, #4294967295
 800bec2:	d100      	bne.n	800bec6 <memcpy+0xc>
 800bec4:	4770      	bx	lr
 800bec6:	b510      	push	{r4, lr}
 800bec8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800becc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bed0:	4291      	cmp	r1, r2
 800bed2:	d1f9      	bne.n	800bec8 <memcpy+0xe>
 800bed4:	bd10      	pop	{r4, pc}
	...

0800bed8 <nanf>:
 800bed8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800bee0 <nanf+0x8>
 800bedc:	4770      	bx	lr
 800bede:	bf00      	nop
 800bee0:	7fc00000 	.word	0x7fc00000

0800bee4 <quorem>:
 800bee4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bee8:	6903      	ldr	r3, [r0, #16]
 800beea:	690c      	ldr	r4, [r1, #16]
 800beec:	42a3      	cmp	r3, r4
 800beee:	4607      	mov	r7, r0
 800bef0:	db7e      	blt.n	800bff0 <quorem+0x10c>
 800bef2:	3c01      	subs	r4, #1
 800bef4:	f101 0814 	add.w	r8, r1, #20
 800bef8:	00a3      	lsls	r3, r4, #2
 800befa:	f100 0514 	add.w	r5, r0, #20
 800befe:	9300      	str	r3, [sp, #0]
 800bf00:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bf04:	9301      	str	r3, [sp, #4]
 800bf06:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bf0a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bf0e:	3301      	adds	r3, #1
 800bf10:	429a      	cmp	r2, r3
 800bf12:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bf16:	fbb2 f6f3 	udiv	r6, r2, r3
 800bf1a:	d32e      	bcc.n	800bf7a <quorem+0x96>
 800bf1c:	f04f 0a00 	mov.w	sl, #0
 800bf20:	46c4      	mov	ip, r8
 800bf22:	46ae      	mov	lr, r5
 800bf24:	46d3      	mov	fp, sl
 800bf26:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bf2a:	b298      	uxth	r0, r3
 800bf2c:	fb06 a000 	mla	r0, r6, r0, sl
 800bf30:	0c02      	lsrs	r2, r0, #16
 800bf32:	0c1b      	lsrs	r3, r3, #16
 800bf34:	fb06 2303 	mla	r3, r6, r3, r2
 800bf38:	f8de 2000 	ldr.w	r2, [lr]
 800bf3c:	b280      	uxth	r0, r0
 800bf3e:	b292      	uxth	r2, r2
 800bf40:	1a12      	subs	r2, r2, r0
 800bf42:	445a      	add	r2, fp
 800bf44:	f8de 0000 	ldr.w	r0, [lr]
 800bf48:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bf4c:	b29b      	uxth	r3, r3
 800bf4e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800bf52:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800bf56:	b292      	uxth	r2, r2
 800bf58:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800bf5c:	45e1      	cmp	r9, ip
 800bf5e:	f84e 2b04 	str.w	r2, [lr], #4
 800bf62:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800bf66:	d2de      	bcs.n	800bf26 <quorem+0x42>
 800bf68:	9b00      	ldr	r3, [sp, #0]
 800bf6a:	58eb      	ldr	r3, [r5, r3]
 800bf6c:	b92b      	cbnz	r3, 800bf7a <quorem+0x96>
 800bf6e:	9b01      	ldr	r3, [sp, #4]
 800bf70:	3b04      	subs	r3, #4
 800bf72:	429d      	cmp	r5, r3
 800bf74:	461a      	mov	r2, r3
 800bf76:	d32f      	bcc.n	800bfd8 <quorem+0xf4>
 800bf78:	613c      	str	r4, [r7, #16]
 800bf7a:	4638      	mov	r0, r7
 800bf7c:	f001 f8a0 	bl	800d0c0 <__mcmp>
 800bf80:	2800      	cmp	r0, #0
 800bf82:	db25      	blt.n	800bfd0 <quorem+0xec>
 800bf84:	4629      	mov	r1, r5
 800bf86:	2000      	movs	r0, #0
 800bf88:	f858 2b04 	ldr.w	r2, [r8], #4
 800bf8c:	f8d1 c000 	ldr.w	ip, [r1]
 800bf90:	fa1f fe82 	uxth.w	lr, r2
 800bf94:	fa1f f38c 	uxth.w	r3, ip
 800bf98:	eba3 030e 	sub.w	r3, r3, lr
 800bf9c:	4403      	add	r3, r0
 800bf9e:	0c12      	lsrs	r2, r2, #16
 800bfa0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800bfa4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800bfa8:	b29b      	uxth	r3, r3
 800bfaa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bfae:	45c1      	cmp	r9, r8
 800bfb0:	f841 3b04 	str.w	r3, [r1], #4
 800bfb4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bfb8:	d2e6      	bcs.n	800bf88 <quorem+0xa4>
 800bfba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bfbe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bfc2:	b922      	cbnz	r2, 800bfce <quorem+0xea>
 800bfc4:	3b04      	subs	r3, #4
 800bfc6:	429d      	cmp	r5, r3
 800bfc8:	461a      	mov	r2, r3
 800bfca:	d30b      	bcc.n	800bfe4 <quorem+0x100>
 800bfcc:	613c      	str	r4, [r7, #16]
 800bfce:	3601      	adds	r6, #1
 800bfd0:	4630      	mov	r0, r6
 800bfd2:	b003      	add	sp, #12
 800bfd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfd8:	6812      	ldr	r2, [r2, #0]
 800bfda:	3b04      	subs	r3, #4
 800bfdc:	2a00      	cmp	r2, #0
 800bfde:	d1cb      	bne.n	800bf78 <quorem+0x94>
 800bfe0:	3c01      	subs	r4, #1
 800bfe2:	e7c6      	b.n	800bf72 <quorem+0x8e>
 800bfe4:	6812      	ldr	r2, [r2, #0]
 800bfe6:	3b04      	subs	r3, #4
 800bfe8:	2a00      	cmp	r2, #0
 800bfea:	d1ef      	bne.n	800bfcc <quorem+0xe8>
 800bfec:	3c01      	subs	r4, #1
 800bfee:	e7ea      	b.n	800bfc6 <quorem+0xe2>
 800bff0:	2000      	movs	r0, #0
 800bff2:	e7ee      	b.n	800bfd2 <quorem+0xee>
 800bff4:	0000      	movs	r0, r0
	...

0800bff8 <_dtoa_r>:
 800bff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bffc:	ed2d 8b02 	vpush	{d8}
 800c000:	69c7      	ldr	r7, [r0, #28]
 800c002:	b091      	sub	sp, #68	@ 0x44
 800c004:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c008:	ec55 4b10 	vmov	r4, r5, d0
 800c00c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800c00e:	9107      	str	r1, [sp, #28]
 800c010:	4681      	mov	r9, r0
 800c012:	9209      	str	r2, [sp, #36]	@ 0x24
 800c014:	930d      	str	r3, [sp, #52]	@ 0x34
 800c016:	b97f      	cbnz	r7, 800c038 <_dtoa_r+0x40>
 800c018:	2010      	movs	r0, #16
 800c01a:	f7fe fce9 	bl	800a9f0 <malloc>
 800c01e:	4602      	mov	r2, r0
 800c020:	f8c9 001c 	str.w	r0, [r9, #28]
 800c024:	b920      	cbnz	r0, 800c030 <_dtoa_r+0x38>
 800c026:	4ba0      	ldr	r3, [pc, #640]	@ (800c2a8 <_dtoa_r+0x2b0>)
 800c028:	21ef      	movs	r1, #239	@ 0xef
 800c02a:	48a0      	ldr	r0, [pc, #640]	@ (800c2ac <_dtoa_r+0x2b4>)
 800c02c:	f7fe fcc2 	bl	800a9b4 <__assert_func>
 800c030:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c034:	6007      	str	r7, [r0, #0]
 800c036:	60c7      	str	r7, [r0, #12]
 800c038:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c03c:	6819      	ldr	r1, [r3, #0]
 800c03e:	b159      	cbz	r1, 800c058 <_dtoa_r+0x60>
 800c040:	685a      	ldr	r2, [r3, #4]
 800c042:	604a      	str	r2, [r1, #4]
 800c044:	2301      	movs	r3, #1
 800c046:	4093      	lsls	r3, r2
 800c048:	608b      	str	r3, [r1, #8]
 800c04a:	4648      	mov	r0, r9
 800c04c:	f000 fdb4 	bl	800cbb8 <_Bfree>
 800c050:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c054:	2200      	movs	r2, #0
 800c056:	601a      	str	r2, [r3, #0]
 800c058:	1e2b      	subs	r3, r5, #0
 800c05a:	bfbb      	ittet	lt
 800c05c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c060:	9303      	strlt	r3, [sp, #12]
 800c062:	2300      	movge	r3, #0
 800c064:	2201      	movlt	r2, #1
 800c066:	bfac      	ite	ge
 800c068:	6033      	strge	r3, [r6, #0]
 800c06a:	6032      	strlt	r2, [r6, #0]
 800c06c:	4b90      	ldr	r3, [pc, #576]	@ (800c2b0 <_dtoa_r+0x2b8>)
 800c06e:	9e03      	ldr	r6, [sp, #12]
 800c070:	43b3      	bics	r3, r6
 800c072:	d110      	bne.n	800c096 <_dtoa_r+0x9e>
 800c074:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c076:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c07a:	6013      	str	r3, [r2, #0]
 800c07c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800c080:	4323      	orrs	r3, r4
 800c082:	f000 84de 	beq.w	800ca42 <_dtoa_r+0xa4a>
 800c086:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c088:	4f8a      	ldr	r7, [pc, #552]	@ (800c2b4 <_dtoa_r+0x2bc>)
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	f000 84e0 	beq.w	800ca50 <_dtoa_r+0xa58>
 800c090:	1cfb      	adds	r3, r7, #3
 800c092:	f000 bcdb 	b.w	800ca4c <_dtoa_r+0xa54>
 800c096:	ed9d 8b02 	vldr	d8, [sp, #8]
 800c09a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c09e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0a2:	d10a      	bne.n	800c0ba <_dtoa_r+0xc2>
 800c0a4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c0a6:	2301      	movs	r3, #1
 800c0a8:	6013      	str	r3, [r2, #0]
 800c0aa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c0ac:	b113      	cbz	r3, 800c0b4 <_dtoa_r+0xbc>
 800c0ae:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800c0b0:	4b81      	ldr	r3, [pc, #516]	@ (800c2b8 <_dtoa_r+0x2c0>)
 800c0b2:	6013      	str	r3, [r2, #0]
 800c0b4:	4f81      	ldr	r7, [pc, #516]	@ (800c2bc <_dtoa_r+0x2c4>)
 800c0b6:	f000 bccb 	b.w	800ca50 <_dtoa_r+0xa58>
 800c0ba:	aa0e      	add	r2, sp, #56	@ 0x38
 800c0bc:	a90f      	add	r1, sp, #60	@ 0x3c
 800c0be:	4648      	mov	r0, r9
 800c0c0:	eeb0 0b48 	vmov.f64	d0, d8
 800c0c4:	f001 f91c 	bl	800d300 <__d2b>
 800c0c8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800c0cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c0ce:	9001      	str	r0, [sp, #4]
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d045      	beq.n	800c160 <_dtoa_r+0x168>
 800c0d4:	eeb0 7b48 	vmov.f64	d7, d8
 800c0d8:	ee18 1a90 	vmov	r1, s17
 800c0dc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800c0e0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800c0e4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800c0e8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800c0ec:	2500      	movs	r5, #0
 800c0ee:	ee07 1a90 	vmov	s15, r1
 800c0f2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800c0f6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800c290 <_dtoa_r+0x298>
 800c0fa:	ee37 7b46 	vsub.f64	d7, d7, d6
 800c0fe:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800c298 <_dtoa_r+0x2a0>
 800c102:	eea7 6b05 	vfma.f64	d6, d7, d5
 800c106:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800c2a0 <_dtoa_r+0x2a8>
 800c10a:	ee07 3a90 	vmov	s15, r3
 800c10e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800c112:	eeb0 7b46 	vmov.f64	d7, d6
 800c116:	eea4 7b05 	vfma.f64	d7, d4, d5
 800c11a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800c11e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800c122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c126:	ee16 8a90 	vmov	r8, s13
 800c12a:	d508      	bpl.n	800c13e <_dtoa_r+0x146>
 800c12c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800c130:	eeb4 6b47 	vcmp.f64	d6, d7
 800c134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c138:	bf18      	it	ne
 800c13a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800c13e:	f1b8 0f16 	cmp.w	r8, #22
 800c142:	d82b      	bhi.n	800c19c <_dtoa_r+0x1a4>
 800c144:	495e      	ldr	r1, [pc, #376]	@ (800c2c0 <_dtoa_r+0x2c8>)
 800c146:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800c14a:	ed91 7b00 	vldr	d7, [r1]
 800c14e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800c152:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c156:	d501      	bpl.n	800c15c <_dtoa_r+0x164>
 800c158:	f108 38ff 	add.w	r8, r8, #4294967295
 800c15c:	2100      	movs	r1, #0
 800c15e:	e01e      	b.n	800c19e <_dtoa_r+0x1a6>
 800c160:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c162:	4413      	add	r3, r2
 800c164:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800c168:	2920      	cmp	r1, #32
 800c16a:	bfc1      	itttt	gt
 800c16c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800c170:	408e      	lslgt	r6, r1
 800c172:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800c176:	fa24 f101 	lsrgt.w	r1, r4, r1
 800c17a:	bfd6      	itet	le
 800c17c:	f1c1 0120 	rsble	r1, r1, #32
 800c180:	4331      	orrgt	r1, r6
 800c182:	fa04 f101 	lslle.w	r1, r4, r1
 800c186:	ee07 1a90 	vmov	s15, r1
 800c18a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800c18e:	3b01      	subs	r3, #1
 800c190:	ee17 1a90 	vmov	r1, s15
 800c194:	2501      	movs	r5, #1
 800c196:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800c19a:	e7a8      	b.n	800c0ee <_dtoa_r+0xf6>
 800c19c:	2101      	movs	r1, #1
 800c19e:	1ad2      	subs	r2, r2, r3
 800c1a0:	1e53      	subs	r3, r2, #1
 800c1a2:	9306      	str	r3, [sp, #24]
 800c1a4:	bf45      	ittet	mi
 800c1a6:	f1c2 0301 	rsbmi	r3, r2, #1
 800c1aa:	9305      	strmi	r3, [sp, #20]
 800c1ac:	2300      	movpl	r3, #0
 800c1ae:	2300      	movmi	r3, #0
 800c1b0:	bf4c      	ite	mi
 800c1b2:	9306      	strmi	r3, [sp, #24]
 800c1b4:	9305      	strpl	r3, [sp, #20]
 800c1b6:	f1b8 0f00 	cmp.w	r8, #0
 800c1ba:	910c      	str	r1, [sp, #48]	@ 0x30
 800c1bc:	db18      	blt.n	800c1f0 <_dtoa_r+0x1f8>
 800c1be:	9b06      	ldr	r3, [sp, #24]
 800c1c0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800c1c4:	4443      	add	r3, r8
 800c1c6:	9306      	str	r3, [sp, #24]
 800c1c8:	2300      	movs	r3, #0
 800c1ca:	9a07      	ldr	r2, [sp, #28]
 800c1cc:	2a09      	cmp	r2, #9
 800c1ce:	d849      	bhi.n	800c264 <_dtoa_r+0x26c>
 800c1d0:	2a05      	cmp	r2, #5
 800c1d2:	bfc4      	itt	gt
 800c1d4:	3a04      	subgt	r2, #4
 800c1d6:	9207      	strgt	r2, [sp, #28]
 800c1d8:	9a07      	ldr	r2, [sp, #28]
 800c1da:	f1a2 0202 	sub.w	r2, r2, #2
 800c1de:	bfcc      	ite	gt
 800c1e0:	2400      	movgt	r4, #0
 800c1e2:	2401      	movle	r4, #1
 800c1e4:	2a03      	cmp	r2, #3
 800c1e6:	d848      	bhi.n	800c27a <_dtoa_r+0x282>
 800c1e8:	e8df f002 	tbb	[pc, r2]
 800c1ec:	3a2c2e0b 	.word	0x3a2c2e0b
 800c1f0:	9b05      	ldr	r3, [sp, #20]
 800c1f2:	2200      	movs	r2, #0
 800c1f4:	eba3 0308 	sub.w	r3, r3, r8
 800c1f8:	9305      	str	r3, [sp, #20]
 800c1fa:	920a      	str	r2, [sp, #40]	@ 0x28
 800c1fc:	f1c8 0300 	rsb	r3, r8, #0
 800c200:	e7e3      	b.n	800c1ca <_dtoa_r+0x1d2>
 800c202:	2200      	movs	r2, #0
 800c204:	9208      	str	r2, [sp, #32]
 800c206:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c208:	2a00      	cmp	r2, #0
 800c20a:	dc39      	bgt.n	800c280 <_dtoa_r+0x288>
 800c20c:	f04f 0b01 	mov.w	fp, #1
 800c210:	46da      	mov	sl, fp
 800c212:	465a      	mov	r2, fp
 800c214:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800c218:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800c21c:	2100      	movs	r1, #0
 800c21e:	2004      	movs	r0, #4
 800c220:	f100 0614 	add.w	r6, r0, #20
 800c224:	4296      	cmp	r6, r2
 800c226:	d930      	bls.n	800c28a <_dtoa_r+0x292>
 800c228:	6079      	str	r1, [r7, #4]
 800c22a:	4648      	mov	r0, r9
 800c22c:	9304      	str	r3, [sp, #16]
 800c22e:	f000 fc83 	bl	800cb38 <_Balloc>
 800c232:	9b04      	ldr	r3, [sp, #16]
 800c234:	4607      	mov	r7, r0
 800c236:	2800      	cmp	r0, #0
 800c238:	d146      	bne.n	800c2c8 <_dtoa_r+0x2d0>
 800c23a:	4b22      	ldr	r3, [pc, #136]	@ (800c2c4 <_dtoa_r+0x2cc>)
 800c23c:	4602      	mov	r2, r0
 800c23e:	f240 11af 	movw	r1, #431	@ 0x1af
 800c242:	e6f2      	b.n	800c02a <_dtoa_r+0x32>
 800c244:	2201      	movs	r2, #1
 800c246:	e7dd      	b.n	800c204 <_dtoa_r+0x20c>
 800c248:	2200      	movs	r2, #0
 800c24a:	9208      	str	r2, [sp, #32]
 800c24c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c24e:	eb08 0b02 	add.w	fp, r8, r2
 800c252:	f10b 0a01 	add.w	sl, fp, #1
 800c256:	4652      	mov	r2, sl
 800c258:	2a01      	cmp	r2, #1
 800c25a:	bfb8      	it	lt
 800c25c:	2201      	movlt	r2, #1
 800c25e:	e7db      	b.n	800c218 <_dtoa_r+0x220>
 800c260:	2201      	movs	r2, #1
 800c262:	e7f2      	b.n	800c24a <_dtoa_r+0x252>
 800c264:	2401      	movs	r4, #1
 800c266:	2200      	movs	r2, #0
 800c268:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800c26c:	f04f 3bff 	mov.w	fp, #4294967295
 800c270:	2100      	movs	r1, #0
 800c272:	46da      	mov	sl, fp
 800c274:	2212      	movs	r2, #18
 800c276:	9109      	str	r1, [sp, #36]	@ 0x24
 800c278:	e7ce      	b.n	800c218 <_dtoa_r+0x220>
 800c27a:	2201      	movs	r2, #1
 800c27c:	9208      	str	r2, [sp, #32]
 800c27e:	e7f5      	b.n	800c26c <_dtoa_r+0x274>
 800c280:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 800c284:	46da      	mov	sl, fp
 800c286:	465a      	mov	r2, fp
 800c288:	e7c6      	b.n	800c218 <_dtoa_r+0x220>
 800c28a:	3101      	adds	r1, #1
 800c28c:	0040      	lsls	r0, r0, #1
 800c28e:	e7c7      	b.n	800c220 <_dtoa_r+0x228>
 800c290:	636f4361 	.word	0x636f4361
 800c294:	3fd287a7 	.word	0x3fd287a7
 800c298:	8b60c8b3 	.word	0x8b60c8b3
 800c29c:	3fc68a28 	.word	0x3fc68a28
 800c2a0:	509f79fb 	.word	0x509f79fb
 800c2a4:	3fd34413 	.word	0x3fd34413
 800c2a8:	0800f336 	.word	0x0800f336
 800c2ac:	0800f34d 	.word	0x0800f34d
 800c2b0:	7ff00000 	.word	0x7ff00000
 800c2b4:	0800f332 	.word	0x0800f332
 800c2b8:	0800f301 	.word	0x0800f301
 800c2bc:	0800f300 	.word	0x0800f300
 800c2c0:	0800f448 	.word	0x0800f448
 800c2c4:	0800f3a5 	.word	0x0800f3a5
 800c2c8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800c2cc:	f1ba 0f0e 	cmp.w	sl, #14
 800c2d0:	6010      	str	r0, [r2, #0]
 800c2d2:	d86f      	bhi.n	800c3b4 <_dtoa_r+0x3bc>
 800c2d4:	2c00      	cmp	r4, #0
 800c2d6:	d06d      	beq.n	800c3b4 <_dtoa_r+0x3bc>
 800c2d8:	f1b8 0f00 	cmp.w	r8, #0
 800c2dc:	f340 80c2 	ble.w	800c464 <_dtoa_r+0x46c>
 800c2e0:	4aca      	ldr	r2, [pc, #808]	@ (800c60c <_dtoa_r+0x614>)
 800c2e2:	f008 010f 	and.w	r1, r8, #15
 800c2e6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800c2ea:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800c2ee:	ed92 7b00 	vldr	d7, [r2]
 800c2f2:	ea4f 1128 	mov.w	r1, r8, asr #4
 800c2f6:	f000 80a9 	beq.w	800c44c <_dtoa_r+0x454>
 800c2fa:	4ac5      	ldr	r2, [pc, #788]	@ (800c610 <_dtoa_r+0x618>)
 800c2fc:	ed92 6b08 	vldr	d6, [r2, #32]
 800c300:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800c304:	ed8d 6b02 	vstr	d6, [sp, #8]
 800c308:	f001 010f 	and.w	r1, r1, #15
 800c30c:	2203      	movs	r2, #3
 800c30e:	48c0      	ldr	r0, [pc, #768]	@ (800c610 <_dtoa_r+0x618>)
 800c310:	2900      	cmp	r1, #0
 800c312:	f040 809d 	bne.w	800c450 <_dtoa_r+0x458>
 800c316:	ed9d 6b02 	vldr	d6, [sp, #8]
 800c31a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800c31e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c322:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c324:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c328:	2900      	cmp	r1, #0
 800c32a:	f000 80c1 	beq.w	800c4b0 <_dtoa_r+0x4b8>
 800c32e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800c332:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800c336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c33a:	f140 80b9 	bpl.w	800c4b0 <_dtoa_r+0x4b8>
 800c33e:	f1ba 0f00 	cmp.w	sl, #0
 800c342:	f000 80b5 	beq.w	800c4b0 <_dtoa_r+0x4b8>
 800c346:	f1bb 0f00 	cmp.w	fp, #0
 800c34a:	dd31      	ble.n	800c3b0 <_dtoa_r+0x3b8>
 800c34c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800c350:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c354:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c358:	f108 31ff 	add.w	r1, r8, #4294967295
 800c35c:	9104      	str	r1, [sp, #16]
 800c35e:	3201      	adds	r2, #1
 800c360:	465c      	mov	r4, fp
 800c362:	ed9d 6b02 	vldr	d6, [sp, #8]
 800c366:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800c36a:	ee07 2a90 	vmov	s15, r2
 800c36e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800c372:	eea7 5b06 	vfma.f64	d5, d7, d6
 800c376:	ee15 2a90 	vmov	r2, s11
 800c37a:	ec51 0b15 	vmov	r0, r1, d5
 800c37e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800c382:	2c00      	cmp	r4, #0
 800c384:	f040 8098 	bne.w	800c4b8 <_dtoa_r+0x4c0>
 800c388:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800c38c:	ee36 6b47 	vsub.f64	d6, d6, d7
 800c390:	ec41 0b17 	vmov	d7, r0, r1
 800c394:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c398:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c39c:	f300 8261 	bgt.w	800c862 <_dtoa_r+0x86a>
 800c3a0:	eeb1 7b47 	vneg.f64	d7, d7
 800c3a4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c3a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3ac:	f100 80f5 	bmi.w	800c59a <_dtoa_r+0x5a2>
 800c3b0:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c3b4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c3b6:	2a00      	cmp	r2, #0
 800c3b8:	f2c0 812c 	blt.w	800c614 <_dtoa_r+0x61c>
 800c3bc:	f1b8 0f0e 	cmp.w	r8, #14
 800c3c0:	f300 8128 	bgt.w	800c614 <_dtoa_r+0x61c>
 800c3c4:	4b91      	ldr	r3, [pc, #580]	@ (800c60c <_dtoa_r+0x614>)
 800c3c6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c3ca:	ed93 6b00 	vldr	d6, [r3]
 800c3ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	da03      	bge.n	800c3dc <_dtoa_r+0x3e4>
 800c3d4:	f1ba 0f00 	cmp.w	sl, #0
 800c3d8:	f340 80d2 	ble.w	800c580 <_dtoa_r+0x588>
 800c3dc:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800c3e0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c3e4:	463e      	mov	r6, r7
 800c3e6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800c3ea:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800c3ee:	ee15 3a10 	vmov	r3, s10
 800c3f2:	3330      	adds	r3, #48	@ 0x30
 800c3f4:	f806 3b01 	strb.w	r3, [r6], #1
 800c3f8:	1bf3      	subs	r3, r6, r7
 800c3fa:	459a      	cmp	sl, r3
 800c3fc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800c400:	eea3 7b46 	vfms.f64	d7, d3, d6
 800c404:	f040 80f8 	bne.w	800c5f8 <_dtoa_r+0x600>
 800c408:	ee37 7b07 	vadd.f64	d7, d7, d7
 800c40c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800c410:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c414:	f300 80dd 	bgt.w	800c5d2 <_dtoa_r+0x5da>
 800c418:	eeb4 7b46 	vcmp.f64	d7, d6
 800c41c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c420:	d104      	bne.n	800c42c <_dtoa_r+0x434>
 800c422:	ee15 3a10 	vmov	r3, s10
 800c426:	07db      	lsls	r3, r3, #31
 800c428:	f100 80d3 	bmi.w	800c5d2 <_dtoa_r+0x5da>
 800c42c:	9901      	ldr	r1, [sp, #4]
 800c42e:	4648      	mov	r0, r9
 800c430:	f000 fbc2 	bl	800cbb8 <_Bfree>
 800c434:	2300      	movs	r3, #0
 800c436:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c438:	7033      	strb	r3, [r6, #0]
 800c43a:	f108 0301 	add.w	r3, r8, #1
 800c43e:	6013      	str	r3, [r2, #0]
 800c440:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c442:	2b00      	cmp	r3, #0
 800c444:	f000 8304 	beq.w	800ca50 <_dtoa_r+0xa58>
 800c448:	601e      	str	r6, [r3, #0]
 800c44a:	e301      	b.n	800ca50 <_dtoa_r+0xa58>
 800c44c:	2202      	movs	r2, #2
 800c44e:	e75e      	b.n	800c30e <_dtoa_r+0x316>
 800c450:	07cc      	lsls	r4, r1, #31
 800c452:	d504      	bpl.n	800c45e <_dtoa_r+0x466>
 800c454:	ed90 6b00 	vldr	d6, [r0]
 800c458:	3201      	adds	r2, #1
 800c45a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c45e:	1049      	asrs	r1, r1, #1
 800c460:	3008      	adds	r0, #8
 800c462:	e755      	b.n	800c310 <_dtoa_r+0x318>
 800c464:	d022      	beq.n	800c4ac <_dtoa_r+0x4b4>
 800c466:	f1c8 0100 	rsb	r1, r8, #0
 800c46a:	4a68      	ldr	r2, [pc, #416]	@ (800c60c <_dtoa_r+0x614>)
 800c46c:	f001 000f 	and.w	r0, r1, #15
 800c470:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800c474:	ed92 7b00 	vldr	d7, [r2]
 800c478:	ee28 7b07 	vmul.f64	d7, d8, d7
 800c47c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c480:	4863      	ldr	r0, [pc, #396]	@ (800c610 <_dtoa_r+0x618>)
 800c482:	1109      	asrs	r1, r1, #4
 800c484:	2400      	movs	r4, #0
 800c486:	2202      	movs	r2, #2
 800c488:	b929      	cbnz	r1, 800c496 <_dtoa_r+0x49e>
 800c48a:	2c00      	cmp	r4, #0
 800c48c:	f43f af49 	beq.w	800c322 <_dtoa_r+0x32a>
 800c490:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c494:	e745      	b.n	800c322 <_dtoa_r+0x32a>
 800c496:	07ce      	lsls	r6, r1, #31
 800c498:	d505      	bpl.n	800c4a6 <_dtoa_r+0x4ae>
 800c49a:	ed90 6b00 	vldr	d6, [r0]
 800c49e:	3201      	adds	r2, #1
 800c4a0:	2401      	movs	r4, #1
 800c4a2:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c4a6:	1049      	asrs	r1, r1, #1
 800c4a8:	3008      	adds	r0, #8
 800c4aa:	e7ed      	b.n	800c488 <_dtoa_r+0x490>
 800c4ac:	2202      	movs	r2, #2
 800c4ae:	e738      	b.n	800c322 <_dtoa_r+0x32a>
 800c4b0:	f8cd 8010 	str.w	r8, [sp, #16]
 800c4b4:	4654      	mov	r4, sl
 800c4b6:	e754      	b.n	800c362 <_dtoa_r+0x36a>
 800c4b8:	4a54      	ldr	r2, [pc, #336]	@ (800c60c <_dtoa_r+0x614>)
 800c4ba:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800c4be:	ed12 4b02 	vldr	d4, [r2, #-8]
 800c4c2:	9a08      	ldr	r2, [sp, #32]
 800c4c4:	ec41 0b17 	vmov	d7, r0, r1
 800c4c8:	443c      	add	r4, r7
 800c4ca:	b34a      	cbz	r2, 800c520 <_dtoa_r+0x528>
 800c4cc:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800c4d0:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800c4d4:	463e      	mov	r6, r7
 800c4d6:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800c4da:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800c4de:	ee35 7b47 	vsub.f64	d7, d5, d7
 800c4e2:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c4e6:	ee14 2a90 	vmov	r2, s9
 800c4ea:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c4ee:	3230      	adds	r2, #48	@ 0x30
 800c4f0:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c4f4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c4f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4fc:	f806 2b01 	strb.w	r2, [r6], #1
 800c500:	d438      	bmi.n	800c574 <_dtoa_r+0x57c>
 800c502:	ee32 5b46 	vsub.f64	d5, d2, d6
 800c506:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800c50a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c50e:	d462      	bmi.n	800c5d6 <_dtoa_r+0x5de>
 800c510:	42a6      	cmp	r6, r4
 800c512:	f43f af4d 	beq.w	800c3b0 <_dtoa_r+0x3b8>
 800c516:	ee27 7b03 	vmul.f64	d7, d7, d3
 800c51a:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c51e:	e7e0      	b.n	800c4e2 <_dtoa_r+0x4ea>
 800c520:	4621      	mov	r1, r4
 800c522:	463e      	mov	r6, r7
 800c524:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c528:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800c52c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c530:	ee14 2a90 	vmov	r2, s9
 800c534:	3230      	adds	r2, #48	@ 0x30
 800c536:	f806 2b01 	strb.w	r2, [r6], #1
 800c53a:	42a6      	cmp	r6, r4
 800c53c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c540:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c544:	d119      	bne.n	800c57a <_dtoa_r+0x582>
 800c546:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800c54a:	ee37 4b05 	vadd.f64	d4, d7, d5
 800c54e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800c552:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c556:	dc3e      	bgt.n	800c5d6 <_dtoa_r+0x5de>
 800c558:	ee35 5b47 	vsub.f64	d5, d5, d7
 800c55c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800c560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c564:	f57f af24 	bpl.w	800c3b0 <_dtoa_r+0x3b8>
 800c568:	460e      	mov	r6, r1
 800c56a:	3901      	subs	r1, #1
 800c56c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c570:	2b30      	cmp	r3, #48	@ 0x30
 800c572:	d0f9      	beq.n	800c568 <_dtoa_r+0x570>
 800c574:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800c578:	e758      	b.n	800c42c <_dtoa_r+0x434>
 800c57a:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c57e:	e7d5      	b.n	800c52c <_dtoa_r+0x534>
 800c580:	d10b      	bne.n	800c59a <_dtoa_r+0x5a2>
 800c582:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800c586:	ee26 6b07 	vmul.f64	d6, d6, d7
 800c58a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c58e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c596:	f2c0 8161 	blt.w	800c85c <_dtoa_r+0x864>
 800c59a:	2400      	movs	r4, #0
 800c59c:	4625      	mov	r5, r4
 800c59e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5a0:	43db      	mvns	r3, r3
 800c5a2:	9304      	str	r3, [sp, #16]
 800c5a4:	463e      	mov	r6, r7
 800c5a6:	f04f 0800 	mov.w	r8, #0
 800c5aa:	4621      	mov	r1, r4
 800c5ac:	4648      	mov	r0, r9
 800c5ae:	f000 fb03 	bl	800cbb8 <_Bfree>
 800c5b2:	2d00      	cmp	r5, #0
 800c5b4:	d0de      	beq.n	800c574 <_dtoa_r+0x57c>
 800c5b6:	f1b8 0f00 	cmp.w	r8, #0
 800c5ba:	d005      	beq.n	800c5c8 <_dtoa_r+0x5d0>
 800c5bc:	45a8      	cmp	r8, r5
 800c5be:	d003      	beq.n	800c5c8 <_dtoa_r+0x5d0>
 800c5c0:	4641      	mov	r1, r8
 800c5c2:	4648      	mov	r0, r9
 800c5c4:	f000 faf8 	bl	800cbb8 <_Bfree>
 800c5c8:	4629      	mov	r1, r5
 800c5ca:	4648      	mov	r0, r9
 800c5cc:	f000 faf4 	bl	800cbb8 <_Bfree>
 800c5d0:	e7d0      	b.n	800c574 <_dtoa_r+0x57c>
 800c5d2:	f8cd 8010 	str.w	r8, [sp, #16]
 800c5d6:	4633      	mov	r3, r6
 800c5d8:	461e      	mov	r6, r3
 800c5da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c5de:	2a39      	cmp	r2, #57	@ 0x39
 800c5e0:	d106      	bne.n	800c5f0 <_dtoa_r+0x5f8>
 800c5e2:	429f      	cmp	r7, r3
 800c5e4:	d1f8      	bne.n	800c5d8 <_dtoa_r+0x5e0>
 800c5e6:	9a04      	ldr	r2, [sp, #16]
 800c5e8:	3201      	adds	r2, #1
 800c5ea:	9204      	str	r2, [sp, #16]
 800c5ec:	2230      	movs	r2, #48	@ 0x30
 800c5ee:	703a      	strb	r2, [r7, #0]
 800c5f0:	781a      	ldrb	r2, [r3, #0]
 800c5f2:	3201      	adds	r2, #1
 800c5f4:	701a      	strb	r2, [r3, #0]
 800c5f6:	e7bd      	b.n	800c574 <_dtoa_r+0x57c>
 800c5f8:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c5fc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c604:	f47f aeef 	bne.w	800c3e6 <_dtoa_r+0x3ee>
 800c608:	e710      	b.n	800c42c <_dtoa_r+0x434>
 800c60a:	bf00      	nop
 800c60c:	0800f448 	.word	0x0800f448
 800c610:	0800f420 	.word	0x0800f420
 800c614:	9908      	ldr	r1, [sp, #32]
 800c616:	2900      	cmp	r1, #0
 800c618:	f000 80e3 	beq.w	800c7e2 <_dtoa_r+0x7ea>
 800c61c:	9907      	ldr	r1, [sp, #28]
 800c61e:	2901      	cmp	r1, #1
 800c620:	f300 80c8 	bgt.w	800c7b4 <_dtoa_r+0x7bc>
 800c624:	2d00      	cmp	r5, #0
 800c626:	f000 80c1 	beq.w	800c7ac <_dtoa_r+0x7b4>
 800c62a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c62e:	9e05      	ldr	r6, [sp, #20]
 800c630:	461c      	mov	r4, r3
 800c632:	9304      	str	r3, [sp, #16]
 800c634:	9b05      	ldr	r3, [sp, #20]
 800c636:	4413      	add	r3, r2
 800c638:	9305      	str	r3, [sp, #20]
 800c63a:	9b06      	ldr	r3, [sp, #24]
 800c63c:	2101      	movs	r1, #1
 800c63e:	4413      	add	r3, r2
 800c640:	4648      	mov	r0, r9
 800c642:	9306      	str	r3, [sp, #24]
 800c644:	f000 fbb6 	bl	800cdb4 <__i2b>
 800c648:	9b04      	ldr	r3, [sp, #16]
 800c64a:	4605      	mov	r5, r0
 800c64c:	b166      	cbz	r6, 800c668 <_dtoa_r+0x670>
 800c64e:	9a06      	ldr	r2, [sp, #24]
 800c650:	2a00      	cmp	r2, #0
 800c652:	dd09      	ble.n	800c668 <_dtoa_r+0x670>
 800c654:	42b2      	cmp	r2, r6
 800c656:	9905      	ldr	r1, [sp, #20]
 800c658:	bfa8      	it	ge
 800c65a:	4632      	movge	r2, r6
 800c65c:	1a89      	subs	r1, r1, r2
 800c65e:	9105      	str	r1, [sp, #20]
 800c660:	9906      	ldr	r1, [sp, #24]
 800c662:	1ab6      	subs	r6, r6, r2
 800c664:	1a8a      	subs	r2, r1, r2
 800c666:	9206      	str	r2, [sp, #24]
 800c668:	b1fb      	cbz	r3, 800c6aa <_dtoa_r+0x6b2>
 800c66a:	9a08      	ldr	r2, [sp, #32]
 800c66c:	2a00      	cmp	r2, #0
 800c66e:	f000 80bc 	beq.w	800c7ea <_dtoa_r+0x7f2>
 800c672:	b19c      	cbz	r4, 800c69c <_dtoa_r+0x6a4>
 800c674:	4629      	mov	r1, r5
 800c676:	4622      	mov	r2, r4
 800c678:	4648      	mov	r0, r9
 800c67a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c67c:	f000 fc5a 	bl	800cf34 <__pow5mult>
 800c680:	9a01      	ldr	r2, [sp, #4]
 800c682:	4601      	mov	r1, r0
 800c684:	4605      	mov	r5, r0
 800c686:	4648      	mov	r0, r9
 800c688:	f000 fbaa 	bl	800cde0 <__multiply>
 800c68c:	9901      	ldr	r1, [sp, #4]
 800c68e:	9004      	str	r0, [sp, #16]
 800c690:	4648      	mov	r0, r9
 800c692:	f000 fa91 	bl	800cbb8 <_Bfree>
 800c696:	9a04      	ldr	r2, [sp, #16]
 800c698:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c69a:	9201      	str	r2, [sp, #4]
 800c69c:	1b1a      	subs	r2, r3, r4
 800c69e:	d004      	beq.n	800c6aa <_dtoa_r+0x6b2>
 800c6a0:	9901      	ldr	r1, [sp, #4]
 800c6a2:	4648      	mov	r0, r9
 800c6a4:	f000 fc46 	bl	800cf34 <__pow5mult>
 800c6a8:	9001      	str	r0, [sp, #4]
 800c6aa:	2101      	movs	r1, #1
 800c6ac:	4648      	mov	r0, r9
 800c6ae:	f000 fb81 	bl	800cdb4 <__i2b>
 800c6b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c6b4:	4604      	mov	r4, r0
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	f000 81d0 	beq.w	800ca5c <_dtoa_r+0xa64>
 800c6bc:	461a      	mov	r2, r3
 800c6be:	4601      	mov	r1, r0
 800c6c0:	4648      	mov	r0, r9
 800c6c2:	f000 fc37 	bl	800cf34 <__pow5mult>
 800c6c6:	9b07      	ldr	r3, [sp, #28]
 800c6c8:	2b01      	cmp	r3, #1
 800c6ca:	4604      	mov	r4, r0
 800c6cc:	f300 8095 	bgt.w	800c7fa <_dtoa_r+0x802>
 800c6d0:	9b02      	ldr	r3, [sp, #8]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	f040 808b 	bne.w	800c7ee <_dtoa_r+0x7f6>
 800c6d8:	9b03      	ldr	r3, [sp, #12]
 800c6da:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800c6de:	2a00      	cmp	r2, #0
 800c6e0:	f040 8087 	bne.w	800c7f2 <_dtoa_r+0x7fa>
 800c6e4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800c6e8:	0d12      	lsrs	r2, r2, #20
 800c6ea:	0512      	lsls	r2, r2, #20
 800c6ec:	2a00      	cmp	r2, #0
 800c6ee:	f000 8082 	beq.w	800c7f6 <_dtoa_r+0x7fe>
 800c6f2:	9b05      	ldr	r3, [sp, #20]
 800c6f4:	3301      	adds	r3, #1
 800c6f6:	9305      	str	r3, [sp, #20]
 800c6f8:	9b06      	ldr	r3, [sp, #24]
 800c6fa:	3301      	adds	r3, #1
 800c6fc:	9306      	str	r3, [sp, #24]
 800c6fe:	2301      	movs	r3, #1
 800c700:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c702:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c704:	2b00      	cmp	r3, #0
 800c706:	f000 81af 	beq.w	800ca68 <_dtoa_r+0xa70>
 800c70a:	6922      	ldr	r2, [r4, #16]
 800c70c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800c710:	6910      	ldr	r0, [r2, #16]
 800c712:	f000 fb03 	bl	800cd1c <__hi0bits>
 800c716:	f1c0 0020 	rsb	r0, r0, #32
 800c71a:	9b06      	ldr	r3, [sp, #24]
 800c71c:	4418      	add	r0, r3
 800c71e:	f010 001f 	ands.w	r0, r0, #31
 800c722:	d076      	beq.n	800c812 <_dtoa_r+0x81a>
 800c724:	f1c0 0220 	rsb	r2, r0, #32
 800c728:	2a04      	cmp	r2, #4
 800c72a:	dd69      	ble.n	800c800 <_dtoa_r+0x808>
 800c72c:	9b05      	ldr	r3, [sp, #20]
 800c72e:	f1c0 001c 	rsb	r0, r0, #28
 800c732:	4403      	add	r3, r0
 800c734:	9305      	str	r3, [sp, #20]
 800c736:	9b06      	ldr	r3, [sp, #24]
 800c738:	4406      	add	r6, r0
 800c73a:	4403      	add	r3, r0
 800c73c:	9306      	str	r3, [sp, #24]
 800c73e:	9b05      	ldr	r3, [sp, #20]
 800c740:	2b00      	cmp	r3, #0
 800c742:	dd05      	ble.n	800c750 <_dtoa_r+0x758>
 800c744:	9901      	ldr	r1, [sp, #4]
 800c746:	461a      	mov	r2, r3
 800c748:	4648      	mov	r0, r9
 800c74a:	f000 fc4d 	bl	800cfe8 <__lshift>
 800c74e:	9001      	str	r0, [sp, #4]
 800c750:	9b06      	ldr	r3, [sp, #24]
 800c752:	2b00      	cmp	r3, #0
 800c754:	dd05      	ble.n	800c762 <_dtoa_r+0x76a>
 800c756:	4621      	mov	r1, r4
 800c758:	461a      	mov	r2, r3
 800c75a:	4648      	mov	r0, r9
 800c75c:	f000 fc44 	bl	800cfe8 <__lshift>
 800c760:	4604      	mov	r4, r0
 800c762:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c764:	2b00      	cmp	r3, #0
 800c766:	d056      	beq.n	800c816 <_dtoa_r+0x81e>
 800c768:	9801      	ldr	r0, [sp, #4]
 800c76a:	4621      	mov	r1, r4
 800c76c:	f000 fca8 	bl	800d0c0 <__mcmp>
 800c770:	2800      	cmp	r0, #0
 800c772:	da50      	bge.n	800c816 <_dtoa_r+0x81e>
 800c774:	f108 33ff 	add.w	r3, r8, #4294967295
 800c778:	9304      	str	r3, [sp, #16]
 800c77a:	9901      	ldr	r1, [sp, #4]
 800c77c:	2300      	movs	r3, #0
 800c77e:	220a      	movs	r2, #10
 800c780:	4648      	mov	r0, r9
 800c782:	f000 fa3b 	bl	800cbfc <__multadd>
 800c786:	9b08      	ldr	r3, [sp, #32]
 800c788:	9001      	str	r0, [sp, #4]
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	f000 816e 	beq.w	800ca6c <_dtoa_r+0xa74>
 800c790:	4629      	mov	r1, r5
 800c792:	2300      	movs	r3, #0
 800c794:	220a      	movs	r2, #10
 800c796:	4648      	mov	r0, r9
 800c798:	f000 fa30 	bl	800cbfc <__multadd>
 800c79c:	f1bb 0f00 	cmp.w	fp, #0
 800c7a0:	4605      	mov	r5, r0
 800c7a2:	dc64      	bgt.n	800c86e <_dtoa_r+0x876>
 800c7a4:	9b07      	ldr	r3, [sp, #28]
 800c7a6:	2b02      	cmp	r3, #2
 800c7a8:	dc3e      	bgt.n	800c828 <_dtoa_r+0x830>
 800c7aa:	e060      	b.n	800c86e <_dtoa_r+0x876>
 800c7ac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c7ae:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c7b2:	e73c      	b.n	800c62e <_dtoa_r+0x636>
 800c7b4:	f10a 34ff 	add.w	r4, sl, #4294967295
 800c7b8:	42a3      	cmp	r3, r4
 800c7ba:	bfbf      	itttt	lt
 800c7bc:	1ae2      	sublt	r2, r4, r3
 800c7be:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800c7c0:	189b      	addlt	r3, r3, r2
 800c7c2:	930a      	strlt	r3, [sp, #40]	@ 0x28
 800c7c4:	bfae      	itee	ge
 800c7c6:	1b1c      	subge	r4, r3, r4
 800c7c8:	4623      	movlt	r3, r4
 800c7ca:	2400      	movlt	r4, #0
 800c7cc:	f1ba 0f00 	cmp.w	sl, #0
 800c7d0:	bfb5      	itete	lt
 800c7d2:	9a05      	ldrlt	r2, [sp, #20]
 800c7d4:	9e05      	ldrge	r6, [sp, #20]
 800c7d6:	eba2 060a 	sublt.w	r6, r2, sl
 800c7da:	4652      	movge	r2, sl
 800c7dc:	bfb8      	it	lt
 800c7de:	2200      	movlt	r2, #0
 800c7e0:	e727      	b.n	800c632 <_dtoa_r+0x63a>
 800c7e2:	9e05      	ldr	r6, [sp, #20]
 800c7e4:	9d08      	ldr	r5, [sp, #32]
 800c7e6:	461c      	mov	r4, r3
 800c7e8:	e730      	b.n	800c64c <_dtoa_r+0x654>
 800c7ea:	461a      	mov	r2, r3
 800c7ec:	e758      	b.n	800c6a0 <_dtoa_r+0x6a8>
 800c7ee:	2300      	movs	r3, #0
 800c7f0:	e786      	b.n	800c700 <_dtoa_r+0x708>
 800c7f2:	9b02      	ldr	r3, [sp, #8]
 800c7f4:	e784      	b.n	800c700 <_dtoa_r+0x708>
 800c7f6:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c7f8:	e783      	b.n	800c702 <_dtoa_r+0x70a>
 800c7fa:	2300      	movs	r3, #0
 800c7fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c7fe:	e784      	b.n	800c70a <_dtoa_r+0x712>
 800c800:	d09d      	beq.n	800c73e <_dtoa_r+0x746>
 800c802:	9b05      	ldr	r3, [sp, #20]
 800c804:	321c      	adds	r2, #28
 800c806:	4413      	add	r3, r2
 800c808:	9305      	str	r3, [sp, #20]
 800c80a:	9b06      	ldr	r3, [sp, #24]
 800c80c:	4416      	add	r6, r2
 800c80e:	4413      	add	r3, r2
 800c810:	e794      	b.n	800c73c <_dtoa_r+0x744>
 800c812:	4602      	mov	r2, r0
 800c814:	e7f5      	b.n	800c802 <_dtoa_r+0x80a>
 800c816:	f1ba 0f00 	cmp.w	sl, #0
 800c81a:	f8cd 8010 	str.w	r8, [sp, #16]
 800c81e:	46d3      	mov	fp, sl
 800c820:	dc21      	bgt.n	800c866 <_dtoa_r+0x86e>
 800c822:	9b07      	ldr	r3, [sp, #28]
 800c824:	2b02      	cmp	r3, #2
 800c826:	dd1e      	ble.n	800c866 <_dtoa_r+0x86e>
 800c828:	f1bb 0f00 	cmp.w	fp, #0
 800c82c:	f47f aeb7 	bne.w	800c59e <_dtoa_r+0x5a6>
 800c830:	4621      	mov	r1, r4
 800c832:	465b      	mov	r3, fp
 800c834:	2205      	movs	r2, #5
 800c836:	4648      	mov	r0, r9
 800c838:	f000 f9e0 	bl	800cbfc <__multadd>
 800c83c:	4601      	mov	r1, r0
 800c83e:	4604      	mov	r4, r0
 800c840:	9801      	ldr	r0, [sp, #4]
 800c842:	f000 fc3d 	bl	800d0c0 <__mcmp>
 800c846:	2800      	cmp	r0, #0
 800c848:	f77f aea9 	ble.w	800c59e <_dtoa_r+0x5a6>
 800c84c:	463e      	mov	r6, r7
 800c84e:	2331      	movs	r3, #49	@ 0x31
 800c850:	f806 3b01 	strb.w	r3, [r6], #1
 800c854:	9b04      	ldr	r3, [sp, #16]
 800c856:	3301      	adds	r3, #1
 800c858:	9304      	str	r3, [sp, #16]
 800c85a:	e6a4      	b.n	800c5a6 <_dtoa_r+0x5ae>
 800c85c:	f8cd 8010 	str.w	r8, [sp, #16]
 800c860:	4654      	mov	r4, sl
 800c862:	4625      	mov	r5, r4
 800c864:	e7f2      	b.n	800c84c <_dtoa_r+0x854>
 800c866:	9b08      	ldr	r3, [sp, #32]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	f000 8103 	beq.w	800ca74 <_dtoa_r+0xa7c>
 800c86e:	2e00      	cmp	r6, #0
 800c870:	dd05      	ble.n	800c87e <_dtoa_r+0x886>
 800c872:	4629      	mov	r1, r5
 800c874:	4632      	mov	r2, r6
 800c876:	4648      	mov	r0, r9
 800c878:	f000 fbb6 	bl	800cfe8 <__lshift>
 800c87c:	4605      	mov	r5, r0
 800c87e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c880:	2b00      	cmp	r3, #0
 800c882:	d058      	beq.n	800c936 <_dtoa_r+0x93e>
 800c884:	6869      	ldr	r1, [r5, #4]
 800c886:	4648      	mov	r0, r9
 800c888:	f000 f956 	bl	800cb38 <_Balloc>
 800c88c:	4606      	mov	r6, r0
 800c88e:	b928      	cbnz	r0, 800c89c <_dtoa_r+0x8a4>
 800c890:	4b82      	ldr	r3, [pc, #520]	@ (800ca9c <_dtoa_r+0xaa4>)
 800c892:	4602      	mov	r2, r0
 800c894:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c898:	f7ff bbc7 	b.w	800c02a <_dtoa_r+0x32>
 800c89c:	692a      	ldr	r2, [r5, #16]
 800c89e:	3202      	adds	r2, #2
 800c8a0:	0092      	lsls	r2, r2, #2
 800c8a2:	f105 010c 	add.w	r1, r5, #12
 800c8a6:	300c      	adds	r0, #12
 800c8a8:	f7ff fb07 	bl	800beba <memcpy>
 800c8ac:	2201      	movs	r2, #1
 800c8ae:	4631      	mov	r1, r6
 800c8b0:	4648      	mov	r0, r9
 800c8b2:	f000 fb99 	bl	800cfe8 <__lshift>
 800c8b6:	1c7b      	adds	r3, r7, #1
 800c8b8:	9305      	str	r3, [sp, #20]
 800c8ba:	eb07 030b 	add.w	r3, r7, fp
 800c8be:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8c0:	9b02      	ldr	r3, [sp, #8]
 800c8c2:	f003 0301 	and.w	r3, r3, #1
 800c8c6:	46a8      	mov	r8, r5
 800c8c8:	9308      	str	r3, [sp, #32]
 800c8ca:	4605      	mov	r5, r0
 800c8cc:	9b05      	ldr	r3, [sp, #20]
 800c8ce:	9801      	ldr	r0, [sp, #4]
 800c8d0:	4621      	mov	r1, r4
 800c8d2:	f103 3bff 	add.w	fp, r3, #4294967295
 800c8d6:	f7ff fb05 	bl	800bee4 <quorem>
 800c8da:	4641      	mov	r1, r8
 800c8dc:	9002      	str	r0, [sp, #8]
 800c8de:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800c8e2:	9801      	ldr	r0, [sp, #4]
 800c8e4:	f000 fbec 	bl	800d0c0 <__mcmp>
 800c8e8:	462a      	mov	r2, r5
 800c8ea:	9006      	str	r0, [sp, #24]
 800c8ec:	4621      	mov	r1, r4
 800c8ee:	4648      	mov	r0, r9
 800c8f0:	f000 fc02 	bl	800d0f8 <__mdiff>
 800c8f4:	68c2      	ldr	r2, [r0, #12]
 800c8f6:	4606      	mov	r6, r0
 800c8f8:	b9fa      	cbnz	r2, 800c93a <_dtoa_r+0x942>
 800c8fa:	4601      	mov	r1, r0
 800c8fc:	9801      	ldr	r0, [sp, #4]
 800c8fe:	f000 fbdf 	bl	800d0c0 <__mcmp>
 800c902:	4602      	mov	r2, r0
 800c904:	4631      	mov	r1, r6
 800c906:	4648      	mov	r0, r9
 800c908:	920a      	str	r2, [sp, #40]	@ 0x28
 800c90a:	f000 f955 	bl	800cbb8 <_Bfree>
 800c90e:	9b07      	ldr	r3, [sp, #28]
 800c910:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c912:	9e05      	ldr	r6, [sp, #20]
 800c914:	ea43 0102 	orr.w	r1, r3, r2
 800c918:	9b08      	ldr	r3, [sp, #32]
 800c91a:	4319      	orrs	r1, r3
 800c91c:	d10f      	bne.n	800c93e <_dtoa_r+0x946>
 800c91e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800c922:	d028      	beq.n	800c976 <_dtoa_r+0x97e>
 800c924:	9b06      	ldr	r3, [sp, #24]
 800c926:	2b00      	cmp	r3, #0
 800c928:	dd02      	ble.n	800c930 <_dtoa_r+0x938>
 800c92a:	9b02      	ldr	r3, [sp, #8]
 800c92c:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800c930:	f88b a000 	strb.w	sl, [fp]
 800c934:	e639      	b.n	800c5aa <_dtoa_r+0x5b2>
 800c936:	4628      	mov	r0, r5
 800c938:	e7bd      	b.n	800c8b6 <_dtoa_r+0x8be>
 800c93a:	2201      	movs	r2, #1
 800c93c:	e7e2      	b.n	800c904 <_dtoa_r+0x90c>
 800c93e:	9b06      	ldr	r3, [sp, #24]
 800c940:	2b00      	cmp	r3, #0
 800c942:	db04      	blt.n	800c94e <_dtoa_r+0x956>
 800c944:	9907      	ldr	r1, [sp, #28]
 800c946:	430b      	orrs	r3, r1
 800c948:	9908      	ldr	r1, [sp, #32]
 800c94a:	430b      	orrs	r3, r1
 800c94c:	d120      	bne.n	800c990 <_dtoa_r+0x998>
 800c94e:	2a00      	cmp	r2, #0
 800c950:	ddee      	ble.n	800c930 <_dtoa_r+0x938>
 800c952:	9901      	ldr	r1, [sp, #4]
 800c954:	2201      	movs	r2, #1
 800c956:	4648      	mov	r0, r9
 800c958:	f000 fb46 	bl	800cfe8 <__lshift>
 800c95c:	4621      	mov	r1, r4
 800c95e:	9001      	str	r0, [sp, #4]
 800c960:	f000 fbae 	bl	800d0c0 <__mcmp>
 800c964:	2800      	cmp	r0, #0
 800c966:	dc03      	bgt.n	800c970 <_dtoa_r+0x978>
 800c968:	d1e2      	bne.n	800c930 <_dtoa_r+0x938>
 800c96a:	f01a 0f01 	tst.w	sl, #1
 800c96e:	d0df      	beq.n	800c930 <_dtoa_r+0x938>
 800c970:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800c974:	d1d9      	bne.n	800c92a <_dtoa_r+0x932>
 800c976:	2339      	movs	r3, #57	@ 0x39
 800c978:	f88b 3000 	strb.w	r3, [fp]
 800c97c:	4633      	mov	r3, r6
 800c97e:	461e      	mov	r6, r3
 800c980:	3b01      	subs	r3, #1
 800c982:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c986:	2a39      	cmp	r2, #57	@ 0x39
 800c988:	d053      	beq.n	800ca32 <_dtoa_r+0xa3a>
 800c98a:	3201      	adds	r2, #1
 800c98c:	701a      	strb	r2, [r3, #0]
 800c98e:	e60c      	b.n	800c5aa <_dtoa_r+0x5b2>
 800c990:	2a00      	cmp	r2, #0
 800c992:	dd07      	ble.n	800c9a4 <_dtoa_r+0x9ac>
 800c994:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800c998:	d0ed      	beq.n	800c976 <_dtoa_r+0x97e>
 800c99a:	f10a 0301 	add.w	r3, sl, #1
 800c99e:	f88b 3000 	strb.w	r3, [fp]
 800c9a2:	e602      	b.n	800c5aa <_dtoa_r+0x5b2>
 800c9a4:	9b05      	ldr	r3, [sp, #20]
 800c9a6:	9a05      	ldr	r2, [sp, #20]
 800c9a8:	f803 ac01 	strb.w	sl, [r3, #-1]
 800c9ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9ae:	4293      	cmp	r3, r2
 800c9b0:	d029      	beq.n	800ca06 <_dtoa_r+0xa0e>
 800c9b2:	9901      	ldr	r1, [sp, #4]
 800c9b4:	2300      	movs	r3, #0
 800c9b6:	220a      	movs	r2, #10
 800c9b8:	4648      	mov	r0, r9
 800c9ba:	f000 f91f 	bl	800cbfc <__multadd>
 800c9be:	45a8      	cmp	r8, r5
 800c9c0:	9001      	str	r0, [sp, #4]
 800c9c2:	f04f 0300 	mov.w	r3, #0
 800c9c6:	f04f 020a 	mov.w	r2, #10
 800c9ca:	4641      	mov	r1, r8
 800c9cc:	4648      	mov	r0, r9
 800c9ce:	d107      	bne.n	800c9e0 <_dtoa_r+0x9e8>
 800c9d0:	f000 f914 	bl	800cbfc <__multadd>
 800c9d4:	4680      	mov	r8, r0
 800c9d6:	4605      	mov	r5, r0
 800c9d8:	9b05      	ldr	r3, [sp, #20]
 800c9da:	3301      	adds	r3, #1
 800c9dc:	9305      	str	r3, [sp, #20]
 800c9de:	e775      	b.n	800c8cc <_dtoa_r+0x8d4>
 800c9e0:	f000 f90c 	bl	800cbfc <__multadd>
 800c9e4:	4629      	mov	r1, r5
 800c9e6:	4680      	mov	r8, r0
 800c9e8:	2300      	movs	r3, #0
 800c9ea:	220a      	movs	r2, #10
 800c9ec:	4648      	mov	r0, r9
 800c9ee:	f000 f905 	bl	800cbfc <__multadd>
 800c9f2:	4605      	mov	r5, r0
 800c9f4:	e7f0      	b.n	800c9d8 <_dtoa_r+0x9e0>
 800c9f6:	f1bb 0f00 	cmp.w	fp, #0
 800c9fa:	bfcc      	ite	gt
 800c9fc:	465e      	movgt	r6, fp
 800c9fe:	2601      	movle	r6, #1
 800ca00:	443e      	add	r6, r7
 800ca02:	f04f 0800 	mov.w	r8, #0
 800ca06:	9901      	ldr	r1, [sp, #4]
 800ca08:	2201      	movs	r2, #1
 800ca0a:	4648      	mov	r0, r9
 800ca0c:	f000 faec 	bl	800cfe8 <__lshift>
 800ca10:	4621      	mov	r1, r4
 800ca12:	9001      	str	r0, [sp, #4]
 800ca14:	f000 fb54 	bl	800d0c0 <__mcmp>
 800ca18:	2800      	cmp	r0, #0
 800ca1a:	dcaf      	bgt.n	800c97c <_dtoa_r+0x984>
 800ca1c:	d102      	bne.n	800ca24 <_dtoa_r+0xa2c>
 800ca1e:	f01a 0f01 	tst.w	sl, #1
 800ca22:	d1ab      	bne.n	800c97c <_dtoa_r+0x984>
 800ca24:	4633      	mov	r3, r6
 800ca26:	461e      	mov	r6, r3
 800ca28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ca2c:	2a30      	cmp	r2, #48	@ 0x30
 800ca2e:	d0fa      	beq.n	800ca26 <_dtoa_r+0xa2e>
 800ca30:	e5bb      	b.n	800c5aa <_dtoa_r+0x5b2>
 800ca32:	429f      	cmp	r7, r3
 800ca34:	d1a3      	bne.n	800c97e <_dtoa_r+0x986>
 800ca36:	9b04      	ldr	r3, [sp, #16]
 800ca38:	3301      	adds	r3, #1
 800ca3a:	9304      	str	r3, [sp, #16]
 800ca3c:	2331      	movs	r3, #49	@ 0x31
 800ca3e:	703b      	strb	r3, [r7, #0]
 800ca40:	e5b3      	b.n	800c5aa <_dtoa_r+0x5b2>
 800ca42:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ca44:	4f16      	ldr	r7, [pc, #88]	@ (800caa0 <_dtoa_r+0xaa8>)
 800ca46:	b11b      	cbz	r3, 800ca50 <_dtoa_r+0xa58>
 800ca48:	f107 0308 	add.w	r3, r7, #8
 800ca4c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800ca4e:	6013      	str	r3, [r2, #0]
 800ca50:	4638      	mov	r0, r7
 800ca52:	b011      	add	sp, #68	@ 0x44
 800ca54:	ecbd 8b02 	vpop	{d8}
 800ca58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca5c:	9b07      	ldr	r3, [sp, #28]
 800ca5e:	2b01      	cmp	r3, #1
 800ca60:	f77f ae36 	ble.w	800c6d0 <_dtoa_r+0x6d8>
 800ca64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca66:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ca68:	2001      	movs	r0, #1
 800ca6a:	e656      	b.n	800c71a <_dtoa_r+0x722>
 800ca6c:	f1bb 0f00 	cmp.w	fp, #0
 800ca70:	f77f aed7 	ble.w	800c822 <_dtoa_r+0x82a>
 800ca74:	463e      	mov	r6, r7
 800ca76:	9801      	ldr	r0, [sp, #4]
 800ca78:	4621      	mov	r1, r4
 800ca7a:	f7ff fa33 	bl	800bee4 <quorem>
 800ca7e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800ca82:	f806 ab01 	strb.w	sl, [r6], #1
 800ca86:	1bf2      	subs	r2, r6, r7
 800ca88:	4593      	cmp	fp, r2
 800ca8a:	ddb4      	ble.n	800c9f6 <_dtoa_r+0x9fe>
 800ca8c:	9901      	ldr	r1, [sp, #4]
 800ca8e:	2300      	movs	r3, #0
 800ca90:	220a      	movs	r2, #10
 800ca92:	4648      	mov	r0, r9
 800ca94:	f000 f8b2 	bl	800cbfc <__multadd>
 800ca98:	9001      	str	r0, [sp, #4]
 800ca9a:	e7ec      	b.n	800ca76 <_dtoa_r+0xa7e>
 800ca9c:	0800f3a5 	.word	0x0800f3a5
 800caa0:	0800f329 	.word	0x0800f329

0800caa4 <_free_r>:
 800caa4:	b538      	push	{r3, r4, r5, lr}
 800caa6:	4605      	mov	r5, r0
 800caa8:	2900      	cmp	r1, #0
 800caaa:	d041      	beq.n	800cb30 <_free_r+0x8c>
 800caac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cab0:	1f0c      	subs	r4, r1, #4
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	bfb8      	it	lt
 800cab6:	18e4      	addlt	r4, r4, r3
 800cab8:	f7fe f84c 	bl	800ab54 <__malloc_lock>
 800cabc:	4a1d      	ldr	r2, [pc, #116]	@ (800cb34 <_free_r+0x90>)
 800cabe:	6813      	ldr	r3, [r2, #0]
 800cac0:	b933      	cbnz	r3, 800cad0 <_free_r+0x2c>
 800cac2:	6063      	str	r3, [r4, #4]
 800cac4:	6014      	str	r4, [r2, #0]
 800cac6:	4628      	mov	r0, r5
 800cac8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cacc:	f7fe b848 	b.w	800ab60 <__malloc_unlock>
 800cad0:	42a3      	cmp	r3, r4
 800cad2:	d908      	bls.n	800cae6 <_free_r+0x42>
 800cad4:	6820      	ldr	r0, [r4, #0]
 800cad6:	1821      	adds	r1, r4, r0
 800cad8:	428b      	cmp	r3, r1
 800cada:	bf01      	itttt	eq
 800cadc:	6819      	ldreq	r1, [r3, #0]
 800cade:	685b      	ldreq	r3, [r3, #4]
 800cae0:	1809      	addeq	r1, r1, r0
 800cae2:	6021      	streq	r1, [r4, #0]
 800cae4:	e7ed      	b.n	800cac2 <_free_r+0x1e>
 800cae6:	461a      	mov	r2, r3
 800cae8:	685b      	ldr	r3, [r3, #4]
 800caea:	b10b      	cbz	r3, 800caf0 <_free_r+0x4c>
 800caec:	42a3      	cmp	r3, r4
 800caee:	d9fa      	bls.n	800cae6 <_free_r+0x42>
 800caf0:	6811      	ldr	r1, [r2, #0]
 800caf2:	1850      	adds	r0, r2, r1
 800caf4:	42a0      	cmp	r0, r4
 800caf6:	d10b      	bne.n	800cb10 <_free_r+0x6c>
 800caf8:	6820      	ldr	r0, [r4, #0]
 800cafa:	4401      	add	r1, r0
 800cafc:	1850      	adds	r0, r2, r1
 800cafe:	4283      	cmp	r3, r0
 800cb00:	6011      	str	r1, [r2, #0]
 800cb02:	d1e0      	bne.n	800cac6 <_free_r+0x22>
 800cb04:	6818      	ldr	r0, [r3, #0]
 800cb06:	685b      	ldr	r3, [r3, #4]
 800cb08:	6053      	str	r3, [r2, #4]
 800cb0a:	4408      	add	r0, r1
 800cb0c:	6010      	str	r0, [r2, #0]
 800cb0e:	e7da      	b.n	800cac6 <_free_r+0x22>
 800cb10:	d902      	bls.n	800cb18 <_free_r+0x74>
 800cb12:	230c      	movs	r3, #12
 800cb14:	602b      	str	r3, [r5, #0]
 800cb16:	e7d6      	b.n	800cac6 <_free_r+0x22>
 800cb18:	6820      	ldr	r0, [r4, #0]
 800cb1a:	1821      	adds	r1, r4, r0
 800cb1c:	428b      	cmp	r3, r1
 800cb1e:	bf04      	itt	eq
 800cb20:	6819      	ldreq	r1, [r3, #0]
 800cb22:	685b      	ldreq	r3, [r3, #4]
 800cb24:	6063      	str	r3, [r4, #4]
 800cb26:	bf04      	itt	eq
 800cb28:	1809      	addeq	r1, r1, r0
 800cb2a:	6021      	streq	r1, [r4, #0]
 800cb2c:	6054      	str	r4, [r2, #4]
 800cb2e:	e7ca      	b.n	800cac6 <_free_r+0x22>
 800cb30:	bd38      	pop	{r3, r4, r5, pc}
 800cb32:	bf00      	nop
 800cb34:	24004d44 	.word	0x24004d44

0800cb38 <_Balloc>:
 800cb38:	b570      	push	{r4, r5, r6, lr}
 800cb3a:	69c6      	ldr	r6, [r0, #28]
 800cb3c:	4604      	mov	r4, r0
 800cb3e:	460d      	mov	r5, r1
 800cb40:	b976      	cbnz	r6, 800cb60 <_Balloc+0x28>
 800cb42:	2010      	movs	r0, #16
 800cb44:	f7fd ff54 	bl	800a9f0 <malloc>
 800cb48:	4602      	mov	r2, r0
 800cb4a:	61e0      	str	r0, [r4, #28]
 800cb4c:	b920      	cbnz	r0, 800cb58 <_Balloc+0x20>
 800cb4e:	4b18      	ldr	r3, [pc, #96]	@ (800cbb0 <_Balloc+0x78>)
 800cb50:	4818      	ldr	r0, [pc, #96]	@ (800cbb4 <_Balloc+0x7c>)
 800cb52:	216b      	movs	r1, #107	@ 0x6b
 800cb54:	f7fd ff2e 	bl	800a9b4 <__assert_func>
 800cb58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cb5c:	6006      	str	r6, [r0, #0]
 800cb5e:	60c6      	str	r6, [r0, #12]
 800cb60:	69e6      	ldr	r6, [r4, #28]
 800cb62:	68f3      	ldr	r3, [r6, #12]
 800cb64:	b183      	cbz	r3, 800cb88 <_Balloc+0x50>
 800cb66:	69e3      	ldr	r3, [r4, #28]
 800cb68:	68db      	ldr	r3, [r3, #12]
 800cb6a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cb6e:	b9b8      	cbnz	r0, 800cba0 <_Balloc+0x68>
 800cb70:	2101      	movs	r1, #1
 800cb72:	fa01 f605 	lsl.w	r6, r1, r5
 800cb76:	1d72      	adds	r2, r6, #5
 800cb78:	0092      	lsls	r2, r2, #2
 800cb7a:	4620      	mov	r0, r4
 800cb7c:	f001 fec0 	bl	800e900 <_calloc_r>
 800cb80:	b160      	cbz	r0, 800cb9c <_Balloc+0x64>
 800cb82:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cb86:	e00e      	b.n	800cba6 <_Balloc+0x6e>
 800cb88:	2221      	movs	r2, #33	@ 0x21
 800cb8a:	2104      	movs	r1, #4
 800cb8c:	4620      	mov	r0, r4
 800cb8e:	f001 feb7 	bl	800e900 <_calloc_r>
 800cb92:	69e3      	ldr	r3, [r4, #28]
 800cb94:	60f0      	str	r0, [r6, #12]
 800cb96:	68db      	ldr	r3, [r3, #12]
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d1e4      	bne.n	800cb66 <_Balloc+0x2e>
 800cb9c:	2000      	movs	r0, #0
 800cb9e:	bd70      	pop	{r4, r5, r6, pc}
 800cba0:	6802      	ldr	r2, [r0, #0]
 800cba2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cba6:	2300      	movs	r3, #0
 800cba8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cbac:	e7f7      	b.n	800cb9e <_Balloc+0x66>
 800cbae:	bf00      	nop
 800cbb0:	0800f336 	.word	0x0800f336
 800cbb4:	0800f3b6 	.word	0x0800f3b6

0800cbb8 <_Bfree>:
 800cbb8:	b570      	push	{r4, r5, r6, lr}
 800cbba:	69c6      	ldr	r6, [r0, #28]
 800cbbc:	4605      	mov	r5, r0
 800cbbe:	460c      	mov	r4, r1
 800cbc0:	b976      	cbnz	r6, 800cbe0 <_Bfree+0x28>
 800cbc2:	2010      	movs	r0, #16
 800cbc4:	f7fd ff14 	bl	800a9f0 <malloc>
 800cbc8:	4602      	mov	r2, r0
 800cbca:	61e8      	str	r0, [r5, #28]
 800cbcc:	b920      	cbnz	r0, 800cbd8 <_Bfree+0x20>
 800cbce:	4b09      	ldr	r3, [pc, #36]	@ (800cbf4 <_Bfree+0x3c>)
 800cbd0:	4809      	ldr	r0, [pc, #36]	@ (800cbf8 <_Bfree+0x40>)
 800cbd2:	218f      	movs	r1, #143	@ 0x8f
 800cbd4:	f7fd feee 	bl	800a9b4 <__assert_func>
 800cbd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cbdc:	6006      	str	r6, [r0, #0]
 800cbde:	60c6      	str	r6, [r0, #12]
 800cbe0:	b13c      	cbz	r4, 800cbf2 <_Bfree+0x3a>
 800cbe2:	69eb      	ldr	r3, [r5, #28]
 800cbe4:	6862      	ldr	r2, [r4, #4]
 800cbe6:	68db      	ldr	r3, [r3, #12]
 800cbe8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cbec:	6021      	str	r1, [r4, #0]
 800cbee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cbf2:	bd70      	pop	{r4, r5, r6, pc}
 800cbf4:	0800f336 	.word	0x0800f336
 800cbf8:	0800f3b6 	.word	0x0800f3b6

0800cbfc <__multadd>:
 800cbfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc00:	690d      	ldr	r5, [r1, #16]
 800cc02:	4607      	mov	r7, r0
 800cc04:	460c      	mov	r4, r1
 800cc06:	461e      	mov	r6, r3
 800cc08:	f101 0c14 	add.w	ip, r1, #20
 800cc0c:	2000      	movs	r0, #0
 800cc0e:	f8dc 3000 	ldr.w	r3, [ip]
 800cc12:	b299      	uxth	r1, r3
 800cc14:	fb02 6101 	mla	r1, r2, r1, r6
 800cc18:	0c1e      	lsrs	r6, r3, #16
 800cc1a:	0c0b      	lsrs	r3, r1, #16
 800cc1c:	fb02 3306 	mla	r3, r2, r6, r3
 800cc20:	b289      	uxth	r1, r1
 800cc22:	3001      	adds	r0, #1
 800cc24:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cc28:	4285      	cmp	r5, r0
 800cc2a:	f84c 1b04 	str.w	r1, [ip], #4
 800cc2e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cc32:	dcec      	bgt.n	800cc0e <__multadd+0x12>
 800cc34:	b30e      	cbz	r6, 800cc7a <__multadd+0x7e>
 800cc36:	68a3      	ldr	r3, [r4, #8]
 800cc38:	42ab      	cmp	r3, r5
 800cc3a:	dc19      	bgt.n	800cc70 <__multadd+0x74>
 800cc3c:	6861      	ldr	r1, [r4, #4]
 800cc3e:	4638      	mov	r0, r7
 800cc40:	3101      	adds	r1, #1
 800cc42:	f7ff ff79 	bl	800cb38 <_Balloc>
 800cc46:	4680      	mov	r8, r0
 800cc48:	b928      	cbnz	r0, 800cc56 <__multadd+0x5a>
 800cc4a:	4602      	mov	r2, r0
 800cc4c:	4b0c      	ldr	r3, [pc, #48]	@ (800cc80 <__multadd+0x84>)
 800cc4e:	480d      	ldr	r0, [pc, #52]	@ (800cc84 <__multadd+0x88>)
 800cc50:	21ba      	movs	r1, #186	@ 0xba
 800cc52:	f7fd feaf 	bl	800a9b4 <__assert_func>
 800cc56:	6922      	ldr	r2, [r4, #16]
 800cc58:	3202      	adds	r2, #2
 800cc5a:	f104 010c 	add.w	r1, r4, #12
 800cc5e:	0092      	lsls	r2, r2, #2
 800cc60:	300c      	adds	r0, #12
 800cc62:	f7ff f92a 	bl	800beba <memcpy>
 800cc66:	4621      	mov	r1, r4
 800cc68:	4638      	mov	r0, r7
 800cc6a:	f7ff ffa5 	bl	800cbb8 <_Bfree>
 800cc6e:	4644      	mov	r4, r8
 800cc70:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cc74:	3501      	adds	r5, #1
 800cc76:	615e      	str	r6, [r3, #20]
 800cc78:	6125      	str	r5, [r4, #16]
 800cc7a:	4620      	mov	r0, r4
 800cc7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc80:	0800f3a5 	.word	0x0800f3a5
 800cc84:	0800f3b6 	.word	0x0800f3b6

0800cc88 <__s2b>:
 800cc88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc8c:	460c      	mov	r4, r1
 800cc8e:	4615      	mov	r5, r2
 800cc90:	461f      	mov	r7, r3
 800cc92:	2209      	movs	r2, #9
 800cc94:	3308      	adds	r3, #8
 800cc96:	4606      	mov	r6, r0
 800cc98:	fb93 f3f2 	sdiv	r3, r3, r2
 800cc9c:	2100      	movs	r1, #0
 800cc9e:	2201      	movs	r2, #1
 800cca0:	429a      	cmp	r2, r3
 800cca2:	db09      	blt.n	800ccb8 <__s2b+0x30>
 800cca4:	4630      	mov	r0, r6
 800cca6:	f7ff ff47 	bl	800cb38 <_Balloc>
 800ccaa:	b940      	cbnz	r0, 800ccbe <__s2b+0x36>
 800ccac:	4602      	mov	r2, r0
 800ccae:	4b19      	ldr	r3, [pc, #100]	@ (800cd14 <__s2b+0x8c>)
 800ccb0:	4819      	ldr	r0, [pc, #100]	@ (800cd18 <__s2b+0x90>)
 800ccb2:	21d3      	movs	r1, #211	@ 0xd3
 800ccb4:	f7fd fe7e 	bl	800a9b4 <__assert_func>
 800ccb8:	0052      	lsls	r2, r2, #1
 800ccba:	3101      	adds	r1, #1
 800ccbc:	e7f0      	b.n	800cca0 <__s2b+0x18>
 800ccbe:	9b08      	ldr	r3, [sp, #32]
 800ccc0:	6143      	str	r3, [r0, #20]
 800ccc2:	2d09      	cmp	r5, #9
 800ccc4:	f04f 0301 	mov.w	r3, #1
 800ccc8:	6103      	str	r3, [r0, #16]
 800ccca:	dd16      	ble.n	800ccfa <__s2b+0x72>
 800cccc:	f104 0909 	add.w	r9, r4, #9
 800ccd0:	46c8      	mov	r8, r9
 800ccd2:	442c      	add	r4, r5
 800ccd4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ccd8:	4601      	mov	r1, r0
 800ccda:	3b30      	subs	r3, #48	@ 0x30
 800ccdc:	220a      	movs	r2, #10
 800ccde:	4630      	mov	r0, r6
 800cce0:	f7ff ff8c 	bl	800cbfc <__multadd>
 800cce4:	45a0      	cmp	r8, r4
 800cce6:	d1f5      	bne.n	800ccd4 <__s2b+0x4c>
 800cce8:	f1a5 0408 	sub.w	r4, r5, #8
 800ccec:	444c      	add	r4, r9
 800ccee:	1b2d      	subs	r5, r5, r4
 800ccf0:	1963      	adds	r3, r4, r5
 800ccf2:	42bb      	cmp	r3, r7
 800ccf4:	db04      	blt.n	800cd00 <__s2b+0x78>
 800ccf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ccfa:	340a      	adds	r4, #10
 800ccfc:	2509      	movs	r5, #9
 800ccfe:	e7f6      	b.n	800ccee <__s2b+0x66>
 800cd00:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cd04:	4601      	mov	r1, r0
 800cd06:	3b30      	subs	r3, #48	@ 0x30
 800cd08:	220a      	movs	r2, #10
 800cd0a:	4630      	mov	r0, r6
 800cd0c:	f7ff ff76 	bl	800cbfc <__multadd>
 800cd10:	e7ee      	b.n	800ccf0 <__s2b+0x68>
 800cd12:	bf00      	nop
 800cd14:	0800f3a5 	.word	0x0800f3a5
 800cd18:	0800f3b6 	.word	0x0800f3b6

0800cd1c <__hi0bits>:
 800cd1c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cd20:	4603      	mov	r3, r0
 800cd22:	bf36      	itet	cc
 800cd24:	0403      	lslcc	r3, r0, #16
 800cd26:	2000      	movcs	r0, #0
 800cd28:	2010      	movcc	r0, #16
 800cd2a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cd2e:	bf3c      	itt	cc
 800cd30:	021b      	lslcc	r3, r3, #8
 800cd32:	3008      	addcc	r0, #8
 800cd34:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cd38:	bf3c      	itt	cc
 800cd3a:	011b      	lslcc	r3, r3, #4
 800cd3c:	3004      	addcc	r0, #4
 800cd3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd42:	bf3c      	itt	cc
 800cd44:	009b      	lslcc	r3, r3, #2
 800cd46:	3002      	addcc	r0, #2
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	db05      	blt.n	800cd58 <__hi0bits+0x3c>
 800cd4c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cd50:	f100 0001 	add.w	r0, r0, #1
 800cd54:	bf08      	it	eq
 800cd56:	2020      	moveq	r0, #32
 800cd58:	4770      	bx	lr

0800cd5a <__lo0bits>:
 800cd5a:	6803      	ldr	r3, [r0, #0]
 800cd5c:	4602      	mov	r2, r0
 800cd5e:	f013 0007 	ands.w	r0, r3, #7
 800cd62:	d00b      	beq.n	800cd7c <__lo0bits+0x22>
 800cd64:	07d9      	lsls	r1, r3, #31
 800cd66:	d421      	bmi.n	800cdac <__lo0bits+0x52>
 800cd68:	0798      	lsls	r0, r3, #30
 800cd6a:	bf49      	itett	mi
 800cd6c:	085b      	lsrmi	r3, r3, #1
 800cd6e:	089b      	lsrpl	r3, r3, #2
 800cd70:	2001      	movmi	r0, #1
 800cd72:	6013      	strmi	r3, [r2, #0]
 800cd74:	bf5c      	itt	pl
 800cd76:	6013      	strpl	r3, [r2, #0]
 800cd78:	2002      	movpl	r0, #2
 800cd7a:	4770      	bx	lr
 800cd7c:	b299      	uxth	r1, r3
 800cd7e:	b909      	cbnz	r1, 800cd84 <__lo0bits+0x2a>
 800cd80:	0c1b      	lsrs	r3, r3, #16
 800cd82:	2010      	movs	r0, #16
 800cd84:	b2d9      	uxtb	r1, r3
 800cd86:	b909      	cbnz	r1, 800cd8c <__lo0bits+0x32>
 800cd88:	3008      	adds	r0, #8
 800cd8a:	0a1b      	lsrs	r3, r3, #8
 800cd8c:	0719      	lsls	r1, r3, #28
 800cd8e:	bf04      	itt	eq
 800cd90:	091b      	lsreq	r3, r3, #4
 800cd92:	3004      	addeq	r0, #4
 800cd94:	0799      	lsls	r1, r3, #30
 800cd96:	bf04      	itt	eq
 800cd98:	089b      	lsreq	r3, r3, #2
 800cd9a:	3002      	addeq	r0, #2
 800cd9c:	07d9      	lsls	r1, r3, #31
 800cd9e:	d403      	bmi.n	800cda8 <__lo0bits+0x4e>
 800cda0:	085b      	lsrs	r3, r3, #1
 800cda2:	f100 0001 	add.w	r0, r0, #1
 800cda6:	d003      	beq.n	800cdb0 <__lo0bits+0x56>
 800cda8:	6013      	str	r3, [r2, #0]
 800cdaa:	4770      	bx	lr
 800cdac:	2000      	movs	r0, #0
 800cdae:	4770      	bx	lr
 800cdb0:	2020      	movs	r0, #32
 800cdb2:	4770      	bx	lr

0800cdb4 <__i2b>:
 800cdb4:	b510      	push	{r4, lr}
 800cdb6:	460c      	mov	r4, r1
 800cdb8:	2101      	movs	r1, #1
 800cdba:	f7ff febd 	bl	800cb38 <_Balloc>
 800cdbe:	4602      	mov	r2, r0
 800cdc0:	b928      	cbnz	r0, 800cdce <__i2b+0x1a>
 800cdc2:	4b05      	ldr	r3, [pc, #20]	@ (800cdd8 <__i2b+0x24>)
 800cdc4:	4805      	ldr	r0, [pc, #20]	@ (800cddc <__i2b+0x28>)
 800cdc6:	f240 1145 	movw	r1, #325	@ 0x145
 800cdca:	f7fd fdf3 	bl	800a9b4 <__assert_func>
 800cdce:	2301      	movs	r3, #1
 800cdd0:	6144      	str	r4, [r0, #20]
 800cdd2:	6103      	str	r3, [r0, #16]
 800cdd4:	bd10      	pop	{r4, pc}
 800cdd6:	bf00      	nop
 800cdd8:	0800f3a5 	.word	0x0800f3a5
 800cddc:	0800f3b6 	.word	0x0800f3b6

0800cde0 <__multiply>:
 800cde0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cde4:	4614      	mov	r4, r2
 800cde6:	690a      	ldr	r2, [r1, #16]
 800cde8:	6923      	ldr	r3, [r4, #16]
 800cdea:	429a      	cmp	r2, r3
 800cdec:	bfa8      	it	ge
 800cdee:	4623      	movge	r3, r4
 800cdf0:	460f      	mov	r7, r1
 800cdf2:	bfa4      	itt	ge
 800cdf4:	460c      	movge	r4, r1
 800cdf6:	461f      	movge	r7, r3
 800cdf8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800cdfc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800ce00:	68a3      	ldr	r3, [r4, #8]
 800ce02:	6861      	ldr	r1, [r4, #4]
 800ce04:	eb0a 0609 	add.w	r6, sl, r9
 800ce08:	42b3      	cmp	r3, r6
 800ce0a:	b085      	sub	sp, #20
 800ce0c:	bfb8      	it	lt
 800ce0e:	3101      	addlt	r1, #1
 800ce10:	f7ff fe92 	bl	800cb38 <_Balloc>
 800ce14:	b930      	cbnz	r0, 800ce24 <__multiply+0x44>
 800ce16:	4602      	mov	r2, r0
 800ce18:	4b44      	ldr	r3, [pc, #272]	@ (800cf2c <__multiply+0x14c>)
 800ce1a:	4845      	ldr	r0, [pc, #276]	@ (800cf30 <__multiply+0x150>)
 800ce1c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ce20:	f7fd fdc8 	bl	800a9b4 <__assert_func>
 800ce24:	f100 0514 	add.w	r5, r0, #20
 800ce28:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ce2c:	462b      	mov	r3, r5
 800ce2e:	2200      	movs	r2, #0
 800ce30:	4543      	cmp	r3, r8
 800ce32:	d321      	bcc.n	800ce78 <__multiply+0x98>
 800ce34:	f107 0114 	add.w	r1, r7, #20
 800ce38:	f104 0214 	add.w	r2, r4, #20
 800ce3c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ce40:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ce44:	9302      	str	r3, [sp, #8]
 800ce46:	1b13      	subs	r3, r2, r4
 800ce48:	3b15      	subs	r3, #21
 800ce4a:	f023 0303 	bic.w	r3, r3, #3
 800ce4e:	3304      	adds	r3, #4
 800ce50:	f104 0715 	add.w	r7, r4, #21
 800ce54:	42ba      	cmp	r2, r7
 800ce56:	bf38      	it	cc
 800ce58:	2304      	movcc	r3, #4
 800ce5a:	9301      	str	r3, [sp, #4]
 800ce5c:	9b02      	ldr	r3, [sp, #8]
 800ce5e:	9103      	str	r1, [sp, #12]
 800ce60:	428b      	cmp	r3, r1
 800ce62:	d80c      	bhi.n	800ce7e <__multiply+0x9e>
 800ce64:	2e00      	cmp	r6, #0
 800ce66:	dd03      	ble.n	800ce70 <__multiply+0x90>
 800ce68:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d05b      	beq.n	800cf28 <__multiply+0x148>
 800ce70:	6106      	str	r6, [r0, #16]
 800ce72:	b005      	add	sp, #20
 800ce74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce78:	f843 2b04 	str.w	r2, [r3], #4
 800ce7c:	e7d8      	b.n	800ce30 <__multiply+0x50>
 800ce7e:	f8b1 a000 	ldrh.w	sl, [r1]
 800ce82:	f1ba 0f00 	cmp.w	sl, #0
 800ce86:	d024      	beq.n	800ced2 <__multiply+0xf2>
 800ce88:	f104 0e14 	add.w	lr, r4, #20
 800ce8c:	46a9      	mov	r9, r5
 800ce8e:	f04f 0c00 	mov.w	ip, #0
 800ce92:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ce96:	f8d9 3000 	ldr.w	r3, [r9]
 800ce9a:	fa1f fb87 	uxth.w	fp, r7
 800ce9e:	b29b      	uxth	r3, r3
 800cea0:	fb0a 330b 	mla	r3, sl, fp, r3
 800cea4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800cea8:	f8d9 7000 	ldr.w	r7, [r9]
 800ceac:	4463      	add	r3, ip
 800ceae:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ceb2:	fb0a c70b 	mla	r7, sl, fp, ip
 800ceb6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800ceba:	b29b      	uxth	r3, r3
 800cebc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cec0:	4572      	cmp	r2, lr
 800cec2:	f849 3b04 	str.w	r3, [r9], #4
 800cec6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ceca:	d8e2      	bhi.n	800ce92 <__multiply+0xb2>
 800cecc:	9b01      	ldr	r3, [sp, #4]
 800cece:	f845 c003 	str.w	ip, [r5, r3]
 800ced2:	9b03      	ldr	r3, [sp, #12]
 800ced4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ced8:	3104      	adds	r1, #4
 800ceda:	f1b9 0f00 	cmp.w	r9, #0
 800cede:	d021      	beq.n	800cf24 <__multiply+0x144>
 800cee0:	682b      	ldr	r3, [r5, #0]
 800cee2:	f104 0c14 	add.w	ip, r4, #20
 800cee6:	46ae      	mov	lr, r5
 800cee8:	f04f 0a00 	mov.w	sl, #0
 800ceec:	f8bc b000 	ldrh.w	fp, [ip]
 800cef0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800cef4:	fb09 770b 	mla	r7, r9, fp, r7
 800cef8:	4457      	add	r7, sl
 800cefa:	b29b      	uxth	r3, r3
 800cefc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cf00:	f84e 3b04 	str.w	r3, [lr], #4
 800cf04:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cf08:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cf0c:	f8be 3000 	ldrh.w	r3, [lr]
 800cf10:	fb09 330a 	mla	r3, r9, sl, r3
 800cf14:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800cf18:	4562      	cmp	r2, ip
 800cf1a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cf1e:	d8e5      	bhi.n	800ceec <__multiply+0x10c>
 800cf20:	9f01      	ldr	r7, [sp, #4]
 800cf22:	51eb      	str	r3, [r5, r7]
 800cf24:	3504      	adds	r5, #4
 800cf26:	e799      	b.n	800ce5c <__multiply+0x7c>
 800cf28:	3e01      	subs	r6, #1
 800cf2a:	e79b      	b.n	800ce64 <__multiply+0x84>
 800cf2c:	0800f3a5 	.word	0x0800f3a5
 800cf30:	0800f3b6 	.word	0x0800f3b6

0800cf34 <__pow5mult>:
 800cf34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf38:	4615      	mov	r5, r2
 800cf3a:	f012 0203 	ands.w	r2, r2, #3
 800cf3e:	4607      	mov	r7, r0
 800cf40:	460e      	mov	r6, r1
 800cf42:	d007      	beq.n	800cf54 <__pow5mult+0x20>
 800cf44:	4c25      	ldr	r4, [pc, #148]	@ (800cfdc <__pow5mult+0xa8>)
 800cf46:	3a01      	subs	r2, #1
 800cf48:	2300      	movs	r3, #0
 800cf4a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cf4e:	f7ff fe55 	bl	800cbfc <__multadd>
 800cf52:	4606      	mov	r6, r0
 800cf54:	10ad      	asrs	r5, r5, #2
 800cf56:	d03d      	beq.n	800cfd4 <__pow5mult+0xa0>
 800cf58:	69fc      	ldr	r4, [r7, #28]
 800cf5a:	b97c      	cbnz	r4, 800cf7c <__pow5mult+0x48>
 800cf5c:	2010      	movs	r0, #16
 800cf5e:	f7fd fd47 	bl	800a9f0 <malloc>
 800cf62:	4602      	mov	r2, r0
 800cf64:	61f8      	str	r0, [r7, #28]
 800cf66:	b928      	cbnz	r0, 800cf74 <__pow5mult+0x40>
 800cf68:	4b1d      	ldr	r3, [pc, #116]	@ (800cfe0 <__pow5mult+0xac>)
 800cf6a:	481e      	ldr	r0, [pc, #120]	@ (800cfe4 <__pow5mult+0xb0>)
 800cf6c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cf70:	f7fd fd20 	bl	800a9b4 <__assert_func>
 800cf74:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cf78:	6004      	str	r4, [r0, #0]
 800cf7a:	60c4      	str	r4, [r0, #12]
 800cf7c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800cf80:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cf84:	b94c      	cbnz	r4, 800cf9a <__pow5mult+0x66>
 800cf86:	f240 2171 	movw	r1, #625	@ 0x271
 800cf8a:	4638      	mov	r0, r7
 800cf8c:	f7ff ff12 	bl	800cdb4 <__i2b>
 800cf90:	2300      	movs	r3, #0
 800cf92:	f8c8 0008 	str.w	r0, [r8, #8]
 800cf96:	4604      	mov	r4, r0
 800cf98:	6003      	str	r3, [r0, #0]
 800cf9a:	f04f 0900 	mov.w	r9, #0
 800cf9e:	07eb      	lsls	r3, r5, #31
 800cfa0:	d50a      	bpl.n	800cfb8 <__pow5mult+0x84>
 800cfa2:	4631      	mov	r1, r6
 800cfa4:	4622      	mov	r2, r4
 800cfa6:	4638      	mov	r0, r7
 800cfa8:	f7ff ff1a 	bl	800cde0 <__multiply>
 800cfac:	4631      	mov	r1, r6
 800cfae:	4680      	mov	r8, r0
 800cfb0:	4638      	mov	r0, r7
 800cfb2:	f7ff fe01 	bl	800cbb8 <_Bfree>
 800cfb6:	4646      	mov	r6, r8
 800cfb8:	106d      	asrs	r5, r5, #1
 800cfba:	d00b      	beq.n	800cfd4 <__pow5mult+0xa0>
 800cfbc:	6820      	ldr	r0, [r4, #0]
 800cfbe:	b938      	cbnz	r0, 800cfd0 <__pow5mult+0x9c>
 800cfc0:	4622      	mov	r2, r4
 800cfc2:	4621      	mov	r1, r4
 800cfc4:	4638      	mov	r0, r7
 800cfc6:	f7ff ff0b 	bl	800cde0 <__multiply>
 800cfca:	6020      	str	r0, [r4, #0]
 800cfcc:	f8c0 9000 	str.w	r9, [r0]
 800cfd0:	4604      	mov	r4, r0
 800cfd2:	e7e4      	b.n	800cf9e <__pow5mult+0x6a>
 800cfd4:	4630      	mov	r0, r6
 800cfd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cfda:	bf00      	nop
 800cfdc:	0800f410 	.word	0x0800f410
 800cfe0:	0800f336 	.word	0x0800f336
 800cfe4:	0800f3b6 	.word	0x0800f3b6

0800cfe8 <__lshift>:
 800cfe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cfec:	460c      	mov	r4, r1
 800cfee:	6849      	ldr	r1, [r1, #4]
 800cff0:	6923      	ldr	r3, [r4, #16]
 800cff2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cff6:	68a3      	ldr	r3, [r4, #8]
 800cff8:	4607      	mov	r7, r0
 800cffa:	4691      	mov	r9, r2
 800cffc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d000:	f108 0601 	add.w	r6, r8, #1
 800d004:	42b3      	cmp	r3, r6
 800d006:	db0b      	blt.n	800d020 <__lshift+0x38>
 800d008:	4638      	mov	r0, r7
 800d00a:	f7ff fd95 	bl	800cb38 <_Balloc>
 800d00e:	4605      	mov	r5, r0
 800d010:	b948      	cbnz	r0, 800d026 <__lshift+0x3e>
 800d012:	4602      	mov	r2, r0
 800d014:	4b28      	ldr	r3, [pc, #160]	@ (800d0b8 <__lshift+0xd0>)
 800d016:	4829      	ldr	r0, [pc, #164]	@ (800d0bc <__lshift+0xd4>)
 800d018:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d01c:	f7fd fcca 	bl	800a9b4 <__assert_func>
 800d020:	3101      	adds	r1, #1
 800d022:	005b      	lsls	r3, r3, #1
 800d024:	e7ee      	b.n	800d004 <__lshift+0x1c>
 800d026:	2300      	movs	r3, #0
 800d028:	f100 0114 	add.w	r1, r0, #20
 800d02c:	f100 0210 	add.w	r2, r0, #16
 800d030:	4618      	mov	r0, r3
 800d032:	4553      	cmp	r3, sl
 800d034:	db33      	blt.n	800d09e <__lshift+0xb6>
 800d036:	6920      	ldr	r0, [r4, #16]
 800d038:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d03c:	f104 0314 	add.w	r3, r4, #20
 800d040:	f019 091f 	ands.w	r9, r9, #31
 800d044:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d048:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d04c:	d02b      	beq.n	800d0a6 <__lshift+0xbe>
 800d04e:	f1c9 0e20 	rsb	lr, r9, #32
 800d052:	468a      	mov	sl, r1
 800d054:	2200      	movs	r2, #0
 800d056:	6818      	ldr	r0, [r3, #0]
 800d058:	fa00 f009 	lsl.w	r0, r0, r9
 800d05c:	4310      	orrs	r0, r2
 800d05e:	f84a 0b04 	str.w	r0, [sl], #4
 800d062:	f853 2b04 	ldr.w	r2, [r3], #4
 800d066:	459c      	cmp	ip, r3
 800d068:	fa22 f20e 	lsr.w	r2, r2, lr
 800d06c:	d8f3      	bhi.n	800d056 <__lshift+0x6e>
 800d06e:	ebac 0304 	sub.w	r3, ip, r4
 800d072:	3b15      	subs	r3, #21
 800d074:	f023 0303 	bic.w	r3, r3, #3
 800d078:	3304      	adds	r3, #4
 800d07a:	f104 0015 	add.w	r0, r4, #21
 800d07e:	4584      	cmp	ip, r0
 800d080:	bf38      	it	cc
 800d082:	2304      	movcc	r3, #4
 800d084:	50ca      	str	r2, [r1, r3]
 800d086:	b10a      	cbz	r2, 800d08c <__lshift+0xa4>
 800d088:	f108 0602 	add.w	r6, r8, #2
 800d08c:	3e01      	subs	r6, #1
 800d08e:	4638      	mov	r0, r7
 800d090:	612e      	str	r6, [r5, #16]
 800d092:	4621      	mov	r1, r4
 800d094:	f7ff fd90 	bl	800cbb8 <_Bfree>
 800d098:	4628      	mov	r0, r5
 800d09a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d09e:	f842 0f04 	str.w	r0, [r2, #4]!
 800d0a2:	3301      	adds	r3, #1
 800d0a4:	e7c5      	b.n	800d032 <__lshift+0x4a>
 800d0a6:	3904      	subs	r1, #4
 800d0a8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0ac:	f841 2f04 	str.w	r2, [r1, #4]!
 800d0b0:	459c      	cmp	ip, r3
 800d0b2:	d8f9      	bhi.n	800d0a8 <__lshift+0xc0>
 800d0b4:	e7ea      	b.n	800d08c <__lshift+0xa4>
 800d0b6:	bf00      	nop
 800d0b8:	0800f3a5 	.word	0x0800f3a5
 800d0bc:	0800f3b6 	.word	0x0800f3b6

0800d0c0 <__mcmp>:
 800d0c0:	690a      	ldr	r2, [r1, #16]
 800d0c2:	4603      	mov	r3, r0
 800d0c4:	6900      	ldr	r0, [r0, #16]
 800d0c6:	1a80      	subs	r0, r0, r2
 800d0c8:	b530      	push	{r4, r5, lr}
 800d0ca:	d10e      	bne.n	800d0ea <__mcmp+0x2a>
 800d0cc:	3314      	adds	r3, #20
 800d0ce:	3114      	adds	r1, #20
 800d0d0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d0d4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d0d8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d0dc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d0e0:	4295      	cmp	r5, r2
 800d0e2:	d003      	beq.n	800d0ec <__mcmp+0x2c>
 800d0e4:	d205      	bcs.n	800d0f2 <__mcmp+0x32>
 800d0e6:	f04f 30ff 	mov.w	r0, #4294967295
 800d0ea:	bd30      	pop	{r4, r5, pc}
 800d0ec:	42a3      	cmp	r3, r4
 800d0ee:	d3f3      	bcc.n	800d0d8 <__mcmp+0x18>
 800d0f0:	e7fb      	b.n	800d0ea <__mcmp+0x2a>
 800d0f2:	2001      	movs	r0, #1
 800d0f4:	e7f9      	b.n	800d0ea <__mcmp+0x2a>
	...

0800d0f8 <__mdiff>:
 800d0f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0fc:	4689      	mov	r9, r1
 800d0fe:	4606      	mov	r6, r0
 800d100:	4611      	mov	r1, r2
 800d102:	4648      	mov	r0, r9
 800d104:	4614      	mov	r4, r2
 800d106:	f7ff ffdb 	bl	800d0c0 <__mcmp>
 800d10a:	1e05      	subs	r5, r0, #0
 800d10c:	d112      	bne.n	800d134 <__mdiff+0x3c>
 800d10e:	4629      	mov	r1, r5
 800d110:	4630      	mov	r0, r6
 800d112:	f7ff fd11 	bl	800cb38 <_Balloc>
 800d116:	4602      	mov	r2, r0
 800d118:	b928      	cbnz	r0, 800d126 <__mdiff+0x2e>
 800d11a:	4b3f      	ldr	r3, [pc, #252]	@ (800d218 <__mdiff+0x120>)
 800d11c:	f240 2137 	movw	r1, #567	@ 0x237
 800d120:	483e      	ldr	r0, [pc, #248]	@ (800d21c <__mdiff+0x124>)
 800d122:	f7fd fc47 	bl	800a9b4 <__assert_func>
 800d126:	2301      	movs	r3, #1
 800d128:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d12c:	4610      	mov	r0, r2
 800d12e:	b003      	add	sp, #12
 800d130:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d134:	bfbc      	itt	lt
 800d136:	464b      	movlt	r3, r9
 800d138:	46a1      	movlt	r9, r4
 800d13a:	4630      	mov	r0, r6
 800d13c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d140:	bfba      	itte	lt
 800d142:	461c      	movlt	r4, r3
 800d144:	2501      	movlt	r5, #1
 800d146:	2500      	movge	r5, #0
 800d148:	f7ff fcf6 	bl	800cb38 <_Balloc>
 800d14c:	4602      	mov	r2, r0
 800d14e:	b918      	cbnz	r0, 800d158 <__mdiff+0x60>
 800d150:	4b31      	ldr	r3, [pc, #196]	@ (800d218 <__mdiff+0x120>)
 800d152:	f240 2145 	movw	r1, #581	@ 0x245
 800d156:	e7e3      	b.n	800d120 <__mdiff+0x28>
 800d158:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d15c:	6926      	ldr	r6, [r4, #16]
 800d15e:	60c5      	str	r5, [r0, #12]
 800d160:	f109 0310 	add.w	r3, r9, #16
 800d164:	f109 0514 	add.w	r5, r9, #20
 800d168:	f104 0e14 	add.w	lr, r4, #20
 800d16c:	f100 0b14 	add.w	fp, r0, #20
 800d170:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d174:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d178:	9301      	str	r3, [sp, #4]
 800d17a:	46d9      	mov	r9, fp
 800d17c:	f04f 0c00 	mov.w	ip, #0
 800d180:	9b01      	ldr	r3, [sp, #4]
 800d182:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d186:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d18a:	9301      	str	r3, [sp, #4]
 800d18c:	fa1f f38a 	uxth.w	r3, sl
 800d190:	4619      	mov	r1, r3
 800d192:	b283      	uxth	r3, r0
 800d194:	1acb      	subs	r3, r1, r3
 800d196:	0c00      	lsrs	r0, r0, #16
 800d198:	4463      	add	r3, ip
 800d19a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d19e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d1a2:	b29b      	uxth	r3, r3
 800d1a4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d1a8:	4576      	cmp	r6, lr
 800d1aa:	f849 3b04 	str.w	r3, [r9], #4
 800d1ae:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d1b2:	d8e5      	bhi.n	800d180 <__mdiff+0x88>
 800d1b4:	1b33      	subs	r3, r6, r4
 800d1b6:	3b15      	subs	r3, #21
 800d1b8:	f023 0303 	bic.w	r3, r3, #3
 800d1bc:	3415      	adds	r4, #21
 800d1be:	3304      	adds	r3, #4
 800d1c0:	42a6      	cmp	r6, r4
 800d1c2:	bf38      	it	cc
 800d1c4:	2304      	movcc	r3, #4
 800d1c6:	441d      	add	r5, r3
 800d1c8:	445b      	add	r3, fp
 800d1ca:	461e      	mov	r6, r3
 800d1cc:	462c      	mov	r4, r5
 800d1ce:	4544      	cmp	r4, r8
 800d1d0:	d30e      	bcc.n	800d1f0 <__mdiff+0xf8>
 800d1d2:	f108 0103 	add.w	r1, r8, #3
 800d1d6:	1b49      	subs	r1, r1, r5
 800d1d8:	f021 0103 	bic.w	r1, r1, #3
 800d1dc:	3d03      	subs	r5, #3
 800d1de:	45a8      	cmp	r8, r5
 800d1e0:	bf38      	it	cc
 800d1e2:	2100      	movcc	r1, #0
 800d1e4:	440b      	add	r3, r1
 800d1e6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d1ea:	b191      	cbz	r1, 800d212 <__mdiff+0x11a>
 800d1ec:	6117      	str	r7, [r2, #16]
 800d1ee:	e79d      	b.n	800d12c <__mdiff+0x34>
 800d1f0:	f854 1b04 	ldr.w	r1, [r4], #4
 800d1f4:	46e6      	mov	lr, ip
 800d1f6:	0c08      	lsrs	r0, r1, #16
 800d1f8:	fa1c fc81 	uxtah	ip, ip, r1
 800d1fc:	4471      	add	r1, lr
 800d1fe:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d202:	b289      	uxth	r1, r1
 800d204:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d208:	f846 1b04 	str.w	r1, [r6], #4
 800d20c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d210:	e7dd      	b.n	800d1ce <__mdiff+0xd6>
 800d212:	3f01      	subs	r7, #1
 800d214:	e7e7      	b.n	800d1e6 <__mdiff+0xee>
 800d216:	bf00      	nop
 800d218:	0800f3a5 	.word	0x0800f3a5
 800d21c:	0800f3b6 	.word	0x0800f3b6

0800d220 <__ulp>:
 800d220:	b082      	sub	sp, #8
 800d222:	ed8d 0b00 	vstr	d0, [sp]
 800d226:	9a01      	ldr	r2, [sp, #4]
 800d228:	4b0f      	ldr	r3, [pc, #60]	@ (800d268 <__ulp+0x48>)
 800d22a:	4013      	ands	r3, r2
 800d22c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d230:	2b00      	cmp	r3, #0
 800d232:	dc08      	bgt.n	800d246 <__ulp+0x26>
 800d234:	425b      	negs	r3, r3
 800d236:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d23a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d23e:	da04      	bge.n	800d24a <__ulp+0x2a>
 800d240:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d244:	4113      	asrs	r3, r2
 800d246:	2200      	movs	r2, #0
 800d248:	e008      	b.n	800d25c <__ulp+0x3c>
 800d24a:	f1a2 0314 	sub.w	r3, r2, #20
 800d24e:	2b1e      	cmp	r3, #30
 800d250:	bfda      	itte	le
 800d252:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d256:	40da      	lsrle	r2, r3
 800d258:	2201      	movgt	r2, #1
 800d25a:	2300      	movs	r3, #0
 800d25c:	4619      	mov	r1, r3
 800d25e:	4610      	mov	r0, r2
 800d260:	ec41 0b10 	vmov	d0, r0, r1
 800d264:	b002      	add	sp, #8
 800d266:	4770      	bx	lr
 800d268:	7ff00000 	.word	0x7ff00000

0800d26c <__b2d>:
 800d26c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d270:	6906      	ldr	r6, [r0, #16]
 800d272:	f100 0814 	add.w	r8, r0, #20
 800d276:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d27a:	1f37      	subs	r7, r6, #4
 800d27c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d280:	4610      	mov	r0, r2
 800d282:	f7ff fd4b 	bl	800cd1c <__hi0bits>
 800d286:	f1c0 0320 	rsb	r3, r0, #32
 800d28a:	280a      	cmp	r0, #10
 800d28c:	600b      	str	r3, [r1, #0]
 800d28e:	491b      	ldr	r1, [pc, #108]	@ (800d2fc <__b2d+0x90>)
 800d290:	dc15      	bgt.n	800d2be <__b2d+0x52>
 800d292:	f1c0 0c0b 	rsb	ip, r0, #11
 800d296:	fa22 f30c 	lsr.w	r3, r2, ip
 800d29a:	45b8      	cmp	r8, r7
 800d29c:	ea43 0501 	orr.w	r5, r3, r1
 800d2a0:	bf34      	ite	cc
 800d2a2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d2a6:	2300      	movcs	r3, #0
 800d2a8:	3015      	adds	r0, #21
 800d2aa:	fa02 f000 	lsl.w	r0, r2, r0
 800d2ae:	fa23 f30c 	lsr.w	r3, r3, ip
 800d2b2:	4303      	orrs	r3, r0
 800d2b4:	461c      	mov	r4, r3
 800d2b6:	ec45 4b10 	vmov	d0, r4, r5
 800d2ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2be:	45b8      	cmp	r8, r7
 800d2c0:	bf3a      	itte	cc
 800d2c2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d2c6:	f1a6 0708 	subcc.w	r7, r6, #8
 800d2ca:	2300      	movcs	r3, #0
 800d2cc:	380b      	subs	r0, #11
 800d2ce:	d012      	beq.n	800d2f6 <__b2d+0x8a>
 800d2d0:	f1c0 0120 	rsb	r1, r0, #32
 800d2d4:	fa23 f401 	lsr.w	r4, r3, r1
 800d2d8:	4082      	lsls	r2, r0
 800d2da:	4322      	orrs	r2, r4
 800d2dc:	4547      	cmp	r7, r8
 800d2de:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d2e2:	bf8c      	ite	hi
 800d2e4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d2e8:	2200      	movls	r2, #0
 800d2ea:	4083      	lsls	r3, r0
 800d2ec:	40ca      	lsrs	r2, r1
 800d2ee:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d2f2:	4313      	orrs	r3, r2
 800d2f4:	e7de      	b.n	800d2b4 <__b2d+0x48>
 800d2f6:	ea42 0501 	orr.w	r5, r2, r1
 800d2fa:	e7db      	b.n	800d2b4 <__b2d+0x48>
 800d2fc:	3ff00000 	.word	0x3ff00000

0800d300 <__d2b>:
 800d300:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d304:	460f      	mov	r7, r1
 800d306:	2101      	movs	r1, #1
 800d308:	ec59 8b10 	vmov	r8, r9, d0
 800d30c:	4616      	mov	r6, r2
 800d30e:	f7ff fc13 	bl	800cb38 <_Balloc>
 800d312:	4604      	mov	r4, r0
 800d314:	b930      	cbnz	r0, 800d324 <__d2b+0x24>
 800d316:	4602      	mov	r2, r0
 800d318:	4b23      	ldr	r3, [pc, #140]	@ (800d3a8 <__d2b+0xa8>)
 800d31a:	4824      	ldr	r0, [pc, #144]	@ (800d3ac <__d2b+0xac>)
 800d31c:	f240 310f 	movw	r1, #783	@ 0x30f
 800d320:	f7fd fb48 	bl	800a9b4 <__assert_func>
 800d324:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d328:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d32c:	b10d      	cbz	r5, 800d332 <__d2b+0x32>
 800d32e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d332:	9301      	str	r3, [sp, #4]
 800d334:	f1b8 0300 	subs.w	r3, r8, #0
 800d338:	d023      	beq.n	800d382 <__d2b+0x82>
 800d33a:	4668      	mov	r0, sp
 800d33c:	9300      	str	r3, [sp, #0]
 800d33e:	f7ff fd0c 	bl	800cd5a <__lo0bits>
 800d342:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d346:	b1d0      	cbz	r0, 800d37e <__d2b+0x7e>
 800d348:	f1c0 0320 	rsb	r3, r0, #32
 800d34c:	fa02 f303 	lsl.w	r3, r2, r3
 800d350:	430b      	orrs	r3, r1
 800d352:	40c2      	lsrs	r2, r0
 800d354:	6163      	str	r3, [r4, #20]
 800d356:	9201      	str	r2, [sp, #4]
 800d358:	9b01      	ldr	r3, [sp, #4]
 800d35a:	61a3      	str	r3, [r4, #24]
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	bf0c      	ite	eq
 800d360:	2201      	moveq	r2, #1
 800d362:	2202      	movne	r2, #2
 800d364:	6122      	str	r2, [r4, #16]
 800d366:	b1a5      	cbz	r5, 800d392 <__d2b+0x92>
 800d368:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d36c:	4405      	add	r5, r0
 800d36e:	603d      	str	r5, [r7, #0]
 800d370:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d374:	6030      	str	r0, [r6, #0]
 800d376:	4620      	mov	r0, r4
 800d378:	b003      	add	sp, #12
 800d37a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d37e:	6161      	str	r1, [r4, #20]
 800d380:	e7ea      	b.n	800d358 <__d2b+0x58>
 800d382:	a801      	add	r0, sp, #4
 800d384:	f7ff fce9 	bl	800cd5a <__lo0bits>
 800d388:	9b01      	ldr	r3, [sp, #4]
 800d38a:	6163      	str	r3, [r4, #20]
 800d38c:	3020      	adds	r0, #32
 800d38e:	2201      	movs	r2, #1
 800d390:	e7e8      	b.n	800d364 <__d2b+0x64>
 800d392:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d396:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d39a:	6038      	str	r0, [r7, #0]
 800d39c:	6918      	ldr	r0, [r3, #16]
 800d39e:	f7ff fcbd 	bl	800cd1c <__hi0bits>
 800d3a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d3a6:	e7e5      	b.n	800d374 <__d2b+0x74>
 800d3a8:	0800f3a5 	.word	0x0800f3a5
 800d3ac:	0800f3b6 	.word	0x0800f3b6

0800d3b0 <__ratio>:
 800d3b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3b4:	4688      	mov	r8, r1
 800d3b6:	4669      	mov	r1, sp
 800d3b8:	4681      	mov	r9, r0
 800d3ba:	f7ff ff57 	bl	800d26c <__b2d>
 800d3be:	a901      	add	r1, sp, #4
 800d3c0:	4640      	mov	r0, r8
 800d3c2:	ec55 4b10 	vmov	r4, r5, d0
 800d3c6:	f7ff ff51 	bl	800d26c <__b2d>
 800d3ca:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800d3ce:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800d3d2:	1ad2      	subs	r2, r2, r3
 800d3d4:	e9dd 3100 	ldrd	r3, r1, [sp]
 800d3d8:	1a5b      	subs	r3, r3, r1
 800d3da:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800d3de:	ec57 6b10 	vmov	r6, r7, d0
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	bfd6      	itet	le
 800d3e6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d3ea:	462a      	movgt	r2, r5
 800d3ec:	463a      	movle	r2, r7
 800d3ee:	46ab      	mov	fp, r5
 800d3f0:	46a2      	mov	sl, r4
 800d3f2:	bfce      	itee	gt
 800d3f4:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800d3f8:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800d3fc:	ee00 3a90 	vmovle	s1, r3
 800d400:	ec4b ab17 	vmov	d7, sl, fp
 800d404:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800d408:	b003      	add	sp, #12
 800d40a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d40e <__copybits>:
 800d40e:	3901      	subs	r1, #1
 800d410:	b570      	push	{r4, r5, r6, lr}
 800d412:	1149      	asrs	r1, r1, #5
 800d414:	6914      	ldr	r4, [r2, #16]
 800d416:	3101      	adds	r1, #1
 800d418:	f102 0314 	add.w	r3, r2, #20
 800d41c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d420:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d424:	1f05      	subs	r5, r0, #4
 800d426:	42a3      	cmp	r3, r4
 800d428:	d30c      	bcc.n	800d444 <__copybits+0x36>
 800d42a:	1aa3      	subs	r3, r4, r2
 800d42c:	3b11      	subs	r3, #17
 800d42e:	f023 0303 	bic.w	r3, r3, #3
 800d432:	3211      	adds	r2, #17
 800d434:	42a2      	cmp	r2, r4
 800d436:	bf88      	it	hi
 800d438:	2300      	movhi	r3, #0
 800d43a:	4418      	add	r0, r3
 800d43c:	2300      	movs	r3, #0
 800d43e:	4288      	cmp	r0, r1
 800d440:	d305      	bcc.n	800d44e <__copybits+0x40>
 800d442:	bd70      	pop	{r4, r5, r6, pc}
 800d444:	f853 6b04 	ldr.w	r6, [r3], #4
 800d448:	f845 6f04 	str.w	r6, [r5, #4]!
 800d44c:	e7eb      	b.n	800d426 <__copybits+0x18>
 800d44e:	f840 3b04 	str.w	r3, [r0], #4
 800d452:	e7f4      	b.n	800d43e <__copybits+0x30>

0800d454 <__any_on>:
 800d454:	f100 0214 	add.w	r2, r0, #20
 800d458:	6900      	ldr	r0, [r0, #16]
 800d45a:	114b      	asrs	r3, r1, #5
 800d45c:	4298      	cmp	r0, r3
 800d45e:	b510      	push	{r4, lr}
 800d460:	db11      	blt.n	800d486 <__any_on+0x32>
 800d462:	dd0a      	ble.n	800d47a <__any_on+0x26>
 800d464:	f011 011f 	ands.w	r1, r1, #31
 800d468:	d007      	beq.n	800d47a <__any_on+0x26>
 800d46a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d46e:	fa24 f001 	lsr.w	r0, r4, r1
 800d472:	fa00 f101 	lsl.w	r1, r0, r1
 800d476:	428c      	cmp	r4, r1
 800d478:	d10b      	bne.n	800d492 <__any_on+0x3e>
 800d47a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d47e:	4293      	cmp	r3, r2
 800d480:	d803      	bhi.n	800d48a <__any_on+0x36>
 800d482:	2000      	movs	r0, #0
 800d484:	bd10      	pop	{r4, pc}
 800d486:	4603      	mov	r3, r0
 800d488:	e7f7      	b.n	800d47a <__any_on+0x26>
 800d48a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d48e:	2900      	cmp	r1, #0
 800d490:	d0f5      	beq.n	800d47e <__any_on+0x2a>
 800d492:	2001      	movs	r0, #1
 800d494:	e7f6      	b.n	800d484 <__any_on+0x30>

0800d496 <sulp>:
 800d496:	b570      	push	{r4, r5, r6, lr}
 800d498:	4604      	mov	r4, r0
 800d49a:	460d      	mov	r5, r1
 800d49c:	4616      	mov	r6, r2
 800d49e:	ec45 4b10 	vmov	d0, r4, r5
 800d4a2:	f7ff febd 	bl	800d220 <__ulp>
 800d4a6:	b17e      	cbz	r6, 800d4c8 <sulp+0x32>
 800d4a8:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d4ac:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	dd09      	ble.n	800d4c8 <sulp+0x32>
 800d4b4:	051b      	lsls	r3, r3, #20
 800d4b6:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800d4ba:	2000      	movs	r0, #0
 800d4bc:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800d4c0:	ec41 0b17 	vmov	d7, r0, r1
 800d4c4:	ee20 0b07 	vmul.f64	d0, d0, d7
 800d4c8:	bd70      	pop	{r4, r5, r6, pc}
 800d4ca:	0000      	movs	r0, r0
 800d4cc:	0000      	movs	r0, r0
	...

0800d4d0 <_strtod_l>:
 800d4d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4d4:	ed2d 8b0a 	vpush	{d8-d12}
 800d4d8:	b097      	sub	sp, #92	@ 0x5c
 800d4da:	4688      	mov	r8, r1
 800d4dc:	920e      	str	r2, [sp, #56]	@ 0x38
 800d4de:	2200      	movs	r2, #0
 800d4e0:	9212      	str	r2, [sp, #72]	@ 0x48
 800d4e2:	9005      	str	r0, [sp, #20]
 800d4e4:	f04f 0a00 	mov.w	sl, #0
 800d4e8:	f04f 0b00 	mov.w	fp, #0
 800d4ec:	460a      	mov	r2, r1
 800d4ee:	9211      	str	r2, [sp, #68]	@ 0x44
 800d4f0:	7811      	ldrb	r1, [r2, #0]
 800d4f2:	292b      	cmp	r1, #43	@ 0x2b
 800d4f4:	d04c      	beq.n	800d590 <_strtod_l+0xc0>
 800d4f6:	d839      	bhi.n	800d56c <_strtod_l+0x9c>
 800d4f8:	290d      	cmp	r1, #13
 800d4fa:	d833      	bhi.n	800d564 <_strtod_l+0x94>
 800d4fc:	2908      	cmp	r1, #8
 800d4fe:	d833      	bhi.n	800d568 <_strtod_l+0x98>
 800d500:	2900      	cmp	r1, #0
 800d502:	d03c      	beq.n	800d57e <_strtod_l+0xae>
 800d504:	2200      	movs	r2, #0
 800d506:	9208      	str	r2, [sp, #32]
 800d508:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800d50a:	782a      	ldrb	r2, [r5, #0]
 800d50c:	2a30      	cmp	r2, #48	@ 0x30
 800d50e:	f040 80b5 	bne.w	800d67c <_strtod_l+0x1ac>
 800d512:	786a      	ldrb	r2, [r5, #1]
 800d514:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d518:	2a58      	cmp	r2, #88	@ 0x58
 800d51a:	d170      	bne.n	800d5fe <_strtod_l+0x12e>
 800d51c:	9302      	str	r3, [sp, #8]
 800d51e:	9b08      	ldr	r3, [sp, #32]
 800d520:	9301      	str	r3, [sp, #4]
 800d522:	ab12      	add	r3, sp, #72	@ 0x48
 800d524:	9300      	str	r3, [sp, #0]
 800d526:	4a8b      	ldr	r2, [pc, #556]	@ (800d754 <_strtod_l+0x284>)
 800d528:	9805      	ldr	r0, [sp, #20]
 800d52a:	ab13      	add	r3, sp, #76	@ 0x4c
 800d52c:	a911      	add	r1, sp, #68	@ 0x44
 800d52e:	f001 fa63 	bl	800e9f8 <__gethex>
 800d532:	f010 060f 	ands.w	r6, r0, #15
 800d536:	4604      	mov	r4, r0
 800d538:	d005      	beq.n	800d546 <_strtod_l+0x76>
 800d53a:	2e06      	cmp	r6, #6
 800d53c:	d12a      	bne.n	800d594 <_strtod_l+0xc4>
 800d53e:	3501      	adds	r5, #1
 800d540:	2300      	movs	r3, #0
 800d542:	9511      	str	r5, [sp, #68]	@ 0x44
 800d544:	9308      	str	r3, [sp, #32]
 800d546:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d548:	2b00      	cmp	r3, #0
 800d54a:	f040 852f 	bne.w	800dfac <_strtod_l+0xadc>
 800d54e:	9b08      	ldr	r3, [sp, #32]
 800d550:	ec4b ab10 	vmov	d0, sl, fp
 800d554:	b1cb      	cbz	r3, 800d58a <_strtod_l+0xba>
 800d556:	eeb1 0b40 	vneg.f64	d0, d0
 800d55a:	b017      	add	sp, #92	@ 0x5c
 800d55c:	ecbd 8b0a 	vpop	{d8-d12}
 800d560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d564:	2920      	cmp	r1, #32
 800d566:	d1cd      	bne.n	800d504 <_strtod_l+0x34>
 800d568:	3201      	adds	r2, #1
 800d56a:	e7c0      	b.n	800d4ee <_strtod_l+0x1e>
 800d56c:	292d      	cmp	r1, #45	@ 0x2d
 800d56e:	d1c9      	bne.n	800d504 <_strtod_l+0x34>
 800d570:	2101      	movs	r1, #1
 800d572:	9108      	str	r1, [sp, #32]
 800d574:	1c51      	adds	r1, r2, #1
 800d576:	9111      	str	r1, [sp, #68]	@ 0x44
 800d578:	7852      	ldrb	r2, [r2, #1]
 800d57a:	2a00      	cmp	r2, #0
 800d57c:	d1c4      	bne.n	800d508 <_strtod_l+0x38>
 800d57e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d580:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800d584:	2b00      	cmp	r3, #0
 800d586:	f040 850f 	bne.w	800dfa8 <_strtod_l+0xad8>
 800d58a:	ec4b ab10 	vmov	d0, sl, fp
 800d58e:	e7e4      	b.n	800d55a <_strtod_l+0x8a>
 800d590:	2100      	movs	r1, #0
 800d592:	e7ee      	b.n	800d572 <_strtod_l+0xa2>
 800d594:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d596:	b13a      	cbz	r2, 800d5a8 <_strtod_l+0xd8>
 800d598:	2135      	movs	r1, #53	@ 0x35
 800d59a:	a814      	add	r0, sp, #80	@ 0x50
 800d59c:	f7ff ff37 	bl	800d40e <__copybits>
 800d5a0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d5a2:	9805      	ldr	r0, [sp, #20]
 800d5a4:	f7ff fb08 	bl	800cbb8 <_Bfree>
 800d5a8:	1e73      	subs	r3, r6, #1
 800d5aa:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d5ac:	2b04      	cmp	r3, #4
 800d5ae:	d806      	bhi.n	800d5be <_strtod_l+0xee>
 800d5b0:	e8df f003 	tbb	[pc, r3]
 800d5b4:	201d0314 	.word	0x201d0314
 800d5b8:	14          	.byte	0x14
 800d5b9:	00          	.byte	0x00
 800d5ba:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800d5be:	05e3      	lsls	r3, r4, #23
 800d5c0:	bf48      	it	mi
 800d5c2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800d5c6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d5ca:	0d1b      	lsrs	r3, r3, #20
 800d5cc:	051b      	lsls	r3, r3, #20
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d1b9      	bne.n	800d546 <_strtod_l+0x76>
 800d5d2:	f7fe fc45 	bl	800be60 <__errno>
 800d5d6:	2322      	movs	r3, #34	@ 0x22
 800d5d8:	6003      	str	r3, [r0, #0]
 800d5da:	e7b4      	b.n	800d546 <_strtod_l+0x76>
 800d5dc:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800d5e0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d5e4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800d5e8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d5ec:	e7e7      	b.n	800d5be <_strtod_l+0xee>
 800d5ee:	f8df b16c 	ldr.w	fp, [pc, #364]	@ 800d75c <_strtod_l+0x28c>
 800d5f2:	e7e4      	b.n	800d5be <_strtod_l+0xee>
 800d5f4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800d5f8:	f04f 3aff 	mov.w	sl, #4294967295
 800d5fc:	e7df      	b.n	800d5be <_strtod_l+0xee>
 800d5fe:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d600:	1c5a      	adds	r2, r3, #1
 800d602:	9211      	str	r2, [sp, #68]	@ 0x44
 800d604:	785b      	ldrb	r3, [r3, #1]
 800d606:	2b30      	cmp	r3, #48	@ 0x30
 800d608:	d0f9      	beq.n	800d5fe <_strtod_l+0x12e>
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	d09b      	beq.n	800d546 <_strtod_l+0x76>
 800d60e:	2301      	movs	r3, #1
 800d610:	2600      	movs	r6, #0
 800d612:	9307      	str	r3, [sp, #28]
 800d614:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d616:	930a      	str	r3, [sp, #40]	@ 0x28
 800d618:	46b1      	mov	r9, r6
 800d61a:	4635      	mov	r5, r6
 800d61c:	220a      	movs	r2, #10
 800d61e:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800d620:	7804      	ldrb	r4, [r0, #0]
 800d622:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800d626:	b2d9      	uxtb	r1, r3
 800d628:	2909      	cmp	r1, #9
 800d62a:	d929      	bls.n	800d680 <_strtod_l+0x1b0>
 800d62c:	494a      	ldr	r1, [pc, #296]	@ (800d758 <_strtod_l+0x288>)
 800d62e:	2201      	movs	r2, #1
 800d630:	f001 f928 	bl	800e884 <strncmp>
 800d634:	b378      	cbz	r0, 800d696 <_strtod_l+0x1c6>
 800d636:	2000      	movs	r0, #0
 800d638:	4622      	mov	r2, r4
 800d63a:	462b      	mov	r3, r5
 800d63c:	4607      	mov	r7, r0
 800d63e:	9006      	str	r0, [sp, #24]
 800d640:	2a65      	cmp	r2, #101	@ 0x65
 800d642:	d001      	beq.n	800d648 <_strtod_l+0x178>
 800d644:	2a45      	cmp	r2, #69	@ 0x45
 800d646:	d117      	bne.n	800d678 <_strtod_l+0x1a8>
 800d648:	b91b      	cbnz	r3, 800d652 <_strtod_l+0x182>
 800d64a:	9b07      	ldr	r3, [sp, #28]
 800d64c:	4303      	orrs	r3, r0
 800d64e:	d096      	beq.n	800d57e <_strtod_l+0xae>
 800d650:	2300      	movs	r3, #0
 800d652:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800d656:	f108 0201 	add.w	r2, r8, #1
 800d65a:	9211      	str	r2, [sp, #68]	@ 0x44
 800d65c:	f898 2001 	ldrb.w	r2, [r8, #1]
 800d660:	2a2b      	cmp	r2, #43	@ 0x2b
 800d662:	d06b      	beq.n	800d73c <_strtod_l+0x26c>
 800d664:	2a2d      	cmp	r2, #45	@ 0x2d
 800d666:	d071      	beq.n	800d74c <_strtod_l+0x27c>
 800d668:	f04f 0e00 	mov.w	lr, #0
 800d66c:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800d670:	2c09      	cmp	r4, #9
 800d672:	d979      	bls.n	800d768 <_strtod_l+0x298>
 800d674:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800d678:	2400      	movs	r4, #0
 800d67a:	e094      	b.n	800d7a6 <_strtod_l+0x2d6>
 800d67c:	2300      	movs	r3, #0
 800d67e:	e7c7      	b.n	800d610 <_strtod_l+0x140>
 800d680:	2d08      	cmp	r5, #8
 800d682:	f100 0001 	add.w	r0, r0, #1
 800d686:	bfd4      	ite	le
 800d688:	fb02 3909 	mlale	r9, r2, r9, r3
 800d68c:	fb02 3606 	mlagt	r6, r2, r6, r3
 800d690:	3501      	adds	r5, #1
 800d692:	9011      	str	r0, [sp, #68]	@ 0x44
 800d694:	e7c3      	b.n	800d61e <_strtod_l+0x14e>
 800d696:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d698:	1c5a      	adds	r2, r3, #1
 800d69a:	9211      	str	r2, [sp, #68]	@ 0x44
 800d69c:	785a      	ldrb	r2, [r3, #1]
 800d69e:	b375      	cbz	r5, 800d6fe <_strtod_l+0x22e>
 800d6a0:	4607      	mov	r7, r0
 800d6a2:	462b      	mov	r3, r5
 800d6a4:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800d6a8:	2909      	cmp	r1, #9
 800d6aa:	d913      	bls.n	800d6d4 <_strtod_l+0x204>
 800d6ac:	2101      	movs	r1, #1
 800d6ae:	9106      	str	r1, [sp, #24]
 800d6b0:	e7c6      	b.n	800d640 <_strtod_l+0x170>
 800d6b2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d6b4:	1c5a      	adds	r2, r3, #1
 800d6b6:	9211      	str	r2, [sp, #68]	@ 0x44
 800d6b8:	785a      	ldrb	r2, [r3, #1]
 800d6ba:	3001      	adds	r0, #1
 800d6bc:	2a30      	cmp	r2, #48	@ 0x30
 800d6be:	d0f8      	beq.n	800d6b2 <_strtod_l+0x1e2>
 800d6c0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800d6c4:	2b08      	cmp	r3, #8
 800d6c6:	f200 8476 	bhi.w	800dfb6 <_strtod_l+0xae6>
 800d6ca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d6cc:	930a      	str	r3, [sp, #40]	@ 0x28
 800d6ce:	4607      	mov	r7, r0
 800d6d0:	2000      	movs	r0, #0
 800d6d2:	4603      	mov	r3, r0
 800d6d4:	3a30      	subs	r2, #48	@ 0x30
 800d6d6:	f100 0101 	add.w	r1, r0, #1
 800d6da:	d023      	beq.n	800d724 <_strtod_l+0x254>
 800d6dc:	440f      	add	r7, r1
 800d6de:	eb00 0c03 	add.w	ip, r0, r3
 800d6e2:	4619      	mov	r1, r3
 800d6e4:	240a      	movs	r4, #10
 800d6e6:	4561      	cmp	r1, ip
 800d6e8:	d10b      	bne.n	800d702 <_strtod_l+0x232>
 800d6ea:	1c5c      	adds	r4, r3, #1
 800d6ec:	4403      	add	r3, r0
 800d6ee:	2b08      	cmp	r3, #8
 800d6f0:	4404      	add	r4, r0
 800d6f2:	dc11      	bgt.n	800d718 <_strtod_l+0x248>
 800d6f4:	230a      	movs	r3, #10
 800d6f6:	fb03 2909 	mla	r9, r3, r9, r2
 800d6fa:	2100      	movs	r1, #0
 800d6fc:	e013      	b.n	800d726 <_strtod_l+0x256>
 800d6fe:	4628      	mov	r0, r5
 800d700:	e7dc      	b.n	800d6bc <_strtod_l+0x1ec>
 800d702:	2908      	cmp	r1, #8
 800d704:	f101 0101 	add.w	r1, r1, #1
 800d708:	dc02      	bgt.n	800d710 <_strtod_l+0x240>
 800d70a:	fb04 f909 	mul.w	r9, r4, r9
 800d70e:	e7ea      	b.n	800d6e6 <_strtod_l+0x216>
 800d710:	2910      	cmp	r1, #16
 800d712:	bfd8      	it	le
 800d714:	4366      	mulle	r6, r4
 800d716:	e7e6      	b.n	800d6e6 <_strtod_l+0x216>
 800d718:	2b0f      	cmp	r3, #15
 800d71a:	dcee      	bgt.n	800d6fa <_strtod_l+0x22a>
 800d71c:	230a      	movs	r3, #10
 800d71e:	fb03 2606 	mla	r6, r3, r6, r2
 800d722:	e7ea      	b.n	800d6fa <_strtod_l+0x22a>
 800d724:	461c      	mov	r4, r3
 800d726:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d728:	1c5a      	adds	r2, r3, #1
 800d72a:	9211      	str	r2, [sp, #68]	@ 0x44
 800d72c:	785a      	ldrb	r2, [r3, #1]
 800d72e:	4608      	mov	r0, r1
 800d730:	4623      	mov	r3, r4
 800d732:	e7b7      	b.n	800d6a4 <_strtod_l+0x1d4>
 800d734:	2301      	movs	r3, #1
 800d736:	2700      	movs	r7, #0
 800d738:	9306      	str	r3, [sp, #24]
 800d73a:	e786      	b.n	800d64a <_strtod_l+0x17a>
 800d73c:	f04f 0e00 	mov.w	lr, #0
 800d740:	f108 0202 	add.w	r2, r8, #2
 800d744:	9211      	str	r2, [sp, #68]	@ 0x44
 800d746:	f898 2002 	ldrb.w	r2, [r8, #2]
 800d74a:	e78f      	b.n	800d66c <_strtod_l+0x19c>
 800d74c:	f04f 0e01 	mov.w	lr, #1
 800d750:	e7f6      	b.n	800d740 <_strtod_l+0x270>
 800d752:	bf00      	nop
 800d754:	0800f528 	.word	0x0800f528
 800d758:	0800f510 	.word	0x0800f510
 800d75c:	7ff00000 	.word	0x7ff00000
 800d760:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d762:	1c54      	adds	r4, r2, #1
 800d764:	9411      	str	r4, [sp, #68]	@ 0x44
 800d766:	7852      	ldrb	r2, [r2, #1]
 800d768:	2a30      	cmp	r2, #48	@ 0x30
 800d76a:	d0f9      	beq.n	800d760 <_strtod_l+0x290>
 800d76c:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800d770:	2c08      	cmp	r4, #8
 800d772:	d881      	bhi.n	800d678 <_strtod_l+0x1a8>
 800d774:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800d778:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d77a:	9209      	str	r2, [sp, #36]	@ 0x24
 800d77c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d77e:	1c51      	adds	r1, r2, #1
 800d780:	9111      	str	r1, [sp, #68]	@ 0x44
 800d782:	7852      	ldrb	r2, [r2, #1]
 800d784:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800d788:	2c09      	cmp	r4, #9
 800d78a:	d938      	bls.n	800d7fe <_strtod_l+0x32e>
 800d78c:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800d78e:	1b0c      	subs	r4, r1, r4
 800d790:	2c08      	cmp	r4, #8
 800d792:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800d796:	dc02      	bgt.n	800d79e <_strtod_l+0x2ce>
 800d798:	4564      	cmp	r4, ip
 800d79a:	bfa8      	it	ge
 800d79c:	4664      	movge	r4, ip
 800d79e:	f1be 0f00 	cmp.w	lr, #0
 800d7a2:	d000      	beq.n	800d7a6 <_strtod_l+0x2d6>
 800d7a4:	4264      	negs	r4, r4
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d14e      	bne.n	800d848 <_strtod_l+0x378>
 800d7aa:	9b07      	ldr	r3, [sp, #28]
 800d7ac:	4318      	orrs	r0, r3
 800d7ae:	f47f aeca 	bne.w	800d546 <_strtod_l+0x76>
 800d7b2:	9b06      	ldr	r3, [sp, #24]
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	f47f aee2 	bne.w	800d57e <_strtod_l+0xae>
 800d7ba:	2a69      	cmp	r2, #105	@ 0x69
 800d7bc:	d027      	beq.n	800d80e <_strtod_l+0x33e>
 800d7be:	dc24      	bgt.n	800d80a <_strtod_l+0x33a>
 800d7c0:	2a49      	cmp	r2, #73	@ 0x49
 800d7c2:	d024      	beq.n	800d80e <_strtod_l+0x33e>
 800d7c4:	2a4e      	cmp	r2, #78	@ 0x4e
 800d7c6:	f47f aeda 	bne.w	800d57e <_strtod_l+0xae>
 800d7ca:	4997      	ldr	r1, [pc, #604]	@ (800da28 <_strtod_l+0x558>)
 800d7cc:	a811      	add	r0, sp, #68	@ 0x44
 800d7ce:	f001 fb35 	bl	800ee3c <__match>
 800d7d2:	2800      	cmp	r0, #0
 800d7d4:	f43f aed3 	beq.w	800d57e <_strtod_l+0xae>
 800d7d8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d7da:	781b      	ldrb	r3, [r3, #0]
 800d7dc:	2b28      	cmp	r3, #40	@ 0x28
 800d7de:	d12d      	bne.n	800d83c <_strtod_l+0x36c>
 800d7e0:	4992      	ldr	r1, [pc, #584]	@ (800da2c <_strtod_l+0x55c>)
 800d7e2:	aa14      	add	r2, sp, #80	@ 0x50
 800d7e4:	a811      	add	r0, sp, #68	@ 0x44
 800d7e6:	f001 fb3d 	bl	800ee64 <__hexnan>
 800d7ea:	2805      	cmp	r0, #5
 800d7ec:	d126      	bne.n	800d83c <_strtod_l+0x36c>
 800d7ee:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d7f0:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800d7f4:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800d7f8:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800d7fc:	e6a3      	b.n	800d546 <_strtod_l+0x76>
 800d7fe:	240a      	movs	r4, #10
 800d800:	fb04 2c0c 	mla	ip, r4, ip, r2
 800d804:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800d808:	e7b8      	b.n	800d77c <_strtod_l+0x2ac>
 800d80a:	2a6e      	cmp	r2, #110	@ 0x6e
 800d80c:	e7db      	b.n	800d7c6 <_strtod_l+0x2f6>
 800d80e:	4988      	ldr	r1, [pc, #544]	@ (800da30 <_strtod_l+0x560>)
 800d810:	a811      	add	r0, sp, #68	@ 0x44
 800d812:	f001 fb13 	bl	800ee3c <__match>
 800d816:	2800      	cmp	r0, #0
 800d818:	f43f aeb1 	beq.w	800d57e <_strtod_l+0xae>
 800d81c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d81e:	4985      	ldr	r1, [pc, #532]	@ (800da34 <_strtod_l+0x564>)
 800d820:	3b01      	subs	r3, #1
 800d822:	a811      	add	r0, sp, #68	@ 0x44
 800d824:	9311      	str	r3, [sp, #68]	@ 0x44
 800d826:	f001 fb09 	bl	800ee3c <__match>
 800d82a:	b910      	cbnz	r0, 800d832 <_strtod_l+0x362>
 800d82c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d82e:	3301      	adds	r3, #1
 800d830:	9311      	str	r3, [sp, #68]	@ 0x44
 800d832:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800da48 <_strtod_l+0x578>
 800d836:	f04f 0a00 	mov.w	sl, #0
 800d83a:	e684      	b.n	800d546 <_strtod_l+0x76>
 800d83c:	487e      	ldr	r0, [pc, #504]	@ (800da38 <_strtod_l+0x568>)
 800d83e:	f001 f857 	bl	800e8f0 <nan>
 800d842:	ec5b ab10 	vmov	sl, fp, d0
 800d846:	e67e      	b.n	800d546 <_strtod_l+0x76>
 800d848:	ee07 9a90 	vmov	s15, r9
 800d84c:	1be2      	subs	r2, r4, r7
 800d84e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800d852:	2d00      	cmp	r5, #0
 800d854:	bf08      	it	eq
 800d856:	461d      	moveq	r5, r3
 800d858:	2b10      	cmp	r3, #16
 800d85a:	9209      	str	r2, [sp, #36]	@ 0x24
 800d85c:	461a      	mov	r2, r3
 800d85e:	bfa8      	it	ge
 800d860:	2210      	movge	r2, #16
 800d862:	2b09      	cmp	r3, #9
 800d864:	ec5b ab17 	vmov	sl, fp, d7
 800d868:	dc15      	bgt.n	800d896 <_strtod_l+0x3c6>
 800d86a:	1be1      	subs	r1, r4, r7
 800d86c:	2900      	cmp	r1, #0
 800d86e:	f43f ae6a 	beq.w	800d546 <_strtod_l+0x76>
 800d872:	eba4 0107 	sub.w	r1, r4, r7
 800d876:	dd72      	ble.n	800d95e <_strtod_l+0x48e>
 800d878:	2916      	cmp	r1, #22
 800d87a:	dc59      	bgt.n	800d930 <_strtod_l+0x460>
 800d87c:	4b6f      	ldr	r3, [pc, #444]	@ (800da3c <_strtod_l+0x56c>)
 800d87e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d880:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d884:	ed93 7b00 	vldr	d7, [r3]
 800d888:	ec4b ab16 	vmov	d6, sl, fp
 800d88c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d890:	ec5b ab17 	vmov	sl, fp, d7
 800d894:	e657      	b.n	800d546 <_strtod_l+0x76>
 800d896:	4969      	ldr	r1, [pc, #420]	@ (800da3c <_strtod_l+0x56c>)
 800d898:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800d89c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800d8a0:	ee06 6a90 	vmov	s13, r6
 800d8a4:	2b0f      	cmp	r3, #15
 800d8a6:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800d8aa:	eea7 6b05 	vfma.f64	d6, d7, d5
 800d8ae:	ec5b ab16 	vmov	sl, fp, d6
 800d8b2:	ddda      	ble.n	800d86a <_strtod_l+0x39a>
 800d8b4:	1a9a      	subs	r2, r3, r2
 800d8b6:	1be1      	subs	r1, r4, r7
 800d8b8:	440a      	add	r2, r1
 800d8ba:	2a00      	cmp	r2, #0
 800d8bc:	f340 8094 	ble.w	800d9e8 <_strtod_l+0x518>
 800d8c0:	f012 000f 	ands.w	r0, r2, #15
 800d8c4:	d00a      	beq.n	800d8dc <_strtod_l+0x40c>
 800d8c6:	495d      	ldr	r1, [pc, #372]	@ (800da3c <_strtod_l+0x56c>)
 800d8c8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800d8cc:	ed91 7b00 	vldr	d7, [r1]
 800d8d0:	ec4b ab16 	vmov	d6, sl, fp
 800d8d4:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d8d8:	ec5b ab17 	vmov	sl, fp, d7
 800d8dc:	f032 020f 	bics.w	r2, r2, #15
 800d8e0:	d073      	beq.n	800d9ca <_strtod_l+0x4fa>
 800d8e2:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800d8e6:	dd47      	ble.n	800d978 <_strtod_l+0x4a8>
 800d8e8:	2400      	movs	r4, #0
 800d8ea:	4625      	mov	r5, r4
 800d8ec:	9407      	str	r4, [sp, #28]
 800d8ee:	4626      	mov	r6, r4
 800d8f0:	9a05      	ldr	r2, [sp, #20]
 800d8f2:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800da48 <_strtod_l+0x578>
 800d8f6:	2322      	movs	r3, #34	@ 0x22
 800d8f8:	6013      	str	r3, [r2, #0]
 800d8fa:	f04f 0a00 	mov.w	sl, #0
 800d8fe:	9b07      	ldr	r3, [sp, #28]
 800d900:	2b00      	cmp	r3, #0
 800d902:	f43f ae20 	beq.w	800d546 <_strtod_l+0x76>
 800d906:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800d908:	9805      	ldr	r0, [sp, #20]
 800d90a:	f7ff f955 	bl	800cbb8 <_Bfree>
 800d90e:	9805      	ldr	r0, [sp, #20]
 800d910:	4631      	mov	r1, r6
 800d912:	f7ff f951 	bl	800cbb8 <_Bfree>
 800d916:	9805      	ldr	r0, [sp, #20]
 800d918:	4629      	mov	r1, r5
 800d91a:	f7ff f94d 	bl	800cbb8 <_Bfree>
 800d91e:	9907      	ldr	r1, [sp, #28]
 800d920:	9805      	ldr	r0, [sp, #20]
 800d922:	f7ff f949 	bl	800cbb8 <_Bfree>
 800d926:	9805      	ldr	r0, [sp, #20]
 800d928:	4621      	mov	r1, r4
 800d92a:	f7ff f945 	bl	800cbb8 <_Bfree>
 800d92e:	e60a      	b.n	800d546 <_strtod_l+0x76>
 800d930:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800d934:	1be0      	subs	r0, r4, r7
 800d936:	4281      	cmp	r1, r0
 800d938:	dbbc      	blt.n	800d8b4 <_strtod_l+0x3e4>
 800d93a:	4a40      	ldr	r2, [pc, #256]	@ (800da3c <_strtod_l+0x56c>)
 800d93c:	f1c3 030f 	rsb	r3, r3, #15
 800d940:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800d944:	ed91 7b00 	vldr	d7, [r1]
 800d948:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d94a:	ec4b ab16 	vmov	d6, sl, fp
 800d94e:	1acb      	subs	r3, r1, r3
 800d950:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800d954:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d958:	ed92 6b00 	vldr	d6, [r2]
 800d95c:	e796      	b.n	800d88c <_strtod_l+0x3bc>
 800d95e:	3116      	adds	r1, #22
 800d960:	dba8      	blt.n	800d8b4 <_strtod_l+0x3e4>
 800d962:	4b36      	ldr	r3, [pc, #216]	@ (800da3c <_strtod_l+0x56c>)
 800d964:	1b3c      	subs	r4, r7, r4
 800d966:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800d96a:	ed94 7b00 	vldr	d7, [r4]
 800d96e:	ec4b ab16 	vmov	d6, sl, fp
 800d972:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800d976:	e78b      	b.n	800d890 <_strtod_l+0x3c0>
 800d978:	2000      	movs	r0, #0
 800d97a:	ec4b ab17 	vmov	d7, sl, fp
 800d97e:	4e30      	ldr	r6, [pc, #192]	@ (800da40 <_strtod_l+0x570>)
 800d980:	1112      	asrs	r2, r2, #4
 800d982:	4601      	mov	r1, r0
 800d984:	2a01      	cmp	r2, #1
 800d986:	dc23      	bgt.n	800d9d0 <_strtod_l+0x500>
 800d988:	b108      	cbz	r0, 800d98e <_strtod_l+0x4be>
 800d98a:	ec5b ab17 	vmov	sl, fp, d7
 800d98e:	4a2c      	ldr	r2, [pc, #176]	@ (800da40 <_strtod_l+0x570>)
 800d990:	482c      	ldr	r0, [pc, #176]	@ (800da44 <_strtod_l+0x574>)
 800d992:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800d996:	ed92 7b00 	vldr	d7, [r2]
 800d99a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800d99e:	ec4b ab16 	vmov	d6, sl, fp
 800d9a2:	4a29      	ldr	r2, [pc, #164]	@ (800da48 <_strtod_l+0x578>)
 800d9a4:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d9a8:	ee17 1a90 	vmov	r1, s15
 800d9ac:	400a      	ands	r2, r1
 800d9ae:	4282      	cmp	r2, r0
 800d9b0:	ec5b ab17 	vmov	sl, fp, d7
 800d9b4:	d898      	bhi.n	800d8e8 <_strtod_l+0x418>
 800d9b6:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800d9ba:	4282      	cmp	r2, r0
 800d9bc:	bf86      	itte	hi
 800d9be:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800da4c <_strtod_l+0x57c>
 800d9c2:	f04f 3aff 	movhi.w	sl, #4294967295
 800d9c6:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800d9ca:	2200      	movs	r2, #0
 800d9cc:	9206      	str	r2, [sp, #24]
 800d9ce:	e076      	b.n	800dabe <_strtod_l+0x5ee>
 800d9d0:	f012 0f01 	tst.w	r2, #1
 800d9d4:	d004      	beq.n	800d9e0 <_strtod_l+0x510>
 800d9d6:	ed96 6b00 	vldr	d6, [r6]
 800d9da:	2001      	movs	r0, #1
 800d9dc:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d9e0:	3101      	adds	r1, #1
 800d9e2:	1052      	asrs	r2, r2, #1
 800d9e4:	3608      	adds	r6, #8
 800d9e6:	e7cd      	b.n	800d984 <_strtod_l+0x4b4>
 800d9e8:	d0ef      	beq.n	800d9ca <_strtod_l+0x4fa>
 800d9ea:	4252      	negs	r2, r2
 800d9ec:	f012 000f 	ands.w	r0, r2, #15
 800d9f0:	d00a      	beq.n	800da08 <_strtod_l+0x538>
 800d9f2:	4912      	ldr	r1, [pc, #72]	@ (800da3c <_strtod_l+0x56c>)
 800d9f4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800d9f8:	ed91 7b00 	vldr	d7, [r1]
 800d9fc:	ec4b ab16 	vmov	d6, sl, fp
 800da00:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800da04:	ec5b ab17 	vmov	sl, fp, d7
 800da08:	1112      	asrs	r2, r2, #4
 800da0a:	d0de      	beq.n	800d9ca <_strtod_l+0x4fa>
 800da0c:	2a1f      	cmp	r2, #31
 800da0e:	dd1f      	ble.n	800da50 <_strtod_l+0x580>
 800da10:	2400      	movs	r4, #0
 800da12:	4625      	mov	r5, r4
 800da14:	9407      	str	r4, [sp, #28]
 800da16:	4626      	mov	r6, r4
 800da18:	9a05      	ldr	r2, [sp, #20]
 800da1a:	2322      	movs	r3, #34	@ 0x22
 800da1c:	f04f 0a00 	mov.w	sl, #0
 800da20:	f04f 0b00 	mov.w	fp, #0
 800da24:	6013      	str	r3, [r2, #0]
 800da26:	e76a      	b.n	800d8fe <_strtod_l+0x42e>
 800da28:	0800f2fd 	.word	0x0800f2fd
 800da2c:	0800f514 	.word	0x0800f514
 800da30:	0800f2f5 	.word	0x0800f2f5
 800da34:	0800f32c 	.word	0x0800f32c
 800da38:	0800f2ef 	.word	0x0800f2ef
 800da3c:	0800f448 	.word	0x0800f448
 800da40:	0800f420 	.word	0x0800f420
 800da44:	7ca00000 	.word	0x7ca00000
 800da48:	7ff00000 	.word	0x7ff00000
 800da4c:	7fefffff 	.word	0x7fefffff
 800da50:	f012 0110 	ands.w	r1, r2, #16
 800da54:	bf18      	it	ne
 800da56:	216a      	movne	r1, #106	@ 0x6a
 800da58:	9106      	str	r1, [sp, #24]
 800da5a:	ec4b ab17 	vmov	d7, sl, fp
 800da5e:	49b0      	ldr	r1, [pc, #704]	@ (800dd20 <_strtod_l+0x850>)
 800da60:	2000      	movs	r0, #0
 800da62:	07d6      	lsls	r6, r2, #31
 800da64:	d504      	bpl.n	800da70 <_strtod_l+0x5a0>
 800da66:	ed91 6b00 	vldr	d6, [r1]
 800da6a:	2001      	movs	r0, #1
 800da6c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800da70:	1052      	asrs	r2, r2, #1
 800da72:	f101 0108 	add.w	r1, r1, #8
 800da76:	d1f4      	bne.n	800da62 <_strtod_l+0x592>
 800da78:	b108      	cbz	r0, 800da7e <_strtod_l+0x5ae>
 800da7a:	ec5b ab17 	vmov	sl, fp, d7
 800da7e:	9a06      	ldr	r2, [sp, #24]
 800da80:	b1b2      	cbz	r2, 800dab0 <_strtod_l+0x5e0>
 800da82:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800da86:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800da8a:	2a00      	cmp	r2, #0
 800da8c:	4658      	mov	r0, fp
 800da8e:	dd0f      	ble.n	800dab0 <_strtod_l+0x5e0>
 800da90:	2a1f      	cmp	r2, #31
 800da92:	dd55      	ble.n	800db40 <_strtod_l+0x670>
 800da94:	2a34      	cmp	r2, #52	@ 0x34
 800da96:	bfde      	ittt	le
 800da98:	f04f 32ff 	movle.w	r2, #4294967295
 800da9c:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800daa0:	408a      	lslle	r2, r1
 800daa2:	f04f 0a00 	mov.w	sl, #0
 800daa6:	bfcc      	ite	gt
 800daa8:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800daac:	ea02 0b00 	andle.w	fp, r2, r0
 800dab0:	ec4b ab17 	vmov	d7, sl, fp
 800dab4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800dab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dabc:	d0a8      	beq.n	800da10 <_strtod_l+0x540>
 800dabe:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800dac0:	9805      	ldr	r0, [sp, #20]
 800dac2:	f8cd 9000 	str.w	r9, [sp]
 800dac6:	462a      	mov	r2, r5
 800dac8:	f7ff f8de 	bl	800cc88 <__s2b>
 800dacc:	9007      	str	r0, [sp, #28]
 800dace:	2800      	cmp	r0, #0
 800dad0:	f43f af0a 	beq.w	800d8e8 <_strtod_l+0x418>
 800dad4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dad6:	1b3f      	subs	r7, r7, r4
 800dad8:	2b00      	cmp	r3, #0
 800dada:	bfb4      	ite	lt
 800dadc:	463b      	movlt	r3, r7
 800dade:	2300      	movge	r3, #0
 800dae0:	930a      	str	r3, [sp, #40]	@ 0x28
 800dae2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dae4:	ed9f bb8a 	vldr	d11, [pc, #552]	@ 800dd10 <_strtod_l+0x840>
 800dae8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800daec:	2400      	movs	r4, #0
 800daee:	930d      	str	r3, [sp, #52]	@ 0x34
 800daf0:	4625      	mov	r5, r4
 800daf2:	9b07      	ldr	r3, [sp, #28]
 800daf4:	9805      	ldr	r0, [sp, #20]
 800daf6:	6859      	ldr	r1, [r3, #4]
 800daf8:	f7ff f81e 	bl	800cb38 <_Balloc>
 800dafc:	4606      	mov	r6, r0
 800dafe:	2800      	cmp	r0, #0
 800db00:	f43f aef6 	beq.w	800d8f0 <_strtod_l+0x420>
 800db04:	9b07      	ldr	r3, [sp, #28]
 800db06:	691a      	ldr	r2, [r3, #16]
 800db08:	ec4b ab19 	vmov	d9, sl, fp
 800db0c:	3202      	adds	r2, #2
 800db0e:	f103 010c 	add.w	r1, r3, #12
 800db12:	0092      	lsls	r2, r2, #2
 800db14:	300c      	adds	r0, #12
 800db16:	f7fe f9d0 	bl	800beba <memcpy>
 800db1a:	eeb0 0b49 	vmov.f64	d0, d9
 800db1e:	9805      	ldr	r0, [sp, #20]
 800db20:	aa14      	add	r2, sp, #80	@ 0x50
 800db22:	a913      	add	r1, sp, #76	@ 0x4c
 800db24:	f7ff fbec 	bl	800d300 <__d2b>
 800db28:	9012      	str	r0, [sp, #72]	@ 0x48
 800db2a:	2800      	cmp	r0, #0
 800db2c:	f43f aee0 	beq.w	800d8f0 <_strtod_l+0x420>
 800db30:	9805      	ldr	r0, [sp, #20]
 800db32:	2101      	movs	r1, #1
 800db34:	f7ff f93e 	bl	800cdb4 <__i2b>
 800db38:	4605      	mov	r5, r0
 800db3a:	b940      	cbnz	r0, 800db4e <_strtod_l+0x67e>
 800db3c:	2500      	movs	r5, #0
 800db3e:	e6d7      	b.n	800d8f0 <_strtod_l+0x420>
 800db40:	f04f 31ff 	mov.w	r1, #4294967295
 800db44:	fa01 f202 	lsl.w	r2, r1, r2
 800db48:	ea02 0a0a 	and.w	sl, r2, sl
 800db4c:	e7b0      	b.n	800dab0 <_strtod_l+0x5e0>
 800db4e:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800db50:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800db52:	2f00      	cmp	r7, #0
 800db54:	bfab      	itete	ge
 800db56:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800db58:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800db5a:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800db5e:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800db62:	bfac      	ite	ge
 800db64:	eb07 0903 	addge.w	r9, r7, r3
 800db68:	eba3 0807 	sublt.w	r8, r3, r7
 800db6c:	9b06      	ldr	r3, [sp, #24]
 800db6e:	1aff      	subs	r7, r7, r3
 800db70:	4417      	add	r7, r2
 800db72:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800db76:	4a6b      	ldr	r2, [pc, #428]	@ (800dd24 <_strtod_l+0x854>)
 800db78:	3f01      	subs	r7, #1
 800db7a:	4297      	cmp	r7, r2
 800db7c:	da51      	bge.n	800dc22 <_strtod_l+0x752>
 800db7e:	1bd1      	subs	r1, r2, r7
 800db80:	291f      	cmp	r1, #31
 800db82:	eba3 0301 	sub.w	r3, r3, r1
 800db86:	f04f 0201 	mov.w	r2, #1
 800db8a:	dc3e      	bgt.n	800dc0a <_strtod_l+0x73a>
 800db8c:	408a      	lsls	r2, r1
 800db8e:	920c      	str	r2, [sp, #48]	@ 0x30
 800db90:	2200      	movs	r2, #0
 800db92:	920b      	str	r2, [sp, #44]	@ 0x2c
 800db94:	eb09 0703 	add.w	r7, r9, r3
 800db98:	4498      	add	r8, r3
 800db9a:	9b06      	ldr	r3, [sp, #24]
 800db9c:	45b9      	cmp	r9, r7
 800db9e:	4498      	add	r8, r3
 800dba0:	464b      	mov	r3, r9
 800dba2:	bfa8      	it	ge
 800dba4:	463b      	movge	r3, r7
 800dba6:	4543      	cmp	r3, r8
 800dba8:	bfa8      	it	ge
 800dbaa:	4643      	movge	r3, r8
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	bfc2      	ittt	gt
 800dbb0:	1aff      	subgt	r7, r7, r3
 800dbb2:	eba8 0803 	subgt.w	r8, r8, r3
 800dbb6:	eba9 0903 	subgt.w	r9, r9, r3
 800dbba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	dd16      	ble.n	800dbee <_strtod_l+0x71e>
 800dbc0:	4629      	mov	r1, r5
 800dbc2:	9805      	ldr	r0, [sp, #20]
 800dbc4:	461a      	mov	r2, r3
 800dbc6:	f7ff f9b5 	bl	800cf34 <__pow5mult>
 800dbca:	4605      	mov	r5, r0
 800dbcc:	2800      	cmp	r0, #0
 800dbce:	d0b5      	beq.n	800db3c <_strtod_l+0x66c>
 800dbd0:	4601      	mov	r1, r0
 800dbd2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800dbd4:	9805      	ldr	r0, [sp, #20]
 800dbd6:	f7ff f903 	bl	800cde0 <__multiply>
 800dbda:	900f      	str	r0, [sp, #60]	@ 0x3c
 800dbdc:	2800      	cmp	r0, #0
 800dbde:	f43f ae87 	beq.w	800d8f0 <_strtod_l+0x420>
 800dbe2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800dbe4:	9805      	ldr	r0, [sp, #20]
 800dbe6:	f7fe ffe7 	bl	800cbb8 <_Bfree>
 800dbea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dbec:	9312      	str	r3, [sp, #72]	@ 0x48
 800dbee:	2f00      	cmp	r7, #0
 800dbf0:	dc1b      	bgt.n	800dc2a <_strtod_l+0x75a>
 800dbf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	dd21      	ble.n	800dc3c <_strtod_l+0x76c>
 800dbf8:	4631      	mov	r1, r6
 800dbfa:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800dbfc:	9805      	ldr	r0, [sp, #20]
 800dbfe:	f7ff f999 	bl	800cf34 <__pow5mult>
 800dc02:	4606      	mov	r6, r0
 800dc04:	b9d0      	cbnz	r0, 800dc3c <_strtod_l+0x76c>
 800dc06:	2600      	movs	r6, #0
 800dc08:	e672      	b.n	800d8f0 <_strtod_l+0x420>
 800dc0a:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800dc0e:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800dc12:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800dc16:	37e2      	adds	r7, #226	@ 0xe2
 800dc18:	fa02 f107 	lsl.w	r1, r2, r7
 800dc1c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800dc1e:	920c      	str	r2, [sp, #48]	@ 0x30
 800dc20:	e7b8      	b.n	800db94 <_strtod_l+0x6c4>
 800dc22:	2200      	movs	r2, #0
 800dc24:	920b      	str	r2, [sp, #44]	@ 0x2c
 800dc26:	2201      	movs	r2, #1
 800dc28:	e7f9      	b.n	800dc1e <_strtod_l+0x74e>
 800dc2a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800dc2c:	9805      	ldr	r0, [sp, #20]
 800dc2e:	463a      	mov	r2, r7
 800dc30:	f7ff f9da 	bl	800cfe8 <__lshift>
 800dc34:	9012      	str	r0, [sp, #72]	@ 0x48
 800dc36:	2800      	cmp	r0, #0
 800dc38:	d1db      	bne.n	800dbf2 <_strtod_l+0x722>
 800dc3a:	e659      	b.n	800d8f0 <_strtod_l+0x420>
 800dc3c:	f1b8 0f00 	cmp.w	r8, #0
 800dc40:	dd07      	ble.n	800dc52 <_strtod_l+0x782>
 800dc42:	4631      	mov	r1, r6
 800dc44:	9805      	ldr	r0, [sp, #20]
 800dc46:	4642      	mov	r2, r8
 800dc48:	f7ff f9ce 	bl	800cfe8 <__lshift>
 800dc4c:	4606      	mov	r6, r0
 800dc4e:	2800      	cmp	r0, #0
 800dc50:	d0d9      	beq.n	800dc06 <_strtod_l+0x736>
 800dc52:	f1b9 0f00 	cmp.w	r9, #0
 800dc56:	dd08      	ble.n	800dc6a <_strtod_l+0x79a>
 800dc58:	4629      	mov	r1, r5
 800dc5a:	9805      	ldr	r0, [sp, #20]
 800dc5c:	464a      	mov	r2, r9
 800dc5e:	f7ff f9c3 	bl	800cfe8 <__lshift>
 800dc62:	4605      	mov	r5, r0
 800dc64:	2800      	cmp	r0, #0
 800dc66:	f43f ae43 	beq.w	800d8f0 <_strtod_l+0x420>
 800dc6a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800dc6c:	9805      	ldr	r0, [sp, #20]
 800dc6e:	4632      	mov	r2, r6
 800dc70:	f7ff fa42 	bl	800d0f8 <__mdiff>
 800dc74:	4604      	mov	r4, r0
 800dc76:	2800      	cmp	r0, #0
 800dc78:	f43f ae3a 	beq.w	800d8f0 <_strtod_l+0x420>
 800dc7c:	2300      	movs	r3, #0
 800dc7e:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800dc82:	60c3      	str	r3, [r0, #12]
 800dc84:	4629      	mov	r1, r5
 800dc86:	f7ff fa1b 	bl	800d0c0 <__mcmp>
 800dc8a:	2800      	cmp	r0, #0
 800dc8c:	da4e      	bge.n	800dd2c <_strtod_l+0x85c>
 800dc8e:	ea58 080a 	orrs.w	r8, r8, sl
 800dc92:	d174      	bne.n	800dd7e <_strtod_l+0x8ae>
 800dc94:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d170      	bne.n	800dd7e <_strtod_l+0x8ae>
 800dc9c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dca0:	0d1b      	lsrs	r3, r3, #20
 800dca2:	051b      	lsls	r3, r3, #20
 800dca4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800dca8:	d969      	bls.n	800dd7e <_strtod_l+0x8ae>
 800dcaa:	6963      	ldr	r3, [r4, #20]
 800dcac:	b913      	cbnz	r3, 800dcb4 <_strtod_l+0x7e4>
 800dcae:	6923      	ldr	r3, [r4, #16]
 800dcb0:	2b01      	cmp	r3, #1
 800dcb2:	dd64      	ble.n	800dd7e <_strtod_l+0x8ae>
 800dcb4:	4621      	mov	r1, r4
 800dcb6:	2201      	movs	r2, #1
 800dcb8:	9805      	ldr	r0, [sp, #20]
 800dcba:	f7ff f995 	bl	800cfe8 <__lshift>
 800dcbe:	4629      	mov	r1, r5
 800dcc0:	4604      	mov	r4, r0
 800dcc2:	f7ff f9fd 	bl	800d0c0 <__mcmp>
 800dcc6:	2800      	cmp	r0, #0
 800dcc8:	dd59      	ble.n	800dd7e <_strtod_l+0x8ae>
 800dcca:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dcce:	9a06      	ldr	r2, [sp, #24]
 800dcd0:	0d1b      	lsrs	r3, r3, #20
 800dcd2:	051b      	lsls	r3, r3, #20
 800dcd4:	2a00      	cmp	r2, #0
 800dcd6:	d070      	beq.n	800ddba <_strtod_l+0x8ea>
 800dcd8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800dcdc:	d86d      	bhi.n	800ddba <_strtod_l+0x8ea>
 800dcde:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800dce2:	f67f ae99 	bls.w	800da18 <_strtod_l+0x548>
 800dce6:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 800dd18 <_strtod_l+0x848>
 800dcea:	ec4b ab16 	vmov	d6, sl, fp
 800dcee:	4b0e      	ldr	r3, [pc, #56]	@ (800dd28 <_strtod_l+0x858>)
 800dcf0:	ee26 7b07 	vmul.f64	d7, d6, d7
 800dcf4:	ee17 2a90 	vmov	r2, s15
 800dcf8:	4013      	ands	r3, r2
 800dcfa:	ec5b ab17 	vmov	sl, fp, d7
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	f47f ae01 	bne.w	800d906 <_strtod_l+0x436>
 800dd04:	9a05      	ldr	r2, [sp, #20]
 800dd06:	2322      	movs	r3, #34	@ 0x22
 800dd08:	6013      	str	r3, [r2, #0]
 800dd0a:	e5fc      	b.n	800d906 <_strtod_l+0x436>
 800dd0c:	f3af 8000 	nop.w
 800dd10:	ffc00000 	.word	0xffc00000
 800dd14:	41dfffff 	.word	0x41dfffff
 800dd18:	00000000 	.word	0x00000000
 800dd1c:	39500000 	.word	0x39500000
 800dd20:	0800f540 	.word	0x0800f540
 800dd24:	fffffc02 	.word	0xfffffc02
 800dd28:	7ff00000 	.word	0x7ff00000
 800dd2c:	46d9      	mov	r9, fp
 800dd2e:	d15d      	bne.n	800ddec <_strtod_l+0x91c>
 800dd30:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dd34:	f1b8 0f00 	cmp.w	r8, #0
 800dd38:	d02a      	beq.n	800dd90 <_strtod_l+0x8c0>
 800dd3a:	4aab      	ldr	r2, [pc, #684]	@ (800dfe8 <_strtod_l+0xb18>)
 800dd3c:	4293      	cmp	r3, r2
 800dd3e:	d12a      	bne.n	800dd96 <_strtod_l+0x8c6>
 800dd40:	9b06      	ldr	r3, [sp, #24]
 800dd42:	4652      	mov	r2, sl
 800dd44:	b1fb      	cbz	r3, 800dd86 <_strtod_l+0x8b6>
 800dd46:	4ba9      	ldr	r3, [pc, #676]	@ (800dfec <_strtod_l+0xb1c>)
 800dd48:	ea0b 0303 	and.w	r3, fp, r3
 800dd4c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800dd50:	f04f 31ff 	mov.w	r1, #4294967295
 800dd54:	d81a      	bhi.n	800dd8c <_strtod_l+0x8bc>
 800dd56:	0d1b      	lsrs	r3, r3, #20
 800dd58:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800dd5c:	fa01 f303 	lsl.w	r3, r1, r3
 800dd60:	429a      	cmp	r2, r3
 800dd62:	d118      	bne.n	800dd96 <_strtod_l+0x8c6>
 800dd64:	4ba2      	ldr	r3, [pc, #648]	@ (800dff0 <_strtod_l+0xb20>)
 800dd66:	4599      	cmp	r9, r3
 800dd68:	d102      	bne.n	800dd70 <_strtod_l+0x8a0>
 800dd6a:	3201      	adds	r2, #1
 800dd6c:	f43f adc0 	beq.w	800d8f0 <_strtod_l+0x420>
 800dd70:	4b9e      	ldr	r3, [pc, #632]	@ (800dfec <_strtod_l+0xb1c>)
 800dd72:	ea09 0303 	and.w	r3, r9, r3
 800dd76:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800dd7a:	f04f 0a00 	mov.w	sl, #0
 800dd7e:	9b06      	ldr	r3, [sp, #24]
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d1b0      	bne.n	800dce6 <_strtod_l+0x816>
 800dd84:	e5bf      	b.n	800d906 <_strtod_l+0x436>
 800dd86:	f04f 33ff 	mov.w	r3, #4294967295
 800dd8a:	e7e9      	b.n	800dd60 <_strtod_l+0x890>
 800dd8c:	460b      	mov	r3, r1
 800dd8e:	e7e7      	b.n	800dd60 <_strtod_l+0x890>
 800dd90:	ea53 030a 	orrs.w	r3, r3, sl
 800dd94:	d099      	beq.n	800dcca <_strtod_l+0x7fa>
 800dd96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd98:	b1c3      	cbz	r3, 800ddcc <_strtod_l+0x8fc>
 800dd9a:	ea13 0f09 	tst.w	r3, r9
 800dd9e:	d0ee      	beq.n	800dd7e <_strtod_l+0x8ae>
 800dda0:	9a06      	ldr	r2, [sp, #24]
 800dda2:	4650      	mov	r0, sl
 800dda4:	4659      	mov	r1, fp
 800dda6:	f1b8 0f00 	cmp.w	r8, #0
 800ddaa:	d013      	beq.n	800ddd4 <_strtod_l+0x904>
 800ddac:	f7ff fb73 	bl	800d496 <sulp>
 800ddb0:	ee39 7b00 	vadd.f64	d7, d9, d0
 800ddb4:	ec5b ab17 	vmov	sl, fp, d7
 800ddb8:	e7e1      	b.n	800dd7e <_strtod_l+0x8ae>
 800ddba:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ddbe:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ddc2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ddc6:	f04f 3aff 	mov.w	sl, #4294967295
 800ddca:	e7d8      	b.n	800dd7e <_strtod_l+0x8ae>
 800ddcc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ddce:	ea13 0f0a 	tst.w	r3, sl
 800ddd2:	e7e4      	b.n	800dd9e <_strtod_l+0x8ce>
 800ddd4:	f7ff fb5f 	bl	800d496 <sulp>
 800ddd8:	ee39 0b40 	vsub.f64	d0, d9, d0
 800dddc:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800dde0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dde4:	ec5b ab10 	vmov	sl, fp, d0
 800dde8:	d1c9      	bne.n	800dd7e <_strtod_l+0x8ae>
 800ddea:	e615      	b.n	800da18 <_strtod_l+0x548>
 800ddec:	4629      	mov	r1, r5
 800ddee:	4620      	mov	r0, r4
 800ddf0:	f7ff fade 	bl	800d3b0 <__ratio>
 800ddf4:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800ddf8:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800ddfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de00:	d85d      	bhi.n	800debe <_strtod_l+0x9ee>
 800de02:	f1b8 0f00 	cmp.w	r8, #0
 800de06:	d164      	bne.n	800ded2 <_strtod_l+0xa02>
 800de08:	f1ba 0f00 	cmp.w	sl, #0
 800de0c:	d14b      	bne.n	800dea6 <_strtod_l+0x9d6>
 800de0e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800de12:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800de16:	2b00      	cmp	r3, #0
 800de18:	d160      	bne.n	800dedc <_strtod_l+0xa0c>
 800de1a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800de1e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800de22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de26:	d401      	bmi.n	800de2c <_strtod_l+0x95c>
 800de28:	ee20 8b08 	vmul.f64	d8, d0, d8
 800de2c:	eeb1 ab48 	vneg.f64	d10, d8
 800de30:	486e      	ldr	r0, [pc, #440]	@ (800dfec <_strtod_l+0xb1c>)
 800de32:	4970      	ldr	r1, [pc, #448]	@ (800dff4 <_strtod_l+0xb24>)
 800de34:	ea09 0700 	and.w	r7, r9, r0
 800de38:	428f      	cmp	r7, r1
 800de3a:	ec53 2b1a 	vmov	r2, r3, d10
 800de3e:	d17d      	bne.n	800df3c <_strtod_l+0xa6c>
 800de40:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800de44:	ec4b ab1c 	vmov	d12, sl, fp
 800de48:	eeb0 0b4c 	vmov.f64	d0, d12
 800de4c:	f7ff f9e8 	bl	800d220 <__ulp>
 800de50:	4866      	ldr	r0, [pc, #408]	@ (800dfec <_strtod_l+0xb1c>)
 800de52:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800de56:	ee1c 3a90 	vmov	r3, s25
 800de5a:	4a67      	ldr	r2, [pc, #412]	@ (800dff8 <_strtod_l+0xb28>)
 800de5c:	ea03 0100 	and.w	r1, r3, r0
 800de60:	4291      	cmp	r1, r2
 800de62:	ec5b ab1c 	vmov	sl, fp, d12
 800de66:	d93c      	bls.n	800dee2 <_strtod_l+0xa12>
 800de68:	ee19 2a90 	vmov	r2, s19
 800de6c:	4b60      	ldr	r3, [pc, #384]	@ (800dff0 <_strtod_l+0xb20>)
 800de6e:	429a      	cmp	r2, r3
 800de70:	d104      	bne.n	800de7c <_strtod_l+0x9ac>
 800de72:	ee19 3a10 	vmov	r3, s18
 800de76:	3301      	adds	r3, #1
 800de78:	f43f ad3a 	beq.w	800d8f0 <_strtod_l+0x420>
 800de7c:	f8df b170 	ldr.w	fp, [pc, #368]	@ 800dff0 <_strtod_l+0xb20>
 800de80:	f04f 3aff 	mov.w	sl, #4294967295
 800de84:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800de86:	9805      	ldr	r0, [sp, #20]
 800de88:	f7fe fe96 	bl	800cbb8 <_Bfree>
 800de8c:	9805      	ldr	r0, [sp, #20]
 800de8e:	4631      	mov	r1, r6
 800de90:	f7fe fe92 	bl	800cbb8 <_Bfree>
 800de94:	9805      	ldr	r0, [sp, #20]
 800de96:	4629      	mov	r1, r5
 800de98:	f7fe fe8e 	bl	800cbb8 <_Bfree>
 800de9c:	9805      	ldr	r0, [sp, #20]
 800de9e:	4621      	mov	r1, r4
 800dea0:	f7fe fe8a 	bl	800cbb8 <_Bfree>
 800dea4:	e625      	b.n	800daf2 <_strtod_l+0x622>
 800dea6:	f1ba 0f01 	cmp.w	sl, #1
 800deaa:	d103      	bne.n	800deb4 <_strtod_l+0x9e4>
 800deac:	f1bb 0f00 	cmp.w	fp, #0
 800deb0:	f43f adb2 	beq.w	800da18 <_strtod_l+0x548>
 800deb4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800deb8:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800debc:	e7b8      	b.n	800de30 <_strtod_l+0x960>
 800debe:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800dec2:	ee20 8b08 	vmul.f64	d8, d0, d8
 800dec6:	f1b8 0f00 	cmp.w	r8, #0
 800deca:	d0af      	beq.n	800de2c <_strtod_l+0x95c>
 800decc:	eeb0 ab48 	vmov.f64	d10, d8
 800ded0:	e7ae      	b.n	800de30 <_strtod_l+0x960>
 800ded2:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800ded6:	eeb0 8b4a 	vmov.f64	d8, d10
 800deda:	e7a9      	b.n	800de30 <_strtod_l+0x960>
 800dedc:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800dee0:	e7a6      	b.n	800de30 <_strtod_l+0x960>
 800dee2:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800dee6:	9b06      	ldr	r3, [sp, #24]
 800dee8:	46d9      	mov	r9, fp
 800deea:	2b00      	cmp	r3, #0
 800deec:	d1ca      	bne.n	800de84 <_strtod_l+0x9b4>
 800deee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800def2:	0d1b      	lsrs	r3, r3, #20
 800def4:	051b      	lsls	r3, r3, #20
 800def6:	429f      	cmp	r7, r3
 800def8:	d1c4      	bne.n	800de84 <_strtod_l+0x9b4>
 800defa:	ec51 0b18 	vmov	r0, r1, d8
 800defe:	f7f2 fc23 	bl	8000748 <__aeabi_d2lz>
 800df02:	f7f2 fbdb 	bl	80006bc <__aeabi_l2d>
 800df06:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800df0a:	ec41 0b17 	vmov	d7, r0, r1
 800df0e:	ea49 090a 	orr.w	r9, r9, sl
 800df12:	ea59 0908 	orrs.w	r9, r9, r8
 800df16:	ee38 8b47 	vsub.f64	d8, d8, d7
 800df1a:	d03c      	beq.n	800df96 <_strtod_l+0xac6>
 800df1c:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 800dfd0 <_strtod_l+0xb00>
 800df20:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800df24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df28:	f53f aced 	bmi.w	800d906 <_strtod_l+0x436>
 800df2c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800dfd8 <_strtod_l+0xb08>
 800df30:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800df34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df38:	dda4      	ble.n	800de84 <_strtod_l+0x9b4>
 800df3a:	e4e4      	b.n	800d906 <_strtod_l+0x436>
 800df3c:	9906      	ldr	r1, [sp, #24]
 800df3e:	b1e1      	cbz	r1, 800df7a <_strtod_l+0xaaa>
 800df40:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800df44:	d819      	bhi.n	800df7a <_strtod_l+0xaaa>
 800df46:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800df4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df4e:	d811      	bhi.n	800df74 <_strtod_l+0xaa4>
 800df50:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800df54:	ee18 3a10 	vmov	r3, s16
 800df58:	2b01      	cmp	r3, #1
 800df5a:	bf38      	it	cc
 800df5c:	2301      	movcc	r3, #1
 800df5e:	ee08 3a10 	vmov	s16, r3
 800df62:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800df66:	f1b8 0f00 	cmp.w	r8, #0
 800df6a:	d111      	bne.n	800df90 <_strtod_l+0xac0>
 800df6c:	eeb1 7b48 	vneg.f64	d7, d8
 800df70:	ec53 2b17 	vmov	r2, r3, d7
 800df74:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800df78:	1bcb      	subs	r3, r1, r7
 800df7a:	eeb0 0b49 	vmov.f64	d0, d9
 800df7e:	ec43 2b1a 	vmov	d10, r2, r3
 800df82:	f7ff f94d 	bl	800d220 <__ulp>
 800df86:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800df8a:	ec5b ab19 	vmov	sl, fp, d9
 800df8e:	e7aa      	b.n	800dee6 <_strtod_l+0xa16>
 800df90:	eeb0 7b48 	vmov.f64	d7, d8
 800df94:	e7ec      	b.n	800df70 <_strtod_l+0xaa0>
 800df96:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 800dfe0 <_strtod_l+0xb10>
 800df9a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800df9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfa2:	f57f af6f 	bpl.w	800de84 <_strtod_l+0x9b4>
 800dfa6:	e4ae      	b.n	800d906 <_strtod_l+0x436>
 800dfa8:	2300      	movs	r3, #0
 800dfaa:	9308      	str	r3, [sp, #32]
 800dfac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dfae:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800dfb0:	6013      	str	r3, [r2, #0]
 800dfb2:	f7ff bacc 	b.w	800d54e <_strtod_l+0x7e>
 800dfb6:	2a65      	cmp	r2, #101	@ 0x65
 800dfb8:	f43f abbc 	beq.w	800d734 <_strtod_l+0x264>
 800dfbc:	2a45      	cmp	r2, #69	@ 0x45
 800dfbe:	f43f abb9 	beq.w	800d734 <_strtod_l+0x264>
 800dfc2:	2301      	movs	r3, #1
 800dfc4:	9306      	str	r3, [sp, #24]
 800dfc6:	f7ff bbf0 	b.w	800d7aa <_strtod_l+0x2da>
 800dfca:	bf00      	nop
 800dfcc:	f3af 8000 	nop.w
 800dfd0:	94a03595 	.word	0x94a03595
 800dfd4:	3fdfffff 	.word	0x3fdfffff
 800dfd8:	35afe535 	.word	0x35afe535
 800dfdc:	3fe00000 	.word	0x3fe00000
 800dfe0:	94a03595 	.word	0x94a03595
 800dfe4:	3fcfffff 	.word	0x3fcfffff
 800dfe8:	000fffff 	.word	0x000fffff
 800dfec:	7ff00000 	.word	0x7ff00000
 800dff0:	7fefffff 	.word	0x7fefffff
 800dff4:	7fe00000 	.word	0x7fe00000
 800dff8:	7c9fffff 	.word	0x7c9fffff

0800dffc <_strtod_r>:
 800dffc:	4b01      	ldr	r3, [pc, #4]	@ (800e004 <_strtod_r+0x8>)
 800dffe:	f7ff ba67 	b.w	800d4d0 <_strtod_l>
 800e002:	bf00      	nop
 800e004:	24000070 	.word	0x24000070

0800e008 <_strtol_l.constprop.0>:
 800e008:	2b24      	cmp	r3, #36	@ 0x24
 800e00a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e00e:	4686      	mov	lr, r0
 800e010:	4690      	mov	r8, r2
 800e012:	d801      	bhi.n	800e018 <_strtol_l.constprop.0+0x10>
 800e014:	2b01      	cmp	r3, #1
 800e016:	d106      	bne.n	800e026 <_strtol_l.constprop.0+0x1e>
 800e018:	f7fd ff22 	bl	800be60 <__errno>
 800e01c:	2316      	movs	r3, #22
 800e01e:	6003      	str	r3, [r0, #0]
 800e020:	2000      	movs	r0, #0
 800e022:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e026:	4834      	ldr	r0, [pc, #208]	@ (800e0f8 <_strtol_l.constprop.0+0xf0>)
 800e028:	460d      	mov	r5, r1
 800e02a:	462a      	mov	r2, r5
 800e02c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e030:	5d06      	ldrb	r6, [r0, r4]
 800e032:	f016 0608 	ands.w	r6, r6, #8
 800e036:	d1f8      	bne.n	800e02a <_strtol_l.constprop.0+0x22>
 800e038:	2c2d      	cmp	r4, #45	@ 0x2d
 800e03a:	d12d      	bne.n	800e098 <_strtol_l.constprop.0+0x90>
 800e03c:	782c      	ldrb	r4, [r5, #0]
 800e03e:	2601      	movs	r6, #1
 800e040:	1c95      	adds	r5, r2, #2
 800e042:	f033 0210 	bics.w	r2, r3, #16
 800e046:	d109      	bne.n	800e05c <_strtol_l.constprop.0+0x54>
 800e048:	2c30      	cmp	r4, #48	@ 0x30
 800e04a:	d12a      	bne.n	800e0a2 <_strtol_l.constprop.0+0x9a>
 800e04c:	782a      	ldrb	r2, [r5, #0]
 800e04e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e052:	2a58      	cmp	r2, #88	@ 0x58
 800e054:	d125      	bne.n	800e0a2 <_strtol_l.constprop.0+0x9a>
 800e056:	786c      	ldrb	r4, [r5, #1]
 800e058:	2310      	movs	r3, #16
 800e05a:	3502      	adds	r5, #2
 800e05c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800e060:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e064:	2200      	movs	r2, #0
 800e066:	fbbc f9f3 	udiv	r9, ip, r3
 800e06a:	4610      	mov	r0, r2
 800e06c:	fb03 ca19 	mls	sl, r3, r9, ip
 800e070:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800e074:	2f09      	cmp	r7, #9
 800e076:	d81b      	bhi.n	800e0b0 <_strtol_l.constprop.0+0xa8>
 800e078:	463c      	mov	r4, r7
 800e07a:	42a3      	cmp	r3, r4
 800e07c:	dd27      	ble.n	800e0ce <_strtol_l.constprop.0+0xc6>
 800e07e:	1c57      	adds	r7, r2, #1
 800e080:	d007      	beq.n	800e092 <_strtol_l.constprop.0+0x8a>
 800e082:	4581      	cmp	r9, r0
 800e084:	d320      	bcc.n	800e0c8 <_strtol_l.constprop.0+0xc0>
 800e086:	d101      	bne.n	800e08c <_strtol_l.constprop.0+0x84>
 800e088:	45a2      	cmp	sl, r4
 800e08a:	db1d      	blt.n	800e0c8 <_strtol_l.constprop.0+0xc0>
 800e08c:	fb00 4003 	mla	r0, r0, r3, r4
 800e090:	2201      	movs	r2, #1
 800e092:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e096:	e7eb      	b.n	800e070 <_strtol_l.constprop.0+0x68>
 800e098:	2c2b      	cmp	r4, #43	@ 0x2b
 800e09a:	bf04      	itt	eq
 800e09c:	782c      	ldrbeq	r4, [r5, #0]
 800e09e:	1c95      	addeq	r5, r2, #2
 800e0a0:	e7cf      	b.n	800e042 <_strtol_l.constprop.0+0x3a>
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	d1da      	bne.n	800e05c <_strtol_l.constprop.0+0x54>
 800e0a6:	2c30      	cmp	r4, #48	@ 0x30
 800e0a8:	bf0c      	ite	eq
 800e0aa:	2308      	moveq	r3, #8
 800e0ac:	230a      	movne	r3, #10
 800e0ae:	e7d5      	b.n	800e05c <_strtol_l.constprop.0+0x54>
 800e0b0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800e0b4:	2f19      	cmp	r7, #25
 800e0b6:	d801      	bhi.n	800e0bc <_strtol_l.constprop.0+0xb4>
 800e0b8:	3c37      	subs	r4, #55	@ 0x37
 800e0ba:	e7de      	b.n	800e07a <_strtol_l.constprop.0+0x72>
 800e0bc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800e0c0:	2f19      	cmp	r7, #25
 800e0c2:	d804      	bhi.n	800e0ce <_strtol_l.constprop.0+0xc6>
 800e0c4:	3c57      	subs	r4, #87	@ 0x57
 800e0c6:	e7d8      	b.n	800e07a <_strtol_l.constprop.0+0x72>
 800e0c8:	f04f 32ff 	mov.w	r2, #4294967295
 800e0cc:	e7e1      	b.n	800e092 <_strtol_l.constprop.0+0x8a>
 800e0ce:	1c53      	adds	r3, r2, #1
 800e0d0:	d108      	bne.n	800e0e4 <_strtol_l.constprop.0+0xdc>
 800e0d2:	2322      	movs	r3, #34	@ 0x22
 800e0d4:	f8ce 3000 	str.w	r3, [lr]
 800e0d8:	4660      	mov	r0, ip
 800e0da:	f1b8 0f00 	cmp.w	r8, #0
 800e0de:	d0a0      	beq.n	800e022 <_strtol_l.constprop.0+0x1a>
 800e0e0:	1e69      	subs	r1, r5, #1
 800e0e2:	e006      	b.n	800e0f2 <_strtol_l.constprop.0+0xea>
 800e0e4:	b106      	cbz	r6, 800e0e8 <_strtol_l.constprop.0+0xe0>
 800e0e6:	4240      	negs	r0, r0
 800e0e8:	f1b8 0f00 	cmp.w	r8, #0
 800e0ec:	d099      	beq.n	800e022 <_strtol_l.constprop.0+0x1a>
 800e0ee:	2a00      	cmp	r2, #0
 800e0f0:	d1f6      	bne.n	800e0e0 <_strtol_l.constprop.0+0xd8>
 800e0f2:	f8c8 1000 	str.w	r1, [r8]
 800e0f6:	e794      	b.n	800e022 <_strtol_l.constprop.0+0x1a>
 800e0f8:	0800f569 	.word	0x0800f569

0800e0fc <_strtol_r>:
 800e0fc:	f7ff bf84 	b.w	800e008 <_strtol_l.constprop.0>

0800e100 <__ssputs_r>:
 800e100:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e104:	688e      	ldr	r6, [r1, #8]
 800e106:	461f      	mov	r7, r3
 800e108:	42be      	cmp	r6, r7
 800e10a:	680b      	ldr	r3, [r1, #0]
 800e10c:	4682      	mov	sl, r0
 800e10e:	460c      	mov	r4, r1
 800e110:	4690      	mov	r8, r2
 800e112:	d82d      	bhi.n	800e170 <__ssputs_r+0x70>
 800e114:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e118:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e11c:	d026      	beq.n	800e16c <__ssputs_r+0x6c>
 800e11e:	6965      	ldr	r5, [r4, #20]
 800e120:	6909      	ldr	r1, [r1, #16]
 800e122:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e126:	eba3 0901 	sub.w	r9, r3, r1
 800e12a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e12e:	1c7b      	adds	r3, r7, #1
 800e130:	444b      	add	r3, r9
 800e132:	106d      	asrs	r5, r5, #1
 800e134:	429d      	cmp	r5, r3
 800e136:	bf38      	it	cc
 800e138:	461d      	movcc	r5, r3
 800e13a:	0553      	lsls	r3, r2, #21
 800e13c:	d527      	bpl.n	800e18e <__ssputs_r+0x8e>
 800e13e:	4629      	mov	r1, r5
 800e140:	f7fc fc88 	bl	800aa54 <_malloc_r>
 800e144:	4606      	mov	r6, r0
 800e146:	b360      	cbz	r0, 800e1a2 <__ssputs_r+0xa2>
 800e148:	6921      	ldr	r1, [r4, #16]
 800e14a:	464a      	mov	r2, r9
 800e14c:	f7fd feb5 	bl	800beba <memcpy>
 800e150:	89a3      	ldrh	r3, [r4, #12]
 800e152:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e156:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e15a:	81a3      	strh	r3, [r4, #12]
 800e15c:	6126      	str	r6, [r4, #16]
 800e15e:	6165      	str	r5, [r4, #20]
 800e160:	444e      	add	r6, r9
 800e162:	eba5 0509 	sub.w	r5, r5, r9
 800e166:	6026      	str	r6, [r4, #0]
 800e168:	60a5      	str	r5, [r4, #8]
 800e16a:	463e      	mov	r6, r7
 800e16c:	42be      	cmp	r6, r7
 800e16e:	d900      	bls.n	800e172 <__ssputs_r+0x72>
 800e170:	463e      	mov	r6, r7
 800e172:	6820      	ldr	r0, [r4, #0]
 800e174:	4632      	mov	r2, r6
 800e176:	4641      	mov	r1, r8
 800e178:	f000 fb6a 	bl	800e850 <memmove>
 800e17c:	68a3      	ldr	r3, [r4, #8]
 800e17e:	1b9b      	subs	r3, r3, r6
 800e180:	60a3      	str	r3, [r4, #8]
 800e182:	6823      	ldr	r3, [r4, #0]
 800e184:	4433      	add	r3, r6
 800e186:	6023      	str	r3, [r4, #0]
 800e188:	2000      	movs	r0, #0
 800e18a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e18e:	462a      	mov	r2, r5
 800e190:	f000 ff15 	bl	800efbe <_realloc_r>
 800e194:	4606      	mov	r6, r0
 800e196:	2800      	cmp	r0, #0
 800e198:	d1e0      	bne.n	800e15c <__ssputs_r+0x5c>
 800e19a:	6921      	ldr	r1, [r4, #16]
 800e19c:	4650      	mov	r0, sl
 800e19e:	f7fe fc81 	bl	800caa4 <_free_r>
 800e1a2:	230c      	movs	r3, #12
 800e1a4:	f8ca 3000 	str.w	r3, [sl]
 800e1a8:	89a3      	ldrh	r3, [r4, #12]
 800e1aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e1ae:	81a3      	strh	r3, [r4, #12]
 800e1b0:	f04f 30ff 	mov.w	r0, #4294967295
 800e1b4:	e7e9      	b.n	800e18a <__ssputs_r+0x8a>
	...

0800e1b8 <_svfiprintf_r>:
 800e1b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1bc:	4698      	mov	r8, r3
 800e1be:	898b      	ldrh	r3, [r1, #12]
 800e1c0:	061b      	lsls	r3, r3, #24
 800e1c2:	b09d      	sub	sp, #116	@ 0x74
 800e1c4:	4607      	mov	r7, r0
 800e1c6:	460d      	mov	r5, r1
 800e1c8:	4614      	mov	r4, r2
 800e1ca:	d510      	bpl.n	800e1ee <_svfiprintf_r+0x36>
 800e1cc:	690b      	ldr	r3, [r1, #16]
 800e1ce:	b973      	cbnz	r3, 800e1ee <_svfiprintf_r+0x36>
 800e1d0:	2140      	movs	r1, #64	@ 0x40
 800e1d2:	f7fc fc3f 	bl	800aa54 <_malloc_r>
 800e1d6:	6028      	str	r0, [r5, #0]
 800e1d8:	6128      	str	r0, [r5, #16]
 800e1da:	b930      	cbnz	r0, 800e1ea <_svfiprintf_r+0x32>
 800e1dc:	230c      	movs	r3, #12
 800e1de:	603b      	str	r3, [r7, #0]
 800e1e0:	f04f 30ff 	mov.w	r0, #4294967295
 800e1e4:	b01d      	add	sp, #116	@ 0x74
 800e1e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1ea:	2340      	movs	r3, #64	@ 0x40
 800e1ec:	616b      	str	r3, [r5, #20]
 800e1ee:	2300      	movs	r3, #0
 800e1f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e1f2:	2320      	movs	r3, #32
 800e1f4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e1f8:	f8cd 800c 	str.w	r8, [sp, #12]
 800e1fc:	2330      	movs	r3, #48	@ 0x30
 800e1fe:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e39c <_svfiprintf_r+0x1e4>
 800e202:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e206:	f04f 0901 	mov.w	r9, #1
 800e20a:	4623      	mov	r3, r4
 800e20c:	469a      	mov	sl, r3
 800e20e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e212:	b10a      	cbz	r2, 800e218 <_svfiprintf_r+0x60>
 800e214:	2a25      	cmp	r2, #37	@ 0x25
 800e216:	d1f9      	bne.n	800e20c <_svfiprintf_r+0x54>
 800e218:	ebba 0b04 	subs.w	fp, sl, r4
 800e21c:	d00b      	beq.n	800e236 <_svfiprintf_r+0x7e>
 800e21e:	465b      	mov	r3, fp
 800e220:	4622      	mov	r2, r4
 800e222:	4629      	mov	r1, r5
 800e224:	4638      	mov	r0, r7
 800e226:	f7ff ff6b 	bl	800e100 <__ssputs_r>
 800e22a:	3001      	adds	r0, #1
 800e22c:	f000 80a7 	beq.w	800e37e <_svfiprintf_r+0x1c6>
 800e230:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e232:	445a      	add	r2, fp
 800e234:	9209      	str	r2, [sp, #36]	@ 0x24
 800e236:	f89a 3000 	ldrb.w	r3, [sl]
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	f000 809f 	beq.w	800e37e <_svfiprintf_r+0x1c6>
 800e240:	2300      	movs	r3, #0
 800e242:	f04f 32ff 	mov.w	r2, #4294967295
 800e246:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e24a:	f10a 0a01 	add.w	sl, sl, #1
 800e24e:	9304      	str	r3, [sp, #16]
 800e250:	9307      	str	r3, [sp, #28]
 800e252:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e256:	931a      	str	r3, [sp, #104]	@ 0x68
 800e258:	4654      	mov	r4, sl
 800e25a:	2205      	movs	r2, #5
 800e25c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e260:	484e      	ldr	r0, [pc, #312]	@ (800e39c <_svfiprintf_r+0x1e4>)
 800e262:	f7f2 f845 	bl	80002f0 <memchr>
 800e266:	9a04      	ldr	r2, [sp, #16]
 800e268:	b9d8      	cbnz	r0, 800e2a2 <_svfiprintf_r+0xea>
 800e26a:	06d0      	lsls	r0, r2, #27
 800e26c:	bf44      	itt	mi
 800e26e:	2320      	movmi	r3, #32
 800e270:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e274:	0711      	lsls	r1, r2, #28
 800e276:	bf44      	itt	mi
 800e278:	232b      	movmi	r3, #43	@ 0x2b
 800e27a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e27e:	f89a 3000 	ldrb.w	r3, [sl]
 800e282:	2b2a      	cmp	r3, #42	@ 0x2a
 800e284:	d015      	beq.n	800e2b2 <_svfiprintf_r+0xfa>
 800e286:	9a07      	ldr	r2, [sp, #28]
 800e288:	4654      	mov	r4, sl
 800e28a:	2000      	movs	r0, #0
 800e28c:	f04f 0c0a 	mov.w	ip, #10
 800e290:	4621      	mov	r1, r4
 800e292:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e296:	3b30      	subs	r3, #48	@ 0x30
 800e298:	2b09      	cmp	r3, #9
 800e29a:	d94b      	bls.n	800e334 <_svfiprintf_r+0x17c>
 800e29c:	b1b0      	cbz	r0, 800e2cc <_svfiprintf_r+0x114>
 800e29e:	9207      	str	r2, [sp, #28]
 800e2a0:	e014      	b.n	800e2cc <_svfiprintf_r+0x114>
 800e2a2:	eba0 0308 	sub.w	r3, r0, r8
 800e2a6:	fa09 f303 	lsl.w	r3, r9, r3
 800e2aa:	4313      	orrs	r3, r2
 800e2ac:	9304      	str	r3, [sp, #16]
 800e2ae:	46a2      	mov	sl, r4
 800e2b0:	e7d2      	b.n	800e258 <_svfiprintf_r+0xa0>
 800e2b2:	9b03      	ldr	r3, [sp, #12]
 800e2b4:	1d19      	adds	r1, r3, #4
 800e2b6:	681b      	ldr	r3, [r3, #0]
 800e2b8:	9103      	str	r1, [sp, #12]
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	bfbb      	ittet	lt
 800e2be:	425b      	neglt	r3, r3
 800e2c0:	f042 0202 	orrlt.w	r2, r2, #2
 800e2c4:	9307      	strge	r3, [sp, #28]
 800e2c6:	9307      	strlt	r3, [sp, #28]
 800e2c8:	bfb8      	it	lt
 800e2ca:	9204      	strlt	r2, [sp, #16]
 800e2cc:	7823      	ldrb	r3, [r4, #0]
 800e2ce:	2b2e      	cmp	r3, #46	@ 0x2e
 800e2d0:	d10a      	bne.n	800e2e8 <_svfiprintf_r+0x130>
 800e2d2:	7863      	ldrb	r3, [r4, #1]
 800e2d4:	2b2a      	cmp	r3, #42	@ 0x2a
 800e2d6:	d132      	bne.n	800e33e <_svfiprintf_r+0x186>
 800e2d8:	9b03      	ldr	r3, [sp, #12]
 800e2da:	1d1a      	adds	r2, r3, #4
 800e2dc:	681b      	ldr	r3, [r3, #0]
 800e2de:	9203      	str	r2, [sp, #12]
 800e2e0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e2e4:	3402      	adds	r4, #2
 800e2e6:	9305      	str	r3, [sp, #20]
 800e2e8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e3ac <_svfiprintf_r+0x1f4>
 800e2ec:	7821      	ldrb	r1, [r4, #0]
 800e2ee:	2203      	movs	r2, #3
 800e2f0:	4650      	mov	r0, sl
 800e2f2:	f7f1 fffd 	bl	80002f0 <memchr>
 800e2f6:	b138      	cbz	r0, 800e308 <_svfiprintf_r+0x150>
 800e2f8:	9b04      	ldr	r3, [sp, #16]
 800e2fa:	eba0 000a 	sub.w	r0, r0, sl
 800e2fe:	2240      	movs	r2, #64	@ 0x40
 800e300:	4082      	lsls	r2, r0
 800e302:	4313      	orrs	r3, r2
 800e304:	3401      	adds	r4, #1
 800e306:	9304      	str	r3, [sp, #16]
 800e308:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e30c:	4824      	ldr	r0, [pc, #144]	@ (800e3a0 <_svfiprintf_r+0x1e8>)
 800e30e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e312:	2206      	movs	r2, #6
 800e314:	f7f1 ffec 	bl	80002f0 <memchr>
 800e318:	2800      	cmp	r0, #0
 800e31a:	d036      	beq.n	800e38a <_svfiprintf_r+0x1d2>
 800e31c:	4b21      	ldr	r3, [pc, #132]	@ (800e3a4 <_svfiprintf_r+0x1ec>)
 800e31e:	bb1b      	cbnz	r3, 800e368 <_svfiprintf_r+0x1b0>
 800e320:	9b03      	ldr	r3, [sp, #12]
 800e322:	3307      	adds	r3, #7
 800e324:	f023 0307 	bic.w	r3, r3, #7
 800e328:	3308      	adds	r3, #8
 800e32a:	9303      	str	r3, [sp, #12]
 800e32c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e32e:	4433      	add	r3, r6
 800e330:	9309      	str	r3, [sp, #36]	@ 0x24
 800e332:	e76a      	b.n	800e20a <_svfiprintf_r+0x52>
 800e334:	fb0c 3202 	mla	r2, ip, r2, r3
 800e338:	460c      	mov	r4, r1
 800e33a:	2001      	movs	r0, #1
 800e33c:	e7a8      	b.n	800e290 <_svfiprintf_r+0xd8>
 800e33e:	2300      	movs	r3, #0
 800e340:	3401      	adds	r4, #1
 800e342:	9305      	str	r3, [sp, #20]
 800e344:	4619      	mov	r1, r3
 800e346:	f04f 0c0a 	mov.w	ip, #10
 800e34a:	4620      	mov	r0, r4
 800e34c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e350:	3a30      	subs	r2, #48	@ 0x30
 800e352:	2a09      	cmp	r2, #9
 800e354:	d903      	bls.n	800e35e <_svfiprintf_r+0x1a6>
 800e356:	2b00      	cmp	r3, #0
 800e358:	d0c6      	beq.n	800e2e8 <_svfiprintf_r+0x130>
 800e35a:	9105      	str	r1, [sp, #20]
 800e35c:	e7c4      	b.n	800e2e8 <_svfiprintf_r+0x130>
 800e35e:	fb0c 2101 	mla	r1, ip, r1, r2
 800e362:	4604      	mov	r4, r0
 800e364:	2301      	movs	r3, #1
 800e366:	e7f0      	b.n	800e34a <_svfiprintf_r+0x192>
 800e368:	ab03      	add	r3, sp, #12
 800e36a:	9300      	str	r3, [sp, #0]
 800e36c:	462a      	mov	r2, r5
 800e36e:	4b0e      	ldr	r3, [pc, #56]	@ (800e3a8 <_svfiprintf_r+0x1f0>)
 800e370:	a904      	add	r1, sp, #16
 800e372:	4638      	mov	r0, r7
 800e374:	f7fc fc88 	bl	800ac88 <_printf_float>
 800e378:	1c42      	adds	r2, r0, #1
 800e37a:	4606      	mov	r6, r0
 800e37c:	d1d6      	bne.n	800e32c <_svfiprintf_r+0x174>
 800e37e:	89ab      	ldrh	r3, [r5, #12]
 800e380:	065b      	lsls	r3, r3, #25
 800e382:	f53f af2d 	bmi.w	800e1e0 <_svfiprintf_r+0x28>
 800e386:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e388:	e72c      	b.n	800e1e4 <_svfiprintf_r+0x2c>
 800e38a:	ab03      	add	r3, sp, #12
 800e38c:	9300      	str	r3, [sp, #0]
 800e38e:	462a      	mov	r2, r5
 800e390:	4b05      	ldr	r3, [pc, #20]	@ (800e3a8 <_svfiprintf_r+0x1f0>)
 800e392:	a904      	add	r1, sp, #16
 800e394:	4638      	mov	r0, r7
 800e396:	f7fc feff 	bl	800b198 <_printf_i>
 800e39a:	e7ed      	b.n	800e378 <_svfiprintf_r+0x1c0>
 800e39c:	0800f669 	.word	0x0800f669
 800e3a0:	0800f673 	.word	0x0800f673
 800e3a4:	0800ac89 	.word	0x0800ac89
 800e3a8:	0800e101 	.word	0x0800e101
 800e3ac:	0800f66f 	.word	0x0800f66f

0800e3b0 <__sfputc_r>:
 800e3b0:	6893      	ldr	r3, [r2, #8]
 800e3b2:	3b01      	subs	r3, #1
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	b410      	push	{r4}
 800e3b8:	6093      	str	r3, [r2, #8]
 800e3ba:	da08      	bge.n	800e3ce <__sfputc_r+0x1e>
 800e3bc:	6994      	ldr	r4, [r2, #24]
 800e3be:	42a3      	cmp	r3, r4
 800e3c0:	db01      	blt.n	800e3c6 <__sfputc_r+0x16>
 800e3c2:	290a      	cmp	r1, #10
 800e3c4:	d103      	bne.n	800e3ce <__sfputc_r+0x1e>
 800e3c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e3ca:	f7fd bbb8 	b.w	800bb3e <__swbuf_r>
 800e3ce:	6813      	ldr	r3, [r2, #0]
 800e3d0:	1c58      	adds	r0, r3, #1
 800e3d2:	6010      	str	r0, [r2, #0]
 800e3d4:	7019      	strb	r1, [r3, #0]
 800e3d6:	4608      	mov	r0, r1
 800e3d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e3dc:	4770      	bx	lr

0800e3de <__sfputs_r>:
 800e3de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3e0:	4606      	mov	r6, r0
 800e3e2:	460f      	mov	r7, r1
 800e3e4:	4614      	mov	r4, r2
 800e3e6:	18d5      	adds	r5, r2, r3
 800e3e8:	42ac      	cmp	r4, r5
 800e3ea:	d101      	bne.n	800e3f0 <__sfputs_r+0x12>
 800e3ec:	2000      	movs	r0, #0
 800e3ee:	e007      	b.n	800e400 <__sfputs_r+0x22>
 800e3f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e3f4:	463a      	mov	r2, r7
 800e3f6:	4630      	mov	r0, r6
 800e3f8:	f7ff ffda 	bl	800e3b0 <__sfputc_r>
 800e3fc:	1c43      	adds	r3, r0, #1
 800e3fe:	d1f3      	bne.n	800e3e8 <__sfputs_r+0xa>
 800e400:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e404 <_vfiprintf_r>:
 800e404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e408:	460d      	mov	r5, r1
 800e40a:	b09d      	sub	sp, #116	@ 0x74
 800e40c:	4614      	mov	r4, r2
 800e40e:	4698      	mov	r8, r3
 800e410:	4606      	mov	r6, r0
 800e412:	b118      	cbz	r0, 800e41c <_vfiprintf_r+0x18>
 800e414:	6a03      	ldr	r3, [r0, #32]
 800e416:	b90b      	cbnz	r3, 800e41c <_vfiprintf_r+0x18>
 800e418:	f7fd fa76 	bl	800b908 <__sinit>
 800e41c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e41e:	07d9      	lsls	r1, r3, #31
 800e420:	d405      	bmi.n	800e42e <_vfiprintf_r+0x2a>
 800e422:	89ab      	ldrh	r3, [r5, #12]
 800e424:	059a      	lsls	r2, r3, #22
 800e426:	d402      	bmi.n	800e42e <_vfiprintf_r+0x2a>
 800e428:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e42a:	f7fd fd44 	bl	800beb6 <__retarget_lock_acquire_recursive>
 800e42e:	89ab      	ldrh	r3, [r5, #12]
 800e430:	071b      	lsls	r3, r3, #28
 800e432:	d501      	bpl.n	800e438 <_vfiprintf_r+0x34>
 800e434:	692b      	ldr	r3, [r5, #16]
 800e436:	b99b      	cbnz	r3, 800e460 <_vfiprintf_r+0x5c>
 800e438:	4629      	mov	r1, r5
 800e43a:	4630      	mov	r0, r6
 800e43c:	f7fd fbbe 	bl	800bbbc <__swsetup_r>
 800e440:	b170      	cbz	r0, 800e460 <_vfiprintf_r+0x5c>
 800e442:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e444:	07dc      	lsls	r4, r3, #31
 800e446:	d504      	bpl.n	800e452 <_vfiprintf_r+0x4e>
 800e448:	f04f 30ff 	mov.w	r0, #4294967295
 800e44c:	b01d      	add	sp, #116	@ 0x74
 800e44e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e452:	89ab      	ldrh	r3, [r5, #12]
 800e454:	0598      	lsls	r0, r3, #22
 800e456:	d4f7      	bmi.n	800e448 <_vfiprintf_r+0x44>
 800e458:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e45a:	f7fd fd2d 	bl	800beb8 <__retarget_lock_release_recursive>
 800e45e:	e7f3      	b.n	800e448 <_vfiprintf_r+0x44>
 800e460:	2300      	movs	r3, #0
 800e462:	9309      	str	r3, [sp, #36]	@ 0x24
 800e464:	2320      	movs	r3, #32
 800e466:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e46a:	f8cd 800c 	str.w	r8, [sp, #12]
 800e46e:	2330      	movs	r3, #48	@ 0x30
 800e470:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e620 <_vfiprintf_r+0x21c>
 800e474:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e478:	f04f 0901 	mov.w	r9, #1
 800e47c:	4623      	mov	r3, r4
 800e47e:	469a      	mov	sl, r3
 800e480:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e484:	b10a      	cbz	r2, 800e48a <_vfiprintf_r+0x86>
 800e486:	2a25      	cmp	r2, #37	@ 0x25
 800e488:	d1f9      	bne.n	800e47e <_vfiprintf_r+0x7a>
 800e48a:	ebba 0b04 	subs.w	fp, sl, r4
 800e48e:	d00b      	beq.n	800e4a8 <_vfiprintf_r+0xa4>
 800e490:	465b      	mov	r3, fp
 800e492:	4622      	mov	r2, r4
 800e494:	4629      	mov	r1, r5
 800e496:	4630      	mov	r0, r6
 800e498:	f7ff ffa1 	bl	800e3de <__sfputs_r>
 800e49c:	3001      	adds	r0, #1
 800e49e:	f000 80a7 	beq.w	800e5f0 <_vfiprintf_r+0x1ec>
 800e4a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e4a4:	445a      	add	r2, fp
 800e4a6:	9209      	str	r2, [sp, #36]	@ 0x24
 800e4a8:	f89a 3000 	ldrb.w	r3, [sl]
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	f000 809f 	beq.w	800e5f0 <_vfiprintf_r+0x1ec>
 800e4b2:	2300      	movs	r3, #0
 800e4b4:	f04f 32ff 	mov.w	r2, #4294967295
 800e4b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e4bc:	f10a 0a01 	add.w	sl, sl, #1
 800e4c0:	9304      	str	r3, [sp, #16]
 800e4c2:	9307      	str	r3, [sp, #28]
 800e4c4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e4c8:	931a      	str	r3, [sp, #104]	@ 0x68
 800e4ca:	4654      	mov	r4, sl
 800e4cc:	2205      	movs	r2, #5
 800e4ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e4d2:	4853      	ldr	r0, [pc, #332]	@ (800e620 <_vfiprintf_r+0x21c>)
 800e4d4:	f7f1 ff0c 	bl	80002f0 <memchr>
 800e4d8:	9a04      	ldr	r2, [sp, #16]
 800e4da:	b9d8      	cbnz	r0, 800e514 <_vfiprintf_r+0x110>
 800e4dc:	06d1      	lsls	r1, r2, #27
 800e4de:	bf44      	itt	mi
 800e4e0:	2320      	movmi	r3, #32
 800e4e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e4e6:	0713      	lsls	r3, r2, #28
 800e4e8:	bf44      	itt	mi
 800e4ea:	232b      	movmi	r3, #43	@ 0x2b
 800e4ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e4f0:	f89a 3000 	ldrb.w	r3, [sl]
 800e4f4:	2b2a      	cmp	r3, #42	@ 0x2a
 800e4f6:	d015      	beq.n	800e524 <_vfiprintf_r+0x120>
 800e4f8:	9a07      	ldr	r2, [sp, #28]
 800e4fa:	4654      	mov	r4, sl
 800e4fc:	2000      	movs	r0, #0
 800e4fe:	f04f 0c0a 	mov.w	ip, #10
 800e502:	4621      	mov	r1, r4
 800e504:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e508:	3b30      	subs	r3, #48	@ 0x30
 800e50a:	2b09      	cmp	r3, #9
 800e50c:	d94b      	bls.n	800e5a6 <_vfiprintf_r+0x1a2>
 800e50e:	b1b0      	cbz	r0, 800e53e <_vfiprintf_r+0x13a>
 800e510:	9207      	str	r2, [sp, #28]
 800e512:	e014      	b.n	800e53e <_vfiprintf_r+0x13a>
 800e514:	eba0 0308 	sub.w	r3, r0, r8
 800e518:	fa09 f303 	lsl.w	r3, r9, r3
 800e51c:	4313      	orrs	r3, r2
 800e51e:	9304      	str	r3, [sp, #16]
 800e520:	46a2      	mov	sl, r4
 800e522:	e7d2      	b.n	800e4ca <_vfiprintf_r+0xc6>
 800e524:	9b03      	ldr	r3, [sp, #12]
 800e526:	1d19      	adds	r1, r3, #4
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	9103      	str	r1, [sp, #12]
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	bfbb      	ittet	lt
 800e530:	425b      	neglt	r3, r3
 800e532:	f042 0202 	orrlt.w	r2, r2, #2
 800e536:	9307      	strge	r3, [sp, #28]
 800e538:	9307      	strlt	r3, [sp, #28]
 800e53a:	bfb8      	it	lt
 800e53c:	9204      	strlt	r2, [sp, #16]
 800e53e:	7823      	ldrb	r3, [r4, #0]
 800e540:	2b2e      	cmp	r3, #46	@ 0x2e
 800e542:	d10a      	bne.n	800e55a <_vfiprintf_r+0x156>
 800e544:	7863      	ldrb	r3, [r4, #1]
 800e546:	2b2a      	cmp	r3, #42	@ 0x2a
 800e548:	d132      	bne.n	800e5b0 <_vfiprintf_r+0x1ac>
 800e54a:	9b03      	ldr	r3, [sp, #12]
 800e54c:	1d1a      	adds	r2, r3, #4
 800e54e:	681b      	ldr	r3, [r3, #0]
 800e550:	9203      	str	r2, [sp, #12]
 800e552:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e556:	3402      	adds	r4, #2
 800e558:	9305      	str	r3, [sp, #20]
 800e55a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e630 <_vfiprintf_r+0x22c>
 800e55e:	7821      	ldrb	r1, [r4, #0]
 800e560:	2203      	movs	r2, #3
 800e562:	4650      	mov	r0, sl
 800e564:	f7f1 fec4 	bl	80002f0 <memchr>
 800e568:	b138      	cbz	r0, 800e57a <_vfiprintf_r+0x176>
 800e56a:	9b04      	ldr	r3, [sp, #16]
 800e56c:	eba0 000a 	sub.w	r0, r0, sl
 800e570:	2240      	movs	r2, #64	@ 0x40
 800e572:	4082      	lsls	r2, r0
 800e574:	4313      	orrs	r3, r2
 800e576:	3401      	adds	r4, #1
 800e578:	9304      	str	r3, [sp, #16]
 800e57a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e57e:	4829      	ldr	r0, [pc, #164]	@ (800e624 <_vfiprintf_r+0x220>)
 800e580:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e584:	2206      	movs	r2, #6
 800e586:	f7f1 feb3 	bl	80002f0 <memchr>
 800e58a:	2800      	cmp	r0, #0
 800e58c:	d03f      	beq.n	800e60e <_vfiprintf_r+0x20a>
 800e58e:	4b26      	ldr	r3, [pc, #152]	@ (800e628 <_vfiprintf_r+0x224>)
 800e590:	bb1b      	cbnz	r3, 800e5da <_vfiprintf_r+0x1d6>
 800e592:	9b03      	ldr	r3, [sp, #12]
 800e594:	3307      	adds	r3, #7
 800e596:	f023 0307 	bic.w	r3, r3, #7
 800e59a:	3308      	adds	r3, #8
 800e59c:	9303      	str	r3, [sp, #12]
 800e59e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5a0:	443b      	add	r3, r7
 800e5a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800e5a4:	e76a      	b.n	800e47c <_vfiprintf_r+0x78>
 800e5a6:	fb0c 3202 	mla	r2, ip, r2, r3
 800e5aa:	460c      	mov	r4, r1
 800e5ac:	2001      	movs	r0, #1
 800e5ae:	e7a8      	b.n	800e502 <_vfiprintf_r+0xfe>
 800e5b0:	2300      	movs	r3, #0
 800e5b2:	3401      	adds	r4, #1
 800e5b4:	9305      	str	r3, [sp, #20]
 800e5b6:	4619      	mov	r1, r3
 800e5b8:	f04f 0c0a 	mov.w	ip, #10
 800e5bc:	4620      	mov	r0, r4
 800e5be:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e5c2:	3a30      	subs	r2, #48	@ 0x30
 800e5c4:	2a09      	cmp	r2, #9
 800e5c6:	d903      	bls.n	800e5d0 <_vfiprintf_r+0x1cc>
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d0c6      	beq.n	800e55a <_vfiprintf_r+0x156>
 800e5cc:	9105      	str	r1, [sp, #20]
 800e5ce:	e7c4      	b.n	800e55a <_vfiprintf_r+0x156>
 800e5d0:	fb0c 2101 	mla	r1, ip, r1, r2
 800e5d4:	4604      	mov	r4, r0
 800e5d6:	2301      	movs	r3, #1
 800e5d8:	e7f0      	b.n	800e5bc <_vfiprintf_r+0x1b8>
 800e5da:	ab03      	add	r3, sp, #12
 800e5dc:	9300      	str	r3, [sp, #0]
 800e5de:	462a      	mov	r2, r5
 800e5e0:	4b12      	ldr	r3, [pc, #72]	@ (800e62c <_vfiprintf_r+0x228>)
 800e5e2:	a904      	add	r1, sp, #16
 800e5e4:	4630      	mov	r0, r6
 800e5e6:	f7fc fb4f 	bl	800ac88 <_printf_float>
 800e5ea:	4607      	mov	r7, r0
 800e5ec:	1c78      	adds	r0, r7, #1
 800e5ee:	d1d6      	bne.n	800e59e <_vfiprintf_r+0x19a>
 800e5f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e5f2:	07d9      	lsls	r1, r3, #31
 800e5f4:	d405      	bmi.n	800e602 <_vfiprintf_r+0x1fe>
 800e5f6:	89ab      	ldrh	r3, [r5, #12]
 800e5f8:	059a      	lsls	r2, r3, #22
 800e5fa:	d402      	bmi.n	800e602 <_vfiprintf_r+0x1fe>
 800e5fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e5fe:	f7fd fc5b 	bl	800beb8 <__retarget_lock_release_recursive>
 800e602:	89ab      	ldrh	r3, [r5, #12]
 800e604:	065b      	lsls	r3, r3, #25
 800e606:	f53f af1f 	bmi.w	800e448 <_vfiprintf_r+0x44>
 800e60a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e60c:	e71e      	b.n	800e44c <_vfiprintf_r+0x48>
 800e60e:	ab03      	add	r3, sp, #12
 800e610:	9300      	str	r3, [sp, #0]
 800e612:	462a      	mov	r2, r5
 800e614:	4b05      	ldr	r3, [pc, #20]	@ (800e62c <_vfiprintf_r+0x228>)
 800e616:	a904      	add	r1, sp, #16
 800e618:	4630      	mov	r0, r6
 800e61a:	f7fc fdbd 	bl	800b198 <_printf_i>
 800e61e:	e7e4      	b.n	800e5ea <_vfiprintf_r+0x1e6>
 800e620:	0800f669 	.word	0x0800f669
 800e624:	0800f673 	.word	0x0800f673
 800e628:	0800ac89 	.word	0x0800ac89
 800e62c:	0800e3df 	.word	0x0800e3df
 800e630:	0800f66f 	.word	0x0800f66f

0800e634 <__sflush_r>:
 800e634:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e638:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e63c:	0716      	lsls	r6, r2, #28
 800e63e:	4605      	mov	r5, r0
 800e640:	460c      	mov	r4, r1
 800e642:	d454      	bmi.n	800e6ee <__sflush_r+0xba>
 800e644:	684b      	ldr	r3, [r1, #4]
 800e646:	2b00      	cmp	r3, #0
 800e648:	dc02      	bgt.n	800e650 <__sflush_r+0x1c>
 800e64a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	dd48      	ble.n	800e6e2 <__sflush_r+0xae>
 800e650:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e652:	2e00      	cmp	r6, #0
 800e654:	d045      	beq.n	800e6e2 <__sflush_r+0xae>
 800e656:	2300      	movs	r3, #0
 800e658:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e65c:	682f      	ldr	r7, [r5, #0]
 800e65e:	6a21      	ldr	r1, [r4, #32]
 800e660:	602b      	str	r3, [r5, #0]
 800e662:	d030      	beq.n	800e6c6 <__sflush_r+0x92>
 800e664:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e666:	89a3      	ldrh	r3, [r4, #12]
 800e668:	0759      	lsls	r1, r3, #29
 800e66a:	d505      	bpl.n	800e678 <__sflush_r+0x44>
 800e66c:	6863      	ldr	r3, [r4, #4]
 800e66e:	1ad2      	subs	r2, r2, r3
 800e670:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e672:	b10b      	cbz	r3, 800e678 <__sflush_r+0x44>
 800e674:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e676:	1ad2      	subs	r2, r2, r3
 800e678:	2300      	movs	r3, #0
 800e67a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e67c:	6a21      	ldr	r1, [r4, #32]
 800e67e:	4628      	mov	r0, r5
 800e680:	47b0      	blx	r6
 800e682:	1c43      	adds	r3, r0, #1
 800e684:	89a3      	ldrh	r3, [r4, #12]
 800e686:	d106      	bne.n	800e696 <__sflush_r+0x62>
 800e688:	6829      	ldr	r1, [r5, #0]
 800e68a:	291d      	cmp	r1, #29
 800e68c:	d82b      	bhi.n	800e6e6 <__sflush_r+0xb2>
 800e68e:	4a2a      	ldr	r2, [pc, #168]	@ (800e738 <__sflush_r+0x104>)
 800e690:	410a      	asrs	r2, r1
 800e692:	07d6      	lsls	r6, r2, #31
 800e694:	d427      	bmi.n	800e6e6 <__sflush_r+0xb2>
 800e696:	2200      	movs	r2, #0
 800e698:	6062      	str	r2, [r4, #4]
 800e69a:	04d9      	lsls	r1, r3, #19
 800e69c:	6922      	ldr	r2, [r4, #16]
 800e69e:	6022      	str	r2, [r4, #0]
 800e6a0:	d504      	bpl.n	800e6ac <__sflush_r+0x78>
 800e6a2:	1c42      	adds	r2, r0, #1
 800e6a4:	d101      	bne.n	800e6aa <__sflush_r+0x76>
 800e6a6:	682b      	ldr	r3, [r5, #0]
 800e6a8:	b903      	cbnz	r3, 800e6ac <__sflush_r+0x78>
 800e6aa:	6560      	str	r0, [r4, #84]	@ 0x54
 800e6ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e6ae:	602f      	str	r7, [r5, #0]
 800e6b0:	b1b9      	cbz	r1, 800e6e2 <__sflush_r+0xae>
 800e6b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e6b6:	4299      	cmp	r1, r3
 800e6b8:	d002      	beq.n	800e6c0 <__sflush_r+0x8c>
 800e6ba:	4628      	mov	r0, r5
 800e6bc:	f7fe f9f2 	bl	800caa4 <_free_r>
 800e6c0:	2300      	movs	r3, #0
 800e6c2:	6363      	str	r3, [r4, #52]	@ 0x34
 800e6c4:	e00d      	b.n	800e6e2 <__sflush_r+0xae>
 800e6c6:	2301      	movs	r3, #1
 800e6c8:	4628      	mov	r0, r5
 800e6ca:	47b0      	blx	r6
 800e6cc:	4602      	mov	r2, r0
 800e6ce:	1c50      	adds	r0, r2, #1
 800e6d0:	d1c9      	bne.n	800e666 <__sflush_r+0x32>
 800e6d2:	682b      	ldr	r3, [r5, #0]
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	d0c6      	beq.n	800e666 <__sflush_r+0x32>
 800e6d8:	2b1d      	cmp	r3, #29
 800e6da:	d001      	beq.n	800e6e0 <__sflush_r+0xac>
 800e6dc:	2b16      	cmp	r3, #22
 800e6de:	d11e      	bne.n	800e71e <__sflush_r+0xea>
 800e6e0:	602f      	str	r7, [r5, #0]
 800e6e2:	2000      	movs	r0, #0
 800e6e4:	e022      	b.n	800e72c <__sflush_r+0xf8>
 800e6e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e6ea:	b21b      	sxth	r3, r3
 800e6ec:	e01b      	b.n	800e726 <__sflush_r+0xf2>
 800e6ee:	690f      	ldr	r7, [r1, #16]
 800e6f0:	2f00      	cmp	r7, #0
 800e6f2:	d0f6      	beq.n	800e6e2 <__sflush_r+0xae>
 800e6f4:	0793      	lsls	r3, r2, #30
 800e6f6:	680e      	ldr	r6, [r1, #0]
 800e6f8:	bf08      	it	eq
 800e6fa:	694b      	ldreq	r3, [r1, #20]
 800e6fc:	600f      	str	r7, [r1, #0]
 800e6fe:	bf18      	it	ne
 800e700:	2300      	movne	r3, #0
 800e702:	eba6 0807 	sub.w	r8, r6, r7
 800e706:	608b      	str	r3, [r1, #8]
 800e708:	f1b8 0f00 	cmp.w	r8, #0
 800e70c:	dde9      	ble.n	800e6e2 <__sflush_r+0xae>
 800e70e:	6a21      	ldr	r1, [r4, #32]
 800e710:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e712:	4643      	mov	r3, r8
 800e714:	463a      	mov	r2, r7
 800e716:	4628      	mov	r0, r5
 800e718:	47b0      	blx	r6
 800e71a:	2800      	cmp	r0, #0
 800e71c:	dc08      	bgt.n	800e730 <__sflush_r+0xfc>
 800e71e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e722:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e726:	81a3      	strh	r3, [r4, #12]
 800e728:	f04f 30ff 	mov.w	r0, #4294967295
 800e72c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e730:	4407      	add	r7, r0
 800e732:	eba8 0800 	sub.w	r8, r8, r0
 800e736:	e7e7      	b.n	800e708 <__sflush_r+0xd4>
 800e738:	dfbffffe 	.word	0xdfbffffe

0800e73c <_fflush_r>:
 800e73c:	b538      	push	{r3, r4, r5, lr}
 800e73e:	690b      	ldr	r3, [r1, #16]
 800e740:	4605      	mov	r5, r0
 800e742:	460c      	mov	r4, r1
 800e744:	b913      	cbnz	r3, 800e74c <_fflush_r+0x10>
 800e746:	2500      	movs	r5, #0
 800e748:	4628      	mov	r0, r5
 800e74a:	bd38      	pop	{r3, r4, r5, pc}
 800e74c:	b118      	cbz	r0, 800e756 <_fflush_r+0x1a>
 800e74e:	6a03      	ldr	r3, [r0, #32]
 800e750:	b90b      	cbnz	r3, 800e756 <_fflush_r+0x1a>
 800e752:	f7fd f8d9 	bl	800b908 <__sinit>
 800e756:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	d0f3      	beq.n	800e746 <_fflush_r+0xa>
 800e75e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e760:	07d0      	lsls	r0, r2, #31
 800e762:	d404      	bmi.n	800e76e <_fflush_r+0x32>
 800e764:	0599      	lsls	r1, r3, #22
 800e766:	d402      	bmi.n	800e76e <_fflush_r+0x32>
 800e768:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e76a:	f7fd fba4 	bl	800beb6 <__retarget_lock_acquire_recursive>
 800e76e:	4628      	mov	r0, r5
 800e770:	4621      	mov	r1, r4
 800e772:	f7ff ff5f 	bl	800e634 <__sflush_r>
 800e776:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e778:	07da      	lsls	r2, r3, #31
 800e77a:	4605      	mov	r5, r0
 800e77c:	d4e4      	bmi.n	800e748 <_fflush_r+0xc>
 800e77e:	89a3      	ldrh	r3, [r4, #12]
 800e780:	059b      	lsls	r3, r3, #22
 800e782:	d4e1      	bmi.n	800e748 <_fflush_r+0xc>
 800e784:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e786:	f7fd fb97 	bl	800beb8 <__retarget_lock_release_recursive>
 800e78a:	e7dd      	b.n	800e748 <_fflush_r+0xc>

0800e78c <__swhatbuf_r>:
 800e78c:	b570      	push	{r4, r5, r6, lr}
 800e78e:	460c      	mov	r4, r1
 800e790:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e794:	2900      	cmp	r1, #0
 800e796:	b096      	sub	sp, #88	@ 0x58
 800e798:	4615      	mov	r5, r2
 800e79a:	461e      	mov	r6, r3
 800e79c:	da0d      	bge.n	800e7ba <__swhatbuf_r+0x2e>
 800e79e:	89a3      	ldrh	r3, [r4, #12]
 800e7a0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e7a4:	f04f 0100 	mov.w	r1, #0
 800e7a8:	bf14      	ite	ne
 800e7aa:	2340      	movne	r3, #64	@ 0x40
 800e7ac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e7b0:	2000      	movs	r0, #0
 800e7b2:	6031      	str	r1, [r6, #0]
 800e7b4:	602b      	str	r3, [r5, #0]
 800e7b6:	b016      	add	sp, #88	@ 0x58
 800e7b8:	bd70      	pop	{r4, r5, r6, pc}
 800e7ba:	466a      	mov	r2, sp
 800e7bc:	f000 f874 	bl	800e8a8 <_fstat_r>
 800e7c0:	2800      	cmp	r0, #0
 800e7c2:	dbec      	blt.n	800e79e <__swhatbuf_r+0x12>
 800e7c4:	9901      	ldr	r1, [sp, #4]
 800e7c6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e7ca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e7ce:	4259      	negs	r1, r3
 800e7d0:	4159      	adcs	r1, r3
 800e7d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e7d6:	e7eb      	b.n	800e7b0 <__swhatbuf_r+0x24>

0800e7d8 <__smakebuf_r>:
 800e7d8:	898b      	ldrh	r3, [r1, #12]
 800e7da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e7dc:	079d      	lsls	r5, r3, #30
 800e7de:	4606      	mov	r6, r0
 800e7e0:	460c      	mov	r4, r1
 800e7e2:	d507      	bpl.n	800e7f4 <__smakebuf_r+0x1c>
 800e7e4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e7e8:	6023      	str	r3, [r4, #0]
 800e7ea:	6123      	str	r3, [r4, #16]
 800e7ec:	2301      	movs	r3, #1
 800e7ee:	6163      	str	r3, [r4, #20]
 800e7f0:	b003      	add	sp, #12
 800e7f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e7f4:	ab01      	add	r3, sp, #4
 800e7f6:	466a      	mov	r2, sp
 800e7f8:	f7ff ffc8 	bl	800e78c <__swhatbuf_r>
 800e7fc:	9f00      	ldr	r7, [sp, #0]
 800e7fe:	4605      	mov	r5, r0
 800e800:	4639      	mov	r1, r7
 800e802:	4630      	mov	r0, r6
 800e804:	f7fc f926 	bl	800aa54 <_malloc_r>
 800e808:	b948      	cbnz	r0, 800e81e <__smakebuf_r+0x46>
 800e80a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e80e:	059a      	lsls	r2, r3, #22
 800e810:	d4ee      	bmi.n	800e7f0 <__smakebuf_r+0x18>
 800e812:	f023 0303 	bic.w	r3, r3, #3
 800e816:	f043 0302 	orr.w	r3, r3, #2
 800e81a:	81a3      	strh	r3, [r4, #12]
 800e81c:	e7e2      	b.n	800e7e4 <__smakebuf_r+0xc>
 800e81e:	89a3      	ldrh	r3, [r4, #12]
 800e820:	6020      	str	r0, [r4, #0]
 800e822:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e826:	81a3      	strh	r3, [r4, #12]
 800e828:	9b01      	ldr	r3, [sp, #4]
 800e82a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e82e:	b15b      	cbz	r3, 800e848 <__smakebuf_r+0x70>
 800e830:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e834:	4630      	mov	r0, r6
 800e836:	f000 f849 	bl	800e8cc <_isatty_r>
 800e83a:	b128      	cbz	r0, 800e848 <__smakebuf_r+0x70>
 800e83c:	89a3      	ldrh	r3, [r4, #12]
 800e83e:	f023 0303 	bic.w	r3, r3, #3
 800e842:	f043 0301 	orr.w	r3, r3, #1
 800e846:	81a3      	strh	r3, [r4, #12]
 800e848:	89a3      	ldrh	r3, [r4, #12]
 800e84a:	431d      	orrs	r5, r3
 800e84c:	81a5      	strh	r5, [r4, #12]
 800e84e:	e7cf      	b.n	800e7f0 <__smakebuf_r+0x18>

0800e850 <memmove>:
 800e850:	4288      	cmp	r0, r1
 800e852:	b510      	push	{r4, lr}
 800e854:	eb01 0402 	add.w	r4, r1, r2
 800e858:	d902      	bls.n	800e860 <memmove+0x10>
 800e85a:	4284      	cmp	r4, r0
 800e85c:	4623      	mov	r3, r4
 800e85e:	d807      	bhi.n	800e870 <memmove+0x20>
 800e860:	1e43      	subs	r3, r0, #1
 800e862:	42a1      	cmp	r1, r4
 800e864:	d008      	beq.n	800e878 <memmove+0x28>
 800e866:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e86a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e86e:	e7f8      	b.n	800e862 <memmove+0x12>
 800e870:	4402      	add	r2, r0
 800e872:	4601      	mov	r1, r0
 800e874:	428a      	cmp	r2, r1
 800e876:	d100      	bne.n	800e87a <memmove+0x2a>
 800e878:	bd10      	pop	{r4, pc}
 800e87a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e87e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e882:	e7f7      	b.n	800e874 <memmove+0x24>

0800e884 <strncmp>:
 800e884:	b510      	push	{r4, lr}
 800e886:	b16a      	cbz	r2, 800e8a4 <strncmp+0x20>
 800e888:	3901      	subs	r1, #1
 800e88a:	1884      	adds	r4, r0, r2
 800e88c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e890:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e894:	429a      	cmp	r2, r3
 800e896:	d103      	bne.n	800e8a0 <strncmp+0x1c>
 800e898:	42a0      	cmp	r0, r4
 800e89a:	d001      	beq.n	800e8a0 <strncmp+0x1c>
 800e89c:	2a00      	cmp	r2, #0
 800e89e:	d1f5      	bne.n	800e88c <strncmp+0x8>
 800e8a0:	1ad0      	subs	r0, r2, r3
 800e8a2:	bd10      	pop	{r4, pc}
 800e8a4:	4610      	mov	r0, r2
 800e8a6:	e7fc      	b.n	800e8a2 <strncmp+0x1e>

0800e8a8 <_fstat_r>:
 800e8a8:	b538      	push	{r3, r4, r5, lr}
 800e8aa:	4d07      	ldr	r5, [pc, #28]	@ (800e8c8 <_fstat_r+0x20>)
 800e8ac:	2300      	movs	r3, #0
 800e8ae:	4604      	mov	r4, r0
 800e8b0:	4608      	mov	r0, r1
 800e8b2:	4611      	mov	r1, r2
 800e8b4:	602b      	str	r3, [r5, #0]
 800e8b6:	f7f2 fd7b 	bl	80013b0 <_fstat>
 800e8ba:	1c43      	adds	r3, r0, #1
 800e8bc:	d102      	bne.n	800e8c4 <_fstat_r+0x1c>
 800e8be:	682b      	ldr	r3, [r5, #0]
 800e8c0:	b103      	cbz	r3, 800e8c4 <_fstat_r+0x1c>
 800e8c2:	6023      	str	r3, [r4, #0]
 800e8c4:	bd38      	pop	{r3, r4, r5, pc}
 800e8c6:	bf00      	nop
 800e8c8:	24004e84 	.word	0x24004e84

0800e8cc <_isatty_r>:
 800e8cc:	b538      	push	{r3, r4, r5, lr}
 800e8ce:	4d06      	ldr	r5, [pc, #24]	@ (800e8e8 <_isatty_r+0x1c>)
 800e8d0:	2300      	movs	r3, #0
 800e8d2:	4604      	mov	r4, r0
 800e8d4:	4608      	mov	r0, r1
 800e8d6:	602b      	str	r3, [r5, #0]
 800e8d8:	f7f2 fd7a 	bl	80013d0 <_isatty>
 800e8dc:	1c43      	adds	r3, r0, #1
 800e8de:	d102      	bne.n	800e8e6 <_isatty_r+0x1a>
 800e8e0:	682b      	ldr	r3, [r5, #0]
 800e8e2:	b103      	cbz	r3, 800e8e6 <_isatty_r+0x1a>
 800e8e4:	6023      	str	r3, [r4, #0]
 800e8e6:	bd38      	pop	{r3, r4, r5, pc}
 800e8e8:	24004e84 	.word	0x24004e84
 800e8ec:	00000000 	.word	0x00000000

0800e8f0 <nan>:
 800e8f0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800e8f8 <nan+0x8>
 800e8f4:	4770      	bx	lr
 800e8f6:	bf00      	nop
 800e8f8:	00000000 	.word	0x00000000
 800e8fc:	7ff80000 	.word	0x7ff80000

0800e900 <_calloc_r>:
 800e900:	b570      	push	{r4, r5, r6, lr}
 800e902:	fba1 5402 	umull	r5, r4, r1, r2
 800e906:	b93c      	cbnz	r4, 800e918 <_calloc_r+0x18>
 800e908:	4629      	mov	r1, r5
 800e90a:	f7fc f8a3 	bl	800aa54 <_malloc_r>
 800e90e:	4606      	mov	r6, r0
 800e910:	b928      	cbnz	r0, 800e91e <_calloc_r+0x1e>
 800e912:	2600      	movs	r6, #0
 800e914:	4630      	mov	r0, r6
 800e916:	bd70      	pop	{r4, r5, r6, pc}
 800e918:	220c      	movs	r2, #12
 800e91a:	6002      	str	r2, [r0, #0]
 800e91c:	e7f9      	b.n	800e912 <_calloc_r+0x12>
 800e91e:	462a      	mov	r2, r5
 800e920:	4621      	mov	r1, r4
 800e922:	f7fd f9a1 	bl	800bc68 <memset>
 800e926:	e7f5      	b.n	800e914 <_calloc_r+0x14>

0800e928 <rshift>:
 800e928:	6903      	ldr	r3, [r0, #16]
 800e92a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e92e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e932:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e936:	f100 0414 	add.w	r4, r0, #20
 800e93a:	dd45      	ble.n	800e9c8 <rshift+0xa0>
 800e93c:	f011 011f 	ands.w	r1, r1, #31
 800e940:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e944:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e948:	d10c      	bne.n	800e964 <rshift+0x3c>
 800e94a:	f100 0710 	add.w	r7, r0, #16
 800e94e:	4629      	mov	r1, r5
 800e950:	42b1      	cmp	r1, r6
 800e952:	d334      	bcc.n	800e9be <rshift+0x96>
 800e954:	1a9b      	subs	r3, r3, r2
 800e956:	009b      	lsls	r3, r3, #2
 800e958:	1eea      	subs	r2, r5, #3
 800e95a:	4296      	cmp	r6, r2
 800e95c:	bf38      	it	cc
 800e95e:	2300      	movcc	r3, #0
 800e960:	4423      	add	r3, r4
 800e962:	e015      	b.n	800e990 <rshift+0x68>
 800e964:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e968:	f1c1 0820 	rsb	r8, r1, #32
 800e96c:	40cf      	lsrs	r7, r1
 800e96e:	f105 0e04 	add.w	lr, r5, #4
 800e972:	46a1      	mov	r9, r4
 800e974:	4576      	cmp	r6, lr
 800e976:	46f4      	mov	ip, lr
 800e978:	d815      	bhi.n	800e9a6 <rshift+0x7e>
 800e97a:	1a9a      	subs	r2, r3, r2
 800e97c:	0092      	lsls	r2, r2, #2
 800e97e:	3a04      	subs	r2, #4
 800e980:	3501      	adds	r5, #1
 800e982:	42ae      	cmp	r6, r5
 800e984:	bf38      	it	cc
 800e986:	2200      	movcc	r2, #0
 800e988:	18a3      	adds	r3, r4, r2
 800e98a:	50a7      	str	r7, [r4, r2]
 800e98c:	b107      	cbz	r7, 800e990 <rshift+0x68>
 800e98e:	3304      	adds	r3, #4
 800e990:	1b1a      	subs	r2, r3, r4
 800e992:	42a3      	cmp	r3, r4
 800e994:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e998:	bf08      	it	eq
 800e99a:	2300      	moveq	r3, #0
 800e99c:	6102      	str	r2, [r0, #16]
 800e99e:	bf08      	it	eq
 800e9a0:	6143      	streq	r3, [r0, #20]
 800e9a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e9a6:	f8dc c000 	ldr.w	ip, [ip]
 800e9aa:	fa0c fc08 	lsl.w	ip, ip, r8
 800e9ae:	ea4c 0707 	orr.w	r7, ip, r7
 800e9b2:	f849 7b04 	str.w	r7, [r9], #4
 800e9b6:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e9ba:	40cf      	lsrs	r7, r1
 800e9bc:	e7da      	b.n	800e974 <rshift+0x4c>
 800e9be:	f851 cb04 	ldr.w	ip, [r1], #4
 800e9c2:	f847 cf04 	str.w	ip, [r7, #4]!
 800e9c6:	e7c3      	b.n	800e950 <rshift+0x28>
 800e9c8:	4623      	mov	r3, r4
 800e9ca:	e7e1      	b.n	800e990 <rshift+0x68>

0800e9cc <__hexdig_fun>:
 800e9cc:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800e9d0:	2b09      	cmp	r3, #9
 800e9d2:	d802      	bhi.n	800e9da <__hexdig_fun+0xe>
 800e9d4:	3820      	subs	r0, #32
 800e9d6:	b2c0      	uxtb	r0, r0
 800e9d8:	4770      	bx	lr
 800e9da:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800e9de:	2b05      	cmp	r3, #5
 800e9e0:	d801      	bhi.n	800e9e6 <__hexdig_fun+0x1a>
 800e9e2:	3847      	subs	r0, #71	@ 0x47
 800e9e4:	e7f7      	b.n	800e9d6 <__hexdig_fun+0xa>
 800e9e6:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800e9ea:	2b05      	cmp	r3, #5
 800e9ec:	d801      	bhi.n	800e9f2 <__hexdig_fun+0x26>
 800e9ee:	3827      	subs	r0, #39	@ 0x27
 800e9f0:	e7f1      	b.n	800e9d6 <__hexdig_fun+0xa>
 800e9f2:	2000      	movs	r0, #0
 800e9f4:	4770      	bx	lr
	...

0800e9f8 <__gethex>:
 800e9f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9fc:	b085      	sub	sp, #20
 800e9fe:	468a      	mov	sl, r1
 800ea00:	9302      	str	r3, [sp, #8]
 800ea02:	680b      	ldr	r3, [r1, #0]
 800ea04:	9001      	str	r0, [sp, #4]
 800ea06:	4690      	mov	r8, r2
 800ea08:	1c9c      	adds	r4, r3, #2
 800ea0a:	46a1      	mov	r9, r4
 800ea0c:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ea10:	2830      	cmp	r0, #48	@ 0x30
 800ea12:	d0fa      	beq.n	800ea0a <__gethex+0x12>
 800ea14:	eba9 0303 	sub.w	r3, r9, r3
 800ea18:	f1a3 0b02 	sub.w	fp, r3, #2
 800ea1c:	f7ff ffd6 	bl	800e9cc <__hexdig_fun>
 800ea20:	4605      	mov	r5, r0
 800ea22:	2800      	cmp	r0, #0
 800ea24:	d168      	bne.n	800eaf8 <__gethex+0x100>
 800ea26:	49a0      	ldr	r1, [pc, #640]	@ (800eca8 <__gethex+0x2b0>)
 800ea28:	2201      	movs	r2, #1
 800ea2a:	4648      	mov	r0, r9
 800ea2c:	f7ff ff2a 	bl	800e884 <strncmp>
 800ea30:	4607      	mov	r7, r0
 800ea32:	2800      	cmp	r0, #0
 800ea34:	d167      	bne.n	800eb06 <__gethex+0x10e>
 800ea36:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ea3a:	4626      	mov	r6, r4
 800ea3c:	f7ff ffc6 	bl	800e9cc <__hexdig_fun>
 800ea40:	2800      	cmp	r0, #0
 800ea42:	d062      	beq.n	800eb0a <__gethex+0x112>
 800ea44:	4623      	mov	r3, r4
 800ea46:	7818      	ldrb	r0, [r3, #0]
 800ea48:	2830      	cmp	r0, #48	@ 0x30
 800ea4a:	4699      	mov	r9, r3
 800ea4c:	f103 0301 	add.w	r3, r3, #1
 800ea50:	d0f9      	beq.n	800ea46 <__gethex+0x4e>
 800ea52:	f7ff ffbb 	bl	800e9cc <__hexdig_fun>
 800ea56:	fab0 f580 	clz	r5, r0
 800ea5a:	096d      	lsrs	r5, r5, #5
 800ea5c:	f04f 0b01 	mov.w	fp, #1
 800ea60:	464a      	mov	r2, r9
 800ea62:	4616      	mov	r6, r2
 800ea64:	3201      	adds	r2, #1
 800ea66:	7830      	ldrb	r0, [r6, #0]
 800ea68:	f7ff ffb0 	bl	800e9cc <__hexdig_fun>
 800ea6c:	2800      	cmp	r0, #0
 800ea6e:	d1f8      	bne.n	800ea62 <__gethex+0x6a>
 800ea70:	498d      	ldr	r1, [pc, #564]	@ (800eca8 <__gethex+0x2b0>)
 800ea72:	2201      	movs	r2, #1
 800ea74:	4630      	mov	r0, r6
 800ea76:	f7ff ff05 	bl	800e884 <strncmp>
 800ea7a:	2800      	cmp	r0, #0
 800ea7c:	d13f      	bne.n	800eafe <__gethex+0x106>
 800ea7e:	b944      	cbnz	r4, 800ea92 <__gethex+0x9a>
 800ea80:	1c74      	adds	r4, r6, #1
 800ea82:	4622      	mov	r2, r4
 800ea84:	4616      	mov	r6, r2
 800ea86:	3201      	adds	r2, #1
 800ea88:	7830      	ldrb	r0, [r6, #0]
 800ea8a:	f7ff ff9f 	bl	800e9cc <__hexdig_fun>
 800ea8e:	2800      	cmp	r0, #0
 800ea90:	d1f8      	bne.n	800ea84 <__gethex+0x8c>
 800ea92:	1ba4      	subs	r4, r4, r6
 800ea94:	00a7      	lsls	r7, r4, #2
 800ea96:	7833      	ldrb	r3, [r6, #0]
 800ea98:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ea9c:	2b50      	cmp	r3, #80	@ 0x50
 800ea9e:	d13e      	bne.n	800eb1e <__gethex+0x126>
 800eaa0:	7873      	ldrb	r3, [r6, #1]
 800eaa2:	2b2b      	cmp	r3, #43	@ 0x2b
 800eaa4:	d033      	beq.n	800eb0e <__gethex+0x116>
 800eaa6:	2b2d      	cmp	r3, #45	@ 0x2d
 800eaa8:	d034      	beq.n	800eb14 <__gethex+0x11c>
 800eaaa:	1c71      	adds	r1, r6, #1
 800eaac:	2400      	movs	r4, #0
 800eaae:	7808      	ldrb	r0, [r1, #0]
 800eab0:	f7ff ff8c 	bl	800e9cc <__hexdig_fun>
 800eab4:	1e43      	subs	r3, r0, #1
 800eab6:	b2db      	uxtb	r3, r3
 800eab8:	2b18      	cmp	r3, #24
 800eaba:	d830      	bhi.n	800eb1e <__gethex+0x126>
 800eabc:	f1a0 0210 	sub.w	r2, r0, #16
 800eac0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800eac4:	f7ff ff82 	bl	800e9cc <__hexdig_fun>
 800eac8:	f100 3cff 	add.w	ip, r0, #4294967295
 800eacc:	fa5f fc8c 	uxtb.w	ip, ip
 800ead0:	f1bc 0f18 	cmp.w	ip, #24
 800ead4:	f04f 030a 	mov.w	r3, #10
 800ead8:	d91e      	bls.n	800eb18 <__gethex+0x120>
 800eada:	b104      	cbz	r4, 800eade <__gethex+0xe6>
 800eadc:	4252      	negs	r2, r2
 800eade:	4417      	add	r7, r2
 800eae0:	f8ca 1000 	str.w	r1, [sl]
 800eae4:	b1ed      	cbz	r5, 800eb22 <__gethex+0x12a>
 800eae6:	f1bb 0f00 	cmp.w	fp, #0
 800eaea:	bf0c      	ite	eq
 800eaec:	2506      	moveq	r5, #6
 800eaee:	2500      	movne	r5, #0
 800eaf0:	4628      	mov	r0, r5
 800eaf2:	b005      	add	sp, #20
 800eaf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eaf8:	2500      	movs	r5, #0
 800eafa:	462c      	mov	r4, r5
 800eafc:	e7b0      	b.n	800ea60 <__gethex+0x68>
 800eafe:	2c00      	cmp	r4, #0
 800eb00:	d1c7      	bne.n	800ea92 <__gethex+0x9a>
 800eb02:	4627      	mov	r7, r4
 800eb04:	e7c7      	b.n	800ea96 <__gethex+0x9e>
 800eb06:	464e      	mov	r6, r9
 800eb08:	462f      	mov	r7, r5
 800eb0a:	2501      	movs	r5, #1
 800eb0c:	e7c3      	b.n	800ea96 <__gethex+0x9e>
 800eb0e:	2400      	movs	r4, #0
 800eb10:	1cb1      	adds	r1, r6, #2
 800eb12:	e7cc      	b.n	800eaae <__gethex+0xb6>
 800eb14:	2401      	movs	r4, #1
 800eb16:	e7fb      	b.n	800eb10 <__gethex+0x118>
 800eb18:	fb03 0002 	mla	r0, r3, r2, r0
 800eb1c:	e7ce      	b.n	800eabc <__gethex+0xc4>
 800eb1e:	4631      	mov	r1, r6
 800eb20:	e7de      	b.n	800eae0 <__gethex+0xe8>
 800eb22:	eba6 0309 	sub.w	r3, r6, r9
 800eb26:	3b01      	subs	r3, #1
 800eb28:	4629      	mov	r1, r5
 800eb2a:	2b07      	cmp	r3, #7
 800eb2c:	dc0a      	bgt.n	800eb44 <__gethex+0x14c>
 800eb2e:	9801      	ldr	r0, [sp, #4]
 800eb30:	f7fe f802 	bl	800cb38 <_Balloc>
 800eb34:	4604      	mov	r4, r0
 800eb36:	b940      	cbnz	r0, 800eb4a <__gethex+0x152>
 800eb38:	4b5c      	ldr	r3, [pc, #368]	@ (800ecac <__gethex+0x2b4>)
 800eb3a:	4602      	mov	r2, r0
 800eb3c:	21e4      	movs	r1, #228	@ 0xe4
 800eb3e:	485c      	ldr	r0, [pc, #368]	@ (800ecb0 <__gethex+0x2b8>)
 800eb40:	f7fb ff38 	bl	800a9b4 <__assert_func>
 800eb44:	3101      	adds	r1, #1
 800eb46:	105b      	asrs	r3, r3, #1
 800eb48:	e7ef      	b.n	800eb2a <__gethex+0x132>
 800eb4a:	f100 0a14 	add.w	sl, r0, #20
 800eb4e:	2300      	movs	r3, #0
 800eb50:	4655      	mov	r5, sl
 800eb52:	469b      	mov	fp, r3
 800eb54:	45b1      	cmp	r9, r6
 800eb56:	d337      	bcc.n	800ebc8 <__gethex+0x1d0>
 800eb58:	f845 bb04 	str.w	fp, [r5], #4
 800eb5c:	eba5 050a 	sub.w	r5, r5, sl
 800eb60:	10ad      	asrs	r5, r5, #2
 800eb62:	6125      	str	r5, [r4, #16]
 800eb64:	4658      	mov	r0, fp
 800eb66:	f7fe f8d9 	bl	800cd1c <__hi0bits>
 800eb6a:	016d      	lsls	r5, r5, #5
 800eb6c:	f8d8 6000 	ldr.w	r6, [r8]
 800eb70:	1a2d      	subs	r5, r5, r0
 800eb72:	42b5      	cmp	r5, r6
 800eb74:	dd54      	ble.n	800ec20 <__gethex+0x228>
 800eb76:	1bad      	subs	r5, r5, r6
 800eb78:	4629      	mov	r1, r5
 800eb7a:	4620      	mov	r0, r4
 800eb7c:	f7fe fc6a 	bl	800d454 <__any_on>
 800eb80:	4681      	mov	r9, r0
 800eb82:	b178      	cbz	r0, 800eba4 <__gethex+0x1ac>
 800eb84:	1e6b      	subs	r3, r5, #1
 800eb86:	1159      	asrs	r1, r3, #5
 800eb88:	f003 021f 	and.w	r2, r3, #31
 800eb8c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800eb90:	f04f 0901 	mov.w	r9, #1
 800eb94:	fa09 f202 	lsl.w	r2, r9, r2
 800eb98:	420a      	tst	r2, r1
 800eb9a:	d003      	beq.n	800eba4 <__gethex+0x1ac>
 800eb9c:	454b      	cmp	r3, r9
 800eb9e:	dc36      	bgt.n	800ec0e <__gethex+0x216>
 800eba0:	f04f 0902 	mov.w	r9, #2
 800eba4:	4629      	mov	r1, r5
 800eba6:	4620      	mov	r0, r4
 800eba8:	f7ff febe 	bl	800e928 <rshift>
 800ebac:	442f      	add	r7, r5
 800ebae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ebb2:	42bb      	cmp	r3, r7
 800ebb4:	da42      	bge.n	800ec3c <__gethex+0x244>
 800ebb6:	9801      	ldr	r0, [sp, #4]
 800ebb8:	4621      	mov	r1, r4
 800ebba:	f7fd fffd 	bl	800cbb8 <_Bfree>
 800ebbe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ebc0:	2300      	movs	r3, #0
 800ebc2:	6013      	str	r3, [r2, #0]
 800ebc4:	25a3      	movs	r5, #163	@ 0xa3
 800ebc6:	e793      	b.n	800eaf0 <__gethex+0xf8>
 800ebc8:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ebcc:	2a2e      	cmp	r2, #46	@ 0x2e
 800ebce:	d012      	beq.n	800ebf6 <__gethex+0x1fe>
 800ebd0:	2b20      	cmp	r3, #32
 800ebd2:	d104      	bne.n	800ebde <__gethex+0x1e6>
 800ebd4:	f845 bb04 	str.w	fp, [r5], #4
 800ebd8:	f04f 0b00 	mov.w	fp, #0
 800ebdc:	465b      	mov	r3, fp
 800ebde:	7830      	ldrb	r0, [r6, #0]
 800ebe0:	9303      	str	r3, [sp, #12]
 800ebe2:	f7ff fef3 	bl	800e9cc <__hexdig_fun>
 800ebe6:	9b03      	ldr	r3, [sp, #12]
 800ebe8:	f000 000f 	and.w	r0, r0, #15
 800ebec:	4098      	lsls	r0, r3
 800ebee:	ea4b 0b00 	orr.w	fp, fp, r0
 800ebf2:	3304      	adds	r3, #4
 800ebf4:	e7ae      	b.n	800eb54 <__gethex+0x15c>
 800ebf6:	45b1      	cmp	r9, r6
 800ebf8:	d8ea      	bhi.n	800ebd0 <__gethex+0x1d8>
 800ebfa:	492b      	ldr	r1, [pc, #172]	@ (800eca8 <__gethex+0x2b0>)
 800ebfc:	9303      	str	r3, [sp, #12]
 800ebfe:	2201      	movs	r2, #1
 800ec00:	4630      	mov	r0, r6
 800ec02:	f7ff fe3f 	bl	800e884 <strncmp>
 800ec06:	9b03      	ldr	r3, [sp, #12]
 800ec08:	2800      	cmp	r0, #0
 800ec0a:	d1e1      	bne.n	800ebd0 <__gethex+0x1d8>
 800ec0c:	e7a2      	b.n	800eb54 <__gethex+0x15c>
 800ec0e:	1ea9      	subs	r1, r5, #2
 800ec10:	4620      	mov	r0, r4
 800ec12:	f7fe fc1f 	bl	800d454 <__any_on>
 800ec16:	2800      	cmp	r0, #0
 800ec18:	d0c2      	beq.n	800eba0 <__gethex+0x1a8>
 800ec1a:	f04f 0903 	mov.w	r9, #3
 800ec1e:	e7c1      	b.n	800eba4 <__gethex+0x1ac>
 800ec20:	da09      	bge.n	800ec36 <__gethex+0x23e>
 800ec22:	1b75      	subs	r5, r6, r5
 800ec24:	4621      	mov	r1, r4
 800ec26:	9801      	ldr	r0, [sp, #4]
 800ec28:	462a      	mov	r2, r5
 800ec2a:	f7fe f9dd 	bl	800cfe8 <__lshift>
 800ec2e:	1b7f      	subs	r7, r7, r5
 800ec30:	4604      	mov	r4, r0
 800ec32:	f100 0a14 	add.w	sl, r0, #20
 800ec36:	f04f 0900 	mov.w	r9, #0
 800ec3a:	e7b8      	b.n	800ebae <__gethex+0x1b6>
 800ec3c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ec40:	42bd      	cmp	r5, r7
 800ec42:	dd6f      	ble.n	800ed24 <__gethex+0x32c>
 800ec44:	1bed      	subs	r5, r5, r7
 800ec46:	42ae      	cmp	r6, r5
 800ec48:	dc34      	bgt.n	800ecb4 <__gethex+0x2bc>
 800ec4a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ec4e:	2b02      	cmp	r3, #2
 800ec50:	d022      	beq.n	800ec98 <__gethex+0x2a0>
 800ec52:	2b03      	cmp	r3, #3
 800ec54:	d024      	beq.n	800eca0 <__gethex+0x2a8>
 800ec56:	2b01      	cmp	r3, #1
 800ec58:	d115      	bne.n	800ec86 <__gethex+0x28e>
 800ec5a:	42ae      	cmp	r6, r5
 800ec5c:	d113      	bne.n	800ec86 <__gethex+0x28e>
 800ec5e:	2e01      	cmp	r6, #1
 800ec60:	d10b      	bne.n	800ec7a <__gethex+0x282>
 800ec62:	9a02      	ldr	r2, [sp, #8]
 800ec64:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ec68:	6013      	str	r3, [r2, #0]
 800ec6a:	2301      	movs	r3, #1
 800ec6c:	6123      	str	r3, [r4, #16]
 800ec6e:	f8ca 3000 	str.w	r3, [sl]
 800ec72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ec74:	2562      	movs	r5, #98	@ 0x62
 800ec76:	601c      	str	r4, [r3, #0]
 800ec78:	e73a      	b.n	800eaf0 <__gethex+0xf8>
 800ec7a:	1e71      	subs	r1, r6, #1
 800ec7c:	4620      	mov	r0, r4
 800ec7e:	f7fe fbe9 	bl	800d454 <__any_on>
 800ec82:	2800      	cmp	r0, #0
 800ec84:	d1ed      	bne.n	800ec62 <__gethex+0x26a>
 800ec86:	9801      	ldr	r0, [sp, #4]
 800ec88:	4621      	mov	r1, r4
 800ec8a:	f7fd ff95 	bl	800cbb8 <_Bfree>
 800ec8e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ec90:	2300      	movs	r3, #0
 800ec92:	6013      	str	r3, [r2, #0]
 800ec94:	2550      	movs	r5, #80	@ 0x50
 800ec96:	e72b      	b.n	800eaf0 <__gethex+0xf8>
 800ec98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d1f3      	bne.n	800ec86 <__gethex+0x28e>
 800ec9e:	e7e0      	b.n	800ec62 <__gethex+0x26a>
 800eca0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eca2:	2b00      	cmp	r3, #0
 800eca4:	d1dd      	bne.n	800ec62 <__gethex+0x26a>
 800eca6:	e7ee      	b.n	800ec86 <__gethex+0x28e>
 800eca8:	0800f510 	.word	0x0800f510
 800ecac:	0800f3a5 	.word	0x0800f3a5
 800ecb0:	0800f682 	.word	0x0800f682
 800ecb4:	1e6f      	subs	r7, r5, #1
 800ecb6:	f1b9 0f00 	cmp.w	r9, #0
 800ecba:	d130      	bne.n	800ed1e <__gethex+0x326>
 800ecbc:	b127      	cbz	r7, 800ecc8 <__gethex+0x2d0>
 800ecbe:	4639      	mov	r1, r7
 800ecc0:	4620      	mov	r0, r4
 800ecc2:	f7fe fbc7 	bl	800d454 <__any_on>
 800ecc6:	4681      	mov	r9, r0
 800ecc8:	117a      	asrs	r2, r7, #5
 800ecca:	2301      	movs	r3, #1
 800eccc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ecd0:	f007 071f 	and.w	r7, r7, #31
 800ecd4:	40bb      	lsls	r3, r7
 800ecd6:	4213      	tst	r3, r2
 800ecd8:	4629      	mov	r1, r5
 800ecda:	4620      	mov	r0, r4
 800ecdc:	bf18      	it	ne
 800ecde:	f049 0902 	orrne.w	r9, r9, #2
 800ece2:	f7ff fe21 	bl	800e928 <rshift>
 800ece6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ecea:	1b76      	subs	r6, r6, r5
 800ecec:	2502      	movs	r5, #2
 800ecee:	f1b9 0f00 	cmp.w	r9, #0
 800ecf2:	d047      	beq.n	800ed84 <__gethex+0x38c>
 800ecf4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ecf8:	2b02      	cmp	r3, #2
 800ecfa:	d015      	beq.n	800ed28 <__gethex+0x330>
 800ecfc:	2b03      	cmp	r3, #3
 800ecfe:	d017      	beq.n	800ed30 <__gethex+0x338>
 800ed00:	2b01      	cmp	r3, #1
 800ed02:	d109      	bne.n	800ed18 <__gethex+0x320>
 800ed04:	f019 0f02 	tst.w	r9, #2
 800ed08:	d006      	beq.n	800ed18 <__gethex+0x320>
 800ed0a:	f8da 3000 	ldr.w	r3, [sl]
 800ed0e:	ea49 0903 	orr.w	r9, r9, r3
 800ed12:	f019 0f01 	tst.w	r9, #1
 800ed16:	d10e      	bne.n	800ed36 <__gethex+0x33e>
 800ed18:	f045 0510 	orr.w	r5, r5, #16
 800ed1c:	e032      	b.n	800ed84 <__gethex+0x38c>
 800ed1e:	f04f 0901 	mov.w	r9, #1
 800ed22:	e7d1      	b.n	800ecc8 <__gethex+0x2d0>
 800ed24:	2501      	movs	r5, #1
 800ed26:	e7e2      	b.n	800ecee <__gethex+0x2f6>
 800ed28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ed2a:	f1c3 0301 	rsb	r3, r3, #1
 800ed2e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ed30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d0f0      	beq.n	800ed18 <__gethex+0x320>
 800ed36:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ed3a:	f104 0314 	add.w	r3, r4, #20
 800ed3e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ed42:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ed46:	f04f 0c00 	mov.w	ip, #0
 800ed4a:	4618      	mov	r0, r3
 800ed4c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ed50:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ed54:	d01b      	beq.n	800ed8e <__gethex+0x396>
 800ed56:	3201      	adds	r2, #1
 800ed58:	6002      	str	r2, [r0, #0]
 800ed5a:	2d02      	cmp	r5, #2
 800ed5c:	f104 0314 	add.w	r3, r4, #20
 800ed60:	d13c      	bne.n	800eddc <__gethex+0x3e4>
 800ed62:	f8d8 2000 	ldr.w	r2, [r8]
 800ed66:	3a01      	subs	r2, #1
 800ed68:	42b2      	cmp	r2, r6
 800ed6a:	d109      	bne.n	800ed80 <__gethex+0x388>
 800ed6c:	1171      	asrs	r1, r6, #5
 800ed6e:	2201      	movs	r2, #1
 800ed70:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ed74:	f006 061f 	and.w	r6, r6, #31
 800ed78:	fa02 f606 	lsl.w	r6, r2, r6
 800ed7c:	421e      	tst	r6, r3
 800ed7e:	d13a      	bne.n	800edf6 <__gethex+0x3fe>
 800ed80:	f045 0520 	orr.w	r5, r5, #32
 800ed84:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ed86:	601c      	str	r4, [r3, #0]
 800ed88:	9b02      	ldr	r3, [sp, #8]
 800ed8a:	601f      	str	r7, [r3, #0]
 800ed8c:	e6b0      	b.n	800eaf0 <__gethex+0xf8>
 800ed8e:	4299      	cmp	r1, r3
 800ed90:	f843 cc04 	str.w	ip, [r3, #-4]
 800ed94:	d8d9      	bhi.n	800ed4a <__gethex+0x352>
 800ed96:	68a3      	ldr	r3, [r4, #8]
 800ed98:	459b      	cmp	fp, r3
 800ed9a:	db17      	blt.n	800edcc <__gethex+0x3d4>
 800ed9c:	6861      	ldr	r1, [r4, #4]
 800ed9e:	9801      	ldr	r0, [sp, #4]
 800eda0:	3101      	adds	r1, #1
 800eda2:	f7fd fec9 	bl	800cb38 <_Balloc>
 800eda6:	4681      	mov	r9, r0
 800eda8:	b918      	cbnz	r0, 800edb2 <__gethex+0x3ba>
 800edaa:	4b1a      	ldr	r3, [pc, #104]	@ (800ee14 <__gethex+0x41c>)
 800edac:	4602      	mov	r2, r0
 800edae:	2184      	movs	r1, #132	@ 0x84
 800edb0:	e6c5      	b.n	800eb3e <__gethex+0x146>
 800edb2:	6922      	ldr	r2, [r4, #16]
 800edb4:	3202      	adds	r2, #2
 800edb6:	f104 010c 	add.w	r1, r4, #12
 800edba:	0092      	lsls	r2, r2, #2
 800edbc:	300c      	adds	r0, #12
 800edbe:	f7fd f87c 	bl	800beba <memcpy>
 800edc2:	4621      	mov	r1, r4
 800edc4:	9801      	ldr	r0, [sp, #4]
 800edc6:	f7fd fef7 	bl	800cbb8 <_Bfree>
 800edca:	464c      	mov	r4, r9
 800edcc:	6923      	ldr	r3, [r4, #16]
 800edce:	1c5a      	adds	r2, r3, #1
 800edd0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800edd4:	6122      	str	r2, [r4, #16]
 800edd6:	2201      	movs	r2, #1
 800edd8:	615a      	str	r2, [r3, #20]
 800edda:	e7be      	b.n	800ed5a <__gethex+0x362>
 800eddc:	6922      	ldr	r2, [r4, #16]
 800edde:	455a      	cmp	r2, fp
 800ede0:	dd0b      	ble.n	800edfa <__gethex+0x402>
 800ede2:	2101      	movs	r1, #1
 800ede4:	4620      	mov	r0, r4
 800ede6:	f7ff fd9f 	bl	800e928 <rshift>
 800edea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800edee:	3701      	adds	r7, #1
 800edf0:	42bb      	cmp	r3, r7
 800edf2:	f6ff aee0 	blt.w	800ebb6 <__gethex+0x1be>
 800edf6:	2501      	movs	r5, #1
 800edf8:	e7c2      	b.n	800ed80 <__gethex+0x388>
 800edfa:	f016 061f 	ands.w	r6, r6, #31
 800edfe:	d0fa      	beq.n	800edf6 <__gethex+0x3fe>
 800ee00:	4453      	add	r3, sl
 800ee02:	f1c6 0620 	rsb	r6, r6, #32
 800ee06:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ee0a:	f7fd ff87 	bl	800cd1c <__hi0bits>
 800ee0e:	42b0      	cmp	r0, r6
 800ee10:	dbe7      	blt.n	800ede2 <__gethex+0x3ea>
 800ee12:	e7f0      	b.n	800edf6 <__gethex+0x3fe>
 800ee14:	0800f3a5 	.word	0x0800f3a5

0800ee18 <L_shift>:
 800ee18:	f1c2 0208 	rsb	r2, r2, #8
 800ee1c:	0092      	lsls	r2, r2, #2
 800ee1e:	b570      	push	{r4, r5, r6, lr}
 800ee20:	f1c2 0620 	rsb	r6, r2, #32
 800ee24:	6843      	ldr	r3, [r0, #4]
 800ee26:	6804      	ldr	r4, [r0, #0]
 800ee28:	fa03 f506 	lsl.w	r5, r3, r6
 800ee2c:	432c      	orrs	r4, r5
 800ee2e:	40d3      	lsrs	r3, r2
 800ee30:	6004      	str	r4, [r0, #0]
 800ee32:	f840 3f04 	str.w	r3, [r0, #4]!
 800ee36:	4288      	cmp	r0, r1
 800ee38:	d3f4      	bcc.n	800ee24 <L_shift+0xc>
 800ee3a:	bd70      	pop	{r4, r5, r6, pc}

0800ee3c <__match>:
 800ee3c:	b530      	push	{r4, r5, lr}
 800ee3e:	6803      	ldr	r3, [r0, #0]
 800ee40:	3301      	adds	r3, #1
 800ee42:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ee46:	b914      	cbnz	r4, 800ee4e <__match+0x12>
 800ee48:	6003      	str	r3, [r0, #0]
 800ee4a:	2001      	movs	r0, #1
 800ee4c:	bd30      	pop	{r4, r5, pc}
 800ee4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ee52:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ee56:	2d19      	cmp	r5, #25
 800ee58:	bf98      	it	ls
 800ee5a:	3220      	addls	r2, #32
 800ee5c:	42a2      	cmp	r2, r4
 800ee5e:	d0f0      	beq.n	800ee42 <__match+0x6>
 800ee60:	2000      	movs	r0, #0
 800ee62:	e7f3      	b.n	800ee4c <__match+0x10>

0800ee64 <__hexnan>:
 800ee64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee68:	680b      	ldr	r3, [r1, #0]
 800ee6a:	6801      	ldr	r1, [r0, #0]
 800ee6c:	115e      	asrs	r6, r3, #5
 800ee6e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ee72:	f013 031f 	ands.w	r3, r3, #31
 800ee76:	b087      	sub	sp, #28
 800ee78:	bf18      	it	ne
 800ee7a:	3604      	addne	r6, #4
 800ee7c:	2500      	movs	r5, #0
 800ee7e:	1f37      	subs	r7, r6, #4
 800ee80:	4682      	mov	sl, r0
 800ee82:	4690      	mov	r8, r2
 800ee84:	9301      	str	r3, [sp, #4]
 800ee86:	f846 5c04 	str.w	r5, [r6, #-4]
 800ee8a:	46b9      	mov	r9, r7
 800ee8c:	463c      	mov	r4, r7
 800ee8e:	9502      	str	r5, [sp, #8]
 800ee90:	46ab      	mov	fp, r5
 800ee92:	784a      	ldrb	r2, [r1, #1]
 800ee94:	1c4b      	adds	r3, r1, #1
 800ee96:	9303      	str	r3, [sp, #12]
 800ee98:	b342      	cbz	r2, 800eeec <__hexnan+0x88>
 800ee9a:	4610      	mov	r0, r2
 800ee9c:	9105      	str	r1, [sp, #20]
 800ee9e:	9204      	str	r2, [sp, #16]
 800eea0:	f7ff fd94 	bl	800e9cc <__hexdig_fun>
 800eea4:	2800      	cmp	r0, #0
 800eea6:	d151      	bne.n	800ef4c <__hexnan+0xe8>
 800eea8:	9a04      	ldr	r2, [sp, #16]
 800eeaa:	9905      	ldr	r1, [sp, #20]
 800eeac:	2a20      	cmp	r2, #32
 800eeae:	d818      	bhi.n	800eee2 <__hexnan+0x7e>
 800eeb0:	9b02      	ldr	r3, [sp, #8]
 800eeb2:	459b      	cmp	fp, r3
 800eeb4:	dd13      	ble.n	800eede <__hexnan+0x7a>
 800eeb6:	454c      	cmp	r4, r9
 800eeb8:	d206      	bcs.n	800eec8 <__hexnan+0x64>
 800eeba:	2d07      	cmp	r5, #7
 800eebc:	dc04      	bgt.n	800eec8 <__hexnan+0x64>
 800eebe:	462a      	mov	r2, r5
 800eec0:	4649      	mov	r1, r9
 800eec2:	4620      	mov	r0, r4
 800eec4:	f7ff ffa8 	bl	800ee18 <L_shift>
 800eec8:	4544      	cmp	r4, r8
 800eeca:	d952      	bls.n	800ef72 <__hexnan+0x10e>
 800eecc:	2300      	movs	r3, #0
 800eece:	f1a4 0904 	sub.w	r9, r4, #4
 800eed2:	f844 3c04 	str.w	r3, [r4, #-4]
 800eed6:	f8cd b008 	str.w	fp, [sp, #8]
 800eeda:	464c      	mov	r4, r9
 800eedc:	461d      	mov	r5, r3
 800eede:	9903      	ldr	r1, [sp, #12]
 800eee0:	e7d7      	b.n	800ee92 <__hexnan+0x2e>
 800eee2:	2a29      	cmp	r2, #41	@ 0x29
 800eee4:	d157      	bne.n	800ef96 <__hexnan+0x132>
 800eee6:	3102      	adds	r1, #2
 800eee8:	f8ca 1000 	str.w	r1, [sl]
 800eeec:	f1bb 0f00 	cmp.w	fp, #0
 800eef0:	d051      	beq.n	800ef96 <__hexnan+0x132>
 800eef2:	454c      	cmp	r4, r9
 800eef4:	d206      	bcs.n	800ef04 <__hexnan+0xa0>
 800eef6:	2d07      	cmp	r5, #7
 800eef8:	dc04      	bgt.n	800ef04 <__hexnan+0xa0>
 800eefa:	462a      	mov	r2, r5
 800eefc:	4649      	mov	r1, r9
 800eefe:	4620      	mov	r0, r4
 800ef00:	f7ff ff8a 	bl	800ee18 <L_shift>
 800ef04:	4544      	cmp	r4, r8
 800ef06:	d936      	bls.n	800ef76 <__hexnan+0x112>
 800ef08:	f1a8 0204 	sub.w	r2, r8, #4
 800ef0c:	4623      	mov	r3, r4
 800ef0e:	f853 1b04 	ldr.w	r1, [r3], #4
 800ef12:	f842 1f04 	str.w	r1, [r2, #4]!
 800ef16:	429f      	cmp	r7, r3
 800ef18:	d2f9      	bcs.n	800ef0e <__hexnan+0xaa>
 800ef1a:	1b3b      	subs	r3, r7, r4
 800ef1c:	f023 0303 	bic.w	r3, r3, #3
 800ef20:	3304      	adds	r3, #4
 800ef22:	3401      	adds	r4, #1
 800ef24:	3e03      	subs	r6, #3
 800ef26:	42b4      	cmp	r4, r6
 800ef28:	bf88      	it	hi
 800ef2a:	2304      	movhi	r3, #4
 800ef2c:	4443      	add	r3, r8
 800ef2e:	2200      	movs	r2, #0
 800ef30:	f843 2b04 	str.w	r2, [r3], #4
 800ef34:	429f      	cmp	r7, r3
 800ef36:	d2fb      	bcs.n	800ef30 <__hexnan+0xcc>
 800ef38:	683b      	ldr	r3, [r7, #0]
 800ef3a:	b91b      	cbnz	r3, 800ef44 <__hexnan+0xe0>
 800ef3c:	4547      	cmp	r7, r8
 800ef3e:	d128      	bne.n	800ef92 <__hexnan+0x12e>
 800ef40:	2301      	movs	r3, #1
 800ef42:	603b      	str	r3, [r7, #0]
 800ef44:	2005      	movs	r0, #5
 800ef46:	b007      	add	sp, #28
 800ef48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef4c:	3501      	adds	r5, #1
 800ef4e:	2d08      	cmp	r5, #8
 800ef50:	f10b 0b01 	add.w	fp, fp, #1
 800ef54:	dd06      	ble.n	800ef64 <__hexnan+0x100>
 800ef56:	4544      	cmp	r4, r8
 800ef58:	d9c1      	bls.n	800eede <__hexnan+0x7a>
 800ef5a:	2300      	movs	r3, #0
 800ef5c:	f844 3c04 	str.w	r3, [r4, #-4]
 800ef60:	2501      	movs	r5, #1
 800ef62:	3c04      	subs	r4, #4
 800ef64:	6822      	ldr	r2, [r4, #0]
 800ef66:	f000 000f 	and.w	r0, r0, #15
 800ef6a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ef6e:	6020      	str	r0, [r4, #0]
 800ef70:	e7b5      	b.n	800eede <__hexnan+0x7a>
 800ef72:	2508      	movs	r5, #8
 800ef74:	e7b3      	b.n	800eede <__hexnan+0x7a>
 800ef76:	9b01      	ldr	r3, [sp, #4]
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	d0dd      	beq.n	800ef38 <__hexnan+0xd4>
 800ef7c:	f1c3 0320 	rsb	r3, r3, #32
 800ef80:	f04f 32ff 	mov.w	r2, #4294967295
 800ef84:	40da      	lsrs	r2, r3
 800ef86:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ef8a:	4013      	ands	r3, r2
 800ef8c:	f846 3c04 	str.w	r3, [r6, #-4]
 800ef90:	e7d2      	b.n	800ef38 <__hexnan+0xd4>
 800ef92:	3f04      	subs	r7, #4
 800ef94:	e7d0      	b.n	800ef38 <__hexnan+0xd4>
 800ef96:	2004      	movs	r0, #4
 800ef98:	e7d5      	b.n	800ef46 <__hexnan+0xe2>

0800ef9a <__ascii_mbtowc>:
 800ef9a:	b082      	sub	sp, #8
 800ef9c:	b901      	cbnz	r1, 800efa0 <__ascii_mbtowc+0x6>
 800ef9e:	a901      	add	r1, sp, #4
 800efa0:	b142      	cbz	r2, 800efb4 <__ascii_mbtowc+0x1a>
 800efa2:	b14b      	cbz	r3, 800efb8 <__ascii_mbtowc+0x1e>
 800efa4:	7813      	ldrb	r3, [r2, #0]
 800efa6:	600b      	str	r3, [r1, #0]
 800efa8:	7812      	ldrb	r2, [r2, #0]
 800efaa:	1e10      	subs	r0, r2, #0
 800efac:	bf18      	it	ne
 800efae:	2001      	movne	r0, #1
 800efb0:	b002      	add	sp, #8
 800efb2:	4770      	bx	lr
 800efb4:	4610      	mov	r0, r2
 800efb6:	e7fb      	b.n	800efb0 <__ascii_mbtowc+0x16>
 800efb8:	f06f 0001 	mvn.w	r0, #1
 800efbc:	e7f8      	b.n	800efb0 <__ascii_mbtowc+0x16>

0800efbe <_realloc_r>:
 800efbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800efc2:	4680      	mov	r8, r0
 800efc4:	4615      	mov	r5, r2
 800efc6:	460c      	mov	r4, r1
 800efc8:	b921      	cbnz	r1, 800efd4 <_realloc_r+0x16>
 800efca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800efce:	4611      	mov	r1, r2
 800efd0:	f7fb bd40 	b.w	800aa54 <_malloc_r>
 800efd4:	b92a      	cbnz	r2, 800efe2 <_realloc_r+0x24>
 800efd6:	f7fd fd65 	bl	800caa4 <_free_r>
 800efda:	2400      	movs	r4, #0
 800efdc:	4620      	mov	r0, r4
 800efde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800efe2:	f000 f827 	bl	800f034 <_malloc_usable_size_r>
 800efe6:	4285      	cmp	r5, r0
 800efe8:	4606      	mov	r6, r0
 800efea:	d802      	bhi.n	800eff2 <_realloc_r+0x34>
 800efec:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800eff0:	d8f4      	bhi.n	800efdc <_realloc_r+0x1e>
 800eff2:	4629      	mov	r1, r5
 800eff4:	4640      	mov	r0, r8
 800eff6:	f7fb fd2d 	bl	800aa54 <_malloc_r>
 800effa:	4607      	mov	r7, r0
 800effc:	2800      	cmp	r0, #0
 800effe:	d0ec      	beq.n	800efda <_realloc_r+0x1c>
 800f000:	42b5      	cmp	r5, r6
 800f002:	462a      	mov	r2, r5
 800f004:	4621      	mov	r1, r4
 800f006:	bf28      	it	cs
 800f008:	4632      	movcs	r2, r6
 800f00a:	f7fc ff56 	bl	800beba <memcpy>
 800f00e:	4621      	mov	r1, r4
 800f010:	4640      	mov	r0, r8
 800f012:	f7fd fd47 	bl	800caa4 <_free_r>
 800f016:	463c      	mov	r4, r7
 800f018:	e7e0      	b.n	800efdc <_realloc_r+0x1e>

0800f01a <__ascii_wctomb>:
 800f01a:	4603      	mov	r3, r0
 800f01c:	4608      	mov	r0, r1
 800f01e:	b141      	cbz	r1, 800f032 <__ascii_wctomb+0x18>
 800f020:	2aff      	cmp	r2, #255	@ 0xff
 800f022:	d904      	bls.n	800f02e <__ascii_wctomb+0x14>
 800f024:	228a      	movs	r2, #138	@ 0x8a
 800f026:	601a      	str	r2, [r3, #0]
 800f028:	f04f 30ff 	mov.w	r0, #4294967295
 800f02c:	4770      	bx	lr
 800f02e:	700a      	strb	r2, [r1, #0]
 800f030:	2001      	movs	r0, #1
 800f032:	4770      	bx	lr

0800f034 <_malloc_usable_size_r>:
 800f034:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f038:	1f18      	subs	r0, r3, #4
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	bfbc      	itt	lt
 800f03e:	580b      	ldrlt	r3, [r1, r0]
 800f040:	18c0      	addlt	r0, r0, r3
 800f042:	4770      	bx	lr

0800f044 <_init>:
 800f044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f046:	bf00      	nop
 800f048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f04a:	bc08      	pop	{r3}
 800f04c:	469e      	mov	lr, r3
 800f04e:	4770      	bx	lr

0800f050 <_fini>:
 800f050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f052:	bf00      	nop
 800f054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f056:	bc08      	pop	{r3}
 800f058:	469e      	mov	lr, r3
 800f05a:	4770      	bx	lr
