#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jul 21 23:56:08 2022
# Process ID: 22988
# Current directory: D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0_synth_1
# Command line: vivado.exe -log risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0.tcl
# Log file: D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0_synth_1/risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0.vds
# Journal file: D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/project/CPU/AMBA_ips'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/project/CPU/rv-ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
Command: synth_design -top risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 414.695 ; gain = 97.203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0' [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0/synth/risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'AHB_M2S_cmtcnt_pipe' [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ipshared/e31c/src/AHB_M2S_cmtcnt_pipe.v:1]
	Parameter DEVICE_ADDRESS bound to: 1136656384 - type: integer 
	Parameter DEVICE_REG_ADDRESS_ST bound to: 0 - type: integer 
	Parameter DEVICE_REG_ADDRESS_ED bound to: 65535 - type: integer 
	Parameter SLAVE_DEVICE_NUM bound to: 4 - type: integer 
	Parameter C_S_AHB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AHB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AHB_smtconnect_pipe' [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ipshared/e31c/src/AHB_smtconnect_pipe.v:1]
	Parameter DEVICE_ADDRESS bound to: 1136656384 - type: integer 
	Parameter DEVICE_REG_ADDRESS_ST bound to: 0 - type: integer 
	Parameter DEVICE_REG_ADDRESS_ED bound to: 65535 - type: integer 
	Parameter SLAVE_DEVICE_NUM bound to: 4 - type: integer 
	Parameter C_S_AHB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AHB_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AHB_smtconnect_pipe' (1#1) [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ipshared/e31c/src/AHB_smtconnect_pipe.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AHB_M2S_cmtcnt_pipe' (2#1) [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ipshared/e31c/src/AHB_M2S_cmtcnt_pipe.v:1]
INFO: [Synth 8-6155] done synthesizing module 'risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0' (3#1) [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0/synth/risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0.v:58]
WARNING: [Synth 8-3331] design AHB_M2S_cmtcnt_pipe has unconnected port s00_hsel
WARNING: [Synth 8-3331] design AHB_M2S_cmtcnt_pipe has unconnected port s00_hready_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 470.633 ; gain = 153.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 470.633 ; gain = 153.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 470.633 ; gain = 153.141
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 771.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 771.883 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.287 . Memory (MB): peak = 774.160 ; gain = 2.277
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 774.160 ; gain = 456.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 774.160 ; gain = 456.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 774.160 ; gain = 456.668
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'hrdata_reg' [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ipshared/e31c/src/AHB_smtconnect_pipe.v:75]
WARNING: [Synth 8-327] inferring latch for variable 's0_haddr_reg' [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ipshared/e31c/src/AHB_smtconnect_pipe.v:77]
WARNING: [Synth 8-327] inferring latch for variable 's1_haddr_reg' [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ipshared/e31c/src/AHB_smtconnect_pipe.v:78]
WARNING: [Synth 8-327] inferring latch for variable 's2_haddr_reg' [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ipshared/e31c/src/AHB_smtconnect_pipe.v:79]
WARNING: [Synth 8-327] inferring latch for variable 's3_haddr_reg' [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ipshared/e31c/src/AHB_smtconnect_pipe.v:80]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 774.160 ; gain = 456.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AHB_smtconnect_pipe 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0 has port s_hready_o[3] driven by constant 1
INFO: [Synth 8-3917] design risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0 has port s_hready_o[2] driven by constant 1
INFO: [Synth 8-3917] design risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0 has port s_hready_o[1] driven by constant 1
INFO: [Synth 8-3917] design risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0 has port s_hready_o[0] driven by constant 1
WARNING: [Synth 8-3331] design risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0 has unconnected port s00_hsel
WARNING: [Synth 8-3331] design risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0 has unconnected port s00_hready_i
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[16]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[17]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[18]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[19]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[20]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[21]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[22]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[23]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[24]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[25]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[26]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[27]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[28]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[29]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[30]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[16]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[17]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[18]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[19]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[20]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[21]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[22]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[23]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[24]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[25]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[26]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[27]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[28]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[29]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[30]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[16]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[17]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[18]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[19]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[20]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[21]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[22]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[23]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[24]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[25]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[26]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[27]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[28]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[29]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[30]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[16]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[17]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[18]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[19]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[20]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[21]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[22]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[23]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[24]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[25]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[26]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[27]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[28]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[29]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[30]' (LD) to 'inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[31] )
INFO: [Synth 8-3332] Sequential element (inst/AHB_smtconnect_pipe_inist/s0_haddr_reg[31]) is unused and will be removed from module risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0.
INFO: [Synth 8-3332] Sequential element (inst/AHB_smtconnect_pipe_inist/s1_haddr_reg[31]) is unused and will be removed from module risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0.
INFO: [Synth 8-3332] Sequential element (inst/AHB_smtconnect_pipe_inist/s2_haddr_reg[31]) is unused and will be removed from module risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0.
INFO: [Synth 8-3332] Sequential element (inst/AHB_smtconnect_pipe_inist/s3_haddr_reg[31]) is unused and will be removed from module risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 774.160 ; gain = 456.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:10 . Memory (MB): peak = 795.906 ; gain = 478.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:11 . Memory (MB): peak = 796.129 ; gain = 478.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:01:11 . Memory (MB): peak = 807.250 ; gain = 489.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:01:14 . Memory (MB): peak = 807.250 ; gain = 489.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:01:14 . Memory (MB): peak = 807.250 ; gain = 489.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:01:14 . Memory (MB): peak = 807.250 ; gain = 489.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:01:14 . Memory (MB): peak = 807.250 ; gain = 489.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:01:14 . Memory (MB): peak = 807.250 ; gain = 489.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:01:14 . Memory (MB): peak = 807.250 ; gain = 489.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT3 |    39|
|3     |LUT4 |     5|
|4     |LUT6 |    40|
|5     |FDRE |     4|
|6     |LD   |    64|
|7     |LDC  |    32|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------+--------------------+------+
|      |Instance                      |Module              |Cells |
+------+------------------------------+--------------------+------+
|1     |top                           |                    |   185|
|2     |  inst                        |AHB_M2S_cmtcnt_pipe |   185|
|3     |    AHB_smtconnect_pipe_inist |AHB_smtconnect_pipe |   185|
+------+------------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:01:14 . Memory (MB): peak = 807.250 ; gain = 489.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:52 . Memory (MB): peak = 807.250 ; gain = 186.230
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:01:15 . Memory (MB): peak = 807.250 ; gain = 489.758
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 817.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LD => LDCE: 64 instances
  LDC => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:20 . Memory (MB): peak = 817.211 ; gain = 510.047
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 817.211 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0_synth_1/risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0, cache-ID = 91aa4e6beacd2d8f
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 817.211 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0_synth_1/risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0_utilization_synth.rpt -pb risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 21 23:57:47 2022...
