<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] Is 16-bit access broken on arm11?
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-August/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20Is%2016-bit%20access%20broken%20on%20arm11%3F&In-Reply-To=%3C1249339501.7040.61.camel%40mws%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="009844.html">
   <LINK REL="Next"  HREF="009849.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] Is 16-bit access broken on arm11?</H1>
    <B>michal smulski</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20Is%2016-bit%20access%20broken%20on%20arm11%3F&In-Reply-To=%3C1249339501.7040.61.camel%40mws%3E"
       TITLE="[Openocd-development] Is 16-bit access broken on arm11?">michal.smulski at ooma.com
       </A><BR>
    <I>Tue Aug  4 00:45:01 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="009844.html">[Openocd-development] Is 16-bit access broken on arm11?
</A></li>
        <LI>Next message: <A HREF="009849.html">[Openocd-development] Is 16-bit access broken on arm11?
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#9845">[ date ]</a>
              <a href="thread.html#9845">[ thread ]</a>
              <a href="subject.html#9845">[ subject ]</a>
              <a href="author.html#9845">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>
Little-endian mode. I can correctly access the ARM11 core via MAJIC JTAG
interface and Mentor's software. Only Olimex/openocd is giving me
trouble with 16-bit access.

I tried to configure openocd with big-endian but I get the same results
(32bit &amp; 8bit work, 16bit return always 0x0000)

Attached is my config file.
--Michal

On Tue, 2009-08-04 at 00:08 +0200, Michael Schwingen wrote:
&gt;<i> michal smulski wrote:
</I>&gt;<i> &gt; I am using C100 (Mindspeed ARM11 dual core).  I can correctly access
</I>&gt;<i> &gt; DDR2 and 16 bit flash on it via 8-bit and 32-bit commands (mdb,mdw) but
</I>&gt;<i> &gt; not 16-bit access.
</I>&gt;<i> Are you running it in big or little endian mode?
</I>&gt;<i> 
</I>&gt;<i> I did some work on that CPU some time ago, and ran into problems because
</I>&gt;<i> there were some issues regarding big-endian support (I was using a
</I>&gt;<i> BDI2000 at that time, not OpenOCD).
</I>&gt;<i> 
</I>&gt;<i> I did not get to dig much deeper, because the project was cancelled, and
</I>&gt;<i> there were some documentation updates later, so maybe this was just a
</I>&gt;<i> documentation issue.
</I>&gt;<i> 
</I>&gt;<i> cu
</I>&gt;<i> Michael
</I>&gt;<i> 
</I>&gt;<i> _______________________________________________
</I>&gt;<i> Openocd-development mailing list
</I>&gt;<i> <A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">Openocd-development at lists.berlios.de</A>
</I>&gt;<i> <A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">https://lists.berlios.de/mailman/listinfo/openocd-development</A>
</I>-------------- next part --------------
# c100 config
#
#jtag_nsrst_delay 5000
#jtag_ntrst_delay 3000
reset_config none
reset_config trst_and_srst separate
#reset_config trst_only
#reset_config trst_and_srst
#reset_config trst
#verify_jtag disable

if { [info exists CHIPNAME] } {	
   set  _CHIPNAME $CHIPNAME    
} else {	 
   set  _CHIPNAME c100
}

if { [info exists ENDIAN] } {	
   set  _ENDIAN $ENDIAN    
} else {	 
#   set  _ENDIAN little
   set  _ENDIAN big
}

if { [info exists CPUTAPID ] } {
   set _CPUTAPID $CPUTAPID
} else {
   set _CPUTAPID 0x27b3645b
}

if { [info exists DSPTAPID ] } {
   set _DSPTAPID $DSPTAPID
} else {
   set _DSPTAPID 0x27b3645b
}

jtag newtap $_CHIPNAME dsp -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id $_DSPTAPID


# Per ARM: DDI0211J_arm1136_r1p5_trm.pdf - the ARM 1136 as a 5 bit IR register
jtag newtap $_CHIPNAME cpu -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id $_CPUTAPID

# No IDCODE for this TAP
#jtag newtap $_CHIPNAME whatchacallit -irlen 4 -ircapture 0 -irmask 0xf -expected-id 0x0

# Per section 40.17.1, table 40-85 the IR register is 4 bits
# But this conflicts with Diagram 6-13, &quot;3bits ir and drs&quot;
#jtag newtap $_CHIPNAME smda -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id $_SDMATAPID

set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
target create $_TARGETNAME arm11 -endian $_ENDIAN -chain-position $_TARGETNAME


proc power_restore {} { puts &quot;Sensed power restore. No action.&quot; } 
proc srst_deasserted {} { puts &quot;Sensed nSRST deasserted. No action.&quot; }
</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="009844.html">[Openocd-development] Is 16-bit access broken on arm11?
</A></li>
	<LI>Next message: <A HREF="009849.html">[Openocd-development] Is 16-bit access broken on arm11?
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#9845">[ date ]</a>
              <a href="thread.html#9845">[ thread ]</a>
              <a href="subject.html#9845">[ subject ]</a>
              <a href="author.html#9845">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
