INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Amr/Downloads/mig_example-master/mig_example-master/mig_example.srcs/sources_1/ip/mig/mig/example_design/sim/sim_tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb_top
