Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Dec 30 23:11:14 2025
| Host         : LAPTOP-DSFFK1DP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
SYNTH-9    Warning   Small multiplier                4           
TIMING-18  Warning   Missing input or output delay   34          
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (3)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dac/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/FSM_sequential_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/conversion_wait_timer/non_zero_delay.delay_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/conversion_wait_timer/non_zero_delay.delay_counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/current_bit_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/current_bit_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/current_bit_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/current_bit_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/current_bit_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/current_bit_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.966        0.000                      0                  325        0.154        0.000                      0                  325        4.500        0.000                       0                   187  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             3.966        0.000                      0                  325        0.154        0.000                      0                  325        4.500        0.000                       0                   187  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 dac/mult_stage_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/scale_stage_reg__10/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 3.413ns (56.258%)  route 2.654ns (43.742%))
  Logic Levels:           9  (CARRY4=6 LUT2=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.800     5.321    dac/clk_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  dac/mult_stage_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  dac/mult_stage_reg[16]/Q
                         net (fo=7, routed)           1.189     6.966    dac/mult_stage[16]
    SLICE_X4Y116         LUT2 (Prop_lut2_I0_O)        0.124     7.090 r  dac/scale_stage__16_i_15/O
                         net (fo=1, routed)           0.000     7.090    dac/scale_stage__16_i_15_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.640 r  dac/scale_stage_reg__16_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.640    dac/scale_stage_reg__16_i_11_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.862 r  dac/scale_stage_reg__9_i_11/O[0]
                         net (fo=1, routed)           0.583     8.446    dac/scale_stage_reg__9_i_11_n_7
    SLICE_X3Y117         LUT2 (Prop_lut2_I1_O)        0.299     8.745 r  dac/scale_stage__16_i_9/O
                         net (fo=1, routed)           0.000     8.745    dac/scale_stage__16_i_9_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.385 r  dac/scale_stage_reg__16_i_6/O[3]
                         net (fo=1, routed)           0.881    10.266    dac/scale_stage_reg__16_i_6_n_4
    SLICE_X2Y117         LUT2 (Prop_lut2_I1_O)        0.306    10.572 r  dac/scale_stage__16_i_2/O
                         net (fo=1, routed)           0.000    10.572    dac/scale_stage__16_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.948 r  dac/scale_stage_reg__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.948    dac/scale_stage_reg__16_i_1_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.065 r  dac/scale_stage_reg__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.065    dac/scale_stage_reg__12_i_1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.388 r  dac/scale_stage_reg__9_i_1/O[1]
                         net (fo=1, routed)           0.000    11.388    dac/scale_stage1[38]
    SLICE_X2Y119         FDRE                                         r  dac/scale_stage_reg__10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.672    15.013    dac/clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  dac/scale_stage_reg__10/C
                         clock pessimism              0.267    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y119         FDRE (Setup_fdre_C_D)        0.109    15.354    dac/scale_stage_reg__10
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                         -11.388    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/baud_cnt_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 1.228ns (22.183%)  route 4.308ns (77.817%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.802     5.323    uart_rx_inst/CLK
    SLICE_X1Y115         FDRE                                         r  uart_rx_inst/baud_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  uart_rx_inst/baud_cnt_reg[11]/Q
                         net (fo=3, routed)           0.867     6.647    uart_rx_inst/baud_cnt_reg_n_0_[11]
    SLICE_X0Y115         LUT4 (Prop_lut4_I1_O)        0.124     6.771 f  uart_rx_inst/baud_cnt[15]_i_6/O
                         net (fo=1, routed)           0.416     7.187    uart_rx_inst/baud_cnt[15]_i_6_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     7.311 f  uart_rx_inst/baud_cnt[15]_i_5/O
                         net (fo=1, routed)           0.488     7.799    uart_rx_inst/baud_cnt[15]_i_5_n_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I5_O)        0.124     7.923 f  uart_rx_inst/baud_cnt[15]_i_3/O
                         net (fo=3, routed)           0.496     8.419    uart_rx_inst/baud_cnt[15]_i_3_n_0
    SLICE_X1Y112         LUT2 (Prop_lut2_I0_O)        0.124     8.543 f  uart_rx_inst/rx_buffer[4]_i_2/O
                         net (fo=6, routed)           0.623     9.166    uart_rx_inst/rx_buffer[4]_i_2_n_0
    SLICE_X2Y112         LUT2 (Prop_lut2_I1_O)        0.124     9.290 r  uart_rx_inst/bit_idx[3]_i_1/O
                         net (fo=19, routed)          0.863    10.153    uart_rx_inst/bit_idx[3]_i_1_n_0
    SLICE_X0Y112         LUT3 (Prop_lut3_I2_O)        0.152    10.305 r  uart_rx_inst/baud_cnt[10]_i_2/O
                         net (fo=6, routed)           0.555    10.859    uart_rx_inst/baud_cnt[10]_i_2_n_0
    SLICE_X0Y113         FDSE                                         r  uart_rx_inst/baud_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.678    15.019    uart_rx_inst/CLK
    SLICE_X0Y113         FDSE                                         r  uart_rx_inst/baud_cnt_reg[10]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y113         FDSE (Setup_fdse_C_CE)      -0.407    14.858    uart_rx_inst/baud_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/baud_cnt_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 1.228ns (22.183%)  route 4.308ns (77.817%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.802     5.323    uart_rx_inst/CLK
    SLICE_X1Y115         FDRE                                         r  uart_rx_inst/baud_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  uart_rx_inst/baud_cnt_reg[11]/Q
                         net (fo=3, routed)           0.867     6.647    uart_rx_inst/baud_cnt_reg_n_0_[11]
    SLICE_X0Y115         LUT4 (Prop_lut4_I1_O)        0.124     6.771 f  uart_rx_inst/baud_cnt[15]_i_6/O
                         net (fo=1, routed)           0.416     7.187    uart_rx_inst/baud_cnt[15]_i_6_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     7.311 f  uart_rx_inst/baud_cnt[15]_i_5/O
                         net (fo=1, routed)           0.488     7.799    uart_rx_inst/baud_cnt[15]_i_5_n_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I5_O)        0.124     7.923 f  uart_rx_inst/baud_cnt[15]_i_3/O
                         net (fo=3, routed)           0.496     8.419    uart_rx_inst/baud_cnt[15]_i_3_n_0
    SLICE_X1Y112         LUT2 (Prop_lut2_I0_O)        0.124     8.543 f  uart_rx_inst/rx_buffer[4]_i_2/O
                         net (fo=6, routed)           0.623     9.166    uart_rx_inst/rx_buffer[4]_i_2_n_0
    SLICE_X2Y112         LUT2 (Prop_lut2_I1_O)        0.124     9.290 r  uart_rx_inst/bit_idx[3]_i_1/O
                         net (fo=19, routed)          0.863    10.153    uart_rx_inst/bit_idx[3]_i_1_n_0
    SLICE_X0Y112         LUT3 (Prop_lut3_I2_O)        0.152    10.305 r  uart_rx_inst/baud_cnt[10]_i_2/O
                         net (fo=6, routed)           0.555    10.859    uart_rx_inst/baud_cnt[10]_i_2_n_0
    SLICE_X0Y113         FDSE                                         r  uart_rx_inst/baud_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.678    15.019    uart_rx_inst/CLK
    SLICE_X0Y113         FDSE                                         r  uart_rx_inst/baud_cnt_reg[1]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y113         FDSE (Setup_fdse_C_CE)      -0.407    14.858    uart_rx_inst/baud_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/baud_cnt_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 1.228ns (22.183%)  route 4.308ns (77.817%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.802     5.323    uart_rx_inst/CLK
    SLICE_X1Y115         FDRE                                         r  uart_rx_inst/baud_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  uart_rx_inst/baud_cnt_reg[11]/Q
                         net (fo=3, routed)           0.867     6.647    uart_rx_inst/baud_cnt_reg_n_0_[11]
    SLICE_X0Y115         LUT4 (Prop_lut4_I1_O)        0.124     6.771 f  uart_rx_inst/baud_cnt[15]_i_6/O
                         net (fo=1, routed)           0.416     7.187    uart_rx_inst/baud_cnt[15]_i_6_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     7.311 f  uart_rx_inst/baud_cnt[15]_i_5/O
                         net (fo=1, routed)           0.488     7.799    uart_rx_inst/baud_cnt[15]_i_5_n_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I5_O)        0.124     7.923 f  uart_rx_inst/baud_cnt[15]_i_3/O
                         net (fo=3, routed)           0.496     8.419    uart_rx_inst/baud_cnt[15]_i_3_n_0
    SLICE_X1Y112         LUT2 (Prop_lut2_I0_O)        0.124     8.543 f  uart_rx_inst/rx_buffer[4]_i_2/O
                         net (fo=6, routed)           0.623     9.166    uart_rx_inst/rx_buffer[4]_i_2_n_0
    SLICE_X2Y112         LUT2 (Prop_lut2_I1_O)        0.124     9.290 r  uart_rx_inst/bit_idx[3]_i_1/O
                         net (fo=19, routed)          0.863    10.153    uart_rx_inst/bit_idx[3]_i_1_n_0
    SLICE_X0Y112         LUT3 (Prop_lut3_I2_O)        0.152    10.305 r  uart_rx_inst/baud_cnt[10]_i_2/O
                         net (fo=6, routed)           0.555    10.859    uart_rx_inst/baud_cnt[10]_i_2_n_0
    SLICE_X0Y113         FDSE                                         r  uart_rx_inst/baud_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.678    15.019    uart_rx_inst/CLK
    SLICE_X0Y113         FDSE                                         r  uart_rx_inst/baud_cnt_reg[4]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y113         FDSE (Setup_fdse_C_CE)      -0.407    14.858    uart_rx_inst/baud_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 dac/mult_stage_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/scale_stage_reg__9/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.983ns  (logic 3.329ns (55.644%)  route 2.654ns (44.356%))
  Logic Levels:           9  (CARRY4=6 LUT2=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.800     5.321    dac/clk_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  dac/mult_stage_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  dac/mult_stage_reg[16]/Q
                         net (fo=7, routed)           1.189     6.966    dac/mult_stage[16]
    SLICE_X4Y116         LUT2 (Prop_lut2_I0_O)        0.124     7.090 r  dac/scale_stage__16_i_15/O
                         net (fo=1, routed)           0.000     7.090    dac/scale_stage__16_i_15_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.640 r  dac/scale_stage_reg__16_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.640    dac/scale_stage_reg__16_i_11_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.862 r  dac/scale_stage_reg__9_i_11/O[0]
                         net (fo=1, routed)           0.583     8.446    dac/scale_stage_reg__9_i_11_n_7
    SLICE_X3Y117         LUT2 (Prop_lut2_I1_O)        0.299     8.745 r  dac/scale_stage__16_i_9/O
                         net (fo=1, routed)           0.000     8.745    dac/scale_stage__16_i_9_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.385 r  dac/scale_stage_reg__16_i_6/O[3]
                         net (fo=1, routed)           0.881    10.266    dac/scale_stage_reg__16_i_6_n_4
    SLICE_X2Y117         LUT2 (Prop_lut2_I1_O)        0.306    10.572 r  dac/scale_stage__16_i_2/O
                         net (fo=1, routed)           0.000    10.572    dac/scale_stage__16_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.948 r  dac/scale_stage_reg__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.948    dac/scale_stage_reg__16_i_1_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.065 r  dac/scale_stage_reg__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.065    dac/scale_stage_reg__12_i_1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.304 r  dac/scale_stage_reg__9_i_1/O[2]
                         net (fo=1, routed)           0.000    11.304    dac/scale_stage1[39]
    SLICE_X2Y119         FDRE                                         r  dac/scale_stage_reg__9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.672    15.013    dac/clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  dac/scale_stage_reg__9/C
                         clock pessimism              0.267    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y119         FDRE (Setup_fdre_C_D)        0.109    15.354    dac/scale_stage_reg__9
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                         -11.304    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 dac/mult_stage_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/scale_stage_reg__11/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 3.309ns (55.495%)  route 2.654ns (44.505%))
  Logic Levels:           9  (CARRY4=6 LUT2=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.800     5.321    dac/clk_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  dac/mult_stage_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  dac/mult_stage_reg[16]/Q
                         net (fo=7, routed)           1.189     6.966    dac/mult_stage[16]
    SLICE_X4Y116         LUT2 (Prop_lut2_I0_O)        0.124     7.090 r  dac/scale_stage__16_i_15/O
                         net (fo=1, routed)           0.000     7.090    dac/scale_stage__16_i_15_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.640 r  dac/scale_stage_reg__16_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.640    dac/scale_stage_reg__16_i_11_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.862 r  dac/scale_stage_reg__9_i_11/O[0]
                         net (fo=1, routed)           0.583     8.446    dac/scale_stage_reg__9_i_11_n_7
    SLICE_X3Y117         LUT2 (Prop_lut2_I1_O)        0.299     8.745 r  dac/scale_stage__16_i_9/O
                         net (fo=1, routed)           0.000     8.745    dac/scale_stage__16_i_9_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.385 r  dac/scale_stage_reg__16_i_6/O[3]
                         net (fo=1, routed)           0.881    10.266    dac/scale_stage_reg__16_i_6_n_4
    SLICE_X2Y117         LUT2 (Prop_lut2_I1_O)        0.306    10.572 r  dac/scale_stage__16_i_2/O
                         net (fo=1, routed)           0.000    10.572    dac/scale_stage__16_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.948 r  dac/scale_stage_reg__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.948    dac/scale_stage_reg__16_i_1_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.065 r  dac/scale_stage_reg__12_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.065    dac/scale_stage_reg__12_i_1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.284 r  dac/scale_stage_reg__9_i_1/O[0]
                         net (fo=1, routed)           0.000    11.284    dac/scale_stage1[37]
    SLICE_X2Y119         FDRE                                         r  dac/scale_stage_reg__11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.672    15.013    dac/clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  dac/scale_stage_reg__11/C
                         clock pessimism              0.267    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X2Y119         FDRE (Setup_fdre_C_D)        0.109    15.354    dac/scale_stage_reg__11
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/baud_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 1.228ns (22.341%)  route 4.269ns (77.659%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.802     5.323    uart_rx_inst/CLK
    SLICE_X1Y115         FDRE                                         r  uart_rx_inst/baud_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  uart_rx_inst/baud_cnt_reg[11]/Q
                         net (fo=3, routed)           0.867     6.647    uart_rx_inst/baud_cnt_reg_n_0_[11]
    SLICE_X0Y115         LUT4 (Prop_lut4_I1_O)        0.124     6.771 f  uart_rx_inst/baud_cnt[15]_i_6/O
                         net (fo=1, routed)           0.416     7.187    uart_rx_inst/baud_cnt[15]_i_6_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     7.311 f  uart_rx_inst/baud_cnt[15]_i_5/O
                         net (fo=1, routed)           0.488     7.799    uart_rx_inst/baud_cnt[15]_i_5_n_0
    SLICE_X0Y114         LUT6 (Prop_lut6_I5_O)        0.124     7.923 f  uart_rx_inst/baud_cnt[15]_i_3/O
                         net (fo=3, routed)           0.496     8.419    uart_rx_inst/baud_cnt[15]_i_3_n_0
    SLICE_X1Y112         LUT2 (Prop_lut2_I0_O)        0.124     8.543 f  uart_rx_inst/rx_buffer[4]_i_2/O
                         net (fo=6, routed)           0.623     9.166    uart_rx_inst/rx_buffer[4]_i_2_n_0
    SLICE_X2Y112         LUT2 (Prop_lut2_I1_O)        0.124     9.290 r  uart_rx_inst/bit_idx[3]_i_1/O
                         net (fo=19, routed)          0.863    10.153    uart_rx_inst/bit_idx[3]_i_1_n_0
    SLICE_X0Y112         LUT3 (Prop_lut3_I2_O)        0.152    10.305 r  uart_rx_inst/baud_cnt[10]_i_2/O
                         net (fo=6, routed)           0.515    10.820    uart_rx_inst/baud_cnt[10]_i_2_n_0
    SLICE_X2Y114         FDRE                                         r  uart_rx_inst/baud_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.678    15.019    uart_rx_inst/CLK
    SLICE_X2Y114         FDRE                                         r  uart_rx_inst/baud_cnt_reg[5]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y114         FDRE (Setup_fdre_C_CE)      -0.371    14.894    uart_rx_inst/baud_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -10.820    
  -------------------------------------------------------------------
                         slack                                  4.074    

Slack (MET) :             4.084ns  (required time - arrival time)
  Source:                 dac/mult_stage_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/scale_stage_reg__14/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 3.296ns (55.398%)  route 2.654ns (44.602%))
  Logic Levels:           8  (CARRY4=5 LUT2=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.800     5.321    dac/clk_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  dac/mult_stage_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  dac/mult_stage_reg[16]/Q
                         net (fo=7, routed)           1.189     6.966    dac/mult_stage[16]
    SLICE_X4Y116         LUT2 (Prop_lut2_I0_O)        0.124     7.090 r  dac/scale_stage__16_i_15/O
                         net (fo=1, routed)           0.000     7.090    dac/scale_stage__16_i_15_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.640 r  dac/scale_stage_reg__16_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.640    dac/scale_stage_reg__16_i_11_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.862 r  dac/scale_stage_reg__9_i_11/O[0]
                         net (fo=1, routed)           0.583     8.446    dac/scale_stage_reg__9_i_11_n_7
    SLICE_X3Y117         LUT2 (Prop_lut2_I1_O)        0.299     8.745 r  dac/scale_stage__16_i_9/O
                         net (fo=1, routed)           0.000     8.745    dac/scale_stage__16_i_9_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.385 r  dac/scale_stage_reg__16_i_6/O[3]
                         net (fo=1, routed)           0.881    10.266    dac/scale_stage_reg__16_i_6_n_4
    SLICE_X2Y117         LUT2 (Prop_lut2_I1_O)        0.306    10.572 r  dac/scale_stage__16_i_2/O
                         net (fo=1, routed)           0.000    10.572    dac/scale_stage__16_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.948 r  dac/scale_stage_reg__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.948    dac/scale_stage_reg__16_i_1_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.271 r  dac/scale_stage_reg__12_i_1/O[1]
                         net (fo=1, routed)           0.000    11.271    dac/scale_stage1[34]
    SLICE_X2Y118         FDRE                                         r  dac/scale_stage_reg__14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.673    15.014    dac/clk_IBUF_BUFG
    SLICE_X2Y118         FDRE                                         r  dac/scale_stage_reg__14/C
                         clock pessimism              0.267    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y118         FDRE (Setup_fdre_C_D)        0.109    15.355    dac/scale_stage_reg__14
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  4.084    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 dac/mult_stage_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/scale_stage_reg__12/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 3.288ns (55.338%)  route 2.654ns (44.662%))
  Logic Levels:           8  (CARRY4=5 LUT2=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.800     5.321    dac/clk_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  dac/mult_stage_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  dac/mult_stage_reg[16]/Q
                         net (fo=7, routed)           1.189     6.966    dac/mult_stage[16]
    SLICE_X4Y116         LUT2 (Prop_lut2_I0_O)        0.124     7.090 r  dac/scale_stage__16_i_15/O
                         net (fo=1, routed)           0.000     7.090    dac/scale_stage__16_i_15_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.640 r  dac/scale_stage_reg__16_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.640    dac/scale_stage_reg__16_i_11_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.862 r  dac/scale_stage_reg__9_i_11/O[0]
                         net (fo=1, routed)           0.583     8.446    dac/scale_stage_reg__9_i_11_n_7
    SLICE_X3Y117         LUT2 (Prop_lut2_I1_O)        0.299     8.745 r  dac/scale_stage__16_i_9/O
                         net (fo=1, routed)           0.000     8.745    dac/scale_stage__16_i_9_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.385 r  dac/scale_stage_reg__16_i_6/O[3]
                         net (fo=1, routed)           0.881    10.266    dac/scale_stage_reg__16_i_6_n_4
    SLICE_X2Y117         LUT2 (Prop_lut2_I1_O)        0.306    10.572 r  dac/scale_stage__16_i_2/O
                         net (fo=1, routed)           0.000    10.572    dac/scale_stage__16_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.948 r  dac/scale_stage_reg__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.948    dac/scale_stage_reg__16_i_1_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.263 r  dac/scale_stage_reg__12_i_1/O[3]
                         net (fo=1, routed)           0.000    11.263    dac/scale_stage1[36]
    SLICE_X2Y118         FDRE                                         r  dac/scale_stage_reg__12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.673    15.014    dac/clk_IBUF_BUFG
    SLICE_X2Y118         FDRE                                         r  dac/scale_stage_reg__12/C
                         clock pessimism              0.267    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y118         FDRE (Setup_fdre_C_D)        0.109    15.355    dac/scale_stage_reg__12
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                         -11.263    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 dac/mult_stage_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/scale_stage_reg__13/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 3.212ns (54.759%)  route 2.654ns (45.241%))
  Logic Levels:           8  (CARRY4=5 LUT2=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.800     5.321    dac/clk_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  dac/mult_stage_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  dac/mult_stage_reg[16]/Q
                         net (fo=7, routed)           1.189     6.966    dac/mult_stage[16]
    SLICE_X4Y116         LUT2 (Prop_lut2_I0_O)        0.124     7.090 r  dac/scale_stage__16_i_15/O
                         net (fo=1, routed)           0.000     7.090    dac/scale_stage__16_i_15_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.640 r  dac/scale_stage_reg__16_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.640    dac/scale_stage_reg__16_i_11_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.862 r  dac/scale_stage_reg__9_i_11/O[0]
                         net (fo=1, routed)           0.583     8.446    dac/scale_stage_reg__9_i_11_n_7
    SLICE_X3Y117         LUT2 (Prop_lut2_I1_O)        0.299     8.745 r  dac/scale_stage__16_i_9/O
                         net (fo=1, routed)           0.000     8.745    dac/scale_stage__16_i_9_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.385 r  dac/scale_stage_reg__16_i_6/O[3]
                         net (fo=1, routed)           0.881    10.266    dac/scale_stage_reg__16_i_6_n_4
    SLICE_X2Y117         LUT2 (Prop_lut2_I1_O)        0.306    10.572 r  dac/scale_stage__16_i_2/O
                         net (fo=1, routed)           0.000    10.572    dac/scale_stage__16_i_2_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.948 r  dac/scale_stage_reg__16_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.948    dac/scale_stage_reg__16_i_1_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.187 r  dac/scale_stage_reg__12_i_1/O[2]
                         net (fo=1, routed)           0.000    11.187    dac/scale_stage1[35]
    SLICE_X2Y118         FDRE                                         r  dac/scale_stage_reg__13/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.673    15.014    dac/clk_IBUF_BUFG
    SLICE_X2Y118         FDRE                                         r  dac/scale_stage_reg__13/C
                         clock pessimism              0.267    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y118         FDRE (Setup_fdre_C_D)        0.109    15.355    dac/scale_stage_reg__13
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                  4.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart_rx_inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            received_voltage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.671     1.555    uart_rx_inst/CLK
    SLICE_X3Y113         FDRE                                         r  uart_rx_inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  uart_rx_inst/o_data_reg[1]/Q
                         net (fo=1, routed)           0.117     1.812    o_data[1]
    SLICE_X4Y113         FDRE                                         r  received_voltage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.943     2.071    clk_IBUF_BUFG
    SLICE_X4Y113         FDRE                                         r  received_voltage_reg[1]/C
                         clock pessimism             -0.482     1.589    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.070     1.659    received_voltage_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uart_rx_inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            received_voltage_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.089%)  route 0.120ns (45.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.671     1.555    uart_rx_inst/CLK
    SLICE_X3Y113         FDRE                                         r  uart_rx_inst/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  uart_rx_inst/o_data_reg[2]/Q
                         net (fo=1, routed)           0.120     1.815    o_data[2]
    SLICE_X4Y113         FDRE                                         r  received_voltage_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.943     2.071    clk_IBUF_BUFG
    SLICE_X4Y113         FDRE                                         r  received_voltage_reg[2]/C
                         clock pessimism             -0.482     1.589    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.072     1.661    received_voltage_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 dac/dac_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/CS_trigger/non_zero_delay.enable_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.189ns (60.093%)  route 0.126ns (39.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.663     1.547    dac/clk_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  dac/dac_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.688 f  dac/dac_enable_d_reg/Q
                         net (fo=5, routed)           0.126     1.813    dac/CS_trigger/dac_enable_d
    SLICE_X2Y123         LUT2 (Prop_lut2_I1_O)        0.048     1.861 r  dac/CS_trigger/non_zero_delay.enable_d_i_1/O
                         net (fo=1, routed)           0.000     1.861    dac/CS_trigger/cs_trigger_enable
    SLICE_X2Y123         FDRE                                         r  dac/CS_trigger/non_zero_delay.enable_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.935     2.063    dac/CS_trigger/clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  dac/CS_trigger/non_zero_delay.enable_d_reg/C
                         clock pessimism             -0.503     1.560    
    SLICE_X2Y123         FDRE (Hold_fdre_C_D)         0.131     1.691    dac/CS_trigger/non_zero_delay.enable_d_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/o_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.672     1.556    uart_rx_inst/CLK
    SLICE_X3Y112         FDRE                                         r  uart_rx_inst/rx_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  uart_rx_inst/rx_buffer_reg[1]/Q
                         net (fo=3, routed)           0.123     1.820    uart_rx_inst/rx_buffer[1]
    SLICE_X3Y113         FDRE                                         r  uart_rx_inst/o_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.945     2.073    uart_rx_inst/CLK
    SLICE_X3Y113         FDRE                                         r  uart_rx_inst/o_data_reg[9]/C
                         clock pessimism             -0.503     1.570    
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.075     1.645    uart_rx_inst/o_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dac/current_bit_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/CS_end/non_zero_delay.enable_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.973%)  route 0.124ns (40.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.665     1.549    dac/clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  dac/current_bit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.690 f  dac/current_bit_reg[5]/Q
                         net (fo=3, routed)           0.124     1.814    dac/CS_end/Q[5]
    SLICE_X2Y121         LUT6 (Prop_lut6_I5_O)        0.045     1.859 r  dac/CS_end/non_zero_delay.enable_d_i_1__1/O
                         net (fo=1, routed)           0.000     1.859    dac/CS_end/cs_end_enable
    SLICE_X2Y121         FDRE                                         r  dac/CS_end/non_zero_delay.enable_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.938     2.066    dac/CS_end/clk_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  dac/CS_end/non_zero_delay.enable_d_reg/C
                         clock pessimism             -0.503     1.563    
    SLICE_X2Y121         FDRE (Hold_fdre_C_D)         0.120     1.683    dac/CS_end/non_zero_delay.enable_d_reg
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 dac/dac_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/CS_trigger/non_zero_delay.delay_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.663     1.547    dac/clk_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  dac/dac_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  dac/dac_enable_d_reg/Q
                         net (fo=5, routed)           0.126     1.813    dac/CS_trigger/dac_enable_d
    SLICE_X2Y123         LUT5 (Prop_lut5_I0_O)        0.045     1.858 r  dac/CS_trigger/non_zero_delay.delay_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.858    dac/CS_trigger/non_zero_delay.delay_counter[0]_i_1_n_0
    SLICE_X2Y123         FDRE                                         r  dac/CS_trigger/non_zero_delay.delay_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.935     2.063    dac/CS_trigger/clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  dac/CS_trigger/non_zero_delay.delay_counter_reg[0]/C
                         clock pessimism             -0.503     1.560    
    SLICE_X2Y123         FDRE (Hold_fdre_C_D)         0.121     1.681    dac/CS_trigger/non_zero_delay.delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_rx_inst/o_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            received_voltage_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.376%)  route 0.118ns (45.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.671     1.555    uart_rx_inst/CLK
    SLICE_X3Y113         FDRE                                         r  uart_rx_inst/o_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  uart_rx_inst/o_data_reg[10]/Q
                         net (fo=1, routed)           0.118     1.814    o_data[10]
    SLICE_X4Y113         FDRE                                         r  received_voltage_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.943     2.071    clk_IBUF_BUFG
    SLICE_X4Y113         FDRE                                         r  received_voltage_reg[10]/C
                         clock pessimism             -0.482     1.589    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.047     1.636    received_voltage_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uart_rx_inst/o_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            received_voltage_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.671     1.555    uart_rx_inst/CLK
    SLICE_X3Y114         FDRE                                         r  uart_rx_inst/o_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  uart_rx_inst/o_data_reg[14]/Q
                         net (fo=1, routed)           0.119     1.815    o_data[14]
    SLICE_X4Y114         FDRE                                         r  received_voltage_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.943     2.071    clk_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  received_voltage_reg[14]/C
                         clock pessimism             -0.482     1.589    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.046     1.635    received_voltage_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/data_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.179%)  route 0.110ns (43.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.671     1.555    uart_rx_inst/CLK
    SLICE_X4Y112         FDRE                                         r  uart_rx_inst/rx_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  uart_rx_inst/rx_buffer_reg[4]/Q
                         net (fo=3, routed)           0.110     1.806    uart_rx_inst/rx_buffer[4]
    SLICE_X5Y112         FDRE                                         r  uart_rx_inst/data_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.944     2.072    uart_rx_inst/CLK
    SLICE_X5Y112         FDRE                                         r  uart_rx_inst/data_buffer_reg[4]/C
                         clock pessimism             -0.504     1.568    
    SLICE_X5Y112         FDRE (Hold_fdre_C_D)         0.055     1.623    uart_rx_inst/data_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 received_voltage_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/mult_stage_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.670     1.554    clk_IBUF_BUFG
    SLICE_X5Y114         FDRE                                         r  received_voltage_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  received_voltage_reg[3]/Q
                         net (fo=4, routed)           0.122     1.817    dac/mult_stage_reg[31]_0[3]
    SLICE_X5Y115         FDRE                                         r  dac/mult_stage_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.942     2.070    dac/clk_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  dac/mult_stage_reg[19]/C
                         clock pessimism             -0.502     1.568    
    SLICE_X5Y115         FDRE (Hold_fdre_C_D)         0.066     1.634    dac/mult_stage_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y113  received_voltage_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y113   received_voltage_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y114   received_voltage_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y114   received_voltage_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y114   received_voltage_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y114   received_voltage_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y114   received_voltage_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y113   received_voltage_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y113   received_voltage_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y113  received_voltage_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y113  received_voltage_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113   received_voltage_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113   received_voltage_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114   received_voltage_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114   received_voltage_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114   received_voltage_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114   received_voltage_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114   received_voltage_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114   received_voltage_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y113  received_voltage_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y113  received_voltage_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113   received_voltage_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113   received_voltage_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114   received_voltage_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114   received_voltage_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114   received_voltage_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114   received_voltage_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114   received_voltage_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114   received_voltage_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 received_voltage_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        80.344ns  (logic 24.677ns (30.715%)  route 55.666ns (69.285%))
  Logic Levels:           76  (CARRY4=45 LUT2=5 LUT3=6 LUT4=3 LUT5=4 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.803     5.324    clk_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  received_voltage_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_fdre_C_Q)         0.419     5.743 r  received_voltage_reg[8]/Q
                         net (fo=4, routed)           1.124     6.867    display_inst/Q[8]
    SLICE_X5Y113         LUT2 (Prop_lut2_I1_O)        0.299     7.166 r  display_inst/seg_OBUF[5]_inst_i_160/O
                         net (fo=1, routed)           0.000     7.166    display_inst/seg_OBUF[5]_inst_i_160_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.716 r  display_inst/seg_OBUF[5]_inst_i_89/CO[3]
                         net (fo=1, routed)           0.000     7.716    display_inst/seg_OBUF[5]_inst_i_89_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.938 r  display_inst/seg_OBUF[5]_inst_i_157/O[0]
                         net (fo=85, routed)          0.835     8.773    display_inst/seg_OBUF[5]_inst_i_157_n_7
    SLICE_X6Y114         LUT6 (Prop_lut6_I3_O)        0.299     9.072 r  display_inst/seg_OBUF[5]_inst_i_90/O
                         net (fo=50, routed)          1.122    10.194    display_inst/p_1_in__0[9]
    SLICE_X6Y111         LUT6 (Prop_lut6_I3_O)        0.124    10.318 r  display_inst/seg_OBUF[5]_inst_i_46/O
                         net (fo=72, routed)          0.817    11.135    display_inst/p_1_in__0[7]
    SLICE_X6Y112         LUT6 (Prop_lut6_I3_O)        0.124    11.259 r  display_inst/seg_OBUF[6]_inst_i_28/O
                         net (fo=64, routed)          2.203    13.462    display_inst/p_1_in__0[6]
    SLICE_X9Y110         LUT6 (Prop_lut6_I2_O)        0.124    13.586 r  display_inst/seg_OBUF[6]_inst_i_23/O
                         net (fo=69, routed)          0.879    14.465    display_inst/p_1_in__0[4]
    SLICE_X9Y111         LUT6 (Prop_lut6_I2_O)        0.124    14.589 r  display_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=72, routed)          0.977    15.566    display_inst/p_1_in[2]
    SLICE_X10Y111        LUT6 (Prop_lut6_I2_O)        0.124    15.690 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=71, routed)          1.412    17.102    display_inst/p_1_in[0]
    SLICE_X16Y111        LUT3 (Prop_lut3_I2_O)        0.150    17.252 r  display_inst/seg_OBUF[5]_inst_i_344/O
                         net (fo=6, routed)           0.540    17.792    display_inst/seg_OBUF[5]_inst_i_344_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    18.398 r  display_inst/seg_OBUF[5]_inst_i_768/CO[3]
                         net (fo=1, routed)           0.000    18.398    display_inst/seg_OBUF[5]_inst_i_768_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.515 r  display_inst/seg_OBUF[5]_inst_i_773/CO[3]
                         net (fo=1, routed)           0.000    18.515    display_inst/seg_OBUF[5]_inst_i_773_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.632 r  display_inst/seg_OBUF[5]_inst_i_662/CO[3]
                         net (fo=1, routed)           0.000    18.632    display_inst/seg_OBUF[5]_inst_i_662_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.851 r  display_inst/seg_OBUF[5]_inst_i_510/O[0]
                         net (fo=3, routed)           0.807    19.658    display_inst/seg_OBUF[5]_inst_i_510_n_7
    SLICE_X16Y112        LUT3 (Prop_lut3_I0_O)        0.295    19.953 r  display_inst/seg_OBUF[5]_inst_i_648/O
                         net (fo=1, routed)           0.637    20.590    display_inst/seg_OBUF[5]_inst_i_648_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.116 r  display_inst/seg_OBUF[5]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.116    display_inst/seg_OBUF[5]_inst_i_495_n_0
    SLICE_X15Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.230 r  display_inst/seg_OBUF[5]_inst_i_372/CO[3]
                         net (fo=1, routed)           0.000    21.230    display_inst/seg_OBUF[5]_inst_i_372_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.453 r  display_inst/seg_OBUF[5]_inst_i_219/O[0]
                         net (fo=3, routed)           1.108    22.561    display_inst/seg_OBUF[5]_inst_i_219_n_7
    SLICE_X16Y111        LUT3 (Prop_lut3_I1_O)        0.329    22.890 r  display_inst/seg_OBUF[5]_inst_i_211/O
                         net (fo=1, routed)           0.690    23.580    display_inst/seg_OBUF[5]_inst_i_211_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723    24.303 r  display_inst/seg_OBUF[5]_inst_i_107/CO[3]
                         net (fo=1, routed)           0.000    24.303    display_inst/seg_OBUF[5]_inst_i_107_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.420 r  display_inst/seg_OBUF[5]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    24.420    display_inst/seg_OBUF[5]_inst_i_62_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.537 r  display_inst/seg_OBUF[5]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.537    display_inst/seg_OBUF[5]_inst_i_38_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.776 r  display_inst/seg_OBUF[6]_inst_i_30/O[2]
                         net (fo=19, routed)          1.070    25.845    display_inst/seg_OBUF[6]_inst_i_30_n_5
    SLICE_X13Y118        LUT2 (Prop_lut2_I0_O)        0.301    26.146 r  display_inst/seg_OBUF[5]_inst_i_795/O
                         net (fo=1, routed)           0.000    26.146    display_inst/seg_OBUF[5]_inst_i_795_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.696 r  display_inst/seg_OBUF[5]_inst_i_685/CO[3]
                         net (fo=1, routed)           0.000    26.696    display_inst/seg_OBUF[5]_inst_i_685_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.030 r  display_inst/seg_OBUF[5]_inst_i_524/O[1]
                         net (fo=3, routed)           0.846    27.876    display_inst/seg_OBUF[5]_inst_i_524_n_6
    SLICE_X16Y119        LUT5 (Prop_lut5_I0_O)        0.303    28.179 r  display_inst/seg_OBUF[5]_inst_i_678/O
                         net (fo=1, routed)           0.473    28.653    display_inst/seg_OBUF[5]_inst_i_678_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    29.057 r  display_inst/seg_OBUF[5]_inst_i_523/CO[3]
                         net (fo=1, routed)           0.000    29.057    display_inst/seg_OBUF[5]_inst_i_523_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.174 r  display_inst/seg_OBUF[5]_inst_i_395/CO[3]
                         net (fo=1, routed)           0.000    29.174    display_inst/seg_OBUF[5]_inst_i_395_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.291 r  display_inst/seg_OBUF[5]_inst_i_256/CO[3]
                         net (fo=1, routed)           0.000    29.291    display_inst/seg_OBUF[5]_inst_i_256_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.408 r  display_inst/seg_OBUF[5]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    29.408    display_inst/seg_OBUF[5]_inst_i_122_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.525 r  display_inst/seg_OBUF[5]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.525    display_inst/seg_OBUF[5]_inst_i_71_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.682 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         2.442    32.124    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X12Y130        LUT2 (Prop_lut2_I0_O)        0.332    32.456 r  display_inst/seg_OBUF[7]_inst_i_144/O
                         net (fo=143, routed)         5.061    37.517    display_inst/seg_OBUF[7]_inst_i_144_n_0
    SLICE_X24Y128        LUT6 (Prop_lut6_I1_O)        0.124    37.641 r  display_inst/seg_OBUF[7]_inst_i_179/O
                         net (fo=3, routed)           1.162    38.803    display_inst/seg_OBUF[7]_inst_i_179_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    39.207 r  display_inst/seg_OBUF[7]_inst_i_397/CO[3]
                         net (fo=1, routed)           0.000    39.207    display_inst/seg_OBUF[7]_inst_i_397_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.324 r  display_inst/seg_OBUF[7]_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.324    display_inst/seg_OBUF[7]_inst_i_354_n_0
    SLICE_X14Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.441 r  display_inst/seg_OBUF[7]_inst_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.441    display_inst/seg_OBUF[7]_inst_i_328_n_0
    SLICE_X14Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.558 r  display_inst/seg_OBUF[7]_inst_i_331/CO[3]
                         net (fo=1, routed)           0.000    39.558    display_inst/seg_OBUF[7]_inst_i_331_n_0
    SLICE_X14Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.675 r  display_inst/seg_OBUF[7]_inst_i_690/CO[3]
                         net (fo=1, routed)           0.000    39.675    display_inst/seg_OBUF[7]_inst_i_690_n_0
    SLICE_X14Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    39.929 f  display_inst/seg_OBUF[7]_inst_i_466/CO[0]
                         net (fo=15, routed)          1.019    40.948    display_inst/seg_OBUF[7]_inst_i_466_n_3
    SLICE_X16Y133        LUT3 (Prop_lut3_I0_O)        0.397    41.345 r  display_inst/seg_OBUF[7]_inst_i_284/O
                         net (fo=25, routed)          1.421    42.766    display_inst/seg_OBUF[7]_inst_i_284_n_0
    SLICE_X16Y131        LUT4 (Prop_lut4_I0_O)        0.327    43.093 r  display_inst/seg_OBUF[7]_inst_i_497/O
                         net (fo=1, routed)           0.000    43.093    display_inst/seg_OBUF[7]_inst_i_497_n_0
    SLICE_X16Y131        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    43.340 r  display_inst/seg_OBUF[7]_inst_i_304/O[0]
                         net (fo=2, routed)           1.120    44.460    display_inst/seg_OBUF[7]_inst_i_304_n_7
    SLICE_X21Y131        LUT3 (Prop_lut3_I0_O)        0.327    44.787 r  display_inst/seg_OBUF[7]_inst_i_297/O
                         net (fo=2, routed)           1.048    45.835    display_inst/seg_OBUF[7]_inst_i_297_n_0
    SLICE_X21Y131        LUT4 (Prop_lut4_I3_O)        0.326    46.161 r  display_inst/seg_OBUF[7]_inst_i_301/O
                         net (fo=1, routed)           0.000    46.161    display_inst/seg_OBUF[7]_inst_i_301_n_0
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.711 r  display_inst/seg_OBUF[7]_inst_i_121/CO[3]
                         net (fo=1, routed)           0.000    46.711    display_inst/seg_OBUF[7]_inst_i_121_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.045 r  display_inst/seg_OBUF[7]_inst_i_61/O[1]
                         net (fo=9, routed)           2.039    49.084    display_inst/seg_OBUF[7]_inst_i_61_n_6
    SLICE_X23Y128        LUT2 (Prop_lut2_I0_O)        0.303    49.387 r  display_inst/seg_OBUF[7]_inst_i_116/O
                         net (fo=1, routed)           0.000    49.387    display_inst/seg_OBUF[7]_inst_i_116_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    49.634 r  display_inst/seg_OBUF[7]_inst_i_55/O[0]
                         net (fo=3, routed)           1.031    50.665    display_inst/seg_OBUF[7]_inst_i_55_n_7
    SLICE_X19Y131        LUT5 (Prop_lut5_I0_O)        0.327    50.992 r  display_inst/seg_OBUF[7]_inst_i_135/O
                         net (fo=1, routed)           0.822    51.814    display_inst/seg_OBUF[7]_inst_i_135_n_0
    SLICE_X19Y128        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    52.529 r  display_inst/seg_OBUF[7]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    52.529    display_inst/seg_OBUF[7]_inst_i_70_n_0
    SLICE_X19Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.643 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.643    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X19Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.800 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          3.159    55.959    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X34Y124        LUT2 (Prop_lut2_I0_O)        0.357    56.316 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          3.511    59.827    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X33Y127        LUT6 (Prop_lut6_I4_O)        0.348    60.175 r  display_inst/seg_OBUF[7]_inst_i_782/O
                         net (fo=2, routed)           0.662    60.837    display_inst/seg_OBUF[7]_inst_i_782_n_0
    SLICE_X29Y125        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.222 r  display_inst/seg_OBUF[7]_inst_i_956/CO[3]
                         net (fo=1, routed)           0.000    61.222    display_inst/seg_OBUF[7]_inst_i_956_n_0
    SLICE_X29Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.535 r  display_inst/seg_OBUF[7]_inst_i_895/O[3]
                         net (fo=3, routed)           0.839    62.374    display_inst/seg_OBUF[7]_inst_i_895_n_4
    SLICE_X33Y126        LUT3 (Prop_lut3_I0_O)        0.306    62.680 r  display_inst/seg_OBUF[7]_inst_i_759/O
                         net (fo=1, routed)           0.771    63.451    display_inst/seg_OBUF[7]_inst_i_759_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    63.847 r  display_inst/seg_OBUF[7]_inst_i_606/CO[3]
                         net (fo=1, routed)           0.000    63.847    display_inst/seg_OBUF[7]_inst_i_606_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.964 r  display_inst/seg_OBUF[7]_inst_i_409/CO[3]
                         net (fo=1, routed)           0.000    63.964    display_inst/seg_OBUF[7]_inst_i_409_n_0
    SLICE_X30Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    64.183 r  display_inst/seg_OBUF[7]_inst_i_242/O[0]
                         net (fo=3, routed)           1.127    65.310    display_inst/seg_OBUF[7]_inst_i_242_n_7
    SLICE_X34Y125        LUT6 (Prop_lut6_I1_O)        0.295    65.605 r  display_inst/seg_OBUF[7]_inst_i_234/O
                         net (fo=1, routed)           0.548    66.153    display_inst/seg_OBUF[7]_inst_i_234_n_0
    SLICE_X35Y126        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    66.660 r  display_inst/seg_OBUF[7]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000    66.660    display_inst/seg_OBUF[7]_inst_i_97_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.774 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.774    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    67.108 r  display_inst/seg_OBUF[7]_inst_i_20/O[1]
                         net (fo=2, routed)           0.509    67.617    display_inst/seg_OBUF[7]_inst_i_20_n_6
    SLICE_X34Y126        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    68.347 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           0.971    69.318    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X27Y122        LUT5 (Prop_lut5_I4_O)        0.306    69.624 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    69.624    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X27Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.025 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.025    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X27Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.247 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          1.248    71.495    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X24Y118        LUT4 (Prop_lut4_I2_O)        0.299    71.794 r  display_inst/seg_OBUF[5]_inst_i_31/O
                         net (fo=1, routed)           0.791    72.585    display_inst/seg_OBUF[5]_inst_i_31_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I5_O)        0.124    72.709 r  display_inst/seg_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           0.829    73.538    display_inst/seg_OBUF[5]_inst_i_14_n_0
    SLICE_X22Y117        LUT6 (Prop_lut6_I5_O)        0.124    73.662 r  display_inst/seg_OBUF[5]_inst_i_5/O
                         net (fo=6, routed)           1.014    74.676    display_inst/sel0[3]
    SLICE_X24Y117        LUT5 (Prop_lut5_I1_O)        0.152    74.828 r  display_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           0.578    75.406    display_inst/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X27Y117        LUT6 (Prop_lut6_I5_O)        0.326    75.732 r  display_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           6.405    82.137    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    85.668 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    85.668    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 received_voltage_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        80.238ns  (logic 24.885ns (31.014%)  route 55.353ns (68.986%))
  Logic Levels:           76  (CARRY4=45 LUT2=6 LUT3=6 LUT4=3 LUT5=4 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.803     5.324    clk_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  received_voltage_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_fdre_C_Q)         0.419     5.743 r  received_voltage_reg[8]/Q
                         net (fo=4, routed)           1.124     6.867    display_inst/Q[8]
    SLICE_X5Y113         LUT2 (Prop_lut2_I1_O)        0.299     7.166 r  display_inst/seg_OBUF[5]_inst_i_160/O
                         net (fo=1, routed)           0.000     7.166    display_inst/seg_OBUF[5]_inst_i_160_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.716 r  display_inst/seg_OBUF[5]_inst_i_89/CO[3]
                         net (fo=1, routed)           0.000     7.716    display_inst/seg_OBUF[5]_inst_i_89_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.938 r  display_inst/seg_OBUF[5]_inst_i_157/O[0]
                         net (fo=85, routed)          0.835     8.773    display_inst/seg_OBUF[5]_inst_i_157_n_7
    SLICE_X6Y114         LUT6 (Prop_lut6_I3_O)        0.299     9.072 r  display_inst/seg_OBUF[5]_inst_i_90/O
                         net (fo=50, routed)          1.122    10.194    display_inst/p_1_in__0[9]
    SLICE_X6Y111         LUT6 (Prop_lut6_I3_O)        0.124    10.318 r  display_inst/seg_OBUF[5]_inst_i_46/O
                         net (fo=72, routed)          0.817    11.135    display_inst/p_1_in__0[7]
    SLICE_X6Y112         LUT6 (Prop_lut6_I3_O)        0.124    11.259 r  display_inst/seg_OBUF[6]_inst_i_28/O
                         net (fo=64, routed)          2.203    13.462    display_inst/p_1_in__0[6]
    SLICE_X9Y110         LUT6 (Prop_lut6_I2_O)        0.124    13.586 r  display_inst/seg_OBUF[6]_inst_i_23/O
                         net (fo=69, routed)          0.879    14.465    display_inst/p_1_in__0[4]
    SLICE_X9Y111         LUT6 (Prop_lut6_I2_O)        0.124    14.589 r  display_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=72, routed)          0.977    15.566    display_inst/p_1_in[2]
    SLICE_X10Y111        LUT6 (Prop_lut6_I2_O)        0.124    15.690 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=71, routed)          1.412    17.102    display_inst/p_1_in[0]
    SLICE_X16Y111        LUT3 (Prop_lut3_I2_O)        0.150    17.252 r  display_inst/seg_OBUF[5]_inst_i_344/O
                         net (fo=6, routed)           0.540    17.792    display_inst/seg_OBUF[5]_inst_i_344_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    18.398 r  display_inst/seg_OBUF[5]_inst_i_768/CO[3]
                         net (fo=1, routed)           0.000    18.398    display_inst/seg_OBUF[5]_inst_i_768_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.515 r  display_inst/seg_OBUF[5]_inst_i_773/CO[3]
                         net (fo=1, routed)           0.000    18.515    display_inst/seg_OBUF[5]_inst_i_773_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.632 r  display_inst/seg_OBUF[5]_inst_i_662/CO[3]
                         net (fo=1, routed)           0.000    18.632    display_inst/seg_OBUF[5]_inst_i_662_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.851 r  display_inst/seg_OBUF[5]_inst_i_510/O[0]
                         net (fo=3, routed)           0.807    19.658    display_inst/seg_OBUF[5]_inst_i_510_n_7
    SLICE_X16Y112        LUT3 (Prop_lut3_I0_O)        0.295    19.953 r  display_inst/seg_OBUF[5]_inst_i_648/O
                         net (fo=1, routed)           0.637    20.590    display_inst/seg_OBUF[5]_inst_i_648_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.116 r  display_inst/seg_OBUF[5]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.116    display_inst/seg_OBUF[5]_inst_i_495_n_0
    SLICE_X15Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.230 r  display_inst/seg_OBUF[5]_inst_i_372/CO[3]
                         net (fo=1, routed)           0.000    21.230    display_inst/seg_OBUF[5]_inst_i_372_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.453 r  display_inst/seg_OBUF[5]_inst_i_219/O[0]
                         net (fo=3, routed)           1.108    22.561    display_inst/seg_OBUF[5]_inst_i_219_n_7
    SLICE_X16Y111        LUT3 (Prop_lut3_I1_O)        0.329    22.890 r  display_inst/seg_OBUF[5]_inst_i_211/O
                         net (fo=1, routed)           0.690    23.580    display_inst/seg_OBUF[5]_inst_i_211_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723    24.303 r  display_inst/seg_OBUF[5]_inst_i_107/CO[3]
                         net (fo=1, routed)           0.000    24.303    display_inst/seg_OBUF[5]_inst_i_107_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.420 r  display_inst/seg_OBUF[5]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    24.420    display_inst/seg_OBUF[5]_inst_i_62_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.537 r  display_inst/seg_OBUF[5]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.537    display_inst/seg_OBUF[5]_inst_i_38_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.776 r  display_inst/seg_OBUF[6]_inst_i_30/O[2]
                         net (fo=19, routed)          1.070    25.845    display_inst/seg_OBUF[6]_inst_i_30_n_5
    SLICE_X13Y118        LUT2 (Prop_lut2_I0_O)        0.301    26.146 r  display_inst/seg_OBUF[5]_inst_i_795/O
                         net (fo=1, routed)           0.000    26.146    display_inst/seg_OBUF[5]_inst_i_795_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.696 r  display_inst/seg_OBUF[5]_inst_i_685/CO[3]
                         net (fo=1, routed)           0.000    26.696    display_inst/seg_OBUF[5]_inst_i_685_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.030 r  display_inst/seg_OBUF[5]_inst_i_524/O[1]
                         net (fo=3, routed)           0.846    27.876    display_inst/seg_OBUF[5]_inst_i_524_n_6
    SLICE_X16Y119        LUT5 (Prop_lut5_I0_O)        0.303    28.179 r  display_inst/seg_OBUF[5]_inst_i_678/O
                         net (fo=1, routed)           0.473    28.653    display_inst/seg_OBUF[5]_inst_i_678_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    29.057 r  display_inst/seg_OBUF[5]_inst_i_523/CO[3]
                         net (fo=1, routed)           0.000    29.057    display_inst/seg_OBUF[5]_inst_i_523_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.174 r  display_inst/seg_OBUF[5]_inst_i_395/CO[3]
                         net (fo=1, routed)           0.000    29.174    display_inst/seg_OBUF[5]_inst_i_395_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.291 r  display_inst/seg_OBUF[5]_inst_i_256/CO[3]
                         net (fo=1, routed)           0.000    29.291    display_inst/seg_OBUF[5]_inst_i_256_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.408 r  display_inst/seg_OBUF[5]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    29.408    display_inst/seg_OBUF[5]_inst_i_122_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.525 r  display_inst/seg_OBUF[5]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.525    display_inst/seg_OBUF[5]_inst_i_71_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.682 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         2.442    32.124    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X12Y130        LUT2 (Prop_lut2_I0_O)        0.332    32.456 r  display_inst/seg_OBUF[7]_inst_i_144/O
                         net (fo=143, routed)         5.061    37.517    display_inst/seg_OBUF[7]_inst_i_144_n_0
    SLICE_X24Y128        LUT6 (Prop_lut6_I1_O)        0.124    37.641 r  display_inst/seg_OBUF[7]_inst_i_179/O
                         net (fo=3, routed)           1.162    38.803    display_inst/seg_OBUF[7]_inst_i_179_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    39.207 r  display_inst/seg_OBUF[7]_inst_i_397/CO[3]
                         net (fo=1, routed)           0.000    39.207    display_inst/seg_OBUF[7]_inst_i_397_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.324 r  display_inst/seg_OBUF[7]_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.324    display_inst/seg_OBUF[7]_inst_i_354_n_0
    SLICE_X14Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.441 r  display_inst/seg_OBUF[7]_inst_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.441    display_inst/seg_OBUF[7]_inst_i_328_n_0
    SLICE_X14Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.558 r  display_inst/seg_OBUF[7]_inst_i_331/CO[3]
                         net (fo=1, routed)           0.000    39.558    display_inst/seg_OBUF[7]_inst_i_331_n_0
    SLICE_X14Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.675 r  display_inst/seg_OBUF[7]_inst_i_690/CO[3]
                         net (fo=1, routed)           0.000    39.675    display_inst/seg_OBUF[7]_inst_i_690_n_0
    SLICE_X14Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    39.929 f  display_inst/seg_OBUF[7]_inst_i_466/CO[0]
                         net (fo=15, routed)          1.019    40.948    display_inst/seg_OBUF[7]_inst_i_466_n_3
    SLICE_X16Y133        LUT3 (Prop_lut3_I0_O)        0.397    41.345 r  display_inst/seg_OBUF[7]_inst_i_284/O
                         net (fo=25, routed)          1.421    42.766    display_inst/seg_OBUF[7]_inst_i_284_n_0
    SLICE_X16Y131        LUT4 (Prop_lut4_I0_O)        0.327    43.093 r  display_inst/seg_OBUF[7]_inst_i_497/O
                         net (fo=1, routed)           0.000    43.093    display_inst/seg_OBUF[7]_inst_i_497_n_0
    SLICE_X16Y131        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    43.340 r  display_inst/seg_OBUF[7]_inst_i_304/O[0]
                         net (fo=2, routed)           1.120    44.460    display_inst/seg_OBUF[7]_inst_i_304_n_7
    SLICE_X21Y131        LUT3 (Prop_lut3_I0_O)        0.327    44.787 r  display_inst/seg_OBUF[7]_inst_i_297/O
                         net (fo=2, routed)           1.048    45.835    display_inst/seg_OBUF[7]_inst_i_297_n_0
    SLICE_X21Y131        LUT4 (Prop_lut4_I3_O)        0.326    46.161 r  display_inst/seg_OBUF[7]_inst_i_301/O
                         net (fo=1, routed)           0.000    46.161    display_inst/seg_OBUF[7]_inst_i_301_n_0
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.711 r  display_inst/seg_OBUF[7]_inst_i_121/CO[3]
                         net (fo=1, routed)           0.000    46.711    display_inst/seg_OBUF[7]_inst_i_121_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.045 r  display_inst/seg_OBUF[7]_inst_i_61/O[1]
                         net (fo=9, routed)           2.039    49.084    display_inst/seg_OBUF[7]_inst_i_61_n_6
    SLICE_X23Y128        LUT2 (Prop_lut2_I0_O)        0.303    49.387 r  display_inst/seg_OBUF[7]_inst_i_116/O
                         net (fo=1, routed)           0.000    49.387    display_inst/seg_OBUF[7]_inst_i_116_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    49.634 r  display_inst/seg_OBUF[7]_inst_i_55/O[0]
                         net (fo=3, routed)           1.031    50.665    display_inst/seg_OBUF[7]_inst_i_55_n_7
    SLICE_X19Y131        LUT5 (Prop_lut5_I0_O)        0.327    50.992 r  display_inst/seg_OBUF[7]_inst_i_135/O
                         net (fo=1, routed)           0.822    51.814    display_inst/seg_OBUF[7]_inst_i_135_n_0
    SLICE_X19Y128        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    52.529 r  display_inst/seg_OBUF[7]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    52.529    display_inst/seg_OBUF[7]_inst_i_70_n_0
    SLICE_X19Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.643 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.643    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X19Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.800 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          3.159    55.959    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X34Y124        LUT2 (Prop_lut2_I0_O)        0.357    56.316 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          3.511    59.827    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X33Y127        LUT6 (Prop_lut6_I4_O)        0.348    60.175 r  display_inst/seg_OBUF[7]_inst_i_782/O
                         net (fo=2, routed)           0.662    60.837    display_inst/seg_OBUF[7]_inst_i_782_n_0
    SLICE_X29Y125        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.222 r  display_inst/seg_OBUF[7]_inst_i_956/CO[3]
                         net (fo=1, routed)           0.000    61.222    display_inst/seg_OBUF[7]_inst_i_956_n_0
    SLICE_X29Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.535 r  display_inst/seg_OBUF[7]_inst_i_895/O[3]
                         net (fo=3, routed)           0.839    62.374    display_inst/seg_OBUF[7]_inst_i_895_n_4
    SLICE_X33Y126        LUT3 (Prop_lut3_I0_O)        0.306    62.680 r  display_inst/seg_OBUF[7]_inst_i_759/O
                         net (fo=1, routed)           0.771    63.451    display_inst/seg_OBUF[7]_inst_i_759_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    63.847 r  display_inst/seg_OBUF[7]_inst_i_606/CO[3]
                         net (fo=1, routed)           0.000    63.847    display_inst/seg_OBUF[7]_inst_i_606_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.964 r  display_inst/seg_OBUF[7]_inst_i_409/CO[3]
                         net (fo=1, routed)           0.000    63.964    display_inst/seg_OBUF[7]_inst_i_409_n_0
    SLICE_X30Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    64.183 r  display_inst/seg_OBUF[7]_inst_i_242/O[0]
                         net (fo=3, routed)           1.127    65.310    display_inst/seg_OBUF[7]_inst_i_242_n_7
    SLICE_X34Y125        LUT6 (Prop_lut6_I1_O)        0.295    65.605 r  display_inst/seg_OBUF[7]_inst_i_234/O
                         net (fo=1, routed)           0.548    66.153    display_inst/seg_OBUF[7]_inst_i_234_n_0
    SLICE_X35Y126        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    66.660 r  display_inst/seg_OBUF[7]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000    66.660    display_inst/seg_OBUF[7]_inst_i_97_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.774 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.774    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    67.108 r  display_inst/seg_OBUF[7]_inst_i_20/O[1]
                         net (fo=2, routed)           0.509    67.617    display_inst/seg_OBUF[7]_inst_i_20_n_6
    SLICE_X34Y126        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    68.347 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           0.971    69.318    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X27Y122        LUT5 (Prop_lut5_I4_O)        0.306    69.624 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    69.624    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X27Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.025 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.025    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X27Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.247 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          1.248    71.495    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X24Y118        LUT4 (Prop_lut4_I2_O)        0.299    71.794 r  display_inst/seg_OBUF[5]_inst_i_31/O
                         net (fo=1, routed)           0.791    72.585    display_inst/seg_OBUF[5]_inst_i_31_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I5_O)        0.124    72.709 r  display_inst/seg_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           0.829    73.538    display_inst/seg_OBUF[5]_inst_i_14_n_0
    SLICE_X22Y117        LUT6 (Prop_lut6_I5_O)        0.124    73.662 r  display_inst/seg_OBUF[5]_inst_i_5/O
                         net (fo=6, routed)           1.014    74.676    display_inst/sel0[3]
    SLICE_X24Y117        LUT5 (Prop_lut5_I1_O)        0.152    74.828 r  display_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           0.580    75.408    display_inst/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X27Y117        LUT2 (Prop_lut2_I1_O)        0.352    75.760 r  display_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           6.090    81.849    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    85.562 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    85.562    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 received_voltage_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        79.885ns  (logic 24.682ns (30.896%)  route 55.204ns (69.104%))
  Logic Levels:           76  (CARRY4=45 LUT2=5 LUT3=7 LUT4=3 LUT5=4 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.803     5.324    clk_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  received_voltage_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_fdre_C_Q)         0.419     5.743 r  received_voltage_reg[8]/Q
                         net (fo=4, routed)           1.124     6.867    display_inst/Q[8]
    SLICE_X5Y113         LUT2 (Prop_lut2_I1_O)        0.299     7.166 r  display_inst/seg_OBUF[5]_inst_i_160/O
                         net (fo=1, routed)           0.000     7.166    display_inst/seg_OBUF[5]_inst_i_160_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.716 r  display_inst/seg_OBUF[5]_inst_i_89/CO[3]
                         net (fo=1, routed)           0.000     7.716    display_inst/seg_OBUF[5]_inst_i_89_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.938 r  display_inst/seg_OBUF[5]_inst_i_157/O[0]
                         net (fo=85, routed)          0.835     8.773    display_inst/seg_OBUF[5]_inst_i_157_n_7
    SLICE_X6Y114         LUT6 (Prop_lut6_I3_O)        0.299     9.072 r  display_inst/seg_OBUF[5]_inst_i_90/O
                         net (fo=50, routed)          1.122    10.194    display_inst/p_1_in__0[9]
    SLICE_X6Y111         LUT6 (Prop_lut6_I3_O)        0.124    10.318 r  display_inst/seg_OBUF[5]_inst_i_46/O
                         net (fo=72, routed)          0.817    11.135    display_inst/p_1_in__0[7]
    SLICE_X6Y112         LUT6 (Prop_lut6_I3_O)        0.124    11.259 r  display_inst/seg_OBUF[6]_inst_i_28/O
                         net (fo=64, routed)          2.203    13.462    display_inst/p_1_in__0[6]
    SLICE_X9Y110         LUT6 (Prop_lut6_I2_O)        0.124    13.586 r  display_inst/seg_OBUF[6]_inst_i_23/O
                         net (fo=69, routed)          0.879    14.465    display_inst/p_1_in__0[4]
    SLICE_X9Y111         LUT6 (Prop_lut6_I2_O)        0.124    14.589 r  display_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=72, routed)          0.977    15.566    display_inst/p_1_in[2]
    SLICE_X10Y111        LUT6 (Prop_lut6_I2_O)        0.124    15.690 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=71, routed)          1.412    17.102    display_inst/p_1_in[0]
    SLICE_X16Y111        LUT3 (Prop_lut3_I2_O)        0.150    17.252 r  display_inst/seg_OBUF[5]_inst_i_344/O
                         net (fo=6, routed)           0.540    17.792    display_inst/seg_OBUF[5]_inst_i_344_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    18.398 r  display_inst/seg_OBUF[5]_inst_i_768/CO[3]
                         net (fo=1, routed)           0.000    18.398    display_inst/seg_OBUF[5]_inst_i_768_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.515 r  display_inst/seg_OBUF[5]_inst_i_773/CO[3]
                         net (fo=1, routed)           0.000    18.515    display_inst/seg_OBUF[5]_inst_i_773_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.632 r  display_inst/seg_OBUF[5]_inst_i_662/CO[3]
                         net (fo=1, routed)           0.000    18.632    display_inst/seg_OBUF[5]_inst_i_662_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.851 r  display_inst/seg_OBUF[5]_inst_i_510/O[0]
                         net (fo=3, routed)           0.807    19.658    display_inst/seg_OBUF[5]_inst_i_510_n_7
    SLICE_X16Y112        LUT3 (Prop_lut3_I0_O)        0.295    19.953 r  display_inst/seg_OBUF[5]_inst_i_648/O
                         net (fo=1, routed)           0.637    20.590    display_inst/seg_OBUF[5]_inst_i_648_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.116 r  display_inst/seg_OBUF[5]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.116    display_inst/seg_OBUF[5]_inst_i_495_n_0
    SLICE_X15Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.230 r  display_inst/seg_OBUF[5]_inst_i_372/CO[3]
                         net (fo=1, routed)           0.000    21.230    display_inst/seg_OBUF[5]_inst_i_372_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.453 r  display_inst/seg_OBUF[5]_inst_i_219/O[0]
                         net (fo=3, routed)           1.108    22.561    display_inst/seg_OBUF[5]_inst_i_219_n_7
    SLICE_X16Y111        LUT3 (Prop_lut3_I1_O)        0.329    22.890 r  display_inst/seg_OBUF[5]_inst_i_211/O
                         net (fo=1, routed)           0.690    23.580    display_inst/seg_OBUF[5]_inst_i_211_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723    24.303 r  display_inst/seg_OBUF[5]_inst_i_107/CO[3]
                         net (fo=1, routed)           0.000    24.303    display_inst/seg_OBUF[5]_inst_i_107_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.420 r  display_inst/seg_OBUF[5]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    24.420    display_inst/seg_OBUF[5]_inst_i_62_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.537 r  display_inst/seg_OBUF[5]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.537    display_inst/seg_OBUF[5]_inst_i_38_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.776 r  display_inst/seg_OBUF[6]_inst_i_30/O[2]
                         net (fo=19, routed)          1.070    25.845    display_inst/seg_OBUF[6]_inst_i_30_n_5
    SLICE_X13Y118        LUT2 (Prop_lut2_I0_O)        0.301    26.146 r  display_inst/seg_OBUF[5]_inst_i_795/O
                         net (fo=1, routed)           0.000    26.146    display_inst/seg_OBUF[5]_inst_i_795_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.696 r  display_inst/seg_OBUF[5]_inst_i_685/CO[3]
                         net (fo=1, routed)           0.000    26.696    display_inst/seg_OBUF[5]_inst_i_685_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.030 r  display_inst/seg_OBUF[5]_inst_i_524/O[1]
                         net (fo=3, routed)           0.846    27.876    display_inst/seg_OBUF[5]_inst_i_524_n_6
    SLICE_X16Y119        LUT5 (Prop_lut5_I0_O)        0.303    28.179 r  display_inst/seg_OBUF[5]_inst_i_678/O
                         net (fo=1, routed)           0.473    28.653    display_inst/seg_OBUF[5]_inst_i_678_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    29.057 r  display_inst/seg_OBUF[5]_inst_i_523/CO[3]
                         net (fo=1, routed)           0.000    29.057    display_inst/seg_OBUF[5]_inst_i_523_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.174 r  display_inst/seg_OBUF[5]_inst_i_395/CO[3]
                         net (fo=1, routed)           0.000    29.174    display_inst/seg_OBUF[5]_inst_i_395_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.291 r  display_inst/seg_OBUF[5]_inst_i_256/CO[3]
                         net (fo=1, routed)           0.000    29.291    display_inst/seg_OBUF[5]_inst_i_256_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.408 r  display_inst/seg_OBUF[5]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    29.408    display_inst/seg_OBUF[5]_inst_i_122_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.525 r  display_inst/seg_OBUF[5]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.525    display_inst/seg_OBUF[5]_inst_i_71_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.682 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         2.442    32.124    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X12Y130        LUT2 (Prop_lut2_I0_O)        0.332    32.456 r  display_inst/seg_OBUF[7]_inst_i_144/O
                         net (fo=143, routed)         5.061    37.517    display_inst/seg_OBUF[7]_inst_i_144_n_0
    SLICE_X24Y128        LUT6 (Prop_lut6_I1_O)        0.124    37.641 r  display_inst/seg_OBUF[7]_inst_i_179/O
                         net (fo=3, routed)           1.162    38.803    display_inst/seg_OBUF[7]_inst_i_179_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    39.207 r  display_inst/seg_OBUF[7]_inst_i_397/CO[3]
                         net (fo=1, routed)           0.000    39.207    display_inst/seg_OBUF[7]_inst_i_397_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.324 r  display_inst/seg_OBUF[7]_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.324    display_inst/seg_OBUF[7]_inst_i_354_n_0
    SLICE_X14Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.441 r  display_inst/seg_OBUF[7]_inst_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.441    display_inst/seg_OBUF[7]_inst_i_328_n_0
    SLICE_X14Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.558 r  display_inst/seg_OBUF[7]_inst_i_331/CO[3]
                         net (fo=1, routed)           0.000    39.558    display_inst/seg_OBUF[7]_inst_i_331_n_0
    SLICE_X14Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.675 r  display_inst/seg_OBUF[7]_inst_i_690/CO[3]
                         net (fo=1, routed)           0.000    39.675    display_inst/seg_OBUF[7]_inst_i_690_n_0
    SLICE_X14Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    39.929 f  display_inst/seg_OBUF[7]_inst_i_466/CO[0]
                         net (fo=15, routed)          1.019    40.948    display_inst/seg_OBUF[7]_inst_i_466_n_3
    SLICE_X16Y133        LUT3 (Prop_lut3_I0_O)        0.397    41.345 r  display_inst/seg_OBUF[7]_inst_i_284/O
                         net (fo=25, routed)          1.421    42.766    display_inst/seg_OBUF[7]_inst_i_284_n_0
    SLICE_X16Y131        LUT4 (Prop_lut4_I0_O)        0.327    43.093 r  display_inst/seg_OBUF[7]_inst_i_497/O
                         net (fo=1, routed)           0.000    43.093    display_inst/seg_OBUF[7]_inst_i_497_n_0
    SLICE_X16Y131        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    43.340 r  display_inst/seg_OBUF[7]_inst_i_304/O[0]
                         net (fo=2, routed)           1.120    44.460    display_inst/seg_OBUF[7]_inst_i_304_n_7
    SLICE_X21Y131        LUT3 (Prop_lut3_I0_O)        0.327    44.787 r  display_inst/seg_OBUF[7]_inst_i_297/O
                         net (fo=2, routed)           1.048    45.835    display_inst/seg_OBUF[7]_inst_i_297_n_0
    SLICE_X21Y131        LUT4 (Prop_lut4_I3_O)        0.326    46.161 r  display_inst/seg_OBUF[7]_inst_i_301/O
                         net (fo=1, routed)           0.000    46.161    display_inst/seg_OBUF[7]_inst_i_301_n_0
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.711 r  display_inst/seg_OBUF[7]_inst_i_121/CO[3]
                         net (fo=1, routed)           0.000    46.711    display_inst/seg_OBUF[7]_inst_i_121_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.045 r  display_inst/seg_OBUF[7]_inst_i_61/O[1]
                         net (fo=9, routed)           2.039    49.084    display_inst/seg_OBUF[7]_inst_i_61_n_6
    SLICE_X23Y128        LUT2 (Prop_lut2_I0_O)        0.303    49.387 r  display_inst/seg_OBUF[7]_inst_i_116/O
                         net (fo=1, routed)           0.000    49.387    display_inst/seg_OBUF[7]_inst_i_116_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    49.634 r  display_inst/seg_OBUF[7]_inst_i_55/O[0]
                         net (fo=3, routed)           1.031    50.665    display_inst/seg_OBUF[7]_inst_i_55_n_7
    SLICE_X19Y131        LUT5 (Prop_lut5_I0_O)        0.327    50.992 r  display_inst/seg_OBUF[7]_inst_i_135/O
                         net (fo=1, routed)           0.822    51.814    display_inst/seg_OBUF[7]_inst_i_135_n_0
    SLICE_X19Y128        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    52.529 r  display_inst/seg_OBUF[7]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    52.529    display_inst/seg_OBUF[7]_inst_i_70_n_0
    SLICE_X19Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.643 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.643    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X19Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.800 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          3.159    55.959    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X34Y124        LUT2 (Prop_lut2_I0_O)        0.357    56.316 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          3.511    59.827    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X33Y127        LUT6 (Prop_lut6_I4_O)        0.348    60.175 r  display_inst/seg_OBUF[7]_inst_i_782/O
                         net (fo=2, routed)           0.662    60.837    display_inst/seg_OBUF[7]_inst_i_782_n_0
    SLICE_X29Y125        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.222 r  display_inst/seg_OBUF[7]_inst_i_956/CO[3]
                         net (fo=1, routed)           0.000    61.222    display_inst/seg_OBUF[7]_inst_i_956_n_0
    SLICE_X29Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.535 r  display_inst/seg_OBUF[7]_inst_i_895/O[3]
                         net (fo=3, routed)           0.839    62.374    display_inst/seg_OBUF[7]_inst_i_895_n_4
    SLICE_X33Y126        LUT3 (Prop_lut3_I0_O)        0.306    62.680 r  display_inst/seg_OBUF[7]_inst_i_759/O
                         net (fo=1, routed)           0.771    63.451    display_inst/seg_OBUF[7]_inst_i_759_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    63.847 r  display_inst/seg_OBUF[7]_inst_i_606/CO[3]
                         net (fo=1, routed)           0.000    63.847    display_inst/seg_OBUF[7]_inst_i_606_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.964 r  display_inst/seg_OBUF[7]_inst_i_409/CO[3]
                         net (fo=1, routed)           0.000    63.964    display_inst/seg_OBUF[7]_inst_i_409_n_0
    SLICE_X30Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    64.183 r  display_inst/seg_OBUF[7]_inst_i_242/O[0]
                         net (fo=3, routed)           1.127    65.310    display_inst/seg_OBUF[7]_inst_i_242_n_7
    SLICE_X34Y125        LUT6 (Prop_lut6_I1_O)        0.295    65.605 r  display_inst/seg_OBUF[7]_inst_i_234/O
                         net (fo=1, routed)           0.548    66.153    display_inst/seg_OBUF[7]_inst_i_234_n_0
    SLICE_X35Y126        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    66.660 r  display_inst/seg_OBUF[7]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000    66.660    display_inst/seg_OBUF[7]_inst_i_97_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.774 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.774    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    67.108 r  display_inst/seg_OBUF[7]_inst_i_20/O[1]
                         net (fo=2, routed)           0.509    67.617    display_inst/seg_OBUF[7]_inst_i_20_n_6
    SLICE_X34Y126        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    68.347 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           0.971    69.318    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X27Y122        LUT5 (Prop_lut5_I4_O)        0.306    69.624 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    69.624    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X27Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.025 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.025    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X27Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.247 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          1.248    71.495    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X24Y118        LUT4 (Prop_lut4_I2_O)        0.299    71.794 r  display_inst/seg_OBUF[5]_inst_i_31/O
                         net (fo=1, routed)           0.791    72.585    display_inst/seg_OBUF[5]_inst_i_31_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I5_O)        0.124    72.709 r  display_inst/seg_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           0.829    73.538    display_inst/seg_OBUF[5]_inst_i_14_n_0
    SLICE_X22Y117        LUT6 (Prop_lut6_I5_O)        0.124    73.662 r  display_inst/seg_OBUF[5]_inst_i_5/O
                         net (fo=6, routed)           1.014    74.676    display_inst/sel0[3]
    SLICE_X24Y117        LUT5 (Prop_lut5_I1_O)        0.152    74.828 r  display_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           0.580    75.408    display_inst/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X27Y117        LUT3 (Prop_lut3_I2_O)        0.326    75.734 r  display_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.940    81.674    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    85.209 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    85.209    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 received_voltage_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        78.954ns  (logic 24.451ns (30.969%)  route 54.503ns (69.031%))
  Logic Levels:           76  (CARRY4=45 LUT2=5 LUT3=6 LUT4=3 LUT5=3 LUT6=13 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.803     5.324    clk_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  received_voltage_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_fdre_C_Q)         0.419     5.743 r  received_voltage_reg[8]/Q
                         net (fo=4, routed)           1.124     6.867    display_inst/Q[8]
    SLICE_X5Y113         LUT2 (Prop_lut2_I1_O)        0.299     7.166 r  display_inst/seg_OBUF[5]_inst_i_160/O
                         net (fo=1, routed)           0.000     7.166    display_inst/seg_OBUF[5]_inst_i_160_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.716 r  display_inst/seg_OBUF[5]_inst_i_89/CO[3]
                         net (fo=1, routed)           0.000     7.716    display_inst/seg_OBUF[5]_inst_i_89_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.938 r  display_inst/seg_OBUF[5]_inst_i_157/O[0]
                         net (fo=85, routed)          0.835     8.773    display_inst/seg_OBUF[5]_inst_i_157_n_7
    SLICE_X6Y114         LUT6 (Prop_lut6_I3_O)        0.299     9.072 r  display_inst/seg_OBUF[5]_inst_i_90/O
                         net (fo=50, routed)          1.122    10.194    display_inst/p_1_in__0[9]
    SLICE_X6Y111         LUT6 (Prop_lut6_I3_O)        0.124    10.318 r  display_inst/seg_OBUF[5]_inst_i_46/O
                         net (fo=72, routed)          0.817    11.135    display_inst/p_1_in__0[7]
    SLICE_X6Y112         LUT6 (Prop_lut6_I3_O)        0.124    11.259 r  display_inst/seg_OBUF[6]_inst_i_28/O
                         net (fo=64, routed)          2.203    13.462    display_inst/p_1_in__0[6]
    SLICE_X9Y110         LUT6 (Prop_lut6_I2_O)        0.124    13.586 r  display_inst/seg_OBUF[6]_inst_i_23/O
                         net (fo=69, routed)          0.879    14.465    display_inst/p_1_in__0[4]
    SLICE_X9Y111         LUT6 (Prop_lut6_I2_O)        0.124    14.589 r  display_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=72, routed)          0.977    15.566    display_inst/p_1_in[2]
    SLICE_X10Y111        LUT6 (Prop_lut6_I2_O)        0.124    15.690 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=71, routed)          1.412    17.102    display_inst/p_1_in[0]
    SLICE_X16Y111        LUT3 (Prop_lut3_I2_O)        0.150    17.252 r  display_inst/seg_OBUF[5]_inst_i_344/O
                         net (fo=6, routed)           0.540    17.792    display_inst/seg_OBUF[5]_inst_i_344_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    18.398 r  display_inst/seg_OBUF[5]_inst_i_768/CO[3]
                         net (fo=1, routed)           0.000    18.398    display_inst/seg_OBUF[5]_inst_i_768_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.515 r  display_inst/seg_OBUF[5]_inst_i_773/CO[3]
                         net (fo=1, routed)           0.000    18.515    display_inst/seg_OBUF[5]_inst_i_773_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.632 r  display_inst/seg_OBUF[5]_inst_i_662/CO[3]
                         net (fo=1, routed)           0.000    18.632    display_inst/seg_OBUF[5]_inst_i_662_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.851 r  display_inst/seg_OBUF[5]_inst_i_510/O[0]
                         net (fo=3, routed)           0.807    19.658    display_inst/seg_OBUF[5]_inst_i_510_n_7
    SLICE_X16Y112        LUT3 (Prop_lut3_I0_O)        0.295    19.953 r  display_inst/seg_OBUF[5]_inst_i_648/O
                         net (fo=1, routed)           0.637    20.590    display_inst/seg_OBUF[5]_inst_i_648_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.116 r  display_inst/seg_OBUF[5]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.116    display_inst/seg_OBUF[5]_inst_i_495_n_0
    SLICE_X15Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.230 r  display_inst/seg_OBUF[5]_inst_i_372/CO[3]
                         net (fo=1, routed)           0.000    21.230    display_inst/seg_OBUF[5]_inst_i_372_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.453 r  display_inst/seg_OBUF[5]_inst_i_219/O[0]
                         net (fo=3, routed)           1.108    22.561    display_inst/seg_OBUF[5]_inst_i_219_n_7
    SLICE_X16Y111        LUT3 (Prop_lut3_I1_O)        0.329    22.890 r  display_inst/seg_OBUF[5]_inst_i_211/O
                         net (fo=1, routed)           0.690    23.580    display_inst/seg_OBUF[5]_inst_i_211_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723    24.303 r  display_inst/seg_OBUF[5]_inst_i_107/CO[3]
                         net (fo=1, routed)           0.000    24.303    display_inst/seg_OBUF[5]_inst_i_107_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.420 r  display_inst/seg_OBUF[5]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    24.420    display_inst/seg_OBUF[5]_inst_i_62_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.537 r  display_inst/seg_OBUF[5]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.537    display_inst/seg_OBUF[5]_inst_i_38_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.776 r  display_inst/seg_OBUF[6]_inst_i_30/O[2]
                         net (fo=19, routed)          1.070    25.845    display_inst/seg_OBUF[6]_inst_i_30_n_5
    SLICE_X13Y118        LUT2 (Prop_lut2_I0_O)        0.301    26.146 r  display_inst/seg_OBUF[5]_inst_i_795/O
                         net (fo=1, routed)           0.000    26.146    display_inst/seg_OBUF[5]_inst_i_795_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.696 r  display_inst/seg_OBUF[5]_inst_i_685/CO[3]
                         net (fo=1, routed)           0.000    26.696    display_inst/seg_OBUF[5]_inst_i_685_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.030 r  display_inst/seg_OBUF[5]_inst_i_524/O[1]
                         net (fo=3, routed)           0.846    27.876    display_inst/seg_OBUF[5]_inst_i_524_n_6
    SLICE_X16Y119        LUT5 (Prop_lut5_I0_O)        0.303    28.179 r  display_inst/seg_OBUF[5]_inst_i_678/O
                         net (fo=1, routed)           0.473    28.653    display_inst/seg_OBUF[5]_inst_i_678_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    29.057 r  display_inst/seg_OBUF[5]_inst_i_523/CO[3]
                         net (fo=1, routed)           0.000    29.057    display_inst/seg_OBUF[5]_inst_i_523_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.174 r  display_inst/seg_OBUF[5]_inst_i_395/CO[3]
                         net (fo=1, routed)           0.000    29.174    display_inst/seg_OBUF[5]_inst_i_395_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.291 r  display_inst/seg_OBUF[5]_inst_i_256/CO[3]
                         net (fo=1, routed)           0.000    29.291    display_inst/seg_OBUF[5]_inst_i_256_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.408 r  display_inst/seg_OBUF[5]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    29.408    display_inst/seg_OBUF[5]_inst_i_122_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.525 r  display_inst/seg_OBUF[5]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.525    display_inst/seg_OBUF[5]_inst_i_71_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.682 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         2.442    32.124    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X12Y130        LUT2 (Prop_lut2_I0_O)        0.332    32.456 r  display_inst/seg_OBUF[7]_inst_i_144/O
                         net (fo=143, routed)         5.061    37.517    display_inst/seg_OBUF[7]_inst_i_144_n_0
    SLICE_X24Y128        LUT6 (Prop_lut6_I1_O)        0.124    37.641 r  display_inst/seg_OBUF[7]_inst_i_179/O
                         net (fo=3, routed)           1.162    38.803    display_inst/seg_OBUF[7]_inst_i_179_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    39.207 r  display_inst/seg_OBUF[7]_inst_i_397/CO[3]
                         net (fo=1, routed)           0.000    39.207    display_inst/seg_OBUF[7]_inst_i_397_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.324 r  display_inst/seg_OBUF[7]_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.324    display_inst/seg_OBUF[7]_inst_i_354_n_0
    SLICE_X14Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.441 r  display_inst/seg_OBUF[7]_inst_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.441    display_inst/seg_OBUF[7]_inst_i_328_n_0
    SLICE_X14Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.558 r  display_inst/seg_OBUF[7]_inst_i_331/CO[3]
                         net (fo=1, routed)           0.000    39.558    display_inst/seg_OBUF[7]_inst_i_331_n_0
    SLICE_X14Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.675 r  display_inst/seg_OBUF[7]_inst_i_690/CO[3]
                         net (fo=1, routed)           0.000    39.675    display_inst/seg_OBUF[7]_inst_i_690_n_0
    SLICE_X14Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    39.929 f  display_inst/seg_OBUF[7]_inst_i_466/CO[0]
                         net (fo=15, routed)          1.019    40.948    display_inst/seg_OBUF[7]_inst_i_466_n_3
    SLICE_X16Y133        LUT3 (Prop_lut3_I0_O)        0.397    41.345 r  display_inst/seg_OBUF[7]_inst_i_284/O
                         net (fo=25, routed)          1.421    42.766    display_inst/seg_OBUF[7]_inst_i_284_n_0
    SLICE_X16Y131        LUT4 (Prop_lut4_I0_O)        0.327    43.093 r  display_inst/seg_OBUF[7]_inst_i_497/O
                         net (fo=1, routed)           0.000    43.093    display_inst/seg_OBUF[7]_inst_i_497_n_0
    SLICE_X16Y131        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    43.340 r  display_inst/seg_OBUF[7]_inst_i_304/O[0]
                         net (fo=2, routed)           1.120    44.460    display_inst/seg_OBUF[7]_inst_i_304_n_7
    SLICE_X21Y131        LUT3 (Prop_lut3_I0_O)        0.327    44.787 r  display_inst/seg_OBUF[7]_inst_i_297/O
                         net (fo=2, routed)           1.048    45.835    display_inst/seg_OBUF[7]_inst_i_297_n_0
    SLICE_X21Y131        LUT4 (Prop_lut4_I3_O)        0.326    46.161 r  display_inst/seg_OBUF[7]_inst_i_301/O
                         net (fo=1, routed)           0.000    46.161    display_inst/seg_OBUF[7]_inst_i_301_n_0
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.711 r  display_inst/seg_OBUF[7]_inst_i_121/CO[3]
                         net (fo=1, routed)           0.000    46.711    display_inst/seg_OBUF[7]_inst_i_121_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.045 r  display_inst/seg_OBUF[7]_inst_i_61/O[1]
                         net (fo=9, routed)           2.039    49.084    display_inst/seg_OBUF[7]_inst_i_61_n_6
    SLICE_X23Y128        LUT2 (Prop_lut2_I0_O)        0.303    49.387 r  display_inst/seg_OBUF[7]_inst_i_116/O
                         net (fo=1, routed)           0.000    49.387    display_inst/seg_OBUF[7]_inst_i_116_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    49.634 r  display_inst/seg_OBUF[7]_inst_i_55/O[0]
                         net (fo=3, routed)           1.031    50.665    display_inst/seg_OBUF[7]_inst_i_55_n_7
    SLICE_X19Y131        LUT5 (Prop_lut5_I0_O)        0.327    50.992 r  display_inst/seg_OBUF[7]_inst_i_135/O
                         net (fo=1, routed)           0.822    51.814    display_inst/seg_OBUF[7]_inst_i_135_n_0
    SLICE_X19Y128        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    52.529 r  display_inst/seg_OBUF[7]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    52.529    display_inst/seg_OBUF[7]_inst_i_70_n_0
    SLICE_X19Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.643 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.643    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X19Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.800 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          3.159    55.959    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X34Y124        LUT2 (Prop_lut2_I0_O)        0.357    56.316 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          3.511    59.827    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X33Y127        LUT6 (Prop_lut6_I4_O)        0.348    60.175 r  display_inst/seg_OBUF[7]_inst_i_782/O
                         net (fo=2, routed)           0.662    60.837    display_inst/seg_OBUF[7]_inst_i_782_n_0
    SLICE_X29Y125        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.222 r  display_inst/seg_OBUF[7]_inst_i_956/CO[3]
                         net (fo=1, routed)           0.000    61.222    display_inst/seg_OBUF[7]_inst_i_956_n_0
    SLICE_X29Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.535 r  display_inst/seg_OBUF[7]_inst_i_895/O[3]
                         net (fo=3, routed)           0.839    62.374    display_inst/seg_OBUF[7]_inst_i_895_n_4
    SLICE_X33Y126        LUT3 (Prop_lut3_I0_O)        0.306    62.680 r  display_inst/seg_OBUF[7]_inst_i_759/O
                         net (fo=1, routed)           0.771    63.451    display_inst/seg_OBUF[7]_inst_i_759_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    63.847 r  display_inst/seg_OBUF[7]_inst_i_606/CO[3]
                         net (fo=1, routed)           0.000    63.847    display_inst/seg_OBUF[7]_inst_i_606_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.964 r  display_inst/seg_OBUF[7]_inst_i_409/CO[3]
                         net (fo=1, routed)           0.000    63.964    display_inst/seg_OBUF[7]_inst_i_409_n_0
    SLICE_X30Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    64.183 r  display_inst/seg_OBUF[7]_inst_i_242/O[0]
                         net (fo=3, routed)           1.127    65.310    display_inst/seg_OBUF[7]_inst_i_242_n_7
    SLICE_X34Y125        LUT6 (Prop_lut6_I1_O)        0.295    65.605 r  display_inst/seg_OBUF[7]_inst_i_234/O
                         net (fo=1, routed)           0.548    66.153    display_inst/seg_OBUF[7]_inst_i_234_n_0
    SLICE_X35Y126        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    66.660 r  display_inst/seg_OBUF[7]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000    66.660    display_inst/seg_OBUF[7]_inst_i_97_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.774 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.774    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    67.108 r  display_inst/seg_OBUF[7]_inst_i_20/O[1]
                         net (fo=2, routed)           0.509    67.617    display_inst/seg_OBUF[7]_inst_i_20_n_6
    SLICE_X34Y126        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    68.347 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           0.971    69.318    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X27Y122        LUT5 (Prop_lut5_I4_O)        0.306    69.624 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    69.624    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X27Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.025 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.025    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X27Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.247 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          1.248    71.495    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X24Y118        LUT4 (Prop_lut4_I2_O)        0.299    71.794 r  display_inst/seg_OBUF[5]_inst_i_31/O
                         net (fo=1, routed)           0.791    72.585    display_inst/seg_OBUF[5]_inst_i_31_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I5_O)        0.124    72.709 r  display_inst/seg_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           0.829    73.538    display_inst/seg_OBUF[5]_inst_i_14_n_0
    SLICE_X22Y117        LUT6 (Prop_lut6_I5_O)        0.124    73.662 r  display_inst/seg_OBUF[5]_inst_i_5/O
                         net (fo=6, routed)           0.601    74.263    display_inst/sel0[3]
    SLICE_X24Y117        LUT6 (Prop_lut6_I0_O)        0.124    74.387 r  display_inst/seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.292    74.679    display_inst/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X24Y117        LUT6 (Prop_lut6_I0_O)        0.124    74.803 r  display_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.940    80.743    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    84.278 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    84.278    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 received_voltage_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        78.784ns  (logic 24.445ns (31.028%)  route 54.339ns (68.972%))
  Logic Levels:           76  (CARRY4=45 LUT2=5 LUT3=6 LUT4=3 LUT5=3 LUT6=13 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.803     5.324    clk_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  received_voltage_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_fdre_C_Q)         0.419     5.743 r  received_voltage_reg[8]/Q
                         net (fo=4, routed)           1.124     6.867    display_inst/Q[8]
    SLICE_X5Y113         LUT2 (Prop_lut2_I1_O)        0.299     7.166 r  display_inst/seg_OBUF[5]_inst_i_160/O
                         net (fo=1, routed)           0.000     7.166    display_inst/seg_OBUF[5]_inst_i_160_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.716 r  display_inst/seg_OBUF[5]_inst_i_89/CO[3]
                         net (fo=1, routed)           0.000     7.716    display_inst/seg_OBUF[5]_inst_i_89_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.938 r  display_inst/seg_OBUF[5]_inst_i_157/O[0]
                         net (fo=85, routed)          0.835     8.773    display_inst/seg_OBUF[5]_inst_i_157_n_7
    SLICE_X6Y114         LUT6 (Prop_lut6_I3_O)        0.299     9.072 r  display_inst/seg_OBUF[5]_inst_i_90/O
                         net (fo=50, routed)          1.122    10.194    display_inst/p_1_in__0[9]
    SLICE_X6Y111         LUT6 (Prop_lut6_I3_O)        0.124    10.318 r  display_inst/seg_OBUF[5]_inst_i_46/O
                         net (fo=72, routed)          0.817    11.135    display_inst/p_1_in__0[7]
    SLICE_X6Y112         LUT6 (Prop_lut6_I3_O)        0.124    11.259 r  display_inst/seg_OBUF[6]_inst_i_28/O
                         net (fo=64, routed)          2.203    13.462    display_inst/p_1_in__0[6]
    SLICE_X9Y110         LUT6 (Prop_lut6_I2_O)        0.124    13.586 r  display_inst/seg_OBUF[6]_inst_i_23/O
                         net (fo=69, routed)          0.879    14.465    display_inst/p_1_in__0[4]
    SLICE_X9Y111         LUT6 (Prop_lut6_I2_O)        0.124    14.589 r  display_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=72, routed)          0.977    15.566    display_inst/p_1_in[2]
    SLICE_X10Y111        LUT6 (Prop_lut6_I2_O)        0.124    15.690 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=71, routed)          1.412    17.102    display_inst/p_1_in[0]
    SLICE_X16Y111        LUT3 (Prop_lut3_I2_O)        0.150    17.252 r  display_inst/seg_OBUF[5]_inst_i_344/O
                         net (fo=6, routed)           0.540    17.792    display_inst/seg_OBUF[5]_inst_i_344_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    18.398 r  display_inst/seg_OBUF[5]_inst_i_768/CO[3]
                         net (fo=1, routed)           0.000    18.398    display_inst/seg_OBUF[5]_inst_i_768_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.515 r  display_inst/seg_OBUF[5]_inst_i_773/CO[3]
                         net (fo=1, routed)           0.000    18.515    display_inst/seg_OBUF[5]_inst_i_773_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.632 r  display_inst/seg_OBUF[5]_inst_i_662/CO[3]
                         net (fo=1, routed)           0.000    18.632    display_inst/seg_OBUF[5]_inst_i_662_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.851 r  display_inst/seg_OBUF[5]_inst_i_510/O[0]
                         net (fo=3, routed)           0.807    19.658    display_inst/seg_OBUF[5]_inst_i_510_n_7
    SLICE_X16Y112        LUT3 (Prop_lut3_I0_O)        0.295    19.953 r  display_inst/seg_OBUF[5]_inst_i_648/O
                         net (fo=1, routed)           0.637    20.590    display_inst/seg_OBUF[5]_inst_i_648_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.116 r  display_inst/seg_OBUF[5]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.116    display_inst/seg_OBUF[5]_inst_i_495_n_0
    SLICE_X15Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.230 r  display_inst/seg_OBUF[5]_inst_i_372/CO[3]
                         net (fo=1, routed)           0.000    21.230    display_inst/seg_OBUF[5]_inst_i_372_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.453 r  display_inst/seg_OBUF[5]_inst_i_219/O[0]
                         net (fo=3, routed)           1.108    22.561    display_inst/seg_OBUF[5]_inst_i_219_n_7
    SLICE_X16Y111        LUT3 (Prop_lut3_I1_O)        0.329    22.890 r  display_inst/seg_OBUF[5]_inst_i_211/O
                         net (fo=1, routed)           0.690    23.580    display_inst/seg_OBUF[5]_inst_i_211_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723    24.303 r  display_inst/seg_OBUF[5]_inst_i_107/CO[3]
                         net (fo=1, routed)           0.000    24.303    display_inst/seg_OBUF[5]_inst_i_107_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.420 r  display_inst/seg_OBUF[5]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    24.420    display_inst/seg_OBUF[5]_inst_i_62_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.537 r  display_inst/seg_OBUF[5]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.537    display_inst/seg_OBUF[5]_inst_i_38_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.776 r  display_inst/seg_OBUF[6]_inst_i_30/O[2]
                         net (fo=19, routed)          1.070    25.845    display_inst/seg_OBUF[6]_inst_i_30_n_5
    SLICE_X13Y118        LUT2 (Prop_lut2_I0_O)        0.301    26.146 r  display_inst/seg_OBUF[5]_inst_i_795/O
                         net (fo=1, routed)           0.000    26.146    display_inst/seg_OBUF[5]_inst_i_795_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.696 r  display_inst/seg_OBUF[5]_inst_i_685/CO[3]
                         net (fo=1, routed)           0.000    26.696    display_inst/seg_OBUF[5]_inst_i_685_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.030 r  display_inst/seg_OBUF[5]_inst_i_524/O[1]
                         net (fo=3, routed)           0.846    27.876    display_inst/seg_OBUF[5]_inst_i_524_n_6
    SLICE_X16Y119        LUT5 (Prop_lut5_I0_O)        0.303    28.179 r  display_inst/seg_OBUF[5]_inst_i_678/O
                         net (fo=1, routed)           0.473    28.653    display_inst/seg_OBUF[5]_inst_i_678_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    29.057 r  display_inst/seg_OBUF[5]_inst_i_523/CO[3]
                         net (fo=1, routed)           0.000    29.057    display_inst/seg_OBUF[5]_inst_i_523_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.174 r  display_inst/seg_OBUF[5]_inst_i_395/CO[3]
                         net (fo=1, routed)           0.000    29.174    display_inst/seg_OBUF[5]_inst_i_395_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.291 r  display_inst/seg_OBUF[5]_inst_i_256/CO[3]
                         net (fo=1, routed)           0.000    29.291    display_inst/seg_OBUF[5]_inst_i_256_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.408 r  display_inst/seg_OBUF[5]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    29.408    display_inst/seg_OBUF[5]_inst_i_122_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.525 r  display_inst/seg_OBUF[5]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.525    display_inst/seg_OBUF[5]_inst_i_71_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.682 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         2.442    32.124    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X12Y130        LUT2 (Prop_lut2_I0_O)        0.332    32.456 r  display_inst/seg_OBUF[7]_inst_i_144/O
                         net (fo=143, routed)         5.061    37.517    display_inst/seg_OBUF[7]_inst_i_144_n_0
    SLICE_X24Y128        LUT6 (Prop_lut6_I1_O)        0.124    37.641 r  display_inst/seg_OBUF[7]_inst_i_179/O
                         net (fo=3, routed)           1.162    38.803    display_inst/seg_OBUF[7]_inst_i_179_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    39.207 r  display_inst/seg_OBUF[7]_inst_i_397/CO[3]
                         net (fo=1, routed)           0.000    39.207    display_inst/seg_OBUF[7]_inst_i_397_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.324 r  display_inst/seg_OBUF[7]_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.324    display_inst/seg_OBUF[7]_inst_i_354_n_0
    SLICE_X14Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.441 r  display_inst/seg_OBUF[7]_inst_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.441    display_inst/seg_OBUF[7]_inst_i_328_n_0
    SLICE_X14Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.558 r  display_inst/seg_OBUF[7]_inst_i_331/CO[3]
                         net (fo=1, routed)           0.000    39.558    display_inst/seg_OBUF[7]_inst_i_331_n_0
    SLICE_X14Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.675 r  display_inst/seg_OBUF[7]_inst_i_690/CO[3]
                         net (fo=1, routed)           0.000    39.675    display_inst/seg_OBUF[7]_inst_i_690_n_0
    SLICE_X14Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    39.929 f  display_inst/seg_OBUF[7]_inst_i_466/CO[0]
                         net (fo=15, routed)          1.019    40.948    display_inst/seg_OBUF[7]_inst_i_466_n_3
    SLICE_X16Y133        LUT3 (Prop_lut3_I0_O)        0.397    41.345 r  display_inst/seg_OBUF[7]_inst_i_284/O
                         net (fo=25, routed)          1.421    42.766    display_inst/seg_OBUF[7]_inst_i_284_n_0
    SLICE_X16Y131        LUT4 (Prop_lut4_I0_O)        0.327    43.093 r  display_inst/seg_OBUF[7]_inst_i_497/O
                         net (fo=1, routed)           0.000    43.093    display_inst/seg_OBUF[7]_inst_i_497_n_0
    SLICE_X16Y131        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    43.340 r  display_inst/seg_OBUF[7]_inst_i_304/O[0]
                         net (fo=2, routed)           1.120    44.460    display_inst/seg_OBUF[7]_inst_i_304_n_7
    SLICE_X21Y131        LUT3 (Prop_lut3_I0_O)        0.327    44.787 r  display_inst/seg_OBUF[7]_inst_i_297/O
                         net (fo=2, routed)           1.048    45.835    display_inst/seg_OBUF[7]_inst_i_297_n_0
    SLICE_X21Y131        LUT4 (Prop_lut4_I3_O)        0.326    46.161 r  display_inst/seg_OBUF[7]_inst_i_301/O
                         net (fo=1, routed)           0.000    46.161    display_inst/seg_OBUF[7]_inst_i_301_n_0
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.711 r  display_inst/seg_OBUF[7]_inst_i_121/CO[3]
                         net (fo=1, routed)           0.000    46.711    display_inst/seg_OBUF[7]_inst_i_121_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.045 r  display_inst/seg_OBUF[7]_inst_i_61/O[1]
                         net (fo=9, routed)           2.039    49.084    display_inst/seg_OBUF[7]_inst_i_61_n_6
    SLICE_X23Y128        LUT2 (Prop_lut2_I0_O)        0.303    49.387 r  display_inst/seg_OBUF[7]_inst_i_116/O
                         net (fo=1, routed)           0.000    49.387    display_inst/seg_OBUF[7]_inst_i_116_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    49.634 r  display_inst/seg_OBUF[7]_inst_i_55/O[0]
                         net (fo=3, routed)           1.031    50.665    display_inst/seg_OBUF[7]_inst_i_55_n_7
    SLICE_X19Y131        LUT5 (Prop_lut5_I0_O)        0.327    50.992 r  display_inst/seg_OBUF[7]_inst_i_135/O
                         net (fo=1, routed)           0.822    51.814    display_inst/seg_OBUF[7]_inst_i_135_n_0
    SLICE_X19Y128        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    52.529 r  display_inst/seg_OBUF[7]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    52.529    display_inst/seg_OBUF[7]_inst_i_70_n_0
    SLICE_X19Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.643 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.643    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X19Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.800 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          3.159    55.959    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X34Y124        LUT2 (Prop_lut2_I0_O)        0.357    56.316 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          3.511    59.827    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X33Y127        LUT6 (Prop_lut6_I4_O)        0.348    60.175 r  display_inst/seg_OBUF[7]_inst_i_782/O
                         net (fo=2, routed)           0.662    60.837    display_inst/seg_OBUF[7]_inst_i_782_n_0
    SLICE_X29Y125        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.222 r  display_inst/seg_OBUF[7]_inst_i_956/CO[3]
                         net (fo=1, routed)           0.000    61.222    display_inst/seg_OBUF[7]_inst_i_956_n_0
    SLICE_X29Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.535 r  display_inst/seg_OBUF[7]_inst_i_895/O[3]
                         net (fo=3, routed)           0.839    62.374    display_inst/seg_OBUF[7]_inst_i_895_n_4
    SLICE_X33Y126        LUT3 (Prop_lut3_I0_O)        0.306    62.680 r  display_inst/seg_OBUF[7]_inst_i_759/O
                         net (fo=1, routed)           0.771    63.451    display_inst/seg_OBUF[7]_inst_i_759_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    63.847 r  display_inst/seg_OBUF[7]_inst_i_606/CO[3]
                         net (fo=1, routed)           0.000    63.847    display_inst/seg_OBUF[7]_inst_i_606_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.964 r  display_inst/seg_OBUF[7]_inst_i_409/CO[3]
                         net (fo=1, routed)           0.000    63.964    display_inst/seg_OBUF[7]_inst_i_409_n_0
    SLICE_X30Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    64.183 r  display_inst/seg_OBUF[7]_inst_i_242/O[0]
                         net (fo=3, routed)           1.127    65.310    display_inst/seg_OBUF[7]_inst_i_242_n_7
    SLICE_X34Y125        LUT6 (Prop_lut6_I1_O)        0.295    65.605 r  display_inst/seg_OBUF[7]_inst_i_234/O
                         net (fo=1, routed)           0.548    66.153    display_inst/seg_OBUF[7]_inst_i_234_n_0
    SLICE_X35Y126        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    66.660 r  display_inst/seg_OBUF[7]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000    66.660    display_inst/seg_OBUF[7]_inst_i_97_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.774 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.774    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    67.108 r  display_inst/seg_OBUF[7]_inst_i_20/O[1]
                         net (fo=2, routed)           0.509    67.617    display_inst/seg_OBUF[7]_inst_i_20_n_6
    SLICE_X34Y126        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    68.347 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           0.971    69.318    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X27Y122        LUT5 (Prop_lut5_I4_O)        0.306    69.624 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    69.624    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X27Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.025 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.025    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X27Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.247 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          1.248    71.495    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X24Y118        LUT4 (Prop_lut4_I2_O)        0.299    71.794 r  display_inst/seg_OBUF[5]_inst_i_31/O
                         net (fo=1, routed)           0.791    72.585    display_inst/seg_OBUF[5]_inst_i_31_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I5_O)        0.124    72.709 r  display_inst/seg_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           0.829    73.538    display_inst/seg_OBUF[5]_inst_i_14_n_0
    SLICE_X22Y117        LUT6 (Prop_lut6_I5_O)        0.124    73.662 r  display_inst/seg_OBUF[5]_inst_i_5/O
                         net (fo=6, routed)           0.601    74.263    display_inst/sel0[3]
    SLICE_X24Y117        LUT6 (Prop_lut6_I0_O)        0.124    74.387 r  display_inst/seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.305    74.693    display_inst/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X26Y117        LUT6 (Prop_lut6_I4_O)        0.124    74.817 r  display_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.763    80.579    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    84.108 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    84.108    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 received_voltage_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        78.527ns  (logic 24.524ns (31.231%)  route 54.002ns (68.769%))
  Logic Levels:           75  (CARRY4=45 LUT2=5 LUT3=6 LUT4=3 LUT5=4 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.803     5.324    clk_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  received_voltage_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_fdre_C_Q)         0.419     5.743 r  received_voltage_reg[8]/Q
                         net (fo=4, routed)           1.124     6.867    display_inst/Q[8]
    SLICE_X5Y113         LUT2 (Prop_lut2_I1_O)        0.299     7.166 r  display_inst/seg_OBUF[5]_inst_i_160/O
                         net (fo=1, routed)           0.000     7.166    display_inst/seg_OBUF[5]_inst_i_160_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.716 r  display_inst/seg_OBUF[5]_inst_i_89/CO[3]
                         net (fo=1, routed)           0.000     7.716    display_inst/seg_OBUF[5]_inst_i_89_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.938 r  display_inst/seg_OBUF[5]_inst_i_157/O[0]
                         net (fo=85, routed)          0.835     8.773    display_inst/seg_OBUF[5]_inst_i_157_n_7
    SLICE_X6Y114         LUT6 (Prop_lut6_I3_O)        0.299     9.072 r  display_inst/seg_OBUF[5]_inst_i_90/O
                         net (fo=50, routed)          1.122    10.194    display_inst/p_1_in__0[9]
    SLICE_X6Y111         LUT6 (Prop_lut6_I3_O)        0.124    10.318 r  display_inst/seg_OBUF[5]_inst_i_46/O
                         net (fo=72, routed)          0.817    11.135    display_inst/p_1_in__0[7]
    SLICE_X6Y112         LUT6 (Prop_lut6_I3_O)        0.124    11.259 r  display_inst/seg_OBUF[6]_inst_i_28/O
                         net (fo=64, routed)          2.203    13.462    display_inst/p_1_in__0[6]
    SLICE_X9Y110         LUT6 (Prop_lut6_I2_O)        0.124    13.586 r  display_inst/seg_OBUF[6]_inst_i_23/O
                         net (fo=69, routed)          0.879    14.465    display_inst/p_1_in__0[4]
    SLICE_X9Y111         LUT6 (Prop_lut6_I2_O)        0.124    14.589 r  display_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=72, routed)          0.977    15.566    display_inst/p_1_in[2]
    SLICE_X10Y111        LUT6 (Prop_lut6_I2_O)        0.124    15.690 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=71, routed)          1.412    17.102    display_inst/p_1_in[0]
    SLICE_X16Y111        LUT3 (Prop_lut3_I2_O)        0.150    17.252 r  display_inst/seg_OBUF[5]_inst_i_344/O
                         net (fo=6, routed)           0.540    17.792    display_inst/seg_OBUF[5]_inst_i_344_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    18.398 r  display_inst/seg_OBUF[5]_inst_i_768/CO[3]
                         net (fo=1, routed)           0.000    18.398    display_inst/seg_OBUF[5]_inst_i_768_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.515 r  display_inst/seg_OBUF[5]_inst_i_773/CO[3]
                         net (fo=1, routed)           0.000    18.515    display_inst/seg_OBUF[5]_inst_i_773_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.632 r  display_inst/seg_OBUF[5]_inst_i_662/CO[3]
                         net (fo=1, routed)           0.000    18.632    display_inst/seg_OBUF[5]_inst_i_662_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.851 r  display_inst/seg_OBUF[5]_inst_i_510/O[0]
                         net (fo=3, routed)           0.807    19.658    display_inst/seg_OBUF[5]_inst_i_510_n_7
    SLICE_X16Y112        LUT3 (Prop_lut3_I0_O)        0.295    19.953 r  display_inst/seg_OBUF[5]_inst_i_648/O
                         net (fo=1, routed)           0.637    20.590    display_inst/seg_OBUF[5]_inst_i_648_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.116 r  display_inst/seg_OBUF[5]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.116    display_inst/seg_OBUF[5]_inst_i_495_n_0
    SLICE_X15Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.230 r  display_inst/seg_OBUF[5]_inst_i_372/CO[3]
                         net (fo=1, routed)           0.000    21.230    display_inst/seg_OBUF[5]_inst_i_372_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.453 r  display_inst/seg_OBUF[5]_inst_i_219/O[0]
                         net (fo=3, routed)           1.108    22.561    display_inst/seg_OBUF[5]_inst_i_219_n_7
    SLICE_X16Y111        LUT3 (Prop_lut3_I1_O)        0.329    22.890 r  display_inst/seg_OBUF[5]_inst_i_211/O
                         net (fo=1, routed)           0.690    23.580    display_inst/seg_OBUF[5]_inst_i_211_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723    24.303 r  display_inst/seg_OBUF[5]_inst_i_107/CO[3]
                         net (fo=1, routed)           0.000    24.303    display_inst/seg_OBUF[5]_inst_i_107_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.420 r  display_inst/seg_OBUF[5]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    24.420    display_inst/seg_OBUF[5]_inst_i_62_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.537 r  display_inst/seg_OBUF[5]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.537    display_inst/seg_OBUF[5]_inst_i_38_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.776 r  display_inst/seg_OBUF[6]_inst_i_30/O[2]
                         net (fo=19, routed)          1.070    25.845    display_inst/seg_OBUF[6]_inst_i_30_n_5
    SLICE_X13Y118        LUT2 (Prop_lut2_I0_O)        0.301    26.146 r  display_inst/seg_OBUF[5]_inst_i_795/O
                         net (fo=1, routed)           0.000    26.146    display_inst/seg_OBUF[5]_inst_i_795_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.696 r  display_inst/seg_OBUF[5]_inst_i_685/CO[3]
                         net (fo=1, routed)           0.000    26.696    display_inst/seg_OBUF[5]_inst_i_685_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.030 r  display_inst/seg_OBUF[5]_inst_i_524/O[1]
                         net (fo=3, routed)           0.846    27.876    display_inst/seg_OBUF[5]_inst_i_524_n_6
    SLICE_X16Y119        LUT5 (Prop_lut5_I0_O)        0.303    28.179 r  display_inst/seg_OBUF[5]_inst_i_678/O
                         net (fo=1, routed)           0.473    28.653    display_inst/seg_OBUF[5]_inst_i_678_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    29.057 r  display_inst/seg_OBUF[5]_inst_i_523/CO[3]
                         net (fo=1, routed)           0.000    29.057    display_inst/seg_OBUF[5]_inst_i_523_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.174 r  display_inst/seg_OBUF[5]_inst_i_395/CO[3]
                         net (fo=1, routed)           0.000    29.174    display_inst/seg_OBUF[5]_inst_i_395_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.291 r  display_inst/seg_OBUF[5]_inst_i_256/CO[3]
                         net (fo=1, routed)           0.000    29.291    display_inst/seg_OBUF[5]_inst_i_256_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.408 r  display_inst/seg_OBUF[5]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    29.408    display_inst/seg_OBUF[5]_inst_i_122_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.525 r  display_inst/seg_OBUF[5]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.525    display_inst/seg_OBUF[5]_inst_i_71_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.682 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         2.442    32.124    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X12Y130        LUT2 (Prop_lut2_I0_O)        0.332    32.456 r  display_inst/seg_OBUF[7]_inst_i_144/O
                         net (fo=143, routed)         5.061    37.517    display_inst/seg_OBUF[7]_inst_i_144_n_0
    SLICE_X24Y128        LUT6 (Prop_lut6_I1_O)        0.124    37.641 r  display_inst/seg_OBUF[7]_inst_i_179/O
                         net (fo=3, routed)           1.162    38.803    display_inst/seg_OBUF[7]_inst_i_179_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    39.207 r  display_inst/seg_OBUF[7]_inst_i_397/CO[3]
                         net (fo=1, routed)           0.000    39.207    display_inst/seg_OBUF[7]_inst_i_397_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.324 r  display_inst/seg_OBUF[7]_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.324    display_inst/seg_OBUF[7]_inst_i_354_n_0
    SLICE_X14Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.441 r  display_inst/seg_OBUF[7]_inst_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.441    display_inst/seg_OBUF[7]_inst_i_328_n_0
    SLICE_X14Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.558 r  display_inst/seg_OBUF[7]_inst_i_331/CO[3]
                         net (fo=1, routed)           0.000    39.558    display_inst/seg_OBUF[7]_inst_i_331_n_0
    SLICE_X14Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.675 r  display_inst/seg_OBUF[7]_inst_i_690/CO[3]
                         net (fo=1, routed)           0.000    39.675    display_inst/seg_OBUF[7]_inst_i_690_n_0
    SLICE_X14Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    39.929 f  display_inst/seg_OBUF[7]_inst_i_466/CO[0]
                         net (fo=15, routed)          1.019    40.948    display_inst/seg_OBUF[7]_inst_i_466_n_3
    SLICE_X16Y133        LUT3 (Prop_lut3_I0_O)        0.397    41.345 r  display_inst/seg_OBUF[7]_inst_i_284/O
                         net (fo=25, routed)          1.421    42.766    display_inst/seg_OBUF[7]_inst_i_284_n_0
    SLICE_X16Y131        LUT4 (Prop_lut4_I0_O)        0.327    43.093 r  display_inst/seg_OBUF[7]_inst_i_497/O
                         net (fo=1, routed)           0.000    43.093    display_inst/seg_OBUF[7]_inst_i_497_n_0
    SLICE_X16Y131        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    43.340 r  display_inst/seg_OBUF[7]_inst_i_304/O[0]
                         net (fo=2, routed)           1.120    44.460    display_inst/seg_OBUF[7]_inst_i_304_n_7
    SLICE_X21Y131        LUT3 (Prop_lut3_I0_O)        0.327    44.787 r  display_inst/seg_OBUF[7]_inst_i_297/O
                         net (fo=2, routed)           1.048    45.835    display_inst/seg_OBUF[7]_inst_i_297_n_0
    SLICE_X21Y131        LUT4 (Prop_lut4_I3_O)        0.326    46.161 r  display_inst/seg_OBUF[7]_inst_i_301/O
                         net (fo=1, routed)           0.000    46.161    display_inst/seg_OBUF[7]_inst_i_301_n_0
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.711 r  display_inst/seg_OBUF[7]_inst_i_121/CO[3]
                         net (fo=1, routed)           0.000    46.711    display_inst/seg_OBUF[7]_inst_i_121_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.045 r  display_inst/seg_OBUF[7]_inst_i_61/O[1]
                         net (fo=9, routed)           2.039    49.084    display_inst/seg_OBUF[7]_inst_i_61_n_6
    SLICE_X23Y128        LUT2 (Prop_lut2_I0_O)        0.303    49.387 r  display_inst/seg_OBUF[7]_inst_i_116/O
                         net (fo=1, routed)           0.000    49.387    display_inst/seg_OBUF[7]_inst_i_116_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    49.634 r  display_inst/seg_OBUF[7]_inst_i_55/O[0]
                         net (fo=3, routed)           1.031    50.665    display_inst/seg_OBUF[7]_inst_i_55_n_7
    SLICE_X19Y131        LUT5 (Prop_lut5_I0_O)        0.327    50.992 r  display_inst/seg_OBUF[7]_inst_i_135/O
                         net (fo=1, routed)           0.822    51.814    display_inst/seg_OBUF[7]_inst_i_135_n_0
    SLICE_X19Y128        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    52.529 r  display_inst/seg_OBUF[7]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    52.529    display_inst/seg_OBUF[7]_inst_i_70_n_0
    SLICE_X19Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.643 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.643    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X19Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.800 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          3.159    55.959    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X34Y124        LUT2 (Prop_lut2_I0_O)        0.357    56.316 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          3.511    59.827    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X33Y127        LUT6 (Prop_lut6_I4_O)        0.348    60.175 r  display_inst/seg_OBUF[7]_inst_i_782/O
                         net (fo=2, routed)           0.662    60.837    display_inst/seg_OBUF[7]_inst_i_782_n_0
    SLICE_X29Y125        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.222 r  display_inst/seg_OBUF[7]_inst_i_956/CO[3]
                         net (fo=1, routed)           0.000    61.222    display_inst/seg_OBUF[7]_inst_i_956_n_0
    SLICE_X29Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.535 r  display_inst/seg_OBUF[7]_inst_i_895/O[3]
                         net (fo=3, routed)           0.839    62.374    display_inst/seg_OBUF[7]_inst_i_895_n_4
    SLICE_X33Y126        LUT3 (Prop_lut3_I0_O)        0.306    62.680 r  display_inst/seg_OBUF[7]_inst_i_759/O
                         net (fo=1, routed)           0.771    63.451    display_inst/seg_OBUF[7]_inst_i_759_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    63.847 r  display_inst/seg_OBUF[7]_inst_i_606/CO[3]
                         net (fo=1, routed)           0.000    63.847    display_inst/seg_OBUF[7]_inst_i_606_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.964 r  display_inst/seg_OBUF[7]_inst_i_409/CO[3]
                         net (fo=1, routed)           0.000    63.964    display_inst/seg_OBUF[7]_inst_i_409_n_0
    SLICE_X30Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    64.183 r  display_inst/seg_OBUF[7]_inst_i_242/O[0]
                         net (fo=3, routed)           1.127    65.310    display_inst/seg_OBUF[7]_inst_i_242_n_7
    SLICE_X34Y125        LUT6 (Prop_lut6_I1_O)        0.295    65.605 r  display_inst/seg_OBUF[7]_inst_i_234/O
                         net (fo=1, routed)           0.548    66.153    display_inst/seg_OBUF[7]_inst_i_234_n_0
    SLICE_X35Y126        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    66.660 r  display_inst/seg_OBUF[7]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000    66.660    display_inst/seg_OBUF[7]_inst_i_97_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.774 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.774    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    67.108 r  display_inst/seg_OBUF[7]_inst_i_20/O[1]
                         net (fo=2, routed)           0.509    67.617    display_inst/seg_OBUF[7]_inst_i_20_n_6
    SLICE_X34Y126        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    68.347 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           0.971    69.318    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X27Y122        LUT5 (Prop_lut5_I4_O)        0.306    69.624 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    69.624    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X27Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.025 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.025    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X27Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.247 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          1.068    71.316    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X24Y118        LUT4 (Prop_lut4_I3_O)        0.299    71.615 r  display_inst/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.811    72.426    display_inst/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X22Y117        LUT5 (Prop_lut5_I4_O)        0.150    72.576 r  display_inst/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.441    73.016    display_inst/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X22Y117        LUT6 (Prop_lut6_I5_O)        0.326    73.342 r  display_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=9, routed)           0.883    74.226    display_inst/sel0[1]
    SLICE_X26Y117        LUT6 (Prop_lut6_I4_O)        0.124    74.350 r  display_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.997    80.347    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    83.851 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    83.851    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 received_voltage_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        78.469ns  (logic 24.312ns (30.983%)  route 54.157ns (69.017%))
  Logic Levels:           75  (CARRY4=45 LUT2=5 LUT3=6 LUT4=3 LUT5=3 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.803     5.324    clk_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  received_voltage_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_fdre_C_Q)         0.419     5.743 r  received_voltage_reg[8]/Q
                         net (fo=4, routed)           1.124     6.867    display_inst/Q[8]
    SLICE_X5Y113         LUT2 (Prop_lut2_I1_O)        0.299     7.166 r  display_inst/seg_OBUF[5]_inst_i_160/O
                         net (fo=1, routed)           0.000     7.166    display_inst/seg_OBUF[5]_inst_i_160_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.716 r  display_inst/seg_OBUF[5]_inst_i_89/CO[3]
                         net (fo=1, routed)           0.000     7.716    display_inst/seg_OBUF[5]_inst_i_89_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.938 r  display_inst/seg_OBUF[5]_inst_i_157/O[0]
                         net (fo=85, routed)          0.835     8.773    display_inst/seg_OBUF[5]_inst_i_157_n_7
    SLICE_X6Y114         LUT6 (Prop_lut6_I3_O)        0.299     9.072 r  display_inst/seg_OBUF[5]_inst_i_90/O
                         net (fo=50, routed)          1.122    10.194    display_inst/p_1_in__0[9]
    SLICE_X6Y111         LUT6 (Prop_lut6_I3_O)        0.124    10.318 r  display_inst/seg_OBUF[5]_inst_i_46/O
                         net (fo=72, routed)          0.817    11.135    display_inst/p_1_in__0[7]
    SLICE_X6Y112         LUT6 (Prop_lut6_I3_O)        0.124    11.259 r  display_inst/seg_OBUF[6]_inst_i_28/O
                         net (fo=64, routed)          2.203    13.462    display_inst/p_1_in__0[6]
    SLICE_X9Y110         LUT6 (Prop_lut6_I2_O)        0.124    13.586 r  display_inst/seg_OBUF[6]_inst_i_23/O
                         net (fo=69, routed)          0.879    14.465    display_inst/p_1_in__0[4]
    SLICE_X9Y111         LUT6 (Prop_lut6_I2_O)        0.124    14.589 r  display_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=72, routed)          0.977    15.566    display_inst/p_1_in[2]
    SLICE_X10Y111        LUT6 (Prop_lut6_I2_O)        0.124    15.690 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=71, routed)          1.412    17.102    display_inst/p_1_in[0]
    SLICE_X16Y111        LUT3 (Prop_lut3_I2_O)        0.150    17.252 r  display_inst/seg_OBUF[5]_inst_i_344/O
                         net (fo=6, routed)           0.540    17.792    display_inst/seg_OBUF[5]_inst_i_344_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    18.398 r  display_inst/seg_OBUF[5]_inst_i_768/CO[3]
                         net (fo=1, routed)           0.000    18.398    display_inst/seg_OBUF[5]_inst_i_768_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.515 r  display_inst/seg_OBUF[5]_inst_i_773/CO[3]
                         net (fo=1, routed)           0.000    18.515    display_inst/seg_OBUF[5]_inst_i_773_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.632 r  display_inst/seg_OBUF[5]_inst_i_662/CO[3]
                         net (fo=1, routed)           0.000    18.632    display_inst/seg_OBUF[5]_inst_i_662_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.851 r  display_inst/seg_OBUF[5]_inst_i_510/O[0]
                         net (fo=3, routed)           0.807    19.658    display_inst/seg_OBUF[5]_inst_i_510_n_7
    SLICE_X16Y112        LUT3 (Prop_lut3_I0_O)        0.295    19.953 r  display_inst/seg_OBUF[5]_inst_i_648/O
                         net (fo=1, routed)           0.637    20.590    display_inst/seg_OBUF[5]_inst_i_648_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.116 r  display_inst/seg_OBUF[5]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.116    display_inst/seg_OBUF[5]_inst_i_495_n_0
    SLICE_X15Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.230 r  display_inst/seg_OBUF[5]_inst_i_372/CO[3]
                         net (fo=1, routed)           0.000    21.230    display_inst/seg_OBUF[5]_inst_i_372_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.453 r  display_inst/seg_OBUF[5]_inst_i_219/O[0]
                         net (fo=3, routed)           1.108    22.561    display_inst/seg_OBUF[5]_inst_i_219_n_7
    SLICE_X16Y111        LUT3 (Prop_lut3_I1_O)        0.329    22.890 r  display_inst/seg_OBUF[5]_inst_i_211/O
                         net (fo=1, routed)           0.690    23.580    display_inst/seg_OBUF[5]_inst_i_211_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723    24.303 r  display_inst/seg_OBUF[5]_inst_i_107/CO[3]
                         net (fo=1, routed)           0.000    24.303    display_inst/seg_OBUF[5]_inst_i_107_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.420 r  display_inst/seg_OBUF[5]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    24.420    display_inst/seg_OBUF[5]_inst_i_62_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.537 r  display_inst/seg_OBUF[5]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.537    display_inst/seg_OBUF[5]_inst_i_38_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.776 r  display_inst/seg_OBUF[6]_inst_i_30/O[2]
                         net (fo=19, routed)          1.070    25.845    display_inst/seg_OBUF[6]_inst_i_30_n_5
    SLICE_X13Y118        LUT2 (Prop_lut2_I0_O)        0.301    26.146 r  display_inst/seg_OBUF[5]_inst_i_795/O
                         net (fo=1, routed)           0.000    26.146    display_inst/seg_OBUF[5]_inst_i_795_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.696 r  display_inst/seg_OBUF[5]_inst_i_685/CO[3]
                         net (fo=1, routed)           0.000    26.696    display_inst/seg_OBUF[5]_inst_i_685_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.030 r  display_inst/seg_OBUF[5]_inst_i_524/O[1]
                         net (fo=3, routed)           0.846    27.876    display_inst/seg_OBUF[5]_inst_i_524_n_6
    SLICE_X16Y119        LUT5 (Prop_lut5_I0_O)        0.303    28.179 r  display_inst/seg_OBUF[5]_inst_i_678/O
                         net (fo=1, routed)           0.473    28.653    display_inst/seg_OBUF[5]_inst_i_678_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    29.057 r  display_inst/seg_OBUF[5]_inst_i_523/CO[3]
                         net (fo=1, routed)           0.000    29.057    display_inst/seg_OBUF[5]_inst_i_523_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.174 r  display_inst/seg_OBUF[5]_inst_i_395/CO[3]
                         net (fo=1, routed)           0.000    29.174    display_inst/seg_OBUF[5]_inst_i_395_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.291 r  display_inst/seg_OBUF[5]_inst_i_256/CO[3]
                         net (fo=1, routed)           0.000    29.291    display_inst/seg_OBUF[5]_inst_i_256_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.408 r  display_inst/seg_OBUF[5]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    29.408    display_inst/seg_OBUF[5]_inst_i_122_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.525 r  display_inst/seg_OBUF[5]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.525    display_inst/seg_OBUF[5]_inst_i_71_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.682 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         2.442    32.124    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X12Y130        LUT2 (Prop_lut2_I0_O)        0.332    32.456 r  display_inst/seg_OBUF[7]_inst_i_144/O
                         net (fo=143, routed)         5.061    37.517    display_inst/seg_OBUF[7]_inst_i_144_n_0
    SLICE_X24Y128        LUT6 (Prop_lut6_I1_O)        0.124    37.641 r  display_inst/seg_OBUF[7]_inst_i_179/O
                         net (fo=3, routed)           1.162    38.803    display_inst/seg_OBUF[7]_inst_i_179_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    39.207 r  display_inst/seg_OBUF[7]_inst_i_397/CO[3]
                         net (fo=1, routed)           0.000    39.207    display_inst/seg_OBUF[7]_inst_i_397_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.324 r  display_inst/seg_OBUF[7]_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.324    display_inst/seg_OBUF[7]_inst_i_354_n_0
    SLICE_X14Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.441 r  display_inst/seg_OBUF[7]_inst_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.441    display_inst/seg_OBUF[7]_inst_i_328_n_0
    SLICE_X14Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.558 r  display_inst/seg_OBUF[7]_inst_i_331/CO[3]
                         net (fo=1, routed)           0.000    39.558    display_inst/seg_OBUF[7]_inst_i_331_n_0
    SLICE_X14Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.675 r  display_inst/seg_OBUF[7]_inst_i_690/CO[3]
                         net (fo=1, routed)           0.000    39.675    display_inst/seg_OBUF[7]_inst_i_690_n_0
    SLICE_X14Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    39.929 f  display_inst/seg_OBUF[7]_inst_i_466/CO[0]
                         net (fo=15, routed)          1.019    40.948    display_inst/seg_OBUF[7]_inst_i_466_n_3
    SLICE_X16Y133        LUT3 (Prop_lut3_I0_O)        0.397    41.345 r  display_inst/seg_OBUF[7]_inst_i_284/O
                         net (fo=25, routed)          1.421    42.766    display_inst/seg_OBUF[7]_inst_i_284_n_0
    SLICE_X16Y131        LUT4 (Prop_lut4_I0_O)        0.327    43.093 r  display_inst/seg_OBUF[7]_inst_i_497/O
                         net (fo=1, routed)           0.000    43.093    display_inst/seg_OBUF[7]_inst_i_497_n_0
    SLICE_X16Y131        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    43.340 r  display_inst/seg_OBUF[7]_inst_i_304/O[0]
                         net (fo=2, routed)           1.120    44.460    display_inst/seg_OBUF[7]_inst_i_304_n_7
    SLICE_X21Y131        LUT3 (Prop_lut3_I0_O)        0.327    44.787 r  display_inst/seg_OBUF[7]_inst_i_297/O
                         net (fo=2, routed)           1.048    45.835    display_inst/seg_OBUF[7]_inst_i_297_n_0
    SLICE_X21Y131        LUT4 (Prop_lut4_I3_O)        0.326    46.161 r  display_inst/seg_OBUF[7]_inst_i_301/O
                         net (fo=1, routed)           0.000    46.161    display_inst/seg_OBUF[7]_inst_i_301_n_0
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.711 r  display_inst/seg_OBUF[7]_inst_i_121/CO[3]
                         net (fo=1, routed)           0.000    46.711    display_inst/seg_OBUF[7]_inst_i_121_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.045 r  display_inst/seg_OBUF[7]_inst_i_61/O[1]
                         net (fo=9, routed)           2.039    49.084    display_inst/seg_OBUF[7]_inst_i_61_n_6
    SLICE_X23Y128        LUT2 (Prop_lut2_I0_O)        0.303    49.387 r  display_inst/seg_OBUF[7]_inst_i_116/O
                         net (fo=1, routed)           0.000    49.387    display_inst/seg_OBUF[7]_inst_i_116_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    49.634 r  display_inst/seg_OBUF[7]_inst_i_55/O[0]
                         net (fo=3, routed)           1.031    50.665    display_inst/seg_OBUF[7]_inst_i_55_n_7
    SLICE_X19Y131        LUT5 (Prop_lut5_I0_O)        0.327    50.992 r  display_inst/seg_OBUF[7]_inst_i_135/O
                         net (fo=1, routed)           0.822    51.814    display_inst/seg_OBUF[7]_inst_i_135_n_0
    SLICE_X19Y128        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    52.529 r  display_inst/seg_OBUF[7]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    52.529    display_inst/seg_OBUF[7]_inst_i_70_n_0
    SLICE_X19Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.643 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.643    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X19Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.800 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          3.159    55.959    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X34Y124        LUT2 (Prop_lut2_I0_O)        0.357    56.316 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          3.511    59.827    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X33Y127        LUT6 (Prop_lut6_I4_O)        0.348    60.175 r  display_inst/seg_OBUF[7]_inst_i_782/O
                         net (fo=2, routed)           0.662    60.837    display_inst/seg_OBUF[7]_inst_i_782_n_0
    SLICE_X29Y125        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.222 r  display_inst/seg_OBUF[7]_inst_i_956/CO[3]
                         net (fo=1, routed)           0.000    61.222    display_inst/seg_OBUF[7]_inst_i_956_n_0
    SLICE_X29Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.535 r  display_inst/seg_OBUF[7]_inst_i_895/O[3]
                         net (fo=3, routed)           0.839    62.374    display_inst/seg_OBUF[7]_inst_i_895_n_4
    SLICE_X33Y126        LUT3 (Prop_lut3_I0_O)        0.306    62.680 r  display_inst/seg_OBUF[7]_inst_i_759/O
                         net (fo=1, routed)           0.771    63.451    display_inst/seg_OBUF[7]_inst_i_759_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    63.847 r  display_inst/seg_OBUF[7]_inst_i_606/CO[3]
                         net (fo=1, routed)           0.000    63.847    display_inst/seg_OBUF[7]_inst_i_606_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.964 r  display_inst/seg_OBUF[7]_inst_i_409/CO[3]
                         net (fo=1, routed)           0.000    63.964    display_inst/seg_OBUF[7]_inst_i_409_n_0
    SLICE_X30Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    64.183 r  display_inst/seg_OBUF[7]_inst_i_242/O[0]
                         net (fo=3, routed)           1.127    65.310    display_inst/seg_OBUF[7]_inst_i_242_n_7
    SLICE_X34Y125        LUT6 (Prop_lut6_I1_O)        0.295    65.605 r  display_inst/seg_OBUF[7]_inst_i_234/O
                         net (fo=1, routed)           0.548    66.153    display_inst/seg_OBUF[7]_inst_i_234_n_0
    SLICE_X35Y126        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    66.660 r  display_inst/seg_OBUF[7]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000    66.660    display_inst/seg_OBUF[7]_inst_i_97_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.774 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.774    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    67.108 r  display_inst/seg_OBUF[7]_inst_i_20/O[1]
                         net (fo=2, routed)           0.509    67.617    display_inst/seg_OBUF[7]_inst_i_20_n_6
    SLICE_X34Y126        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    68.347 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           0.971    69.318    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X27Y122        LUT5 (Prop_lut5_I4_O)        0.306    69.624 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    69.624    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X27Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.025 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.025    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X27Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.247 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          1.248    71.495    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X24Y118        LUT4 (Prop_lut4_I2_O)        0.299    71.794 r  display_inst/seg_OBUF[5]_inst_i_31/O
                         net (fo=1, routed)           0.791    72.585    display_inst/seg_OBUF[5]_inst_i_31_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I5_O)        0.124    72.709 r  display_inst/seg_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           0.829    73.538    display_inst/seg_OBUF[5]_inst_i_14_n_0
    SLICE_X22Y117        LUT6 (Prop_lut6_I5_O)        0.124    73.662 r  display_inst/seg_OBUF[5]_inst_i_5/O
                         net (fo=6, routed)           0.347    74.009    display_inst/sel0[3]
    SLICE_X26Y117        LUT6 (Prop_lut6_I2_O)        0.124    74.133 r  display_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           6.140    80.274    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    83.793 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    83.793    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 received_voltage_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        76.142ns  (logic 23.918ns (31.412%)  route 52.225ns (68.588%))
  Logic Levels:           72  (CARRY4=45 LUT2=5 LUT3=6 LUT4=2 LUT5=3 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.803     5.324    clk_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  received_voltage_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_fdre_C_Q)         0.419     5.743 r  received_voltage_reg[8]/Q
                         net (fo=4, routed)           1.124     6.867    display_inst/Q[8]
    SLICE_X5Y113         LUT2 (Prop_lut2_I1_O)        0.299     7.166 r  display_inst/seg_OBUF[5]_inst_i_160/O
                         net (fo=1, routed)           0.000     7.166    display_inst/seg_OBUF[5]_inst_i_160_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.716 r  display_inst/seg_OBUF[5]_inst_i_89/CO[3]
                         net (fo=1, routed)           0.000     7.716    display_inst/seg_OBUF[5]_inst_i_89_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.938 r  display_inst/seg_OBUF[5]_inst_i_157/O[0]
                         net (fo=85, routed)          0.835     8.773    display_inst/seg_OBUF[5]_inst_i_157_n_7
    SLICE_X6Y114         LUT6 (Prop_lut6_I3_O)        0.299     9.072 r  display_inst/seg_OBUF[5]_inst_i_90/O
                         net (fo=50, routed)          1.122    10.194    display_inst/p_1_in__0[9]
    SLICE_X6Y111         LUT6 (Prop_lut6_I3_O)        0.124    10.318 r  display_inst/seg_OBUF[5]_inst_i_46/O
                         net (fo=72, routed)          0.817    11.135    display_inst/p_1_in__0[7]
    SLICE_X6Y112         LUT6 (Prop_lut6_I3_O)        0.124    11.259 r  display_inst/seg_OBUF[6]_inst_i_28/O
                         net (fo=64, routed)          2.203    13.462    display_inst/p_1_in__0[6]
    SLICE_X9Y110         LUT6 (Prop_lut6_I2_O)        0.124    13.586 r  display_inst/seg_OBUF[6]_inst_i_23/O
                         net (fo=69, routed)          0.879    14.465    display_inst/p_1_in__0[4]
    SLICE_X9Y111         LUT6 (Prop_lut6_I2_O)        0.124    14.589 r  display_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=72, routed)          0.977    15.566    display_inst/p_1_in[2]
    SLICE_X10Y111        LUT6 (Prop_lut6_I2_O)        0.124    15.690 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=71, routed)          1.412    17.102    display_inst/p_1_in[0]
    SLICE_X16Y111        LUT3 (Prop_lut3_I2_O)        0.150    17.252 r  display_inst/seg_OBUF[5]_inst_i_344/O
                         net (fo=6, routed)           0.540    17.792    display_inst/seg_OBUF[5]_inst_i_344_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    18.398 r  display_inst/seg_OBUF[5]_inst_i_768/CO[3]
                         net (fo=1, routed)           0.000    18.398    display_inst/seg_OBUF[5]_inst_i_768_n_0
    SLICE_X14Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.515 r  display_inst/seg_OBUF[5]_inst_i_773/CO[3]
                         net (fo=1, routed)           0.000    18.515    display_inst/seg_OBUF[5]_inst_i_773_n_0
    SLICE_X14Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.632 r  display_inst/seg_OBUF[5]_inst_i_662/CO[3]
                         net (fo=1, routed)           0.000    18.632    display_inst/seg_OBUF[5]_inst_i_662_n_0
    SLICE_X14Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.851 r  display_inst/seg_OBUF[5]_inst_i_510/O[0]
                         net (fo=3, routed)           0.807    19.658    display_inst/seg_OBUF[5]_inst_i_510_n_7
    SLICE_X16Y112        LUT3 (Prop_lut3_I0_O)        0.295    19.953 r  display_inst/seg_OBUF[5]_inst_i_648/O
                         net (fo=1, routed)           0.637    20.590    display_inst/seg_OBUF[5]_inst_i_648_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.116 r  display_inst/seg_OBUF[5]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.116    display_inst/seg_OBUF[5]_inst_i_495_n_0
    SLICE_X15Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.230 r  display_inst/seg_OBUF[5]_inst_i_372/CO[3]
                         net (fo=1, routed)           0.000    21.230    display_inst/seg_OBUF[5]_inst_i_372_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.453 r  display_inst/seg_OBUF[5]_inst_i_219/O[0]
                         net (fo=3, routed)           1.108    22.561    display_inst/seg_OBUF[5]_inst_i_219_n_7
    SLICE_X16Y111        LUT3 (Prop_lut3_I1_O)        0.329    22.890 r  display_inst/seg_OBUF[5]_inst_i_211/O
                         net (fo=1, routed)           0.690    23.580    display_inst/seg_OBUF[5]_inst_i_211_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723    24.303 r  display_inst/seg_OBUF[5]_inst_i_107/CO[3]
                         net (fo=1, routed)           0.000    24.303    display_inst/seg_OBUF[5]_inst_i_107_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.420 r  display_inst/seg_OBUF[5]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    24.420    display_inst/seg_OBUF[5]_inst_i_62_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.537 r  display_inst/seg_OBUF[5]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.537    display_inst/seg_OBUF[5]_inst_i_38_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.776 r  display_inst/seg_OBUF[6]_inst_i_30/O[2]
                         net (fo=19, routed)          1.070    25.845    display_inst/seg_OBUF[6]_inst_i_30_n_5
    SLICE_X13Y118        LUT2 (Prop_lut2_I0_O)        0.301    26.146 r  display_inst/seg_OBUF[5]_inst_i_795/O
                         net (fo=1, routed)           0.000    26.146    display_inst/seg_OBUF[5]_inst_i_795_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.696 r  display_inst/seg_OBUF[5]_inst_i_685/CO[3]
                         net (fo=1, routed)           0.000    26.696    display_inst/seg_OBUF[5]_inst_i_685_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.030 r  display_inst/seg_OBUF[5]_inst_i_524/O[1]
                         net (fo=3, routed)           0.846    27.876    display_inst/seg_OBUF[5]_inst_i_524_n_6
    SLICE_X16Y119        LUT5 (Prop_lut5_I0_O)        0.303    28.179 r  display_inst/seg_OBUF[5]_inst_i_678/O
                         net (fo=1, routed)           0.473    28.653    display_inst/seg_OBUF[5]_inst_i_678_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    29.057 r  display_inst/seg_OBUF[5]_inst_i_523/CO[3]
                         net (fo=1, routed)           0.000    29.057    display_inst/seg_OBUF[5]_inst_i_523_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.174 r  display_inst/seg_OBUF[5]_inst_i_395/CO[3]
                         net (fo=1, routed)           0.000    29.174    display_inst/seg_OBUF[5]_inst_i_395_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.291 r  display_inst/seg_OBUF[5]_inst_i_256/CO[3]
                         net (fo=1, routed)           0.000    29.291    display_inst/seg_OBUF[5]_inst_i_256_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.408 r  display_inst/seg_OBUF[5]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    29.408    display_inst/seg_OBUF[5]_inst_i_122_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.525 r  display_inst/seg_OBUF[5]_inst_i_71/CO[3]
                         net (fo=1, routed)           0.000    29.525    display_inst/seg_OBUF[5]_inst_i_71_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.682 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         2.442    32.124    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X12Y130        LUT2 (Prop_lut2_I0_O)        0.332    32.456 r  display_inst/seg_OBUF[7]_inst_i_144/O
                         net (fo=143, routed)         5.061    37.517    display_inst/seg_OBUF[7]_inst_i_144_n_0
    SLICE_X24Y128        LUT6 (Prop_lut6_I1_O)        0.124    37.641 r  display_inst/seg_OBUF[7]_inst_i_179/O
                         net (fo=3, routed)           1.162    38.803    display_inst/seg_OBUF[7]_inst_i_179_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    39.207 r  display_inst/seg_OBUF[7]_inst_i_397/CO[3]
                         net (fo=1, routed)           0.000    39.207    display_inst/seg_OBUF[7]_inst_i_397_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.324 r  display_inst/seg_OBUF[7]_inst_i_354/CO[3]
                         net (fo=1, routed)           0.000    39.324    display_inst/seg_OBUF[7]_inst_i_354_n_0
    SLICE_X14Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.441 r  display_inst/seg_OBUF[7]_inst_i_328/CO[3]
                         net (fo=1, routed)           0.000    39.441    display_inst/seg_OBUF[7]_inst_i_328_n_0
    SLICE_X14Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.558 r  display_inst/seg_OBUF[7]_inst_i_331/CO[3]
                         net (fo=1, routed)           0.000    39.558    display_inst/seg_OBUF[7]_inst_i_331_n_0
    SLICE_X14Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.675 r  display_inst/seg_OBUF[7]_inst_i_690/CO[3]
                         net (fo=1, routed)           0.000    39.675    display_inst/seg_OBUF[7]_inst_i_690_n_0
    SLICE_X14Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    39.929 f  display_inst/seg_OBUF[7]_inst_i_466/CO[0]
                         net (fo=15, routed)          1.019    40.948    display_inst/seg_OBUF[7]_inst_i_466_n_3
    SLICE_X16Y133        LUT3 (Prop_lut3_I0_O)        0.397    41.345 r  display_inst/seg_OBUF[7]_inst_i_284/O
                         net (fo=25, routed)          1.421    42.766    display_inst/seg_OBUF[7]_inst_i_284_n_0
    SLICE_X16Y131        LUT4 (Prop_lut4_I0_O)        0.327    43.093 r  display_inst/seg_OBUF[7]_inst_i_497/O
                         net (fo=1, routed)           0.000    43.093    display_inst/seg_OBUF[7]_inst_i_497_n_0
    SLICE_X16Y131        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    43.340 r  display_inst/seg_OBUF[7]_inst_i_304/O[0]
                         net (fo=2, routed)           1.120    44.460    display_inst/seg_OBUF[7]_inst_i_304_n_7
    SLICE_X21Y131        LUT3 (Prop_lut3_I0_O)        0.327    44.787 r  display_inst/seg_OBUF[7]_inst_i_297/O
                         net (fo=2, routed)           1.048    45.835    display_inst/seg_OBUF[7]_inst_i_297_n_0
    SLICE_X21Y131        LUT4 (Prop_lut4_I3_O)        0.326    46.161 r  display_inst/seg_OBUF[7]_inst_i_301/O
                         net (fo=1, routed)           0.000    46.161    display_inst/seg_OBUF[7]_inst_i_301_n_0
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.711 r  display_inst/seg_OBUF[7]_inst_i_121/CO[3]
                         net (fo=1, routed)           0.000    46.711    display_inst/seg_OBUF[7]_inst_i_121_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.045 r  display_inst/seg_OBUF[7]_inst_i_61/O[1]
                         net (fo=9, routed)           2.039    49.084    display_inst/seg_OBUF[7]_inst_i_61_n_6
    SLICE_X23Y128        LUT2 (Prop_lut2_I0_O)        0.303    49.387 r  display_inst/seg_OBUF[7]_inst_i_116/O
                         net (fo=1, routed)           0.000    49.387    display_inst/seg_OBUF[7]_inst_i_116_n_0
    SLICE_X23Y128        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    49.634 r  display_inst/seg_OBUF[7]_inst_i_55/O[0]
                         net (fo=3, routed)           1.031    50.665    display_inst/seg_OBUF[7]_inst_i_55_n_7
    SLICE_X19Y131        LUT5 (Prop_lut5_I0_O)        0.327    50.992 r  display_inst/seg_OBUF[7]_inst_i_135/O
                         net (fo=1, routed)           0.822    51.814    display_inst/seg_OBUF[7]_inst_i_135_n_0
    SLICE_X19Y128        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    52.529 r  display_inst/seg_OBUF[7]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    52.529    display_inst/seg_OBUF[7]_inst_i_70_n_0
    SLICE_X19Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.643 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.643    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X19Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.800 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          3.159    55.959    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X34Y124        LUT2 (Prop_lut2_I0_O)        0.357    56.316 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          3.511    59.827    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X33Y127        LUT6 (Prop_lut6_I4_O)        0.348    60.175 r  display_inst/seg_OBUF[7]_inst_i_782/O
                         net (fo=2, routed)           0.662    60.837    display_inst/seg_OBUF[7]_inst_i_782_n_0
    SLICE_X29Y125        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.222 r  display_inst/seg_OBUF[7]_inst_i_956/CO[3]
                         net (fo=1, routed)           0.000    61.222    display_inst/seg_OBUF[7]_inst_i_956_n_0
    SLICE_X29Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.535 r  display_inst/seg_OBUF[7]_inst_i_895/O[3]
                         net (fo=3, routed)           0.839    62.374    display_inst/seg_OBUF[7]_inst_i_895_n_4
    SLICE_X33Y126        LUT3 (Prop_lut3_I0_O)        0.306    62.680 r  display_inst/seg_OBUF[7]_inst_i_759/O
                         net (fo=1, routed)           0.771    63.451    display_inst/seg_OBUF[7]_inst_i_759_n_0
    SLICE_X30Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    63.847 r  display_inst/seg_OBUF[7]_inst_i_606/CO[3]
                         net (fo=1, routed)           0.000    63.847    display_inst/seg_OBUF[7]_inst_i_606_n_0
    SLICE_X30Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.964 r  display_inst/seg_OBUF[7]_inst_i_409/CO[3]
                         net (fo=1, routed)           0.000    63.964    display_inst/seg_OBUF[7]_inst_i_409_n_0
    SLICE_X30Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    64.183 r  display_inst/seg_OBUF[7]_inst_i_242/O[0]
                         net (fo=3, routed)           1.127    65.310    display_inst/seg_OBUF[7]_inst_i_242_n_7
    SLICE_X34Y125        LUT6 (Prop_lut6_I1_O)        0.295    65.605 r  display_inst/seg_OBUF[7]_inst_i_234/O
                         net (fo=1, routed)           0.548    66.153    display_inst/seg_OBUF[7]_inst_i_234_n_0
    SLICE_X35Y126        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    66.660 r  display_inst/seg_OBUF[7]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000    66.660    display_inst/seg_OBUF[7]_inst_i_97_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.774 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.774    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    67.108 r  display_inst/seg_OBUF[7]_inst_i_20/O[1]
                         net (fo=2, routed)           0.509    67.617    display_inst/seg_OBUF[7]_inst_i_20_n_6
    SLICE_X34Y126        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    68.347 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           0.971    69.318    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X27Y122        LUT5 (Prop_lut5_I4_O)        0.306    69.624 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    69.624    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X27Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    70.025 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.025    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X27Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    70.247 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          1.070    71.318    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X27Y118        LUT6 (Prop_lut6_I0_O)        0.299    71.617 r  display_inst/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           6.352    77.969    seg_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         3.498    81.466 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    81.466    seg[7]
    V7                                                                r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/cur_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.014ns  (logic 4.453ns (40.431%)  route 6.561ns (59.569%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.730     5.251    display_inst/clk_IBUF_BUFG
    SLICE_X20Y117        FDRE                                         r  display_inst/cur_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y117        FDRE (Prop_fdre_C_Q)         0.419     5.670 r  display_inst/cur_digit_reg[1]/Q
                         net (fo=20, routed)          0.844     6.514    display_inst/cur_digit[1]
    SLICE_X24Y117        LUT2 (Prop_lut2_I0_O)        0.327     6.841 r  display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.717    12.558    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.707    16.265 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.265    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/cur_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.842ns  (logic 4.221ns (38.932%)  route 6.621ns (61.068%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.730     5.251    display_inst/clk_IBUF_BUFG
    SLICE_X20Y117        FDRE                                         r  display_inst/cur_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y117        FDRE (Prop_fdre_C_Q)         0.419     5.670 r  display_inst/cur_digit_reg[1]/Q
                         net (fo=20, routed)          1.063     6.733    display_inst/cur_digit[1]
    SLICE_X22Y117        LUT2 (Prop_lut2_I0_O)        0.299     7.032 r  display_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           5.558    12.590    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    16.093 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.093    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/sclk_clock_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.670ns  (logic 0.186ns (27.771%)  route 0.484ns (72.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.663     1.547    dac/clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  dac/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141     1.688 f  dac/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.170     1.858    dac/conversion_wait_timer/state[0]
    SLICE_X1Y123         LUT4 (Prop_lut4_I0_O)        0.045     1.903 r  dac/conversion_wait_timer/sclk_clock_enable_reg_i_1/O
                         net (fo=1, routed)           0.314     2.216    dac/conversion_wait_timer_n_1
    SLICE_X1Y123         LDCE                                         r  dac/sclk_clock_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/sclk_clock/divided_clk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.345ns (78.181%)  route 0.375ns (21.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.663     1.547    dac/sclk_clock/clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  dac/sclk_clock/divided_clk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  dac/sclk_clock/divided_clk_reg_reg/Q
                         net (fo=4, routed)           0.375     2.063    sclk_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.204     3.267 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.267    sclk
    B16                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_in
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.354ns (74.088%)  route 0.473ns (25.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.665     1.549    dac/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  dac/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  dac/d_out_reg/Q
                         net (fo=1, routed)           0.473     2.163    d_in_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.213     3.376 r  d_in_OBUF_inst/O
                         net (fo=0)                   0.000     3.376    d_in
    A16                                                               r  d_in (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/cs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.362ns (68.402%)  route 0.629ns (31.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.665     1.549    dac/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  dac/cs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  dac/cs_reg_reg/Q
                         net (fo=6, routed)           0.629     2.319    cs_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.540 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     3.540    cs
    A14                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/output_data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.372ns (58.448%)  route 0.975ns (41.552%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.671     1.555    dac/clk_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  dac/output_data_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  dac/output_data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.975     2.671    lopt_7
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.901 r  LD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.901    LD[1]
    E19                                                               r  LD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/output_data_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.592ns  (logic 1.351ns (52.104%)  route 1.242ns (47.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.671     1.555    dac/clk_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  dac/output_data_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  dac/output_data_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           1.242     2.937    lopt_10
    W18                  OBUF (Prop_obuf_I_O)         1.210     4.147 r  LD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.147    LD[4]
    W18                                                               r  LD[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/output_data_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.672ns  (logic 1.346ns (50.389%)  route 1.325ns (49.611%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.670     1.554    dac/clk_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  dac/output_data_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  dac/output_data_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           1.325     3.020    lopt_14
    V13                  OBUF (Prop_obuf_I_O)         1.205     4.225 r  LD_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.225    LD[8]
    V13                                                               r  LD[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/output_data_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 1.357ns (50.295%)  route 1.341ns (49.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.669     1.553    dac/clk_IBUF_BUFG
    SLICE_X1Y117         FDRE                                         r  dac/output_data_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  dac/output_data_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.341     3.034    lopt_11
    U15                  OBUF (Prop_obuf_I_O)         1.216     4.250 r  LD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.250    LD[5]
    U15                                                               r  LD[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/output_data_reg[21]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.952ns  (logic 1.386ns (46.958%)  route 1.566ns (53.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.668     1.552    dac/clk_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  dac/output_data_reg[21]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.164     1.716 r  dac/output_data_reg[21]_lopt_replica/Q
                         net (fo=1, routed)           1.566     3.282    lopt_6
    L1                   OBUF (Prop_obuf_I_O)         1.222     4.504 r  LD_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.504    LD[15]
    L1                                                                r  LD[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/output_data_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.095ns  (logic 1.351ns (43.653%)  route 1.744ns (56.347%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.671     1.555    dac/clk_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  dac/output_data_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  dac/output_data_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           1.744     3.440    lopt_9
    V19                  OBUF (Prop_obuf_I_O)         1.210     4.650 r  LD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.650    LD[3]
    V19                                                               r  LD[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac_enable
                            (input port)
  Destination:            dac/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.840ns  (logic 1.854ns (23.650%)  route 5.986ns (76.350%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  dac_enable (IN)
                         net (fo=0)                   0.000     0.000    dac_enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  dac_enable_IBUF_inst/O
                         net (fo=7, routed)           4.545     6.001    dac/dac_enable_IBUF
    SLICE_X1Y123         LUT5 (Prop_lut5_I2_O)        0.124     6.125 f  dac/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.846     6.970    dac/CS_trigger/FSM_sequential_state_reg[0]_2
    SLICE_X1Y123         LUT6 (Prop_lut6_I5_O)        0.124     7.094 r  dac/CS_trigger/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.596     7.690    dac/CS_trigger/FSM_sequential_state[2]_i_2_n_0
    SLICE_X2Y123         LUT4 (Prop_lut4_I2_O)        0.150     7.840 r  dac/CS_trigger/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.840    dac/CS_trigger_n_0
    SLICE_X2Y123         FDRE                                         r  dac/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.668     5.009    dac/clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  dac/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 dac_enable
                            (input port)
  Destination:            dac/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.814ns  (logic 1.828ns (23.396%)  route 5.986ns (76.604%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  dac_enable (IN)
                         net (fo=0)                   0.000     0.000    dac_enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  dac_enable_IBUF_inst/O
                         net (fo=7, routed)           4.545     6.001    dac/dac_enable_IBUF
    SLICE_X1Y123         LUT5 (Prop_lut5_I2_O)        0.124     6.125 f  dac/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.846     6.970    dac/CS_trigger/FSM_sequential_state_reg[0]_2
    SLICE_X1Y123         LUT6 (Prop_lut6_I5_O)        0.124     7.094 r  dac/CS_trigger/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.596     7.690    dac/CS_trigger/FSM_sequential_state[2]_i_2_n_0
    SLICE_X2Y123         LUT5 (Prop_lut5_I3_O)        0.124     7.814 r  dac/CS_trigger/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.814    dac/CS_trigger_n_1
    SLICE_X2Y123         FDRE                                         r  dac/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.668     5.009    dac/clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  dac/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 dac_enable
                            (input port)
  Destination:            dac/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.735ns  (logic 1.828ns (23.635%)  route 5.907ns (76.365%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  dac_enable (IN)
                         net (fo=0)                   0.000     0.000    dac_enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  dac_enable_IBUF_inst/O
                         net (fo=7, routed)           4.545     6.001    dac/dac_enable_IBUF
    SLICE_X1Y123         LUT5 (Prop_lut5_I2_O)        0.124     6.125 f  dac/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.846     6.970    dac/CS_trigger/FSM_sequential_state_reg[0]_2
    SLICE_X1Y123         LUT6 (Prop_lut6_I5_O)        0.124     7.094 r  dac/CS_trigger/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.517     7.611    dac/CS_trigger/FSM_sequential_state[2]_i_2_n_0
    SLICE_X0Y123         LUT3 (Prop_lut3_I1_O)        0.124     7.735 r  dac/CS_trigger/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.735    dac/CS_trigger_n_2
    SLICE_X0Y123         FDRE                                         r  dac/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.668     5.009    dac/clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  dac/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/d_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.751ns  (logic 1.593ns (23.602%)  route 5.157ns (76.398%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=70, routed)          4.775     6.216    dac/reset_IBUF
    SLICE_X1Y121         LUT4 (Prop_lut4_I0_O)        0.152     6.368 r  dac/d_out_i_1/O
                         net (fo=1, routed)           0.383     6.751    dac/d_out_i_1_n_0
    SLICE_X1Y121         FDRE                                         r  dac/d_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.671     5.012    dac/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  dac/d_out_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/current_bit_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.732ns  (logic 1.565ns (23.253%)  route 5.166ns (76.747%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=70, routed)          4.775     6.216    dac/reset_IBUF
    SLICE_X1Y121         LUT4 (Prop_lut4_I0_O)        0.124     6.340 r  dac/current_bit[5]_i_1/O
                         net (fo=6, routed)           0.391     6.732    dac/clear
    SLICE_X0Y121         FDRE                                         r  dac/current_bit_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.671     5.012    dac/clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  dac/current_bit_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/current_bit_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.732ns  (logic 1.565ns (23.253%)  route 5.166ns (76.747%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=70, routed)          4.775     6.216    dac/reset_IBUF
    SLICE_X1Y121         LUT4 (Prop_lut4_I0_O)        0.124     6.340 r  dac/current_bit[5]_i_1/O
                         net (fo=6, routed)           0.391     6.732    dac/clear
    SLICE_X0Y121         FDRE                                         r  dac/current_bit_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.671     5.012    dac/clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  dac/current_bit_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/current_bit_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.732ns  (logic 1.565ns (23.253%)  route 5.166ns (76.747%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=70, routed)          4.775     6.216    dac/reset_IBUF
    SLICE_X1Y121         LUT4 (Prop_lut4_I0_O)        0.124     6.340 r  dac/current_bit[5]_i_1/O
                         net (fo=6, routed)           0.391     6.732    dac/clear
    SLICE_X0Y121         FDRE                                         r  dac/current_bit_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.671     5.012    dac/clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  dac/current_bit_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/current_bit_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.732ns  (logic 1.565ns (23.253%)  route 5.166ns (76.747%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=70, routed)          4.775     6.216    dac/reset_IBUF
    SLICE_X1Y121         LUT4 (Prop_lut4_I0_O)        0.124     6.340 r  dac/current_bit[5]_i_1/O
                         net (fo=6, routed)           0.391     6.732    dac/clear
    SLICE_X0Y121         FDSE                                         r  dac/current_bit_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.671     5.012    dac/clk_IBUF_BUFG
    SLICE_X0Y121         FDSE                                         r  dac/current_bit_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/current_bit_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.732ns  (logic 1.565ns (23.253%)  route 5.166ns (76.747%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=70, routed)          4.775     6.216    dac/reset_IBUF
    SLICE_X1Y121         LUT4 (Prop_lut4_I0_O)        0.124     6.340 r  dac/current_bit[5]_i_1/O
                         net (fo=6, routed)           0.391     6.732    dac/clear
    SLICE_X0Y121         FDSE                                         r  dac/current_bit_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.671     5.012    dac/clk_IBUF_BUFG
    SLICE_X0Y121         FDSE                                         r  dac/current_bit_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/current_bit_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.732ns  (logic 1.565ns (23.253%)  route 5.166ns (76.747%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=70, routed)          4.775     6.216    dac/reset_IBUF
    SLICE_X1Y121         LUT4 (Prop_lut4_I0_O)        0.124     6.340 r  dac/current_bit[5]_i_1/O
                         net (fo=6, routed)           0.391     6.732    dac/clear
    SLICE_X0Y121         FDRE                                         r  dac/current_bit_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.671     5.012    dac/clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  dac/current_bit_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac/sclk_clock_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            dac/sclk_clock/divided_clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.203ns (67.472%)  route 0.098ns (32.528%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         LDCE                         0.000     0.000 r  dac/sclk_clock_enable_reg/G
    SLICE_X1Y123         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dac/sclk_clock_enable_reg/Q
                         net (fo=1, routed)           0.098     0.256    dac/sclk_clock/sclk_clock_enable
    SLICE_X0Y123         LUT2 (Prop_lut2_I0_O)        0.045     0.301 r  dac/sclk_clock/divided_clk_reg_i_1/O
                         net (fo=1, routed)           0.000     0.301    dac/sclk_clock/divided_clk_reg_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  dac/sclk_clock/divided_clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.935     2.063    dac/sclk_clock/clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  dac/sclk_clock/divided_clk_reg_reg/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_rx_inst/rx_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.224ns (42.814%)  route 0.300ns (57.186%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           0.300     0.524    uart_rx_inst/D[0]
    SLICE_X0Y112         FDRE                                         r  uart_rx_inst/rx_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.946     2.074    uart_rx_inst/CLK
    SLICE_X0Y112         FDRE                                         r  uart_rx_inst/rx_sync_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/output_data_reg[10]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.210ns (14.073%)  route 1.279ns (85.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=70, routed)          1.279     1.489    dac/reset_IBUF
    SLICE_X0Y115         FDRE                                         r  dac/output_data_reg[10]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.944     2.072    dac/clk_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  dac/output_data_reg[10]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/output_data_reg[6]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.210ns (14.073%)  route 1.279ns (85.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=70, routed)          1.279     1.489    dac/reset_IBUF
    SLICE_X0Y115         FDRE                                         r  dac/output_data_reg[6]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.944     2.072    dac/clk_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  dac/output_data_reg[6]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/output_data_reg[9]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.210ns (14.073%)  route 1.279ns (85.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=70, routed)          1.279     1.489    dac/reset_IBUF
    SLICE_X0Y115         FDRE                                         r  dac/output_data_reg[9]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.944     2.072    dac/clk_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  dac/output_data_reg[9]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/mult_stage_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.210ns (13.051%)  route 1.396ns (86.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=70, routed)          1.396     1.605    dac/reset_IBUF
    SLICE_X5Y115         FDRE                                         r  dac/mult_stage_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.942     2.070    dac/clk_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  dac/mult_stage_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/mult_stage_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.210ns (13.051%)  route 1.396ns (86.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=70, routed)          1.396     1.605    dac/reset_IBUF
    SLICE_X5Y115         FDRE                                         r  dac/mult_stage_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.942     2.070    dac/clk_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  dac/mult_stage_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/mult_stage_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.210ns (13.051%)  route 1.396ns (86.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=70, routed)          1.396     1.605    dac/reset_IBUF
    SLICE_X5Y115         FDRE                                         r  dac/mult_stage_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.942     2.070    dac/clk_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  dac/mult_stage_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/mult_stage_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.210ns (13.051%)  route 1.396ns (86.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=70, routed)          1.396     1.605    dac/reset_IBUF
    SLICE_X5Y115         FDRE                                         r  dac/mult_stage_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.942     2.070    dac/clk_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  dac/mult_stage_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/mult_stage_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.610ns  (logic 0.210ns (13.016%)  route 1.400ns (86.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=70, routed)          1.400     1.610    dac/reset_IBUF
    SLICE_X4Y115         FDRE                                         r  dac/mult_stage_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.942     2.070    dac/clk_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  dac/mult_stage_reg[17]/C





