
---------- Begin Simulation Statistics ----------
simSeconds                                   0.008648                       # Number of seconds simulated (Second)
simTicks                                   8647895000                       # Number of ticks simulated (Tick)
finalTick                                  8647895000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.21                       # Real time elapsed on the host (Second)
hostTickRate                               1393075473                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     709332                       # Number of bytes of host memory used (Byte)
simInsts                                      1088684                       # Number of instructions simulated (Count)
simOps                                        2172288                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   175373                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     349927                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.numCycles                         8647895                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.dcache.demandHits::cpu0.data         3271                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total             3271                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data         3271                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total            3271                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data        65782                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total          65782                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data        65782                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total         65782                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data   7916755000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total   7916755000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data   7916755000                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total   7916755000                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data        69053                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total        69053                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data        69053                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total        69053                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.952631                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.952631                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.952631                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.952631                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 120348.347572                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 120348.347572                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 120348.347572                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 120348.347572                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks        65100                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total            65100                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data        65782                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total        65782                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data        65782                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total        65782                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data   7785191000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total   7785191000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data   7785191000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total   7785191000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.952631                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.952631                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.952631                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.952631                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 118348.347572                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 118348.347572                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 118348.347572                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 118348.347572                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                 65132                       # number of replacements (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data         1719                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total           1719                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data          127                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total          127                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data     14147000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total     14147000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data         1846                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total         1846                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.068797                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.068797                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 111393.700787                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 111393.700787                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data          127                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total          127                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data     13893000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total     13893000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.068797                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.068797                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 109393.700787                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 109393.700787                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data         1552                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total          1552                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data        65655                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total        65655                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data   7902608000                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total   7902608000                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data        67207                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total        67207                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.976907                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.976907                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 120365.669027                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 120365.669027                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data        65655                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total        65655                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data   7771298000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total   7771298000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.976907                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.976907                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 118365.669027                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 118365.669027                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          432.501266                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs               69053                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs             65782                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              1.049725                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             220000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   432.501266                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.422365                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.422365                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          650                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           42                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1           16                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2           64                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3          528                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.634766                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses            203888                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses           203888                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numInsts       272171                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps       543072                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses       542500                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses          464                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns          308                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts        67093                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts       542500                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts          464                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads       613272                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites       340841                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads          650                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites          234                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numCCRegReads       337627                       # Number of times the CC registers were read (Count)
system.cpu0.exec_context.thread_0.numCCRegWrites       269093                       # Number of times the CC registers were written (Count)
system.cpu0.exec_context.thread_0.numMiscRegReads       204334                       # Number of times the Misc registers were read (Count)
system.cpu0.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs        69052                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts         1843                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts        67209                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 8647894.999000                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.numBranches        67576                       # Number of branches fetched (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass          292      0.05%      0.05% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu       473489     87.19%     87.24% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult            5      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv           21      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd            6      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu           84      0.02%     87.26% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     87.26% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt           46      0.01%     87.27% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc           88      0.02%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead         1799      0.33%     87.62% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite        67025     12.34%     99.96% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead           44      0.01%     99.97% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite          184      0.03%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total       543083                       # Class of executed instruction. (Count)
system.cpu0.icache.demandHits::cpu0.inst       340204                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total           340204                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst       340204                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total          340204                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst          418                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total            418                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst          418                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total           418                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst     44317000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total     44317000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst     44317000                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total     44317000                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst       340622                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total       340622                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst       340622                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total       340622                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.001227                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.001227                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.001227                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.001227                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 106021.531100                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 106021.531100                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 106021.531100                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 106021.531100                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.demandMshrMisses::cpu0.inst          418                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total          418                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst          418                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total          418                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst     43481000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total     43481000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst     43481000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total     43481000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.001227                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.001227                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.001227                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.001227                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 104021.531100                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 104021.531100                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 104021.531100                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 104021.531100                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                   178                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst       340204                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total         340204                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst          418                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total          418                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst     44317000                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total     44317000                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst       340622                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total       340622                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.001227                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.001227                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 106021.531100                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 106021.531100                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst          418                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total          418                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst     43481000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total     43481000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.001227                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.001227                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 104021.531100                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 104021.531100                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          235.074901                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs              340622                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs               418                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs            814.885167                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick             107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   235.074901                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.918261                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.918261                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          240                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0           33                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3          207                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.937500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses            681662                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses           681662                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses                   1846                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                  67209                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      276                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                    32522                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                 340622                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                       39                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                    9                       # Number of system calls (Count)
system.cpu1.numCycles                         8647352                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.dcache.demandHits::cpu1.data         3273                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total             3273                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data         3273                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total            3273                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data        65780                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total          65780                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data        65780                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total         65780                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data   7915662000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total   7915662000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data   7915662000                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total   7915662000                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data        69053                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total        69053                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data        69053                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total        69053                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.952602                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.952602                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.952602                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.952602                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 120335.390696                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 120335.390696                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 120335.390696                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 120335.390696                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        65098                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            65098                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data        65780                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total        65780                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data        65780                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total        65780                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data   7784102000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   7784102000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data   7784102000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   7784102000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.952602                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.952602                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.952602                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.952602                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 118335.390696                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 118335.390696                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 118335.390696                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 118335.390696                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                 65130                       # number of replacements (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data         1721                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total           1721                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data          125                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total          125                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data     14221000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total     14221000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data         1846                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total         1846                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.067714                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.067714                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data       113768                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total       113768                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data          125                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total          125                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data     13971000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total     13971000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.067714                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.067714                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data       111768                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total       111768                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data         1552                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total          1552                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data        65655                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        65655                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data   7901441000                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total   7901441000                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data        67207                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total        67207                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.976907                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.976907                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 120347.894296                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 120347.894296                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data        65655                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        65655                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data   7770131000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total   7770131000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.976907                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.976907                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 118347.894296                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 118347.894296                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          434.267354                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs               69053                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs             65780                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs              1.049757                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick             227000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   434.267354                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.424089                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.424089                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          650                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::0           38                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1           20                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2           64                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3          528                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.634766                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses            203886                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses           203886                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numInsts       272171                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps       543072                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses       542500                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses          464                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns          308                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts        67093                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts       542500                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts          464                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads       613272                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites       340841                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads          650                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites          234                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numCCRegReads       337627                       # Number of times the CC registers were read (Count)
system.cpu1.exec_context.thread_0.numCCRegWrites       269093                       # Number of times the CC registers were written (Count)
system.cpu1.exec_context.thread_0.numMiscRegReads       204334                       # Number of times the Misc registers were read (Count)
system.cpu1.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs        69052                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts         1843                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts        67209                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles   542.966905                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 8646809.033095                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.999937                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.000063                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.numBranches        67576                       # Number of branches fetched (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass          292      0.05%      0.05% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu       473489     87.19%     87.24% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult            5      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv           21      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd            6      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu           84      0.02%     87.26% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     87.26% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt           46      0.01%     87.27% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc           88      0.02%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead         1799      0.33%     87.62% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite        67025     12.34%     99.96% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead           44      0.01%     99.97% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite          184      0.03%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total       543083                       # Class of executed instruction. (Count)
system.cpu1.icache.demandHits::cpu1.inst       340204                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total           340204                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst       340204                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total          340204                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          418                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            418                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          418                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           418                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     44864000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     44864000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     44864000                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     44864000                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst       340622                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total       340622                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst       340622                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total       340622                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.001227                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.001227                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.001227                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.001227                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 107330.143541                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 107330.143541                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 107330.143541                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 107330.143541                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.demandMshrMisses::cpu1.inst          418                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          418                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          418                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          418                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     44028000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     44028000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     44028000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     44028000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.001227                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.001227                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.001227                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.001227                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 105330.143541                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 105330.143541                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 105330.143541                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 105330.143541                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                   178                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst       340204                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total         340204                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          418                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          418                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     44864000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     44864000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst       340622                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total       340622                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.001227                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.001227                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 107330.143541                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 107330.143541                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          418                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          418                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     44028000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     44028000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.001227                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.001227                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 105330.143541                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 105330.143541                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          235.074021                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs              340622                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               418                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs            814.885167                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick             114000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   235.074021                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.918258                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.918258                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          240                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::0           33                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3          207                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.937500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses            681662                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses           681662                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses                   1846                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                  67209                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                      276                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                    32522                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                 340622                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       39                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                    9                       # Number of system calls (Count)
system.cpu2.numCycles                         8647876                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.dcache.demandHits::cpu2.data         3273                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total             3273                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data         3273                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total            3273                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data        65780                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total          65780                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data        65780                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total         65780                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data   7916367000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total   7916367000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data   7916367000                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total   7916367000                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data        69053                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total        69053                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data        69053                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total        69053                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.952602                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.952602                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.952602                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.952602                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 120346.108240                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 120346.108240                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 120346.108240                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 120346.108240                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks        65098                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total            65098                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data        65780                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total        65780                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data        65780                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total        65780                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data   7784807000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total   7784807000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data   7784807000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total   7784807000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.952602                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.952602                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.952602                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.952602                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 118346.108240                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 118346.108240                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 118346.108240                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 118346.108240                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                 65131                       # number of replacements (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data         1721                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total           1721                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data          125                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total          125                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data     13902000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total     13902000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data         1846                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total         1846                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.067714                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.067714                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data       111216                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total       111216                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data          125                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total          125                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data     13652000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total     13652000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.067714                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.067714                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data       109216                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total       109216                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data         1552                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total          1552                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data        65655                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total        65655                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data   7902465000                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total   7902465000                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data        67207                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total        67207                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.976907                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.976907                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 120363.490976                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 120363.490976                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data        65655                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total        65655                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data   7771155000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total   7771155000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.976907                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.976907                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 118363.490976                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 118363.490976                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse          430.039368                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs               69053                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs             65780                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs              1.049757                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick             235000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data   430.039368                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.419960                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.419960                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024          649                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::0           41                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1           17                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2           64                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3          527                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.633789                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses            203886                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses           203886                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numInsts       272171                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps       543072                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses       542500                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses          464                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns          308                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts        67093                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts       542500                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts          464                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads       613272                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites       340841                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads          650                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites          234                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numCCRegReads       337627                       # Number of times the CC registers were read (Count)
system.cpu2.exec_context.thread_0.numCCRegWrites       269093                       # Number of times the CC registers were written (Count)
system.cpu2.exec_context.thread_0.numMiscRegReads       204334                       # Number of times the Misc registers were read (Count)
system.cpu2.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs        69052                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts         1843                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts        67209                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles    19.000958                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles 8647856.999042                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction     0.999998                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction     0.000002                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.numBranches        67576                       # Number of branches fetched (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass          292      0.05%      0.05% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu       473489     87.19%     87.24% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult            5      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv           21      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd            6      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu           84      0.02%     87.26% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     87.26% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt           46      0.01%     87.27% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc           88      0.02%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead         1799      0.33%     87.62% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite        67025     12.34%     99.96% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead           44      0.01%     99.97% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite          184      0.03%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total       543083                       # Class of executed instruction. (Count)
system.cpu2.icache.demandHits::cpu2.inst       340204                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total           340204                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst       340204                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total          340204                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          418                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            418                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          418                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           418                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst     44682000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     44682000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst     44682000                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     44682000                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst       340622                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total       340622                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst       340622                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total       340622                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.001227                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.001227                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.001227                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.001227                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 106894.736842                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 106894.736842                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 106894.736842                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 106894.736842                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.demandMshrMisses::cpu2.inst          418                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          418                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst          418                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          418                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst     43846000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total     43846000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst     43846000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total     43846000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.001227                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.001227                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.001227                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.001227                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 104894.736842                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 104894.736842                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 104894.736842                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 104894.736842                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                   178                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst       340204                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total         340204                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          418                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          418                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst     44682000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     44682000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst       340622                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total       340622                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.001227                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.001227                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 106894.736842                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 106894.736842                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst          418                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          418                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst     43846000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total     43846000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.001227                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.001227                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 104894.736842                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 104894.736842                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          235.072482                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs              340622                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               418                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs            814.885167                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick             122000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst   235.072482                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.918252                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.918252                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          240                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::0           33                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::3          207                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.937500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses            681662                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses           681662                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu2.mmu.dtb.rdAccesses                   1846                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                  67209                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                      276                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                    32522                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                 340622                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       39                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.workload.numSyscalls                    9                       # Number of system calls (Count)
system.cpu3.numCycles                         8647857                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.dcache.demandHits::cpu3.data         3273                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total             3273                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data         3273                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total            3273                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data        65780                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total          65780                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data        65780                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total         65780                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data   7916390000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total   7916390000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data   7916390000                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total   7916390000                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data        69053                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total        69053                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data        69053                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total        69053                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.952602                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.952602                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.952602                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.952602                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 120346.457890                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 120346.457890                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 120346.457890                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 120346.457890                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks        65098                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total            65098                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data        65780                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total        65780                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data        65780                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total        65780                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data   7784830000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total   7784830000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data   7784830000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total   7784830000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.952602                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.952602                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.952602                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.952602                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 118346.457890                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 118346.457890                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 118346.457890                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 118346.457890                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                 65130                       # number of replacements (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data         1721                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total           1721                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data          125                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total          125                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data     14174000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total     14174000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data         1846                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total         1846                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.067714                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.067714                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data       113392                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total       113392                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data          125                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total          125                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data     13924000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total     13924000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.067714                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.067714                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data       111392                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total       111392                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data         1552                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total          1552                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data        65655                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total        65655                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data   7902216000                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total   7902216000                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data        67207                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total        67207                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.976907                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.976907                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 120359.698424                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 120359.698424                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data        65655                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total        65655                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data   7770906000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total   7770906000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.976907                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.976907                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 118359.698424                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 118359.698424                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse          434.274622                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs               69053                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs             65780                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs              1.049757                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick             242000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data   434.274622                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.424096                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.424096                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024          650                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::0           40                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1           18                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2           64                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3          528                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.634766                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses            203886                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses           203886                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.exec_context.thread_0.numInsts       272171                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps       543072                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses       542500                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses          464                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns          308                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts        67093                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts       542500                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts          464                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads       613272                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites       340841                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads          650                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites          234                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numCCRegReads       337627                       # Number of times the CC registers were read (Count)
system.cpu3.exec_context.thread_0.numCCRegWrites       269093                       # Number of times the CC registers were written (Count)
system.cpu3.exec_context.thread_0.numMiscRegReads       204334                       # Number of times the Misc registers were read (Count)
system.cpu3.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs        69052                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts         1843                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts        67209                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles    38.000833                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles 8647818.999167                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction     0.999996                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction     0.000004                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.numBranches        67576                       # Number of branches fetched (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass          292      0.05%      0.05% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu       473489     87.19%     87.24% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            5      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv           21      0.00%     87.24% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            6      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     87.25% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu           84      0.02%     87.26% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     87.26% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt           46      0.01%     87.27% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc           88      0.02%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead         1799      0.33%     87.62% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite        67025     12.34%     99.96% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead           44      0.01%     99.97% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite          184      0.03%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total       543083                       # Class of executed instruction. (Count)
system.cpu3.icache.demandHits::cpu3.inst       340204                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total           340204                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst       340204                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total          340204                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst          418                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            418                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst          418                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           418                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst     44640000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total     44640000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst     44640000                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total     44640000                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst       340622                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total       340622                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst       340622                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total       340622                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.001227                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.001227                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.001227                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.001227                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 106794.258373                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 106794.258373                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 106794.258373                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 106794.258373                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.demandMshrMisses::cpu3.inst          418                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          418                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst          418                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          418                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst     43804000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total     43804000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst     43804000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total     43804000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.001227                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.001227                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.001227                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.001227                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 104794.258373                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 104794.258373                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 104794.258373                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 104794.258373                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                   178                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst       340204                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total         340204                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst          418                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          418                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst     44640000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total     44640000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst       340622                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total       340622                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.001227                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.001227                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 106794.258373                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 106794.258373                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst          418                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          418                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst     43804000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total     43804000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.001227                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.001227                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 104794.258373                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 104794.258373                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          235.070896                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs              340622                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               418                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs            814.885167                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick             127000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst   235.070896                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.918246                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.918246                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          240                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::0           33                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::3          207                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.937500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses            681662                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses           681662                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.interrupts.clk_domain.clock         16000                       # Clock period in ticks (Tick)
system.cpu3.mmu.dtb.rdAccesses                   1846                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                  67209                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                      276                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                    32522                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                 340622                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       39                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.workload.numSyscalls                    9                       # Number of system calls (Count)
system.llcbus.transDist::ReadResp                2174                       # Transaction distribution (Count)
system.llcbus.transDist::WritebackDirty        519590                       # Transaction distribution (Count)
system.llcbus.transDist::CleanEvict            257701                       # Transaction distribution (Count)
system.llcbus.transDist::ReadExReq             262620                       # Transaction distribution (Count)
system.llcbus.transDist::ReadExResp            262620                       # Transaction distribution (Count)
system.llcbus.transDist::ReadSharedReq           2174                       # Transaction distribution (Count)
system.llcbus.pktCount_system.cpu0.icache.mem_side_port::system.llccache.cpu_side_port         1014                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount_system.cpu0.dcache.mem_side_port::system.llccache.cpu_side_port       196696                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount_system.cpu1.icache.mem_side_port::system.llccache.cpu_side_port         1014                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount_system.cpu1.dcache.mem_side_port::system.llccache.cpu_side_port       196690                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount_system.cpu2.icache.mem_side_port::system.llccache.cpu_side_port         1014                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount_system.cpu2.dcache.mem_side_port::system.llccache.cpu_side_port       196691                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount_system.cpu3.icache.mem_side_port::system.llccache.cpu_side_port         1014                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount_system.cpu3.dcache.mem_side_port::system.llccache.cpu_side_port       196690                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount::total                  790823                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktSize_system.cpu0.icache.mem_side_port::system.llccache.cpu_side_port        26752                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize_system.cpu0.dcache.mem_side_port::system.llccache.cpu_side_port      8376448                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize_system.cpu1.icache.mem_side_port::system.llccache.cpu_side_port        26752                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize_system.cpu1.dcache.mem_side_port::system.llccache.cpu_side_port      8376192                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize_system.cpu2.icache.mem_side_port::system.llccache.cpu_side_port        26752                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize_system.cpu2.dcache.mem_side_port::system.llccache.cpu_side_port      8376192                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize_system.cpu3.icache.mem_side_port::system.llccache.cpu_side_port        26752                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize_system.cpu3.dcache.mem_side_port::system.llccache.cpu_side_port      8376192                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize::total                 33612032                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.snoops                           516056                       # Total snoops (Count)
system.llcbus.snoopTraffic                   16588544                       # Total snoop traffic (Byte)
system.llcbus.snoopFanout::samples             780850                       # Request fanout histogram (Count)
system.llcbus.snoopFanout::mean              0.328501                       # Request fanout histogram (Count)
system.llcbus.snoopFanout::stdev             0.469668                       # Request fanout histogram (Count)
system.llcbus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::0                   524340     67.15%     67.15% # Request fanout histogram (Count)
system.llcbus.snoopFanout::1                   256510     32.85%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::5                        0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::6                        0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::7                        0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::8                        0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.llcbus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.llcbus.snoopFanout::total               780850                       # Request fanout histogram (Count)
system.llcbus.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.llcbus.reqLayer0.occupancy          1046817000                       # Layer occupancy (ticks) (Tick)
system.llcbus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.llcbus.respLayer0.occupancy            1254999                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.respLayer1.occupancy          197346000                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.respLayer2.occupancy            1254000                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.respLayer3.occupancy          197340000                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.respLayer4.occupancy            1254000                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer4.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.respLayer5.occupancy          197340000                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer5.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.respLayer6.occupancy            1254999                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer6.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.respLayer7.occupancy          197340000                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer7.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.snoop_filter.totRequests         526029                       # Total number of requests made to the snoop filter. (Count)
system.llcbus.snoop_filter.hitSingleRequests       261235                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.llcbus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.llcbus.snoop_filter.totSnoops           256510                       # Total number of snoops made to the snoop filter. (Count)
system.llcbus.snoop_filter.hitSingleSnoops       256510                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.llcbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.llccache.demandHits::cpu0.inst              15                       # number of demand (read+write) hits (Count)
system.llccache.demandHits::cpu0.data               2                       # number of demand (read+write) hits (Count)
system.llccache.demandHits::cpu1.inst              15                       # number of demand (read+write) hits (Count)
system.llccache.demandHits::cpu2.inst              14                       # number of demand (read+write) hits (Count)
system.llccache.demandHits::cpu3.inst              14                       # number of demand (read+write) hits (Count)
system.llccache.demandHits::total                  60                       # number of demand (read+write) hits (Count)
system.llccache.overallHits::cpu0.inst             15                       # number of overall hits (Count)
system.llccache.overallHits::cpu0.data              2                       # number of overall hits (Count)
system.llccache.overallHits::cpu1.inst             15                       # number of overall hits (Count)
system.llccache.overallHits::cpu2.inst             14                       # number of overall hits (Count)
system.llccache.overallHits::cpu3.inst             14                       # number of overall hits (Count)
system.llccache.overallHits::total                 60                       # number of overall hits (Count)
system.llccache.demandMisses::cpu0.inst           403                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::cpu0.data         65780                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::cpu1.inst           403                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::cpu1.data         65780                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::cpu2.inst           404                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::cpu2.data         65780                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::cpu3.inst           404                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::cpu3.data         65780                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::total            264734                       # number of demand (read+write) misses (Count)
system.llccache.overallMisses::cpu0.inst          403                       # number of overall misses (Count)
system.llccache.overallMisses::cpu0.data        65780                       # number of overall misses (Count)
system.llccache.overallMisses::cpu1.inst          403                       # number of overall misses (Count)
system.llccache.overallMisses::cpu1.data        65780                       # number of overall misses (Count)
system.llccache.overallMisses::cpu2.inst          404                       # number of overall misses (Count)
system.llccache.overallMisses::cpu2.data        65780                       # number of overall misses (Count)
system.llccache.overallMisses::cpu3.inst          404                       # number of overall misses (Count)
system.llccache.overallMisses::cpu3.data        65780                       # number of overall misses (Count)
system.llccache.overallMisses::total           264734                       # number of overall misses (Count)
system.llccache.demandMissLatency::cpu0.inst     41907000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::cpu0.data   7586636000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::cpu1.inst     42456000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::cpu1.data   7585605000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::cpu2.inst     42292000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::cpu2.data   7586603000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::cpu3.inst     42245000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::cpu3.data   7586421000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::total  30514165000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.overallMissLatency::cpu0.inst     41907000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::cpu0.data   7586636000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::cpu1.inst     42456000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::cpu1.data   7585605000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::cpu2.inst     42292000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::cpu2.data   7586603000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::cpu3.inst     42245000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::cpu3.data   7586421000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::total  30514165000                       # number of overall miss ticks (Tick)
system.llccache.demandAccesses::cpu0.inst          418                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::cpu0.data        65782                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::cpu1.inst          418                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::cpu1.data        65780                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::cpu2.inst          418                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::cpu2.data        65780                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::cpu3.inst          418                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::cpu3.data        65780                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::total          264794                       # number of demand (read+write) accesses (Count)
system.llccache.overallAccesses::cpu0.inst          418                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::cpu0.data        65782                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::cpu1.inst          418                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::cpu1.data        65780                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::cpu2.inst          418                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::cpu2.data        65780                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::cpu3.inst          418                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::cpu3.data        65780                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::total         264794                       # number of overall (read+write) accesses (Count)
system.llccache.demandMissRate::cpu0.inst     0.964115                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::cpu0.data     0.999970                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::cpu1.inst     0.964115                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::cpu1.data            1                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::cpu2.inst     0.966507                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::cpu2.data            1                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::cpu3.inst     0.966507                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::cpu3.data            1                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::total        0.999773                       # miss rate for demand accesses (Ratio)
system.llccache.overallMissRate::cpu0.inst     0.964115                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::cpu0.data     0.999970                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::cpu1.inst     0.964115                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::cpu1.data            1                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::cpu2.inst     0.966507                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::cpu2.data            1                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::cpu3.inst     0.966507                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::cpu3.data            1                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::total       0.999773                       # miss rate for overall accesses (Ratio)
system.llccache.demandAvgMissLatency::cpu0.inst 103987.593052                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::cpu0.data 115333.475220                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::cpu1.inst 105349.875931                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::cpu1.data 115317.801763                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::cpu2.inst 104683.168317                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::cpu2.data 115332.973548                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::cpu3.inst 104566.831683                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::cpu3.data 115330.206750                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::total 115263.490900                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu0.inst 103987.593052                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu0.data 115333.475220                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu1.inst 105349.875931                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu1.data 115317.801763                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu2.inst 104683.168317                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu2.data 115332.973548                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu3.inst 104566.831683                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu3.data 115330.206750                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::total 115263.490900                       # average overall miss latency ((Tick/Count))
system.llccache.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.llccache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.llccache.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.llccache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.llccache.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llccache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llccache.writebacks::writebacks         259196                       # number of writebacks (Count)
system.llccache.writebacks::total              259196                       # number of writebacks (Count)
system.llccache.demandMshrMisses::cpu0.inst          403                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::cpu0.data        65780                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::cpu1.inst          403                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::cpu1.data        65780                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::cpu2.inst          404                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::cpu2.data        65780                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::cpu3.inst          404                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::cpu3.data        65780                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::total        264734                       # number of demand (read+write) MSHR misses (Count)
system.llccache.overallMshrMisses::cpu0.inst          403                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::cpu0.data        65780                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::cpu1.inst          403                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::cpu1.data        65780                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::cpu2.inst          404                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::cpu2.data        65780                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::cpu3.inst          404                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::cpu3.data        65780                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::total       264734                       # number of overall MSHR misses (Count)
system.llccache.demandMshrMissLatency::cpu0.inst     33847000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::cpu0.data   6271036000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::cpu1.inst     34396000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::cpu1.data   6270005000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::cpu2.inst     34212000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::cpu2.data   6271003000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::cpu3.inst     34165000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::cpu3.data   6270821000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::total  25219485000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu0.inst     33847000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu0.data   6271036000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu1.inst     34396000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu1.data   6270005000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu2.inst     34212000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu2.data   6271003000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu3.inst     34165000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu3.data   6270821000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::total  25219485000                       # number of overall MSHR miss ticks (Tick)
system.llccache.demandMshrMissRate::cpu0.inst     0.964115                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::cpu0.data     0.999970                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::cpu1.inst     0.964115                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::cpu1.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::cpu2.inst     0.966507                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::cpu2.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::cpu3.inst     0.966507                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::cpu3.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::total     0.999773                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.overallMshrMissRate::cpu0.inst     0.964115                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::cpu0.data     0.999970                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::cpu1.inst     0.964115                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::cpu1.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::cpu2.inst     0.966507                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::cpu2.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::cpu3.inst     0.966507                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::cpu3.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::total     0.999773                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.demandAvgMshrMissLatency::cpu0.inst 83987.593052                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::cpu0.data 95333.475220                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::cpu1.inst 85349.875931                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::cpu1.data 95317.801763                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::cpu2.inst 84683.168317                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::cpu2.data 95332.973548                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::cpu3.inst 84566.831683                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::cpu3.data 95330.206750                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::total 95263.490900                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu0.inst 83987.593052                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu0.data 95333.475220                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu1.inst 85349.875931                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu1.data 95317.801763                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu2.inst 84683.168317                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu2.data 95332.973548                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu3.inst 84566.831683                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu3.data 95330.206750                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::total 95263.490900                       # average overall mshr miss latency ((Tick/Count))
system.llccache.replacements                   515930                       # number of replacements (Count)
system.llccache.dataExpansions                     44                       # number of data expansions (Count)
system.llccache.CleanEvict.mshrMisses::writebacks          128                       # number of CleanEvict MSHR misses (Count)
system.llccache.CleanEvict.mshrMisses::total          128                       # number of CleanEvict MSHR misses (Count)
system.llccache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llccache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llccache.ReadExReq.misses::cpu0.data        65655                       # number of ReadExReq misses (Count)
system.llccache.ReadExReq.misses::cpu1.data        65655                       # number of ReadExReq misses (Count)
system.llccache.ReadExReq.misses::cpu2.data        65655                       # number of ReadExReq misses (Count)
system.llccache.ReadExReq.misses::cpu3.data        65655                       # number of ReadExReq misses (Count)
system.llccache.ReadExReq.misses::total        262620                       # number of ReadExReq misses (Count)
system.llccache.ReadExReq.missLatency::cpu0.data   7573169000                       # number of ReadExReq miss ticks (Tick)
system.llccache.ReadExReq.missLatency::cpu1.data   7572010000                       # number of ReadExReq miss ticks (Tick)
system.llccache.ReadExReq.missLatency::cpu2.data   7573328000                       # number of ReadExReq miss ticks (Tick)
system.llccache.ReadExReq.missLatency::cpu3.data   7572874000                       # number of ReadExReq miss ticks (Tick)
system.llccache.ReadExReq.missLatency::total  30291381000                       # number of ReadExReq miss ticks (Tick)
system.llccache.ReadExReq.accesses::cpu0.data        65655                       # number of ReadExReq accesses(hits+misses) (Count)
system.llccache.ReadExReq.accesses::cpu1.data        65655                       # number of ReadExReq accesses(hits+misses) (Count)
system.llccache.ReadExReq.accesses::cpu2.data        65655                       # number of ReadExReq accesses(hits+misses) (Count)
system.llccache.ReadExReq.accesses::cpu3.data        65655                       # number of ReadExReq accesses(hits+misses) (Count)
system.llccache.ReadExReq.accesses::total       262620                       # number of ReadExReq accesses(hits+misses) (Count)
system.llccache.ReadExReq.missRate::cpu0.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.missRate::cpu1.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.missRate::cpu2.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.missRate::cpu3.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.avgMissLatency::cpu0.data 115347.939989                       # average ReadExReq miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMissLatency::cpu1.data 115330.287107                       # average ReadExReq miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMissLatency::cpu2.data 115350.361739                       # average ReadExReq miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMissLatency::cpu3.data 115343.446805                       # average ReadExReq miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMissLatency::total 115343.008910                       # average ReadExReq miss latency ((Tick/Count))
system.llccache.ReadExReq.mshrMisses::cpu0.data        65655                       # number of ReadExReq MSHR misses (Count)
system.llccache.ReadExReq.mshrMisses::cpu1.data        65655                       # number of ReadExReq MSHR misses (Count)
system.llccache.ReadExReq.mshrMisses::cpu2.data        65655                       # number of ReadExReq MSHR misses (Count)
system.llccache.ReadExReq.mshrMisses::cpu3.data        65655                       # number of ReadExReq MSHR misses (Count)
system.llccache.ReadExReq.mshrMisses::total       262620                       # number of ReadExReq MSHR misses (Count)
system.llccache.ReadExReq.mshrMissLatency::cpu0.data   6260069000                       # number of ReadExReq MSHR miss ticks (Tick)
system.llccache.ReadExReq.mshrMissLatency::cpu1.data   6258910000                       # number of ReadExReq MSHR miss ticks (Tick)
system.llccache.ReadExReq.mshrMissLatency::cpu2.data   6260228000                       # number of ReadExReq MSHR miss ticks (Tick)
system.llccache.ReadExReq.mshrMissLatency::cpu3.data   6259774000                       # number of ReadExReq MSHR miss ticks (Tick)
system.llccache.ReadExReq.mshrMissLatency::total  25038981000                       # number of ReadExReq MSHR miss ticks (Tick)
system.llccache.ReadExReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.mshrMissRate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.mshrMissRate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.mshrMissRate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.avgMshrMissLatency::cpu0.data 95347.939989                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMshrMissLatency::cpu1.data 95330.287107                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMshrMissLatency::cpu2.data 95350.361739                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMshrMissLatency::cpu3.data 95343.446805                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMshrMissLatency::total 95343.008910                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.hits::cpu0.inst           15                       # number of ReadSharedReq hits (Count)
system.llccache.ReadSharedReq.hits::cpu0.data            2                       # number of ReadSharedReq hits (Count)
system.llccache.ReadSharedReq.hits::cpu1.inst           15                       # number of ReadSharedReq hits (Count)
system.llccache.ReadSharedReq.hits::cpu2.inst           14                       # number of ReadSharedReq hits (Count)
system.llccache.ReadSharedReq.hits::cpu3.inst           14                       # number of ReadSharedReq hits (Count)
system.llccache.ReadSharedReq.hits::total           60                       # number of ReadSharedReq hits (Count)
system.llccache.ReadSharedReq.misses::cpu0.inst          403                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::cpu0.data          125                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::cpu1.inst          403                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::cpu1.data          125                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::cpu2.inst          404                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::cpu2.data          125                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::cpu3.inst          404                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::cpu3.data          125                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::total         2114                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.missLatency::cpu0.inst     41907000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::cpu0.data     13467000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::cpu1.inst     42456000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::cpu1.data     13595000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::cpu2.inst     42292000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::cpu2.data     13275000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::cpu3.inst     42245000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::cpu3.data     13547000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::total    222784000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.accesses::cpu0.inst          418                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::cpu0.data          127                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::cpu1.inst          418                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::cpu1.data          125                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::cpu2.inst          418                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::cpu2.data          125                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::cpu3.inst          418                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::cpu3.data          125                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::total         2174                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.missRate::cpu0.inst     0.964115                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::cpu0.data     0.984252                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::cpu1.inst     0.964115                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::cpu1.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::cpu2.inst     0.966507                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::cpu2.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::cpu3.inst     0.966507                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::cpu3.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::total     0.972401                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.avgMissLatency::cpu0.inst 103987.593052                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::cpu0.data       107736                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::cpu1.inst 105349.875931                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::cpu1.data       108760                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::cpu2.inst 104683.168317                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::cpu2.data       106200                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::cpu3.inst 104566.831683                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::cpu3.data       108376                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::total 105385.052034                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.mshrMisses::cpu0.inst          403                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::cpu0.data          125                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::cpu1.inst          403                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::cpu1.data          125                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::cpu2.inst          404                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::cpu2.data          125                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::cpu3.inst          404                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::cpu3.data          125                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::total         2114                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMissLatency::cpu0.inst     33847000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::cpu0.data     10967000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::cpu1.inst     34396000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::cpu1.data     11095000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::cpu2.inst     34212000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::cpu2.data     10775000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::cpu3.inst     34165000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::cpu3.data     11047000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::total    180504000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissRate::cpu0.inst     0.964115                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::cpu0.data     0.984252                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::cpu1.inst     0.964115                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::cpu1.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::cpu2.inst     0.966507                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::cpu2.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::cpu3.inst     0.966507                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::cpu3.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::total     0.972401                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu0.inst 83987.593052                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu0.data        87736                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu1.inst 85349.875931                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu1.data        88760                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu2.inst 84683.168317                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu2.data        86200                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu3.inst 84566.831683                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu3.data        88376                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::total 85385.052034                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.WritebackDirty.hits::writebacks       260394                       # number of WritebackDirty hits (Count)
system.llccache.WritebackDirty.hits::total       260394                       # number of WritebackDirty hits (Count)
system.llccache.WritebackDirty.accesses::writebacks       260394                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llccache.WritebackDirty.accesses::total       260394                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llccache.compressor.compressions        525128                       # Total number of compressions (Count)
system.llccache.compressor.failedCompressions         1994                       # Total number of failed compressions (Count)
system.llccache.compressor.compressionSize::0        17972                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressionSize::64            8                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressionSize::256       505154                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressionSize::512         1994                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressionSizeBits     87339768                       # Total compressed data size (Bit)
system.llccache.compressor.avgCompressionSizeBits   166.320912                       # Average compression size ((Bit/Count))
system.llccache.compressor.decompressions       259078                       # Total number of decompressions (Count)
system.llccache.compressor.ranks_0::0           19966                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_0::1          426489                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_0::2              20                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_0::3               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_0::4           69929                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_0::5               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_0::6            8716                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_0::7               8                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_1::0               8                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_1::1           17972                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_1::2               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_1::3               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_1::4               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_1::5               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_1::6          428483                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_1::7           78665                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_2::0           69949                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_2::1            2066                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_2::2           17972                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_2::3          435141                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_2::4               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_2::5               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_2::6               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_2::7               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_3::0            8716                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_3::1              20                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_3::2           69937                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_3::3               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_3::4           17972                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_3::5               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_3::6               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_3::7          428483                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_4::0               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_4::1               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_4::2               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_4::3               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_4::4               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_4::5          437199                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_4::6           69957                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_4::7           17972                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_5::0          426489                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_5::1           78581                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_5::2               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_5::3           20050                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_5::4               8                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_5::5               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_5::6               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_5::7               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_6::0               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_6::1               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_6::2          437199                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_6::3           69937                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_6::4              20                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_6::5           17972                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_6::6               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_6::7               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_7::0               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_7::1               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_7::2               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_7::3               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_7::4          437199                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_7::5           69957                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_7::6           17972                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.ranks_7::7               0                       # Number of times each compressor had the nth best compression (Count)
system.llccache.compressor.compressors0.compressions       525128                       # Total number of compressions (Count)
system.llccache.compressor.compressors0.failedCompressions       507156                       # Total number of failed compressions (Count)
system.llccache.compressor.compressors0.compressionSize::0        17972                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressors0.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressors0.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressors0.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressors0.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressors0.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressors0.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressors0.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressors0.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressors0.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressors0.compressionSize::512       507156                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressors0.compressionSizeBits    259663872                       # Total compressed data size (Bit)
system.llccache.compressor.compressors0.avgCompressionSizeBits   494.477293                       # Average compression size ((Bit/Count))
system.llccache.compressor.compressors0.decompressions            0                       # Total number of decompressions (Count)
system.llccache.compressor.compressors0.patterns::X      2163864                       # Number of data entries that match pattern X (Count)
system.llccache.compressor.compressors0.patterns::Z      2037160                       # Number of data entries that match pattern Z (Count)
system.llccache.compressor.compressors1.compressions       525128                       # Total number of compressions (Count)
system.llccache.compressor.compressors1.failedCompressions       507148                       # Total number of failed compressions (Count)
system.llccache.compressor.compressors1.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressors1.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressors1.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressors1.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressors1.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressors1.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressors1.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressors1.compressionSize::64        17980                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressors1.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressors1.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressors1.compressionSize::512       507148                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressors1.compressionSizeBits    260810496                       # Total compressed data size (Bit)
system.llccache.compressor.compressors1.avgCompressionSizeBits   496.660807                       # Average compression size ((Bit/Count))
system.llccache.compressor.compressors1.decompressions            0                       # Total number of decompressions (Count)
system.llccache.compressor.compressors1.patterns::X      4004065                       # Number of data entries that match pattern X (Count)
system.llccache.compressor.compressors1.patterns::M       196959                       # Number of data entries that match pattern M (Count)
system.llccache.compressor.compressors2.compressions       525128                       # Total number of compressions (Count)
system.llccache.compressor.compressors2.failedCompressions       437199                       # Total number of failed compressions (Count)
system.llccache.compressor.compressors2.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressors2.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressors2.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressors2.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressors2.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressors2.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressors2.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressors2.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressors2.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressors2.compressionSize::256        87929                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressors2.compressionSize::512       437199                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressors2.compressionSizeBits    235804232                       # Total compressed data size (Bit)
system.llccache.compressor.compressors2.avgCompressionSizeBits   449.041438                       # Average compression size ((Bit/Count))
system.llccache.compressor.compressors2.decompressions            0                       # Total number of decompressions (Count)
system.llccache.compressor.compressors2.patterns::X      2161400                       # Number of data entries that match pattern X (Count)
system.llccache.compressor.compressors2.patterns::M      2039624                       # Number of data entries that match pattern M (Count)
system.llccache.compressor.compressors3.compressions       525128                       # Total number of compressions (Count)
system.llccache.compressor.compressors3.failedCompressions       428483                       # Total number of failed compressions (Count)
system.llccache.compressor.compressors3.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressors3.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressors3.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressors3.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressors3.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressors3.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressors3.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressors3.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressors3.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressors3.compressionSize::256        96645                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressors3.compressionSize::512       428483                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressors3.compressionSizeBits    238712296                       # Total compressed data size (Bit)
system.llccache.compressor.compressors3.avgCompressionSizeBits   454.579257                       # Average compression size ((Bit/Count))
system.llccache.compressor.compressors3.decompressions            0                       # Total number of decompressions (Count)
system.llccache.compressor.compressors3.patterns::X      2095920                       # Number of data entries that match pattern X (Count)
system.llccache.compressor.compressors3.patterns::M      2105104                       # Number of data entries that match pattern M (Count)
system.llccache.compressor.compressors4.compressions       525128                       # Total number of compressions (Count)
system.llccache.compressor.compressors4.failedCompressions       402091                       # Total number of failed compressions (Count)
system.llccache.compressor.compressors4.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressors4.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressors4.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressors4.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressors4.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressors4.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressors4.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressors4.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressors4.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressors4.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressors4.compressionSize::512       525128                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressors4.compressionSizeBits    246226728                       # Total compressed data size (Bit)
system.llccache.compressor.compressors4.avgCompressionSizeBits   468.888972                       # Average compression size ((Bit/Count))
system.llccache.compressor.compressors4.decompressions            0                       # Total number of decompressions (Count)
system.llccache.compressor.compressors4.patterns::X      1898095                       # Number of data entries that match pattern X (Count)
system.llccache.compressor.compressors4.patterns::M      2302929                       # Number of data entries that match pattern M (Count)
system.llccache.compressor.compressors5.compressions       525128                       # Total number of compressions (Count)
system.llccache.compressor.compressors5.failedCompressions         2086                       # Total number of failed compressions (Count)
system.llccache.compressor.compressors5.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressors5.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressors5.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressors5.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressors5.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressors5.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressors5.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressors5.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressors5.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressors5.compressionSize::256       523042                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressors5.compressionSize::512         2086                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressors5.compressionSizeBits     93123424                       # Total compressed data size (Bit)
system.llccache.compressor.compressors5.avgCompressionSizeBits   177.334715                       # Average compression size ((Bit/Count))
system.llccache.compressor.compressors5.decompressions            0                       # Total number of decompressions (Count)
system.llccache.compressor.compressors5.patterns::X       530417                       # Number of data entries that match pattern X (Count)
system.llccache.compressor.compressors5.patterns::M      7871631                       # Number of data entries that match pattern M (Count)
system.llccache.compressor.compressors6.compressions       525128                       # Total number of compressions (Count)
system.llccache.compressor.compressors6.failedCompressions         1946                       # Total number of failed compressions (Count)
system.llccache.compressor.compressors6.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressors6.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressors6.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressors6.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressors6.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressors6.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressors6.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressors6.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressors6.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressors6.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressors6.compressionSize::512       525128                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressors6.compressionSizeBits    160043680                       # Total compressed data size (Bit)
system.llccache.compressor.compressors6.avgCompressionSizeBits   304.770799                       # Average compression size ((Bit/Count))
system.llccache.compressor.compressors6.decompressions            0                       # Total number of decompressions (Count)
system.llccache.compressor.compressors6.patterns::X       401981                       # Number of data entries that match pattern X (Count)
system.llccache.compressor.compressors6.patterns::M      8000067                       # Number of data entries that match pattern M (Count)
system.llccache.compressor.compressors7.compressions       525128                       # Total number of compressions (Count)
system.llccache.compressor.compressors7.failedCompressions         2086                       # Total number of failed compressions (Count)
system.llccache.compressor.compressors7.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.llccache.compressor.compressors7.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.llccache.compressor.compressors7.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.llccache.compressor.compressors7.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.llccache.compressor.compressors7.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.llccache.compressor.compressors7.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.llccache.compressor.compressors7.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.llccache.compressor.compressors7.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.llccache.compressor.compressors7.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.llccache.compressor.compressors7.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
system.llccache.compressor.compressors7.compressionSize::512       525128                       # Number of blocks that compressed to fit in 512 bits (Count)
system.llccache.compressor.compressors7.compressionSizeBits    160072800                       # Total compressed data size (Bit)
system.llccache.compressor.compressors7.avgCompressionSizeBits   304.826252                       # Average compression size ((Bit/Count))
system.llccache.compressor.compressors7.decompressions            0                       # Total number of decompressions (Count)
system.llccache.compressor.compressors7.patterns::X       538239                       # Number of data entries that match pattern X (Count)
system.llccache.compressor.compressors7.patterns::M     16265857                       # Number of data entries that match pattern M (Count)
system.llccache.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.llccache.tags.tagsInUse            2634.143971                       # Average ticks per tags in use ((Tick/Count))
system.llccache.tags.totalRefs                 525901                       # Total number of references to valid blocks. (Count)
system.llccache.tags.sampledRefs               519471                       # Sample count of references to valid blocks. (Count)
system.llccache.tags.avgRefs                 1.012378                       # Average number of references to valid blocks. ((Count/Count))
system.llccache.tags.warmupTick                 86000                       # The tick when the warmup percentage was hit. (Tick)
system.llccache.tags.occupancies::writebacks   598.612832                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.occupancies::cpu0.inst   253.870752                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.occupancies::cpu0.data   299.759991                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.occupancies::cpu1.inst   257.097197                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.occupancies::cpu1.data   292.152615                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.occupancies::cpu2.inst   252.773721                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.occupancies::cpu2.data   272.957907                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.occupancies::cpu3.inst   254.114733                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.occupancies::cpu3.data   289.052360                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.avgOccs::writebacks     0.073073                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::cpu0.inst      0.030990                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::cpu0.data      0.036592                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::cpu1.inst      0.031384                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::cpu1.data      0.035663                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::cpu2.inst      0.030856                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::cpu2.data      0.033320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::cpu3.inst      0.031020                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::cpu3.data      0.035285                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::total          0.338183                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.occupanciesTaskId::1024         3415                       # Occupied blocks per task id (Count)
system.llccache.tags.ageTaskId_1024::0            399                       # Occupied blocks per task id, per block age (Count)
system.llccache.tags.ageTaskId_1024::1            139                       # Occupied blocks per task id, per block age (Count)
system.llccache.tags.ageTaskId_1024::2            248                       # Occupied blocks per task id, per block age (Count)
system.llccache.tags.ageTaskId_1024::3           2629                       # Occupied blocks per task id, per block age (Count)
system.llccache.tags.ratioOccsTaskId::1024     0.416870                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.llccache.tags.tagAccesses              4727703                       # Number of tag accesses (Count)
system.llccache.tags.dataAccesses             8935935                       # Number of data accesses (Count)
system.llccache.tags.evictionsReplacement::0         3585                       # Number of replacements that caused the eviction of 0 blocks (Count)
system.llccache.tags.evictionsReplacement::1       515804                       # Number of replacements that caused the eviction of 1 blocks (Count)
system.llccache.tags.evictionsReplacement::2          126                       # Number of replacements that caused the eviction of 2 blocks (Count)
system.llccache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    259196.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.inst::samples       403.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.data::samples     65780.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu1.inst::samples       403.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu1.data::samples     65780.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu2.inst::samples       404.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu2.data::samples     65780.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu3.inst::samples       404.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu3.data::samples     65780.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000017848250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         15932                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         15932                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               631302                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              244562                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       264734                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      259196                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     264734                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    259196                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.79                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.75                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 264734                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                259196                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    85354                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    88029                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    67685                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                    23664                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1049                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    2022                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    3332                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    8916                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   14789                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   17722                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   19479                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   18725                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   17589                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   17452                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   17164                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   16906                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   16705                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   17021                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   17166                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   16916                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   16786                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   18974                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     229                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                     130                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                      78                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                      25                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        15932                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.615240                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.326768                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      21.190726                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127          15923     99.94%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255            7      0.04%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-2687            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          15932                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        15932                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.267512                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.252057                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.743218                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             13545     85.02%     85.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              1187      7.45%     92.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               712      4.47%     96.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               377      2.37%     99.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                57      0.36%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                36      0.23%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                14      0.09%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 4      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          15932                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 16942976                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              16588544                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1959202326.11519933                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               1918217554.67660069                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     8647756000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       16505.56                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu0.inst        25792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu0.data      4209920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu1.inst        25792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu1.data      4209920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu2.inst        25856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu2.data      4209920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu3.inst        25856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu3.data      4209920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     16587136                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu0.inst 2982459.893419150263                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu0.data 486814421.312932252884                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu1.inst 2982459.893419150263                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu1.data 486814421.312932252884                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu2.inst 2989860.538315971848                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu2.data 486814421.312932252884                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu3.inst 2989860.538315971848                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu3.data 486814421.312932252884                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 1918054740.488870620728                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu0.inst          403                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu0.data        65780                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu1.inst          403                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu1.data        65780                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu2.inst          404                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu2.data        65780                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu3.inst          404                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu3.data        65780                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       259196                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu0.inst     13124252                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu0.data   2869038899                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu1.inst     13668502                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu1.data   2867502182                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu2.inst     13442502                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu2.data   2869326654                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu3.inst     13402254                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu3.data   2869750702                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 226105326518                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu0.inst     32566.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu0.data     43615.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu1.inst     33916.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu1.data     43592.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu2.inst     33273.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu2.data     43620.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu3.inst     33173.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu3.data     43626.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks    872333.39                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu0.inst        25792                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu0.data      4209920                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu1.inst        25792                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu1.data      4209920                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu2.inst        25856                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu2.data      4209920                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu3.inst        25856                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu3.data      4209920                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        16942976                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu0.inst        25792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu1.inst        25792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu2.inst        25856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu3.inst        25856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       103296                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     16588544                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     16588544                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu0.inst          403                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu0.data        65780                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu1.inst          403                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu1.data        65780                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu2.inst          404                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu2.data        65780                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu3.inst          404                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu3.data        65780                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           264734                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       259196                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          259196                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu0.inst        2982460                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu0.data      486814421                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu1.inst        2982460                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu1.data      486814421                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu2.inst        2989861                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu2.data      486814421                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu3.inst        2989861                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu3.data      486814421                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1959202326                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu0.inst      2982460                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu1.inst      2982460                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu2.inst      2989861                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu3.inst      2989861                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       11944641                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks   1918217555                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total        1918217555                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks   1918217555                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.inst       2982460                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.data     486814421                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu1.inst       2982460                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu1.data     486814421                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu2.inst       2989861                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu2.data     486814421                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu3.inst       2989861                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu3.data     486814421                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        3877419881                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                264734                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               259174                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         16534                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         16564                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         16540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         16647                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         16503                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         16568                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         16488                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         16525                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         16559                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         16519                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        16570                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        16521                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        16578                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        16480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        16594                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        16544                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         16221                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         16234                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         16208                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         16208                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         16166                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         16189                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         16198                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         16176                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         16169                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         16160                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        16204                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        16197                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        16223                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        16194                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        16204                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        16223                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               6565493447                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1323670000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         11529255947                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 24800.34                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            43550.34                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               185880                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              187216                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             70.21                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            72.24                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       150798                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   222.321463                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   207.654556                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    64.379313                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        13249      8.79%      8.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        25893     17.17%     25.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       111553     73.98%     99.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           36      0.02%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           15      0.01%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           11      0.01%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            9      0.01%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            7      0.00%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           25      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       150798                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               16942976                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten            16587136                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              1959.202326                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW              1918.054740                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    30.29                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                15.31                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite               14.98                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                71.21                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        539269920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        286602195                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       945114660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      676512000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 682250400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   3928906830                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     12238560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     7070894565                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    817.643434                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE      1314989                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    288600000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   8357980011                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        537527760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        285676215                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       945086100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      676376280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 682250400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   3929044200                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     12122880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     7068083835                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    817.318415                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE      1046986                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    288600000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   8358248014                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2114                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        259196                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               478                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             262620                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            262620                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2114                       # Transaction distribution (Count)
system.membus.pktCount_system.llccache.mem_side_port::system.mem_ctrl.port       789142                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llccache.mem_side_port::total       789142                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  789142                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.llccache.mem_side_port::system.mem_ctrl.port     33531520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llccache.mem_side_port::total     33531520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 33531520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             264734                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   264734    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               264734                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8647895000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer8.occupancy          1753830169                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         1415807233                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         524408                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       259674                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
