#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000229f331b450 .scope module, "reg_file_tb" "reg_file_tb" 2 5;
 .timescale 0 0;
v00000229f32b1840_0 .var "CLK", 0 0;
v00000229f32b1700_0 .var "READREG1", 2 0;
v00000229f32b18e0_0 .var "READREG2", 2 0;
v00000229f32b0e40_0 .net "REGOUT1", 7 0, L_00000229f325c1d0;  1 drivers
v00000229f32b0f80_0 .net "REGOUT2", 7 0, L_00000229f325bf30;  1 drivers
v00000229f32b1980_0 .var "RESET", 0 0;
v00000229f32b1020_0 .var "WRITEDATA", 7 0;
v00000229f32b17a0_0 .var "WRITEENABLE", 0 0;
v00000229f32b1660_0 .var "WRITEREG", 2 0;
S_00000229f331e8a0 .scope module, "myregfile" "reg_file" 2 12, 3 10 0, S_00000229f331b450;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000229f325c1d0/d .functor BUFZ 8, L_00000229f32b12a0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000229f325c1d0 .delay 8 (2,2,2) L_00000229f325c1d0/d;
L_00000229f325bf30/d .functor BUFZ 8, L_00000229f32b1160, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000229f325bf30 .delay 8 (2,2,2) L_00000229f325bf30/d;
v00000229f331ead0_0 .net "CLK", 0 0, v00000229f32b1840_0;  1 drivers
v00000229f3222bf0_0 .net "IN", 7 0, v00000229f32b1020_0;  1 drivers
v00000229f331eb70_0 .net "INADDRESS", 2 0, v00000229f32b1660_0;  1 drivers
v00000229f331ec10_0 .net "OUT1", 7 0, L_00000229f325c1d0;  alias, 1 drivers
v00000229f331bcb0_0 .net "OUT1ADDRESS", 2 0, v00000229f32b1700_0;  1 drivers
v00000229f331bd50_0 .net "OUT2", 7 0, L_00000229f325bf30;  alias, 1 drivers
v00000229f32b0850_0 .net "OUT2ADDRESS", 2 0, v00000229f32b18e0_0;  1 drivers
v00000229f32b08f0 .array "REGISTER", 7 0, 7 0;
v00000229f32b0990_0 .net "RESET", 0 0, v00000229f32b1980_0;  1 drivers
v00000229f32b0a30_0 .net "WRITE", 0 0, v00000229f32b17a0_0;  1 drivers
v00000229f32b15c0_0 .net *"_ivl_0", 7 0, L_00000229f32b12a0;  1 drivers
v00000229f32b0ee0_0 .net *"_ivl_10", 4 0, L_00000229f32b1a20;  1 drivers
L_00000229f32b1f30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000229f32b0b20_0 .net *"_ivl_13", 1 0, L_00000229f32b1f30;  1 drivers
v00000229f32b1480_0 .net *"_ivl_2", 4 0, L_00000229f32b10c0;  1 drivers
L_00000229f32b1ee8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000229f32b0da0_0 .net *"_ivl_5", 1 0, L_00000229f32b1ee8;  1 drivers
v00000229f32b0bc0_0 .net *"_ivl_8", 7 0, L_00000229f32b1160;  1 drivers
v00000229f32b0c60_0 .var/i "i", 31 0;
E_00000229f3245460 .event posedge, v00000229f331ead0_0;
L_00000229f32b12a0 .array/port v00000229f32b08f0, L_00000229f32b10c0;
L_00000229f32b10c0 .concat [ 3 2 0 0], v00000229f32b1700_0, L_00000229f32b1ee8;
L_00000229f32b1160 .array/port v00000229f32b08f0, L_00000229f32b1a20;
L_00000229f32b1a20 .concat [ 3 2 0 0], v00000229f32b18e0_0, L_00000229f32b1f30;
    .scope S_00000229f331e8a0;
T_0 ;
    %wait E_00000229f3245460;
    %load/vec4 v00000229f32b0990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000229f32b0c60_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000229f32b0c60_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000229f32b0c60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000229f32b08f0, 0, 4;
    %load/vec4 v00000229f32b0c60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000229f32b0c60_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000229f32b0a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %delay 1, 0;
    %load/vec4 v00000229f3222bf0_0;
    %load/vec4 v00000229f331eb70_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000229f32b08f0, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000229f331b450;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229f32b1840_0, 0, 1;
    %vpi_call 2 19 "$dumpfile", "reg_file_wavedata.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000229f331b450 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229f32b1980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229f32b17a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229f32b1980_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000229f32b1700_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000229f32b18e0_0, 0, 3;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229f32b1980_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000229f32b1660_0, 0, 3;
    %pushi/vec4 95, 0, 8;
    %store/vec4 v00000229f32b1020_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229f32b17a0_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229f32b17a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000229f32b1700_0, 0, 3;
    %delay 7, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000229f32b1660_0, 0, 3;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v00000229f32b1020_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229f32b17a0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000229f32b1700_0, 0, 3;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229f32b17a0_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000229f32b1660_0, 0, 3;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v00000229f32b1020_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229f32b17a0_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v00000229f32b1020_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229f32b17a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229f32b17a0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000229f32b1660_0, 0, 3;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v00000229f32b1020_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229f32b17a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229f32b17a0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000229f331b450;
T_2 ;
    %delay 4, 0;
    %load/vec4 v00000229f32b1840_0;
    %inv;
    %store/vec4 v00000229f32b1840_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\reg_file_tb.v";
    ".\reg_file.v";
