$date
	Tue Oct 18 07:30:58 2016
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module testMem_TB $end
$scope module inst1 $end
$var wire 3 ! addr [2:0] $end
$var wire 8 " data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10101010 "
b0 !
$end
#10000
b1 !
b10111011 "
#20000
b10 !
b11001100 "
#30000
b11 !
b11011101 "
#40000
b100 !
b11101110 "
#50000
b101 !
b11111111 "
#1000000000
