// Seed: 2354453447
module module_0;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output uwire id_2,
    output wire id_3,
    input wor id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    input wor id_8,
    input wor id_9,
    input tri id_10,
    input uwire id_11,
    input uwire id_12,
    input uwire id_13,
    input supply0 id_14,
    input tri id_15,
    input tri id_16,
    input supply1 id_17,
    input supply1 id_18,
    input supply0 id_19,
    input supply1 id_20,
    output tri id_21,
    output wor id_22,
    input tri1 id_23
    , id_30,
    output tri id_24
    , id_31,
    input wand id_25,
    input supply1 id_26,
    output wand id_27,
    input wire id_28
);
  if (id_9) assign id_21 = 1;
  wire id_32;
  xor (
      id_2,
      id_20,
      id_23,
      id_25,
      id_26,
      id_28,
      id_30,
      id_31,
      id_32,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9);
  module_0();
endmodule
