// Seed: 3797629378
module module_0 #(
    parameter id_1 = 32'd53
);
  wire _id_1;
  ;
  wire [-1 : id_1] id_2;
  assign id_2 = id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd55,
    parameter id_2 = 32'd90
) (
    _id_1,
    _id_2,
    id_3
);
  inout wire id_3;
  inout wire _id_2;
  output wire _id_1;
  logic [~  id_1 : id_2] id_4;
  ;
  task automatic id_5;
    id_5 = id_2;
    integer [-1 'd0 : 1 'b0] id_6;
    begin : LABEL_0
      id_5 <= 1;
      id_6 = 1;
    end
  endtask
  wire [1 'h0 : id_2] id_7;
  logic id_8, id_9;
  module_0 modCall_1 ();
endmodule
