

================================================================
== Vivado HLS Report for 'n2G'
================================================================
* Date:           Wed Aug 12 00:40:07 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        galapagos_bridge
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.32|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|  515|    4|  515|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+---------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- write_n2G_loop  |    2|  513|         2|          1|          1| 1 ~ 512 |    yes   |
        +------------------+-----+-----+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (tmp_1) | (!tmp_1 & tmp_last_V)
	2  / (!tmp_1 & !tmp_last_V)
4 --> 

* FSM state operations: 

 <State 1> : 0.83ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i73* %input_V, [1 x i8]* @p_str1, [11 x i8]* @p_str5, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [23 x i8]* @p_str9)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i89* %output_V, [1 x i8]* @p_str1, [11 x i8]* @p_str5, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [23 x i8]* @p_str8)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i73* %input_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str103, i32 0, i32 0, [1 x i8]* @p_str104, [1 x i8]* @p_str105, [1 x i8]* @p_str106, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str107, [1 x i8]* @p_str108)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i89* %output_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str109, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str111, [1 x i8]* @p_str112, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str113, [1 x i8]* @p_str114)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = call i73 @_ssdm_op_Read.ap_fifo.volatile.i73P(i73* %input_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_id_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp, i32 16, i32 23)" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:134]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_dest_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp, i32 24, i32 31)" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:135]
ST_1 : Operation 12 [1/1] (0.83ns)   --->   "br label %0" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:141]

 <State 2> : 1.32ns
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %codeRepl ], [ %i_1, %2 ]"
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %i, i32 9)" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:141]
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 512, i64 256)"
ST_2 : Operation 16 [1/1] (1.31ns)   --->   "%i_1 = add i10 %i, 1" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:141]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.loopexit, label %1" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:141]
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_116 = call i73 @_ssdm_op_Read.ap_fifo.volatile.i73P(i73* %input_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_data_V = trunc i73 %tmp_116 to i64" [/home/user/galapagos/middleware/hls/galapagos_bridge/include/galapagos_bridge.hpp:47->/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:143]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_keep_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %tmp_116, i32 64, i32 71)" [/home/user/galapagos/middleware/hls/galapagos_bridge/include/galapagos_bridge.hpp:47->/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:143]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_last_V = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %tmp_116, i32 72)" [/home/user/galapagos/middleware/hls/galapagos_bridge/include/galapagos_bridge.hpp:47->/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:143]

 <State 3> : 0.00ns
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:141]
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3)" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:141]
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:142]
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2 = call i89 @_ssdm_op_BitConcatenate.i89.i8.i8.i1.i8.i64(i8 %tmp_keep_V, i8 %tmp_id_V, i1 %tmp_last_V, i8 %tmp_dest_V, i64 %tmp_data_V)" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:151]
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i89P(i89* %output_V, i89 %tmp_2)" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:151]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V, label %.loopexit, label %2" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:152]
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp_3)" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:156]
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br label %0" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:141]

 <State 4> : 0.00ns
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [/home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:158]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.835ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', /home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:141) [12]  (0.835 ns)

 <State 2>: 1.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:141) [12]  (0 ns)
	'add' operation ('i', /home/user/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:141) [15]  (1.32 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
