
WHEEL_BALACING_CAR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001115c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000658  080112f0  080112f0  000122f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011948  08011948  00013374  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011948  08011948  00012948  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011950  08011950  00013374  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011950  08011950  00012950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011954  08011954  00012954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000374  20000000  08011958  00013000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00013374  2**0
                  CONTENTS
 10 .bss          0000207c  20000378  20000378  00013378  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  200023f4  200023f4  00013378  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00013374  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c52b  00000000  00000000  000133a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004201  00000000  00000000  0002f8cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001868  00000000  00000000  00033ad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012f0  00000000  00000000  00035338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025f3d  00000000  00000000  00036628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f727  00000000  00000000  0005c565  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d4a97  00000000  00000000  0007bc8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00150723  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007cac  00000000  00000000  00150768  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006d  00000000  00000000  00158414  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000378 	.word	0x20000378
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080112d4 	.word	0x080112d4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000037c 	.word	0x2000037c
 80001cc:	080112d4 	.word	0x080112d4

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9be 	b.w	800103c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	4688      	mov	r8, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d962      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 f806 	lsl.w	r8, r1, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	40b7      	lsls	r7, r6
 8000d6e:	ea43 0808 	orr.w	r8, r3, r8
 8000d72:	40b4      	lsls	r4, r6
 8000d74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d98:	f080 80ea 	bcs.w	8000f70 <__udivmoddi4+0x22c>
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f240 80e7 	bls.w	8000f70 <__udivmoddi4+0x22c>
 8000da2:	3902      	subs	r1, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	1a9a      	subs	r2, r3, r2
 8000da8:	b2a3      	uxth	r3, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000db6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dba:	459c      	cmp	ip, r3
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc4:	f080 80d6 	bcs.w	8000f74 <__udivmoddi4+0x230>
 8000dc8:	459c      	cmp	ip, r3
 8000dca:	f240 80d3 	bls.w	8000f74 <__udivmoddi4+0x230>
 8000dce:	443b      	add	r3, r7
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba3 030c 	sub.w	r3, r3, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f3      	lsrs	r3, r6
 8000de0:	2200      	movs	r2, #0
 8000de2:	e9c5 3200 	strd	r3, r2, [r5]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d146      	bne.n	8000e90 <__udivmoddi4+0x14c>
 8000e02:	4573      	cmp	r3, lr
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xc8>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 8105 	bhi.w	8001016 <__udivmoddi4+0x2d2>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	4690      	mov	r8, r2
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e5      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e1e:	e7e2      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	f000 8090 	beq.w	8000f46 <__udivmoddi4+0x202>
 8000e26:	fab2 f682 	clz	r6, r2
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	f040 80a4 	bne.w	8000f78 <__udivmoddi4+0x234>
 8000e30:	1a8a      	subs	r2, r1, r2
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x11e>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x11c>
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	f200 80e0 	bhi.w	8001020 <__udivmoddi4+0x2dc>
 8000e60:	46c4      	mov	ip, r8
 8000e62:	1a9b      	subs	r3, r3, r2
 8000e64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e70:	fb02 f404 	mul.w	r4, r2, r4
 8000e74:	429c      	cmp	r4, r3
 8000e76:	d907      	bls.n	8000e88 <__udivmoddi4+0x144>
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x142>
 8000e80:	429c      	cmp	r4, r3
 8000e82:	f200 80ca 	bhi.w	800101a <__udivmoddi4+0x2d6>
 8000e86:	4602      	mov	r2, r0
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e8e:	e7a5      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e90:	f1c1 0620 	rsb	r6, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ea8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	fa1f fc87 	uxth.w	ip, r7
 8000eb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	fa02 f201 	lsl.w	r2, r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__udivmoddi4+0x1a0>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ed6:	f080 809c 	bcs.w	8001012 <__udivmoddi4+0x2ce>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	f240 8099 	bls.w	8001012 <__udivmoddi4+0x2ce>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	443c      	add	r4, r7
 8000ee4:	eba4 040e 	sub.w	r4, r4, lr
 8000ee8:	fa1f fe83 	uxth.w	lr, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ef8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000efc:	45a4      	cmp	ip, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1ce>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f06:	f080 8082 	bcs.w	800100e <__udivmoddi4+0x2ca>
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d97f      	bls.n	800100e <__udivmoddi4+0x2ca>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f16:	eba4 040c 	sub.w	r4, r4, ip
 8000f1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f1e:	4564      	cmp	r4, ip
 8000f20:	4673      	mov	r3, lr
 8000f22:	46e1      	mov	r9, ip
 8000f24:	d362      	bcc.n	8000fec <__udivmoddi4+0x2a8>
 8000f26:	d05f      	beq.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x1fe>
 8000f2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f32:	fa04 f606 	lsl.w	r6, r4, r6
 8000f36:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3a:	431e      	orrs	r6, r3
 8000f3c:	40cc      	lsrs	r4, r1
 8000f3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f42:	2100      	movs	r1, #0
 8000f44:	e74f      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4a:	0c01      	lsrs	r1, r0, #16
 8000f4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f50:	b280      	uxth	r0, r0
 8000f52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f56:	463b      	mov	r3, r7
 8000f58:	4638      	mov	r0, r7
 8000f5a:	463c      	mov	r4, r7
 8000f5c:	46b8      	mov	r8, r7
 8000f5e:	46be      	mov	lr, r7
 8000f60:	2620      	movs	r6, #32
 8000f62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f66:	eba2 0208 	sub.w	r2, r2, r8
 8000f6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f6e:	e766      	b.n	8000e3e <__udivmoddi4+0xfa>
 8000f70:	4601      	mov	r1, r0
 8000f72:	e718      	b.n	8000da6 <__udivmoddi4+0x62>
 8000f74:	4610      	mov	r0, r2
 8000f76:	e72c      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8000f78:	f1c6 0220 	rsb	r2, r6, #32
 8000f7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f80:	40b7      	lsls	r7, r6
 8000f82:	40b1      	lsls	r1, r6
 8000f84:	fa20 f202 	lsr.w	r2, r0, r2
 8000f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f92:	b2bc      	uxth	r4, r7
 8000f94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb08 f904 	mul.w	r9, r8, r4
 8000fa2:	40b0      	lsls	r0, r6
 8000fa4:	4589      	cmp	r9, r1
 8000fa6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	d93e      	bls.n	800102c <__udivmoddi4+0x2e8>
 8000fae:	1879      	adds	r1, r7, r1
 8000fb0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fb4:	d201      	bcs.n	8000fba <__udivmoddi4+0x276>
 8000fb6:	4589      	cmp	r9, r1
 8000fb8:	d81f      	bhi.n	8000ffa <__udivmoddi4+0x2b6>
 8000fba:	eba1 0109 	sub.w	r1, r1, r9
 8000fbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc2:	fb09 f804 	mul.w	r8, r9, r4
 8000fc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd0:	4542      	cmp	r2, r8
 8000fd2:	d229      	bcs.n	8001028 <__udivmoddi4+0x2e4>
 8000fd4:	18ba      	adds	r2, r7, r2
 8000fd6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fda:	d2c4      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fdc:	4542      	cmp	r2, r8
 8000fde:	d2c2      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fe0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe4:	443a      	add	r2, r7
 8000fe6:	e7be      	b.n	8000f66 <__udivmoddi4+0x222>
 8000fe8:	45f0      	cmp	r8, lr
 8000fea:	d29d      	bcs.n	8000f28 <__udivmoddi4+0x1e4>
 8000fec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	46e1      	mov	r9, ip
 8000ff8:	e796      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8000ffa:	eba7 0909 	sub.w	r9, r7, r9
 8000ffe:	4449      	add	r1, r9
 8001000:	f1a8 0c02 	sub.w	ip, r8, #2
 8001004:	fbb1 f9fe 	udiv	r9, r1, lr
 8001008:	fb09 f804 	mul.w	r8, r9, r4
 800100c:	e7db      	b.n	8000fc6 <__udivmoddi4+0x282>
 800100e:	4673      	mov	r3, lr
 8001010:	e77f      	b.n	8000f12 <__udivmoddi4+0x1ce>
 8001012:	4650      	mov	r0, sl
 8001014:	e766      	b.n	8000ee4 <__udivmoddi4+0x1a0>
 8001016:	4608      	mov	r0, r1
 8001018:	e6fd      	b.n	8000e16 <__udivmoddi4+0xd2>
 800101a:	443b      	add	r3, r7
 800101c:	3a02      	subs	r2, #2
 800101e:	e733      	b.n	8000e88 <__udivmoddi4+0x144>
 8001020:	f1ac 0c02 	sub.w	ip, ip, #2
 8001024:	443b      	add	r3, r7
 8001026:	e71c      	b.n	8000e62 <__udivmoddi4+0x11e>
 8001028:	4649      	mov	r1, r9
 800102a:	e79c      	b.n	8000f66 <__udivmoddi4+0x222>
 800102c:	eba1 0109 	sub.w	r1, r1, r9
 8001030:	46c4      	mov	ip, r8
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	e7c4      	b.n	8000fc6 <__udivmoddi4+0x282>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <_write>:
/* USER CODE BEGIN PFP */
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	60b9      	str	r1, [r7, #8]
 800104a:	607a      	str	r2, [r7, #4]
	while(CDC_Transmit_FS((uint8_t*) ptr, len) == USBD_BUSY);
 800104c:	bf00      	nop
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	b29b      	uxth	r3, r3
 8001052:	4619      	mov	r1, r3
 8001054:	68b8      	ldr	r0, [r7, #8]
 8001056:	f00b f927 	bl	800c2a8 <CDC_Transmit_FS>
 800105a:	4603      	mov	r3, r0
 800105c:	2b01      	cmp	r3, #1
 800105e:	d0f6      	beq.n	800104e <_write+0xe>
    return len;
 8001060:	687b      	ldr	r3, [r7, #4]
//    HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY);
//    return len;
}
 8001062:	4618      	mov	r0, r3
 8001064:	3710      	adds	r7, #16
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
	...

0800106c <USB_CDC_RxHandler>:

void USB_CDC_RxHandler(uint8_t* Buf, uint32_t Len)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
 8001074:	6039      	str	r1, [r7, #0]
	memcpy(sbBuffer, Buf, Len);
 8001076:	683a      	ldr	r2, [r7, #0]
 8001078:	6879      	ldr	r1, [r7, #4]
 800107a:	480b      	ldr	r0, [pc, #44]	@ (80010a8 <USB_CDC_RxHandler+0x3c>)
 800107c:	f00d fb35 	bl	800e6ea <memcpy>
	sbBuffer[Len] = '\0';
 8001080:	4a09      	ldr	r2, [pc, #36]	@ (80010a8 <USB_CDC_RxHandler+0x3c>)
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	4413      	add	r3, r2
 8001086:	2200      	movs	r2, #0
 8001088:	701a      	strb	r2, [r3, #0]
	sbBufferLen = Len;
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	b2da      	uxtb	r2, r3
 800108e:	4b07      	ldr	r3, [pc, #28]	@ (80010ac <USB_CDC_RxHandler+0x40>)
 8001090:	701a      	strb	r2, [r3, #0]
	CDC_Transmit_FS(space, sizeof(space));
 8001092:	2103      	movs	r1, #3
 8001094:	4806      	ldr	r0, [pc, #24]	@ (80010b0 <USB_CDC_RxHandler+0x44>)
 8001096:	f00b f907 	bl	800c2a8 <CDC_Transmit_FS>

	USB_ReceiveFlag = 1;
 800109a:	4b06      	ldr	r3, [pc, #24]	@ (80010b4 <USB_CDC_RxHandler+0x48>)
 800109c:	2201      	movs	r2, #1
 800109e:	701a      	strb	r2, [r3, #0]
}
 80010a0:	bf00      	nop
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	20000654 	.word	0x20000654
 80010ac:	20000014 	.word	0x20000014
 80010b0:	20000018 	.word	0x20000018
 80010b4:	20000686 	.word	0x20000686

080010b8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM4)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a09      	ldr	r2, [pc, #36]	@ (80010ec <HAL_TIM_PeriodElapsedCallback+0x34>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d102      	bne.n	80010d0 <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		Delay5msFlag = 1;
 80010ca:	4b09      	ldr	r3, [pc, #36]	@ (80010f0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80010cc:	2201      	movs	r2, #1
 80010ce:	701a      	strb	r2, [r3, #0]
	}
	if (htim->Instance == TIM5)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4a07      	ldr	r2, [pc, #28]	@ (80010f4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d102      	bne.n	80010e0 <HAL_TIM_PeriodElapsedCallback+0x28>
	{
		Delay40msFlag = 1;
 80010da:	4b07      	ldr	r3, [pc, #28]	@ (80010f8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80010dc:	2201      	movs	r2, #1
 80010de:	701a      	strb	r2, [r3, #0]
	}
}
 80010e0:	bf00      	nop
 80010e2:	370c      	adds	r7, #12
 80010e4:	46bd      	mov	sp, r7
 80010e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ea:	4770      	bx	lr
 80010ec:	40000800 	.word	0x40000800
 80010f0:	20000650 	.word	0x20000650
 80010f4:	40000c00 	.word	0x40000c00
 80010f8:	20000651 	.word	0x20000651

080010fc <HAL_UART_RxCpltCallback>:
//    int len = sprintf(buf, "%f\r\n", data);  // chui c newline cho Serial Plotter
//    HAL_UART_Transmit(&huart2, (uint8_t*)buf, len, HAL_MAX_DELAY);
//}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  if (huart->Instance == USART2)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a13      	ldr	r2, [pc, #76]	@ (8001158 <HAL_UART_RxCpltCallback+0x5c>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d120      	bne.n	8001150 <HAL_UART_RxCpltCallback+0x54>
  {
	  if (RxData != 13)
 800110e:	4b13      	ldr	r3, [pc, #76]	@ (800115c <HAL_UART_RxCpltCallback+0x60>)
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	2b0d      	cmp	r3, #13
 8001114:	d00b      	beq.n	800112e <HAL_UART_RxCpltCallback+0x32>
	  {
		  RxBuff[RxIndex++] = RxData;
 8001116:	4b12      	ldr	r3, [pc, #72]	@ (8001160 <HAL_UART_RxCpltCallback+0x64>)
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	1c5a      	adds	r2, r3, #1
 800111c:	b2d1      	uxtb	r1, r2
 800111e:	4a10      	ldr	r2, [pc, #64]	@ (8001160 <HAL_UART_RxCpltCallback+0x64>)
 8001120:	7011      	strb	r1, [r2, #0]
 8001122:	461a      	mov	r2, r3
 8001124:	4b0d      	ldr	r3, [pc, #52]	@ (800115c <HAL_UART_RxCpltCallback+0x60>)
 8001126:	7819      	ldrb	r1, [r3, #0]
 8001128:	4b0e      	ldr	r3, [pc, #56]	@ (8001164 <HAL_UART_RxCpltCallback+0x68>)
 800112a:	5499      	strb	r1, [r3, r2]
 800112c:	e00b      	b.n	8001146 <HAL_UART_RxCpltCallback+0x4a>
	  }
	  else
	  {
		  RxBuff[RxIndex] = '\0';
 800112e:	4b0c      	ldr	r3, [pc, #48]	@ (8001160 <HAL_UART_RxCpltCallback+0x64>)
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	461a      	mov	r2, r3
 8001134:	4b0b      	ldr	r3, [pc, #44]	@ (8001164 <HAL_UART_RxCpltCallback+0x68>)
 8001136:	2100      	movs	r1, #0
 8001138:	5499      	strb	r1, [r3, r2]
		  RxIndex = 0;
 800113a:	4b09      	ldr	r3, [pc, #36]	@ (8001160 <HAL_UART_RxCpltCallback+0x64>)
 800113c:	2200      	movs	r2, #0
 800113e:	701a      	strb	r2, [r3, #0]
		  RxFlag = 1;
 8001140:	4b09      	ldr	r3, [pc, #36]	@ (8001168 <HAL_UART_RxCpltCallback+0x6c>)
 8001142:	2201      	movs	r2, #1
 8001144:	701a      	strb	r2, [r3, #0]
	  }
	  HAL_UART_Receive_IT(&huart2, &RxData, 1);
 8001146:	2201      	movs	r2, #1
 8001148:	4904      	ldr	r1, [pc, #16]	@ (800115c <HAL_UART_RxCpltCallback+0x60>)
 800114a:	4808      	ldr	r0, [pc, #32]	@ (800116c <HAL_UART_RxCpltCallback+0x70>)
 800114c:	f006 fd6a 	bl	8007c24 <HAL_UART_Receive_IT>
  }
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8001150:	bf00      	nop
 8001152:	3708      	adds	r7, #8
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	40004400 	.word	0x40004400
 800115c:	2000069c 	.word	0x2000069c
 8001160:	2000069d 	.word	0x2000069d
 8001164:	20000688 	.word	0x20000688
 8001168:	2000069e 	.word	0x2000069e
 800116c:	20000550 	.word	0x20000550

08001170 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001170:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001174:	ed2d 8b02 	vpush	{d8}
 8001178:	b088      	sub	sp, #32
 800117a:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800117c:	f001 ff10 	bl	8002fa0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001180:	f000 f988 	bl	8001494 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001184:	f000 fc4e 	bl	8001a24 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8001188:	f00a ffc2 	bl	800c110 <MX_USB_DEVICE_Init>
  MX_I2C1_Init();
 800118c:	f000 f9ec 	bl	8001568 <MX_I2C1_Init>
  MX_TIM1_Init();
 8001190:	f000 fa18 	bl	80015c4 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001194:	f000 fab6 	bl	8001704 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001198:	f000 fb2a 	bl	80017f0 <MX_TIM3_Init>
  MX_TIM5_Init();
 800119c:	f000 fbca 	bl	8001934 <MX_TIM5_Init>
  MX_TIM4_Init();
 80011a0:	f000 fb7a 	bl	8001898 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 80011a4:	f000 fc14 	bl	80019d0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80011a8:	2100      	movs	r1, #0
 80011aa:	4895      	ldr	r0, [pc, #596]	@ (8001400 <main+0x290>)
 80011ac:	f005 fc54 	bl	8006a58 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80011b0:	2100      	movs	r1, #0
 80011b2:	4894      	ldr	r0, [pc, #592]	@ (8001404 <main+0x294>)
 80011b4:	f005 fc50 	bl	8006a58 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80011b8:	213c      	movs	r1, #60	@ 0x3c
 80011ba:	4893      	ldr	r0, [pc, #588]	@ (8001408 <main+0x298>)
 80011bc:	f005 fdba 	bl	8006d34 <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start_IT(&htim5);
 80011c0:	4892      	ldr	r0, [pc, #584]	@ (800140c <main+0x29c>)
 80011c2:	f005 fb7f 	bl	80068c4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 80011c6:	4892      	ldr	r0, [pc, #584]	@ (8001410 <main+0x2a0>)
 80011c8:	f005 fb7c 	bl	80068c4 <HAL_TIM_Base_Start_IT>
//  HAL_UART_Receive_IT(&huart1, &rxByte, 1);

  mpu6050_init(&MPU6050, &Angle);
 80011cc:	4991      	ldr	r1, [pc, #580]	@ (8001414 <main+0x2a4>)
 80011ce:	4892      	ldr	r0, [pc, #584]	@ (8001418 <main+0x2a8>)
 80011d0:	f000 fdee 	bl	8001db0 <mpu6050_init>
  PID_Init(&PID_Angle, &Angle, &Angle_Output, &Angle_Setpoint, Angle_kp, Angle_ki, Angle_kd, 5);
 80011d4:	4b91      	ldr	r3, [pc, #580]	@ (800141c <main+0x2ac>)
 80011d6:	edd3 7a00 	vldr	s15, [r3]
 80011da:	4b91      	ldr	r3, [pc, #580]	@ (8001420 <main+0x2b0>)
 80011dc:	ed93 7a00 	vldr	s14, [r3]
 80011e0:	4b90      	ldr	r3, [pc, #576]	@ (8001424 <main+0x2b4>)
 80011e2:	edd3 6a00 	vldr	s13, [r3]
 80011e6:	2305      	movs	r3, #5
 80011e8:	9300      	str	r3, [sp, #0]
 80011ea:	eeb0 1a66 	vmov.f32	s2, s13
 80011ee:	eef0 0a47 	vmov.f32	s1, s14
 80011f2:	eeb0 0a67 	vmov.f32	s0, s15
 80011f6:	4b8c      	ldr	r3, [pc, #560]	@ (8001428 <main+0x2b8>)
 80011f8:	4a8c      	ldr	r2, [pc, #560]	@ (800142c <main+0x2bc>)
 80011fa:	4986      	ldr	r1, [pc, #536]	@ (8001414 <main+0x2a4>)
 80011fc:	488c      	ldr	r0, [pc, #560]	@ (8001430 <main+0x2c0>)
 80011fe:	f001 fa33 	bl	8002668 <PID_Init>

  setLimit(&PID_Angle, 50, -50, 100, -100);
 8001202:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 8001206:	9300      	str	r3, [sp, #0]
 8001208:	2364      	movs	r3, #100	@ 0x64
 800120a:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 800120e:	2132      	movs	r1, #50	@ 0x32
 8001210:	4887      	ldr	r0, [pc, #540]	@ (8001430 <main+0x2c0>)
 8001212:	f001 fa9b 	bl	800274c <setLimit>

  timer = HAL_GetTick();
 8001216:	f001 ff29 	bl	800306c <HAL_GetTick>
 800121a:	4603      	mov	r3, r0
 800121c:	4a85      	ldr	r2, [pc, #532]	@ (8001434 <main+0x2c4>)
 800121e:	6013      	str	r3, [r2, #0]

  HAL_UART_Receive_IT(&huart2, &RxData, 1);
 8001220:	2201      	movs	r2, #1
 8001222:	4985      	ldr	r1, [pc, #532]	@ (8001438 <main+0x2c8>)
 8001224:	4885      	ldr	r0, [pc, #532]	@ (800143c <main+0x2cc>)
 8001226:	f006 fcfd 	bl	8007c24 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//	  Xu ly giao tiep USB (Hercules, ESP32)
	  if (USB_ReceiveFlag)
 800122a:	4b85      	ldr	r3, [pc, #532]	@ (8001440 <main+0x2d0>)
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	2b00      	cmp	r3, #0
 8001230:	f000 80be 	beq.w	80013b0 <main+0x240>
	  {
	  	  char* OP = strtok((char*)sbBuffer, " ");
 8001234:	4983      	ldr	r1, [pc, #524]	@ (8001444 <main+0x2d4>)
 8001236:	4884      	ldr	r0, [pc, #528]	@ (8001448 <main+0x2d8>)
 8001238:	f00d f984 	bl	800e544 <strtok>
 800123c:	6178      	str	r0, [r7, #20]
	  	  if (strcmp(OP, "T") == 0)
 800123e:	4983      	ldr	r1, [pc, #524]	@ (800144c <main+0x2dc>)
 8001240:	6978      	ldr	r0, [r7, #20]
 8001242:	f7fe ffc5 	bl	80001d0 <strcmp>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d12a      	bne.n	80012a2 <main+0x132>
	  	  {
	  		  char* pPart = strtok(NULL, " ");
 800124c:	497d      	ldr	r1, [pc, #500]	@ (8001444 <main+0x2d4>)
 800124e:	2000      	movs	r0, #0
 8001250:	f00d f978 	bl	800e544 <strtok>
 8001254:	60f8      	str	r0, [r7, #12]
	  		  char* iPart = strtok(NULL, " ");
 8001256:	497b      	ldr	r1, [pc, #492]	@ (8001444 <main+0x2d4>)
 8001258:	2000      	movs	r0, #0
 800125a:	f00d f973 	bl	800e544 <strtok>
 800125e:	60b8      	str	r0, [r7, #8]
	  		  char* dPart = strtok(NULL, " ");
 8001260:	4978      	ldr	r1, [pc, #480]	@ (8001444 <main+0x2d4>)
 8001262:	2000      	movs	r0, #0
 8001264:	f00d f96e 	bl	800e544 <strtok>
 8001268:	6078      	str	r0, [r7, #4]

	  		  setTunings(&PID_Angle, atoff(pPart), atoff(iPart), atoff(dPart));
 800126a:	68f8      	ldr	r0, [r7, #12]
 800126c:	f00b fc7b 	bl	800cb66 <atoff>
 8001270:	eeb0 8a40 	vmov.f32	s16, s0
 8001274:	68b8      	ldr	r0, [r7, #8]
 8001276:	f00b fc76 	bl	800cb66 <atoff>
 800127a:	eef0 8a40 	vmov.f32	s17, s0
 800127e:	6878      	ldr	r0, [r7, #4]
 8001280:	f00b fc71 	bl	800cb66 <atoff>
 8001284:	eef0 7a40 	vmov.f32	s15, s0
 8001288:	eeb0 1a67 	vmov.f32	s2, s15
 800128c:	eef0 0a68 	vmov.f32	s1, s17
 8001290:	eeb0 0a48 	vmov.f32	s0, s16
 8001294:	4866      	ldr	r0, [pc, #408]	@ (8001430 <main+0x2c0>)
 8001296:	f001 fa25 	bl	80026e4 <setTunings>

	  		  printf("Done!\r\n");
 800129a:	486d      	ldr	r0, [pc, #436]	@ (8001450 <main+0x2e0>)
 800129c:	f00d f858 	bl	800e350 <puts>
 80012a0:	e083      	b.n	80013aa <main+0x23a>
	  	  }
	  	  else if (strcmp(OP, "S") == 0)
 80012a2:	496c      	ldr	r1, [pc, #432]	@ (8001454 <main+0x2e4>)
 80012a4:	6978      	ldr	r0, [r7, #20]
 80012a6:	f7fe ff93 	bl	80001d0 <strcmp>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d155      	bne.n	800135c <main+0x1ec>
	  	  {
	  		  printf("Kp: %f\r\n", fabs(PID_Angle.Kp));
 80012b0:	4b5f      	ldr	r3, [pc, #380]	@ (8001430 <main+0x2c0>)
 80012b2:	edd3 7a00 	vldr	s15, [r3]
 80012b6:	eef0 7ae7 	vabs.f32	s15, s15
 80012ba:	ee17 0a90 	vmov	r0, s15
 80012be:	f7ff f953 	bl	8000568 <__aeabi_f2d>
 80012c2:	4602      	mov	r2, r0
 80012c4:	460b      	mov	r3, r1
 80012c6:	4864      	ldr	r0, [pc, #400]	@ (8001458 <main+0x2e8>)
 80012c8:	f00c ffda 	bl	800e280 <iprintf>
	  		  printf("Ki: %f\r\n", fabs(PID_Angle.Ki/0.005));
 80012cc:	4b58      	ldr	r3, [pc, #352]	@ (8001430 <main+0x2c0>)
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff f949 	bl	8000568 <__aeabi_f2d>
 80012d6:	a348      	add	r3, pc, #288	@ (adr r3, 80013f8 <main+0x288>)
 80012d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012dc:	f7ff fac6 	bl	800086c <__aeabi_ddiv>
 80012e0:	4602      	mov	r2, r0
 80012e2:	460b      	mov	r3, r1
 80012e4:	4614      	mov	r4, r2
 80012e6:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 80012ea:	4622      	mov	r2, r4
 80012ec:	462b      	mov	r3, r5
 80012ee:	485b      	ldr	r0, [pc, #364]	@ (800145c <main+0x2ec>)
 80012f0:	f00c ffc6 	bl	800e280 <iprintf>
	  		  printf("Kd: %f\r\n", fabs(PID_Angle.Kd*0.005));
 80012f4:	4b4e      	ldr	r3, [pc, #312]	@ (8001430 <main+0x2c0>)
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff f935 	bl	8000568 <__aeabi_f2d>
 80012fe:	a33e      	add	r3, pc, #248	@ (adr r3, 80013f8 <main+0x288>)
 8001300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001304:	f7ff f988 	bl	8000618 <__aeabi_dmul>
 8001308:	4602      	mov	r2, r0
 800130a:	460b      	mov	r3, r1
 800130c:	4690      	mov	r8, r2
 800130e:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8001312:	4642      	mov	r2, r8
 8001314:	464b      	mov	r3, r9
 8001316:	4852      	ldr	r0, [pc, #328]	@ (8001460 <main+0x2f0>)
 8001318:	f00c ffb2 	bl	800e280 <iprintf>
	  		  printf("check_global: %d\r\n", check_global);
 800131c:	4b51      	ldr	r3, [pc, #324]	@ (8001464 <main+0x2f4>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	4619      	mov	r1, r3
 8001322:	4851      	ldr	r0, [pc, #324]	@ (8001468 <main+0x2f8>)
 8001324:	f00c ffac 	bl	800e280 <iprintf>
	  		  printf("Angle_Setpoint: %f\r\n", Angle_Setpoint);
 8001328:	4b3f      	ldr	r3, [pc, #252]	@ (8001428 <main+0x2b8>)
 800132a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800132e:	484f      	ldr	r0, [pc, #316]	@ (800146c <main+0x2fc>)
 8001330:	f00c ffa6 	bl	800e280 <iprintf>
	  		  printf("Angle: %f\r\n", Angle);
 8001334:	4b37      	ldr	r3, [pc, #220]	@ (8001414 <main+0x2a4>)
 8001336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800133a:	484d      	ldr	r0, [pc, #308]	@ (8001470 <main+0x300>)
 800133c:	f00c ffa0 	bl	800e280 <iprintf>
	  		  printf("Speed: %d\r\n", MT.per);
 8001340:	4b4c      	ldr	r3, [pc, #304]	@ (8001474 <main+0x304>)
 8001342:	885b      	ldrh	r3, [r3, #2]
 8001344:	b21b      	sxth	r3, r3
 8001346:	4619      	mov	r1, r3
 8001348:	484b      	ldr	r0, [pc, #300]	@ (8001478 <main+0x308>)
 800134a:	f00c ff99 	bl	800e280 <iprintf>
	  		  printf("Angle_Output: %f\r\n", Angle_Output);
 800134e:	4b37      	ldr	r3, [pc, #220]	@ (800142c <main+0x2bc>)
 8001350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001354:	4849      	ldr	r0, [pc, #292]	@ (800147c <main+0x30c>)
 8001356:	f00c ff93 	bl	800e280 <iprintf>
 800135a:	e026      	b.n	80013aa <main+0x23a>
	  	  }
	  	  else if (strcmp(OP, "M") == 0)
 800135c:	4948      	ldr	r1, [pc, #288]	@ (8001480 <main+0x310>)
 800135e:	6978      	ldr	r0, [r7, #20]
 8001360:	f7fe ff36 	bl	80001d0 <strcmp>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d106      	bne.n	8001378 <main+0x208>
	  	  {
	  		  printf("Tuning: T <Kp> <Ki> <Kd>\r\n");
 800136a:	4846      	ldr	r0, [pc, #280]	@ (8001484 <main+0x314>)
 800136c:	f00c fff0 	bl	800e350 <puts>
	  		  printf("Status: S\r\n");
 8001370:	4845      	ldr	r0, [pc, #276]	@ (8001488 <main+0x318>)
 8001372:	f00c ffed 	bl	800e350 <puts>
 8001376:	e018      	b.n	80013aa <main+0x23a>
	  	  }
	  	  else if (strcmp(OP, "A") == 0)
 8001378:	4944      	ldr	r1, [pc, #272]	@ (800148c <main+0x31c>)
 800137a:	6978      	ldr	r0, [r7, #20]
 800137c:	f7fe ff28 	bl	80001d0 <strcmp>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d111      	bne.n	80013aa <main+0x23a>
	  	  {
	  		  char* aPart = strtok(NULL, " ");
 8001386:	492f      	ldr	r1, [pc, #188]	@ (8001444 <main+0x2d4>)
 8001388:	2000      	movs	r0, #0
 800138a:	f00d f8db 	bl	800e544 <strtok>
 800138e:	6138      	str	r0, [r7, #16]
	  		  Angle_Setpoint = atof(aPart);
 8001390:	6938      	ldr	r0, [r7, #16]
 8001392:	f00b fbe5 	bl	800cb60 <atof>
 8001396:	eeb0 7a40 	vmov.f32	s14, s0
 800139a:	eef0 7a60 	vmov.f32	s15, s1
 800139e:	4b22      	ldr	r3, [pc, #136]	@ (8001428 <main+0x2b8>)
 80013a0:	ed83 7b00 	vstr	d7, [r3]
	  		  printf("Done!\r\n");
 80013a4:	482a      	ldr	r0, [pc, #168]	@ (8001450 <main+0x2e0>)
 80013a6:	f00c ffd3 	bl	800e350 <puts>
	  	  }
	  	  USB_ReceiveFlag = 0;
 80013aa:	4b25      	ldr	r3, [pc, #148]	@ (8001440 <main+0x2d0>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	701a      	strb	r2, [r3, #0]
//
//	  			  Motor_Controller(motor, dir, speed);
//	  		  }
//	  	  }

	  	if (Delay5msFlag)
 80013b0:	4b37      	ldr	r3, [pc, #220]	@ (8001490 <main+0x320>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d008      	beq.n	80013ca <main+0x25a>
		{
	  		Delay5msFlag = 0;
 80013b8:	4b35      	ldr	r3, [pc, #212]	@ (8001490 <main+0x320>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	701a      	strb	r2, [r3, #0]
	  		mpu6050_read_All(&MPU6050);
 80013be:	4816      	ldr	r0, [pc, #88]	@ (8001418 <main+0x2a8>)
 80013c0:	f000 feba 	bl	8002138 <mpu6050_read_All>
	  		computePID(&PID_Angle);
 80013c4:	481a      	ldr	r0, [pc, #104]	@ (8001430 <main+0x2c0>)
 80013c6:	f001 f9e0 	bl	800278a <computePID>
		}
//		sprintf(buffer,"Angle: %f\r\n",Angle);
//		CDC_Transmit_FS((uint8_t*)buffer, strlen(buffer));

	  	Motor_getPercent(&MT, Angle_Output);
 80013ca:	4b18      	ldr	r3, [pc, #96]	@ (800142c <main+0x2bc>)
 80013cc:	ed93 7b00 	vldr	d7, [r3]
 80013d0:	eeb0 0a47 	vmov.f32	s0, s14
 80013d4:	eef0 0a67 	vmov.f32	s1, s15
 80013d8:	4826      	ldr	r0, [pc, #152]	@ (8001474 <main+0x304>)
 80013da:	f000 fca9 	bl	8001d30 <Motor_getPercent>
	  	Motor_Controller(ALL, MT.dir, MT.per);
 80013de:	4b25      	ldr	r3, [pc, #148]	@ (8001474 <main+0x304>)
 80013e0:	889b      	ldrh	r3, [r3, #4]
 80013e2:	b29b      	uxth	r3, r3
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	4a23      	ldr	r2, [pc, #140]	@ (8001474 <main+0x304>)
 80013e8:	8852      	ldrh	r2, [r2, #2]
 80013ea:	b212      	sxth	r2, r2
 80013ec:	b292      	uxth	r2, r2
 80013ee:	4619      	mov	r1, r3
 80013f0:	2002      	movs	r0, #2
 80013f2:	f000 fc37 	bl	8001c64 <Motor_Controller>
	  if (USB_ReceiveFlag)
 80013f6:	e718      	b.n	800122a <main+0xba>
 80013f8:	47ae147b 	.word	0x47ae147b
 80013fc:	3f747ae1 	.word	0x3f747ae1
 8001400:	200003e8 	.word	0x200003e8
 8001404:	20000430 	.word	0x20000430
 8001408:	20000478 	.word	0x20000478
 800140c:	20000508 	.word	0x20000508
 8001410:	200004c0 	.word	0x200004c0
 8001414:	20000640 	.word	0x20000640
 8001418:	20000598 	.word	0x20000598
 800141c:	20000008 	.word	0x20000008
 8001420:	2000000c 	.word	0x2000000c
 8001424:	20000010 	.word	0x20000010
 8001428:	20000000 	.word	0x20000000
 800142c:	20000648 	.word	0x20000648
 8001430:	20000608 	.word	0x20000608
 8001434:	200006b8 	.word	0x200006b8
 8001438:	2000069c 	.word	0x2000069c
 800143c:	20000550 	.word	0x20000550
 8001440:	20000686 	.word	0x20000686
 8001444:	080112f0 	.word	0x080112f0
 8001448:	20000654 	.word	0x20000654
 800144c:	080112f4 	.word	0x080112f4
 8001450:	080112f8 	.word	0x080112f8
 8001454:	08011300 	.word	0x08011300
 8001458:	08011304 	.word	0x08011304
 800145c:	08011310 	.word	0x08011310
 8001460:	0801131c 	.word	0x0801131c
 8001464:	200006a0 	.word	0x200006a0
 8001468:	08011328 	.word	0x08011328
 800146c:	0801133c 	.word	0x0801133c
 8001470:	08011354 	.word	0x08011354
 8001474:	200005f8 	.word	0x200005f8
 8001478:	08011360 	.word	0x08011360
 800147c:	0801136c 	.word	0x0801136c
 8001480:	08011380 	.word	0x08011380
 8001484:	08011384 	.word	0x08011384
 8001488:	080113a0 	.word	0x080113a0
 800148c:	080113ac 	.word	0x080113ac
 8001490:	20000650 	.word	0x20000650

08001494 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b094      	sub	sp, #80	@ 0x50
 8001498:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800149a:	f107 0320 	add.w	r3, r7, #32
 800149e:	2230      	movs	r2, #48	@ 0x30
 80014a0:	2100      	movs	r1, #0
 80014a2:	4618      	mov	r0, r3
 80014a4:	f00d f834 	bl	800e510 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014a8:	f107 030c 	add.w	r3, r7, #12
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	605a      	str	r2, [r3, #4]
 80014b2:	609a      	str	r2, [r3, #8]
 80014b4:	60da      	str	r2, [r3, #12]
 80014b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014b8:	2300      	movs	r3, #0
 80014ba:	60bb      	str	r3, [r7, #8]
 80014bc:	4b28      	ldr	r3, [pc, #160]	@ (8001560 <SystemClock_Config+0xcc>)
 80014be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c0:	4a27      	ldr	r2, [pc, #156]	@ (8001560 <SystemClock_Config+0xcc>)
 80014c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80014c8:	4b25      	ldr	r3, [pc, #148]	@ (8001560 <SystemClock_Config+0xcc>)
 80014ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014d0:	60bb      	str	r3, [r7, #8]
 80014d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014d4:	2300      	movs	r3, #0
 80014d6:	607b      	str	r3, [r7, #4]
 80014d8:	4b22      	ldr	r3, [pc, #136]	@ (8001564 <SystemClock_Config+0xd0>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a21      	ldr	r2, [pc, #132]	@ (8001564 <SystemClock_Config+0xd0>)
 80014de:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014e2:	6013      	str	r3, [r2, #0]
 80014e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001564 <SystemClock_Config+0xd0>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014ec:	607b      	str	r3, [r7, #4]
 80014ee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014f0:	2301      	movs	r3, #1
 80014f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014f4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80014f8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014fa:	2302      	movs	r3, #2
 80014fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014fe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001502:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001504:	2304      	movs	r3, #4
 8001506:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001508:	2348      	movs	r3, #72	@ 0x48
 800150a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800150c:	2302      	movs	r3, #2
 800150e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001510:	2303      	movs	r3, #3
 8001512:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001514:	f107 0320 	add.w	r3, r7, #32
 8001518:	4618      	mov	r0, r3
 800151a:	f004 fceb 	bl	8005ef4 <HAL_RCC_OscConfig>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001524:	f000 fb00 	bl	8001b28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001528:	230f      	movs	r3, #15
 800152a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800152c:	2302      	movs	r3, #2
 800152e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001530:	2300      	movs	r3, #0
 8001532:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001534:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001538:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800153a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800153e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001540:	f107 030c 	add.w	r3, r7, #12
 8001544:	2102      	movs	r1, #2
 8001546:	4618      	mov	r0, r3
 8001548:	f004 ff4c 	bl	80063e4 <HAL_RCC_ClockConfig>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001552:	f000 fae9 	bl	8001b28 <Error_Handler>
  }
}
 8001556:	bf00      	nop
 8001558:	3750      	adds	r7, #80	@ 0x50
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	40023800 	.word	0x40023800
 8001564:	40007000 	.word	0x40007000

08001568 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800156c:	4b12      	ldr	r3, [pc, #72]	@ (80015b8 <MX_I2C1_Init+0x50>)
 800156e:	4a13      	ldr	r2, [pc, #76]	@ (80015bc <MX_I2C1_Init+0x54>)
 8001570:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001572:	4b11      	ldr	r3, [pc, #68]	@ (80015b8 <MX_I2C1_Init+0x50>)
 8001574:	4a12      	ldr	r2, [pc, #72]	@ (80015c0 <MX_I2C1_Init+0x58>)
 8001576:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001578:	4b0f      	ldr	r3, [pc, #60]	@ (80015b8 <MX_I2C1_Init+0x50>)
 800157a:	2200      	movs	r2, #0
 800157c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800157e:	4b0e      	ldr	r3, [pc, #56]	@ (80015b8 <MX_I2C1_Init+0x50>)
 8001580:	2200      	movs	r2, #0
 8001582:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001584:	4b0c      	ldr	r3, [pc, #48]	@ (80015b8 <MX_I2C1_Init+0x50>)
 8001586:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800158a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800158c:	4b0a      	ldr	r3, [pc, #40]	@ (80015b8 <MX_I2C1_Init+0x50>)
 800158e:	2200      	movs	r2, #0
 8001590:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001592:	4b09      	ldr	r3, [pc, #36]	@ (80015b8 <MX_I2C1_Init+0x50>)
 8001594:	2200      	movs	r2, #0
 8001596:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001598:	4b07      	ldr	r3, [pc, #28]	@ (80015b8 <MX_I2C1_Init+0x50>)
 800159a:	2200      	movs	r2, #0
 800159c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800159e:	4b06      	ldr	r3, [pc, #24]	@ (80015b8 <MX_I2C1_Init+0x50>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015a4:	4804      	ldr	r0, [pc, #16]	@ (80015b8 <MX_I2C1_Init+0x50>)
 80015a6:	f002 f9ff 	bl	80039a8 <HAL_I2C_Init>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80015b0:	f000 faba 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015b4:	bf00      	nop
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	20000394 	.word	0x20000394
 80015bc:	40005400 	.word	0x40005400
 80015c0:	000186a0 	.word	0x000186a0

080015c4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b096      	sub	sp, #88	@ 0x58
 80015c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015ca:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80015ce:	2200      	movs	r2, #0
 80015d0:	601a      	str	r2, [r3, #0]
 80015d2:	605a      	str	r2, [r3, #4]
 80015d4:	609a      	str	r2, [r3, #8]
 80015d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015d8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80015dc:	2200      	movs	r2, #0
 80015de:	601a      	str	r2, [r3, #0]
 80015e0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015e6:	2200      	movs	r2, #0
 80015e8:	601a      	str	r2, [r3, #0]
 80015ea:	605a      	str	r2, [r3, #4]
 80015ec:	609a      	str	r2, [r3, #8]
 80015ee:	60da      	str	r2, [r3, #12]
 80015f0:	611a      	str	r2, [r3, #16]
 80015f2:	615a      	str	r2, [r3, #20]
 80015f4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80015f6:	1d3b      	adds	r3, r7, #4
 80015f8:	2220      	movs	r2, #32
 80015fa:	2100      	movs	r1, #0
 80015fc:	4618      	mov	r0, r3
 80015fe:	f00c ff87 	bl	800e510 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001602:	4b3e      	ldr	r3, [pc, #248]	@ (80016fc <MX_TIM1_Init+0x138>)
 8001604:	4a3e      	ldr	r2, [pc, #248]	@ (8001700 <MX_TIM1_Init+0x13c>)
 8001606:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001608:	4b3c      	ldr	r3, [pc, #240]	@ (80016fc <MX_TIM1_Init+0x138>)
 800160a:	2247      	movs	r2, #71	@ 0x47
 800160c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800160e:	4b3b      	ldr	r3, [pc, #236]	@ (80016fc <MX_TIM1_Init+0x138>)
 8001610:	2200      	movs	r2, #0
 8001612:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001614:	4b39      	ldr	r3, [pc, #228]	@ (80016fc <MX_TIM1_Init+0x138>)
 8001616:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800161a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800161c:	4b37      	ldr	r3, [pc, #220]	@ (80016fc <MX_TIM1_Init+0x138>)
 800161e:	2200      	movs	r2, #0
 8001620:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001622:	4b36      	ldr	r3, [pc, #216]	@ (80016fc <MX_TIM1_Init+0x138>)
 8001624:	2200      	movs	r2, #0
 8001626:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001628:	4b34      	ldr	r3, [pc, #208]	@ (80016fc <MX_TIM1_Init+0x138>)
 800162a:	2200      	movs	r2, #0
 800162c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800162e:	4833      	ldr	r0, [pc, #204]	@ (80016fc <MX_TIM1_Init+0x138>)
 8001630:	f005 f8f8 	bl	8006824 <HAL_TIM_Base_Init>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800163a:	f000 fa75 	bl	8001b28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800163e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001642:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001644:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001648:	4619      	mov	r1, r3
 800164a:	482c      	ldr	r0, [pc, #176]	@ (80016fc <MX_TIM1_Init+0x138>)
 800164c:	f005 fdb2 	bl	80071b4 <HAL_TIM_ConfigClockSource>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001656:	f000 fa67 	bl	8001b28 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800165a:	4828      	ldr	r0, [pc, #160]	@ (80016fc <MX_TIM1_Init+0x138>)
 800165c:	f005 f9a2 	bl	80069a4 <HAL_TIM_PWM_Init>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001666:	f000 fa5f 	bl	8001b28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800166a:	2300      	movs	r3, #0
 800166c:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800166e:	2300      	movs	r3, #0
 8001670:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001672:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001676:	4619      	mov	r1, r3
 8001678:	4820      	ldr	r0, [pc, #128]	@ (80016fc <MX_TIM1_Init+0x138>)
 800167a:	f006 f9a1 	bl	80079c0 <HAL_TIMEx_MasterConfigSynchronization>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001684:	f000 fa50 	bl	8001b28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001688:	2360      	movs	r3, #96	@ 0x60
 800168a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800168c:	2300      	movs	r3, #0
 800168e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001690:	2300      	movs	r3, #0
 8001692:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001694:	2300      	movs	r3, #0
 8001696:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001698:	2300      	movs	r3, #0
 800169a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800169c:	2300      	movs	r3, #0
 800169e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80016a0:	2300      	movs	r3, #0
 80016a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016a8:	2200      	movs	r2, #0
 80016aa:	4619      	mov	r1, r3
 80016ac:	4813      	ldr	r0, [pc, #76]	@ (80016fc <MX_TIM1_Init+0x138>)
 80016ae:	f005 fcbf 	bl	8007030 <HAL_TIM_PWM_ConfigChannel>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80016b8:	f000 fa36 	bl	8001b28 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80016bc:	2300      	movs	r3, #0
 80016be:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80016c0:	2300      	movs	r3, #0
 80016c2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80016c4:	2300      	movs	r3, #0
 80016c6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80016c8:	2300      	movs	r3, #0
 80016ca:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80016cc:	2300      	movs	r3, #0
 80016ce:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80016d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016d4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80016d6:	2300      	movs	r3, #0
 80016d8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80016da:	1d3b      	adds	r3, r7, #4
 80016dc:	4619      	mov	r1, r3
 80016de:	4807      	ldr	r0, [pc, #28]	@ (80016fc <MX_TIM1_Init+0x138>)
 80016e0:	f006 f9ea 	bl	8007ab8 <HAL_TIMEx_ConfigBreakDeadTime>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80016ea:	f000 fa1d 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80016ee:	4803      	ldr	r0, [pc, #12]	@ (80016fc <MX_TIM1_Init+0x138>)
 80016f0:	f001 fa5e 	bl	8002bb0 <HAL_TIM_MspPostInit>

}
 80016f4:	bf00      	nop
 80016f6:	3758      	adds	r7, #88	@ 0x58
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	200003e8 	.word	0x200003e8
 8001700:	40010000 	.word	0x40010000

08001704 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b08e      	sub	sp, #56	@ 0x38
 8001708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800170a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800170e:	2200      	movs	r2, #0
 8001710:	601a      	str	r2, [r3, #0]
 8001712:	605a      	str	r2, [r3, #4]
 8001714:	609a      	str	r2, [r3, #8]
 8001716:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001718:	f107 0320 	add.w	r3, r7, #32
 800171c:	2200      	movs	r2, #0
 800171e:	601a      	str	r2, [r3, #0]
 8001720:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001722:	1d3b      	adds	r3, r7, #4
 8001724:	2200      	movs	r2, #0
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	605a      	str	r2, [r3, #4]
 800172a:	609a      	str	r2, [r3, #8]
 800172c:	60da      	str	r2, [r3, #12]
 800172e:	611a      	str	r2, [r3, #16]
 8001730:	615a      	str	r2, [r3, #20]
 8001732:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001734:	4b2d      	ldr	r3, [pc, #180]	@ (80017ec <MX_TIM2_Init+0xe8>)
 8001736:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800173a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 800173c:	4b2b      	ldr	r3, [pc, #172]	@ (80017ec <MX_TIM2_Init+0xe8>)
 800173e:	2247      	movs	r2, #71	@ 0x47
 8001740:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001742:	4b2a      	ldr	r3, [pc, #168]	@ (80017ec <MX_TIM2_Init+0xe8>)
 8001744:	2200      	movs	r2, #0
 8001746:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001748:	4b28      	ldr	r3, [pc, #160]	@ (80017ec <MX_TIM2_Init+0xe8>)
 800174a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800174e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001750:	4b26      	ldr	r3, [pc, #152]	@ (80017ec <MX_TIM2_Init+0xe8>)
 8001752:	2200      	movs	r2, #0
 8001754:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001756:	4b25      	ldr	r3, [pc, #148]	@ (80017ec <MX_TIM2_Init+0xe8>)
 8001758:	2200      	movs	r2, #0
 800175a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800175c:	4823      	ldr	r0, [pc, #140]	@ (80017ec <MX_TIM2_Init+0xe8>)
 800175e:	f005 f861 	bl	8006824 <HAL_TIM_Base_Init>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001768:	f000 f9de 	bl	8001b28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800176c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001770:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001772:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001776:	4619      	mov	r1, r3
 8001778:	481c      	ldr	r0, [pc, #112]	@ (80017ec <MX_TIM2_Init+0xe8>)
 800177a:	f005 fd1b 	bl	80071b4 <HAL_TIM_ConfigClockSource>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001784:	f000 f9d0 	bl	8001b28 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001788:	4818      	ldr	r0, [pc, #96]	@ (80017ec <MX_TIM2_Init+0xe8>)
 800178a:	f005 f90b 	bl	80069a4 <HAL_TIM_PWM_Init>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001794:	f000 f9c8 	bl	8001b28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001798:	2300      	movs	r3, #0
 800179a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800179c:	2300      	movs	r3, #0
 800179e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017a0:	f107 0320 	add.w	r3, r7, #32
 80017a4:	4619      	mov	r1, r3
 80017a6:	4811      	ldr	r0, [pc, #68]	@ (80017ec <MX_TIM2_Init+0xe8>)
 80017a8:	f006 f90a 	bl	80079c0 <HAL_TIMEx_MasterConfigSynchronization>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80017b2:	f000 f9b9 	bl	8001b28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017b6:	2360      	movs	r3, #96	@ 0x60
 80017b8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80017ba:	2300      	movs	r3, #0
 80017bc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017be:	2300      	movs	r3, #0
 80017c0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017c2:	2300      	movs	r3, #0
 80017c4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017c6:	1d3b      	adds	r3, r7, #4
 80017c8:	2200      	movs	r2, #0
 80017ca:	4619      	mov	r1, r3
 80017cc:	4807      	ldr	r0, [pc, #28]	@ (80017ec <MX_TIM2_Init+0xe8>)
 80017ce:	f005 fc2f 	bl	8007030 <HAL_TIM_PWM_ConfigChannel>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80017d8:	f000 f9a6 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80017dc:	4803      	ldr	r0, [pc, #12]	@ (80017ec <MX_TIM2_Init+0xe8>)
 80017de:	f001 f9e7 	bl	8002bb0 <HAL_TIM_MspPostInit>

}
 80017e2:	bf00      	nop
 80017e4:	3738      	adds	r7, #56	@ 0x38
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	20000430 	.word	0x20000430

080017f0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b08c      	sub	sp, #48	@ 0x30
 80017f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80017f6:	f107 030c 	add.w	r3, r7, #12
 80017fa:	2224      	movs	r2, #36	@ 0x24
 80017fc:	2100      	movs	r1, #0
 80017fe:	4618      	mov	r0, r3
 8001800:	f00c fe86 	bl	800e510 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001804:	1d3b      	adds	r3, r7, #4
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800180c:	4b20      	ldr	r3, [pc, #128]	@ (8001890 <MX_TIM3_Init+0xa0>)
 800180e:	4a21      	ldr	r2, [pc, #132]	@ (8001894 <MX_TIM3_Init+0xa4>)
 8001810:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001812:	4b1f      	ldr	r3, [pc, #124]	@ (8001890 <MX_TIM3_Init+0xa0>)
 8001814:	2200      	movs	r2, #0
 8001816:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001818:	4b1d      	ldr	r3, [pc, #116]	@ (8001890 <MX_TIM3_Init+0xa0>)
 800181a:	2200      	movs	r2, #0
 800181c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800181e:	4b1c      	ldr	r3, [pc, #112]	@ (8001890 <MX_TIM3_Init+0xa0>)
 8001820:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001824:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001826:	4b1a      	ldr	r3, [pc, #104]	@ (8001890 <MX_TIM3_Init+0xa0>)
 8001828:	2200      	movs	r2, #0
 800182a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800182c:	4b18      	ldr	r3, [pc, #96]	@ (8001890 <MX_TIM3_Init+0xa0>)
 800182e:	2200      	movs	r2, #0
 8001830:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001832:	2303      	movs	r3, #3
 8001834:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001836:	2300      	movs	r3, #0
 8001838:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800183a:	2301      	movs	r3, #1
 800183c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800183e:	2300      	movs	r3, #0
 8001840:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001842:	2300      	movs	r3, #0
 8001844:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001846:	2300      	movs	r3, #0
 8001848:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800184a:	2301      	movs	r3, #1
 800184c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800184e:	2300      	movs	r3, #0
 8001850:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001852:	2300      	movs	r3, #0
 8001854:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001856:	f107 030c 	add.w	r3, r7, #12
 800185a:	4619      	mov	r1, r3
 800185c:	480c      	ldr	r0, [pc, #48]	@ (8001890 <MX_TIM3_Init+0xa0>)
 800185e:	f005 f9c3 	bl	8006be8 <HAL_TIM_Encoder_Init>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001868:	f000 f95e 	bl	8001b28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800186c:	2300      	movs	r3, #0
 800186e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001870:	2300      	movs	r3, #0
 8001872:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001874:	1d3b      	adds	r3, r7, #4
 8001876:	4619      	mov	r1, r3
 8001878:	4805      	ldr	r0, [pc, #20]	@ (8001890 <MX_TIM3_Init+0xa0>)
 800187a:	f006 f8a1 	bl	80079c0 <HAL_TIMEx_MasterConfigSynchronization>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001884:	f000 f950 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001888:	bf00      	nop
 800188a:	3730      	adds	r7, #48	@ 0x30
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	20000478 	.word	0x20000478
 8001894:	40000400 	.word	0x40000400

08001898 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b086      	sub	sp, #24
 800189c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800189e:	f107 0308 	add.w	r3, r7, #8
 80018a2:	2200      	movs	r2, #0
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	605a      	str	r2, [r3, #4]
 80018a8:	609a      	str	r2, [r3, #8]
 80018aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018ac:	463b      	mov	r3, r7
 80018ae:	2200      	movs	r2, #0
 80018b0:	601a      	str	r2, [r3, #0]
 80018b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80018b4:	4b1d      	ldr	r3, [pc, #116]	@ (800192c <MX_TIM4_Init+0x94>)
 80018b6:	4a1e      	ldr	r2, [pc, #120]	@ (8001930 <MX_TIM4_Init+0x98>)
 80018b8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7199;
 80018ba:	4b1c      	ldr	r3, [pc, #112]	@ (800192c <MX_TIM4_Init+0x94>)
 80018bc:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80018c0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018c2:	4b1a      	ldr	r3, [pc, #104]	@ (800192c <MX_TIM4_Init+0x94>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 49;
 80018c8:	4b18      	ldr	r3, [pc, #96]	@ (800192c <MX_TIM4_Init+0x94>)
 80018ca:	2231      	movs	r2, #49	@ 0x31
 80018cc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018ce:	4b17      	ldr	r3, [pc, #92]	@ (800192c <MX_TIM4_Init+0x94>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018d4:	4b15      	ldr	r3, [pc, #84]	@ (800192c <MX_TIM4_Init+0x94>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80018da:	4814      	ldr	r0, [pc, #80]	@ (800192c <MX_TIM4_Init+0x94>)
 80018dc:	f004 ffa2 	bl	8006824 <HAL_TIM_Base_Init>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80018e6:	f000 f91f 	bl	8001b28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018ee:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80018f0:	f107 0308 	add.w	r3, r7, #8
 80018f4:	4619      	mov	r1, r3
 80018f6:	480d      	ldr	r0, [pc, #52]	@ (800192c <MX_TIM4_Init+0x94>)
 80018f8:	f005 fc5c 	bl	80071b4 <HAL_TIM_ConfigClockSource>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001902:	f000 f911 	bl	8001b28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001906:	2300      	movs	r3, #0
 8001908:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800190a:	2300      	movs	r3, #0
 800190c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800190e:	463b      	mov	r3, r7
 8001910:	4619      	mov	r1, r3
 8001912:	4806      	ldr	r0, [pc, #24]	@ (800192c <MX_TIM4_Init+0x94>)
 8001914:	f006 f854 	bl	80079c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800191e:	f000 f903 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001922:	bf00      	nop
 8001924:	3718      	adds	r7, #24
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	200004c0 	.word	0x200004c0
 8001930:	40000800 	.word	0x40000800

08001934 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b086      	sub	sp, #24
 8001938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800193a:	f107 0308 	add.w	r3, r7, #8
 800193e:	2200      	movs	r2, #0
 8001940:	601a      	str	r2, [r3, #0]
 8001942:	605a      	str	r2, [r3, #4]
 8001944:	609a      	str	r2, [r3, #8]
 8001946:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001948:	463b      	mov	r3, r7
 800194a:	2200      	movs	r2, #0
 800194c:	601a      	str	r2, [r3, #0]
 800194e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001950:	4b1d      	ldr	r3, [pc, #116]	@ (80019c8 <MX_TIM5_Init+0x94>)
 8001952:	4a1e      	ldr	r2, [pc, #120]	@ (80019cc <MX_TIM5_Init+0x98>)
 8001954:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 7199;
 8001956:	4b1c      	ldr	r3, [pc, #112]	@ (80019c8 <MX_TIM5_Init+0x94>)
 8001958:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800195c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800195e:	4b1a      	ldr	r3, [pc, #104]	@ (80019c8 <MX_TIM5_Init+0x94>)
 8001960:	2200      	movs	r2, #0
 8001962:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 199;
 8001964:	4b18      	ldr	r3, [pc, #96]	@ (80019c8 <MX_TIM5_Init+0x94>)
 8001966:	22c7      	movs	r2, #199	@ 0xc7
 8001968:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800196a:	4b17      	ldr	r3, [pc, #92]	@ (80019c8 <MX_TIM5_Init+0x94>)
 800196c:	2200      	movs	r2, #0
 800196e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001970:	4b15      	ldr	r3, [pc, #84]	@ (80019c8 <MX_TIM5_Init+0x94>)
 8001972:	2200      	movs	r2, #0
 8001974:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001976:	4814      	ldr	r0, [pc, #80]	@ (80019c8 <MX_TIM5_Init+0x94>)
 8001978:	f004 ff54 	bl	8006824 <HAL_TIM_Base_Init>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001982:	f000 f8d1 	bl	8001b28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001986:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800198a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800198c:	f107 0308 	add.w	r3, r7, #8
 8001990:	4619      	mov	r1, r3
 8001992:	480d      	ldr	r0, [pc, #52]	@ (80019c8 <MX_TIM5_Init+0x94>)
 8001994:	f005 fc0e 	bl	80071b4 <HAL_TIM_ConfigClockSource>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d001      	beq.n	80019a2 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 800199e:	f000 f8c3 	bl	8001b28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019a2:	2300      	movs	r3, #0
 80019a4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019a6:	2300      	movs	r3, #0
 80019a8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80019aa:	463b      	mov	r3, r7
 80019ac:	4619      	mov	r1, r3
 80019ae:	4806      	ldr	r0, [pc, #24]	@ (80019c8 <MX_TIM5_Init+0x94>)
 80019b0:	f006 f806 	bl	80079c0 <HAL_TIMEx_MasterConfigSynchronization>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 80019ba:	f000 f8b5 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80019be:	bf00      	nop
 80019c0:	3718      	adds	r7, #24
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	20000508 	.word	0x20000508
 80019cc:	40000c00 	.word	0x40000c00

080019d0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019d4:	4b11      	ldr	r3, [pc, #68]	@ (8001a1c <MX_USART2_UART_Init+0x4c>)
 80019d6:	4a12      	ldr	r2, [pc, #72]	@ (8001a20 <MX_USART2_UART_Init+0x50>)
 80019d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80019da:	4b10      	ldr	r3, [pc, #64]	@ (8001a1c <MX_USART2_UART_Init+0x4c>)
 80019dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019e2:	4b0e      	ldr	r3, [pc, #56]	@ (8001a1c <MX_USART2_UART_Init+0x4c>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019e8:	4b0c      	ldr	r3, [pc, #48]	@ (8001a1c <MX_USART2_UART_Init+0x4c>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019ee:	4b0b      	ldr	r3, [pc, #44]	@ (8001a1c <MX_USART2_UART_Init+0x4c>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019f4:	4b09      	ldr	r3, [pc, #36]	@ (8001a1c <MX_USART2_UART_Init+0x4c>)
 80019f6:	220c      	movs	r2, #12
 80019f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019fa:	4b08      	ldr	r3, [pc, #32]	@ (8001a1c <MX_USART2_UART_Init+0x4c>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a00:	4b06      	ldr	r3, [pc, #24]	@ (8001a1c <MX_USART2_UART_Init+0x4c>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a06:	4805      	ldr	r0, [pc, #20]	@ (8001a1c <MX_USART2_UART_Init+0x4c>)
 8001a08:	f006 f8bc 	bl	8007b84 <HAL_UART_Init>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001a12:	f000 f889 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a16:	bf00      	nop
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	20000550 	.word	0x20000550
 8001a20:	40004400 	.word	0x40004400

08001a24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b08a      	sub	sp, #40	@ 0x28
 8001a28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a2a:	f107 0314 	add.w	r3, r7, #20
 8001a2e:	2200      	movs	r2, #0
 8001a30:	601a      	str	r2, [r3, #0]
 8001a32:	605a      	str	r2, [r3, #4]
 8001a34:	609a      	str	r2, [r3, #8]
 8001a36:	60da      	str	r2, [r3, #12]
 8001a38:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	613b      	str	r3, [r7, #16]
 8001a3e:	4b37      	ldr	r3, [pc, #220]	@ (8001b1c <MX_GPIO_Init+0xf8>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a42:	4a36      	ldr	r2, [pc, #216]	@ (8001b1c <MX_GPIO_Init+0xf8>)
 8001a44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a4a:	4b34      	ldr	r3, [pc, #208]	@ (8001b1c <MX_GPIO_Init+0xf8>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a52:	613b      	str	r3, [r7, #16]
 8001a54:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	60fb      	str	r3, [r7, #12]
 8001a5a:	4b30      	ldr	r3, [pc, #192]	@ (8001b1c <MX_GPIO_Init+0xf8>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5e:	4a2f      	ldr	r2, [pc, #188]	@ (8001b1c <MX_GPIO_Init+0xf8>)
 8001a60:	f043 0301 	orr.w	r3, r3, #1
 8001a64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a66:	4b2d      	ldr	r3, [pc, #180]	@ (8001b1c <MX_GPIO_Init+0xf8>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a72:	2300      	movs	r3, #0
 8001a74:	60bb      	str	r3, [r7, #8]
 8001a76:	4b29      	ldr	r3, [pc, #164]	@ (8001b1c <MX_GPIO_Init+0xf8>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7a:	4a28      	ldr	r2, [pc, #160]	@ (8001b1c <MX_GPIO_Init+0xf8>)
 8001a7c:	f043 0304 	orr.w	r3, r3, #4
 8001a80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a82:	4b26      	ldr	r3, [pc, #152]	@ (8001b1c <MX_GPIO_Init+0xf8>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a86:	f003 0304 	and.w	r3, r3, #4
 8001a8a:	60bb      	str	r3, [r7, #8]
 8001a8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a8e:	2300      	movs	r3, #0
 8001a90:	607b      	str	r3, [r7, #4]
 8001a92:	4b22      	ldr	r3, [pc, #136]	@ (8001b1c <MX_GPIO_Init+0xf8>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a96:	4a21      	ldr	r2, [pc, #132]	@ (8001b1c <MX_GPIO_Init+0xf8>)
 8001a98:	f043 0302 	orr.w	r3, r3, #2
 8001a9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a9e:	4b1f      	ldr	r3, [pc, #124]	@ (8001b1c <MX_GPIO_Init+0xf8>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa2:	f003 0302 	and.w	r3, r3, #2
 8001aa6:	607b      	str	r3, [r7, #4]
 8001aa8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001aaa:	2300      	movs	r3, #0
 8001aac:	603b      	str	r3, [r7, #0]
 8001aae:	4b1b      	ldr	r3, [pc, #108]	@ (8001b1c <MX_GPIO_Init+0xf8>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab2:	4a1a      	ldr	r2, [pc, #104]	@ (8001b1c <MX_GPIO_Init+0xf8>)
 8001ab4:	f043 0310 	orr.w	r3, r3, #16
 8001ab8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aba:	4b18      	ldr	r3, [pc, #96]	@ (8001b1c <MX_GPIO_Init+0xf8>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abe:	f003 0310 	and.w	r3, r3, #16
 8001ac2:	603b      	str	r3, [r7, #0]
 8001ac4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, IN3_Pin|IN4_Pin, GPIO_PIN_RESET);
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	2130      	movs	r1, #48	@ 0x30
 8001aca:	4815      	ldr	r0, [pc, #84]	@ (8001b20 <MX_GPIO_Init+0xfc>)
 8001acc:	f001 ff52 	bl	8003974 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IN1_Pin|IN2_Pin, GPIO_PIN_RESET);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	2103      	movs	r1, #3
 8001ad4:	4813      	ldr	r0, [pc, #76]	@ (8001b24 <MX_GPIO_Init+0x100>)
 8001ad6:	f001 ff4d 	bl	8003974 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : IN3_Pin IN4_Pin */
  GPIO_InitStruct.Pin = IN3_Pin|IN4_Pin;
 8001ada:	2330      	movs	r3, #48	@ 0x30
 8001adc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aea:	f107 0314 	add.w	r3, r7, #20
 8001aee:	4619      	mov	r1, r3
 8001af0:	480b      	ldr	r0, [pc, #44]	@ (8001b20 <MX_GPIO_Init+0xfc>)
 8001af2:	f001 fc8f 	bl	8003414 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN1_Pin IN2_Pin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin;
 8001af6:	2303      	movs	r3, #3
 8001af8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001afa:	2301      	movs	r3, #1
 8001afc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afe:	2300      	movs	r3, #0
 8001b00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b02:	2302      	movs	r3, #2
 8001b04:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b06:	f107 0314 	add.w	r3, r7, #20
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	4805      	ldr	r0, [pc, #20]	@ (8001b24 <MX_GPIO_Init+0x100>)
 8001b0e:	f001 fc81 	bl	8003414 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b12:	bf00      	nop
 8001b14:	3728      	adds	r7, #40	@ 0x28
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40023800 	.word	0x40023800
 8001b20:	40020800 	.word	0x40020800
 8001b24:	40020400 	.word	0x40020400

08001b28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b2c:	b672      	cpsid	i
}
 8001b2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b30:	bf00      	nop
 8001b32:	e7fd      	b.n	8001b30 <Error_Handler+0x8>

08001b34 <Motor1_Forward>:
 */

#include "motor.h"

void Motor1_Forward(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET);
 8001b38:	2201      	movs	r2, #1
 8001b3a:	2101      	movs	r1, #1
 8001b3c:	4804      	ldr	r0, [pc, #16]	@ (8001b50 <Motor1_Forward+0x1c>)
 8001b3e:	f001 ff19 	bl	8003974 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_RESET);
 8001b42:	2200      	movs	r2, #0
 8001b44:	2102      	movs	r1, #2
 8001b46:	4802      	ldr	r0, [pc, #8]	@ (8001b50 <Motor1_Forward+0x1c>)
 8001b48:	f001 ff14 	bl	8003974 <HAL_GPIO_WritePin>
}
 8001b4c:	bf00      	nop
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	40020400 	.word	0x40020400

08001b54 <Motor2_Forward>:

void Motor2_Forward(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_RESET);
 8001b58:	2200      	movs	r2, #0
 8001b5a:	2110      	movs	r1, #16
 8001b5c:	4804      	ldr	r0, [pc, #16]	@ (8001b70 <Motor2_Forward+0x1c>)
 8001b5e:	f001 ff09 	bl	8003974 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_SET);
 8001b62:	2201      	movs	r2, #1
 8001b64:	2120      	movs	r1, #32
 8001b66:	4802      	ldr	r0, [pc, #8]	@ (8001b70 <Motor2_Forward+0x1c>)
 8001b68:	f001 ff04 	bl	8003974 <HAL_GPIO_WritePin>
}
 8001b6c:	bf00      	nop
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	40020800 	.word	0x40020800

08001b74 <Motor1_Reverse>:

void Motor1_Reverse(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_RESET);
 8001b78:	2200      	movs	r2, #0
 8001b7a:	2101      	movs	r1, #1
 8001b7c:	4804      	ldr	r0, [pc, #16]	@ (8001b90 <Motor1_Reverse+0x1c>)
 8001b7e:	f001 fef9 	bl	8003974 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);
 8001b82:	2201      	movs	r2, #1
 8001b84:	2102      	movs	r1, #2
 8001b86:	4802      	ldr	r0, [pc, #8]	@ (8001b90 <Motor1_Reverse+0x1c>)
 8001b88:	f001 fef4 	bl	8003974 <HAL_GPIO_WritePin>
}
 8001b8c:	bf00      	nop
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	40020400 	.word	0x40020400

08001b94 <Motor2_Reverse>:

void Motor2_Reverse(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_SET);
 8001b98:	2201      	movs	r2, #1
 8001b9a:	2110      	movs	r1, #16
 8001b9c:	4804      	ldr	r0, [pc, #16]	@ (8001bb0 <Motor2_Reverse+0x1c>)
 8001b9e:	f001 fee9 	bl	8003974 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_RESET);
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	2120      	movs	r1, #32
 8001ba6:	4802      	ldr	r0, [pc, #8]	@ (8001bb0 <Motor2_Reverse+0x1c>)
 8001ba8:	f001 fee4 	bl	8003974 <HAL_GPIO_WritePin>
}
 8001bac:	bf00      	nop
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	40020800 	.word	0x40020800

08001bb4 <Motor1_Stop>:

void Motor1_Stop(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_RESET);
 8001bb8:	2200      	movs	r2, #0
 8001bba:	2101      	movs	r1, #1
 8001bbc:	4804      	ldr	r0, [pc, #16]	@ (8001bd0 <Motor1_Stop+0x1c>)
 8001bbe:	f001 fed9 	bl	8003974 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_RESET);
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	2102      	movs	r1, #2
 8001bc6:	4802      	ldr	r0, [pc, #8]	@ (8001bd0 <Motor1_Stop+0x1c>)
 8001bc8:	f001 fed4 	bl	8003974 <HAL_GPIO_WritePin>
}
 8001bcc:	bf00      	nop
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	40020400 	.word	0x40020400

08001bd4 <Motor2_Stop>:

void Motor2_Stop(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_RESET);
 8001bd8:	2200      	movs	r2, #0
 8001bda:	2110      	movs	r1, #16
 8001bdc:	4804      	ldr	r0, [pc, #16]	@ (8001bf0 <Motor2_Stop+0x1c>)
 8001bde:	f001 fec9 	bl	8003974 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_RESET);
 8001be2:	2200      	movs	r2, #0
 8001be4:	2120      	movs	r1, #32
 8001be6:	4802      	ldr	r0, [pc, #8]	@ (8001bf0 <Motor2_Stop+0x1c>)
 8001be8:	f001 fec4 	bl	8003974 <HAL_GPIO_WritePin>
}
 8001bec:	bf00      	nop
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40020800 	.word	0x40020800

08001bf4 <Motor1_SetSpeed>:

void Motor1_SetSpeed(uint16_t percent)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b085      	sub	sp, #20
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	80fb      	strh	r3, [r7, #6]
	if (percent > PERCENT_MAX) percent = PERCENT_MAX;
 8001bfe:	88fb      	ldrh	r3, [r7, #6]
 8001c00:	2b64      	cmp	r3, #100	@ 0x64
 8001c02:	d901      	bls.n	8001c08 <Motor1_SetSpeed+0x14>
 8001c04:	2364      	movs	r3, #100	@ 0x64
 8001c06:	80fb      	strh	r3, [r7, #6]
	if (percent < PERCENT_MIN) percent = PERCENT_MIN;

	uint16_t speed = percent * PWM_MAX / 100;
 8001c08:	88fb      	ldrh	r3, [r7, #6]
 8001c0a:	461a      	mov	r2, r3
 8001c0c:	0092      	lsls	r2, r2, #2
 8001c0e:	4413      	add	r3, r2
 8001c10:	005b      	lsls	r3, r3, #1
 8001c12:	81fb      	strh	r3, [r7, #14]

    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, speed);
 8001c14:	4b04      	ldr	r3, [pc, #16]	@ (8001c28 <Motor1_SetSpeed+0x34>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	89fa      	ldrh	r2, [r7, #14]
 8001c1a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001c1c:	bf00      	nop
 8001c1e:	3714      	adds	r7, #20
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr
 8001c28:	200003e8 	.word	0x200003e8

08001c2c <Motor2_SetSpeed>:

void Motor2_SetSpeed(uint16_t percent)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b085      	sub	sp, #20
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	4603      	mov	r3, r0
 8001c34:	80fb      	strh	r3, [r7, #6]
	if (percent > PERCENT_MAX) percent = PERCENT_MAX;
 8001c36:	88fb      	ldrh	r3, [r7, #6]
 8001c38:	2b64      	cmp	r3, #100	@ 0x64
 8001c3a:	d901      	bls.n	8001c40 <Motor2_SetSpeed+0x14>
 8001c3c:	2364      	movs	r3, #100	@ 0x64
 8001c3e:	80fb      	strh	r3, [r7, #6]
	if (percent < PERCENT_MIN) percent = PERCENT_MIN;

	uint16_t speed = percent * PWM_MAX / 100;
 8001c40:	88fb      	ldrh	r3, [r7, #6]
 8001c42:	461a      	mov	r2, r3
 8001c44:	0092      	lsls	r2, r2, #2
 8001c46:	4413      	add	r3, r2
 8001c48:	005b      	lsls	r3, r3, #1
 8001c4a:	81fb      	strh	r3, [r7, #14]

    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, speed);
 8001c4c:	4b04      	ldr	r3, [pc, #16]	@ (8001c60 <Motor2_SetSpeed+0x34>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	89fa      	ldrh	r2, [r7, #14]
 8001c52:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001c54:	bf00      	nop
 8001c56:	3714      	adds	r7, #20
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr
 8001c60:	20000430 	.word	0x20000430

08001c64 <Motor_Controller>:
	if (!strcmp(str, "S")) return S;
	return -1;
}

void Motor_Controller(Motor Motor, Direction Direction, uint16_t percent)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	71fb      	strb	r3, [r7, #7]
 8001c6e:	460b      	mov	r3, r1
 8001c70:	71bb      	strb	r3, [r7, #6]
 8001c72:	4613      	mov	r3, r2
 8001c74:	80bb      	strh	r3, [r7, #4]
	if (percent > PERCENT_MAX) percent = PERCENT_MAX;
 8001c76:	88bb      	ldrh	r3, [r7, #4]
 8001c78:	2b64      	cmp	r3, #100	@ 0x64
 8001c7a:	d901      	bls.n	8001c80 <Motor_Controller+0x1c>
 8001c7c:	2364      	movs	r3, #100	@ 0x64
 8001c7e:	80bb      	strh	r3, [r7, #4]
	if (percent < PERCENT_MIN) percent = PERCENT_MIN;

	switch(Motor)
 8001c80:	79fb      	ldrb	r3, [r7, #7]
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	d02c      	beq.n	8001ce0 <Motor_Controller+0x7c>
 8001c86:	2b02      	cmp	r3, #2
 8001c88:	dc47      	bgt.n	8001d1a <Motor_Controller+0xb6>
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d002      	beq.n	8001c94 <Motor_Controller+0x30>
 8001c8e:	2b01      	cmp	r3, #1
 8001c90:	d013      	beq.n	8001cba <Motor_Controller+0x56>
 8001c92:	e042      	b.n	8001d1a <Motor_Controller+0xb6>
	{
		case M1:
			if (Direction == S) {
 8001c94:	79bb      	ldrb	r3, [r7, #6]
 8001c96:	2b02      	cmp	r3, #2
 8001c98:	d102      	bne.n	8001ca0 <Motor_Controller+0x3c>
				Motor1_Stop();
 8001c9a:	f7ff ff8b 	bl	8001bb4 <Motor1_Stop>
				break;
 8001c9e:	e040      	b.n	8001d22 <Motor_Controller+0xbe>
			}
			if (Direction == F) {
 8001ca0:	79bb      	ldrb	r3, [r7, #6]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d102      	bne.n	8001cac <Motor_Controller+0x48>
				Motor1_Forward();
 8001ca6:	f7ff ff45 	bl	8001b34 <Motor1_Forward>
 8001caa:	e001      	b.n	8001cb0 <Motor_Controller+0x4c>
			}
			else {
				Motor1_Reverse();
 8001cac:	f7ff ff62 	bl	8001b74 <Motor1_Reverse>
			}
			Motor1_SetSpeed(percent);
 8001cb0:	88bb      	ldrh	r3, [r7, #4]
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7ff ff9e 	bl	8001bf4 <Motor1_SetSpeed>
			break;
 8001cb8:	e033      	b.n	8001d22 <Motor_Controller+0xbe>
		case M2:
			if (Direction == S) {
 8001cba:	79bb      	ldrb	r3, [r7, #6]
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	d102      	bne.n	8001cc6 <Motor_Controller+0x62>
				Motor2_Stop();
 8001cc0:	f7ff ff88 	bl	8001bd4 <Motor2_Stop>
				break;
 8001cc4:	e02d      	b.n	8001d22 <Motor_Controller+0xbe>
			}
			if (Direction == F) {
 8001cc6:	79bb      	ldrb	r3, [r7, #6]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d102      	bne.n	8001cd2 <Motor_Controller+0x6e>
				Motor2_Forward();
 8001ccc:	f7ff ff42 	bl	8001b54 <Motor2_Forward>
 8001cd0:	e001      	b.n	8001cd6 <Motor_Controller+0x72>
			}
			else  {
				Motor2_Reverse();
 8001cd2:	f7ff ff5f 	bl	8001b94 <Motor2_Reverse>
			}
			Motor2_SetSpeed(percent);
 8001cd6:	88bb      	ldrh	r3, [r7, #4]
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7ff ffa7 	bl	8001c2c <Motor2_SetSpeed>
			break;
 8001cde:	e020      	b.n	8001d22 <Motor_Controller+0xbe>
		case ALL:
			if (Direction == S) {
 8001ce0:	79bb      	ldrb	r3, [r7, #6]
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	d104      	bne.n	8001cf0 <Motor_Controller+0x8c>
			    Motor1_Stop();
 8001ce6:	f7ff ff65 	bl	8001bb4 <Motor1_Stop>
			    Motor2_Stop();
 8001cea:	f7ff ff73 	bl	8001bd4 <Motor2_Stop>
				break;
 8001cee:	e018      	b.n	8001d22 <Motor_Controller+0xbe>
			}
			if (Direction == F) {
 8001cf0:	79bb      	ldrb	r3, [r7, #6]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d104      	bne.n	8001d00 <Motor_Controller+0x9c>
			    Motor1_Forward();
 8001cf6:	f7ff ff1d 	bl	8001b34 <Motor1_Forward>
			    Motor2_Forward();
 8001cfa:	f7ff ff2b 	bl	8001b54 <Motor2_Forward>
 8001cfe:	e003      	b.n	8001d08 <Motor_Controller+0xa4>
			}
			else {
			    Motor1_Reverse();
 8001d00:	f7ff ff38 	bl	8001b74 <Motor1_Reverse>
			    Motor2_Reverse();
 8001d04:	f7ff ff46 	bl	8001b94 <Motor2_Reverse>
			}
		    Motor1_SetSpeed(percent);
 8001d08:	88bb      	ldrh	r3, [r7, #4]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7ff ff72 	bl	8001bf4 <Motor1_SetSpeed>
		    Motor2_SetSpeed(percent);
 8001d10:	88bb      	ldrh	r3, [r7, #4]
 8001d12:	4618      	mov	r0, r3
 8001d14:	f7ff ff8a 	bl	8001c2c <Motor2_SetSpeed>
			break;
 8001d18:	e003      	b.n	8001d22 <Motor_Controller+0xbe>
		default:
			printf("Control Motor Error!\r\n");
 8001d1a:	4804      	ldr	r0, [pc, #16]	@ (8001d2c <Motor_Controller+0xc8>)
 8001d1c:	f00c fb18 	bl	800e350 <puts>
			break;
 8001d20:	bf00      	nop
	}
}
 8001d22:	bf00      	nop
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	080113c8 	.word	0x080113c8

08001d30 <Motor_getPercent>:

//	*MT->Rotational_Speed = delta_cnt;
}

void Motor_getPercent(Motor_TypeDef *MT, double PID_Output)
{
 8001d30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d32:	b087      	sub	sp, #28
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6178      	str	r0, [r7, #20]
 8001d38:	ed87 0b02 	vstr	d0, [r7, #8]
	MT->dir = PID_Output < 0 ? F : R;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	461e      	mov	r6, r3
 8001d40:	f04f 0200 	mov.w	r2, #0
 8001d44:	f04f 0300 	mov.w	r3, #0
 8001d48:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001d4c:	f7fe fed6 	bl	8000afc <__aeabi_dcmplt>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d101      	bne.n	8001d5a <Motor_getPercent+0x2a>
 8001d56:	2300      	movs	r3, #0
 8001d58:	461e      	mov	r6, r3
 8001d5a:	b2f3      	uxtb	r3, r6
 8001d5c:	f083 0301 	eor.w	r3, r3, #1
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	b29a      	uxth	r2, r3
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	809a      	strh	r2, [r3, #4]
//	MT->per = tanh(0.01 * fabs(PID_Output)) * PERCENT_MAX;

	MT->per = fabs(PID_Output) > PERCENT_MAX ? PERCENT_MAX : fabs(PID_Output);
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	603b      	str	r3, [r7, #0]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001d72:	607b      	str	r3, [r7, #4]
 8001d74:	f04f 0200 	mov.w	r2, #0
 8001d78:	4b0c      	ldr	r3, [pc, #48]	@ (8001dac <Motor_getPercent+0x7c>)
 8001d7a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001d7e:	f7fe fedb 	bl	8000b38 <__aeabi_dcmpgt>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <Motor_getPercent+0x5c>
 8001d88:	2264      	movs	r2, #100	@ 0x64
 8001d8a:	e009      	b.n	8001da0 <Motor_getPercent+0x70>
 8001d8c:	68bc      	ldr	r4, [r7, #8]
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8001d94:	4620      	mov	r0, r4
 8001d96:	4629      	mov	r1, r5
 8001d98:	f7fe feee 	bl	8000b78 <__aeabi_d2iz>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	b21a      	sxth	r2, r3
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	805a      	strh	r2, [r3, #2]
}
 8001da4:	bf00      	nop
 8001da6:	371c      	adds	r7, #28
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001dac:	40590000 	.word	0x40590000

08001db0 <mpu6050_init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

void mpu6050_init(MPU6050_t *DataStruct, double *output)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b088      	sub	sp, #32
 8001db4:	af04      	add	r7, sp, #16
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	6039      	str	r1, [r7, #0]
	DataStruct->myOutput = output;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	683a      	ldr	r2, [r7, #0]
 8001dbe:	659a      	str	r2, [r3, #88]	@ 0x58
	uint8_t check; //dng  nhn gi tr ID cm bin (c t thanh ghi WHO_AM_I).
	uint8_t Data;
	HAL_Delay(100);
 8001dc0:	2064      	movs	r0, #100	@ 0x64
 8001dc2:	f001 f95f 	bl	8003084 <HAL_Delay>
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_AM_I_REG, I2C_MEMADD_SIZE_8BIT, &check, 1, i2c_timeout);
 8001dc6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dca:	9302      	str	r3, [sp, #8]
 8001dcc:	2301      	movs	r3, #1
 8001dce:	9301      	str	r3, [sp, #4]
 8001dd0:	f107 030f 	add.w	r3, r7, #15
 8001dd4:	9300      	str	r3, [sp, #0]
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	2275      	movs	r2, #117	@ 0x75
 8001dda:	21d0      	movs	r1, #208	@ 0xd0
 8001ddc:	4826      	ldr	r0, [pc, #152]	@ (8001e78 <mpu6050_init+0xc8>)
 8001dde:	f002 f851 	bl	8003e84 <HAL_I2C_Mem_Read>
	check_global = check;
 8001de2:	7bfa      	ldrb	r2, [r7, #15]
 8001de4:	4b25      	ldr	r3, [pc, #148]	@ (8001e7c <mpu6050_init+0xcc>)
 8001de6:	701a      	strb	r2, [r3, #0]
	if(check==104)
 8001de8:	7bfb      	ldrb	r3, [r7, #15]
 8001dea:	2b68      	cmp	r3, #104	@ 0x68
 8001dec:	d13f      	bne.n	8001e6e <mpu6050_init+0xbe>
		{
			Data=0;
 8001dee:	2300      	movs	r3, #0
 8001df0:	73bb      	strb	r3, [r7, #14]
			HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8001df2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001df6:	9302      	str	r3, [sp, #8]
 8001df8:	2301      	movs	r3, #1
 8001dfa:	9301      	str	r3, [sp, #4]
 8001dfc:	f107 030e 	add.w	r3, r7, #14
 8001e00:	9300      	str	r3, [sp, #0]
 8001e02:	2301      	movs	r3, #1
 8001e04:	226b      	movs	r2, #107	@ 0x6b
 8001e06:	21d0      	movs	r1, #208	@ 0xd0
 8001e08:	481b      	ldr	r0, [pc, #108]	@ (8001e78 <mpu6050_init+0xc8>)
 8001e0a:	f001 ff41 	bl	8003c90 <HAL_I2C_Mem_Write>

			Data=0x07;
 8001e0e:	2307      	movs	r3, #7
 8001e10:	73bb      	strb	r3, [r7, #14]
			HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8001e12:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e16:	9302      	str	r3, [sp, #8]
 8001e18:	2301      	movs	r3, #1
 8001e1a:	9301      	str	r3, [sp, #4]
 8001e1c:	f107 030e 	add.w	r3, r7, #14
 8001e20:	9300      	str	r3, [sp, #0]
 8001e22:	2301      	movs	r3, #1
 8001e24:	2219      	movs	r2, #25
 8001e26:	21d0      	movs	r1, #208	@ 0xd0
 8001e28:	4813      	ldr	r0, [pc, #76]	@ (8001e78 <mpu6050_init+0xc8>)
 8001e2a:	f001 ff31 	bl	8003c90 <HAL_I2C_Mem_Write>

			Data = 0x00;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	73bb      	strb	r3, [r7, #14]
			HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001e32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e36:	9302      	str	r3, [sp, #8]
 8001e38:	2301      	movs	r3, #1
 8001e3a:	9301      	str	r3, [sp, #4]
 8001e3c:	f107 030e 	add.w	r3, r7, #14
 8001e40:	9300      	str	r3, [sp, #0]
 8001e42:	2301      	movs	r3, #1
 8001e44:	221c      	movs	r2, #28
 8001e46:	21d0      	movs	r1, #208	@ 0xd0
 8001e48:	480b      	ldr	r0, [pc, #44]	@ (8001e78 <mpu6050_init+0xc8>)
 8001e4a:	f001 ff21 	bl	8003c90 <HAL_I2C_Mem_Write>


			Data = 0x00;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	73bb      	strb	r3, [r7, #14]
			HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001e52:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e56:	9302      	str	r3, [sp, #8]
 8001e58:	2301      	movs	r3, #1
 8001e5a:	9301      	str	r3, [sp, #4]
 8001e5c:	f107 030e 	add.w	r3, r7, #14
 8001e60:	9300      	str	r3, [sp, #0]
 8001e62:	2301      	movs	r3, #1
 8001e64:	221b      	movs	r2, #27
 8001e66:	21d0      	movs	r1, #208	@ 0xd0
 8001e68:	4803      	ldr	r0, [pc, #12]	@ (8001e78 <mpu6050_init+0xc8>)
 8001e6a:	f001 ff11 	bl	8003c90 <HAL_I2C_Mem_Write>
		else{

		}


}
 8001e6e:	bf00      	nop
 8001e70:	3710      	adds	r7, #16
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	20000394 	.word	0x20000394
 8001e7c:	200006a0 	.word	0x200006a0

08001e80 <Kalman_getAngle>:
	temp=(int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
	DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
}

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 8001e80:	b5b0      	push	{r4, r5, r7, lr}
 8001e82:	b096      	sub	sp, #88	@ 0x58
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	61f8      	str	r0, [r7, #28]
 8001e88:	ed87 0b04 	vstr	d0, [r7, #16]
 8001e8c:	ed87 1b02 	vstr	d1, [r7, #8]
 8001e90:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 8001e94:	69fb      	ldr	r3, [r7, #28]
 8001e96:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001e9a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001e9e:	f7fe fa03 	bl	80002a8 <__aeabi_dsub>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    Kalman->angle += dt * rate;
 8001eaa:	69fb      	ldr	r3, [r7, #28]
 8001eac:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001eb0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001eb4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001eb8:	f7fe fbae 	bl	8000618 <__aeabi_dmul>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	460b      	mov	r3, r1
 8001ec0:	4620      	mov	r0, r4
 8001ec2:	4629      	mov	r1, r5
 8001ec4:	f7fe f9f2 	bl	80002ac <__adddf3>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	460b      	mov	r3, r1
 8001ecc:	69f9      	ldr	r1, [r7, #28]
 8001ece:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 8001ed2:	69fb      	ldr	r3, [r7, #28]
 8001ed4:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8001ed8:	69fb      	ldr	r3, [r7, #28]
 8001eda:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8001ede:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001ee2:	f7fe fb99 	bl	8000618 <__aeabi_dmul>
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	460b      	mov	r3, r1
 8001eea:	4610      	mov	r0, r2
 8001eec:	4619      	mov	r1, r3
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001ef4:	f7fe f9d8 	bl	80002a8 <__aeabi_dsub>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	460b      	mov	r3, r1
 8001efc:	4610      	mov	r0, r2
 8001efe:	4619      	mov	r1, r3
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001f06:	f7fe f9cf 	bl	80002a8 <__aeabi_dsub>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	460b      	mov	r3, r1
 8001f0e:	4610      	mov	r0, r2
 8001f10:	4619      	mov	r1, r3
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f18:	f7fe f9c8 	bl	80002ac <__adddf3>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	460b      	mov	r3, r1
 8001f20:	4610      	mov	r0, r2
 8001f22:	4619      	mov	r1, r3
 8001f24:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001f28:	f7fe fb76 	bl	8000618 <__aeabi_dmul>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	460b      	mov	r3, r1
 8001f30:	4620      	mov	r0, r4
 8001f32:	4629      	mov	r1, r5
 8001f34:	f7fe f9ba 	bl	80002ac <__adddf3>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	69f9      	ldr	r1, [r7, #28]
 8001f3e:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8001f4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001f52:	f7fe fb61 	bl	8000618 <__aeabi_dmul>
 8001f56:	4602      	mov	r2, r0
 8001f58:	460b      	mov	r3, r1
 8001f5a:	4620      	mov	r0, r4
 8001f5c:	4629      	mov	r1, r5
 8001f5e:	f7fe f9a3 	bl	80002a8 <__aeabi_dsub>
 8001f62:	4602      	mov	r2, r0
 8001f64:	460b      	mov	r3, r1
 8001f66:	69f9      	ldr	r1, [r7, #28]
 8001f68:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8001f72:	69fb      	ldr	r3, [r7, #28]
 8001f74:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8001f78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001f7c:	f7fe fb4c 	bl	8000618 <__aeabi_dmul>
 8001f80:	4602      	mov	r2, r0
 8001f82:	460b      	mov	r3, r1
 8001f84:	4620      	mov	r0, r4
 8001f86:	4629      	mov	r1, r5
 8001f88:	f7fe f98e 	bl	80002a8 <__aeabi_dsub>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	460b      	mov	r3, r1
 8001f90:	69f9      	ldr	r1, [r7, #28]
 8001f92:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8001f96:	69fb      	ldr	r3, [r7, #28]
 8001f98:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8001f9c:	69fb      	ldr	r3, [r7, #28]
 8001f9e:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001fa2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001fa6:	f7fe fb37 	bl	8000618 <__aeabi_dmul>
 8001faa:	4602      	mov	r2, r0
 8001fac:	460b      	mov	r3, r1
 8001fae:	4620      	mov	r0, r4
 8001fb0:	4629      	mov	r1, r5
 8001fb2:	f7fe f97b 	bl	80002ac <__adddf3>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	460b      	mov	r3, r1
 8001fba:	69f9      	ldr	r1, [r7, #28]
 8001fbc:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 8001fc0:	69fb      	ldr	r3, [r7, #28]
 8001fc2:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8001fc6:	69fb      	ldr	r3, [r7, #28]
 8001fc8:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001fcc:	f7fe f96e 	bl	80002ac <__adddf3>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	460b      	mov	r3, r1
 8001fd4:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8001fde:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001fe2:	f7fe fc43 	bl	800086c <__aeabi_ddiv>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	460b      	mov	r3, r1
 8001fea:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 8001fee:	69fb      	ldr	r3, [r7, #28]
 8001ff0:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8001ff4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001ff8:	f7fe fc38 	bl	800086c <__aeabi_ddiv>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	460b      	mov	r3, r1
 8002000:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    double y = newAngle - Kalman->angle;
 8002004:	69fb      	ldr	r3, [r7, #28]
 8002006:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800200a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800200e:	f7fe f94b 	bl	80002a8 <__aeabi_dsub>
 8002012:	4602      	mov	r2, r0
 8002014:	460b      	mov	r3, r1
 8002016:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    Kalman->angle += K[0] * y;
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002020:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002024:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002028:	f7fe faf6 	bl	8000618 <__aeabi_dmul>
 800202c:	4602      	mov	r2, r0
 800202e:	460b      	mov	r3, r1
 8002030:	4620      	mov	r0, r4
 8002032:	4629      	mov	r1, r5
 8002034:	f7fe f93a 	bl	80002ac <__adddf3>
 8002038:	4602      	mov	r2, r0
 800203a:	460b      	mov	r3, r1
 800203c:	69f9      	ldr	r1, [r7, #28]
 800203e:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8002048:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800204c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002050:	f7fe fae2 	bl	8000618 <__aeabi_dmul>
 8002054:	4602      	mov	r2, r0
 8002056:	460b      	mov	r3, r1
 8002058:	4620      	mov	r0, r4
 800205a:	4629      	mov	r1, r5
 800205c:	f7fe f926 	bl	80002ac <__adddf3>
 8002060:	4602      	mov	r2, r0
 8002062:	460b      	mov	r3, r1
 8002064:	69f9      	ldr	r1, [r7, #28]
 8002066:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 800206a:	69fb      	ldr	r3, [r7, #28]
 800206c:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8002070:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double P01_temp = Kalman->P[0][1];
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800207a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 800207e:	69fb      	ldr	r3, [r7, #28]
 8002080:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8002084:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002088:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800208c:	f7fe fac4 	bl	8000618 <__aeabi_dmul>
 8002090:	4602      	mov	r2, r0
 8002092:	460b      	mov	r3, r1
 8002094:	4620      	mov	r0, r4
 8002096:	4629      	mov	r1, r5
 8002098:	f7fe f906 	bl	80002a8 <__aeabi_dsub>
 800209c:	4602      	mov	r2, r0
 800209e:	460b      	mov	r3, r1
 80020a0:	69f9      	ldr	r1, [r7, #28]
 80020a2:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 80020ac:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80020b0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80020b4:	f7fe fab0 	bl	8000618 <__aeabi_dmul>
 80020b8:	4602      	mov	r2, r0
 80020ba:	460b      	mov	r3, r1
 80020bc:	4620      	mov	r0, r4
 80020be:	4629      	mov	r1, r5
 80020c0:	f7fe f8f2 	bl	80002a8 <__aeabi_dsub>
 80020c4:	4602      	mov	r2, r0
 80020c6:	460b      	mov	r3, r1
 80020c8:	69f9      	ldr	r1, [r7, #28]
 80020ca:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 80020d4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80020d8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80020dc:	f7fe fa9c 	bl	8000618 <__aeabi_dmul>
 80020e0:	4602      	mov	r2, r0
 80020e2:	460b      	mov	r3, r1
 80020e4:	4620      	mov	r0, r4
 80020e6:	4629      	mov	r1, r5
 80020e8:	f7fe f8de 	bl	80002a8 <__aeabi_dsub>
 80020ec:	4602      	mov	r2, r0
 80020ee:	460b      	mov	r3, r1
 80020f0:	69f9      	ldr	r1, [r7, #28]
 80020f2:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 80020fc:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002100:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002104:	f7fe fa88 	bl	8000618 <__aeabi_dmul>
 8002108:	4602      	mov	r2, r0
 800210a:	460b      	mov	r3, r1
 800210c:	4620      	mov	r0, r4
 800210e:	4629      	mov	r1, r5
 8002110:	f7fe f8ca 	bl	80002a8 <__aeabi_dsub>
 8002114:	4602      	mov	r2, r0
 8002116:	460b      	mov	r3, r1
 8002118:	69f9      	ldr	r1, [r7, #28]
 800211a:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    return Kalman->angle;
 800211e:	69fb      	ldr	r3, [r7, #28]
 8002120:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002124:	ec43 2b17 	vmov	d7, r2, r3
};
 8002128:	eeb0 0a47 	vmov.f32	s0, s14
 800212c:	eef0 0a67 	vmov.f32	s1, s15
 8002130:	3758      	adds	r7, #88	@ 0x58
 8002132:	46bd      	mov	sp, r7
 8002134:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002138 <mpu6050_read_All>:

void mpu6050_read_All(MPU6050_t *DataStruct)
{
 8002138:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800213c:	b094      	sub	sp, #80	@ 0x50
 800213e:	af04      	add	r7, sp, #16
 8002140:	6078      	str	r0, [r7, #4]
	HAL_Delay(5);
 8002142:	2005      	movs	r0, #5
 8002144:	f000 ff9e 	bl	8003084 <HAL_Delay>
	uint8_t Rec_Data[14];
	res = HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, I2C_MEMADD_SIZE_8BIT, Rec_Data, 14 ,i2c_timeout);
 8002148:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800214c:	9302      	str	r3, [sp, #8]
 800214e:	230e      	movs	r3, #14
 8002150:	9301      	str	r3, [sp, #4]
 8002152:	f107 0308 	add.w	r3, r7, #8
 8002156:	9300      	str	r3, [sp, #0]
 8002158:	2301      	movs	r3, #1
 800215a:	223b      	movs	r2, #59	@ 0x3b
 800215c:	21d0      	movs	r1, #208	@ 0xd0
 800215e:	48a0      	ldr	r0, [pc, #640]	@ (80023e0 <mpu6050_read_All+0x2a8>)
 8002160:	f001 fe90 	bl	8003e84 <HAL_I2C_Mem_Read>
 8002164:	4603      	mov	r3, r0
 8002166:	461a      	mov	r2, r3
 8002168:	4b9e      	ldr	r3, [pc, #632]	@ (80023e4 <mpu6050_read_All+0x2ac>)
 800216a:	701a      	strb	r2, [r3, #0]


	if (res != HAL_OK)
 800216c:	4b9d      	ldr	r3, [pc, #628]	@ (80023e4 <mpu6050_read_All+0x2ac>)
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d00e      	beq.n	8002192 <mpu6050_read_All+0x5a>
	{
	    // Reset I2C bus nu b treo
		I2C_ResetBus();
 8002174:	f000 fa0c 	bl	8002590 <I2C_ResetBus>
	    HAL_I2C_DeInit(&hi2c1);
 8002178:	4899      	ldr	r0, [pc, #612]	@ (80023e0 <mpu6050_read_All+0x2a8>)
 800217a:	f001 fd59 	bl	8003c30 <HAL_I2C_DeInit>
	    HAL_Delay(3);
 800217e:	2003      	movs	r0, #3
 8002180:	f000 ff80 	bl	8003084 <HAL_Delay>
	    HAL_I2C_Init(&hi2c1);
 8002184:	4896      	ldr	r0, [pc, #600]	@ (80023e0 <mpu6050_read_All+0x2a8>)
 8002186:	f001 fc0f 	bl	80039a8 <HAL_I2C_Init>
	    check_global = 0;
 800218a:	4b97      	ldr	r3, [pc, #604]	@ (80023e8 <mpu6050_read_All+0x2b0>)
 800218c:	2200      	movs	r2, #0
 800218e:	701a      	strb	r2, [r3, #0]
 8002190:	e1e7      	b.n	8002562 <mpu6050_read_All+0x42a>

	    return;
	}
	else{
		 check_global = 104;
 8002192:	4b95      	ldr	r3, [pc, #596]	@ (80023e8 <mpu6050_read_All+0x2b0>)
 8002194:	2268      	movs	r2, #104	@ 0x68
 8002196:	701a      	strb	r2, [r3, #0]
	int16_t temp;

	//READ 14 bytes
//	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1 , Rec_Data, 14, i2c_timeout );

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 8002198:	7a3b      	ldrb	r3, [r7, #8]
 800219a:	b21b      	sxth	r3, r3
 800219c:	021b      	lsls	r3, r3, #8
 800219e:	b21a      	sxth	r2, r3
 80021a0:	7a7b      	ldrb	r3, [r7, #9]
 80021a2:	b21b      	sxth	r3, r3
 80021a4:	4313      	orrs	r3, r2
 80021a6:	b21a      	sxth	r2, r3
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 80021ac:	7abb      	ldrb	r3, [r7, #10]
 80021ae:	b21b      	sxth	r3, r3
 80021b0:	021b      	lsls	r3, r3, #8
 80021b2:	b21a      	sxth	r2, r3
 80021b4:	7afb      	ldrb	r3, [r7, #11]
 80021b6:	b21b      	sxth	r3, r3
 80021b8:	4313      	orrs	r3, r2
 80021ba:	b21a      	sxth	r2, r3
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 80021c0:	7b3b      	ldrb	r3, [r7, #12]
 80021c2:	b21b      	sxth	r3, r3
 80021c4:	021b      	lsls	r3, r3, #8
 80021c6:	b21a      	sxth	r2, r3
 80021c8:	7b7b      	ldrb	r3, [r7, #13]
 80021ca:	b21b      	sxth	r3, r3
 80021cc:	4313      	orrs	r3, r2
 80021ce:	b21a      	sxth	r2, r3
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 80021d4:	7bbb      	ldrb	r3, [r7, #14]
 80021d6:	b21b      	sxth	r3, r3
 80021d8:	021b      	lsls	r3, r3, #8
 80021da:	b21a      	sxth	r2, r3
 80021dc:	7bfb      	ldrb	r3, [r7, #15]
 80021de:	b21b      	sxth	r3, r3
 80021e0:	4313      	orrs	r3, r2
 80021e2:	86fb      	strh	r3, [r7, #54]	@ 0x36
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 80021e4:	7c3b      	ldrb	r3, [r7, #16]
 80021e6:	b21b      	sxth	r3, r3
 80021e8:	021b      	lsls	r3, r3, #8
 80021ea:	b21a      	sxth	r2, r3
 80021ec:	7c7b      	ldrb	r3, [r7, #17]
 80021ee:	b21b      	sxth	r3, r3
 80021f0:	4313      	orrs	r3, r2
 80021f2:	b21a      	sxth	r2, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 80021f8:	7cbb      	ldrb	r3, [r7, #18]
 80021fa:	b21b      	sxth	r3, r3
 80021fc:	021b      	lsls	r3, r3, #8
 80021fe:	b21a      	sxth	r2, r3
 8002200:	7cfb      	ldrb	r3, [r7, #19]
 8002202:	b21b      	sxth	r3, r3
 8002204:	4313      	orrs	r3, r2
 8002206:	b21a      	sxth	r2, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	845a      	strh	r2, [r3, #34]	@ 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 800220c:	7d3b      	ldrb	r3, [r7, #20]
 800220e:	b21b      	sxth	r3, r3
 8002210:	021b      	lsls	r3, r3, #8
 8002212:	b21a      	sxth	r2, r3
 8002214:	7d7b      	ldrb	r3, [r7, #21]
 8002216:	b21b      	sxth	r3, r3
 8002218:	4313      	orrs	r3, r2
 800221a:	b21a      	sxth	r2, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	849a      	strh	r2, [r3, #36]	@ 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002226:	4618      	mov	r0, r3
 8002228:	f7fe f98c 	bl	8000544 <__aeabi_i2d>
 800222c:	f04f 0200 	mov.w	r2, #0
 8002230:	4b6e      	ldr	r3, [pc, #440]	@ (80023ec <mpu6050_read_All+0x2b4>)
 8002232:	f7fe fb1b 	bl	800086c <__aeabi_ddiv>
 8002236:	4602      	mov	r2, r0
 8002238:	460b      	mov	r3, r1
 800223a:	6879      	ldr	r1, [r7, #4]
 800223c:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002246:	4618      	mov	r0, r3
 8002248:	f7fe f97c 	bl	8000544 <__aeabi_i2d>
 800224c:	f04f 0200 	mov.w	r2, #0
 8002250:	4b66      	ldr	r3, [pc, #408]	@ (80023ec <mpu6050_read_All+0x2b4>)
 8002252:	f7fe fb0b 	bl	800086c <__aeabi_ddiv>
 8002256:	4602      	mov	r2, r0
 8002258:	460b      	mov	r3, r1
 800225a:	6879      	ldr	r1, [r7, #4]
 800225c:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002266:	4618      	mov	r0, r3
 8002268:	f7fe f96c 	bl	8000544 <__aeabi_i2d>
 800226c:	a356      	add	r3, pc, #344	@ (adr r3, 80023c8 <mpu6050_read_All+0x290>)
 800226e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002272:	f7fe fafb 	bl	800086c <__aeabi_ddiv>
 8002276:	4602      	mov	r2, r0
 8002278:	460b      	mov	r3, r1
 800227a:	6879      	ldr	r1, [r7, #4]
 800227c:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 8002280:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8002284:	ee07 3a90 	vmov	s15, r3
 8002288:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800228c:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80023f0 <mpu6050_read_All+0x2b8>
 8002290:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002294:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 80023f4 <mpu6050_read_All+0x2bc>
 8002298:	ee77 7a87 	vadd.f32	s15, s15, s14
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80022a8:	4618      	mov	r0, r3
 80022aa:	f7fe f94b 	bl	8000544 <__aeabi_i2d>
 80022ae:	a348      	add	r3, pc, #288	@ (adr r3, 80023d0 <mpu6050_read_All+0x298>)
 80022b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022b4:	f7fe fada 	bl	800086c <__aeabi_ddiv>
 80022b8:	4602      	mov	r2, r0
 80022ba:	460b      	mov	r3, r1
 80022bc:	6879      	ldr	r1, [r7, #4]
 80022be:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 80022c8:	4618      	mov	r0, r3
 80022ca:	f7fe f93b 	bl	8000544 <__aeabi_i2d>
 80022ce:	a340      	add	r3, pc, #256	@ (adr r3, 80023d0 <mpu6050_read_All+0x298>)
 80022d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022d4:	f7fe faca 	bl	800086c <__aeabi_ddiv>
 80022d8:	4602      	mov	r2, r0
 80022da:	460b      	mov	r3, r1
 80022dc:	6879      	ldr	r1, [r7, #4]
 80022de:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7fe f92b 	bl	8000544 <__aeabi_i2d>
 80022ee:	a338      	add	r3, pc, #224	@ (adr r3, 80023d0 <mpu6050_read_All+0x298>)
 80022f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022f4:	f7fe faba 	bl	800086c <__aeabi_ddiv>
 80022f8:	4602      	mov	r2, r0
 80022fa:	460b      	mov	r3, r1
 80022fc:	6879      	ldr	r1, [r7, #4]
 80022fe:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer)/1000;
 8002302:	f000 feb3 	bl	800306c <HAL_GetTick>
 8002306:	4602      	mov	r2, r0
 8002308:	4b3b      	ldr	r3, [pc, #236]	@ (80023f8 <mpu6050_read_All+0x2c0>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	4618      	mov	r0, r3
 8002310:	f7fe f908 	bl	8000524 <__aeabi_ui2d>
 8002314:	f04f 0200 	mov.w	r2, #0
 8002318:	4b38      	ldr	r3, [pc, #224]	@ (80023fc <mpu6050_read_All+0x2c4>)
 800231a:	f7fe faa7 	bl	800086c <__aeabi_ddiv>
 800231e:	4602      	mov	r2, r0
 8002320:	460b      	mov	r3, r1
 8002322:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    timer= HAL_GetTick();
 8002326:	f000 fea1 	bl	800306c <HAL_GetTick>
 800232a:	4603      	mov	r3, r0
 800232c:	4a32      	ldr	r2, [pc, #200]	@ (80023f8 <mpu6050_read_All+0x2c0>)
 800232e:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
    		DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002336:	461a      	mov	r2, r3
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800233e:	fb03 f202 	mul.w	r2, r3, r2
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002348:	4619      	mov	r1, r3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002350:	fb01 f303 	mul.w	r3, r1, r3
 8002354:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 8002356:	4618      	mov	r0, r3
 8002358:	f7fe f8f4 	bl	8000544 <__aeabi_i2d>
 800235c:	4602      	mov	r2, r0
 800235e:	460b      	mov	r3, r1
 8002360:	ec43 2b10 	vmov	d0, r2, r3
 8002364:	f00e fc4c 	bl	8010c00 <sqrt>
 8002368:	ed87 0b08 	vstr	d0, [r7, #32]
    if(roll_sqrt != 0.0)
 800236c:	f04f 0200 	mov.w	r2, #0
 8002370:	f04f 0300 	mov.w	r3, #0
 8002374:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002378:	f7fe fbb6 	bl	8000ae8 <__aeabi_dcmpeq>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d13e      	bne.n	8002400 <mpu6050_read_All+0x2c8>
    {
    	roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002388:	4618      	mov	r0, r3
 800238a:	f7fe f8db 	bl	8000544 <__aeabi_i2d>
 800238e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002392:	f7fe fa6b 	bl	800086c <__aeabi_ddiv>
 8002396:	4602      	mov	r2, r0
 8002398:	460b      	mov	r3, r1
 800239a:	ec43 2b17 	vmov	d7, r2, r3
 800239e:	eeb0 0a47 	vmov.f32	s0, s14
 80023a2:	eef0 0a67 	vmov.f32	s1, s15
 80023a6:	f00e fc57 	bl	8010c58 <atan>
 80023aa:	ec51 0b10 	vmov	r0, r1, d0
 80023ae:	a30a      	add	r3, pc, #40	@ (adr r3, 80023d8 <mpu6050_read_All+0x2a0>)
 80023b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023b4:	f7fe f930 	bl	8000618 <__aeabi_dmul>
 80023b8:	4602      	mov	r2, r0
 80023ba:	460b      	mov	r3, r1
 80023bc:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 80023c0:	e024      	b.n	800240c <mpu6050_read_All+0x2d4>
 80023c2:	bf00      	nop
 80023c4:	f3af 8000 	nop.w
 80023c8:	00000000 	.word	0x00000000
 80023cc:	40cc2900 	.word	0x40cc2900
 80023d0:	00000000 	.word	0x00000000
 80023d4:	40606000 	.word	0x40606000
 80023d8:	1a63c1f8 	.word	0x1a63c1f8
 80023dc:	404ca5dc 	.word	0x404ca5dc
 80023e0:	20000394 	.word	0x20000394
 80023e4:	2000069f 	.word	0x2000069f
 80023e8:	200006a0 	.word	0x200006a0
 80023ec:	40d00000 	.word	0x40d00000
 80023f0:	43aa0000 	.word	0x43aa0000
 80023f4:	42121eb8 	.word	0x42121eb8
 80023f8:	200006b8 	.word	0x200006b8
 80023fc:	408f4000 	.word	0x408f4000

    }
    else
    {
    	roll=0.0;
 8002400:	f04f 0200 	mov.w	r2, #0
 8002404:	f04f 0300 	mov.w	r3, #0
 8002408:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    }

    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002412:	425b      	negs	r3, r3
 8002414:	4618      	mov	r0, r3
 8002416:	f7fe f895 	bl	8000544 <__aeabi_i2d>
 800241a:	4682      	mov	sl, r0
 800241c:	468b      	mov	fp, r1
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002424:	4618      	mov	r0, r3
 8002426:	f7fe f88d 	bl	8000544 <__aeabi_i2d>
 800242a:	4602      	mov	r2, r0
 800242c:	460b      	mov	r3, r1
 800242e:	ec43 2b11 	vmov	d1, r2, r3
 8002432:	ec4b ab10 	vmov	d0, sl, fp
 8002436:	f00e fbe1 	bl	8010bfc <atan2>
 800243a:	ec51 0b10 	vmov	r0, r1, d0
 800243e:	a352      	add	r3, pc, #328	@ (adr r3, 8002588 <mpu6050_read_All+0x450>)
 8002440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002444:	f7fe f8e8 	bl	8000618 <__aeabi_dmul>
 8002448:	4602      	mov	r2, r0
 800244a:	460b      	mov	r3, r1
 800244c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 8002450:	f04f 0200 	mov.w	r2, #0
 8002454:	4b46      	ldr	r3, [pc, #280]	@ (8002570 <mpu6050_read_All+0x438>)
 8002456:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800245a:	f7fe fb4f 	bl	8000afc <__aeabi_dcmplt>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d00a      	beq.n	800247a <mpu6050_read_All+0x342>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800246a:	f04f 0200 	mov.w	r2, #0
 800246e:	4b41      	ldr	r3, [pc, #260]	@ (8002574 <mpu6050_read_All+0x43c>)
 8002470:	f7fe fb62 	bl	8000b38 <__aeabi_dcmpgt>
 8002474:	4603      	mov	r3, r0
 8002476:	2b00      	cmp	r3, #0
 8002478:	d114      	bne.n	80024a4 <mpu6050_read_All+0x36c>
 800247a:	f04f 0200 	mov.w	r2, #0
 800247e:	4b3d      	ldr	r3, [pc, #244]	@ (8002574 <mpu6050_read_All+0x43c>)
 8002480:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002484:	f7fe fb58 	bl	8000b38 <__aeabi_dcmpgt>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d015      	beq.n	80024ba <mpu6050_read_All+0x382>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8002494:	f04f 0200 	mov.w	r2, #0
 8002498:	4b35      	ldr	r3, [pc, #212]	@ (8002570 <mpu6050_read_All+0x438>)
 800249a:	f7fe fb2f 	bl	8000afc <__aeabi_dcmplt>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d00a      	beq.n	80024ba <mpu6050_read_All+0x382>
    {
    	KalmanY.angle = pitch;
 80024a4:	4934      	ldr	r1, [pc, #208]	@ (8002578 <mpu6050_read_All+0x440>)
 80024a6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024aa:	e9c1 2306 	strd	r2, r3, [r1, #24]
    	DataStruct->KalmanAngleY = pitch;
 80024ae:	6879      	ldr	r1, [r7, #4]
 80024b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024b4:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 80024b8:	e014      	b.n	80024e4 <mpu6050_read_All+0x3ac>
    }
    else
    {
    	DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	ed93 7b0c 	vldr	d7, [r3, #48]	@ 0x30
 80024c0:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 80024c4:	eeb0 1a47 	vmov.f32	s2, s14
 80024c8:	eef0 1a67 	vmov.f32	s3, s15
 80024cc:	ed97 0b06 	vldr	d0, [r7, #24]
 80024d0:	4829      	ldr	r0, [pc, #164]	@ (8002578 <mpu6050_read_All+0x440>)
 80024d2:	f7ff fcd5 	bl	8001e80 <Kalman_getAngle>
 80024d6:	eeb0 7a40 	vmov.f32	s14, s0
 80024da:	eef0 7a60 	vmov.f32	s15, s1
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	ed83 7b14 	vstr	d7, [r3, #80]	@ 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 80024ea:	4690      	mov	r8, r2
 80024ec:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 80024f0:	f04f 0200 	mov.w	r2, #0
 80024f4:	4b1f      	ldr	r3, [pc, #124]	@ (8002574 <mpu6050_read_All+0x43c>)
 80024f6:	4640      	mov	r0, r8
 80024f8:	4649      	mov	r1, r9
 80024fa:	f7fe fb1d 	bl	8000b38 <__aeabi_dcmpgt>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d008      	beq.n	8002516 <mpu6050_read_All+0x3de>
    {
            DataStruct->Gx = -DataStruct->Gx;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800250a:	4614      	mov	r4, r2
 800250c:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	e9c3 450a 	strd	r4, r5, [r3, #40]	@ 0x28
    }
    readroll = roll;
 8002516:	4919      	ldr	r1, [pc, #100]	@ (800257c <mpu6050_read_All+0x444>)
 8002518:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800251c:	e9c1 2300 	strd	r2, r3, [r1]
    readpick=pitch;
 8002520:	4917      	ldr	r1, [pc, #92]	@ (8002580 <mpu6050_read_All+0x448>)
 8002522:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002526:	e9c1 2300 	strd	r2, r3, [r1]
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 8002530:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 8002534:	eeb0 1a47 	vmov.f32	s2, s14
 8002538:	eef0 1a67 	vmov.f32	s3, s15
 800253c:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 8002540:	4810      	ldr	r0, [pc, #64]	@ (8002584 <mpu6050_read_All+0x44c>)
 8002542:	f7ff fc9d 	bl	8001e80 <Kalman_getAngle>
 8002546:	eeb0 7a40 	vmov.f32	s14, s0
 800254a:	eef0 7a60 	vmov.f32	s15, s1
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	ed83 7b12 	vstr	d7, [r3, #72]	@ 0x48
    *DataStruct->myOutput = DataStruct->KalmanAngleX;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 800255e:	e9c1 2300 	strd	r2, r3, [r1]
}
 8002562:	3740      	adds	r7, #64	@ 0x40
 8002564:	46bd      	mov	sp, r7
 8002566:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800256a:	bf00      	nop
 800256c:	f3af 8000 	nop.w
 8002570:	c0568000 	.word	0xc0568000
 8002574:	40568000 	.word	0x40568000
 8002578:	20000068 	.word	0x20000068
 800257c:	200006a8 	.word	0x200006a8
 8002580:	200006b0 	.word	0x200006b0
 8002584:	20000020 	.word	0x20000020
 8002588:	1a63c1f8 	.word	0x1a63c1f8
 800258c:	404ca5dc 	.word	0x404ca5dc

08002590 <I2C_ResetBus>:
void I2C_ResetBus(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b086      	sub	sp, #24
 8002594:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002596:	463b      	mov	r3, r7
 8002598:	2200      	movs	r2, #0
 800259a:	601a      	str	r2, [r3, #0]
 800259c:	605a      	str	r2, [r3, #4]
 800259e:	609a      	str	r2, [r3, #8]
 80025a0:	60da      	str	r2, [r3, #12]
 80025a2:	611a      	str	r2, [r3, #16]

    // Chuyn PB6=SCL, PB7=SDA sang Output Open-Drain
    GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 80025a4:	23c0      	movs	r3, #192	@ 0xc0
 80025a6:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80025a8:	2311      	movs	r3, #17
 80025aa:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025ac:	2301      	movs	r3, #1
 80025ae:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025b0:	2302      	movs	r3, #2
 80025b2:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025b4:	463b      	mov	r3, r7
 80025b6:	4619      	mov	r1, r3
 80025b8:	482a      	ldr	r0, [pc, #168]	@ (8002664 <I2C_ResetBus+0xd4>)
 80025ba:	f000 ff2b 	bl	8003414 <HAL_GPIO_Init>

    // m bo SDA = HIGH trc khi bt u (ko ln)
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 80025be:	2201      	movs	r2, #1
 80025c0:	2180      	movs	r1, #128	@ 0x80
 80025c2:	4828      	ldr	r0, [pc, #160]	@ (8002664 <I2C_ResetBus+0xd4>)
 80025c4:	f001 f9d6 	bl	8003974 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80025c8:	2001      	movs	r0, #1
 80025ca:	f000 fd5b 	bl	8003084 <HAL_Delay>

    // To ti a 9 xung clock, nu SDA vn b ko thp th c gii phng
    for (int i = 0; i < 9; i++)
 80025ce:	2300      	movs	r3, #0
 80025d0:	617b      	str	r3, [r7, #20]
 80025d2:	e019      	b.n	8002608 <I2C_ResetBus+0x78>
    {
        // Nu SDA  high -> bus  gii phng, dng sm
        if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7) == GPIO_PIN_SET) break;
 80025d4:	2180      	movs	r1, #128	@ 0x80
 80025d6:	4823      	ldr	r0, [pc, #140]	@ (8002664 <I2C_ResetBus+0xd4>)
 80025d8:	f001 f9b4 	bl	8003944 <HAL_GPIO_ReadPin>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d016      	beq.n	8002610 <I2C_ResetBus+0x80>

        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 80025e2:	2201      	movs	r2, #1
 80025e4:	2140      	movs	r1, #64	@ 0x40
 80025e6:	481f      	ldr	r0, [pc, #124]	@ (8002664 <I2C_ResetBus+0xd4>)
 80025e8:	f001 f9c4 	bl	8003974 <HAL_GPIO_WritePin>
        HAL_Delay(1);
 80025ec:	2001      	movs	r0, #1
 80025ee:	f000 fd49 	bl	8003084 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80025f2:	2200      	movs	r2, #0
 80025f4:	2140      	movs	r1, #64	@ 0x40
 80025f6:	481b      	ldr	r0, [pc, #108]	@ (8002664 <I2C_ResetBus+0xd4>)
 80025f8:	f001 f9bc 	bl	8003974 <HAL_GPIO_WritePin>
        HAL_Delay(1);
 80025fc:	2001      	movs	r0, #1
 80025fe:	f000 fd41 	bl	8003084 <HAL_Delay>
    for (int i = 0; i < 9; i++)
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	3301      	adds	r3, #1
 8002606:	617b      	str	r3, [r7, #20]
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	2b08      	cmp	r3, #8
 800260c:	dde2      	ble.n	80025d4 <I2C_ResetBus+0x44>
 800260e:	e000      	b.n	8002612 <I2C_ResetBus+0x82>
        if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7) == GPIO_PIN_SET) break;
 8002610:	bf00      	nop
    }

    // Pht STOP condition: SDA low -> SCL high -> SDA high
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8002612:	2200      	movs	r2, #0
 8002614:	2180      	movs	r1, #128	@ 0x80
 8002616:	4813      	ldr	r0, [pc, #76]	@ (8002664 <I2C_ResetBus+0xd4>)
 8002618:	f001 f9ac 	bl	8003974 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800261c:	2001      	movs	r0, #1
 800261e:	f000 fd31 	bl	8003084 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8002622:	2201      	movs	r2, #1
 8002624:	2140      	movs	r1, #64	@ 0x40
 8002626:	480f      	ldr	r0, [pc, #60]	@ (8002664 <I2C_ResetBus+0xd4>)
 8002628:	f001 f9a4 	bl	8003974 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800262c:	2001      	movs	r0, #1
 800262e:	f000 fd29 	bl	8003084 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8002632:	2201      	movs	r2, #1
 8002634:	2180      	movs	r1, #128	@ 0x80
 8002636:	480b      	ldr	r0, [pc, #44]	@ (8002664 <I2C_ResetBus+0xd4>)
 8002638:	f001 f99c 	bl	8003974 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800263c:	2001      	movs	r0, #1
 800263e:	f000 fd21 	bl	8003084 <HAL_Delay>

    // Tr li chn v I2C AF
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002642:	2312      	movs	r3, #18
 8002644:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002646:	2300      	movs	r3, #0
 8002648:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800264a:	2302      	movs	r3, #2
 800264c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800264e:	2304      	movs	r3, #4
 8002650:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002652:	463b      	mov	r3, r7
 8002654:	4619      	mov	r1, r3
 8002656:	4803      	ldr	r0, [pc, #12]	@ (8002664 <I2C_ResetBus+0xd4>)
 8002658:	f000 fedc 	bl	8003414 <HAL_GPIO_Init>
}
 800265c:	bf00      	nop
 800265e:	3718      	adds	r7, #24
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	40020400 	.word	0x40020400

08002668 <PID_Init>:
 */

#include "PID.h"

void PID_Init(PID_TypeDef *PID, double* input, double* output, double* setpoint, float Kp, float Ki, float Kd, uint32_t SampleTime)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b088      	sub	sp, #32
 800266c:	af00      	add	r7, sp, #0
 800266e:	61f8      	str	r0, [r7, #28]
 8002670:	61b9      	str	r1, [r7, #24]
 8002672:	617a      	str	r2, [r7, #20]
 8002674:	613b      	str	r3, [r7, #16]
 8002676:	ed87 0a03 	vstr	s0, [r7, #12]
 800267a:	edc7 0a02 	vstr	s1, [r7, #8]
 800267e:	ed87 1a01 	vstr	s2, [r7, #4]
    PID->MyInput = input;
 8002682:	69fb      	ldr	r3, [r7, #28]
 8002684:	69ba      	ldr	r2, [r7, #24]
 8002686:	61da      	str	r2, [r3, #28]
    PID->MyOutput = output;
 8002688:	69fb      	ldr	r3, [r7, #28]
 800268a:	697a      	ldr	r2, [r7, #20]
 800268c:	621a      	str	r2, [r3, #32]
    PID->MySetpoint = setpoint;
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	693a      	ldr	r2, [r7, #16]
 8002692:	625a      	str	r2, [r3, #36]	@ 0x24

    setSampleTime(PID, SampleTime);
 8002694:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002696:	69f8      	ldr	r0, [r7, #28]
 8002698:	f000 f815 	bl	80026c6 <setSampleTime>
    setTunings(PID, Kp, Ki, Kd);
 800269c:	ed97 1a01 	vldr	s2, [r7, #4]
 80026a0:	edd7 0a02 	vldr	s1, [r7, #8]
 80026a4:	ed97 0a03 	vldr	s0, [r7, #12]
 80026a8:	69f8      	ldr	r0, [r7, #28]
 80026aa:	f000 f81b 	bl	80026e4 <setTunings>

    PID->LastTime = GetTime() - PID->SampleTime;
 80026ae:	f000 fcdd 	bl	800306c <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	69fb      	ldr	r3, [r7, #28]
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	1ad2      	subs	r2, r2, r3
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	611a      	str	r2, [r3, #16]
}
 80026be:	bf00      	nop
 80026c0:	3720      	adds	r7, #32
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}

080026c6 <setSampleTime>:

void setSampleTime(PID_TypeDef *PID, uint32_t NewSampleTime){
 80026c6:	b480      	push	{r7}
 80026c8:	b083      	sub	sp, #12
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	6078      	str	r0, [r7, #4]
 80026ce:	6039      	str	r1, [r7, #0]
    PID->SampleTime = NewSampleTime;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	683a      	ldr	r2, [r7, #0]
 80026d4:	60da      	str	r2, [r3, #12]
}
 80026d6:	bf00      	nop
 80026d8:	370c      	adds	r7, #12
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr
	...

080026e4 <setTunings>:

void setTunings(PID_TypeDef *PID, float Kp, float Ki, float Kd){
 80026e4:	b480      	push	{r7}
 80026e6:	b087      	sub	sp, #28
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	ed87 0a02 	vstr	s0, [r7, #8]
 80026f0:	edc7 0a01 	vstr	s1, [r7, #4]
 80026f4:	ed87 1a00 	vstr	s2, [r7]
    float SampleTimeInSec = (float)PID->SampleTime / 1000;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	68db      	ldr	r3, [r3, #12]
 80026fc:	ee07 3a90 	vmov	s15, r3
 8002700:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002704:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8002748 <setTunings+0x64>
 8002708:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800270c:	edc7 7a05 	vstr	s15, [r7, #20]

    PID->Kp = Kp;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	68ba      	ldr	r2, [r7, #8]
 8002714:	601a      	str	r2, [r3, #0]
    PID->Ki = Ki * SampleTimeInSec;
 8002716:	ed97 7a01 	vldr	s14, [r7, #4]
 800271a:	edd7 7a05 	vldr	s15, [r7, #20]
 800271e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	edc3 7a01 	vstr	s15, [r3, #4]
    PID->Kd = Kd / SampleTimeInSec;
 8002728:	edd7 6a00 	vldr	s13, [r7]
 800272c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002730:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	edc3 7a02 	vstr	s15, [r3, #8]
}
 800273a:	bf00      	nop
 800273c:	371c      	adds	r7, #28
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop
 8002748:	447a0000 	.word	0x447a0000

0800274c <setLimit>:

void setLimit(PID_TypeDef *PID, int16_t Integral_Max, int16_t Integral_Min, int16_t Output_Max, int16_t Output_Min)
{
 800274c:	b480      	push	{r7}
 800274e:	b085      	sub	sp, #20
 8002750:	af00      	add	r7, sp, #0
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	4608      	mov	r0, r1
 8002756:	4611      	mov	r1, r2
 8002758:	461a      	mov	r2, r3
 800275a:	4603      	mov	r3, r0
 800275c:	817b      	strh	r3, [r7, #10]
 800275e:	460b      	mov	r3, r1
 8002760:	813b      	strh	r3, [r7, #8]
 8002762:	4613      	mov	r3, r2
 8002764:	80fb      	strh	r3, [r7, #6]
    PID->Integral_Max = Integral_Max;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	897a      	ldrh	r2, [r7, #10]
 800276a:	829a      	strh	r2, [r3, #20]
    PID->Integral_Min = Integral_Min;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	893a      	ldrh	r2, [r7, #8]
 8002770:	82da      	strh	r2, [r3, #22]
    PID->Output_Max = Output_Max;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	88fa      	ldrh	r2, [r7, #6]
 8002776:	831a      	strh	r2, [r3, #24]
    PID->Output_Min = Output_Min;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	8b3a      	ldrh	r2, [r7, #24]
 800277c:	835a      	strh	r2, [r3, #26]
}
 800277e:	bf00      	nop
 8002780:	3714      	adds	r7, #20
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr

0800278a <computePID>:
void computePID(PID_TypeDef *PID){
 800278a:	b5b0      	push	{r4, r5, r7, lr}
 800278c:	b08e      	sub	sp, #56	@ 0x38
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
    uint32_t now = GetTime();
 8002792:	f000 fc6b 	bl	800306c <HAL_GetTick>
 8002796:	6378      	str	r0, [r7, #52]	@ 0x34
    uint32_t timeChange = now - PID->LastTime;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	691b      	ldr	r3, [r3, #16]
 800279c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800279e:	1ad3      	subs	r3, r2, r3
 80027a0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (timeChange >= PID->SampleTime){
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	68db      	ldr	r3, [r3, #12]
 80027a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80027a8:	429a      	cmp	r2, r3
 80027aa:	f0c0 80a9 	bcc.w	8002900 <computePID+0x176>
		double input = *(PID->MyInput);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	69db      	ldr	r3, [r3, #28]
 80027b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027b6:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		double setpoint = *(PID->MySetpoint);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027c2:	e9c7 2308 	strd	r2, r3, [r7, #32]
		double error = setpoint - input;
 80027c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80027ca:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80027ce:	f7fd fd6b 	bl	80002a8 <__aeabi_dsub>
 80027d2:	4602      	mov	r2, r0
 80027d4:	460b      	mov	r3, r1
 80027d6:	e9c7 2306 	strd	r2, r3, [r7, #24]

        PID->sumError += (double)(PID->Ki * error);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	4618      	mov	r0, r3
 80027e6:	f7fd febf 	bl	8000568 <__aeabi_f2d>
 80027ea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80027ee:	f7fd ff13 	bl	8000618 <__aeabi_dmul>
 80027f2:	4602      	mov	r2, r0
 80027f4:	460b      	mov	r3, r1
 80027f6:	4620      	mov	r0, r4
 80027f8:	4629      	mov	r1, r5
 80027fa:	f7fd fd57 	bl	80002ac <__adddf3>
 80027fe:	4602      	mov	r2, r0
 8002800:	460b      	mov	r3, r1
 8002802:	6879      	ldr	r1, [r7, #4]
 8002804:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
        if (PID->sumError > PID->Integral_Max) PID->sumError = PID->Integral_Max;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8002814:	4618      	mov	r0, r3
 8002816:	f7fd fe95 	bl	8000544 <__aeabi_i2d>
 800281a:	4602      	mov	r2, r0
 800281c:	460b      	mov	r3, r1
 800281e:	4620      	mov	r0, r4
 8002820:	4629      	mov	r1, r5
 8002822:	f7fe f989 	bl	8000b38 <__aeabi_dcmpgt>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d00a      	beq.n	8002842 <computePID+0xb8>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8002832:	4618      	mov	r0, r3
 8002834:	f7fd fe86 	bl	8000544 <__aeabi_i2d>
 8002838:	4602      	mov	r2, r0
 800283a:	460b      	mov	r3, r1
 800283c:	6879      	ldr	r1, [r7, #4]
 800283e:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
        if (PID->sumError < PID->Integral_Min) PID->sumError = PID->Integral_Min;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800284e:	4618      	mov	r0, r3
 8002850:	f7fd fe78 	bl	8000544 <__aeabi_i2d>
 8002854:	4602      	mov	r2, r0
 8002856:	460b      	mov	r3, r1
 8002858:	4620      	mov	r0, r4
 800285a:	4629      	mov	r1, r5
 800285c:	f7fe f94e 	bl	8000afc <__aeabi_dcmplt>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d00a      	beq.n	800287c <computePID+0xf2>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800286c:	4618      	mov	r0, r3
 800286e:	f7fd fe69 	bl	8000544 <__aeabi_i2d>
 8002872:	4602      	mov	r2, r0
 8002874:	460b      	mov	r3, r1
 8002876:	6879      	ldr	r1, [r7, #4]
 8002878:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28

        double dInput = (double)(error - PID->lastError);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8002882:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002886:	f7fd fd0f 	bl	80002a8 <__aeabi_dsub>
 800288a:	4602      	mov	r2, r0
 800288c:	460b      	mov	r3, r1
 800288e:	e9c7 2304 	strd	r2, r3, [r7, #16]

        double output = (double)(PID->Kp * error + PID->sumError + PID->Kd * dInput);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4618      	mov	r0, r3
 8002898:	f7fd fe66 	bl	8000568 <__aeabi_f2d>
 800289c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80028a0:	f7fd feba 	bl	8000618 <__aeabi_dmul>
 80028a4:	4602      	mov	r2, r0
 80028a6:	460b      	mov	r3, r1
 80028a8:	4610      	mov	r0, r2
 80028aa:	4619      	mov	r1, r3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80028b2:	f7fd fcfb 	bl	80002ac <__adddf3>
 80028b6:	4602      	mov	r2, r0
 80028b8:	460b      	mov	r3, r1
 80028ba:	4614      	mov	r4, r2
 80028bc:	461d      	mov	r5, r3
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	4618      	mov	r0, r3
 80028c4:	f7fd fe50 	bl	8000568 <__aeabi_f2d>
 80028c8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80028cc:	f7fd fea4 	bl	8000618 <__aeabi_dmul>
 80028d0:	4602      	mov	r2, r0
 80028d2:	460b      	mov	r3, r1
 80028d4:	4620      	mov	r0, r4
 80028d6:	4629      	mov	r1, r5
 80028d8:	f7fd fce8 	bl	80002ac <__adddf3>
 80028dc:	4602      	mov	r2, r0
 80028de:	460b      	mov	r3, r1
 80028e0:	e9c7 2302 	strd	r2, r3, [r7, #8]

        *PID->MyOutput = output;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6a19      	ldr	r1, [r3, #32]
 80028e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80028ec:	e9c1 2300 	strd	r2, r3, [r1]
        PID->lastError = error;
 80028f0:	6879      	ldr	r1, [r7, #4]
 80028f2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80028f6:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
        PID->LastTime = now;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80028fe:	611a      	str	r2, [r3, #16]
    }
}
 8002900:	bf00      	nop
 8002902:	3738      	adds	r7, #56	@ 0x38
 8002904:	46bd      	mov	sp, r7
 8002906:	bdb0      	pop	{r4, r5, r7, pc}

08002908 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002908:	b480      	push	{r7}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800290e:	2300      	movs	r3, #0
 8002910:	607b      	str	r3, [r7, #4]
 8002912:	4b10      	ldr	r3, [pc, #64]	@ (8002954 <HAL_MspInit+0x4c>)
 8002914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002916:	4a0f      	ldr	r2, [pc, #60]	@ (8002954 <HAL_MspInit+0x4c>)
 8002918:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800291c:	6453      	str	r3, [r2, #68]	@ 0x44
 800291e:	4b0d      	ldr	r3, [pc, #52]	@ (8002954 <HAL_MspInit+0x4c>)
 8002920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002922:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002926:	607b      	str	r3, [r7, #4]
 8002928:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800292a:	2300      	movs	r3, #0
 800292c:	603b      	str	r3, [r7, #0]
 800292e:	4b09      	ldr	r3, [pc, #36]	@ (8002954 <HAL_MspInit+0x4c>)
 8002930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002932:	4a08      	ldr	r2, [pc, #32]	@ (8002954 <HAL_MspInit+0x4c>)
 8002934:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002938:	6413      	str	r3, [r2, #64]	@ 0x40
 800293a:	4b06      	ldr	r3, [pc, #24]	@ (8002954 <HAL_MspInit+0x4c>)
 800293c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002942:	603b      	str	r3, [r7, #0]
 8002944:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002946:	bf00      	nop
 8002948:	370c      	adds	r7, #12
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop
 8002954:	40023800 	.word	0x40023800

08002958 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b08a      	sub	sp, #40	@ 0x28
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002960:	f107 0314 	add.w	r3, r7, #20
 8002964:	2200      	movs	r2, #0
 8002966:	601a      	str	r2, [r3, #0]
 8002968:	605a      	str	r2, [r3, #4]
 800296a:	609a      	str	r2, [r3, #8]
 800296c:	60da      	str	r2, [r3, #12]
 800296e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a19      	ldr	r2, [pc, #100]	@ (80029dc <HAL_I2C_MspInit+0x84>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d12c      	bne.n	80029d4 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800297a:	2300      	movs	r3, #0
 800297c:	613b      	str	r3, [r7, #16]
 800297e:	4b18      	ldr	r3, [pc, #96]	@ (80029e0 <HAL_I2C_MspInit+0x88>)
 8002980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002982:	4a17      	ldr	r2, [pc, #92]	@ (80029e0 <HAL_I2C_MspInit+0x88>)
 8002984:	f043 0302 	orr.w	r3, r3, #2
 8002988:	6313      	str	r3, [r2, #48]	@ 0x30
 800298a:	4b15      	ldr	r3, [pc, #84]	@ (80029e0 <HAL_I2C_MspInit+0x88>)
 800298c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298e:	f003 0302 	and.w	r3, r3, #2
 8002992:	613b      	str	r3, [r7, #16]
 8002994:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002996:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800299a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800299c:	2312      	movs	r3, #18
 800299e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a0:	2300      	movs	r3, #0
 80029a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029a4:	2303      	movs	r3, #3
 80029a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80029a8:	2304      	movs	r3, #4
 80029aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029ac:	f107 0314 	add.w	r3, r7, #20
 80029b0:	4619      	mov	r1, r3
 80029b2:	480c      	ldr	r0, [pc, #48]	@ (80029e4 <HAL_I2C_MspInit+0x8c>)
 80029b4:	f000 fd2e 	bl	8003414 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80029b8:	2300      	movs	r3, #0
 80029ba:	60fb      	str	r3, [r7, #12]
 80029bc:	4b08      	ldr	r3, [pc, #32]	@ (80029e0 <HAL_I2C_MspInit+0x88>)
 80029be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c0:	4a07      	ldr	r2, [pc, #28]	@ (80029e0 <HAL_I2C_MspInit+0x88>)
 80029c2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80029c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80029c8:	4b05      	ldr	r3, [pc, #20]	@ (80029e0 <HAL_I2C_MspInit+0x88>)
 80029ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029d0:	60fb      	str	r3, [r7, #12]
 80029d2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80029d4:	bf00      	nop
 80029d6:	3728      	adds	r7, #40	@ 0x28
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	40005400 	.word	0x40005400
 80029e0:	40023800 	.word	0x40023800
 80029e4:	40020400 	.word	0x40020400

080029e8 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a0b      	ldr	r2, [pc, #44]	@ (8002a24 <HAL_I2C_MspDeInit+0x3c>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d10f      	bne.n	8002a1a <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80029fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002a28 <HAL_I2C_MspDeInit+0x40>)
 80029fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002a28 <HAL_I2C_MspDeInit+0x40>)
 8002a00:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002a04:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8002a06:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002a0a:	4808      	ldr	r0, [pc, #32]	@ (8002a2c <HAL_I2C_MspDeInit+0x44>)
 8002a0c:	f000 fe9e 	bl	800374c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8002a10:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002a14:	4805      	ldr	r0, [pc, #20]	@ (8002a2c <HAL_I2C_MspDeInit+0x44>)
 8002a16:	f000 fe99 	bl	800374c <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8002a1a:	bf00      	nop
 8002a1c:	3708      	adds	r7, #8
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	40005400 	.word	0x40005400
 8002a28:	40023800 	.word	0x40023800
 8002a2c:	40020400 	.word	0x40020400

08002a30 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b086      	sub	sp, #24
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a34      	ldr	r2, [pc, #208]	@ (8002b10 <HAL_TIM_Base_MspInit+0xe0>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d116      	bne.n	8002a70 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a42:	2300      	movs	r3, #0
 8002a44:	617b      	str	r3, [r7, #20]
 8002a46:	4b33      	ldr	r3, [pc, #204]	@ (8002b14 <HAL_TIM_Base_MspInit+0xe4>)
 8002a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a4a:	4a32      	ldr	r2, [pc, #200]	@ (8002b14 <HAL_TIM_Base_MspInit+0xe4>)
 8002a4c:	f043 0301 	orr.w	r3, r3, #1
 8002a50:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a52:	4b30      	ldr	r3, [pc, #192]	@ (8002b14 <HAL_TIM_Base_MspInit+0xe4>)
 8002a54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a56:	f003 0301 	and.w	r3, r3, #1
 8002a5a:	617b      	str	r3, [r7, #20]
 8002a5c:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002a5e:	2200      	movs	r2, #0
 8002a60:	2100      	movs	r1, #0
 8002a62:	2018      	movs	r0, #24
 8002a64:	f000 fc0d 	bl	8003282 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002a68:	2018      	movs	r0, #24
 8002a6a:	f000 fc26 	bl	80032ba <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002a6e:	e04a      	b.n	8002b06 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM2)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a78:	d10e      	bne.n	8002a98 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	613b      	str	r3, [r7, #16]
 8002a7e:	4b25      	ldr	r3, [pc, #148]	@ (8002b14 <HAL_TIM_Base_MspInit+0xe4>)
 8002a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a82:	4a24      	ldr	r2, [pc, #144]	@ (8002b14 <HAL_TIM_Base_MspInit+0xe4>)
 8002a84:	f043 0301 	orr.w	r3, r3, #1
 8002a88:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a8a:	4b22      	ldr	r3, [pc, #136]	@ (8002b14 <HAL_TIM_Base_MspInit+0xe4>)
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8e:	f003 0301 	and.w	r3, r3, #1
 8002a92:	613b      	str	r3, [r7, #16]
 8002a94:	693b      	ldr	r3, [r7, #16]
}
 8002a96:	e036      	b.n	8002b06 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM4)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a1e      	ldr	r2, [pc, #120]	@ (8002b18 <HAL_TIM_Base_MspInit+0xe8>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d116      	bne.n	8002ad0 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	60fb      	str	r3, [r7, #12]
 8002aa6:	4b1b      	ldr	r3, [pc, #108]	@ (8002b14 <HAL_TIM_Base_MspInit+0xe4>)
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aaa:	4a1a      	ldr	r2, [pc, #104]	@ (8002b14 <HAL_TIM_Base_MspInit+0xe4>)
 8002aac:	f043 0304 	orr.w	r3, r3, #4
 8002ab0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ab2:	4b18      	ldr	r3, [pc, #96]	@ (8002b14 <HAL_TIM_Base_MspInit+0xe4>)
 8002ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab6:	f003 0304 	and.w	r3, r3, #4
 8002aba:	60fb      	str	r3, [r7, #12]
 8002abc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002abe:	2200      	movs	r2, #0
 8002ac0:	2100      	movs	r1, #0
 8002ac2:	201e      	movs	r0, #30
 8002ac4:	f000 fbdd 	bl	8003282 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002ac8:	201e      	movs	r0, #30
 8002aca:	f000 fbf6 	bl	80032ba <HAL_NVIC_EnableIRQ>
}
 8002ace:	e01a      	b.n	8002b06 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM5)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a11      	ldr	r2, [pc, #68]	@ (8002b1c <HAL_TIM_Base_MspInit+0xec>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d115      	bne.n	8002b06 <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002ada:	2300      	movs	r3, #0
 8002adc:	60bb      	str	r3, [r7, #8]
 8002ade:	4b0d      	ldr	r3, [pc, #52]	@ (8002b14 <HAL_TIM_Base_MspInit+0xe4>)
 8002ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae2:	4a0c      	ldr	r2, [pc, #48]	@ (8002b14 <HAL_TIM_Base_MspInit+0xe4>)
 8002ae4:	f043 0308 	orr.w	r3, r3, #8
 8002ae8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002aea:	4b0a      	ldr	r3, [pc, #40]	@ (8002b14 <HAL_TIM_Base_MspInit+0xe4>)
 8002aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aee:	f003 0308 	and.w	r3, r3, #8
 8002af2:	60bb      	str	r3, [r7, #8]
 8002af4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002af6:	2200      	movs	r2, #0
 8002af8:	2100      	movs	r1, #0
 8002afa:	2032      	movs	r0, #50	@ 0x32
 8002afc:	f000 fbc1 	bl	8003282 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002b00:	2032      	movs	r0, #50	@ 0x32
 8002b02:	f000 fbda 	bl	80032ba <HAL_NVIC_EnableIRQ>
}
 8002b06:	bf00      	nop
 8002b08:	3718      	adds	r7, #24
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	40010000 	.word	0x40010000
 8002b14:	40023800 	.word	0x40023800
 8002b18:	40000800 	.word	0x40000800
 8002b1c:	40000c00 	.word	0x40000c00

08002b20 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b08a      	sub	sp, #40	@ 0x28
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b28:	f107 0314 	add.w	r3, r7, #20
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	601a      	str	r2, [r3, #0]
 8002b30:	605a      	str	r2, [r3, #4]
 8002b32:	609a      	str	r2, [r3, #8]
 8002b34:	60da      	str	r2, [r3, #12]
 8002b36:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a19      	ldr	r2, [pc, #100]	@ (8002ba4 <HAL_TIM_Encoder_MspInit+0x84>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d12b      	bne.n	8002b9a <HAL_TIM_Encoder_MspInit+0x7a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b42:	2300      	movs	r3, #0
 8002b44:	613b      	str	r3, [r7, #16]
 8002b46:	4b18      	ldr	r3, [pc, #96]	@ (8002ba8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b4a:	4a17      	ldr	r2, [pc, #92]	@ (8002ba8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002b4c:	f043 0302 	orr.w	r3, r3, #2
 8002b50:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b52:	4b15      	ldr	r3, [pc, #84]	@ (8002ba8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b56:	f003 0302 	and.w	r3, r3, #2
 8002b5a:	613b      	str	r3, [r7, #16]
 8002b5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b5e:	2300      	movs	r3, #0
 8002b60:	60fb      	str	r3, [r7, #12]
 8002b62:	4b11      	ldr	r3, [pc, #68]	@ (8002ba8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b66:	4a10      	ldr	r2, [pc, #64]	@ (8002ba8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002b68:	f043 0301 	orr.w	r3, r3, #1
 8002b6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b6e:	4b0e      	ldr	r3, [pc, #56]	@ (8002ba8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b72:	f003 0301 	and.w	r3, r3, #1
 8002b76:	60fb      	str	r3, [r7, #12]
 8002b78:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENCODER1_A_Pin|ENCODER1_B_Pin;
 8002b7a:	23c0      	movs	r3, #192	@ 0xc0
 8002b7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b7e:	2302      	movs	r3, #2
 8002b80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b82:	2300      	movs	r3, #0
 8002b84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b86:	2300      	movs	r3, #0
 8002b88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002b8a:	2302      	movs	r3, #2
 8002b8c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b8e:	f107 0314 	add.w	r3, r7, #20
 8002b92:	4619      	mov	r1, r3
 8002b94:	4805      	ldr	r0, [pc, #20]	@ (8002bac <HAL_TIM_Encoder_MspInit+0x8c>)
 8002b96:	f000 fc3d 	bl	8003414 <HAL_GPIO_Init>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002b9a:	bf00      	nop
 8002b9c:	3728      	adds	r7, #40	@ 0x28
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	40000400 	.word	0x40000400
 8002ba8:	40023800 	.word	0x40023800
 8002bac:	40020000 	.word	0x40020000

08002bb0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b08a      	sub	sp, #40	@ 0x28
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bb8:	f107 0314 	add.w	r3, r7, #20
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	601a      	str	r2, [r3, #0]
 8002bc0:	605a      	str	r2, [r3, #4]
 8002bc2:	609a      	str	r2, [r3, #8]
 8002bc4:	60da      	str	r2, [r3, #12]
 8002bc6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a24      	ldr	r2, [pc, #144]	@ (8002c60 <HAL_TIM_MspPostInit+0xb0>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d11f      	bne.n	8002c12 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	613b      	str	r3, [r7, #16]
 8002bd6:	4b23      	ldr	r3, [pc, #140]	@ (8002c64 <HAL_TIM_MspPostInit+0xb4>)
 8002bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bda:	4a22      	ldr	r2, [pc, #136]	@ (8002c64 <HAL_TIM_MspPostInit+0xb4>)
 8002bdc:	f043 0310 	orr.w	r3, r3, #16
 8002be0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002be2:	4b20      	ldr	r3, [pc, #128]	@ (8002c64 <HAL_TIM_MspPostInit+0xb4>)
 8002be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be6:	f003 0310 	and.w	r3, r3, #16
 8002bea:	613b      	str	r3, [r7, #16]
 8002bec:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ENA_Pin;
 8002bee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002bf2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bf4:	2302      	movs	r3, #2
 8002bf6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002c00:	2301      	movs	r3, #1
 8002c02:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ENA_GPIO_Port, &GPIO_InitStruct);
 8002c04:	f107 0314 	add.w	r3, r7, #20
 8002c08:	4619      	mov	r1, r3
 8002c0a:	4817      	ldr	r0, [pc, #92]	@ (8002c68 <HAL_TIM_MspPostInit+0xb8>)
 8002c0c:	f000 fc02 	bl	8003414 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002c10:	e022      	b.n	8002c58 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM2)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c1a:	d11d      	bne.n	8002c58 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	60fb      	str	r3, [r7, #12]
 8002c20:	4b10      	ldr	r3, [pc, #64]	@ (8002c64 <HAL_TIM_MspPostInit+0xb4>)
 8002c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c24:	4a0f      	ldr	r2, [pc, #60]	@ (8002c64 <HAL_TIM_MspPostInit+0xb4>)
 8002c26:	f043 0301 	orr.w	r3, r3, #1
 8002c2a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c2c:	4b0d      	ldr	r3, [pc, #52]	@ (8002c64 <HAL_TIM_MspPostInit+0xb4>)
 8002c2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c30:	f003 0301 	and.w	r3, r3, #1
 8002c34:	60fb      	str	r3, [r7, #12]
 8002c36:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENB_Pin;
 8002c38:	2320      	movs	r3, #32
 8002c3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c3c:	2302      	movs	r3, #2
 8002c3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c40:	2300      	movs	r3, #0
 8002c42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c44:	2300      	movs	r3, #0
 8002c46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ENB_GPIO_Port, &GPIO_InitStruct);
 8002c4c:	f107 0314 	add.w	r3, r7, #20
 8002c50:	4619      	mov	r1, r3
 8002c52:	4806      	ldr	r0, [pc, #24]	@ (8002c6c <HAL_TIM_MspPostInit+0xbc>)
 8002c54:	f000 fbde 	bl	8003414 <HAL_GPIO_Init>
}
 8002c58:	bf00      	nop
 8002c5a:	3728      	adds	r7, #40	@ 0x28
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	40010000 	.word	0x40010000
 8002c64:	40023800 	.word	0x40023800
 8002c68:	40021000 	.word	0x40021000
 8002c6c:	40020000 	.word	0x40020000

08002c70 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b08a      	sub	sp, #40	@ 0x28
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c78:	f107 0314 	add.w	r3, r7, #20
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	601a      	str	r2, [r3, #0]
 8002c80:	605a      	str	r2, [r3, #4]
 8002c82:	609a      	str	r2, [r3, #8]
 8002c84:	60da      	str	r2, [r3, #12]
 8002c86:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a1d      	ldr	r2, [pc, #116]	@ (8002d04 <HAL_UART_MspInit+0x94>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d133      	bne.n	8002cfa <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c92:	2300      	movs	r3, #0
 8002c94:	613b      	str	r3, [r7, #16]
 8002c96:	4b1c      	ldr	r3, [pc, #112]	@ (8002d08 <HAL_UART_MspInit+0x98>)
 8002c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9a:	4a1b      	ldr	r2, [pc, #108]	@ (8002d08 <HAL_UART_MspInit+0x98>)
 8002c9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ca0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ca2:	4b19      	ldr	r3, [pc, #100]	@ (8002d08 <HAL_UART_MspInit+0x98>)
 8002ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002caa:	613b      	str	r3, [r7, #16]
 8002cac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cae:	2300      	movs	r3, #0
 8002cb0:	60fb      	str	r3, [r7, #12]
 8002cb2:	4b15      	ldr	r3, [pc, #84]	@ (8002d08 <HAL_UART_MspInit+0x98>)
 8002cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb6:	4a14      	ldr	r2, [pc, #80]	@ (8002d08 <HAL_UART_MspInit+0x98>)
 8002cb8:	f043 0301 	orr.w	r3, r3, #1
 8002cbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cbe:	4b12      	ldr	r3, [pc, #72]	@ (8002d08 <HAL_UART_MspInit+0x98>)
 8002cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cc2:	f003 0301 	and.w	r3, r3, #1
 8002cc6:	60fb      	str	r3, [r7, #12]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002cca:	230c      	movs	r3, #12
 8002ccc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cce:	2302      	movs	r3, #2
 8002cd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002cda:	2307      	movs	r3, #7
 8002cdc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cde:	f107 0314 	add.w	r3, r7, #20
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	4809      	ldr	r0, [pc, #36]	@ (8002d0c <HAL_UART_MspInit+0x9c>)
 8002ce6:	f000 fb95 	bl	8003414 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002cea:	2200      	movs	r2, #0
 8002cec:	2100      	movs	r1, #0
 8002cee:	2026      	movs	r0, #38	@ 0x26
 8002cf0:	f000 fac7 	bl	8003282 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002cf4:	2026      	movs	r0, #38	@ 0x26
 8002cf6:	f000 fae0 	bl	80032ba <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002cfa:	bf00      	nop
 8002cfc:	3728      	adds	r7, #40	@ 0x28
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	40004400 	.word	0x40004400
 8002d08:	40023800 	.word	0x40023800
 8002d0c:	40020000 	.word	0x40020000

08002d10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d10:	b480      	push	{r7}
 8002d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002d14:	bf00      	nop
 8002d16:	e7fd      	b.n	8002d14 <NMI_Handler+0x4>

08002d18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d1c:	bf00      	nop
 8002d1e:	e7fd      	b.n	8002d1c <HardFault_Handler+0x4>

08002d20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d20:	b480      	push	{r7}
 8002d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d24:	bf00      	nop
 8002d26:	e7fd      	b.n	8002d24 <MemManage_Handler+0x4>

08002d28 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d2c:	bf00      	nop
 8002d2e:	e7fd      	b.n	8002d2c <BusFault_Handler+0x4>

08002d30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d30:	b480      	push	{r7}
 8002d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d34:	bf00      	nop
 8002d36:	e7fd      	b.n	8002d34 <UsageFault_Handler+0x4>

08002d38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d3c:	bf00      	nop
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr

08002d46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d46:	b480      	push	{r7}
 8002d48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d4a:	bf00      	nop
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr

08002d54 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d54:	b480      	push	{r7}
 8002d56:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d58:	bf00      	nop
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr

08002d62 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d62:	b580      	push	{r7, lr}
 8002d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d66:	f000 f96d 	bl	8003044 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d6a:	bf00      	nop
 8002d6c:	bd80      	pop	{r7, pc}
	...

08002d70 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002d74:	4802      	ldr	r0, [pc, #8]	@ (8002d80 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8002d76:	f004 f86b 	bl	8006e50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8002d7a:	bf00      	nop
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	200003e8 	.word	0x200003e8

08002d84 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002d88:	4802      	ldr	r0, [pc, #8]	@ (8002d94 <TIM4_IRQHandler+0x10>)
 8002d8a:	f004 f861 	bl	8006e50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002d8e:	bf00      	nop
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	200004c0 	.word	0x200004c0

08002d98 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002d9c:	4802      	ldr	r0, [pc, #8]	@ (8002da8 <USART2_IRQHandler+0x10>)
 8002d9e:	f004 ff67 	bl	8007c70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002da2:	bf00      	nop
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	20000550 	.word	0x20000550

08002dac <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002db0:	4802      	ldr	r0, [pc, #8]	@ (8002dbc <TIM5_IRQHandler+0x10>)
 8002db2:	f004 f84d 	bl	8006e50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002db6:	bf00      	nop
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	20000508 	.word	0x20000508

08002dc0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002dc4:	4802      	ldr	r0, [pc, #8]	@ (8002dd0 <OTG_FS_IRQHandler+0x10>)
 8002dc6:	f001 ff87 	bl	8004cd8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002dca:	bf00      	nop
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	20001ba4 	.word	0x20001ba4

08002dd4 <_getpid>:
 8002dd4:	b480      	push	{r7}
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	2301      	movs	r3, #1
 8002dda:	4618      	mov	r0, r3
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr

08002de4 <_kill>:
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b082      	sub	sp, #8
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	6039      	str	r1, [r7, #0]
 8002dee:	f00b fc4f 	bl	800e690 <__errno>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2216      	movs	r2, #22
 8002df6:	601a      	str	r2, [r3, #0]
 8002df8:	f04f 33ff 	mov.w	r3, #4294967295
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	3708      	adds	r7, #8
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}

08002e04 <_exit>:
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b082      	sub	sp, #8
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
 8002e0c:	f04f 31ff 	mov.w	r1, #4294967295
 8002e10:	6878      	ldr	r0, [r7, #4]
 8002e12:	f7ff ffe7 	bl	8002de4 <_kill>
 8002e16:	bf00      	nop
 8002e18:	e7fd      	b.n	8002e16 <_exit+0x12>

08002e1a <_read>:
 8002e1a:	b580      	push	{r7, lr}
 8002e1c:	b086      	sub	sp, #24
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	60f8      	str	r0, [r7, #12]
 8002e22:	60b9      	str	r1, [r7, #8]
 8002e24:	607a      	str	r2, [r7, #4]
 8002e26:	2300      	movs	r3, #0
 8002e28:	617b      	str	r3, [r7, #20]
 8002e2a:	e00a      	b.n	8002e42 <_read+0x28>
 8002e2c:	f3af 8000 	nop.w
 8002e30:	4601      	mov	r1, r0
 8002e32:	68bb      	ldr	r3, [r7, #8]
 8002e34:	1c5a      	adds	r2, r3, #1
 8002e36:	60ba      	str	r2, [r7, #8]
 8002e38:	b2ca      	uxtb	r2, r1
 8002e3a:	701a      	strb	r2, [r3, #0]
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	3301      	adds	r3, #1
 8002e40:	617b      	str	r3, [r7, #20]
 8002e42:	697a      	ldr	r2, [r7, #20]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	429a      	cmp	r2, r3
 8002e48:	dbf0      	blt.n	8002e2c <_read+0x12>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3718      	adds	r7, #24
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}

08002e54 <_close>:
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	f04f 33ff 	mov.w	r3, #4294967295
 8002e60:	4618      	mov	r0, r3
 8002e62:	370c      	adds	r7, #12
 8002e64:	46bd      	mov	sp, r7
 8002e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6a:	4770      	bx	lr

08002e6c <_fstat>:
 8002e6c:	b480      	push	{r7}
 8002e6e:	b083      	sub	sp, #12
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
 8002e74:	6039      	str	r1, [r7, #0]
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002e7c:	605a      	str	r2, [r3, #4]
 8002e7e:	2300      	movs	r3, #0
 8002e80:	4618      	mov	r0, r3
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr

08002e8c <_isatty>:
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
 8002e94:	2301      	movs	r3, #1
 8002e96:	4618      	mov	r0, r3
 8002e98:	370c      	adds	r7, #12
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr

08002ea2 <_lseek>:
 8002ea2:	b480      	push	{r7}
 8002ea4:	b085      	sub	sp, #20
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	60f8      	str	r0, [r7, #12]
 8002eaa:	60b9      	str	r1, [r7, #8]
 8002eac:	607a      	str	r2, [r7, #4]
 8002eae:	2300      	movs	r3, #0
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3714      	adds	r7, #20
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr

08002ebc <_sbrk>:
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b086      	sub	sp, #24
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	4a14      	ldr	r2, [pc, #80]	@ (8002f18 <_sbrk+0x5c>)
 8002ec6:	4b15      	ldr	r3, [pc, #84]	@ (8002f1c <_sbrk+0x60>)
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	617b      	str	r3, [r7, #20]
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	613b      	str	r3, [r7, #16]
 8002ed0:	4b13      	ldr	r3, [pc, #76]	@ (8002f20 <_sbrk+0x64>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d102      	bne.n	8002ede <_sbrk+0x22>
 8002ed8:	4b11      	ldr	r3, [pc, #68]	@ (8002f20 <_sbrk+0x64>)
 8002eda:	4a12      	ldr	r2, [pc, #72]	@ (8002f24 <_sbrk+0x68>)
 8002edc:	601a      	str	r2, [r3, #0]
 8002ede:	4b10      	ldr	r3, [pc, #64]	@ (8002f20 <_sbrk+0x64>)
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4413      	add	r3, r2
 8002ee6:	693a      	ldr	r2, [r7, #16]
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	d207      	bcs.n	8002efc <_sbrk+0x40>
 8002eec:	f00b fbd0 	bl	800e690 <__errno>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	220c      	movs	r2, #12
 8002ef4:	601a      	str	r2, [r3, #0]
 8002ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8002efa:	e009      	b.n	8002f10 <_sbrk+0x54>
 8002efc:	4b08      	ldr	r3, [pc, #32]	@ (8002f20 <_sbrk+0x64>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	60fb      	str	r3, [r7, #12]
 8002f02:	4b07      	ldr	r3, [pc, #28]	@ (8002f20 <_sbrk+0x64>)
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	4413      	add	r3, r2
 8002f0a:	4a05      	ldr	r2, [pc, #20]	@ (8002f20 <_sbrk+0x64>)
 8002f0c:	6013      	str	r3, [r2, #0]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	4618      	mov	r0, r3
 8002f12:	3718      	adds	r7, #24
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	20020000 	.word	0x20020000
 8002f1c:	00000400 	.word	0x00000400
 8002f20:	200006bc 	.word	0x200006bc
 8002f24:	200023f8 	.word	0x200023f8

08002f28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f2c:	4b06      	ldr	r3, [pc, #24]	@ (8002f48 <SystemInit+0x20>)
 8002f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f32:	4a05      	ldr	r2, [pc, #20]	@ (8002f48 <SystemInit+0x20>)
 8002f34:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002f38:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f3c:	bf00      	nop
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f44:	4770      	bx	lr
 8002f46:	bf00      	nop
 8002f48:	e000ed00 	.word	0xe000ed00

08002f4c <Reset_Handler>:
 8002f4c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002f84 <LoopFillZerobss+0xe>
 8002f50:	f7ff ffea 	bl	8002f28 <SystemInit>
 8002f54:	480c      	ldr	r0, [pc, #48]	@ (8002f88 <LoopFillZerobss+0x12>)
 8002f56:	490d      	ldr	r1, [pc, #52]	@ (8002f8c <LoopFillZerobss+0x16>)
 8002f58:	4a0d      	ldr	r2, [pc, #52]	@ (8002f90 <LoopFillZerobss+0x1a>)
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	e002      	b.n	8002f64 <LoopCopyDataInit>

08002f5e <CopyDataInit>:
 8002f5e:	58d4      	ldr	r4, [r2, r3]
 8002f60:	50c4      	str	r4, [r0, r3]
 8002f62:	3304      	adds	r3, #4

08002f64 <LoopCopyDataInit>:
 8002f64:	18c4      	adds	r4, r0, r3
 8002f66:	428c      	cmp	r4, r1
 8002f68:	d3f9      	bcc.n	8002f5e <CopyDataInit>
 8002f6a:	4a0a      	ldr	r2, [pc, #40]	@ (8002f94 <LoopFillZerobss+0x1e>)
 8002f6c:	4c0a      	ldr	r4, [pc, #40]	@ (8002f98 <LoopFillZerobss+0x22>)
 8002f6e:	2300      	movs	r3, #0
 8002f70:	e001      	b.n	8002f76 <LoopFillZerobss>

08002f72 <FillZerobss>:
 8002f72:	6013      	str	r3, [r2, #0]
 8002f74:	3204      	adds	r2, #4

08002f76 <LoopFillZerobss>:
 8002f76:	42a2      	cmp	r2, r4
 8002f78:	d3fb      	bcc.n	8002f72 <FillZerobss>
 8002f7a:	f00b fb8f 	bl	800e69c <__libc_init_array>
 8002f7e:	f7fe f8f7 	bl	8001170 <main>
 8002f82:	4770      	bx	lr
 8002f84:	20020000 	.word	0x20020000
 8002f88:	20000000 	.word	0x20000000
 8002f8c:	20000374 	.word	0x20000374
 8002f90:	08011958 	.word	0x08011958
 8002f94:	20000378 	.word	0x20000378
 8002f98:	200023f4 	.word	0x200023f4

08002f9c <ADC_IRQHandler>:
 8002f9c:	e7fe      	b.n	8002f9c <ADC_IRQHandler>
	...

08002fa0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002fa4:	4b0e      	ldr	r3, [pc, #56]	@ (8002fe0 <HAL_Init+0x40>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a0d      	ldr	r2, [pc, #52]	@ (8002fe0 <HAL_Init+0x40>)
 8002faa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002fae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002fb0:	4b0b      	ldr	r3, [pc, #44]	@ (8002fe0 <HAL_Init+0x40>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a0a      	ldr	r2, [pc, #40]	@ (8002fe0 <HAL_Init+0x40>)
 8002fb6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002fba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002fbc:	4b08      	ldr	r3, [pc, #32]	@ (8002fe0 <HAL_Init+0x40>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a07      	ldr	r2, [pc, #28]	@ (8002fe0 <HAL_Init+0x40>)
 8002fc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fc6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002fc8:	2003      	movs	r0, #3
 8002fca:	f000 f94f 	bl	800326c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002fce:	200f      	movs	r0, #15
 8002fd0:	f000 f808 	bl	8002fe4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002fd4:	f7ff fc98 	bl	8002908 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002fd8:	2300      	movs	r3, #0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	40023c00 	.word	0x40023c00

08002fe4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b082      	sub	sp, #8
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002fec:	4b12      	ldr	r3, [pc, #72]	@ (8003038 <HAL_InitTick+0x54>)
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	4b12      	ldr	r3, [pc, #72]	@ (800303c <HAL_InitTick+0x58>)
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ffa:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ffe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003002:	4618      	mov	r0, r3
 8003004:	f000 f967 	bl	80032d6 <HAL_SYSTICK_Config>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d001      	beq.n	8003012 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e00e      	b.n	8003030 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2b0f      	cmp	r3, #15
 8003016:	d80a      	bhi.n	800302e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003018:	2200      	movs	r2, #0
 800301a:	6879      	ldr	r1, [r7, #4]
 800301c:	f04f 30ff 	mov.w	r0, #4294967295
 8003020:	f000 f92f 	bl	8003282 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003024:	4a06      	ldr	r2, [pc, #24]	@ (8003040 <HAL_InitTick+0x5c>)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800302a:	2300      	movs	r3, #0
 800302c:	e000      	b.n	8003030 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
}
 8003030:	4618      	mov	r0, r3
 8003032:	3708      	adds	r7, #8
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}
 8003038:	200000b0 	.word	0x200000b0
 800303c:	200000b8 	.word	0x200000b8
 8003040:	200000b4 	.word	0x200000b4

08003044 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003044:	b480      	push	{r7}
 8003046:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003048:	4b06      	ldr	r3, [pc, #24]	@ (8003064 <HAL_IncTick+0x20>)
 800304a:	781b      	ldrb	r3, [r3, #0]
 800304c:	461a      	mov	r2, r3
 800304e:	4b06      	ldr	r3, [pc, #24]	@ (8003068 <HAL_IncTick+0x24>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4413      	add	r3, r2
 8003054:	4a04      	ldr	r2, [pc, #16]	@ (8003068 <HAL_IncTick+0x24>)
 8003056:	6013      	str	r3, [r2, #0]
}
 8003058:	bf00      	nop
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
 8003062:	bf00      	nop
 8003064:	200000b8 	.word	0x200000b8
 8003068:	200006c0 	.word	0x200006c0

0800306c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800306c:	b480      	push	{r7}
 800306e:	af00      	add	r7, sp, #0
  return uwTick;
 8003070:	4b03      	ldr	r3, [pc, #12]	@ (8003080 <HAL_GetTick+0x14>)
 8003072:	681b      	ldr	r3, [r3, #0]
}
 8003074:	4618      	mov	r0, r3
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	200006c0 	.word	0x200006c0

08003084 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b084      	sub	sp, #16
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800308c:	f7ff ffee 	bl	800306c <HAL_GetTick>
 8003090:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800309c:	d005      	beq.n	80030aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800309e:	4b0a      	ldr	r3, [pc, #40]	@ (80030c8 <HAL_Delay+0x44>)
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	461a      	mov	r2, r3
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	4413      	add	r3, r2
 80030a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80030aa:	bf00      	nop
 80030ac:	f7ff ffde 	bl	800306c <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	68fa      	ldr	r2, [r7, #12]
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d8f7      	bhi.n	80030ac <HAL_Delay+0x28>
  {
  }
}
 80030bc:	bf00      	nop
 80030be:	bf00      	nop
 80030c0:	3710      	adds	r7, #16
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	200000b8 	.word	0x200000b8

080030cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b085      	sub	sp, #20
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	f003 0307 	and.w	r3, r3, #7
 80030da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003110 <__NVIC_SetPriorityGrouping+0x44>)
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030e2:	68ba      	ldr	r2, [r7, #8]
 80030e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80030e8:	4013      	ands	r3, r2
 80030ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80030f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030fe:	4a04      	ldr	r2, [pc, #16]	@ (8003110 <__NVIC_SetPriorityGrouping+0x44>)
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	60d3      	str	r3, [r2, #12]
}
 8003104:	bf00      	nop
 8003106:	3714      	adds	r7, #20
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr
 8003110:	e000ed00 	.word	0xe000ed00

08003114 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003114:	b480      	push	{r7}
 8003116:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003118:	4b04      	ldr	r3, [pc, #16]	@ (800312c <__NVIC_GetPriorityGrouping+0x18>)
 800311a:	68db      	ldr	r3, [r3, #12]
 800311c:	0a1b      	lsrs	r3, r3, #8
 800311e:	f003 0307 	and.w	r3, r3, #7
}
 8003122:	4618      	mov	r0, r3
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr
 800312c:	e000ed00 	.word	0xe000ed00

08003130 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003130:	b480      	push	{r7}
 8003132:	b083      	sub	sp, #12
 8003134:	af00      	add	r7, sp, #0
 8003136:	4603      	mov	r3, r0
 8003138:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800313a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800313e:	2b00      	cmp	r3, #0
 8003140:	db0b      	blt.n	800315a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003142:	79fb      	ldrb	r3, [r7, #7]
 8003144:	f003 021f 	and.w	r2, r3, #31
 8003148:	4907      	ldr	r1, [pc, #28]	@ (8003168 <__NVIC_EnableIRQ+0x38>)
 800314a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800314e:	095b      	lsrs	r3, r3, #5
 8003150:	2001      	movs	r0, #1
 8003152:	fa00 f202 	lsl.w	r2, r0, r2
 8003156:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800315a:	bf00      	nop
 800315c:	370c      	adds	r7, #12
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr
 8003166:	bf00      	nop
 8003168:	e000e100 	.word	0xe000e100

0800316c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800316c:	b480      	push	{r7}
 800316e:	b083      	sub	sp, #12
 8003170:	af00      	add	r7, sp, #0
 8003172:	4603      	mov	r3, r0
 8003174:	6039      	str	r1, [r7, #0]
 8003176:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003178:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800317c:	2b00      	cmp	r3, #0
 800317e:	db0a      	blt.n	8003196 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	b2da      	uxtb	r2, r3
 8003184:	490c      	ldr	r1, [pc, #48]	@ (80031b8 <__NVIC_SetPriority+0x4c>)
 8003186:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800318a:	0112      	lsls	r2, r2, #4
 800318c:	b2d2      	uxtb	r2, r2
 800318e:	440b      	add	r3, r1
 8003190:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003194:	e00a      	b.n	80031ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	b2da      	uxtb	r2, r3
 800319a:	4908      	ldr	r1, [pc, #32]	@ (80031bc <__NVIC_SetPriority+0x50>)
 800319c:	79fb      	ldrb	r3, [r7, #7]
 800319e:	f003 030f 	and.w	r3, r3, #15
 80031a2:	3b04      	subs	r3, #4
 80031a4:	0112      	lsls	r2, r2, #4
 80031a6:	b2d2      	uxtb	r2, r2
 80031a8:	440b      	add	r3, r1
 80031aa:	761a      	strb	r2, [r3, #24]
}
 80031ac:	bf00      	nop
 80031ae:	370c      	adds	r7, #12
 80031b0:	46bd      	mov	sp, r7
 80031b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b6:	4770      	bx	lr
 80031b8:	e000e100 	.word	0xe000e100
 80031bc:	e000ed00 	.word	0xe000ed00

080031c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b089      	sub	sp, #36	@ 0x24
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	60f8      	str	r0, [r7, #12]
 80031c8:	60b9      	str	r1, [r7, #8]
 80031ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	f003 0307 	and.w	r3, r3, #7
 80031d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	f1c3 0307 	rsb	r3, r3, #7
 80031da:	2b04      	cmp	r3, #4
 80031dc:	bf28      	it	cs
 80031de:	2304      	movcs	r3, #4
 80031e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	3304      	adds	r3, #4
 80031e6:	2b06      	cmp	r3, #6
 80031e8:	d902      	bls.n	80031f0 <NVIC_EncodePriority+0x30>
 80031ea:	69fb      	ldr	r3, [r7, #28]
 80031ec:	3b03      	subs	r3, #3
 80031ee:	e000      	b.n	80031f2 <NVIC_EncodePriority+0x32>
 80031f0:	2300      	movs	r3, #0
 80031f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031f4:	f04f 32ff 	mov.w	r2, #4294967295
 80031f8:	69bb      	ldr	r3, [r7, #24]
 80031fa:	fa02 f303 	lsl.w	r3, r2, r3
 80031fe:	43da      	mvns	r2, r3
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	401a      	ands	r2, r3
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003208:	f04f 31ff 	mov.w	r1, #4294967295
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	fa01 f303 	lsl.w	r3, r1, r3
 8003212:	43d9      	mvns	r1, r3
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003218:	4313      	orrs	r3, r2
         );
}
 800321a:	4618      	mov	r0, r3
 800321c:	3724      	adds	r7, #36	@ 0x24
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
	...

08003228 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b082      	sub	sp, #8
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	3b01      	subs	r3, #1
 8003234:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003238:	d301      	bcc.n	800323e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800323a:	2301      	movs	r3, #1
 800323c:	e00f      	b.n	800325e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800323e:	4a0a      	ldr	r2, [pc, #40]	@ (8003268 <SysTick_Config+0x40>)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	3b01      	subs	r3, #1
 8003244:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003246:	210f      	movs	r1, #15
 8003248:	f04f 30ff 	mov.w	r0, #4294967295
 800324c:	f7ff ff8e 	bl	800316c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003250:	4b05      	ldr	r3, [pc, #20]	@ (8003268 <SysTick_Config+0x40>)
 8003252:	2200      	movs	r2, #0
 8003254:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003256:	4b04      	ldr	r3, [pc, #16]	@ (8003268 <SysTick_Config+0x40>)
 8003258:	2207      	movs	r2, #7
 800325a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800325c:	2300      	movs	r3, #0
}
 800325e:	4618      	mov	r0, r3
 8003260:	3708      	adds	r7, #8
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}
 8003266:	bf00      	nop
 8003268:	e000e010 	.word	0xe000e010

0800326c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b082      	sub	sp, #8
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	f7ff ff29 	bl	80030cc <__NVIC_SetPriorityGrouping>
}
 800327a:	bf00      	nop
 800327c:	3708      	adds	r7, #8
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}

08003282 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003282:	b580      	push	{r7, lr}
 8003284:	b086      	sub	sp, #24
 8003286:	af00      	add	r7, sp, #0
 8003288:	4603      	mov	r3, r0
 800328a:	60b9      	str	r1, [r7, #8]
 800328c:	607a      	str	r2, [r7, #4]
 800328e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003290:	2300      	movs	r3, #0
 8003292:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003294:	f7ff ff3e 	bl	8003114 <__NVIC_GetPriorityGrouping>
 8003298:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800329a:	687a      	ldr	r2, [r7, #4]
 800329c:	68b9      	ldr	r1, [r7, #8]
 800329e:	6978      	ldr	r0, [r7, #20]
 80032a0:	f7ff ff8e 	bl	80031c0 <NVIC_EncodePriority>
 80032a4:	4602      	mov	r2, r0
 80032a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032aa:	4611      	mov	r1, r2
 80032ac:	4618      	mov	r0, r3
 80032ae:	f7ff ff5d 	bl	800316c <__NVIC_SetPriority>
}
 80032b2:	bf00      	nop
 80032b4:	3718      	adds	r7, #24
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}

080032ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032ba:	b580      	push	{r7, lr}
 80032bc:	b082      	sub	sp, #8
 80032be:	af00      	add	r7, sp, #0
 80032c0:	4603      	mov	r3, r0
 80032c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032c8:	4618      	mov	r0, r3
 80032ca:	f7ff ff31 	bl	8003130 <__NVIC_EnableIRQ>
}
 80032ce:	bf00      	nop
 80032d0:	3708      	adds	r7, #8
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}

080032d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032d6:	b580      	push	{r7, lr}
 80032d8:	b082      	sub	sp, #8
 80032da:	af00      	add	r7, sp, #0
 80032dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f7ff ffa2 	bl	8003228 <SysTick_Config>
 80032e4:	4603      	mov	r3, r0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3708      	adds	r7, #8
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}

080032ee <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80032ee:	b580      	push	{r7, lr}
 80032f0:	b084      	sub	sp, #16
 80032f2:	af00      	add	r7, sp, #0
 80032f4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032fa:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80032fc:	f7ff feb6 	bl	800306c <HAL_GetTick>
 8003300:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003308:	b2db      	uxtb	r3, r3
 800330a:	2b02      	cmp	r3, #2
 800330c:	d008      	beq.n	8003320 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2280      	movs	r2, #128	@ 0x80
 8003312:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2200      	movs	r2, #0
 8003318:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	e052      	b.n	80033c6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f022 0216 	bic.w	r2, r2, #22
 800332e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	695a      	ldr	r2, [r3, #20]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800333e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003344:	2b00      	cmp	r3, #0
 8003346:	d103      	bne.n	8003350 <HAL_DMA_Abort+0x62>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800334c:	2b00      	cmp	r3, #0
 800334e:	d007      	beq.n	8003360 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f022 0208 	bic.w	r2, r2, #8
 800335e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f022 0201 	bic.w	r2, r2, #1
 800336e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003370:	e013      	b.n	800339a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003372:	f7ff fe7b 	bl	800306c <HAL_GetTick>
 8003376:	4602      	mov	r2, r0
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	1ad3      	subs	r3, r2, r3
 800337c:	2b05      	cmp	r3, #5
 800337e:	d90c      	bls.n	800339a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2220      	movs	r2, #32
 8003384:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2203      	movs	r2, #3
 800338a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2200      	movs	r2, #0
 8003392:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003396:	2303      	movs	r3, #3
 8003398:	e015      	b.n	80033c6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 0301 	and.w	r3, r3, #1
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d1e4      	bne.n	8003372 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033ac:	223f      	movs	r2, #63	@ 0x3f
 80033ae:	409a      	lsls	r2, r3
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2200      	movs	r2, #0
 80033c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80033c4:	2300      	movs	r3, #0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3710      	adds	r7, #16
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}

080033ce <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80033ce:	b480      	push	{r7}
 80033d0:	b083      	sub	sp, #12
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	2b02      	cmp	r3, #2
 80033e0:	d004      	beq.n	80033ec <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2280      	movs	r2, #128	@ 0x80
 80033e6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e00c      	b.n	8003406 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2205      	movs	r2, #5
 80033f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f022 0201 	bic.w	r2, r2, #1
 8003402:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003404:	2300      	movs	r3, #0
}
 8003406:	4618      	mov	r0, r3
 8003408:	370c      	adds	r7, #12
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr
	...

08003414 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003414:	b480      	push	{r7}
 8003416:	b089      	sub	sp, #36	@ 0x24
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800341e:	2300      	movs	r3, #0
 8003420:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003422:	2300      	movs	r3, #0
 8003424:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003426:	2300      	movs	r3, #0
 8003428:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800342a:	2300      	movs	r3, #0
 800342c:	61fb      	str	r3, [r7, #28]
 800342e:	e16b      	b.n	8003708 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003430:	2201      	movs	r2, #1
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	fa02 f303 	lsl.w	r3, r2, r3
 8003438:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	697a      	ldr	r2, [r7, #20]
 8003440:	4013      	ands	r3, r2
 8003442:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003444:	693a      	ldr	r2, [r7, #16]
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	429a      	cmp	r2, r3
 800344a:	f040 815a 	bne.w	8003702 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	f003 0303 	and.w	r3, r3, #3
 8003456:	2b01      	cmp	r3, #1
 8003458:	d005      	beq.n	8003466 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003462:	2b02      	cmp	r3, #2
 8003464:	d130      	bne.n	80034c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800346c:	69fb      	ldr	r3, [r7, #28]
 800346e:	005b      	lsls	r3, r3, #1
 8003470:	2203      	movs	r2, #3
 8003472:	fa02 f303 	lsl.w	r3, r2, r3
 8003476:	43db      	mvns	r3, r3
 8003478:	69ba      	ldr	r2, [r7, #24]
 800347a:	4013      	ands	r3, r2
 800347c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	68da      	ldr	r2, [r3, #12]
 8003482:	69fb      	ldr	r3, [r7, #28]
 8003484:	005b      	lsls	r3, r3, #1
 8003486:	fa02 f303 	lsl.w	r3, r2, r3
 800348a:	69ba      	ldr	r2, [r7, #24]
 800348c:	4313      	orrs	r3, r2
 800348e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	69ba      	ldr	r2, [r7, #24]
 8003494:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800349c:	2201      	movs	r2, #1
 800349e:	69fb      	ldr	r3, [r7, #28]
 80034a0:	fa02 f303 	lsl.w	r3, r2, r3
 80034a4:	43db      	mvns	r3, r3
 80034a6:	69ba      	ldr	r2, [r7, #24]
 80034a8:	4013      	ands	r3, r2
 80034aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	091b      	lsrs	r3, r3, #4
 80034b2:	f003 0201 	and.w	r2, r3, #1
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	fa02 f303 	lsl.w	r3, r2, r3
 80034bc:	69ba      	ldr	r2, [r7, #24]
 80034be:	4313      	orrs	r3, r2
 80034c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	f003 0303 	and.w	r3, r3, #3
 80034d0:	2b03      	cmp	r3, #3
 80034d2:	d017      	beq.n	8003504 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	005b      	lsls	r3, r3, #1
 80034de:	2203      	movs	r2, #3
 80034e0:	fa02 f303 	lsl.w	r3, r2, r3
 80034e4:	43db      	mvns	r3, r3
 80034e6:	69ba      	ldr	r2, [r7, #24]
 80034e8:	4013      	ands	r3, r2
 80034ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	689a      	ldr	r2, [r3, #8]
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	005b      	lsls	r3, r3, #1
 80034f4:	fa02 f303 	lsl.w	r3, r2, r3
 80034f8:	69ba      	ldr	r2, [r7, #24]
 80034fa:	4313      	orrs	r3, r2
 80034fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	69ba      	ldr	r2, [r7, #24]
 8003502:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f003 0303 	and.w	r3, r3, #3
 800350c:	2b02      	cmp	r3, #2
 800350e:	d123      	bne.n	8003558 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003510:	69fb      	ldr	r3, [r7, #28]
 8003512:	08da      	lsrs	r2, r3, #3
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	3208      	adds	r2, #8
 8003518:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800351c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	f003 0307 	and.w	r3, r3, #7
 8003524:	009b      	lsls	r3, r3, #2
 8003526:	220f      	movs	r2, #15
 8003528:	fa02 f303 	lsl.w	r3, r2, r3
 800352c:	43db      	mvns	r3, r3
 800352e:	69ba      	ldr	r2, [r7, #24]
 8003530:	4013      	ands	r3, r2
 8003532:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	691a      	ldr	r2, [r3, #16]
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	f003 0307 	and.w	r3, r3, #7
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	fa02 f303 	lsl.w	r3, r2, r3
 8003544:	69ba      	ldr	r2, [r7, #24]
 8003546:	4313      	orrs	r3, r2
 8003548:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	08da      	lsrs	r2, r3, #3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	3208      	adds	r2, #8
 8003552:	69b9      	ldr	r1, [r7, #24]
 8003554:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	005b      	lsls	r3, r3, #1
 8003562:	2203      	movs	r2, #3
 8003564:	fa02 f303 	lsl.w	r3, r2, r3
 8003568:	43db      	mvns	r3, r3
 800356a:	69ba      	ldr	r2, [r7, #24]
 800356c:	4013      	ands	r3, r2
 800356e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f003 0203 	and.w	r2, r3, #3
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	005b      	lsls	r3, r3, #1
 800357c:	fa02 f303 	lsl.w	r3, r2, r3
 8003580:	69ba      	ldr	r2, [r7, #24]
 8003582:	4313      	orrs	r3, r2
 8003584:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	69ba      	ldr	r2, [r7, #24]
 800358a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003594:	2b00      	cmp	r3, #0
 8003596:	f000 80b4 	beq.w	8003702 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800359a:	2300      	movs	r3, #0
 800359c:	60fb      	str	r3, [r7, #12]
 800359e:	4b60      	ldr	r3, [pc, #384]	@ (8003720 <HAL_GPIO_Init+0x30c>)
 80035a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035a2:	4a5f      	ldr	r2, [pc, #380]	@ (8003720 <HAL_GPIO_Init+0x30c>)
 80035a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80035aa:	4b5d      	ldr	r3, [pc, #372]	@ (8003720 <HAL_GPIO_Init+0x30c>)
 80035ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035b2:	60fb      	str	r3, [r7, #12]
 80035b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80035b6:	4a5b      	ldr	r2, [pc, #364]	@ (8003724 <HAL_GPIO_Init+0x310>)
 80035b8:	69fb      	ldr	r3, [r7, #28]
 80035ba:	089b      	lsrs	r3, r3, #2
 80035bc:	3302      	adds	r3, #2
 80035be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	f003 0303 	and.w	r3, r3, #3
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	220f      	movs	r2, #15
 80035ce:	fa02 f303 	lsl.w	r3, r2, r3
 80035d2:	43db      	mvns	r3, r3
 80035d4:	69ba      	ldr	r2, [r7, #24]
 80035d6:	4013      	ands	r3, r2
 80035d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a52      	ldr	r2, [pc, #328]	@ (8003728 <HAL_GPIO_Init+0x314>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d02b      	beq.n	800363a <HAL_GPIO_Init+0x226>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a51      	ldr	r2, [pc, #324]	@ (800372c <HAL_GPIO_Init+0x318>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d025      	beq.n	8003636 <HAL_GPIO_Init+0x222>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4a50      	ldr	r2, [pc, #320]	@ (8003730 <HAL_GPIO_Init+0x31c>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d01f      	beq.n	8003632 <HAL_GPIO_Init+0x21e>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	4a4f      	ldr	r2, [pc, #316]	@ (8003734 <HAL_GPIO_Init+0x320>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d019      	beq.n	800362e <HAL_GPIO_Init+0x21a>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	4a4e      	ldr	r2, [pc, #312]	@ (8003738 <HAL_GPIO_Init+0x324>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d013      	beq.n	800362a <HAL_GPIO_Init+0x216>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	4a4d      	ldr	r2, [pc, #308]	@ (800373c <HAL_GPIO_Init+0x328>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d00d      	beq.n	8003626 <HAL_GPIO_Init+0x212>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	4a4c      	ldr	r2, [pc, #304]	@ (8003740 <HAL_GPIO_Init+0x32c>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d007      	beq.n	8003622 <HAL_GPIO_Init+0x20e>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	4a4b      	ldr	r2, [pc, #300]	@ (8003744 <HAL_GPIO_Init+0x330>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d101      	bne.n	800361e <HAL_GPIO_Init+0x20a>
 800361a:	2307      	movs	r3, #7
 800361c:	e00e      	b.n	800363c <HAL_GPIO_Init+0x228>
 800361e:	2308      	movs	r3, #8
 8003620:	e00c      	b.n	800363c <HAL_GPIO_Init+0x228>
 8003622:	2306      	movs	r3, #6
 8003624:	e00a      	b.n	800363c <HAL_GPIO_Init+0x228>
 8003626:	2305      	movs	r3, #5
 8003628:	e008      	b.n	800363c <HAL_GPIO_Init+0x228>
 800362a:	2304      	movs	r3, #4
 800362c:	e006      	b.n	800363c <HAL_GPIO_Init+0x228>
 800362e:	2303      	movs	r3, #3
 8003630:	e004      	b.n	800363c <HAL_GPIO_Init+0x228>
 8003632:	2302      	movs	r3, #2
 8003634:	e002      	b.n	800363c <HAL_GPIO_Init+0x228>
 8003636:	2301      	movs	r3, #1
 8003638:	e000      	b.n	800363c <HAL_GPIO_Init+0x228>
 800363a:	2300      	movs	r3, #0
 800363c:	69fa      	ldr	r2, [r7, #28]
 800363e:	f002 0203 	and.w	r2, r2, #3
 8003642:	0092      	lsls	r2, r2, #2
 8003644:	4093      	lsls	r3, r2
 8003646:	69ba      	ldr	r2, [r7, #24]
 8003648:	4313      	orrs	r3, r2
 800364a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800364c:	4935      	ldr	r1, [pc, #212]	@ (8003724 <HAL_GPIO_Init+0x310>)
 800364e:	69fb      	ldr	r3, [r7, #28]
 8003650:	089b      	lsrs	r3, r3, #2
 8003652:	3302      	adds	r3, #2
 8003654:	69ba      	ldr	r2, [r7, #24]
 8003656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800365a:	4b3b      	ldr	r3, [pc, #236]	@ (8003748 <HAL_GPIO_Init+0x334>)
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	43db      	mvns	r3, r3
 8003664:	69ba      	ldr	r2, [r7, #24]
 8003666:	4013      	ands	r3, r2
 8003668:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003672:	2b00      	cmp	r3, #0
 8003674:	d003      	beq.n	800367e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003676:	69ba      	ldr	r2, [r7, #24]
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	4313      	orrs	r3, r2
 800367c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800367e:	4a32      	ldr	r2, [pc, #200]	@ (8003748 <HAL_GPIO_Init+0x334>)
 8003680:	69bb      	ldr	r3, [r7, #24]
 8003682:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003684:	4b30      	ldr	r3, [pc, #192]	@ (8003748 <HAL_GPIO_Init+0x334>)
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	43db      	mvns	r3, r3
 800368e:	69ba      	ldr	r2, [r7, #24]
 8003690:	4013      	ands	r3, r2
 8003692:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800369c:	2b00      	cmp	r3, #0
 800369e:	d003      	beq.n	80036a8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80036a0:	69ba      	ldr	r2, [r7, #24]
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	4313      	orrs	r3, r2
 80036a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80036a8:	4a27      	ldr	r2, [pc, #156]	@ (8003748 <HAL_GPIO_Init+0x334>)
 80036aa:	69bb      	ldr	r3, [r7, #24]
 80036ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80036ae:	4b26      	ldr	r3, [pc, #152]	@ (8003748 <HAL_GPIO_Init+0x334>)
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	43db      	mvns	r3, r3
 80036b8:	69ba      	ldr	r2, [r7, #24]
 80036ba:	4013      	ands	r3, r2
 80036bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d003      	beq.n	80036d2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80036ca:	69ba      	ldr	r2, [r7, #24]
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	4313      	orrs	r3, r2
 80036d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80036d2:	4a1d      	ldr	r2, [pc, #116]	@ (8003748 <HAL_GPIO_Init+0x334>)
 80036d4:	69bb      	ldr	r3, [r7, #24]
 80036d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036d8:	4b1b      	ldr	r3, [pc, #108]	@ (8003748 <HAL_GPIO_Init+0x334>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	43db      	mvns	r3, r3
 80036e2:	69ba      	ldr	r2, [r7, #24]
 80036e4:	4013      	ands	r3, r2
 80036e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d003      	beq.n	80036fc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80036f4:	69ba      	ldr	r2, [r7, #24]
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80036fc:	4a12      	ldr	r2, [pc, #72]	@ (8003748 <HAL_GPIO_Init+0x334>)
 80036fe:	69bb      	ldr	r3, [r7, #24]
 8003700:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003702:	69fb      	ldr	r3, [r7, #28]
 8003704:	3301      	adds	r3, #1
 8003706:	61fb      	str	r3, [r7, #28]
 8003708:	69fb      	ldr	r3, [r7, #28]
 800370a:	2b0f      	cmp	r3, #15
 800370c:	f67f ae90 	bls.w	8003430 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003710:	bf00      	nop
 8003712:	bf00      	nop
 8003714:	3724      	adds	r7, #36	@ 0x24
 8003716:	46bd      	mov	sp, r7
 8003718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371c:	4770      	bx	lr
 800371e:	bf00      	nop
 8003720:	40023800 	.word	0x40023800
 8003724:	40013800 	.word	0x40013800
 8003728:	40020000 	.word	0x40020000
 800372c:	40020400 	.word	0x40020400
 8003730:	40020800 	.word	0x40020800
 8003734:	40020c00 	.word	0x40020c00
 8003738:	40021000 	.word	0x40021000
 800373c:	40021400 	.word	0x40021400
 8003740:	40021800 	.word	0x40021800
 8003744:	40021c00 	.word	0x40021c00
 8003748:	40013c00 	.word	0x40013c00

0800374c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800374c:	b480      	push	{r7}
 800374e:	b087      	sub	sp, #28
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
 8003754:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003756:	2300      	movs	r3, #0
 8003758:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800375a:	2300      	movs	r3, #0
 800375c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800375e:	2300      	movs	r3, #0
 8003760:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003762:	2300      	movs	r3, #0
 8003764:	617b      	str	r3, [r7, #20]
 8003766:	e0cd      	b.n	8003904 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003768:	2201      	movs	r2, #1
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	fa02 f303 	lsl.w	r3, r2, r3
 8003770:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003772:	683a      	ldr	r2, [r7, #0]
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	4013      	ands	r3, r2
 8003778:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800377a:	68fa      	ldr	r2, [r7, #12]
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	429a      	cmp	r2, r3
 8003780:	f040 80bd 	bne.w	80038fe <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003784:	4a65      	ldr	r2, [pc, #404]	@ (800391c <HAL_GPIO_DeInit+0x1d0>)
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	089b      	lsrs	r3, r3, #2
 800378a:	3302      	adds	r3, #2
 800378c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003790:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	f003 0303 	and.w	r3, r3, #3
 8003798:	009b      	lsls	r3, r3, #2
 800379a:	220f      	movs	r2, #15
 800379c:	fa02 f303 	lsl.w	r3, r2, r3
 80037a0:	68ba      	ldr	r2, [r7, #8]
 80037a2:	4013      	ands	r3, r2
 80037a4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	4a5d      	ldr	r2, [pc, #372]	@ (8003920 <HAL_GPIO_DeInit+0x1d4>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d02b      	beq.n	8003806 <HAL_GPIO_DeInit+0xba>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4a5c      	ldr	r2, [pc, #368]	@ (8003924 <HAL_GPIO_DeInit+0x1d8>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d025      	beq.n	8003802 <HAL_GPIO_DeInit+0xb6>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	4a5b      	ldr	r2, [pc, #364]	@ (8003928 <HAL_GPIO_DeInit+0x1dc>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d01f      	beq.n	80037fe <HAL_GPIO_DeInit+0xb2>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4a5a      	ldr	r2, [pc, #360]	@ (800392c <HAL_GPIO_DeInit+0x1e0>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d019      	beq.n	80037fa <HAL_GPIO_DeInit+0xae>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a59      	ldr	r2, [pc, #356]	@ (8003930 <HAL_GPIO_DeInit+0x1e4>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d013      	beq.n	80037f6 <HAL_GPIO_DeInit+0xaa>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	4a58      	ldr	r2, [pc, #352]	@ (8003934 <HAL_GPIO_DeInit+0x1e8>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d00d      	beq.n	80037f2 <HAL_GPIO_DeInit+0xa6>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	4a57      	ldr	r2, [pc, #348]	@ (8003938 <HAL_GPIO_DeInit+0x1ec>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d007      	beq.n	80037ee <HAL_GPIO_DeInit+0xa2>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	4a56      	ldr	r2, [pc, #344]	@ (800393c <HAL_GPIO_DeInit+0x1f0>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d101      	bne.n	80037ea <HAL_GPIO_DeInit+0x9e>
 80037e6:	2307      	movs	r3, #7
 80037e8:	e00e      	b.n	8003808 <HAL_GPIO_DeInit+0xbc>
 80037ea:	2308      	movs	r3, #8
 80037ec:	e00c      	b.n	8003808 <HAL_GPIO_DeInit+0xbc>
 80037ee:	2306      	movs	r3, #6
 80037f0:	e00a      	b.n	8003808 <HAL_GPIO_DeInit+0xbc>
 80037f2:	2305      	movs	r3, #5
 80037f4:	e008      	b.n	8003808 <HAL_GPIO_DeInit+0xbc>
 80037f6:	2304      	movs	r3, #4
 80037f8:	e006      	b.n	8003808 <HAL_GPIO_DeInit+0xbc>
 80037fa:	2303      	movs	r3, #3
 80037fc:	e004      	b.n	8003808 <HAL_GPIO_DeInit+0xbc>
 80037fe:	2302      	movs	r3, #2
 8003800:	e002      	b.n	8003808 <HAL_GPIO_DeInit+0xbc>
 8003802:	2301      	movs	r3, #1
 8003804:	e000      	b.n	8003808 <HAL_GPIO_DeInit+0xbc>
 8003806:	2300      	movs	r3, #0
 8003808:	697a      	ldr	r2, [r7, #20]
 800380a:	f002 0203 	and.w	r2, r2, #3
 800380e:	0092      	lsls	r2, r2, #2
 8003810:	4093      	lsls	r3, r2
 8003812:	68ba      	ldr	r2, [r7, #8]
 8003814:	429a      	cmp	r2, r3
 8003816:	d132      	bne.n	800387e <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003818:	4b49      	ldr	r3, [pc, #292]	@ (8003940 <HAL_GPIO_DeInit+0x1f4>)
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	43db      	mvns	r3, r3
 8003820:	4947      	ldr	r1, [pc, #284]	@ (8003940 <HAL_GPIO_DeInit+0x1f4>)
 8003822:	4013      	ands	r3, r2
 8003824:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003826:	4b46      	ldr	r3, [pc, #280]	@ (8003940 <HAL_GPIO_DeInit+0x1f4>)
 8003828:	685a      	ldr	r2, [r3, #4]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	43db      	mvns	r3, r3
 800382e:	4944      	ldr	r1, [pc, #272]	@ (8003940 <HAL_GPIO_DeInit+0x1f4>)
 8003830:	4013      	ands	r3, r2
 8003832:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003834:	4b42      	ldr	r3, [pc, #264]	@ (8003940 <HAL_GPIO_DeInit+0x1f4>)
 8003836:	68da      	ldr	r2, [r3, #12]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	43db      	mvns	r3, r3
 800383c:	4940      	ldr	r1, [pc, #256]	@ (8003940 <HAL_GPIO_DeInit+0x1f4>)
 800383e:	4013      	ands	r3, r2
 8003840:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003842:	4b3f      	ldr	r3, [pc, #252]	@ (8003940 <HAL_GPIO_DeInit+0x1f4>)
 8003844:	689a      	ldr	r2, [r3, #8]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	43db      	mvns	r3, r3
 800384a:	493d      	ldr	r1, [pc, #244]	@ (8003940 <HAL_GPIO_DeInit+0x1f4>)
 800384c:	4013      	ands	r3, r2
 800384e:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	f003 0303 	and.w	r3, r3, #3
 8003856:	009b      	lsls	r3, r3, #2
 8003858:	220f      	movs	r2, #15
 800385a:	fa02 f303 	lsl.w	r3, r2, r3
 800385e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003860:	4a2e      	ldr	r2, [pc, #184]	@ (800391c <HAL_GPIO_DeInit+0x1d0>)
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	089b      	lsrs	r3, r3, #2
 8003866:	3302      	adds	r3, #2
 8003868:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	43da      	mvns	r2, r3
 8003870:	482a      	ldr	r0, [pc, #168]	@ (800391c <HAL_GPIO_DeInit+0x1d0>)
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	089b      	lsrs	r3, r3, #2
 8003876:	400a      	ands	r2, r1
 8003878:	3302      	adds	r3, #2
 800387a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	005b      	lsls	r3, r3, #1
 8003886:	2103      	movs	r1, #3
 8003888:	fa01 f303 	lsl.w	r3, r1, r3
 800388c:	43db      	mvns	r3, r3
 800388e:	401a      	ands	r2, r3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	08da      	lsrs	r2, r3, #3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	3208      	adds	r2, #8
 800389c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	f003 0307 	and.w	r3, r3, #7
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	220f      	movs	r2, #15
 80038aa:	fa02 f303 	lsl.w	r3, r2, r3
 80038ae:	43db      	mvns	r3, r3
 80038b0:	697a      	ldr	r2, [r7, #20]
 80038b2:	08d2      	lsrs	r2, r2, #3
 80038b4:	4019      	ands	r1, r3
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	3208      	adds	r2, #8
 80038ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	68da      	ldr	r2, [r3, #12]
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	005b      	lsls	r3, r3, #1
 80038c6:	2103      	movs	r1, #3
 80038c8:	fa01 f303 	lsl.w	r3, r1, r3
 80038cc:	43db      	mvns	r3, r3
 80038ce:	401a      	ands	r2, r3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	685a      	ldr	r2, [r3, #4]
 80038d8:	2101      	movs	r1, #1
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	fa01 f303 	lsl.w	r3, r1, r3
 80038e0:	43db      	mvns	r3, r3
 80038e2:	401a      	ands	r2, r3
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	689a      	ldr	r2, [r3, #8]
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	005b      	lsls	r3, r3, #1
 80038f0:	2103      	movs	r1, #3
 80038f2:	fa01 f303 	lsl.w	r3, r1, r3
 80038f6:	43db      	mvns	r3, r3
 80038f8:	401a      	ands	r2, r3
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	3301      	adds	r3, #1
 8003902:	617b      	str	r3, [r7, #20]
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	2b0f      	cmp	r3, #15
 8003908:	f67f af2e 	bls.w	8003768 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800390c:	bf00      	nop
 800390e:	bf00      	nop
 8003910:	371c      	adds	r7, #28
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr
 800391a:	bf00      	nop
 800391c:	40013800 	.word	0x40013800
 8003920:	40020000 	.word	0x40020000
 8003924:	40020400 	.word	0x40020400
 8003928:	40020800 	.word	0x40020800
 800392c:	40020c00 	.word	0x40020c00
 8003930:	40021000 	.word	0x40021000
 8003934:	40021400 	.word	0x40021400
 8003938:	40021800 	.word	0x40021800
 800393c:	40021c00 	.word	0x40021c00
 8003940:	40013c00 	.word	0x40013c00

08003944 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003944:	b480      	push	{r7}
 8003946:	b085      	sub	sp, #20
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
 800394c:	460b      	mov	r3, r1
 800394e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	691a      	ldr	r2, [r3, #16]
 8003954:	887b      	ldrh	r3, [r7, #2]
 8003956:	4013      	ands	r3, r2
 8003958:	2b00      	cmp	r3, #0
 800395a:	d002      	beq.n	8003962 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800395c:	2301      	movs	r3, #1
 800395e:	73fb      	strb	r3, [r7, #15]
 8003960:	e001      	b.n	8003966 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003962:	2300      	movs	r3, #0
 8003964:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003966:	7bfb      	ldrb	r3, [r7, #15]
}
 8003968:	4618      	mov	r0, r3
 800396a:	3714      	adds	r7, #20
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr

08003974 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
 800397c:	460b      	mov	r3, r1
 800397e:	807b      	strh	r3, [r7, #2]
 8003980:	4613      	mov	r3, r2
 8003982:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003984:	787b      	ldrb	r3, [r7, #1]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d003      	beq.n	8003992 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800398a:	887a      	ldrh	r2, [r7, #2]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003990:	e003      	b.n	800399a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003992:	887b      	ldrh	r3, [r7, #2]
 8003994:	041a      	lsls	r2, r3, #16
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	619a      	str	r2, [r3, #24]
}
 800399a:	bf00      	nop
 800399c:	370c      	adds	r7, #12
 800399e:	46bd      	mov	sp, r7
 80039a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a4:	4770      	bx	lr
	...

080039a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b084      	sub	sp, #16
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d101      	bne.n	80039ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e12b      	b.n	8003c12 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d106      	bne.n	80039d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f7fe ffc2 	bl	8002958 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2224      	movs	r2, #36	@ 0x24
 80039d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f022 0201 	bic.w	r2, r2, #1
 80039ea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	681a      	ldr	r2, [r3, #0]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80039fa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003a0a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003a0c:	f002 fee2 	bl	80067d4 <HAL_RCC_GetPCLK1Freq>
 8003a10:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	4a81      	ldr	r2, [pc, #516]	@ (8003c1c <HAL_I2C_Init+0x274>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d807      	bhi.n	8003a2c <HAL_I2C_Init+0x84>
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	4a80      	ldr	r2, [pc, #512]	@ (8003c20 <HAL_I2C_Init+0x278>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	bf94      	ite	ls
 8003a24:	2301      	movls	r3, #1
 8003a26:	2300      	movhi	r3, #0
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	e006      	b.n	8003a3a <HAL_I2C_Init+0x92>
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	4a7d      	ldr	r2, [pc, #500]	@ (8003c24 <HAL_I2C_Init+0x27c>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	bf94      	ite	ls
 8003a34:	2301      	movls	r3, #1
 8003a36:	2300      	movhi	r3, #0
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d001      	beq.n	8003a42 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e0e7      	b.n	8003c12 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	4a78      	ldr	r2, [pc, #480]	@ (8003c28 <HAL_I2C_Init+0x280>)
 8003a46:	fba2 2303 	umull	r2, r3, r2, r3
 8003a4a:	0c9b      	lsrs	r3, r3, #18
 8003a4c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	68ba      	ldr	r2, [r7, #8]
 8003a5e:	430a      	orrs	r2, r1
 8003a60:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	6a1b      	ldr	r3, [r3, #32]
 8003a68:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	4a6a      	ldr	r2, [pc, #424]	@ (8003c1c <HAL_I2C_Init+0x274>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d802      	bhi.n	8003a7c <HAL_I2C_Init+0xd4>
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	3301      	adds	r3, #1
 8003a7a:	e009      	b.n	8003a90 <HAL_I2C_Init+0xe8>
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003a82:	fb02 f303 	mul.w	r3, r2, r3
 8003a86:	4a69      	ldr	r2, [pc, #420]	@ (8003c2c <HAL_I2C_Init+0x284>)
 8003a88:	fba2 2303 	umull	r2, r3, r2, r3
 8003a8c:	099b      	lsrs	r3, r3, #6
 8003a8e:	3301      	adds	r3, #1
 8003a90:	687a      	ldr	r2, [r7, #4]
 8003a92:	6812      	ldr	r2, [r2, #0]
 8003a94:	430b      	orrs	r3, r1
 8003a96:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	69db      	ldr	r3, [r3, #28]
 8003a9e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003aa2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	495c      	ldr	r1, [pc, #368]	@ (8003c1c <HAL_I2C_Init+0x274>)
 8003aac:	428b      	cmp	r3, r1
 8003aae:	d819      	bhi.n	8003ae4 <HAL_I2C_Init+0x13c>
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	1e59      	subs	r1, r3, #1
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	005b      	lsls	r3, r3, #1
 8003aba:	fbb1 f3f3 	udiv	r3, r1, r3
 8003abe:	1c59      	adds	r1, r3, #1
 8003ac0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003ac4:	400b      	ands	r3, r1
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d00a      	beq.n	8003ae0 <HAL_I2C_Init+0x138>
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	1e59      	subs	r1, r3, #1
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	005b      	lsls	r3, r3, #1
 8003ad4:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ad8:	3301      	adds	r3, #1
 8003ada:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ade:	e051      	b.n	8003b84 <HAL_I2C_Init+0x1dc>
 8003ae0:	2304      	movs	r3, #4
 8003ae2:	e04f      	b.n	8003b84 <HAL_I2C_Init+0x1dc>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d111      	bne.n	8003b10 <HAL_I2C_Init+0x168>
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	1e58      	subs	r0, r3, #1
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6859      	ldr	r1, [r3, #4]
 8003af4:	460b      	mov	r3, r1
 8003af6:	005b      	lsls	r3, r3, #1
 8003af8:	440b      	add	r3, r1
 8003afa:	fbb0 f3f3 	udiv	r3, r0, r3
 8003afe:	3301      	adds	r3, #1
 8003b00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	bf0c      	ite	eq
 8003b08:	2301      	moveq	r3, #1
 8003b0a:	2300      	movne	r3, #0
 8003b0c:	b2db      	uxtb	r3, r3
 8003b0e:	e012      	b.n	8003b36 <HAL_I2C_Init+0x18e>
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	1e58      	subs	r0, r3, #1
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6859      	ldr	r1, [r3, #4]
 8003b18:	460b      	mov	r3, r1
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	440b      	add	r3, r1
 8003b1e:	0099      	lsls	r1, r3, #2
 8003b20:	440b      	add	r3, r1
 8003b22:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b26:	3301      	adds	r3, #1
 8003b28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	bf0c      	ite	eq
 8003b30:	2301      	moveq	r3, #1
 8003b32:	2300      	movne	r3, #0
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d001      	beq.n	8003b3e <HAL_I2C_Init+0x196>
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e022      	b.n	8003b84 <HAL_I2C_Init+0x1dc>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d10e      	bne.n	8003b64 <HAL_I2C_Init+0x1bc>
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	1e58      	subs	r0, r3, #1
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6859      	ldr	r1, [r3, #4]
 8003b4e:	460b      	mov	r3, r1
 8003b50:	005b      	lsls	r3, r3, #1
 8003b52:	440b      	add	r3, r1
 8003b54:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b58:	3301      	adds	r3, #1
 8003b5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b62:	e00f      	b.n	8003b84 <HAL_I2C_Init+0x1dc>
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	1e58      	subs	r0, r3, #1
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6859      	ldr	r1, [r3, #4]
 8003b6c:	460b      	mov	r3, r1
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	440b      	add	r3, r1
 8003b72:	0099      	lsls	r1, r3, #2
 8003b74:	440b      	add	r3, r1
 8003b76:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b7a:	3301      	adds	r3, #1
 8003b7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b80:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003b84:	6879      	ldr	r1, [r7, #4]
 8003b86:	6809      	ldr	r1, [r1, #0]
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	69da      	ldr	r2, [r3, #28]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a1b      	ldr	r3, [r3, #32]
 8003b9e:	431a      	orrs	r2, r3
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	430a      	orrs	r2, r1
 8003ba6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003bb2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	6911      	ldr	r1, [r2, #16]
 8003bba:	687a      	ldr	r2, [r7, #4]
 8003bbc:	68d2      	ldr	r2, [r2, #12]
 8003bbe:	4311      	orrs	r1, r2
 8003bc0:	687a      	ldr	r2, [r7, #4]
 8003bc2:	6812      	ldr	r2, [r2, #0]
 8003bc4:	430b      	orrs	r3, r1
 8003bc6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	68db      	ldr	r3, [r3, #12]
 8003bce:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	695a      	ldr	r2, [r3, #20]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	699b      	ldr	r3, [r3, #24]
 8003bda:	431a      	orrs	r2, r3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	430a      	orrs	r2, r1
 8003be2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f042 0201 	orr.w	r2, r2, #1
 8003bf2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2220      	movs	r2, #32
 8003bfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2200      	movs	r2, #0
 8003c06:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003c10:	2300      	movs	r3, #0
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	3710      	adds	r7, #16
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}
 8003c1a:	bf00      	nop
 8003c1c:	000186a0 	.word	0x000186a0
 8003c20:	001e847f 	.word	0x001e847f
 8003c24:	003d08ff 	.word	0x003d08ff
 8003c28:	431bde83 	.word	0x431bde83
 8003c2c:	10624dd3 	.word	0x10624dd3

08003c30 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b082      	sub	sp, #8
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d101      	bne.n	8003c42 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e021      	b.n	8003c86 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2224      	movs	r2, #36	@ 0x24
 8003c46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f022 0201 	bic.w	r2, r2, #1
 8003c58:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f7fe fec4 	bl	80029e8 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2200      	movs	r2, #0
 8003c64:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2200      	movs	r2, #0
 8003c72:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003c84:	2300      	movs	r3, #0
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	3708      	adds	r7, #8
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}
	...

08003c90 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b088      	sub	sp, #32
 8003c94:	af02      	add	r7, sp, #8
 8003c96:	60f8      	str	r0, [r7, #12]
 8003c98:	4608      	mov	r0, r1
 8003c9a:	4611      	mov	r1, r2
 8003c9c:	461a      	mov	r2, r3
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	817b      	strh	r3, [r7, #10]
 8003ca2:	460b      	mov	r3, r1
 8003ca4:	813b      	strh	r3, [r7, #8]
 8003ca6:	4613      	mov	r3, r2
 8003ca8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003caa:	f7ff f9df 	bl	800306c <HAL_GetTick>
 8003cae:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	2b20      	cmp	r3, #32
 8003cba:	f040 80d9 	bne.w	8003e70 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	9300      	str	r3, [sp, #0]
 8003cc2:	2319      	movs	r3, #25
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	496d      	ldr	r1, [pc, #436]	@ (8003e7c <HAL_I2C_Mem_Write+0x1ec>)
 8003cc8:	68f8      	ldr	r0, [r7, #12]
 8003cca:	f000 fc8b 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d001      	beq.n	8003cd8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003cd4:	2302      	movs	r3, #2
 8003cd6:	e0cc      	b.n	8003e72 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d101      	bne.n	8003ce6 <HAL_I2C_Mem_Write+0x56>
 8003ce2:	2302      	movs	r3, #2
 8003ce4:	e0c5      	b.n	8003e72 <HAL_I2C_Mem_Write+0x1e2>
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2201      	movs	r2, #1
 8003cea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0301 	and.w	r3, r3, #1
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d007      	beq.n	8003d0c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f042 0201 	orr.w	r2, r2, #1
 8003d0a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d1a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2221      	movs	r2, #33	@ 0x21
 8003d20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2240      	movs	r2, #64	@ 0x40
 8003d28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	6a3a      	ldr	r2, [r7, #32]
 8003d36:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003d3c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d42:	b29a      	uxth	r2, r3
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	4a4d      	ldr	r2, [pc, #308]	@ (8003e80 <HAL_I2C_Mem_Write+0x1f0>)
 8003d4c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d4e:	88f8      	ldrh	r0, [r7, #6]
 8003d50:	893a      	ldrh	r2, [r7, #8]
 8003d52:	8979      	ldrh	r1, [r7, #10]
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	9301      	str	r3, [sp, #4]
 8003d58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d5a:	9300      	str	r3, [sp, #0]
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	68f8      	ldr	r0, [r7, #12]
 8003d60:	f000 fac2 	bl	80042e8 <I2C_RequestMemoryWrite>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d052      	beq.n	8003e10 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e081      	b.n	8003e72 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d6e:	697a      	ldr	r2, [r7, #20]
 8003d70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d72:	68f8      	ldr	r0, [r7, #12]
 8003d74:	f000 fd50 	bl	8004818 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d00d      	beq.n	8003d9a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d82:	2b04      	cmp	r3, #4
 8003d84:	d107      	bne.n	8003d96 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d94:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e06b      	b.n	8003e72 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d9e:	781a      	ldrb	r2, [r3, #0]
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003daa:	1c5a      	adds	r2, r3, #1
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003db4:	3b01      	subs	r3, #1
 8003db6:	b29a      	uxth	r2, r3
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dc0:	b29b      	uxth	r3, r3
 8003dc2:	3b01      	subs	r3, #1
 8003dc4:	b29a      	uxth	r2, r3
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	695b      	ldr	r3, [r3, #20]
 8003dd0:	f003 0304 	and.w	r3, r3, #4
 8003dd4:	2b04      	cmp	r3, #4
 8003dd6:	d11b      	bne.n	8003e10 <HAL_I2C_Mem_Write+0x180>
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d017      	beq.n	8003e10 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de4:	781a      	ldrb	r2, [r3, #0]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df0:	1c5a      	adds	r2, r3, #1
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	b29a      	uxth	r2, r3
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	3b01      	subs	r3, #1
 8003e0a:	b29a      	uxth	r2, r3
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d1aa      	bne.n	8003d6e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e18:	697a      	ldr	r2, [r7, #20]
 8003e1a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e1c:	68f8      	ldr	r0, [r7, #12]
 8003e1e:	f000 fd43 	bl	80048a8 <I2C_WaitOnBTFFlagUntilTimeout>
 8003e22:	4603      	mov	r3, r0
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d00d      	beq.n	8003e44 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e2c:	2b04      	cmp	r3, #4
 8003e2e:	d107      	bne.n	8003e40 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e3e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e40:	2301      	movs	r3, #1
 8003e42:	e016      	b.n	8003e72 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	681a      	ldr	r2, [r3, #0]
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2220      	movs	r2, #32
 8003e58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2200      	movs	r2, #0
 8003e68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	e000      	b.n	8003e72 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003e70:	2302      	movs	r3, #2
  }
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3718      	adds	r7, #24
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	00100002 	.word	0x00100002
 8003e80:	ffff0000 	.word	0xffff0000

08003e84 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b08c      	sub	sp, #48	@ 0x30
 8003e88:	af02      	add	r7, sp, #8
 8003e8a:	60f8      	str	r0, [r7, #12]
 8003e8c:	4608      	mov	r0, r1
 8003e8e:	4611      	mov	r1, r2
 8003e90:	461a      	mov	r2, r3
 8003e92:	4603      	mov	r3, r0
 8003e94:	817b      	strh	r3, [r7, #10]
 8003e96:	460b      	mov	r3, r1
 8003e98:	813b      	strh	r3, [r7, #8]
 8003e9a:	4613      	mov	r3, r2
 8003e9c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003e9e:	f7ff f8e5 	bl	800306c <HAL_GetTick>
 8003ea2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	2b20      	cmp	r3, #32
 8003eae:	f040 8214 	bne.w	80042da <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb4:	9300      	str	r3, [sp, #0]
 8003eb6:	2319      	movs	r3, #25
 8003eb8:	2201      	movs	r2, #1
 8003eba:	497b      	ldr	r1, [pc, #492]	@ (80040a8 <HAL_I2C_Mem_Read+0x224>)
 8003ebc:	68f8      	ldr	r0, [r7, #12]
 8003ebe:	f000 fb91 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d001      	beq.n	8003ecc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003ec8:	2302      	movs	r3, #2
 8003eca:	e207      	b.n	80042dc <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ed2:	2b01      	cmp	r3, #1
 8003ed4:	d101      	bne.n	8003eda <HAL_I2C_Mem_Read+0x56>
 8003ed6:	2302      	movs	r3, #2
 8003ed8:	e200      	b.n	80042dc <HAL_I2C_Mem_Read+0x458>
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2201      	movs	r2, #1
 8003ede:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f003 0301 	and.w	r3, r3, #1
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	d007      	beq.n	8003f00 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	681a      	ldr	r2, [r3, #0]
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f042 0201 	orr.w	r2, r2, #1
 8003efe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	681a      	ldr	r2, [r3, #0]
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f0e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2222      	movs	r2, #34	@ 0x22
 8003f14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2240      	movs	r2, #64	@ 0x40
 8003f1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2200      	movs	r2, #0
 8003f24:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f2a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003f30:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f36:	b29a      	uxth	r2, r3
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	4a5b      	ldr	r2, [pc, #364]	@ (80040ac <HAL_I2C_Mem_Read+0x228>)
 8003f40:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f42:	88f8      	ldrh	r0, [r7, #6]
 8003f44:	893a      	ldrh	r2, [r7, #8]
 8003f46:	8979      	ldrh	r1, [r7, #10]
 8003f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f4a:	9301      	str	r3, [sp, #4]
 8003f4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f4e:	9300      	str	r3, [sp, #0]
 8003f50:	4603      	mov	r3, r0
 8003f52:	68f8      	ldr	r0, [r7, #12]
 8003f54:	f000 fa5e 	bl	8004414 <I2C_RequestMemoryRead>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d001      	beq.n	8003f62 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e1bc      	b.n	80042dc <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d113      	bne.n	8003f92 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	623b      	str	r3, [r7, #32]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	695b      	ldr	r3, [r3, #20]
 8003f74:	623b      	str	r3, [r7, #32]
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	699b      	ldr	r3, [r3, #24]
 8003f7c:	623b      	str	r3, [r7, #32]
 8003f7e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f8e:	601a      	str	r2, [r3, #0]
 8003f90:	e190      	b.n	80042b4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d11b      	bne.n	8003fd2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fa8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003faa:	2300      	movs	r3, #0
 8003fac:	61fb      	str	r3, [r7, #28]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	695b      	ldr	r3, [r3, #20]
 8003fb4:	61fb      	str	r3, [r7, #28]
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	699b      	ldr	r3, [r3, #24]
 8003fbc:	61fb      	str	r3, [r7, #28]
 8003fbe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fce:	601a      	str	r2, [r3, #0]
 8003fd0:	e170      	b.n	80042b4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fd6:	2b02      	cmp	r3, #2
 8003fd8:	d11b      	bne.n	8004012 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681a      	ldr	r2, [r3, #0]
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fe8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ff8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	61bb      	str	r3, [r7, #24]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	695b      	ldr	r3, [r3, #20]
 8004004:	61bb      	str	r3, [r7, #24]
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	699b      	ldr	r3, [r3, #24]
 800400c:	61bb      	str	r3, [r7, #24]
 800400e:	69bb      	ldr	r3, [r7, #24]
 8004010:	e150      	b.n	80042b4 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004012:	2300      	movs	r3, #0
 8004014:	617b      	str	r3, [r7, #20]
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	695b      	ldr	r3, [r3, #20]
 800401c:	617b      	str	r3, [r7, #20]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	699b      	ldr	r3, [r3, #24]
 8004024:	617b      	str	r3, [r7, #20]
 8004026:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004028:	e144      	b.n	80042b4 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800402e:	2b03      	cmp	r3, #3
 8004030:	f200 80f1 	bhi.w	8004216 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004038:	2b01      	cmp	r3, #1
 800403a:	d123      	bne.n	8004084 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800403c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800403e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004040:	68f8      	ldr	r0, [r7, #12]
 8004042:	f000 fc79 	bl	8004938 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004046:	4603      	mov	r3, r0
 8004048:	2b00      	cmp	r3, #0
 800404a:	d001      	beq.n	8004050 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	e145      	b.n	80042dc <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	691a      	ldr	r2, [r3, #16]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800405a:	b2d2      	uxtb	r2, r2
 800405c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004062:	1c5a      	adds	r2, r3, #1
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800406c:	3b01      	subs	r3, #1
 800406e:	b29a      	uxth	r2, r3
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004078:	b29b      	uxth	r3, r3
 800407a:	3b01      	subs	r3, #1
 800407c:	b29a      	uxth	r2, r3
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004082:	e117      	b.n	80042b4 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004088:	2b02      	cmp	r3, #2
 800408a:	d14e      	bne.n	800412a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800408c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800408e:	9300      	str	r3, [sp, #0]
 8004090:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004092:	2200      	movs	r2, #0
 8004094:	4906      	ldr	r1, [pc, #24]	@ (80040b0 <HAL_I2C_Mem_Read+0x22c>)
 8004096:	68f8      	ldr	r0, [r7, #12]
 8004098:	f000 faa4 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d008      	beq.n	80040b4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e11a      	b.n	80042dc <HAL_I2C_Mem_Read+0x458>
 80040a6:	bf00      	nop
 80040a8:	00100002 	.word	0x00100002
 80040ac:	ffff0000 	.word	0xffff0000
 80040b0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	691a      	ldr	r2, [r3, #16]
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ce:	b2d2      	uxtb	r2, r2
 80040d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d6:	1c5a      	adds	r2, r3, #1
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040e0:	3b01      	subs	r3, #1
 80040e2:	b29a      	uxth	r2, r3
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	3b01      	subs	r3, #1
 80040f0:	b29a      	uxth	r2, r3
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	691a      	ldr	r2, [r3, #16]
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004100:	b2d2      	uxtb	r2, r2
 8004102:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004108:	1c5a      	adds	r2, r3, #1
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004112:	3b01      	subs	r3, #1
 8004114:	b29a      	uxth	r2, r3
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800411e:	b29b      	uxth	r3, r3
 8004120:	3b01      	subs	r3, #1
 8004122:	b29a      	uxth	r2, r3
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004128:	e0c4      	b.n	80042b4 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800412a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800412c:	9300      	str	r3, [sp, #0]
 800412e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004130:	2200      	movs	r2, #0
 8004132:	496c      	ldr	r1, [pc, #432]	@ (80042e4 <HAL_I2C_Mem_Read+0x460>)
 8004134:	68f8      	ldr	r0, [r7, #12]
 8004136:	f000 fa55 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 800413a:	4603      	mov	r3, r0
 800413c:	2b00      	cmp	r3, #0
 800413e:	d001      	beq.n	8004144 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	e0cb      	b.n	80042dc <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004152:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	691a      	ldr	r2, [r3, #16]
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800415e:	b2d2      	uxtb	r2, r2
 8004160:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004166:	1c5a      	adds	r2, r3, #1
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004170:	3b01      	subs	r3, #1
 8004172:	b29a      	uxth	r2, r3
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800417c:	b29b      	uxth	r3, r3
 800417e:	3b01      	subs	r3, #1
 8004180:	b29a      	uxth	r2, r3
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004188:	9300      	str	r3, [sp, #0]
 800418a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800418c:	2200      	movs	r2, #0
 800418e:	4955      	ldr	r1, [pc, #340]	@ (80042e4 <HAL_I2C_Mem_Read+0x460>)
 8004190:	68f8      	ldr	r0, [r7, #12]
 8004192:	f000 fa27 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 8004196:	4603      	mov	r3, r0
 8004198:	2b00      	cmp	r3, #0
 800419a:	d001      	beq.n	80041a0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	e09d      	b.n	80042dc <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	691a      	ldr	r2, [r3, #16]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ba:	b2d2      	uxtb	r2, r2
 80041bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c2:	1c5a      	adds	r2, r3, #1
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041cc:	3b01      	subs	r3, #1
 80041ce:	b29a      	uxth	r2, r3
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041d8:	b29b      	uxth	r3, r3
 80041da:	3b01      	subs	r3, #1
 80041dc:	b29a      	uxth	r2, r3
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	691a      	ldr	r2, [r3, #16]
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ec:	b2d2      	uxtb	r2, r2
 80041ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f4:	1c5a      	adds	r2, r3, #1
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041fe:	3b01      	subs	r3, #1
 8004200:	b29a      	uxth	r2, r3
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800420a:	b29b      	uxth	r3, r3
 800420c:	3b01      	subs	r3, #1
 800420e:	b29a      	uxth	r2, r3
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004214:	e04e      	b.n	80042b4 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004216:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004218:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800421a:	68f8      	ldr	r0, [r7, #12]
 800421c:	f000 fb8c 	bl	8004938 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004220:	4603      	mov	r3, r0
 8004222:	2b00      	cmp	r3, #0
 8004224:	d001      	beq.n	800422a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	e058      	b.n	80042dc <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	691a      	ldr	r2, [r3, #16]
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004234:	b2d2      	uxtb	r2, r2
 8004236:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423c:	1c5a      	adds	r2, r3, #1
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004246:	3b01      	subs	r3, #1
 8004248:	b29a      	uxth	r2, r3
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004252:	b29b      	uxth	r3, r3
 8004254:	3b01      	subs	r3, #1
 8004256:	b29a      	uxth	r2, r3
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	695b      	ldr	r3, [r3, #20]
 8004262:	f003 0304 	and.w	r3, r3, #4
 8004266:	2b04      	cmp	r3, #4
 8004268:	d124      	bne.n	80042b4 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800426e:	2b03      	cmp	r3, #3
 8004270:	d107      	bne.n	8004282 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004280:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	691a      	ldr	r2, [r3, #16]
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800428c:	b2d2      	uxtb	r2, r2
 800428e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004294:	1c5a      	adds	r2, r3, #1
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800429e:	3b01      	subs	r3, #1
 80042a0:	b29a      	uxth	r2, r3
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042aa:	b29b      	uxth	r3, r3
 80042ac:	3b01      	subs	r3, #1
 80042ae:	b29a      	uxth	r2, r3
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	f47f aeb6 	bne.w	800402a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2220      	movs	r2, #32
 80042c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2200      	movs	r2, #0
 80042ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2200      	movs	r2, #0
 80042d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80042d6:	2300      	movs	r3, #0
 80042d8:	e000      	b.n	80042dc <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80042da:	2302      	movs	r3, #2
  }
}
 80042dc:	4618      	mov	r0, r3
 80042de:	3728      	adds	r7, #40	@ 0x28
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}
 80042e4:	00010004 	.word	0x00010004

080042e8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b088      	sub	sp, #32
 80042ec:	af02      	add	r7, sp, #8
 80042ee:	60f8      	str	r0, [r7, #12]
 80042f0:	4608      	mov	r0, r1
 80042f2:	4611      	mov	r1, r2
 80042f4:	461a      	mov	r2, r3
 80042f6:	4603      	mov	r3, r0
 80042f8:	817b      	strh	r3, [r7, #10]
 80042fa:	460b      	mov	r3, r1
 80042fc:	813b      	strh	r3, [r7, #8]
 80042fe:	4613      	mov	r3, r2
 8004300:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004310:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004314:	9300      	str	r3, [sp, #0]
 8004316:	6a3b      	ldr	r3, [r7, #32]
 8004318:	2200      	movs	r2, #0
 800431a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800431e:	68f8      	ldr	r0, [r7, #12]
 8004320:	f000 f960 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d00d      	beq.n	8004346 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004334:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004338:	d103      	bne.n	8004342 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004340:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004342:	2303      	movs	r3, #3
 8004344:	e05f      	b.n	8004406 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004346:	897b      	ldrh	r3, [r7, #10]
 8004348:	b2db      	uxtb	r3, r3
 800434a:	461a      	mov	r2, r3
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004354:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004358:	6a3a      	ldr	r2, [r7, #32]
 800435a:	492d      	ldr	r1, [pc, #180]	@ (8004410 <I2C_RequestMemoryWrite+0x128>)
 800435c:	68f8      	ldr	r0, [r7, #12]
 800435e:	f000 f9bb 	bl	80046d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004362:	4603      	mov	r3, r0
 8004364:	2b00      	cmp	r3, #0
 8004366:	d001      	beq.n	800436c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	e04c      	b.n	8004406 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800436c:	2300      	movs	r3, #0
 800436e:	617b      	str	r3, [r7, #20]
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	695b      	ldr	r3, [r3, #20]
 8004376:	617b      	str	r3, [r7, #20]
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	699b      	ldr	r3, [r3, #24]
 800437e:	617b      	str	r3, [r7, #20]
 8004380:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004382:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004384:	6a39      	ldr	r1, [r7, #32]
 8004386:	68f8      	ldr	r0, [r7, #12]
 8004388:	f000 fa46 	bl	8004818 <I2C_WaitOnTXEFlagUntilTimeout>
 800438c:	4603      	mov	r3, r0
 800438e:	2b00      	cmp	r3, #0
 8004390:	d00d      	beq.n	80043ae <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004396:	2b04      	cmp	r3, #4
 8004398:	d107      	bne.n	80043aa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043a8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e02b      	b.n	8004406 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80043ae:	88fb      	ldrh	r3, [r7, #6]
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d105      	bne.n	80043c0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80043b4:	893b      	ldrh	r3, [r7, #8]
 80043b6:	b2da      	uxtb	r2, r3
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	611a      	str	r2, [r3, #16]
 80043be:	e021      	b.n	8004404 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80043c0:	893b      	ldrh	r3, [r7, #8]
 80043c2:	0a1b      	lsrs	r3, r3, #8
 80043c4:	b29b      	uxth	r3, r3
 80043c6:	b2da      	uxtb	r2, r3
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043d0:	6a39      	ldr	r1, [r7, #32]
 80043d2:	68f8      	ldr	r0, [r7, #12]
 80043d4:	f000 fa20 	bl	8004818 <I2C_WaitOnTXEFlagUntilTimeout>
 80043d8:	4603      	mov	r3, r0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d00d      	beq.n	80043fa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043e2:	2b04      	cmp	r3, #4
 80043e4:	d107      	bne.n	80043f6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043f4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e005      	b.n	8004406 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80043fa:	893b      	ldrh	r3, [r7, #8]
 80043fc:	b2da      	uxtb	r2, r3
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004404:	2300      	movs	r3, #0
}
 8004406:	4618      	mov	r0, r3
 8004408:	3718      	adds	r7, #24
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}
 800440e:	bf00      	nop
 8004410:	00010002 	.word	0x00010002

08004414 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b088      	sub	sp, #32
 8004418:	af02      	add	r7, sp, #8
 800441a:	60f8      	str	r0, [r7, #12]
 800441c:	4608      	mov	r0, r1
 800441e:	4611      	mov	r1, r2
 8004420:	461a      	mov	r2, r3
 8004422:	4603      	mov	r3, r0
 8004424:	817b      	strh	r3, [r7, #10]
 8004426:	460b      	mov	r3, r1
 8004428:	813b      	strh	r3, [r7, #8]
 800442a:	4613      	mov	r3, r2
 800442c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800443c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800444c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800444e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004450:	9300      	str	r3, [sp, #0]
 8004452:	6a3b      	ldr	r3, [r7, #32]
 8004454:	2200      	movs	r2, #0
 8004456:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800445a:	68f8      	ldr	r0, [r7, #12]
 800445c:	f000 f8c2 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 8004460:	4603      	mov	r3, r0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d00d      	beq.n	8004482 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004470:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004474:	d103      	bne.n	800447e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800447c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800447e:	2303      	movs	r3, #3
 8004480:	e0aa      	b.n	80045d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004482:	897b      	ldrh	r3, [r7, #10]
 8004484:	b2db      	uxtb	r3, r3
 8004486:	461a      	mov	r2, r3
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004490:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004494:	6a3a      	ldr	r2, [r7, #32]
 8004496:	4952      	ldr	r1, [pc, #328]	@ (80045e0 <I2C_RequestMemoryRead+0x1cc>)
 8004498:	68f8      	ldr	r0, [r7, #12]
 800449a:	f000 f91d 	bl	80046d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800449e:	4603      	mov	r3, r0
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d001      	beq.n	80044a8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	e097      	b.n	80045d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044a8:	2300      	movs	r3, #0
 80044aa:	617b      	str	r3, [r7, #20]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	695b      	ldr	r3, [r3, #20]
 80044b2:	617b      	str	r3, [r7, #20]
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	699b      	ldr	r3, [r3, #24]
 80044ba:	617b      	str	r3, [r7, #20]
 80044bc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044c0:	6a39      	ldr	r1, [r7, #32]
 80044c2:	68f8      	ldr	r0, [r7, #12]
 80044c4:	f000 f9a8 	bl	8004818 <I2C_WaitOnTXEFlagUntilTimeout>
 80044c8:	4603      	mov	r3, r0
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d00d      	beq.n	80044ea <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044d2:	2b04      	cmp	r3, #4
 80044d4:	d107      	bne.n	80044e6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044e4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	e076      	b.n	80045d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80044ea:	88fb      	ldrh	r3, [r7, #6]
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d105      	bne.n	80044fc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80044f0:	893b      	ldrh	r3, [r7, #8]
 80044f2:	b2da      	uxtb	r2, r3
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	611a      	str	r2, [r3, #16]
 80044fa:	e021      	b.n	8004540 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80044fc:	893b      	ldrh	r3, [r7, #8]
 80044fe:	0a1b      	lsrs	r3, r3, #8
 8004500:	b29b      	uxth	r3, r3
 8004502:	b2da      	uxtb	r2, r3
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800450a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800450c:	6a39      	ldr	r1, [r7, #32]
 800450e:	68f8      	ldr	r0, [r7, #12]
 8004510:	f000 f982 	bl	8004818 <I2C_WaitOnTXEFlagUntilTimeout>
 8004514:	4603      	mov	r3, r0
 8004516:	2b00      	cmp	r3, #0
 8004518:	d00d      	beq.n	8004536 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800451e:	2b04      	cmp	r3, #4
 8004520:	d107      	bne.n	8004532 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004530:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e050      	b.n	80045d8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004536:	893b      	ldrh	r3, [r7, #8]
 8004538:	b2da      	uxtb	r2, r3
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004540:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004542:	6a39      	ldr	r1, [r7, #32]
 8004544:	68f8      	ldr	r0, [r7, #12]
 8004546:	f000 f967 	bl	8004818 <I2C_WaitOnTXEFlagUntilTimeout>
 800454a:	4603      	mov	r3, r0
 800454c:	2b00      	cmp	r3, #0
 800454e:	d00d      	beq.n	800456c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004554:	2b04      	cmp	r3, #4
 8004556:	d107      	bne.n	8004568 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004566:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	e035      	b.n	80045d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800457a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800457c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800457e:	9300      	str	r3, [sp, #0]
 8004580:	6a3b      	ldr	r3, [r7, #32]
 8004582:	2200      	movs	r2, #0
 8004584:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004588:	68f8      	ldr	r0, [r7, #12]
 800458a:	f000 f82b 	bl	80045e4 <I2C_WaitOnFlagUntilTimeout>
 800458e:	4603      	mov	r3, r0
 8004590:	2b00      	cmp	r3, #0
 8004592:	d00d      	beq.n	80045b0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800459e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045a2:	d103      	bne.n	80045ac <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80045aa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80045ac:	2303      	movs	r3, #3
 80045ae:	e013      	b.n	80045d8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80045b0:	897b      	ldrh	r3, [r7, #10]
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	f043 0301 	orr.w	r3, r3, #1
 80045b8:	b2da      	uxtb	r2, r3
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80045c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c2:	6a3a      	ldr	r2, [r7, #32]
 80045c4:	4906      	ldr	r1, [pc, #24]	@ (80045e0 <I2C_RequestMemoryRead+0x1cc>)
 80045c6:	68f8      	ldr	r0, [r7, #12]
 80045c8:	f000 f886 	bl	80046d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d001      	beq.n	80045d6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e000      	b.n	80045d8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80045d6:	2300      	movs	r3, #0
}
 80045d8:	4618      	mov	r0, r3
 80045da:	3718      	adds	r7, #24
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}
 80045e0:	00010002 	.word	0x00010002

080045e4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b084      	sub	sp, #16
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	60f8      	str	r0, [r7, #12]
 80045ec:	60b9      	str	r1, [r7, #8]
 80045ee:	603b      	str	r3, [r7, #0]
 80045f0:	4613      	mov	r3, r2
 80045f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045f4:	e048      	b.n	8004688 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045fc:	d044      	beq.n	8004688 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045fe:	f7fe fd35 	bl	800306c <HAL_GetTick>
 8004602:	4602      	mov	r2, r0
 8004604:	69bb      	ldr	r3, [r7, #24]
 8004606:	1ad3      	subs	r3, r2, r3
 8004608:	683a      	ldr	r2, [r7, #0]
 800460a:	429a      	cmp	r2, r3
 800460c:	d302      	bcc.n	8004614 <I2C_WaitOnFlagUntilTimeout+0x30>
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d139      	bne.n	8004688 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	0c1b      	lsrs	r3, r3, #16
 8004618:	b2db      	uxtb	r3, r3
 800461a:	2b01      	cmp	r3, #1
 800461c:	d10d      	bne.n	800463a <I2C_WaitOnFlagUntilTimeout+0x56>
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	695b      	ldr	r3, [r3, #20]
 8004624:	43da      	mvns	r2, r3
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	4013      	ands	r3, r2
 800462a:	b29b      	uxth	r3, r3
 800462c:	2b00      	cmp	r3, #0
 800462e:	bf0c      	ite	eq
 8004630:	2301      	moveq	r3, #1
 8004632:	2300      	movne	r3, #0
 8004634:	b2db      	uxtb	r3, r3
 8004636:	461a      	mov	r2, r3
 8004638:	e00c      	b.n	8004654 <I2C_WaitOnFlagUntilTimeout+0x70>
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	699b      	ldr	r3, [r3, #24]
 8004640:	43da      	mvns	r2, r3
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	4013      	ands	r3, r2
 8004646:	b29b      	uxth	r3, r3
 8004648:	2b00      	cmp	r3, #0
 800464a:	bf0c      	ite	eq
 800464c:	2301      	moveq	r3, #1
 800464e:	2300      	movne	r3, #0
 8004650:	b2db      	uxtb	r3, r3
 8004652:	461a      	mov	r2, r3
 8004654:	79fb      	ldrb	r3, [r7, #7]
 8004656:	429a      	cmp	r2, r3
 8004658:	d116      	bne.n	8004688 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	2200      	movs	r2, #0
 800465e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2220      	movs	r2, #32
 8004664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2200      	movs	r2, #0
 800466c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004674:	f043 0220 	orr.w	r2, r3, #32
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2200      	movs	r2, #0
 8004680:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	e023      	b.n	80046d0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	0c1b      	lsrs	r3, r3, #16
 800468c:	b2db      	uxtb	r3, r3
 800468e:	2b01      	cmp	r3, #1
 8004690:	d10d      	bne.n	80046ae <I2C_WaitOnFlagUntilTimeout+0xca>
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	695b      	ldr	r3, [r3, #20]
 8004698:	43da      	mvns	r2, r3
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	4013      	ands	r3, r2
 800469e:	b29b      	uxth	r3, r3
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	bf0c      	ite	eq
 80046a4:	2301      	moveq	r3, #1
 80046a6:	2300      	movne	r3, #0
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	461a      	mov	r2, r3
 80046ac:	e00c      	b.n	80046c8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	699b      	ldr	r3, [r3, #24]
 80046b4:	43da      	mvns	r2, r3
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	4013      	ands	r3, r2
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	2b00      	cmp	r3, #0
 80046be:	bf0c      	ite	eq
 80046c0:	2301      	moveq	r3, #1
 80046c2:	2300      	movne	r3, #0
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	461a      	mov	r2, r3
 80046c8:	79fb      	ldrb	r3, [r7, #7]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d093      	beq.n	80045f6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80046ce:	2300      	movs	r3, #0
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	3710      	adds	r7, #16
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}

080046d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	60f8      	str	r0, [r7, #12]
 80046e0:	60b9      	str	r1, [r7, #8]
 80046e2:	607a      	str	r2, [r7, #4]
 80046e4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80046e6:	e071      	b.n	80047cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	695b      	ldr	r3, [r3, #20]
 80046ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046f6:	d123      	bne.n	8004740 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004706:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004710:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2200      	movs	r2, #0
 8004716:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2220      	movs	r2, #32
 800471c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2200      	movs	r2, #0
 8004724:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800472c:	f043 0204 	orr.w	r2, r3, #4
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2200      	movs	r2, #0
 8004738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	e067      	b.n	8004810 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004746:	d041      	beq.n	80047cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004748:	f7fe fc90 	bl	800306c <HAL_GetTick>
 800474c:	4602      	mov	r2, r0
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	1ad3      	subs	r3, r2, r3
 8004752:	687a      	ldr	r2, [r7, #4]
 8004754:	429a      	cmp	r2, r3
 8004756:	d302      	bcc.n	800475e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d136      	bne.n	80047cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	0c1b      	lsrs	r3, r3, #16
 8004762:	b2db      	uxtb	r3, r3
 8004764:	2b01      	cmp	r3, #1
 8004766:	d10c      	bne.n	8004782 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	695b      	ldr	r3, [r3, #20]
 800476e:	43da      	mvns	r2, r3
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	4013      	ands	r3, r2
 8004774:	b29b      	uxth	r3, r3
 8004776:	2b00      	cmp	r3, #0
 8004778:	bf14      	ite	ne
 800477a:	2301      	movne	r3, #1
 800477c:	2300      	moveq	r3, #0
 800477e:	b2db      	uxtb	r3, r3
 8004780:	e00b      	b.n	800479a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	699b      	ldr	r3, [r3, #24]
 8004788:	43da      	mvns	r2, r3
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	4013      	ands	r3, r2
 800478e:	b29b      	uxth	r3, r3
 8004790:	2b00      	cmp	r3, #0
 8004792:	bf14      	ite	ne
 8004794:	2301      	movne	r3, #1
 8004796:	2300      	moveq	r3, #0
 8004798:	b2db      	uxtb	r3, r3
 800479a:	2b00      	cmp	r3, #0
 800479c:	d016      	beq.n	80047cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2200      	movs	r2, #0
 80047a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2220      	movs	r2, #32
 80047a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2200      	movs	r2, #0
 80047b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b8:	f043 0220 	orr.w	r2, r3, #32
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2200      	movs	r2, #0
 80047c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e021      	b.n	8004810 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	0c1b      	lsrs	r3, r3, #16
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	2b01      	cmp	r3, #1
 80047d4:	d10c      	bne.n	80047f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	695b      	ldr	r3, [r3, #20]
 80047dc:	43da      	mvns	r2, r3
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	4013      	ands	r3, r2
 80047e2:	b29b      	uxth	r3, r3
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	bf14      	ite	ne
 80047e8:	2301      	movne	r3, #1
 80047ea:	2300      	moveq	r3, #0
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	e00b      	b.n	8004808 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	699b      	ldr	r3, [r3, #24]
 80047f6:	43da      	mvns	r2, r3
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	4013      	ands	r3, r2
 80047fc:	b29b      	uxth	r3, r3
 80047fe:	2b00      	cmp	r3, #0
 8004800:	bf14      	ite	ne
 8004802:	2301      	movne	r3, #1
 8004804:	2300      	moveq	r3, #0
 8004806:	b2db      	uxtb	r3, r3
 8004808:	2b00      	cmp	r3, #0
 800480a:	f47f af6d 	bne.w	80046e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800480e:	2300      	movs	r3, #0
}
 8004810:	4618      	mov	r0, r3
 8004812:	3710      	adds	r7, #16
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}

08004818 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b084      	sub	sp, #16
 800481c:	af00      	add	r7, sp, #0
 800481e:	60f8      	str	r0, [r7, #12]
 8004820:	60b9      	str	r1, [r7, #8]
 8004822:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004824:	e034      	b.n	8004890 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004826:	68f8      	ldr	r0, [r7, #12]
 8004828:	f000 f8e3 	bl	80049f2 <I2C_IsAcknowledgeFailed>
 800482c:	4603      	mov	r3, r0
 800482e:	2b00      	cmp	r3, #0
 8004830:	d001      	beq.n	8004836 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e034      	b.n	80048a0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	f1b3 3fff 	cmp.w	r3, #4294967295
 800483c:	d028      	beq.n	8004890 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800483e:	f7fe fc15 	bl	800306c <HAL_GetTick>
 8004842:	4602      	mov	r2, r0
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	1ad3      	subs	r3, r2, r3
 8004848:	68ba      	ldr	r2, [r7, #8]
 800484a:	429a      	cmp	r2, r3
 800484c:	d302      	bcc.n	8004854 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800484e:	68bb      	ldr	r3, [r7, #8]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d11d      	bne.n	8004890 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	695b      	ldr	r3, [r3, #20]
 800485a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800485e:	2b80      	cmp	r3, #128	@ 0x80
 8004860:	d016      	beq.n	8004890 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2200      	movs	r2, #0
 8004866:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	2220      	movs	r2, #32
 800486c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2200      	movs	r2, #0
 8004874:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800487c:	f043 0220 	orr.w	r2, r3, #32
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2200      	movs	r2, #0
 8004888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	e007      	b.n	80048a0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	695b      	ldr	r3, [r3, #20]
 8004896:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800489a:	2b80      	cmp	r3, #128	@ 0x80
 800489c:	d1c3      	bne.n	8004826 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800489e:	2300      	movs	r3, #0
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3710      	adds	r7, #16
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}

080048a8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b084      	sub	sp, #16
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	60f8      	str	r0, [r7, #12]
 80048b0:	60b9      	str	r1, [r7, #8]
 80048b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80048b4:	e034      	b.n	8004920 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80048b6:	68f8      	ldr	r0, [r7, #12]
 80048b8:	f000 f89b 	bl	80049f2 <I2C_IsAcknowledgeFailed>
 80048bc:	4603      	mov	r3, r0
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d001      	beq.n	80048c6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e034      	b.n	8004930 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048cc:	d028      	beq.n	8004920 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048ce:	f7fe fbcd 	bl	800306c <HAL_GetTick>
 80048d2:	4602      	mov	r2, r0
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	1ad3      	subs	r3, r2, r3
 80048d8:	68ba      	ldr	r2, [r7, #8]
 80048da:	429a      	cmp	r2, r3
 80048dc:	d302      	bcc.n	80048e4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d11d      	bne.n	8004920 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	695b      	ldr	r3, [r3, #20]
 80048ea:	f003 0304 	and.w	r3, r3, #4
 80048ee:	2b04      	cmp	r3, #4
 80048f0:	d016      	beq.n	8004920 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2200      	movs	r2, #0
 80048f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	2220      	movs	r2, #32
 80048fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2200      	movs	r2, #0
 8004904:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800490c:	f043 0220 	orr.w	r2, r3, #32
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2200      	movs	r2, #0
 8004918:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	e007      	b.n	8004930 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	695b      	ldr	r3, [r3, #20]
 8004926:	f003 0304 	and.w	r3, r3, #4
 800492a:	2b04      	cmp	r3, #4
 800492c:	d1c3      	bne.n	80048b6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800492e:	2300      	movs	r3, #0
}
 8004930:	4618      	mov	r0, r3
 8004932:	3710      	adds	r7, #16
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}

08004938 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b084      	sub	sp, #16
 800493c:	af00      	add	r7, sp, #0
 800493e:	60f8      	str	r0, [r7, #12]
 8004940:	60b9      	str	r1, [r7, #8]
 8004942:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004944:	e049      	b.n	80049da <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	695b      	ldr	r3, [r3, #20]
 800494c:	f003 0310 	and.w	r3, r3, #16
 8004950:	2b10      	cmp	r3, #16
 8004952:	d119      	bne.n	8004988 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f06f 0210 	mvn.w	r2, #16
 800495c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2200      	movs	r2, #0
 8004962:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2220      	movs	r2, #32
 8004968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2200      	movs	r2, #0
 8004970:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2200      	movs	r2, #0
 8004980:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	e030      	b.n	80049ea <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004988:	f7fe fb70 	bl	800306c <HAL_GetTick>
 800498c:	4602      	mov	r2, r0
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	68ba      	ldr	r2, [r7, #8]
 8004994:	429a      	cmp	r2, r3
 8004996:	d302      	bcc.n	800499e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d11d      	bne.n	80049da <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	695b      	ldr	r3, [r3, #20]
 80049a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049a8:	2b40      	cmp	r3, #64	@ 0x40
 80049aa:	d016      	beq.n	80049da <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2200      	movs	r2, #0
 80049b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2220      	movs	r2, #32
 80049b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2200      	movs	r2, #0
 80049be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049c6:	f043 0220 	orr.w	r2, r3, #32
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2200      	movs	r2, #0
 80049d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80049d6:	2301      	movs	r3, #1
 80049d8:	e007      	b.n	80049ea <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	695b      	ldr	r3, [r3, #20]
 80049e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049e4:	2b40      	cmp	r3, #64	@ 0x40
 80049e6:	d1ae      	bne.n	8004946 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80049e8:	2300      	movs	r3, #0
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3710      	adds	r7, #16
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}

080049f2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80049f2:	b480      	push	{r7}
 80049f4:	b083      	sub	sp, #12
 80049f6:	af00      	add	r7, sp, #0
 80049f8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	695b      	ldr	r3, [r3, #20]
 8004a00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a08:	d11b      	bne.n	8004a42 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004a12:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2200      	movs	r2, #0
 8004a18:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2220      	movs	r2, #32
 8004a1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a2e:	f043 0204 	orr.w	r2, r3, #4
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	e000      	b.n	8004a44 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004a42:	2300      	movs	r3, #0
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	370c      	adds	r7, #12
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr

08004a50 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b086      	sub	sp, #24
 8004a54:	af02      	add	r7, sp, #8
 8004a56:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d101      	bne.n	8004a62 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e101      	b.n	8004c66 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d106      	bne.n	8004a82 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2200      	movs	r2, #0
 8004a78:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f007 fd5b 	bl	800c538 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2203      	movs	r2, #3
 8004a86:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a90:	d102      	bne.n	8004a98 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2200      	movs	r2, #0
 8004a96:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	f004 f910 	bl	8008cc2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6818      	ldr	r0, [r3, #0]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	7c1a      	ldrb	r2, [r3, #16]
 8004aaa:	f88d 2000 	strb.w	r2, [sp]
 8004aae:	3304      	adds	r3, #4
 8004ab0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004ab2:	f003 ffef 	bl	8008a94 <USB_CoreInit>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d005      	beq.n	8004ac8 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2202      	movs	r2, #2
 8004ac0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e0ce      	b.n	8004c66 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	2100      	movs	r1, #0
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f004 f908 	bl	8008ce4 <USB_SetCurrentMode>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d005      	beq.n	8004ae6 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2202      	movs	r2, #2
 8004ade:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e0bf      	b.n	8004c66 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	73fb      	strb	r3, [r7, #15]
 8004aea:	e04a      	b.n	8004b82 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004aec:	7bfa      	ldrb	r2, [r7, #15]
 8004aee:	6879      	ldr	r1, [r7, #4]
 8004af0:	4613      	mov	r3, r2
 8004af2:	00db      	lsls	r3, r3, #3
 8004af4:	4413      	add	r3, r2
 8004af6:	009b      	lsls	r3, r3, #2
 8004af8:	440b      	add	r3, r1
 8004afa:	3315      	adds	r3, #21
 8004afc:	2201      	movs	r2, #1
 8004afe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004b00:	7bfa      	ldrb	r2, [r7, #15]
 8004b02:	6879      	ldr	r1, [r7, #4]
 8004b04:	4613      	mov	r3, r2
 8004b06:	00db      	lsls	r3, r3, #3
 8004b08:	4413      	add	r3, r2
 8004b0a:	009b      	lsls	r3, r3, #2
 8004b0c:	440b      	add	r3, r1
 8004b0e:	3314      	adds	r3, #20
 8004b10:	7bfa      	ldrb	r2, [r7, #15]
 8004b12:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004b14:	7bfa      	ldrb	r2, [r7, #15]
 8004b16:	7bfb      	ldrb	r3, [r7, #15]
 8004b18:	b298      	uxth	r0, r3
 8004b1a:	6879      	ldr	r1, [r7, #4]
 8004b1c:	4613      	mov	r3, r2
 8004b1e:	00db      	lsls	r3, r3, #3
 8004b20:	4413      	add	r3, r2
 8004b22:	009b      	lsls	r3, r3, #2
 8004b24:	440b      	add	r3, r1
 8004b26:	332e      	adds	r3, #46	@ 0x2e
 8004b28:	4602      	mov	r2, r0
 8004b2a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004b2c:	7bfa      	ldrb	r2, [r7, #15]
 8004b2e:	6879      	ldr	r1, [r7, #4]
 8004b30:	4613      	mov	r3, r2
 8004b32:	00db      	lsls	r3, r3, #3
 8004b34:	4413      	add	r3, r2
 8004b36:	009b      	lsls	r3, r3, #2
 8004b38:	440b      	add	r3, r1
 8004b3a:	3318      	adds	r3, #24
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004b40:	7bfa      	ldrb	r2, [r7, #15]
 8004b42:	6879      	ldr	r1, [r7, #4]
 8004b44:	4613      	mov	r3, r2
 8004b46:	00db      	lsls	r3, r3, #3
 8004b48:	4413      	add	r3, r2
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	440b      	add	r3, r1
 8004b4e:	331c      	adds	r3, #28
 8004b50:	2200      	movs	r2, #0
 8004b52:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004b54:	7bfa      	ldrb	r2, [r7, #15]
 8004b56:	6879      	ldr	r1, [r7, #4]
 8004b58:	4613      	mov	r3, r2
 8004b5a:	00db      	lsls	r3, r3, #3
 8004b5c:	4413      	add	r3, r2
 8004b5e:	009b      	lsls	r3, r3, #2
 8004b60:	440b      	add	r3, r1
 8004b62:	3320      	adds	r3, #32
 8004b64:	2200      	movs	r2, #0
 8004b66:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004b68:	7bfa      	ldrb	r2, [r7, #15]
 8004b6a:	6879      	ldr	r1, [r7, #4]
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	00db      	lsls	r3, r3, #3
 8004b70:	4413      	add	r3, r2
 8004b72:	009b      	lsls	r3, r3, #2
 8004b74:	440b      	add	r3, r1
 8004b76:	3324      	adds	r3, #36	@ 0x24
 8004b78:	2200      	movs	r2, #0
 8004b7a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b7c:	7bfb      	ldrb	r3, [r7, #15]
 8004b7e:	3301      	adds	r3, #1
 8004b80:	73fb      	strb	r3, [r7, #15]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	791b      	ldrb	r3, [r3, #4]
 8004b86:	7bfa      	ldrb	r2, [r7, #15]
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d3af      	bcc.n	8004aec <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	73fb      	strb	r3, [r7, #15]
 8004b90:	e044      	b.n	8004c1c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004b92:	7bfa      	ldrb	r2, [r7, #15]
 8004b94:	6879      	ldr	r1, [r7, #4]
 8004b96:	4613      	mov	r3, r2
 8004b98:	00db      	lsls	r3, r3, #3
 8004b9a:	4413      	add	r3, r2
 8004b9c:	009b      	lsls	r3, r3, #2
 8004b9e:	440b      	add	r3, r1
 8004ba0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004ba8:	7bfa      	ldrb	r2, [r7, #15]
 8004baa:	6879      	ldr	r1, [r7, #4]
 8004bac:	4613      	mov	r3, r2
 8004bae:	00db      	lsls	r3, r3, #3
 8004bb0:	4413      	add	r3, r2
 8004bb2:	009b      	lsls	r3, r3, #2
 8004bb4:	440b      	add	r3, r1
 8004bb6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004bba:	7bfa      	ldrb	r2, [r7, #15]
 8004bbc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004bbe:	7bfa      	ldrb	r2, [r7, #15]
 8004bc0:	6879      	ldr	r1, [r7, #4]
 8004bc2:	4613      	mov	r3, r2
 8004bc4:	00db      	lsls	r3, r3, #3
 8004bc6:	4413      	add	r3, r2
 8004bc8:	009b      	lsls	r3, r3, #2
 8004bca:	440b      	add	r3, r1
 8004bcc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004bd4:	7bfa      	ldrb	r2, [r7, #15]
 8004bd6:	6879      	ldr	r1, [r7, #4]
 8004bd8:	4613      	mov	r3, r2
 8004bda:	00db      	lsls	r3, r3, #3
 8004bdc:	4413      	add	r3, r2
 8004bde:	009b      	lsls	r3, r3, #2
 8004be0:	440b      	add	r3, r1
 8004be2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004be6:	2200      	movs	r2, #0
 8004be8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004bea:	7bfa      	ldrb	r2, [r7, #15]
 8004bec:	6879      	ldr	r1, [r7, #4]
 8004bee:	4613      	mov	r3, r2
 8004bf0:	00db      	lsls	r3, r3, #3
 8004bf2:	4413      	add	r3, r2
 8004bf4:	009b      	lsls	r3, r3, #2
 8004bf6:	440b      	add	r3, r1
 8004bf8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004c00:	7bfa      	ldrb	r2, [r7, #15]
 8004c02:	6879      	ldr	r1, [r7, #4]
 8004c04:	4613      	mov	r3, r2
 8004c06:	00db      	lsls	r3, r3, #3
 8004c08:	4413      	add	r3, r2
 8004c0a:	009b      	lsls	r3, r3, #2
 8004c0c:	440b      	add	r3, r1
 8004c0e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004c12:	2200      	movs	r2, #0
 8004c14:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c16:	7bfb      	ldrb	r3, [r7, #15]
 8004c18:	3301      	adds	r3, #1
 8004c1a:	73fb      	strb	r3, [r7, #15]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	791b      	ldrb	r3, [r3, #4]
 8004c20:	7bfa      	ldrb	r2, [r7, #15]
 8004c22:	429a      	cmp	r2, r3
 8004c24:	d3b5      	bcc.n	8004b92 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6818      	ldr	r0, [r3, #0]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	7c1a      	ldrb	r2, [r3, #16]
 8004c2e:	f88d 2000 	strb.w	r2, [sp]
 8004c32:	3304      	adds	r3, #4
 8004c34:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004c36:	f004 f8a1 	bl	8008d7c <USB_DevInit>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d005      	beq.n	8004c4c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2202      	movs	r2, #2
 8004c44:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e00c      	b.n	8004c66 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2201      	movs	r2, #1
 8004c56:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f005 f8eb 	bl	8009e3a <USB_DevDisconnect>

  return HAL_OK;
 8004c64:	2300      	movs	r3, #0
}
 8004c66:	4618      	mov	r0, r3
 8004c68:	3710      	adds	r7, #16
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}

08004c6e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004c6e:	b580      	push	{r7, lr}
 8004c70:	b084      	sub	sp, #16
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d101      	bne.n	8004c8a <HAL_PCD_Start+0x1c>
 8004c86:	2302      	movs	r3, #2
 8004c88:	e022      	b.n	8004cd0 <HAL_PCD_Start+0x62>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d009      	beq.n	8004cb2 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004ca2:	2b01      	cmp	r3, #1
 8004ca4:	d105      	bne.n	8004cb2 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004caa:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f003 fff2 	bl	8008ca0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f005 f899 	bl	8009df8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004cce:	2300      	movs	r3, #0
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3710      	adds	r7, #16
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}

08004cd8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004cd8:	b590      	push	{r4, r7, lr}
 8004cda:	b08d      	sub	sp, #52	@ 0x34
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ce6:	6a3b      	ldr	r3, [r7, #32]
 8004ce8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f005 f957 	bl	8009fa2 <USB_GetMode>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	f040 848c 	bne.w	8005614 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4618      	mov	r0, r3
 8004d02:	f005 f8bb 	bl	8009e7c <USB_ReadInterrupts>
 8004d06:	4603      	mov	r3, r0
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	f000 8482 	beq.w	8005612 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004d0e:	69fb      	ldr	r3, [r7, #28]
 8004d10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	0a1b      	lsrs	r3, r3, #8
 8004d18:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4618      	mov	r0, r3
 8004d28:	f005 f8a8 	bl	8009e7c <USB_ReadInterrupts>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	f003 0302 	and.w	r3, r3, #2
 8004d32:	2b02      	cmp	r3, #2
 8004d34:	d107      	bne.n	8004d46 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	695a      	ldr	r2, [r3, #20]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f002 0202 	and.w	r2, r2, #2
 8004d44:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	f005 f896 	bl	8009e7c <USB_ReadInterrupts>
 8004d50:	4603      	mov	r3, r0
 8004d52:	f003 0310 	and.w	r3, r3, #16
 8004d56:	2b10      	cmp	r3, #16
 8004d58:	d161      	bne.n	8004e1e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	699a      	ldr	r2, [r3, #24]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f022 0210 	bic.w	r2, r2, #16
 8004d68:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004d6a:	6a3b      	ldr	r3, [r7, #32]
 8004d6c:	6a1b      	ldr	r3, [r3, #32]
 8004d6e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004d70:	69bb      	ldr	r3, [r7, #24]
 8004d72:	f003 020f 	and.w	r2, r3, #15
 8004d76:	4613      	mov	r3, r2
 8004d78:	00db      	lsls	r3, r3, #3
 8004d7a:	4413      	add	r3, r2
 8004d7c:	009b      	lsls	r3, r3, #2
 8004d7e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004d82:	687a      	ldr	r2, [r7, #4]
 8004d84:	4413      	add	r3, r2
 8004d86:	3304      	adds	r3, #4
 8004d88:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004d8a:	69bb      	ldr	r3, [r7, #24]
 8004d8c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004d90:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004d94:	d124      	bne.n	8004de0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004d96:	69ba      	ldr	r2, [r7, #24]
 8004d98:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004d9c:	4013      	ands	r3, r2
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d035      	beq.n	8004e0e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004da6:	69bb      	ldr	r3, [r7, #24]
 8004da8:	091b      	lsrs	r3, r3, #4
 8004daa:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004dac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004db0:	b29b      	uxth	r3, r3
 8004db2:	461a      	mov	r2, r3
 8004db4:	6a38      	ldr	r0, [r7, #32]
 8004db6:	f004 fecd 	bl	8009b54 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004dba:	697b      	ldr	r3, [r7, #20]
 8004dbc:	68da      	ldr	r2, [r3, #12]
 8004dbe:	69bb      	ldr	r3, [r7, #24]
 8004dc0:	091b      	lsrs	r3, r3, #4
 8004dc2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004dc6:	441a      	add	r2, r3
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	695a      	ldr	r2, [r3, #20]
 8004dd0:	69bb      	ldr	r3, [r7, #24]
 8004dd2:	091b      	lsrs	r3, r3, #4
 8004dd4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004dd8:	441a      	add	r2, r3
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	615a      	str	r2, [r3, #20]
 8004dde:	e016      	b.n	8004e0e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004de0:	69bb      	ldr	r3, [r7, #24]
 8004de2:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004de6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004dea:	d110      	bne.n	8004e0e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004df2:	2208      	movs	r2, #8
 8004df4:	4619      	mov	r1, r3
 8004df6:	6a38      	ldr	r0, [r7, #32]
 8004df8:	f004 feac 	bl	8009b54 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	695a      	ldr	r2, [r3, #20]
 8004e00:	69bb      	ldr	r3, [r7, #24]
 8004e02:	091b      	lsrs	r3, r3, #4
 8004e04:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e08:	441a      	add	r2, r3
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	699a      	ldr	r2, [r3, #24]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f042 0210 	orr.w	r2, r2, #16
 8004e1c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4618      	mov	r0, r3
 8004e24:	f005 f82a 	bl	8009e7c <USB_ReadInterrupts>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004e2e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004e32:	f040 80a7 	bne.w	8004f84 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004e36:	2300      	movs	r3, #0
 8004e38:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f005 f82f 	bl	8009ea2 <USB_ReadDevAllOutEpInterrupt>
 8004e44:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004e46:	e099      	b.n	8004f7c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004e48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e4a:	f003 0301 	and.w	r3, r3, #1
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	f000 808e 	beq.w	8004f70 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e5a:	b2d2      	uxtb	r2, r2
 8004e5c:	4611      	mov	r1, r2
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f005 f853 	bl	8009f0a <USB_ReadDevOutEPInterrupt>
 8004e64:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	f003 0301 	and.w	r3, r3, #1
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d00c      	beq.n	8004e8a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e72:	015a      	lsls	r2, r3, #5
 8004e74:	69fb      	ldr	r3, [r7, #28]
 8004e76:	4413      	add	r3, r2
 8004e78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e7c:	461a      	mov	r2, r3
 8004e7e:	2301      	movs	r3, #1
 8004e80:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004e82:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004e84:	6878      	ldr	r0, [r7, #4]
 8004e86:	f000 fea3 	bl	8005bd0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	f003 0308 	and.w	r3, r3, #8
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d00c      	beq.n	8004eae <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e96:	015a      	lsls	r2, r3, #5
 8004e98:	69fb      	ldr	r3, [r7, #28]
 8004e9a:	4413      	add	r3, r2
 8004e9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ea0:	461a      	mov	r2, r3
 8004ea2:	2308      	movs	r3, #8
 8004ea4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004ea6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004ea8:	6878      	ldr	r0, [r7, #4]
 8004eaa:	f000 ff79 	bl	8005da0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	f003 0310 	and.w	r3, r3, #16
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d008      	beq.n	8004eca <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eba:	015a      	lsls	r2, r3, #5
 8004ebc:	69fb      	ldr	r3, [r7, #28]
 8004ebe:	4413      	add	r3, r2
 8004ec0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ec4:	461a      	mov	r2, r3
 8004ec6:	2310      	movs	r3, #16
 8004ec8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	f003 0302 	and.w	r3, r3, #2
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d030      	beq.n	8004f36 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004ed4:	6a3b      	ldr	r3, [r7, #32]
 8004ed6:	695b      	ldr	r3, [r3, #20]
 8004ed8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004edc:	2b80      	cmp	r3, #128	@ 0x80
 8004ede:	d109      	bne.n	8004ef4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004ee0:	69fb      	ldr	r3, [r7, #28]
 8004ee2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	69fa      	ldr	r2, [r7, #28]
 8004eea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004eee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004ef2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004ef4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ef6:	4613      	mov	r3, r2
 8004ef8:	00db      	lsls	r3, r3, #3
 8004efa:	4413      	add	r3, r2
 8004efc:	009b      	lsls	r3, r3, #2
 8004efe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	4413      	add	r3, r2
 8004f06:	3304      	adds	r3, #4
 8004f08:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	78db      	ldrb	r3, [r3, #3]
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	d108      	bne.n	8004f24 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	2200      	movs	r2, #0
 8004f16:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f1a:	b2db      	uxtb	r3, r3
 8004f1c:	4619      	mov	r1, r3
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f007 fc10 	bl	800c744 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f26:	015a      	lsls	r2, r3, #5
 8004f28:	69fb      	ldr	r3, [r7, #28]
 8004f2a:	4413      	add	r3, r2
 8004f2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f30:	461a      	mov	r2, r3
 8004f32:	2302      	movs	r3, #2
 8004f34:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	f003 0320 	and.w	r3, r3, #32
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d008      	beq.n	8004f52 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f42:	015a      	lsls	r2, r3, #5
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	4413      	add	r3, r2
 8004f48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f4c:	461a      	mov	r2, r3
 8004f4e:	2320      	movs	r3, #32
 8004f50:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d009      	beq.n	8004f70 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f5e:	015a      	lsls	r2, r3, #5
 8004f60:	69fb      	ldr	r3, [r7, #28]
 8004f62:	4413      	add	r3, r2
 8004f64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f68:	461a      	mov	r2, r3
 8004f6a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004f6e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f72:	3301      	adds	r3, #1
 8004f74:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f78:	085b      	lsrs	r3, r3, #1
 8004f7a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	f47f af62 	bne.w	8004e48 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4618      	mov	r0, r3
 8004f8a:	f004 ff77 	bl	8009e7c <USB_ReadInterrupts>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f94:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f98:	f040 80db 	bne.w	8005152 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f004 ff98 	bl	8009ed6 <USB_ReadDevAllInEpInterrupt>
 8004fa6:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004fac:	e0cd      	b.n	800514a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fb0:	f003 0301 	and.w	r3, r3, #1
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	f000 80c2 	beq.w	800513e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fc0:	b2d2      	uxtb	r2, r2
 8004fc2:	4611      	mov	r1, r2
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	f004 ffbe 	bl	8009f46 <USB_ReadDevInEPInterrupt>
 8004fca:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	f003 0301 	and.w	r3, r3, #1
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d057      	beq.n	8005086 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd8:	f003 030f 	and.w	r3, r3, #15
 8004fdc:	2201      	movs	r2, #1
 8004fde:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004fe4:	69fb      	ldr	r3, [r7, #28]
 8004fe6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	43db      	mvns	r3, r3
 8004ff0:	69f9      	ldr	r1, [r7, #28]
 8004ff2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004ff6:	4013      	ands	r3, r2
 8004ff8:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ffc:	015a      	lsls	r2, r3, #5
 8004ffe:	69fb      	ldr	r3, [r7, #28]
 8005000:	4413      	add	r3, r2
 8005002:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005006:	461a      	mov	r2, r3
 8005008:	2301      	movs	r3, #1
 800500a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	799b      	ldrb	r3, [r3, #6]
 8005010:	2b01      	cmp	r3, #1
 8005012:	d132      	bne.n	800507a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005014:	6879      	ldr	r1, [r7, #4]
 8005016:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005018:	4613      	mov	r3, r2
 800501a:	00db      	lsls	r3, r3, #3
 800501c:	4413      	add	r3, r2
 800501e:	009b      	lsls	r3, r3, #2
 8005020:	440b      	add	r3, r1
 8005022:	3320      	adds	r3, #32
 8005024:	6819      	ldr	r1, [r3, #0]
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800502a:	4613      	mov	r3, r2
 800502c:	00db      	lsls	r3, r3, #3
 800502e:	4413      	add	r3, r2
 8005030:	009b      	lsls	r3, r3, #2
 8005032:	4403      	add	r3, r0
 8005034:	331c      	adds	r3, #28
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4419      	add	r1, r3
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800503e:	4613      	mov	r3, r2
 8005040:	00db      	lsls	r3, r3, #3
 8005042:	4413      	add	r3, r2
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	4403      	add	r3, r0
 8005048:	3320      	adds	r3, #32
 800504a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800504c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800504e:	2b00      	cmp	r3, #0
 8005050:	d113      	bne.n	800507a <HAL_PCD_IRQHandler+0x3a2>
 8005052:	6879      	ldr	r1, [r7, #4]
 8005054:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005056:	4613      	mov	r3, r2
 8005058:	00db      	lsls	r3, r3, #3
 800505a:	4413      	add	r3, r2
 800505c:	009b      	lsls	r3, r3, #2
 800505e:	440b      	add	r3, r1
 8005060:	3324      	adds	r3, #36	@ 0x24
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d108      	bne.n	800507a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6818      	ldr	r0, [r3, #0]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005072:	461a      	mov	r2, r3
 8005074:	2101      	movs	r1, #1
 8005076:	f004 ffc5 	bl	800a004 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800507a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800507c:	b2db      	uxtb	r3, r3
 800507e:	4619      	mov	r1, r3
 8005080:	6878      	ldr	r0, [r7, #4]
 8005082:	f007 fada 	bl	800c63a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	f003 0308 	and.w	r3, r3, #8
 800508c:	2b00      	cmp	r3, #0
 800508e:	d008      	beq.n	80050a2 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005092:	015a      	lsls	r2, r3, #5
 8005094:	69fb      	ldr	r3, [r7, #28]
 8005096:	4413      	add	r3, r2
 8005098:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800509c:	461a      	mov	r2, r3
 800509e:	2308      	movs	r3, #8
 80050a0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	f003 0310 	and.w	r3, r3, #16
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d008      	beq.n	80050be <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80050ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ae:	015a      	lsls	r2, r3, #5
 80050b0:	69fb      	ldr	r3, [r7, #28]
 80050b2:	4413      	add	r3, r2
 80050b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050b8:	461a      	mov	r2, r3
 80050ba:	2310      	movs	r3, #16
 80050bc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80050be:	693b      	ldr	r3, [r7, #16]
 80050c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d008      	beq.n	80050da <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80050c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ca:	015a      	lsls	r2, r3, #5
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	4413      	add	r3, r2
 80050d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050d4:	461a      	mov	r2, r3
 80050d6:	2340      	movs	r3, #64	@ 0x40
 80050d8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	f003 0302 	and.w	r3, r3, #2
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d023      	beq.n	800512c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80050e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80050e6:	6a38      	ldr	r0, [r7, #32]
 80050e8:	f003 ffac 	bl	8009044 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80050ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050ee:	4613      	mov	r3, r2
 80050f0:	00db      	lsls	r3, r3, #3
 80050f2:	4413      	add	r3, r2
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	3310      	adds	r3, #16
 80050f8:	687a      	ldr	r2, [r7, #4]
 80050fa:	4413      	add	r3, r2
 80050fc:	3304      	adds	r3, #4
 80050fe:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	78db      	ldrb	r3, [r3, #3]
 8005104:	2b01      	cmp	r3, #1
 8005106:	d108      	bne.n	800511a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	2200      	movs	r2, #0
 800510c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800510e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005110:	b2db      	uxtb	r3, r3
 8005112:	4619      	mov	r1, r3
 8005114:	6878      	ldr	r0, [r7, #4]
 8005116:	f007 fb27 	bl	800c768 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800511a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800511c:	015a      	lsls	r2, r3, #5
 800511e:	69fb      	ldr	r3, [r7, #28]
 8005120:	4413      	add	r3, r2
 8005122:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005126:	461a      	mov	r2, r3
 8005128:	2302      	movs	r3, #2
 800512a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800512c:	693b      	ldr	r3, [r7, #16]
 800512e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005132:	2b00      	cmp	r3, #0
 8005134:	d003      	beq.n	800513e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005136:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005138:	6878      	ldr	r0, [r7, #4]
 800513a:	f000 fcbd 	bl	8005ab8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800513e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005140:	3301      	adds	r3, #1
 8005142:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005146:	085b      	lsrs	r3, r3, #1
 8005148:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800514a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800514c:	2b00      	cmp	r3, #0
 800514e:	f47f af2e 	bne.w	8004fae <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4618      	mov	r0, r3
 8005158:	f004 fe90 	bl	8009e7c <USB_ReadInterrupts>
 800515c:	4603      	mov	r3, r0
 800515e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005162:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005166:	d122      	bne.n	80051ae <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005168:	69fb      	ldr	r3, [r7, #28]
 800516a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	69fa      	ldr	r2, [r7, #28]
 8005172:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005176:	f023 0301 	bic.w	r3, r3, #1
 800517a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005182:	2b01      	cmp	r3, #1
 8005184:	d108      	bne.n	8005198 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2200      	movs	r2, #0
 800518a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800518e:	2100      	movs	r1, #0
 8005190:	6878      	ldr	r0, [r7, #4]
 8005192:	f000 fea3 	bl	8005edc <HAL_PCDEx_LPM_Callback>
 8005196:	e002      	b.n	800519e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005198:	6878      	ldr	r0, [r7, #4]
 800519a:	f007 fac5 	bl	800c728 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	695a      	ldr	r2, [r3, #20]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80051ac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4618      	mov	r0, r3
 80051b4:	f004 fe62 	bl	8009e7c <USB_ReadInterrupts>
 80051b8:	4603      	mov	r3, r0
 80051ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051c2:	d112      	bne.n	80051ea <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80051c4:	69fb      	ldr	r3, [r7, #28]
 80051c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	f003 0301 	and.w	r3, r3, #1
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d102      	bne.n	80051da <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80051d4:	6878      	ldr	r0, [r7, #4]
 80051d6:	f007 fa81 	bl	800c6dc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	695a      	ldr	r2, [r3, #20]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80051e8:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4618      	mov	r0, r3
 80051f0:	f004 fe44 	bl	8009e7c <USB_ReadInterrupts>
 80051f4:	4603      	mov	r3, r0
 80051f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80051fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051fe:	f040 80b7 	bne.w	8005370 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005202:	69fb      	ldr	r3, [r7, #28]
 8005204:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	69fa      	ldr	r2, [r7, #28]
 800520c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005210:	f023 0301 	bic.w	r3, r3, #1
 8005214:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	2110      	movs	r1, #16
 800521c:	4618      	mov	r0, r3
 800521e:	f003 ff11 	bl	8009044 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005222:	2300      	movs	r3, #0
 8005224:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005226:	e046      	b.n	80052b6 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800522a:	015a      	lsls	r2, r3, #5
 800522c:	69fb      	ldr	r3, [r7, #28]
 800522e:	4413      	add	r3, r2
 8005230:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005234:	461a      	mov	r2, r3
 8005236:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800523a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800523c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800523e:	015a      	lsls	r2, r3, #5
 8005240:	69fb      	ldr	r3, [r7, #28]
 8005242:	4413      	add	r3, r2
 8005244:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800524c:	0151      	lsls	r1, r2, #5
 800524e:	69fa      	ldr	r2, [r7, #28]
 8005250:	440a      	add	r2, r1
 8005252:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005256:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800525a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800525c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800525e:	015a      	lsls	r2, r3, #5
 8005260:	69fb      	ldr	r3, [r7, #28]
 8005262:	4413      	add	r3, r2
 8005264:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005268:	461a      	mov	r2, r3
 800526a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800526e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005272:	015a      	lsls	r2, r3, #5
 8005274:	69fb      	ldr	r3, [r7, #28]
 8005276:	4413      	add	r3, r2
 8005278:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005280:	0151      	lsls	r1, r2, #5
 8005282:	69fa      	ldr	r2, [r7, #28]
 8005284:	440a      	add	r2, r1
 8005286:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800528a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800528e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005292:	015a      	lsls	r2, r3, #5
 8005294:	69fb      	ldr	r3, [r7, #28]
 8005296:	4413      	add	r3, r2
 8005298:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052a0:	0151      	lsls	r1, r2, #5
 80052a2:	69fa      	ldr	r2, [r7, #28]
 80052a4:	440a      	add	r2, r1
 80052a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80052aa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80052ae:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80052b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052b2:	3301      	adds	r3, #1
 80052b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	791b      	ldrb	r3, [r3, #4]
 80052ba:	461a      	mov	r2, r3
 80052bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052be:	4293      	cmp	r3, r2
 80052c0:	d3b2      	bcc.n	8005228 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80052c2:	69fb      	ldr	r3, [r7, #28]
 80052c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052c8:	69db      	ldr	r3, [r3, #28]
 80052ca:	69fa      	ldr	r2, [r7, #28]
 80052cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052d0:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80052d4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	7bdb      	ldrb	r3, [r3, #15]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d016      	beq.n	800530c <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80052de:	69fb      	ldr	r3, [r7, #28]
 80052e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052e8:	69fa      	ldr	r2, [r7, #28]
 80052ea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052ee:	f043 030b 	orr.w	r3, r3, #11
 80052f2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80052f6:	69fb      	ldr	r3, [r7, #28]
 80052f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052fe:	69fa      	ldr	r2, [r7, #28]
 8005300:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005304:	f043 030b 	orr.w	r3, r3, #11
 8005308:	6453      	str	r3, [r2, #68]	@ 0x44
 800530a:	e015      	b.n	8005338 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800530c:	69fb      	ldr	r3, [r7, #28]
 800530e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005312:	695b      	ldr	r3, [r3, #20]
 8005314:	69fa      	ldr	r2, [r7, #28]
 8005316:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800531a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800531e:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8005322:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005324:	69fb      	ldr	r3, [r7, #28]
 8005326:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800532a:	691b      	ldr	r3, [r3, #16]
 800532c:	69fa      	ldr	r2, [r7, #28]
 800532e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005332:	f043 030b 	orr.w	r3, r3, #11
 8005336:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005338:	69fb      	ldr	r3, [r7, #28]
 800533a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	69fa      	ldr	r2, [r7, #28]
 8005342:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005346:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800534a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6818      	ldr	r0, [r3, #0]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800535a:	461a      	mov	r2, r3
 800535c:	f004 fe52 	bl	800a004 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	695a      	ldr	r2, [r3, #20]
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800536e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4618      	mov	r0, r3
 8005376:	f004 fd81 	bl	8009e7c <USB_ReadInterrupts>
 800537a:	4603      	mov	r3, r0
 800537c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005380:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005384:	d123      	bne.n	80053ce <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4618      	mov	r0, r3
 800538c:	f004 fe17 	bl	8009fbe <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4618      	mov	r0, r3
 8005396:	f003 fece 	bl	8009136 <USB_GetDevSpeed>
 800539a:	4603      	mov	r3, r0
 800539c:	461a      	mov	r2, r3
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681c      	ldr	r4, [r3, #0]
 80053a6:	f001 fa09 	bl	80067bc <HAL_RCC_GetHCLKFreq>
 80053aa:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80053b0:	461a      	mov	r2, r3
 80053b2:	4620      	mov	r0, r4
 80053b4:	f003 fbd2 	bl	8008b5c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f007 f966 	bl	800c68a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	695a      	ldr	r2, [r3, #20]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80053cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4618      	mov	r0, r3
 80053d4:	f004 fd52 	bl	8009e7c <USB_ReadInterrupts>
 80053d8:	4603      	mov	r3, r0
 80053da:	f003 0308 	and.w	r3, r3, #8
 80053de:	2b08      	cmp	r3, #8
 80053e0:	d10a      	bne.n	80053f8 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f007 f943 	bl	800c66e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	695a      	ldr	r2, [r3, #20]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f002 0208 	and.w	r2, r2, #8
 80053f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4618      	mov	r0, r3
 80053fe:	f004 fd3d 	bl	8009e7c <USB_ReadInterrupts>
 8005402:	4603      	mov	r3, r0
 8005404:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005408:	2b80      	cmp	r3, #128	@ 0x80
 800540a:	d123      	bne.n	8005454 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800540c:	6a3b      	ldr	r3, [r7, #32]
 800540e:	699b      	ldr	r3, [r3, #24]
 8005410:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005414:	6a3b      	ldr	r3, [r7, #32]
 8005416:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005418:	2301      	movs	r3, #1
 800541a:	627b      	str	r3, [r7, #36]	@ 0x24
 800541c:	e014      	b.n	8005448 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800541e:	6879      	ldr	r1, [r7, #4]
 8005420:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005422:	4613      	mov	r3, r2
 8005424:	00db      	lsls	r3, r3, #3
 8005426:	4413      	add	r3, r2
 8005428:	009b      	lsls	r3, r3, #2
 800542a:	440b      	add	r3, r1
 800542c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005430:	781b      	ldrb	r3, [r3, #0]
 8005432:	2b01      	cmp	r3, #1
 8005434:	d105      	bne.n	8005442 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005438:	b2db      	uxtb	r3, r3
 800543a:	4619      	mov	r1, r3
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f000 fb0a 	bl	8005a56 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005444:	3301      	adds	r3, #1
 8005446:	627b      	str	r3, [r7, #36]	@ 0x24
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	791b      	ldrb	r3, [r3, #4]
 800544c:	461a      	mov	r2, r3
 800544e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005450:	4293      	cmp	r3, r2
 8005452:	d3e4      	bcc.n	800541e <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4618      	mov	r0, r3
 800545a:	f004 fd0f 	bl	8009e7c <USB_ReadInterrupts>
 800545e:	4603      	mov	r3, r0
 8005460:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005464:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005468:	d13c      	bne.n	80054e4 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800546a:	2301      	movs	r3, #1
 800546c:	627b      	str	r3, [r7, #36]	@ 0x24
 800546e:	e02b      	b.n	80054c8 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005472:	015a      	lsls	r2, r3, #5
 8005474:	69fb      	ldr	r3, [r7, #28]
 8005476:	4413      	add	r3, r2
 8005478:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005480:	6879      	ldr	r1, [r7, #4]
 8005482:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005484:	4613      	mov	r3, r2
 8005486:	00db      	lsls	r3, r3, #3
 8005488:	4413      	add	r3, r2
 800548a:	009b      	lsls	r3, r3, #2
 800548c:	440b      	add	r3, r1
 800548e:	3318      	adds	r3, #24
 8005490:	781b      	ldrb	r3, [r3, #0]
 8005492:	2b01      	cmp	r3, #1
 8005494:	d115      	bne.n	80054c2 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005496:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005498:	2b00      	cmp	r3, #0
 800549a:	da12      	bge.n	80054c2 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800549c:	6879      	ldr	r1, [r7, #4]
 800549e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054a0:	4613      	mov	r3, r2
 80054a2:	00db      	lsls	r3, r3, #3
 80054a4:	4413      	add	r3, r2
 80054a6:	009b      	lsls	r3, r3, #2
 80054a8:	440b      	add	r3, r1
 80054aa:	3317      	adds	r3, #23
 80054ac:	2201      	movs	r2, #1
 80054ae:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80054b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b2:	b2db      	uxtb	r3, r3
 80054b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80054b8:	b2db      	uxtb	r3, r3
 80054ba:	4619      	mov	r1, r3
 80054bc:	6878      	ldr	r0, [r7, #4]
 80054be:	f000 faca 	bl	8005a56 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80054c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c4:	3301      	adds	r3, #1
 80054c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	791b      	ldrb	r3, [r3, #4]
 80054cc:	461a      	mov	r2, r3
 80054ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d3cd      	bcc.n	8005470 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	695a      	ldr	r2, [r3, #20]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80054e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4618      	mov	r0, r3
 80054ea:	f004 fcc7 	bl	8009e7c <USB_ReadInterrupts>
 80054ee:	4603      	mov	r3, r0
 80054f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80054f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80054f8:	d156      	bne.n	80055a8 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80054fa:	2301      	movs	r3, #1
 80054fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80054fe:	e045      	b.n	800558c <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005502:	015a      	lsls	r2, r3, #5
 8005504:	69fb      	ldr	r3, [r7, #28]
 8005506:	4413      	add	r3, r2
 8005508:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005510:	6879      	ldr	r1, [r7, #4]
 8005512:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005514:	4613      	mov	r3, r2
 8005516:	00db      	lsls	r3, r3, #3
 8005518:	4413      	add	r3, r2
 800551a:	009b      	lsls	r3, r3, #2
 800551c:	440b      	add	r3, r1
 800551e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005522:	781b      	ldrb	r3, [r3, #0]
 8005524:	2b01      	cmp	r3, #1
 8005526:	d12e      	bne.n	8005586 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005528:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800552a:	2b00      	cmp	r3, #0
 800552c:	da2b      	bge.n	8005586 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800552e:	69bb      	ldr	r3, [r7, #24]
 8005530:	0c1a      	lsrs	r2, r3, #16
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8005538:	4053      	eors	r3, r2
 800553a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800553e:	2b00      	cmp	r3, #0
 8005540:	d121      	bne.n	8005586 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005542:	6879      	ldr	r1, [r7, #4]
 8005544:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005546:	4613      	mov	r3, r2
 8005548:	00db      	lsls	r3, r3, #3
 800554a:	4413      	add	r3, r2
 800554c:	009b      	lsls	r3, r3, #2
 800554e:	440b      	add	r3, r1
 8005550:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005554:	2201      	movs	r2, #1
 8005556:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005558:	6a3b      	ldr	r3, [r7, #32]
 800555a:	699b      	ldr	r3, [r3, #24]
 800555c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005560:	6a3b      	ldr	r3, [r7, #32]
 8005562:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005564:	6a3b      	ldr	r3, [r7, #32]
 8005566:	695b      	ldr	r3, [r3, #20]
 8005568:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800556c:	2b00      	cmp	r3, #0
 800556e:	d10a      	bne.n	8005586 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005570:	69fb      	ldr	r3, [r7, #28]
 8005572:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	69fa      	ldr	r2, [r7, #28]
 800557a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800557e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005582:	6053      	str	r3, [r2, #4]
            break;
 8005584:	e008      	b.n	8005598 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005588:	3301      	adds	r3, #1
 800558a:	627b      	str	r3, [r7, #36]	@ 0x24
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	791b      	ldrb	r3, [r3, #4]
 8005590:	461a      	mov	r2, r3
 8005592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005594:	4293      	cmp	r3, r2
 8005596:	d3b3      	bcc.n	8005500 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	695a      	ldr	r2, [r3, #20]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80055a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4618      	mov	r0, r3
 80055ae:	f004 fc65 	bl	8009e7c <USB_ReadInterrupts>
 80055b2:	4603      	mov	r3, r0
 80055b4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80055b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055bc:	d10a      	bne.n	80055d4 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f007 f8e4 	bl	800c78c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	695a      	ldr	r2, [r3, #20]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80055d2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4618      	mov	r0, r3
 80055da:	f004 fc4f 	bl	8009e7c <USB_ReadInterrupts>
 80055de:	4603      	mov	r3, r0
 80055e0:	f003 0304 	and.w	r3, r3, #4
 80055e4:	2b04      	cmp	r3, #4
 80055e6:	d115      	bne.n	8005614 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80055f0:	69bb      	ldr	r3, [r7, #24]
 80055f2:	f003 0304 	and.w	r3, r3, #4
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d002      	beq.n	8005600 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f007 f8d4 	bl	800c7a8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	6859      	ldr	r1, [r3, #4]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	69ba      	ldr	r2, [r7, #24]
 800560c:	430a      	orrs	r2, r1
 800560e:	605a      	str	r2, [r3, #4]
 8005610:	e000      	b.n	8005614 <HAL_PCD_IRQHandler+0x93c>
      return;
 8005612:	bf00      	nop
    }
  }
}
 8005614:	3734      	adds	r7, #52	@ 0x34
 8005616:	46bd      	mov	sp, r7
 8005618:	bd90      	pop	{r4, r7, pc}

0800561a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800561a:	b580      	push	{r7, lr}
 800561c:	b082      	sub	sp, #8
 800561e:	af00      	add	r7, sp, #0
 8005620:	6078      	str	r0, [r7, #4]
 8005622:	460b      	mov	r3, r1
 8005624:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800562c:	2b01      	cmp	r3, #1
 800562e:	d101      	bne.n	8005634 <HAL_PCD_SetAddress+0x1a>
 8005630:	2302      	movs	r3, #2
 8005632:	e012      	b.n	800565a <HAL_PCD_SetAddress+0x40>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2201      	movs	r2, #1
 8005638:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	78fa      	ldrb	r2, [r7, #3]
 8005640:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	78fa      	ldrb	r2, [r7, #3]
 8005648:	4611      	mov	r1, r2
 800564a:	4618      	mov	r0, r3
 800564c:	f004 fbae 	bl	8009dac <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2200      	movs	r2, #0
 8005654:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005658:	2300      	movs	r3, #0
}
 800565a:	4618      	mov	r0, r3
 800565c:	3708      	adds	r7, #8
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}

08005662 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005662:	b580      	push	{r7, lr}
 8005664:	b084      	sub	sp, #16
 8005666:	af00      	add	r7, sp, #0
 8005668:	6078      	str	r0, [r7, #4]
 800566a:	4608      	mov	r0, r1
 800566c:	4611      	mov	r1, r2
 800566e:	461a      	mov	r2, r3
 8005670:	4603      	mov	r3, r0
 8005672:	70fb      	strb	r3, [r7, #3]
 8005674:	460b      	mov	r3, r1
 8005676:	803b      	strh	r3, [r7, #0]
 8005678:	4613      	mov	r3, r2
 800567a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800567c:	2300      	movs	r3, #0
 800567e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005680:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005684:	2b00      	cmp	r3, #0
 8005686:	da0f      	bge.n	80056a8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005688:	78fb      	ldrb	r3, [r7, #3]
 800568a:	f003 020f 	and.w	r2, r3, #15
 800568e:	4613      	mov	r3, r2
 8005690:	00db      	lsls	r3, r3, #3
 8005692:	4413      	add	r3, r2
 8005694:	009b      	lsls	r3, r3, #2
 8005696:	3310      	adds	r3, #16
 8005698:	687a      	ldr	r2, [r7, #4]
 800569a:	4413      	add	r3, r2
 800569c:	3304      	adds	r3, #4
 800569e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2201      	movs	r2, #1
 80056a4:	705a      	strb	r2, [r3, #1]
 80056a6:	e00f      	b.n	80056c8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80056a8:	78fb      	ldrb	r3, [r7, #3]
 80056aa:	f003 020f 	and.w	r2, r3, #15
 80056ae:	4613      	mov	r3, r2
 80056b0:	00db      	lsls	r3, r3, #3
 80056b2:	4413      	add	r3, r2
 80056b4:	009b      	lsls	r3, r3, #2
 80056b6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80056ba:	687a      	ldr	r2, [r7, #4]
 80056bc:	4413      	add	r3, r2
 80056be:	3304      	adds	r3, #4
 80056c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	2200      	movs	r2, #0
 80056c6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80056c8:	78fb      	ldrb	r3, [r7, #3]
 80056ca:	f003 030f 	and.w	r3, r3, #15
 80056ce:	b2da      	uxtb	r2, r3
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80056d4:	883b      	ldrh	r3, [r7, #0]
 80056d6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	78ba      	ldrb	r2, [r7, #2]
 80056e2:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	785b      	ldrb	r3, [r3, #1]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d004      	beq.n	80056f6 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	781b      	ldrb	r3, [r3, #0]
 80056f0:	461a      	mov	r2, r3
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80056f6:	78bb      	ldrb	r3, [r7, #2]
 80056f8:	2b02      	cmp	r3, #2
 80056fa:	d102      	bne.n	8005702 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2200      	movs	r2, #0
 8005700:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005708:	2b01      	cmp	r3, #1
 800570a:	d101      	bne.n	8005710 <HAL_PCD_EP_Open+0xae>
 800570c:	2302      	movs	r3, #2
 800570e:	e00e      	b.n	800572e <HAL_PCD_EP_Open+0xcc>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2201      	movs	r2, #1
 8005714:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	68f9      	ldr	r1, [r7, #12]
 800571e:	4618      	mov	r0, r3
 8005720:	f003 fd2e 	bl	8009180 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2200      	movs	r2, #0
 8005728:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800572c:	7afb      	ldrb	r3, [r7, #11]
}
 800572e:	4618      	mov	r0, r3
 8005730:	3710      	adds	r7, #16
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}

08005736 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005736:	b580      	push	{r7, lr}
 8005738:	b084      	sub	sp, #16
 800573a:	af00      	add	r7, sp, #0
 800573c:	6078      	str	r0, [r7, #4]
 800573e:	460b      	mov	r3, r1
 8005740:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005742:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005746:	2b00      	cmp	r3, #0
 8005748:	da0f      	bge.n	800576a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800574a:	78fb      	ldrb	r3, [r7, #3]
 800574c:	f003 020f 	and.w	r2, r3, #15
 8005750:	4613      	mov	r3, r2
 8005752:	00db      	lsls	r3, r3, #3
 8005754:	4413      	add	r3, r2
 8005756:	009b      	lsls	r3, r3, #2
 8005758:	3310      	adds	r3, #16
 800575a:	687a      	ldr	r2, [r7, #4]
 800575c:	4413      	add	r3, r2
 800575e:	3304      	adds	r3, #4
 8005760:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2201      	movs	r2, #1
 8005766:	705a      	strb	r2, [r3, #1]
 8005768:	e00f      	b.n	800578a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800576a:	78fb      	ldrb	r3, [r7, #3]
 800576c:	f003 020f 	and.w	r2, r3, #15
 8005770:	4613      	mov	r3, r2
 8005772:	00db      	lsls	r3, r3, #3
 8005774:	4413      	add	r3, r2
 8005776:	009b      	lsls	r3, r3, #2
 8005778:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800577c:	687a      	ldr	r2, [r7, #4]
 800577e:	4413      	add	r3, r2
 8005780:	3304      	adds	r3, #4
 8005782:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2200      	movs	r2, #0
 8005788:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800578a:	78fb      	ldrb	r3, [r7, #3]
 800578c:	f003 030f 	and.w	r3, r3, #15
 8005790:	b2da      	uxtb	r2, r3
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800579c:	2b01      	cmp	r3, #1
 800579e:	d101      	bne.n	80057a4 <HAL_PCD_EP_Close+0x6e>
 80057a0:	2302      	movs	r3, #2
 80057a2:	e00e      	b.n	80057c2 <HAL_PCD_EP_Close+0x8c>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2201      	movs	r2, #1
 80057a8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68f9      	ldr	r1, [r7, #12]
 80057b2:	4618      	mov	r0, r3
 80057b4:	f003 fd6c 	bl	8009290 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2200      	movs	r2, #0
 80057bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80057c0:	2300      	movs	r3, #0
}
 80057c2:	4618      	mov	r0, r3
 80057c4:	3710      	adds	r7, #16
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}

080057ca <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80057ca:	b580      	push	{r7, lr}
 80057cc:	b086      	sub	sp, #24
 80057ce:	af00      	add	r7, sp, #0
 80057d0:	60f8      	str	r0, [r7, #12]
 80057d2:	607a      	str	r2, [r7, #4]
 80057d4:	603b      	str	r3, [r7, #0]
 80057d6:	460b      	mov	r3, r1
 80057d8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80057da:	7afb      	ldrb	r3, [r7, #11]
 80057dc:	f003 020f 	and.w	r2, r3, #15
 80057e0:	4613      	mov	r3, r2
 80057e2:	00db      	lsls	r3, r3, #3
 80057e4:	4413      	add	r3, r2
 80057e6:	009b      	lsls	r3, r3, #2
 80057e8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80057ec:	68fa      	ldr	r2, [r7, #12]
 80057ee:	4413      	add	r3, r2
 80057f0:	3304      	adds	r3, #4
 80057f2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	687a      	ldr	r2, [r7, #4]
 80057f8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	683a      	ldr	r2, [r7, #0]
 80057fe:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	2200      	movs	r2, #0
 8005804:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	2200      	movs	r2, #0
 800580a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800580c:	7afb      	ldrb	r3, [r7, #11]
 800580e:	f003 030f 	and.w	r3, r3, #15
 8005812:	b2da      	uxtb	r2, r3
 8005814:	697b      	ldr	r3, [r7, #20]
 8005816:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	799b      	ldrb	r3, [r3, #6]
 800581c:	2b01      	cmp	r3, #1
 800581e:	d102      	bne.n	8005826 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005820:	687a      	ldr	r2, [r7, #4]
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	6818      	ldr	r0, [r3, #0]
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	799b      	ldrb	r3, [r3, #6]
 800582e:	461a      	mov	r2, r3
 8005830:	6979      	ldr	r1, [r7, #20]
 8005832:	f003 fe09 	bl	8009448 <USB_EPStartXfer>

  return HAL_OK;
 8005836:	2300      	movs	r3, #0
}
 8005838:	4618      	mov	r0, r3
 800583a:	3718      	adds	r7, #24
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}

08005840 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005840:	b480      	push	{r7}
 8005842:	b083      	sub	sp, #12
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	460b      	mov	r3, r1
 800584a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800584c:	78fb      	ldrb	r3, [r7, #3]
 800584e:	f003 020f 	and.w	r2, r3, #15
 8005852:	6879      	ldr	r1, [r7, #4]
 8005854:	4613      	mov	r3, r2
 8005856:	00db      	lsls	r3, r3, #3
 8005858:	4413      	add	r3, r2
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	440b      	add	r3, r1
 800585e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005862:	681b      	ldr	r3, [r3, #0]
}
 8005864:	4618      	mov	r0, r3
 8005866:	370c      	adds	r7, #12
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr

08005870 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b086      	sub	sp, #24
 8005874:	af00      	add	r7, sp, #0
 8005876:	60f8      	str	r0, [r7, #12]
 8005878:	607a      	str	r2, [r7, #4]
 800587a:	603b      	str	r3, [r7, #0]
 800587c:	460b      	mov	r3, r1
 800587e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005880:	7afb      	ldrb	r3, [r7, #11]
 8005882:	f003 020f 	and.w	r2, r3, #15
 8005886:	4613      	mov	r3, r2
 8005888:	00db      	lsls	r3, r3, #3
 800588a:	4413      	add	r3, r2
 800588c:	009b      	lsls	r3, r3, #2
 800588e:	3310      	adds	r3, #16
 8005890:	68fa      	ldr	r2, [r7, #12]
 8005892:	4413      	add	r3, r2
 8005894:	3304      	adds	r3, #4
 8005896:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	687a      	ldr	r2, [r7, #4]
 800589c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800589e:	697b      	ldr	r3, [r7, #20]
 80058a0:	683a      	ldr	r2, [r7, #0]
 80058a2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	2200      	movs	r2, #0
 80058a8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	2201      	movs	r2, #1
 80058ae:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80058b0:	7afb      	ldrb	r3, [r7, #11]
 80058b2:	f003 030f 	and.w	r3, r3, #15
 80058b6:	b2da      	uxtb	r2, r3
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	799b      	ldrb	r3, [r3, #6]
 80058c0:	2b01      	cmp	r3, #1
 80058c2:	d102      	bne.n	80058ca <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80058c4:	687a      	ldr	r2, [r7, #4]
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	6818      	ldr	r0, [r3, #0]
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	799b      	ldrb	r3, [r3, #6]
 80058d2:	461a      	mov	r2, r3
 80058d4:	6979      	ldr	r1, [r7, #20]
 80058d6:	f003 fdb7 	bl	8009448 <USB_EPStartXfer>

  return HAL_OK;
 80058da:	2300      	movs	r3, #0
}
 80058dc:	4618      	mov	r0, r3
 80058de:	3718      	adds	r7, #24
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}

080058e4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b084      	sub	sp, #16
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
 80058ec:	460b      	mov	r3, r1
 80058ee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80058f0:	78fb      	ldrb	r3, [r7, #3]
 80058f2:	f003 030f 	and.w	r3, r3, #15
 80058f6:	687a      	ldr	r2, [r7, #4]
 80058f8:	7912      	ldrb	r2, [r2, #4]
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d901      	bls.n	8005902 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80058fe:	2301      	movs	r3, #1
 8005900:	e04f      	b.n	80059a2 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005902:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005906:	2b00      	cmp	r3, #0
 8005908:	da0f      	bge.n	800592a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800590a:	78fb      	ldrb	r3, [r7, #3]
 800590c:	f003 020f 	and.w	r2, r3, #15
 8005910:	4613      	mov	r3, r2
 8005912:	00db      	lsls	r3, r3, #3
 8005914:	4413      	add	r3, r2
 8005916:	009b      	lsls	r3, r3, #2
 8005918:	3310      	adds	r3, #16
 800591a:	687a      	ldr	r2, [r7, #4]
 800591c:	4413      	add	r3, r2
 800591e:	3304      	adds	r3, #4
 8005920:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2201      	movs	r2, #1
 8005926:	705a      	strb	r2, [r3, #1]
 8005928:	e00d      	b.n	8005946 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800592a:	78fa      	ldrb	r2, [r7, #3]
 800592c:	4613      	mov	r3, r2
 800592e:	00db      	lsls	r3, r3, #3
 8005930:	4413      	add	r3, r2
 8005932:	009b      	lsls	r3, r3, #2
 8005934:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005938:	687a      	ldr	r2, [r7, #4]
 800593a:	4413      	add	r3, r2
 800593c:	3304      	adds	r3, #4
 800593e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2200      	movs	r2, #0
 8005944:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2201      	movs	r2, #1
 800594a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800594c:	78fb      	ldrb	r3, [r7, #3]
 800594e:	f003 030f 	and.w	r3, r3, #15
 8005952:	b2da      	uxtb	r2, r3
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800595e:	2b01      	cmp	r3, #1
 8005960:	d101      	bne.n	8005966 <HAL_PCD_EP_SetStall+0x82>
 8005962:	2302      	movs	r3, #2
 8005964:	e01d      	b.n	80059a2 <HAL_PCD_EP_SetStall+0xbe>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2201      	movs	r2, #1
 800596a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	68f9      	ldr	r1, [r7, #12]
 8005974:	4618      	mov	r0, r3
 8005976:	f004 f945 	bl	8009c04 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800597a:	78fb      	ldrb	r3, [r7, #3]
 800597c:	f003 030f 	and.w	r3, r3, #15
 8005980:	2b00      	cmp	r3, #0
 8005982:	d109      	bne.n	8005998 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6818      	ldr	r0, [r3, #0]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	7999      	ldrb	r1, [r3, #6]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005992:	461a      	mov	r2, r3
 8005994:	f004 fb36 	bl	800a004 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2200      	movs	r2, #0
 800599c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80059a0:	2300      	movs	r3, #0
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3710      	adds	r7, #16
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}

080059aa <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80059aa:	b580      	push	{r7, lr}
 80059ac:	b084      	sub	sp, #16
 80059ae:	af00      	add	r7, sp, #0
 80059b0:	6078      	str	r0, [r7, #4]
 80059b2:	460b      	mov	r3, r1
 80059b4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80059b6:	78fb      	ldrb	r3, [r7, #3]
 80059b8:	f003 030f 	and.w	r3, r3, #15
 80059bc:	687a      	ldr	r2, [r7, #4]
 80059be:	7912      	ldrb	r2, [r2, #4]
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d901      	bls.n	80059c8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80059c4:	2301      	movs	r3, #1
 80059c6:	e042      	b.n	8005a4e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80059c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	da0f      	bge.n	80059f0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80059d0:	78fb      	ldrb	r3, [r7, #3]
 80059d2:	f003 020f 	and.w	r2, r3, #15
 80059d6:	4613      	mov	r3, r2
 80059d8:	00db      	lsls	r3, r3, #3
 80059da:	4413      	add	r3, r2
 80059dc:	009b      	lsls	r3, r3, #2
 80059de:	3310      	adds	r3, #16
 80059e0:	687a      	ldr	r2, [r7, #4]
 80059e2:	4413      	add	r3, r2
 80059e4:	3304      	adds	r3, #4
 80059e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2201      	movs	r2, #1
 80059ec:	705a      	strb	r2, [r3, #1]
 80059ee:	e00f      	b.n	8005a10 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80059f0:	78fb      	ldrb	r3, [r7, #3]
 80059f2:	f003 020f 	and.w	r2, r3, #15
 80059f6:	4613      	mov	r3, r2
 80059f8:	00db      	lsls	r3, r3, #3
 80059fa:	4413      	add	r3, r2
 80059fc:	009b      	lsls	r3, r3, #2
 80059fe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	4413      	add	r3, r2
 8005a06:	3304      	adds	r3, #4
 8005a08:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	2200      	movs	r2, #0
 8005a14:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005a16:	78fb      	ldrb	r3, [r7, #3]
 8005a18:	f003 030f 	and.w	r3, r3, #15
 8005a1c:	b2da      	uxtb	r2, r3
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d101      	bne.n	8005a30 <HAL_PCD_EP_ClrStall+0x86>
 8005a2c:	2302      	movs	r3, #2
 8005a2e:	e00e      	b.n	8005a4e <HAL_PCD_EP_ClrStall+0xa4>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2201      	movs	r2, #1
 8005a34:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	68f9      	ldr	r1, [r7, #12]
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f004 f94e 	bl	8009ce0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2200      	movs	r2, #0
 8005a48:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005a4c:	2300      	movs	r3, #0
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	3710      	adds	r7, #16
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}

08005a56 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005a56:	b580      	push	{r7, lr}
 8005a58:	b084      	sub	sp, #16
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
 8005a5e:	460b      	mov	r3, r1
 8005a60:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005a62:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	da0c      	bge.n	8005a84 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005a6a:	78fb      	ldrb	r3, [r7, #3]
 8005a6c:	f003 020f 	and.w	r2, r3, #15
 8005a70:	4613      	mov	r3, r2
 8005a72:	00db      	lsls	r3, r3, #3
 8005a74:	4413      	add	r3, r2
 8005a76:	009b      	lsls	r3, r3, #2
 8005a78:	3310      	adds	r3, #16
 8005a7a:	687a      	ldr	r2, [r7, #4]
 8005a7c:	4413      	add	r3, r2
 8005a7e:	3304      	adds	r3, #4
 8005a80:	60fb      	str	r3, [r7, #12]
 8005a82:	e00c      	b.n	8005a9e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005a84:	78fb      	ldrb	r3, [r7, #3]
 8005a86:	f003 020f 	and.w	r2, r3, #15
 8005a8a:	4613      	mov	r3, r2
 8005a8c:	00db      	lsls	r3, r3, #3
 8005a8e:	4413      	add	r3, r2
 8005a90:	009b      	lsls	r3, r3, #2
 8005a92:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005a96:	687a      	ldr	r2, [r7, #4]
 8005a98:	4413      	add	r3, r2
 8005a9a:	3304      	adds	r3, #4
 8005a9c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	68f9      	ldr	r1, [r7, #12]
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f003 ff6d 	bl	8009984 <USB_EPStopXfer>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005aae:	7afb      	ldrb	r3, [r7, #11]
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3710      	adds	r7, #16
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}

08005ab8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b08a      	sub	sp, #40	@ 0x28
 8005abc:	af02      	add	r7, sp, #8
 8005abe:	6078      	str	r0, [r7, #4]
 8005ac0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005acc:	683a      	ldr	r2, [r7, #0]
 8005ace:	4613      	mov	r3, r2
 8005ad0:	00db      	lsls	r3, r3, #3
 8005ad2:	4413      	add	r3, r2
 8005ad4:	009b      	lsls	r3, r3, #2
 8005ad6:	3310      	adds	r3, #16
 8005ad8:	687a      	ldr	r2, [r7, #4]
 8005ada:	4413      	add	r3, r2
 8005adc:	3304      	adds	r3, #4
 8005ade:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	695a      	ldr	r2, [r3, #20]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	691b      	ldr	r3, [r3, #16]
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	d901      	bls.n	8005af0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005aec:	2301      	movs	r3, #1
 8005aee:	e06b      	b.n	8005bc8 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	691a      	ldr	r2, [r3, #16]
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	695b      	ldr	r3, [r3, #20]
 8005af8:	1ad3      	subs	r3, r2, r3
 8005afa:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	689b      	ldr	r3, [r3, #8]
 8005b00:	69fa      	ldr	r2, [r7, #28]
 8005b02:	429a      	cmp	r2, r3
 8005b04:	d902      	bls.n	8005b0c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005b0c:	69fb      	ldr	r3, [r7, #28]
 8005b0e:	3303      	adds	r3, #3
 8005b10:	089b      	lsrs	r3, r3, #2
 8005b12:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005b14:	e02a      	b.n	8005b6c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	691a      	ldr	r2, [r3, #16]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	695b      	ldr	r3, [r3, #20]
 8005b1e:	1ad3      	subs	r3, r2, r3
 8005b20:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	689b      	ldr	r3, [r3, #8]
 8005b26:	69fa      	ldr	r2, [r7, #28]
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	d902      	bls.n	8005b32 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	689b      	ldr	r3, [r3, #8]
 8005b30:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005b32:	69fb      	ldr	r3, [r7, #28]
 8005b34:	3303      	adds	r3, #3
 8005b36:	089b      	lsrs	r3, r3, #2
 8005b38:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	68d9      	ldr	r1, [r3, #12]
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	b2da      	uxtb	r2, r3
 8005b42:	69fb      	ldr	r3, [r7, #28]
 8005b44:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005b4a:	9300      	str	r3, [sp, #0]
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	6978      	ldr	r0, [r7, #20]
 8005b50:	f003 ffc2 	bl	8009ad8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	68da      	ldr	r2, [r3, #12]
 8005b58:	69fb      	ldr	r3, [r7, #28]
 8005b5a:	441a      	add	r2, r3
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	695a      	ldr	r2, [r3, #20]
 8005b64:	69fb      	ldr	r3, [r7, #28]
 8005b66:	441a      	add	r2, r3
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	015a      	lsls	r2, r3, #5
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	4413      	add	r3, r2
 8005b74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b78:	699b      	ldr	r3, [r3, #24]
 8005b7a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005b7c:	69ba      	ldr	r2, [r7, #24]
 8005b7e:	429a      	cmp	r2, r3
 8005b80:	d809      	bhi.n	8005b96 <PCD_WriteEmptyTxFifo+0xde>
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	695a      	ldr	r2, [r3, #20]
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d203      	bcs.n	8005b96 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	691b      	ldr	r3, [r3, #16]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d1bf      	bne.n	8005b16 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	691a      	ldr	r2, [r3, #16]
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	695b      	ldr	r3, [r3, #20]
 8005b9e:	429a      	cmp	r2, r3
 8005ba0:	d811      	bhi.n	8005bc6 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	f003 030f 	and.w	r3, r3, #15
 8005ba8:	2201      	movs	r2, #1
 8005baa:	fa02 f303 	lsl.w	r3, r2, r3
 8005bae:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bb6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	43db      	mvns	r3, r3
 8005bbc:	6939      	ldr	r1, [r7, #16]
 8005bbe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005bc2:	4013      	ands	r3, r2
 8005bc4:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005bc6:	2300      	movs	r3, #0
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	3720      	adds	r7, #32
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}

08005bd0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b088      	sub	sp, #32
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
 8005bd8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005be0:	69fb      	ldr	r3, [r7, #28]
 8005be2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005be4:	69fb      	ldr	r3, [r7, #28]
 8005be6:	333c      	adds	r3, #60	@ 0x3c
 8005be8:	3304      	adds	r3, #4
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	015a      	lsls	r2, r3, #5
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	4413      	add	r3, r2
 8005bf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	799b      	ldrb	r3, [r3, #6]
 8005c02:	2b01      	cmp	r3, #1
 8005c04:	d17b      	bne.n	8005cfe <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	f003 0308 	and.w	r3, r3, #8
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d015      	beq.n	8005c3c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	4a61      	ldr	r2, [pc, #388]	@ (8005d98 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	f240 80b9 	bls.w	8005d8c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	f000 80b3 	beq.w	8005d8c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	015a      	lsls	r2, r3, #5
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	4413      	add	r3, r2
 8005c2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c32:	461a      	mov	r2, r3
 8005c34:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c38:	6093      	str	r3, [r2, #8]
 8005c3a:	e0a7      	b.n	8005d8c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	f003 0320 	and.w	r3, r3, #32
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d009      	beq.n	8005c5a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	015a      	lsls	r2, r3, #5
 8005c4a:	69bb      	ldr	r3, [r7, #24]
 8005c4c:	4413      	add	r3, r2
 8005c4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c52:	461a      	mov	r2, r3
 8005c54:	2320      	movs	r3, #32
 8005c56:	6093      	str	r3, [r2, #8]
 8005c58:	e098      	b.n	8005d8c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	f040 8093 	bne.w	8005d8c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	4a4b      	ldr	r2, [pc, #300]	@ (8005d98 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d90f      	bls.n	8005c8e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d00a      	beq.n	8005c8e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	015a      	lsls	r2, r3, #5
 8005c7c:	69bb      	ldr	r3, [r7, #24]
 8005c7e:	4413      	add	r3, r2
 8005c80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c84:	461a      	mov	r2, r3
 8005c86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c8a:	6093      	str	r3, [r2, #8]
 8005c8c:	e07e      	b.n	8005d8c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005c8e:	683a      	ldr	r2, [r7, #0]
 8005c90:	4613      	mov	r3, r2
 8005c92:	00db      	lsls	r3, r3, #3
 8005c94:	4413      	add	r3, r2
 8005c96:	009b      	lsls	r3, r3, #2
 8005c98:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005c9c:	687a      	ldr	r2, [r7, #4]
 8005c9e:	4413      	add	r3, r2
 8005ca0:	3304      	adds	r3, #4
 8005ca2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6a1a      	ldr	r2, [r3, #32]
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	0159      	lsls	r1, r3, #5
 8005cac:	69bb      	ldr	r3, [r7, #24]
 8005cae:	440b      	add	r3, r1
 8005cb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cb4:	691b      	ldr	r3, [r3, #16]
 8005cb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005cba:	1ad2      	subs	r2, r2, r3
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d114      	bne.n	8005cf0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	691b      	ldr	r3, [r3, #16]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d109      	bne.n	8005ce2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6818      	ldr	r0, [r3, #0]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005cd8:	461a      	mov	r2, r3
 8005cda:	2101      	movs	r1, #1
 8005cdc:	f004 f992 	bl	800a004 <USB_EP0_OutStart>
 8005ce0:	e006      	b.n	8005cf0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	68da      	ldr	r2, [r3, #12]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	695b      	ldr	r3, [r3, #20]
 8005cea:	441a      	add	r2, r3
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	b2db      	uxtb	r3, r3
 8005cf4:	4619      	mov	r1, r3
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f006 fc84 	bl	800c604 <HAL_PCD_DataOutStageCallback>
 8005cfc:	e046      	b.n	8005d8c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	4a26      	ldr	r2, [pc, #152]	@ (8005d9c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d124      	bne.n	8005d50 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005d06:	693b      	ldr	r3, [r7, #16]
 8005d08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d00a      	beq.n	8005d26 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	015a      	lsls	r2, r3, #5
 8005d14:	69bb      	ldr	r3, [r7, #24]
 8005d16:	4413      	add	r3, r2
 8005d18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d1c:	461a      	mov	r2, r3
 8005d1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d22:	6093      	str	r3, [r2, #8]
 8005d24:	e032      	b.n	8005d8c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	f003 0320 	and.w	r3, r3, #32
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d008      	beq.n	8005d42 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	015a      	lsls	r2, r3, #5
 8005d34:	69bb      	ldr	r3, [r7, #24]
 8005d36:	4413      	add	r3, r2
 8005d38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d3c:	461a      	mov	r2, r3
 8005d3e:	2320      	movs	r3, #32
 8005d40:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	b2db      	uxtb	r3, r3
 8005d46:	4619      	mov	r1, r3
 8005d48:	6878      	ldr	r0, [r7, #4]
 8005d4a:	f006 fc5b 	bl	800c604 <HAL_PCD_DataOutStageCallback>
 8005d4e:	e01d      	b.n	8005d8c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d114      	bne.n	8005d80 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005d56:	6879      	ldr	r1, [r7, #4]
 8005d58:	683a      	ldr	r2, [r7, #0]
 8005d5a:	4613      	mov	r3, r2
 8005d5c:	00db      	lsls	r3, r3, #3
 8005d5e:	4413      	add	r3, r2
 8005d60:	009b      	lsls	r3, r3, #2
 8005d62:	440b      	add	r3, r1
 8005d64:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d108      	bne.n	8005d80 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6818      	ldr	r0, [r3, #0]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005d78:	461a      	mov	r2, r3
 8005d7a:	2100      	movs	r1, #0
 8005d7c:	f004 f942 	bl	800a004 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	b2db      	uxtb	r3, r3
 8005d84:	4619      	mov	r1, r3
 8005d86:	6878      	ldr	r0, [r7, #4]
 8005d88:	f006 fc3c 	bl	800c604 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005d8c:	2300      	movs	r3, #0
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	3720      	adds	r7, #32
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bd80      	pop	{r7, pc}
 8005d96:	bf00      	nop
 8005d98:	4f54300a 	.word	0x4f54300a
 8005d9c:	4f54310a 	.word	0x4f54310a

08005da0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b086      	sub	sp, #24
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
 8005da8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	333c      	adds	r3, #60	@ 0x3c
 8005db8:	3304      	adds	r3, #4
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	015a      	lsls	r2, r3, #5
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	4413      	add	r3, r2
 8005dc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	4a15      	ldr	r2, [pc, #84]	@ (8005e28 <PCD_EP_OutSetupPacket_int+0x88>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d90e      	bls.n	8005df4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d009      	beq.n	8005df4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	015a      	lsls	r2, r3, #5
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	4413      	add	r3, r2
 8005de8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dec:	461a      	mov	r2, r3
 8005dee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005df2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005df4:	6878      	ldr	r0, [r7, #4]
 8005df6:	f006 fbf3 	bl	800c5e0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	4a0a      	ldr	r2, [pc, #40]	@ (8005e28 <PCD_EP_OutSetupPacket_int+0x88>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d90c      	bls.n	8005e1c <PCD_EP_OutSetupPacket_int+0x7c>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	799b      	ldrb	r3, [r3, #6]
 8005e06:	2b01      	cmp	r3, #1
 8005e08:	d108      	bne.n	8005e1c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6818      	ldr	r0, [r3, #0]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005e14:	461a      	mov	r2, r3
 8005e16:	2101      	movs	r1, #1
 8005e18:	f004 f8f4 	bl	800a004 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005e1c:	2300      	movs	r3, #0
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	3718      	adds	r7, #24
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}
 8005e26:	bf00      	nop
 8005e28:	4f54300a 	.word	0x4f54300a

08005e2c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b085      	sub	sp, #20
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
 8005e34:	460b      	mov	r3, r1
 8005e36:	70fb      	strb	r3, [r7, #3]
 8005e38:	4613      	mov	r3, r2
 8005e3a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e42:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005e44:	78fb      	ldrb	r3, [r7, #3]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d107      	bne.n	8005e5a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005e4a:	883b      	ldrh	r3, [r7, #0]
 8005e4c:	0419      	lsls	r1, r3, #16
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	68ba      	ldr	r2, [r7, #8]
 8005e54:	430a      	orrs	r2, r1
 8005e56:	629a      	str	r2, [r3, #40]	@ 0x28
 8005e58:	e028      	b.n	8005eac <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e60:	0c1b      	lsrs	r3, r3, #16
 8005e62:	68ba      	ldr	r2, [r7, #8]
 8005e64:	4413      	add	r3, r2
 8005e66:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005e68:	2300      	movs	r3, #0
 8005e6a:	73fb      	strb	r3, [r7, #15]
 8005e6c:	e00d      	b.n	8005e8a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681a      	ldr	r2, [r3, #0]
 8005e72:	7bfb      	ldrb	r3, [r7, #15]
 8005e74:	3340      	adds	r3, #64	@ 0x40
 8005e76:	009b      	lsls	r3, r3, #2
 8005e78:	4413      	add	r3, r2
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	0c1b      	lsrs	r3, r3, #16
 8005e7e:	68ba      	ldr	r2, [r7, #8]
 8005e80:	4413      	add	r3, r2
 8005e82:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005e84:	7bfb      	ldrb	r3, [r7, #15]
 8005e86:	3301      	adds	r3, #1
 8005e88:	73fb      	strb	r3, [r7, #15]
 8005e8a:	7bfa      	ldrb	r2, [r7, #15]
 8005e8c:	78fb      	ldrb	r3, [r7, #3]
 8005e8e:	3b01      	subs	r3, #1
 8005e90:	429a      	cmp	r2, r3
 8005e92:	d3ec      	bcc.n	8005e6e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005e94:	883b      	ldrh	r3, [r7, #0]
 8005e96:	0418      	lsls	r0, r3, #16
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6819      	ldr	r1, [r3, #0]
 8005e9c:	78fb      	ldrb	r3, [r7, #3]
 8005e9e:	3b01      	subs	r3, #1
 8005ea0:	68ba      	ldr	r2, [r7, #8]
 8005ea2:	4302      	orrs	r2, r0
 8005ea4:	3340      	adds	r3, #64	@ 0x40
 8005ea6:	009b      	lsls	r3, r3, #2
 8005ea8:	440b      	add	r3, r1
 8005eaa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005eac:	2300      	movs	r3, #0
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3714      	adds	r7, #20
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb8:	4770      	bx	lr

08005eba <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005eba:	b480      	push	{r7}
 8005ebc:	b083      	sub	sp, #12
 8005ebe:	af00      	add	r7, sp, #0
 8005ec0:	6078      	str	r0, [r7, #4]
 8005ec2:	460b      	mov	r3, r1
 8005ec4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	887a      	ldrh	r2, [r7, #2]
 8005ecc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005ece:	2300      	movs	r3, #0
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	370c      	adds	r7, #12
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eda:	4770      	bx	lr

08005edc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b083      	sub	sp, #12
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
 8005ee4:	460b      	mov	r3, r1
 8005ee6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005ee8:	bf00      	nop
 8005eea:	370c      	adds	r7, #12
 8005eec:	46bd      	mov	sp, r7
 8005eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef2:	4770      	bx	lr

08005ef4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b086      	sub	sp, #24
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d101      	bne.n	8005f06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	e267      	b.n	80063d6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f003 0301 	and.w	r3, r3, #1
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d075      	beq.n	8005ffe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005f12:	4b88      	ldr	r3, [pc, #544]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	f003 030c 	and.w	r3, r3, #12
 8005f1a:	2b04      	cmp	r3, #4
 8005f1c:	d00c      	beq.n	8005f38 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005f1e:	4b85      	ldr	r3, [pc, #532]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 8005f20:	689b      	ldr	r3, [r3, #8]
 8005f22:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005f26:	2b08      	cmp	r3, #8
 8005f28:	d112      	bne.n	8005f50 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005f2a:	4b82      	ldr	r3, [pc, #520]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f32:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005f36:	d10b      	bne.n	8005f50 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f38:	4b7e      	ldr	r3, [pc, #504]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d05b      	beq.n	8005ffc <HAL_RCC_OscConfig+0x108>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d157      	bne.n	8005ffc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	e242      	b.n	80063d6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f58:	d106      	bne.n	8005f68 <HAL_RCC_OscConfig+0x74>
 8005f5a:	4b76      	ldr	r3, [pc, #472]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a75      	ldr	r2, [pc, #468]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 8005f60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f64:	6013      	str	r3, [r2, #0]
 8005f66:	e01d      	b.n	8005fa4 <HAL_RCC_OscConfig+0xb0>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005f70:	d10c      	bne.n	8005f8c <HAL_RCC_OscConfig+0x98>
 8005f72:	4b70      	ldr	r3, [pc, #448]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a6f      	ldr	r2, [pc, #444]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 8005f78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005f7c:	6013      	str	r3, [r2, #0]
 8005f7e:	4b6d      	ldr	r3, [pc, #436]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a6c      	ldr	r2, [pc, #432]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 8005f84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f88:	6013      	str	r3, [r2, #0]
 8005f8a:	e00b      	b.n	8005fa4 <HAL_RCC_OscConfig+0xb0>
 8005f8c:	4b69      	ldr	r3, [pc, #420]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a68      	ldr	r2, [pc, #416]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 8005f92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f96:	6013      	str	r3, [r2, #0]
 8005f98:	4b66      	ldr	r3, [pc, #408]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4a65      	ldr	r2, [pc, #404]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 8005f9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005fa2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d013      	beq.n	8005fd4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fac:	f7fd f85e 	bl	800306c <HAL_GetTick>
 8005fb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005fb2:	e008      	b.n	8005fc6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005fb4:	f7fd f85a 	bl	800306c <HAL_GetTick>
 8005fb8:	4602      	mov	r2, r0
 8005fba:	693b      	ldr	r3, [r7, #16]
 8005fbc:	1ad3      	subs	r3, r2, r3
 8005fbe:	2b64      	cmp	r3, #100	@ 0x64
 8005fc0:	d901      	bls.n	8005fc6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005fc2:	2303      	movs	r3, #3
 8005fc4:	e207      	b.n	80063d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005fc6:	4b5b      	ldr	r3, [pc, #364]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d0f0      	beq.n	8005fb4 <HAL_RCC_OscConfig+0xc0>
 8005fd2:	e014      	b.n	8005ffe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fd4:	f7fd f84a 	bl	800306c <HAL_GetTick>
 8005fd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005fda:	e008      	b.n	8005fee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005fdc:	f7fd f846 	bl	800306c <HAL_GetTick>
 8005fe0:	4602      	mov	r2, r0
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	1ad3      	subs	r3, r2, r3
 8005fe6:	2b64      	cmp	r3, #100	@ 0x64
 8005fe8:	d901      	bls.n	8005fee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005fea:	2303      	movs	r3, #3
 8005fec:	e1f3      	b.n	80063d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005fee:	4b51      	ldr	r3, [pc, #324]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d1f0      	bne.n	8005fdc <HAL_RCC_OscConfig+0xe8>
 8005ffa:	e000      	b.n	8005ffe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ffc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f003 0302 	and.w	r3, r3, #2
 8006006:	2b00      	cmp	r3, #0
 8006008:	d063      	beq.n	80060d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800600a:	4b4a      	ldr	r3, [pc, #296]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 800600c:	689b      	ldr	r3, [r3, #8]
 800600e:	f003 030c 	and.w	r3, r3, #12
 8006012:	2b00      	cmp	r3, #0
 8006014:	d00b      	beq.n	800602e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006016:	4b47      	ldr	r3, [pc, #284]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 8006018:	689b      	ldr	r3, [r3, #8]
 800601a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800601e:	2b08      	cmp	r3, #8
 8006020:	d11c      	bne.n	800605c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006022:	4b44      	ldr	r3, [pc, #272]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800602a:	2b00      	cmp	r3, #0
 800602c:	d116      	bne.n	800605c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800602e:	4b41      	ldr	r3, [pc, #260]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f003 0302 	and.w	r3, r3, #2
 8006036:	2b00      	cmp	r3, #0
 8006038:	d005      	beq.n	8006046 <HAL_RCC_OscConfig+0x152>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	68db      	ldr	r3, [r3, #12]
 800603e:	2b01      	cmp	r3, #1
 8006040:	d001      	beq.n	8006046 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006042:	2301      	movs	r3, #1
 8006044:	e1c7      	b.n	80063d6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006046:	4b3b      	ldr	r3, [pc, #236]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	691b      	ldr	r3, [r3, #16]
 8006052:	00db      	lsls	r3, r3, #3
 8006054:	4937      	ldr	r1, [pc, #220]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 8006056:	4313      	orrs	r3, r2
 8006058:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800605a:	e03a      	b.n	80060d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	68db      	ldr	r3, [r3, #12]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d020      	beq.n	80060a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006064:	4b34      	ldr	r3, [pc, #208]	@ (8006138 <HAL_RCC_OscConfig+0x244>)
 8006066:	2201      	movs	r2, #1
 8006068:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800606a:	f7fc ffff 	bl	800306c <HAL_GetTick>
 800606e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006070:	e008      	b.n	8006084 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006072:	f7fc fffb 	bl	800306c <HAL_GetTick>
 8006076:	4602      	mov	r2, r0
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	1ad3      	subs	r3, r2, r3
 800607c:	2b02      	cmp	r3, #2
 800607e:	d901      	bls.n	8006084 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006080:	2303      	movs	r3, #3
 8006082:	e1a8      	b.n	80063d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006084:	4b2b      	ldr	r3, [pc, #172]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 0302 	and.w	r3, r3, #2
 800608c:	2b00      	cmp	r3, #0
 800608e:	d0f0      	beq.n	8006072 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006090:	4b28      	ldr	r3, [pc, #160]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	691b      	ldr	r3, [r3, #16]
 800609c:	00db      	lsls	r3, r3, #3
 800609e:	4925      	ldr	r1, [pc, #148]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 80060a0:	4313      	orrs	r3, r2
 80060a2:	600b      	str	r3, [r1, #0]
 80060a4:	e015      	b.n	80060d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80060a6:	4b24      	ldr	r3, [pc, #144]	@ (8006138 <HAL_RCC_OscConfig+0x244>)
 80060a8:	2200      	movs	r2, #0
 80060aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060ac:	f7fc ffde 	bl	800306c <HAL_GetTick>
 80060b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80060b2:	e008      	b.n	80060c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80060b4:	f7fc ffda 	bl	800306c <HAL_GetTick>
 80060b8:	4602      	mov	r2, r0
 80060ba:	693b      	ldr	r3, [r7, #16]
 80060bc:	1ad3      	subs	r3, r2, r3
 80060be:	2b02      	cmp	r3, #2
 80060c0:	d901      	bls.n	80060c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80060c2:	2303      	movs	r3, #3
 80060c4:	e187      	b.n	80063d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80060c6:	4b1b      	ldr	r3, [pc, #108]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f003 0302 	and.w	r3, r3, #2
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d1f0      	bne.n	80060b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f003 0308 	and.w	r3, r3, #8
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d036      	beq.n	800614c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	695b      	ldr	r3, [r3, #20]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d016      	beq.n	8006114 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80060e6:	4b15      	ldr	r3, [pc, #84]	@ (800613c <HAL_RCC_OscConfig+0x248>)
 80060e8:	2201      	movs	r2, #1
 80060ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060ec:	f7fc ffbe 	bl	800306c <HAL_GetTick>
 80060f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80060f2:	e008      	b.n	8006106 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80060f4:	f7fc ffba 	bl	800306c <HAL_GetTick>
 80060f8:	4602      	mov	r2, r0
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	1ad3      	subs	r3, r2, r3
 80060fe:	2b02      	cmp	r3, #2
 8006100:	d901      	bls.n	8006106 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006102:	2303      	movs	r3, #3
 8006104:	e167      	b.n	80063d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006106:	4b0b      	ldr	r3, [pc, #44]	@ (8006134 <HAL_RCC_OscConfig+0x240>)
 8006108:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800610a:	f003 0302 	and.w	r3, r3, #2
 800610e:	2b00      	cmp	r3, #0
 8006110:	d0f0      	beq.n	80060f4 <HAL_RCC_OscConfig+0x200>
 8006112:	e01b      	b.n	800614c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006114:	4b09      	ldr	r3, [pc, #36]	@ (800613c <HAL_RCC_OscConfig+0x248>)
 8006116:	2200      	movs	r2, #0
 8006118:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800611a:	f7fc ffa7 	bl	800306c <HAL_GetTick>
 800611e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006120:	e00e      	b.n	8006140 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006122:	f7fc ffa3 	bl	800306c <HAL_GetTick>
 8006126:	4602      	mov	r2, r0
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	1ad3      	subs	r3, r2, r3
 800612c:	2b02      	cmp	r3, #2
 800612e:	d907      	bls.n	8006140 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006130:	2303      	movs	r3, #3
 8006132:	e150      	b.n	80063d6 <HAL_RCC_OscConfig+0x4e2>
 8006134:	40023800 	.word	0x40023800
 8006138:	42470000 	.word	0x42470000
 800613c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006140:	4b88      	ldr	r3, [pc, #544]	@ (8006364 <HAL_RCC_OscConfig+0x470>)
 8006142:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006144:	f003 0302 	and.w	r3, r3, #2
 8006148:	2b00      	cmp	r3, #0
 800614a:	d1ea      	bne.n	8006122 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f003 0304 	and.w	r3, r3, #4
 8006154:	2b00      	cmp	r3, #0
 8006156:	f000 8097 	beq.w	8006288 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800615a:	2300      	movs	r3, #0
 800615c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800615e:	4b81      	ldr	r3, [pc, #516]	@ (8006364 <HAL_RCC_OscConfig+0x470>)
 8006160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006162:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006166:	2b00      	cmp	r3, #0
 8006168:	d10f      	bne.n	800618a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800616a:	2300      	movs	r3, #0
 800616c:	60bb      	str	r3, [r7, #8]
 800616e:	4b7d      	ldr	r3, [pc, #500]	@ (8006364 <HAL_RCC_OscConfig+0x470>)
 8006170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006172:	4a7c      	ldr	r2, [pc, #496]	@ (8006364 <HAL_RCC_OscConfig+0x470>)
 8006174:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006178:	6413      	str	r3, [r2, #64]	@ 0x40
 800617a:	4b7a      	ldr	r3, [pc, #488]	@ (8006364 <HAL_RCC_OscConfig+0x470>)
 800617c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800617e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006182:	60bb      	str	r3, [r7, #8]
 8006184:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006186:	2301      	movs	r3, #1
 8006188:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800618a:	4b77      	ldr	r3, [pc, #476]	@ (8006368 <HAL_RCC_OscConfig+0x474>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006192:	2b00      	cmp	r3, #0
 8006194:	d118      	bne.n	80061c8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006196:	4b74      	ldr	r3, [pc, #464]	@ (8006368 <HAL_RCC_OscConfig+0x474>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	4a73      	ldr	r2, [pc, #460]	@ (8006368 <HAL_RCC_OscConfig+0x474>)
 800619c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80061a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80061a2:	f7fc ff63 	bl	800306c <HAL_GetTick>
 80061a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061a8:	e008      	b.n	80061bc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061aa:	f7fc ff5f 	bl	800306c <HAL_GetTick>
 80061ae:	4602      	mov	r2, r0
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	1ad3      	subs	r3, r2, r3
 80061b4:	2b02      	cmp	r3, #2
 80061b6:	d901      	bls.n	80061bc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80061b8:	2303      	movs	r3, #3
 80061ba:	e10c      	b.n	80063d6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061bc:	4b6a      	ldr	r3, [pc, #424]	@ (8006368 <HAL_RCC_OscConfig+0x474>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d0f0      	beq.n	80061aa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	689b      	ldr	r3, [r3, #8]
 80061cc:	2b01      	cmp	r3, #1
 80061ce:	d106      	bne.n	80061de <HAL_RCC_OscConfig+0x2ea>
 80061d0:	4b64      	ldr	r3, [pc, #400]	@ (8006364 <HAL_RCC_OscConfig+0x470>)
 80061d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061d4:	4a63      	ldr	r2, [pc, #396]	@ (8006364 <HAL_RCC_OscConfig+0x470>)
 80061d6:	f043 0301 	orr.w	r3, r3, #1
 80061da:	6713      	str	r3, [r2, #112]	@ 0x70
 80061dc:	e01c      	b.n	8006218 <HAL_RCC_OscConfig+0x324>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	689b      	ldr	r3, [r3, #8]
 80061e2:	2b05      	cmp	r3, #5
 80061e4:	d10c      	bne.n	8006200 <HAL_RCC_OscConfig+0x30c>
 80061e6:	4b5f      	ldr	r3, [pc, #380]	@ (8006364 <HAL_RCC_OscConfig+0x470>)
 80061e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061ea:	4a5e      	ldr	r2, [pc, #376]	@ (8006364 <HAL_RCC_OscConfig+0x470>)
 80061ec:	f043 0304 	orr.w	r3, r3, #4
 80061f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80061f2:	4b5c      	ldr	r3, [pc, #368]	@ (8006364 <HAL_RCC_OscConfig+0x470>)
 80061f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061f6:	4a5b      	ldr	r2, [pc, #364]	@ (8006364 <HAL_RCC_OscConfig+0x470>)
 80061f8:	f043 0301 	orr.w	r3, r3, #1
 80061fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80061fe:	e00b      	b.n	8006218 <HAL_RCC_OscConfig+0x324>
 8006200:	4b58      	ldr	r3, [pc, #352]	@ (8006364 <HAL_RCC_OscConfig+0x470>)
 8006202:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006204:	4a57      	ldr	r2, [pc, #348]	@ (8006364 <HAL_RCC_OscConfig+0x470>)
 8006206:	f023 0301 	bic.w	r3, r3, #1
 800620a:	6713      	str	r3, [r2, #112]	@ 0x70
 800620c:	4b55      	ldr	r3, [pc, #340]	@ (8006364 <HAL_RCC_OscConfig+0x470>)
 800620e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006210:	4a54      	ldr	r2, [pc, #336]	@ (8006364 <HAL_RCC_OscConfig+0x470>)
 8006212:	f023 0304 	bic.w	r3, r3, #4
 8006216:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d015      	beq.n	800624c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006220:	f7fc ff24 	bl	800306c <HAL_GetTick>
 8006224:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006226:	e00a      	b.n	800623e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006228:	f7fc ff20 	bl	800306c <HAL_GetTick>
 800622c:	4602      	mov	r2, r0
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	1ad3      	subs	r3, r2, r3
 8006232:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006236:	4293      	cmp	r3, r2
 8006238:	d901      	bls.n	800623e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800623a:	2303      	movs	r3, #3
 800623c:	e0cb      	b.n	80063d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800623e:	4b49      	ldr	r3, [pc, #292]	@ (8006364 <HAL_RCC_OscConfig+0x470>)
 8006240:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006242:	f003 0302 	and.w	r3, r3, #2
 8006246:	2b00      	cmp	r3, #0
 8006248:	d0ee      	beq.n	8006228 <HAL_RCC_OscConfig+0x334>
 800624a:	e014      	b.n	8006276 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800624c:	f7fc ff0e 	bl	800306c <HAL_GetTick>
 8006250:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006252:	e00a      	b.n	800626a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006254:	f7fc ff0a 	bl	800306c <HAL_GetTick>
 8006258:	4602      	mov	r2, r0
 800625a:	693b      	ldr	r3, [r7, #16]
 800625c:	1ad3      	subs	r3, r2, r3
 800625e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006262:	4293      	cmp	r3, r2
 8006264:	d901      	bls.n	800626a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006266:	2303      	movs	r3, #3
 8006268:	e0b5      	b.n	80063d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800626a:	4b3e      	ldr	r3, [pc, #248]	@ (8006364 <HAL_RCC_OscConfig+0x470>)
 800626c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800626e:	f003 0302 	and.w	r3, r3, #2
 8006272:	2b00      	cmp	r3, #0
 8006274:	d1ee      	bne.n	8006254 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006276:	7dfb      	ldrb	r3, [r7, #23]
 8006278:	2b01      	cmp	r3, #1
 800627a:	d105      	bne.n	8006288 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800627c:	4b39      	ldr	r3, [pc, #228]	@ (8006364 <HAL_RCC_OscConfig+0x470>)
 800627e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006280:	4a38      	ldr	r2, [pc, #224]	@ (8006364 <HAL_RCC_OscConfig+0x470>)
 8006282:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006286:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	699b      	ldr	r3, [r3, #24]
 800628c:	2b00      	cmp	r3, #0
 800628e:	f000 80a1 	beq.w	80063d4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006292:	4b34      	ldr	r3, [pc, #208]	@ (8006364 <HAL_RCC_OscConfig+0x470>)
 8006294:	689b      	ldr	r3, [r3, #8]
 8006296:	f003 030c 	and.w	r3, r3, #12
 800629a:	2b08      	cmp	r3, #8
 800629c:	d05c      	beq.n	8006358 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	699b      	ldr	r3, [r3, #24]
 80062a2:	2b02      	cmp	r3, #2
 80062a4:	d141      	bne.n	800632a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062a6:	4b31      	ldr	r3, [pc, #196]	@ (800636c <HAL_RCC_OscConfig+0x478>)
 80062a8:	2200      	movs	r2, #0
 80062aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062ac:	f7fc fede 	bl	800306c <HAL_GetTick>
 80062b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062b2:	e008      	b.n	80062c6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80062b4:	f7fc feda 	bl	800306c <HAL_GetTick>
 80062b8:	4602      	mov	r2, r0
 80062ba:	693b      	ldr	r3, [r7, #16]
 80062bc:	1ad3      	subs	r3, r2, r3
 80062be:	2b02      	cmp	r3, #2
 80062c0:	d901      	bls.n	80062c6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80062c2:	2303      	movs	r3, #3
 80062c4:	e087      	b.n	80063d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062c6:	4b27      	ldr	r3, [pc, #156]	@ (8006364 <HAL_RCC_OscConfig+0x470>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d1f0      	bne.n	80062b4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	69da      	ldr	r2, [r3, #28]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6a1b      	ldr	r3, [r3, #32]
 80062da:	431a      	orrs	r2, r3
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e0:	019b      	lsls	r3, r3, #6
 80062e2:	431a      	orrs	r2, r3
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062e8:	085b      	lsrs	r3, r3, #1
 80062ea:	3b01      	subs	r3, #1
 80062ec:	041b      	lsls	r3, r3, #16
 80062ee:	431a      	orrs	r2, r3
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062f4:	061b      	lsls	r3, r3, #24
 80062f6:	491b      	ldr	r1, [pc, #108]	@ (8006364 <HAL_RCC_OscConfig+0x470>)
 80062f8:	4313      	orrs	r3, r2
 80062fa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80062fc:	4b1b      	ldr	r3, [pc, #108]	@ (800636c <HAL_RCC_OscConfig+0x478>)
 80062fe:	2201      	movs	r2, #1
 8006300:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006302:	f7fc feb3 	bl	800306c <HAL_GetTick>
 8006306:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006308:	e008      	b.n	800631c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800630a:	f7fc feaf 	bl	800306c <HAL_GetTick>
 800630e:	4602      	mov	r2, r0
 8006310:	693b      	ldr	r3, [r7, #16]
 8006312:	1ad3      	subs	r3, r2, r3
 8006314:	2b02      	cmp	r3, #2
 8006316:	d901      	bls.n	800631c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006318:	2303      	movs	r3, #3
 800631a:	e05c      	b.n	80063d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800631c:	4b11      	ldr	r3, [pc, #68]	@ (8006364 <HAL_RCC_OscConfig+0x470>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006324:	2b00      	cmp	r3, #0
 8006326:	d0f0      	beq.n	800630a <HAL_RCC_OscConfig+0x416>
 8006328:	e054      	b.n	80063d4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800632a:	4b10      	ldr	r3, [pc, #64]	@ (800636c <HAL_RCC_OscConfig+0x478>)
 800632c:	2200      	movs	r2, #0
 800632e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006330:	f7fc fe9c 	bl	800306c <HAL_GetTick>
 8006334:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006336:	e008      	b.n	800634a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006338:	f7fc fe98 	bl	800306c <HAL_GetTick>
 800633c:	4602      	mov	r2, r0
 800633e:	693b      	ldr	r3, [r7, #16]
 8006340:	1ad3      	subs	r3, r2, r3
 8006342:	2b02      	cmp	r3, #2
 8006344:	d901      	bls.n	800634a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006346:	2303      	movs	r3, #3
 8006348:	e045      	b.n	80063d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800634a:	4b06      	ldr	r3, [pc, #24]	@ (8006364 <HAL_RCC_OscConfig+0x470>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006352:	2b00      	cmp	r3, #0
 8006354:	d1f0      	bne.n	8006338 <HAL_RCC_OscConfig+0x444>
 8006356:	e03d      	b.n	80063d4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	699b      	ldr	r3, [r3, #24]
 800635c:	2b01      	cmp	r3, #1
 800635e:	d107      	bne.n	8006370 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006360:	2301      	movs	r3, #1
 8006362:	e038      	b.n	80063d6 <HAL_RCC_OscConfig+0x4e2>
 8006364:	40023800 	.word	0x40023800
 8006368:	40007000 	.word	0x40007000
 800636c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006370:	4b1b      	ldr	r3, [pc, #108]	@ (80063e0 <HAL_RCC_OscConfig+0x4ec>)
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	699b      	ldr	r3, [r3, #24]
 800637a:	2b01      	cmp	r3, #1
 800637c:	d028      	beq.n	80063d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006388:	429a      	cmp	r2, r3
 800638a:	d121      	bne.n	80063d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006396:	429a      	cmp	r2, r3
 8006398:	d11a      	bne.n	80063d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800639a:	68fa      	ldr	r2, [r7, #12]
 800639c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80063a0:	4013      	ands	r3, r2
 80063a2:	687a      	ldr	r2, [r7, #4]
 80063a4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80063a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d111      	bne.n	80063d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063b6:	085b      	lsrs	r3, r3, #1
 80063b8:	3b01      	subs	r3, #1
 80063ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80063bc:	429a      	cmp	r2, r3
 80063be:	d107      	bne.n	80063d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80063cc:	429a      	cmp	r2, r3
 80063ce:	d001      	beq.n	80063d4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80063d0:	2301      	movs	r3, #1
 80063d2:	e000      	b.n	80063d6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80063d4:	2300      	movs	r3, #0
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	3718      	adds	r7, #24
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}
 80063de:	bf00      	nop
 80063e0:	40023800 	.word	0x40023800

080063e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b084      	sub	sp, #16
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
 80063ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d101      	bne.n	80063f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80063f4:	2301      	movs	r3, #1
 80063f6:	e0cc      	b.n	8006592 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80063f8:	4b68      	ldr	r3, [pc, #416]	@ (800659c <HAL_RCC_ClockConfig+0x1b8>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f003 0307 	and.w	r3, r3, #7
 8006400:	683a      	ldr	r2, [r7, #0]
 8006402:	429a      	cmp	r2, r3
 8006404:	d90c      	bls.n	8006420 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006406:	4b65      	ldr	r3, [pc, #404]	@ (800659c <HAL_RCC_ClockConfig+0x1b8>)
 8006408:	683a      	ldr	r2, [r7, #0]
 800640a:	b2d2      	uxtb	r2, r2
 800640c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800640e:	4b63      	ldr	r3, [pc, #396]	@ (800659c <HAL_RCC_ClockConfig+0x1b8>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f003 0307 	and.w	r3, r3, #7
 8006416:	683a      	ldr	r2, [r7, #0]
 8006418:	429a      	cmp	r2, r3
 800641a:	d001      	beq.n	8006420 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800641c:	2301      	movs	r3, #1
 800641e:	e0b8      	b.n	8006592 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f003 0302 	and.w	r3, r3, #2
 8006428:	2b00      	cmp	r3, #0
 800642a:	d020      	beq.n	800646e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f003 0304 	and.w	r3, r3, #4
 8006434:	2b00      	cmp	r3, #0
 8006436:	d005      	beq.n	8006444 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006438:	4b59      	ldr	r3, [pc, #356]	@ (80065a0 <HAL_RCC_ClockConfig+0x1bc>)
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	4a58      	ldr	r2, [pc, #352]	@ (80065a0 <HAL_RCC_ClockConfig+0x1bc>)
 800643e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006442:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f003 0308 	and.w	r3, r3, #8
 800644c:	2b00      	cmp	r3, #0
 800644e:	d005      	beq.n	800645c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006450:	4b53      	ldr	r3, [pc, #332]	@ (80065a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006452:	689b      	ldr	r3, [r3, #8]
 8006454:	4a52      	ldr	r2, [pc, #328]	@ (80065a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006456:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800645a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800645c:	4b50      	ldr	r3, [pc, #320]	@ (80065a0 <HAL_RCC_ClockConfig+0x1bc>)
 800645e:	689b      	ldr	r3, [r3, #8]
 8006460:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	689b      	ldr	r3, [r3, #8]
 8006468:	494d      	ldr	r1, [pc, #308]	@ (80065a0 <HAL_RCC_ClockConfig+0x1bc>)
 800646a:	4313      	orrs	r3, r2
 800646c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f003 0301 	and.w	r3, r3, #1
 8006476:	2b00      	cmp	r3, #0
 8006478:	d044      	beq.n	8006504 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	2b01      	cmp	r3, #1
 8006480:	d107      	bne.n	8006492 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006482:	4b47      	ldr	r3, [pc, #284]	@ (80065a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800648a:	2b00      	cmp	r3, #0
 800648c:	d119      	bne.n	80064c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800648e:	2301      	movs	r3, #1
 8006490:	e07f      	b.n	8006592 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	685b      	ldr	r3, [r3, #4]
 8006496:	2b02      	cmp	r3, #2
 8006498:	d003      	beq.n	80064a2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800649e:	2b03      	cmp	r3, #3
 80064a0:	d107      	bne.n	80064b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064a2:	4b3f      	ldr	r3, [pc, #252]	@ (80065a0 <HAL_RCC_ClockConfig+0x1bc>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d109      	bne.n	80064c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064ae:	2301      	movs	r3, #1
 80064b0:	e06f      	b.n	8006592 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064b2:	4b3b      	ldr	r3, [pc, #236]	@ (80065a0 <HAL_RCC_ClockConfig+0x1bc>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f003 0302 	and.w	r3, r3, #2
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d101      	bne.n	80064c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064be:	2301      	movs	r3, #1
 80064c0:	e067      	b.n	8006592 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80064c2:	4b37      	ldr	r3, [pc, #220]	@ (80065a0 <HAL_RCC_ClockConfig+0x1bc>)
 80064c4:	689b      	ldr	r3, [r3, #8]
 80064c6:	f023 0203 	bic.w	r2, r3, #3
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	685b      	ldr	r3, [r3, #4]
 80064ce:	4934      	ldr	r1, [pc, #208]	@ (80065a0 <HAL_RCC_ClockConfig+0x1bc>)
 80064d0:	4313      	orrs	r3, r2
 80064d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80064d4:	f7fc fdca 	bl	800306c <HAL_GetTick>
 80064d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064da:	e00a      	b.n	80064f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80064dc:	f7fc fdc6 	bl	800306c <HAL_GetTick>
 80064e0:	4602      	mov	r2, r0
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	1ad3      	subs	r3, r2, r3
 80064e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d901      	bls.n	80064f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80064ee:	2303      	movs	r3, #3
 80064f0:	e04f      	b.n	8006592 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064f2:	4b2b      	ldr	r3, [pc, #172]	@ (80065a0 <HAL_RCC_ClockConfig+0x1bc>)
 80064f4:	689b      	ldr	r3, [r3, #8]
 80064f6:	f003 020c 	and.w	r2, r3, #12
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	685b      	ldr	r3, [r3, #4]
 80064fe:	009b      	lsls	r3, r3, #2
 8006500:	429a      	cmp	r2, r3
 8006502:	d1eb      	bne.n	80064dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006504:	4b25      	ldr	r3, [pc, #148]	@ (800659c <HAL_RCC_ClockConfig+0x1b8>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f003 0307 	and.w	r3, r3, #7
 800650c:	683a      	ldr	r2, [r7, #0]
 800650e:	429a      	cmp	r2, r3
 8006510:	d20c      	bcs.n	800652c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006512:	4b22      	ldr	r3, [pc, #136]	@ (800659c <HAL_RCC_ClockConfig+0x1b8>)
 8006514:	683a      	ldr	r2, [r7, #0]
 8006516:	b2d2      	uxtb	r2, r2
 8006518:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800651a:	4b20      	ldr	r3, [pc, #128]	@ (800659c <HAL_RCC_ClockConfig+0x1b8>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f003 0307 	and.w	r3, r3, #7
 8006522:	683a      	ldr	r2, [r7, #0]
 8006524:	429a      	cmp	r2, r3
 8006526:	d001      	beq.n	800652c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006528:	2301      	movs	r3, #1
 800652a:	e032      	b.n	8006592 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f003 0304 	and.w	r3, r3, #4
 8006534:	2b00      	cmp	r3, #0
 8006536:	d008      	beq.n	800654a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006538:	4b19      	ldr	r3, [pc, #100]	@ (80065a0 <HAL_RCC_ClockConfig+0x1bc>)
 800653a:	689b      	ldr	r3, [r3, #8]
 800653c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	4916      	ldr	r1, [pc, #88]	@ (80065a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006546:	4313      	orrs	r3, r2
 8006548:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f003 0308 	and.w	r3, r3, #8
 8006552:	2b00      	cmp	r3, #0
 8006554:	d009      	beq.n	800656a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006556:	4b12      	ldr	r3, [pc, #72]	@ (80065a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	691b      	ldr	r3, [r3, #16]
 8006562:	00db      	lsls	r3, r3, #3
 8006564:	490e      	ldr	r1, [pc, #56]	@ (80065a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006566:	4313      	orrs	r3, r2
 8006568:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800656a:	f000 f821 	bl	80065b0 <HAL_RCC_GetSysClockFreq>
 800656e:	4602      	mov	r2, r0
 8006570:	4b0b      	ldr	r3, [pc, #44]	@ (80065a0 <HAL_RCC_ClockConfig+0x1bc>)
 8006572:	689b      	ldr	r3, [r3, #8]
 8006574:	091b      	lsrs	r3, r3, #4
 8006576:	f003 030f 	and.w	r3, r3, #15
 800657a:	490a      	ldr	r1, [pc, #40]	@ (80065a4 <HAL_RCC_ClockConfig+0x1c0>)
 800657c:	5ccb      	ldrb	r3, [r1, r3]
 800657e:	fa22 f303 	lsr.w	r3, r2, r3
 8006582:	4a09      	ldr	r2, [pc, #36]	@ (80065a8 <HAL_RCC_ClockConfig+0x1c4>)
 8006584:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006586:	4b09      	ldr	r3, [pc, #36]	@ (80065ac <HAL_RCC_ClockConfig+0x1c8>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4618      	mov	r0, r3
 800658c:	f7fc fd2a 	bl	8002fe4 <HAL_InitTick>

  return HAL_OK;
 8006590:	2300      	movs	r3, #0
}
 8006592:	4618      	mov	r0, r3
 8006594:	3710      	adds	r7, #16
 8006596:	46bd      	mov	sp, r7
 8006598:	bd80      	pop	{r7, pc}
 800659a:	bf00      	nop
 800659c:	40023c00 	.word	0x40023c00
 80065a0:	40023800 	.word	0x40023800
 80065a4:	08011428 	.word	0x08011428
 80065a8:	200000b0 	.word	0x200000b0
 80065ac:	200000b4 	.word	0x200000b4

080065b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80065b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80065b4:	b094      	sub	sp, #80	@ 0x50
 80065b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80065b8:	2300      	movs	r3, #0
 80065ba:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80065bc:	2300      	movs	r3, #0
 80065be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80065c0:	2300      	movs	r3, #0
 80065c2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80065c4:	2300      	movs	r3, #0
 80065c6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80065c8:	4b79      	ldr	r3, [pc, #484]	@ (80067b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80065ca:	689b      	ldr	r3, [r3, #8]
 80065cc:	f003 030c 	and.w	r3, r3, #12
 80065d0:	2b08      	cmp	r3, #8
 80065d2:	d00d      	beq.n	80065f0 <HAL_RCC_GetSysClockFreq+0x40>
 80065d4:	2b08      	cmp	r3, #8
 80065d6:	f200 80e1 	bhi.w	800679c <HAL_RCC_GetSysClockFreq+0x1ec>
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d002      	beq.n	80065e4 <HAL_RCC_GetSysClockFreq+0x34>
 80065de:	2b04      	cmp	r3, #4
 80065e0:	d003      	beq.n	80065ea <HAL_RCC_GetSysClockFreq+0x3a>
 80065e2:	e0db      	b.n	800679c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80065e4:	4b73      	ldr	r3, [pc, #460]	@ (80067b4 <HAL_RCC_GetSysClockFreq+0x204>)
 80065e6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80065e8:	e0db      	b.n	80067a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80065ea:	4b73      	ldr	r3, [pc, #460]	@ (80067b8 <HAL_RCC_GetSysClockFreq+0x208>)
 80065ec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80065ee:	e0d8      	b.n	80067a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80065f0:	4b6f      	ldr	r3, [pc, #444]	@ (80067b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80065f8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80065fa:	4b6d      	ldr	r3, [pc, #436]	@ (80067b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006602:	2b00      	cmp	r3, #0
 8006604:	d063      	beq.n	80066ce <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006606:	4b6a      	ldr	r3, [pc, #424]	@ (80067b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	099b      	lsrs	r3, r3, #6
 800660c:	2200      	movs	r2, #0
 800660e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006610:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006614:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006618:	633b      	str	r3, [r7, #48]	@ 0x30
 800661a:	2300      	movs	r3, #0
 800661c:	637b      	str	r3, [r7, #52]	@ 0x34
 800661e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006622:	4622      	mov	r2, r4
 8006624:	462b      	mov	r3, r5
 8006626:	f04f 0000 	mov.w	r0, #0
 800662a:	f04f 0100 	mov.w	r1, #0
 800662e:	0159      	lsls	r1, r3, #5
 8006630:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006634:	0150      	lsls	r0, r2, #5
 8006636:	4602      	mov	r2, r0
 8006638:	460b      	mov	r3, r1
 800663a:	4621      	mov	r1, r4
 800663c:	1a51      	subs	r1, r2, r1
 800663e:	6139      	str	r1, [r7, #16]
 8006640:	4629      	mov	r1, r5
 8006642:	eb63 0301 	sbc.w	r3, r3, r1
 8006646:	617b      	str	r3, [r7, #20]
 8006648:	f04f 0200 	mov.w	r2, #0
 800664c:	f04f 0300 	mov.w	r3, #0
 8006650:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006654:	4659      	mov	r1, fp
 8006656:	018b      	lsls	r3, r1, #6
 8006658:	4651      	mov	r1, sl
 800665a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800665e:	4651      	mov	r1, sl
 8006660:	018a      	lsls	r2, r1, #6
 8006662:	4651      	mov	r1, sl
 8006664:	ebb2 0801 	subs.w	r8, r2, r1
 8006668:	4659      	mov	r1, fp
 800666a:	eb63 0901 	sbc.w	r9, r3, r1
 800666e:	f04f 0200 	mov.w	r2, #0
 8006672:	f04f 0300 	mov.w	r3, #0
 8006676:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800667a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800667e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006682:	4690      	mov	r8, r2
 8006684:	4699      	mov	r9, r3
 8006686:	4623      	mov	r3, r4
 8006688:	eb18 0303 	adds.w	r3, r8, r3
 800668c:	60bb      	str	r3, [r7, #8]
 800668e:	462b      	mov	r3, r5
 8006690:	eb49 0303 	adc.w	r3, r9, r3
 8006694:	60fb      	str	r3, [r7, #12]
 8006696:	f04f 0200 	mov.w	r2, #0
 800669a:	f04f 0300 	mov.w	r3, #0
 800669e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80066a2:	4629      	mov	r1, r5
 80066a4:	024b      	lsls	r3, r1, #9
 80066a6:	4621      	mov	r1, r4
 80066a8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80066ac:	4621      	mov	r1, r4
 80066ae:	024a      	lsls	r2, r1, #9
 80066b0:	4610      	mov	r0, r2
 80066b2:	4619      	mov	r1, r3
 80066b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80066b6:	2200      	movs	r2, #0
 80066b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80066ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80066bc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80066c0:	f7fa faf2 	bl	8000ca8 <__aeabi_uldivmod>
 80066c4:	4602      	mov	r2, r0
 80066c6:	460b      	mov	r3, r1
 80066c8:	4613      	mov	r3, r2
 80066ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80066cc:	e058      	b.n	8006780 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80066ce:	4b38      	ldr	r3, [pc, #224]	@ (80067b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80066d0:	685b      	ldr	r3, [r3, #4]
 80066d2:	099b      	lsrs	r3, r3, #6
 80066d4:	2200      	movs	r2, #0
 80066d6:	4618      	mov	r0, r3
 80066d8:	4611      	mov	r1, r2
 80066da:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80066de:	623b      	str	r3, [r7, #32]
 80066e0:	2300      	movs	r3, #0
 80066e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80066e4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80066e8:	4642      	mov	r2, r8
 80066ea:	464b      	mov	r3, r9
 80066ec:	f04f 0000 	mov.w	r0, #0
 80066f0:	f04f 0100 	mov.w	r1, #0
 80066f4:	0159      	lsls	r1, r3, #5
 80066f6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80066fa:	0150      	lsls	r0, r2, #5
 80066fc:	4602      	mov	r2, r0
 80066fe:	460b      	mov	r3, r1
 8006700:	4641      	mov	r1, r8
 8006702:	ebb2 0a01 	subs.w	sl, r2, r1
 8006706:	4649      	mov	r1, r9
 8006708:	eb63 0b01 	sbc.w	fp, r3, r1
 800670c:	f04f 0200 	mov.w	r2, #0
 8006710:	f04f 0300 	mov.w	r3, #0
 8006714:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006718:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800671c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006720:	ebb2 040a 	subs.w	r4, r2, sl
 8006724:	eb63 050b 	sbc.w	r5, r3, fp
 8006728:	f04f 0200 	mov.w	r2, #0
 800672c:	f04f 0300 	mov.w	r3, #0
 8006730:	00eb      	lsls	r3, r5, #3
 8006732:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006736:	00e2      	lsls	r2, r4, #3
 8006738:	4614      	mov	r4, r2
 800673a:	461d      	mov	r5, r3
 800673c:	4643      	mov	r3, r8
 800673e:	18e3      	adds	r3, r4, r3
 8006740:	603b      	str	r3, [r7, #0]
 8006742:	464b      	mov	r3, r9
 8006744:	eb45 0303 	adc.w	r3, r5, r3
 8006748:	607b      	str	r3, [r7, #4]
 800674a:	f04f 0200 	mov.w	r2, #0
 800674e:	f04f 0300 	mov.w	r3, #0
 8006752:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006756:	4629      	mov	r1, r5
 8006758:	028b      	lsls	r3, r1, #10
 800675a:	4621      	mov	r1, r4
 800675c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006760:	4621      	mov	r1, r4
 8006762:	028a      	lsls	r2, r1, #10
 8006764:	4610      	mov	r0, r2
 8006766:	4619      	mov	r1, r3
 8006768:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800676a:	2200      	movs	r2, #0
 800676c:	61bb      	str	r3, [r7, #24]
 800676e:	61fa      	str	r2, [r7, #28]
 8006770:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006774:	f7fa fa98 	bl	8000ca8 <__aeabi_uldivmod>
 8006778:	4602      	mov	r2, r0
 800677a:	460b      	mov	r3, r1
 800677c:	4613      	mov	r3, r2
 800677e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006780:	4b0b      	ldr	r3, [pc, #44]	@ (80067b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	0c1b      	lsrs	r3, r3, #16
 8006786:	f003 0303 	and.w	r3, r3, #3
 800678a:	3301      	adds	r3, #1
 800678c:	005b      	lsls	r3, r3, #1
 800678e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006790:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006792:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006794:	fbb2 f3f3 	udiv	r3, r2, r3
 8006798:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800679a:	e002      	b.n	80067a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800679c:	4b05      	ldr	r3, [pc, #20]	@ (80067b4 <HAL_RCC_GetSysClockFreq+0x204>)
 800679e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80067a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80067a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	3750      	adds	r7, #80	@ 0x50
 80067a8:	46bd      	mov	sp, r7
 80067aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80067ae:	bf00      	nop
 80067b0:	40023800 	.word	0x40023800
 80067b4:	00f42400 	.word	0x00f42400
 80067b8:	007a1200 	.word	0x007a1200

080067bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80067bc:	b480      	push	{r7}
 80067be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80067c0:	4b03      	ldr	r3, [pc, #12]	@ (80067d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80067c2:	681b      	ldr	r3, [r3, #0]
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	46bd      	mov	sp, r7
 80067c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067cc:	4770      	bx	lr
 80067ce:	bf00      	nop
 80067d0:	200000b0 	.word	0x200000b0

080067d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80067d8:	f7ff fff0 	bl	80067bc <HAL_RCC_GetHCLKFreq>
 80067dc:	4602      	mov	r2, r0
 80067de:	4b05      	ldr	r3, [pc, #20]	@ (80067f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80067e0:	689b      	ldr	r3, [r3, #8]
 80067e2:	0a9b      	lsrs	r3, r3, #10
 80067e4:	f003 0307 	and.w	r3, r3, #7
 80067e8:	4903      	ldr	r1, [pc, #12]	@ (80067f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80067ea:	5ccb      	ldrb	r3, [r1, r3]
 80067ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80067f0:	4618      	mov	r0, r3
 80067f2:	bd80      	pop	{r7, pc}
 80067f4:	40023800 	.word	0x40023800
 80067f8:	08011438 	.word	0x08011438

080067fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006800:	f7ff ffdc 	bl	80067bc <HAL_RCC_GetHCLKFreq>
 8006804:	4602      	mov	r2, r0
 8006806:	4b05      	ldr	r3, [pc, #20]	@ (800681c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006808:	689b      	ldr	r3, [r3, #8]
 800680a:	0b5b      	lsrs	r3, r3, #13
 800680c:	f003 0307 	and.w	r3, r3, #7
 8006810:	4903      	ldr	r1, [pc, #12]	@ (8006820 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006812:	5ccb      	ldrb	r3, [r1, r3]
 8006814:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006818:	4618      	mov	r0, r3
 800681a:	bd80      	pop	{r7, pc}
 800681c:	40023800 	.word	0x40023800
 8006820:	08011438 	.word	0x08011438

08006824 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b082      	sub	sp, #8
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d101      	bne.n	8006836 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006832:	2301      	movs	r3, #1
 8006834:	e041      	b.n	80068ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800683c:	b2db      	uxtb	r3, r3
 800683e:	2b00      	cmp	r3, #0
 8006840:	d106      	bne.n	8006850 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2200      	movs	r2, #0
 8006846:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	f7fc f8f0 	bl	8002a30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2202      	movs	r2, #2
 8006854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681a      	ldr	r2, [r3, #0]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	3304      	adds	r3, #4
 8006860:	4619      	mov	r1, r3
 8006862:	4610      	mov	r0, r2
 8006864:	f000 fd96 	bl	8007394 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2201      	movs	r2, #1
 800686c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2201      	movs	r2, #1
 8006874:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2201      	movs	r2, #1
 800687c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2201      	movs	r2, #1
 8006884:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2201      	movs	r2, #1
 800688c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2201      	movs	r2, #1
 8006894:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2201      	movs	r2, #1
 800689c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2201      	movs	r2, #1
 80068a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2201      	movs	r2, #1
 80068ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2201      	movs	r2, #1
 80068b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80068b8:	2300      	movs	r3, #0
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	3708      	adds	r7, #8
 80068be:	46bd      	mov	sp, r7
 80068c0:	bd80      	pop	{r7, pc}
	...

080068c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b085      	sub	sp, #20
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068d2:	b2db      	uxtb	r3, r3
 80068d4:	2b01      	cmp	r3, #1
 80068d6:	d001      	beq.n	80068dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80068d8:	2301      	movs	r3, #1
 80068da:	e04e      	b.n	800697a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2202      	movs	r2, #2
 80068e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	68da      	ldr	r2, [r3, #12]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f042 0201 	orr.w	r2, r2, #1
 80068f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a23      	ldr	r2, [pc, #140]	@ (8006988 <HAL_TIM_Base_Start_IT+0xc4>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d022      	beq.n	8006944 <HAL_TIM_Base_Start_IT+0x80>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006906:	d01d      	beq.n	8006944 <HAL_TIM_Base_Start_IT+0x80>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a1f      	ldr	r2, [pc, #124]	@ (800698c <HAL_TIM_Base_Start_IT+0xc8>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d018      	beq.n	8006944 <HAL_TIM_Base_Start_IT+0x80>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a1e      	ldr	r2, [pc, #120]	@ (8006990 <HAL_TIM_Base_Start_IT+0xcc>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d013      	beq.n	8006944 <HAL_TIM_Base_Start_IT+0x80>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a1c      	ldr	r2, [pc, #112]	@ (8006994 <HAL_TIM_Base_Start_IT+0xd0>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d00e      	beq.n	8006944 <HAL_TIM_Base_Start_IT+0x80>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4a1b      	ldr	r2, [pc, #108]	@ (8006998 <HAL_TIM_Base_Start_IT+0xd4>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d009      	beq.n	8006944 <HAL_TIM_Base_Start_IT+0x80>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a19      	ldr	r2, [pc, #100]	@ (800699c <HAL_TIM_Base_Start_IT+0xd8>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d004      	beq.n	8006944 <HAL_TIM_Base_Start_IT+0x80>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4a18      	ldr	r2, [pc, #96]	@ (80069a0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d111      	bne.n	8006968 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	689b      	ldr	r3, [r3, #8]
 800694a:	f003 0307 	and.w	r3, r3, #7
 800694e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	2b06      	cmp	r3, #6
 8006954:	d010      	beq.n	8006978 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	681a      	ldr	r2, [r3, #0]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f042 0201 	orr.w	r2, r2, #1
 8006964:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006966:	e007      	b.n	8006978 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	681a      	ldr	r2, [r3, #0]
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f042 0201 	orr.w	r2, r2, #1
 8006976:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006978:	2300      	movs	r3, #0
}
 800697a:	4618      	mov	r0, r3
 800697c:	3714      	adds	r7, #20
 800697e:	46bd      	mov	sp, r7
 8006980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006984:	4770      	bx	lr
 8006986:	bf00      	nop
 8006988:	40010000 	.word	0x40010000
 800698c:	40000400 	.word	0x40000400
 8006990:	40000800 	.word	0x40000800
 8006994:	40000c00 	.word	0x40000c00
 8006998:	40010400 	.word	0x40010400
 800699c:	40014000 	.word	0x40014000
 80069a0:	40001800 	.word	0x40001800

080069a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b082      	sub	sp, #8
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d101      	bne.n	80069b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80069b2:	2301      	movs	r3, #1
 80069b4:	e041      	b.n	8006a3a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069bc:	b2db      	uxtb	r3, r3
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d106      	bne.n	80069d0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2200      	movs	r2, #0
 80069c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	f000 f839 	bl	8006a42 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2202      	movs	r2, #2
 80069d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681a      	ldr	r2, [r3, #0]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	3304      	adds	r3, #4
 80069e0:	4619      	mov	r1, r3
 80069e2:	4610      	mov	r0, r2
 80069e4:	f000 fcd6 	bl	8007394 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2201      	movs	r2, #1
 80069ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2201      	movs	r2, #1
 80069f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2201      	movs	r2, #1
 80069fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2201      	movs	r2, #1
 8006a04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2201      	movs	r2, #1
 8006a14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2201      	movs	r2, #1
 8006a1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2201      	movs	r2, #1
 8006a24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2201      	movs	r2, #1
 8006a34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006a38:	2300      	movs	r3, #0
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	3708      	adds	r7, #8
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}

08006a42 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006a42:	b480      	push	{r7}
 8006a44:	b083      	sub	sp, #12
 8006a46:	af00      	add	r7, sp, #0
 8006a48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006a4a:	bf00      	nop
 8006a4c:	370c      	adds	r7, #12
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a54:	4770      	bx	lr
	...

08006a58 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b084      	sub	sp, #16
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d109      	bne.n	8006a7c <HAL_TIM_PWM_Start+0x24>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006a6e:	b2db      	uxtb	r3, r3
 8006a70:	2b01      	cmp	r3, #1
 8006a72:	bf14      	ite	ne
 8006a74:	2301      	movne	r3, #1
 8006a76:	2300      	moveq	r3, #0
 8006a78:	b2db      	uxtb	r3, r3
 8006a7a:	e022      	b.n	8006ac2 <HAL_TIM_PWM_Start+0x6a>
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	2b04      	cmp	r3, #4
 8006a80:	d109      	bne.n	8006a96 <HAL_TIM_PWM_Start+0x3e>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006a88:	b2db      	uxtb	r3, r3
 8006a8a:	2b01      	cmp	r3, #1
 8006a8c:	bf14      	ite	ne
 8006a8e:	2301      	movne	r3, #1
 8006a90:	2300      	moveq	r3, #0
 8006a92:	b2db      	uxtb	r3, r3
 8006a94:	e015      	b.n	8006ac2 <HAL_TIM_PWM_Start+0x6a>
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	2b08      	cmp	r3, #8
 8006a9a:	d109      	bne.n	8006ab0 <HAL_TIM_PWM_Start+0x58>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006aa2:	b2db      	uxtb	r3, r3
 8006aa4:	2b01      	cmp	r3, #1
 8006aa6:	bf14      	ite	ne
 8006aa8:	2301      	movne	r3, #1
 8006aaa:	2300      	moveq	r3, #0
 8006aac:	b2db      	uxtb	r3, r3
 8006aae:	e008      	b.n	8006ac2 <HAL_TIM_PWM_Start+0x6a>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ab6:	b2db      	uxtb	r3, r3
 8006ab8:	2b01      	cmp	r3, #1
 8006aba:	bf14      	ite	ne
 8006abc:	2301      	movne	r3, #1
 8006abe:	2300      	moveq	r3, #0
 8006ac0:	b2db      	uxtb	r3, r3
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d001      	beq.n	8006aca <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	e07c      	b.n	8006bc4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d104      	bne.n	8006ada <HAL_TIM_PWM_Start+0x82>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2202      	movs	r2, #2
 8006ad4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006ad8:	e013      	b.n	8006b02 <HAL_TIM_PWM_Start+0xaa>
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	2b04      	cmp	r3, #4
 8006ade:	d104      	bne.n	8006aea <HAL_TIM_PWM_Start+0x92>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2202      	movs	r2, #2
 8006ae4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ae8:	e00b      	b.n	8006b02 <HAL_TIM_PWM_Start+0xaa>
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	2b08      	cmp	r3, #8
 8006aee:	d104      	bne.n	8006afa <HAL_TIM_PWM_Start+0xa2>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2202      	movs	r2, #2
 8006af4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006af8:	e003      	b.n	8006b02 <HAL_TIM_PWM_Start+0xaa>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2202      	movs	r2, #2
 8006afe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	2201      	movs	r2, #1
 8006b08:	6839      	ldr	r1, [r7, #0]
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	f000 ff32 	bl	8007974 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a2d      	ldr	r2, [pc, #180]	@ (8006bcc <HAL_TIM_PWM_Start+0x174>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d004      	beq.n	8006b24 <HAL_TIM_PWM_Start+0xcc>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	4a2c      	ldr	r2, [pc, #176]	@ (8006bd0 <HAL_TIM_PWM_Start+0x178>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d101      	bne.n	8006b28 <HAL_TIM_PWM_Start+0xd0>
 8006b24:	2301      	movs	r3, #1
 8006b26:	e000      	b.n	8006b2a <HAL_TIM_PWM_Start+0xd2>
 8006b28:	2300      	movs	r3, #0
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d007      	beq.n	8006b3e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006b3c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a22      	ldr	r2, [pc, #136]	@ (8006bcc <HAL_TIM_PWM_Start+0x174>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d022      	beq.n	8006b8e <HAL_TIM_PWM_Start+0x136>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b50:	d01d      	beq.n	8006b8e <HAL_TIM_PWM_Start+0x136>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a1f      	ldr	r2, [pc, #124]	@ (8006bd4 <HAL_TIM_PWM_Start+0x17c>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d018      	beq.n	8006b8e <HAL_TIM_PWM_Start+0x136>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	4a1d      	ldr	r2, [pc, #116]	@ (8006bd8 <HAL_TIM_PWM_Start+0x180>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d013      	beq.n	8006b8e <HAL_TIM_PWM_Start+0x136>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4a1c      	ldr	r2, [pc, #112]	@ (8006bdc <HAL_TIM_PWM_Start+0x184>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d00e      	beq.n	8006b8e <HAL_TIM_PWM_Start+0x136>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4a16      	ldr	r2, [pc, #88]	@ (8006bd0 <HAL_TIM_PWM_Start+0x178>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d009      	beq.n	8006b8e <HAL_TIM_PWM_Start+0x136>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	4a18      	ldr	r2, [pc, #96]	@ (8006be0 <HAL_TIM_PWM_Start+0x188>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d004      	beq.n	8006b8e <HAL_TIM_PWM_Start+0x136>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a16      	ldr	r2, [pc, #88]	@ (8006be4 <HAL_TIM_PWM_Start+0x18c>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d111      	bne.n	8006bb2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	689b      	ldr	r3, [r3, #8]
 8006b94:	f003 0307 	and.w	r3, r3, #7
 8006b98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	2b06      	cmp	r3, #6
 8006b9e:	d010      	beq.n	8006bc2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	681a      	ldr	r2, [r3, #0]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f042 0201 	orr.w	r2, r2, #1
 8006bae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bb0:	e007      	b.n	8006bc2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	681a      	ldr	r2, [r3, #0]
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f042 0201 	orr.w	r2, r2, #1
 8006bc0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006bc2:	2300      	movs	r3, #0
}
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	3710      	adds	r7, #16
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	bd80      	pop	{r7, pc}
 8006bcc:	40010000 	.word	0x40010000
 8006bd0:	40010400 	.word	0x40010400
 8006bd4:	40000400 	.word	0x40000400
 8006bd8:	40000800 	.word	0x40000800
 8006bdc:	40000c00 	.word	0x40000c00
 8006be0:	40014000 	.word	0x40014000
 8006be4:	40001800 	.word	0x40001800

08006be8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b086      	sub	sp, #24
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
 8006bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d101      	bne.n	8006bfc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	e097      	b.n	8006d2c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c02:	b2db      	uxtb	r3, r3
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d106      	bne.n	8006c16 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006c10:	6878      	ldr	r0, [r7, #4]
 8006c12:	f7fb ff85 	bl	8002b20 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2202      	movs	r2, #2
 8006c1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	689b      	ldr	r3, [r3, #8]
 8006c24:	687a      	ldr	r2, [r7, #4]
 8006c26:	6812      	ldr	r2, [r2, #0]
 8006c28:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c2c:	f023 0307 	bic.w	r3, r3, #7
 8006c30:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681a      	ldr	r2, [r3, #0]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	3304      	adds	r3, #4
 8006c3a:	4619      	mov	r1, r3
 8006c3c:	4610      	mov	r0, r2
 8006c3e:	f000 fba9 	bl	8007394 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	689b      	ldr	r3, [r3, #8]
 8006c48:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	699b      	ldr	r3, [r3, #24]
 8006c50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	6a1b      	ldr	r3, [r3, #32]
 8006c58:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	697a      	ldr	r2, [r7, #20]
 8006c60:	4313      	orrs	r3, r2
 8006c62:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006c64:	693b      	ldr	r3, [r7, #16]
 8006c66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c6a:	f023 0303 	bic.w	r3, r3, #3
 8006c6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	689a      	ldr	r2, [r3, #8]
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	699b      	ldr	r3, [r3, #24]
 8006c78:	021b      	lsls	r3, r3, #8
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	693a      	ldr	r2, [r7, #16]
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006c88:	f023 030c 	bic.w	r3, r3, #12
 8006c8c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006c8e:	693b      	ldr	r3, [r7, #16]
 8006c90:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006c94:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006c98:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	68da      	ldr	r2, [r3, #12]
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	69db      	ldr	r3, [r3, #28]
 8006ca2:	021b      	lsls	r3, r3, #8
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	693a      	ldr	r2, [r7, #16]
 8006ca8:	4313      	orrs	r3, r2
 8006caa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	691b      	ldr	r3, [r3, #16]
 8006cb0:	011a      	lsls	r2, r3, #4
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	6a1b      	ldr	r3, [r3, #32]
 8006cb6:	031b      	lsls	r3, r3, #12
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	693a      	ldr	r2, [r7, #16]
 8006cbc:	4313      	orrs	r3, r2
 8006cbe:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8006cc6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006cce:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	685a      	ldr	r2, [r3, #4]
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	695b      	ldr	r3, [r3, #20]
 8006cd8:	011b      	lsls	r3, r3, #4
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	68fa      	ldr	r2, [r7, #12]
 8006cde:	4313      	orrs	r3, r2
 8006ce0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	697a      	ldr	r2, [r7, #20]
 8006ce8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	693a      	ldr	r2, [r7, #16]
 8006cf0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	68fa      	ldr	r2, [r7, #12]
 8006cf8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2201      	movs	r2, #1
 8006cfe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2201      	movs	r2, #1
 8006d06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2201      	movs	r2, #1
 8006d0e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2201      	movs	r2, #1
 8006d16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2201      	movs	r2, #1
 8006d1e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2201      	movs	r2, #1
 8006d26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006d2a:	2300      	movs	r3, #0
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	3718      	adds	r7, #24
 8006d30:	46bd      	mov	sp, r7
 8006d32:	bd80      	pop	{r7, pc}

08006d34 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b084      	sub	sp, #16
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
 8006d3c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006d44:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006d4c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006d54:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006d5c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d110      	bne.n	8006d86 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006d64:	7bfb      	ldrb	r3, [r7, #15]
 8006d66:	2b01      	cmp	r3, #1
 8006d68:	d102      	bne.n	8006d70 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006d6a:	7b7b      	ldrb	r3, [r7, #13]
 8006d6c:	2b01      	cmp	r3, #1
 8006d6e:	d001      	beq.n	8006d74 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006d70:	2301      	movs	r3, #1
 8006d72:	e069      	b.n	8006e48 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2202      	movs	r2, #2
 8006d78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2202      	movs	r2, #2
 8006d80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006d84:	e031      	b.n	8006dea <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	2b04      	cmp	r3, #4
 8006d8a:	d110      	bne.n	8006dae <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006d8c:	7bbb      	ldrb	r3, [r7, #14]
 8006d8e:	2b01      	cmp	r3, #1
 8006d90:	d102      	bne.n	8006d98 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006d92:	7b3b      	ldrb	r3, [r7, #12]
 8006d94:	2b01      	cmp	r3, #1
 8006d96:	d001      	beq.n	8006d9c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006d98:	2301      	movs	r3, #1
 8006d9a:	e055      	b.n	8006e48 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2202      	movs	r2, #2
 8006da0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2202      	movs	r2, #2
 8006da8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006dac:	e01d      	b.n	8006dea <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006dae:	7bfb      	ldrb	r3, [r7, #15]
 8006db0:	2b01      	cmp	r3, #1
 8006db2:	d108      	bne.n	8006dc6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006db4:	7bbb      	ldrb	r3, [r7, #14]
 8006db6:	2b01      	cmp	r3, #1
 8006db8:	d105      	bne.n	8006dc6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006dba:	7b7b      	ldrb	r3, [r7, #13]
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d102      	bne.n	8006dc6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006dc0:	7b3b      	ldrb	r3, [r7, #12]
 8006dc2:	2b01      	cmp	r3, #1
 8006dc4:	d001      	beq.n	8006dca <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	e03e      	b.n	8006e48 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2202      	movs	r2, #2
 8006dce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2202      	movs	r2, #2
 8006dd6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2202      	movs	r2, #2
 8006dde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2202      	movs	r2, #2
 8006de6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d003      	beq.n	8006df8 <HAL_TIM_Encoder_Start+0xc4>
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	2b04      	cmp	r3, #4
 8006df4:	d008      	beq.n	8006e08 <HAL_TIM_Encoder_Start+0xd4>
 8006df6:	e00f      	b.n	8006e18 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	2201      	movs	r2, #1
 8006dfe:	2100      	movs	r1, #0
 8006e00:	4618      	mov	r0, r3
 8006e02:	f000 fdb7 	bl	8007974 <TIM_CCxChannelCmd>
      break;
 8006e06:	e016      	b.n	8006e36 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	2201      	movs	r2, #1
 8006e0e:	2104      	movs	r1, #4
 8006e10:	4618      	mov	r0, r3
 8006e12:	f000 fdaf 	bl	8007974 <TIM_CCxChannelCmd>
      break;
 8006e16:	e00e      	b.n	8006e36 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	2201      	movs	r2, #1
 8006e1e:	2100      	movs	r1, #0
 8006e20:	4618      	mov	r0, r3
 8006e22:	f000 fda7 	bl	8007974 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	2104      	movs	r1, #4
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f000 fda0 	bl	8007974 <TIM_CCxChannelCmd>
      break;
 8006e34:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	681a      	ldr	r2, [r3, #0]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f042 0201 	orr.w	r2, r2, #1
 8006e44:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006e46:	2300      	movs	r3, #0
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	3710      	adds	r7, #16
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}

08006e50 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b084      	sub	sp, #16
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	68db      	ldr	r3, [r3, #12]
 8006e5e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	691b      	ldr	r3, [r3, #16]
 8006e66:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	f003 0302 	and.w	r3, r3, #2
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d020      	beq.n	8006eb4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	f003 0302 	and.w	r3, r3, #2
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d01b      	beq.n	8006eb4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f06f 0202 	mvn.w	r2, #2
 8006e84:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	2201      	movs	r2, #1
 8006e8a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	699b      	ldr	r3, [r3, #24]
 8006e92:	f003 0303 	and.w	r3, r3, #3
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d003      	beq.n	8006ea2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f000 fa5b 	bl	8007356 <HAL_TIM_IC_CaptureCallback>
 8006ea0:	e005      	b.n	8006eae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ea2:	6878      	ldr	r0, [r7, #4]
 8006ea4:	f000 fa4d 	bl	8007342 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ea8:	6878      	ldr	r0, [r7, #4]
 8006eaa:	f000 fa5e 	bl	800736a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	f003 0304 	and.w	r3, r3, #4
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d020      	beq.n	8006f00 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	f003 0304 	and.w	r3, r3, #4
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d01b      	beq.n	8006f00 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f06f 0204 	mvn.w	r2, #4
 8006ed0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2202      	movs	r2, #2
 8006ed6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	699b      	ldr	r3, [r3, #24]
 8006ede:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d003      	beq.n	8006eee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f000 fa35 	bl	8007356 <HAL_TIM_IC_CaptureCallback>
 8006eec:	e005      	b.n	8006efa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f000 fa27 	bl	8007342 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ef4:	6878      	ldr	r0, [r7, #4]
 8006ef6:	f000 fa38 	bl	800736a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2200      	movs	r2, #0
 8006efe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	f003 0308 	and.w	r3, r3, #8
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d020      	beq.n	8006f4c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	f003 0308 	and.w	r3, r3, #8
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d01b      	beq.n	8006f4c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f06f 0208 	mvn.w	r2, #8
 8006f1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2204      	movs	r2, #4
 8006f22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	69db      	ldr	r3, [r3, #28]
 8006f2a:	f003 0303 	and.w	r3, r3, #3
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d003      	beq.n	8006f3a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f32:	6878      	ldr	r0, [r7, #4]
 8006f34:	f000 fa0f 	bl	8007356 <HAL_TIM_IC_CaptureCallback>
 8006f38:	e005      	b.n	8006f46 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f000 fa01 	bl	8007342 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f40:	6878      	ldr	r0, [r7, #4]
 8006f42:	f000 fa12 	bl	800736a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	f003 0310 	and.w	r3, r3, #16
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d020      	beq.n	8006f98 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	f003 0310 	and.w	r3, r3, #16
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d01b      	beq.n	8006f98 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f06f 0210 	mvn.w	r2, #16
 8006f68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2208      	movs	r2, #8
 8006f6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	69db      	ldr	r3, [r3, #28]
 8006f76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d003      	beq.n	8006f86 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f000 f9e9 	bl	8007356 <HAL_TIM_IC_CaptureCallback>
 8006f84:	e005      	b.n	8006f92 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f86:	6878      	ldr	r0, [r7, #4]
 8006f88:	f000 f9db 	bl	8007342 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f8c:	6878      	ldr	r0, [r7, #4]
 8006f8e:	f000 f9ec 	bl	800736a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	2200      	movs	r2, #0
 8006f96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	f003 0301 	and.w	r3, r3, #1
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d00c      	beq.n	8006fbc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	f003 0301 	and.w	r3, r3, #1
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d007      	beq.n	8006fbc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f06f 0201 	mvn.w	r2, #1
 8006fb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006fb6:	6878      	ldr	r0, [r7, #4]
 8006fb8:	f7fa f87e 	bl	80010b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d00c      	beq.n	8006fe0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d007      	beq.n	8006fe0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006fd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f000 fdc8 	bl	8007b70 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d00c      	beq.n	8007004 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d007      	beq.n	8007004 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006ffc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	f000 f9bd 	bl	800737e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	f003 0320 	and.w	r3, r3, #32
 800700a:	2b00      	cmp	r3, #0
 800700c:	d00c      	beq.n	8007028 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	f003 0320 	and.w	r3, r3, #32
 8007014:	2b00      	cmp	r3, #0
 8007016:	d007      	beq.n	8007028 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f06f 0220 	mvn.w	r2, #32
 8007020:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	f000 fd9a 	bl	8007b5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007028:	bf00      	nop
 800702a:	3710      	adds	r7, #16
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}

08007030 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b086      	sub	sp, #24
 8007034:	af00      	add	r7, sp, #0
 8007036:	60f8      	str	r0, [r7, #12]
 8007038:	60b9      	str	r1, [r7, #8]
 800703a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800703c:	2300      	movs	r3, #0
 800703e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007046:	2b01      	cmp	r3, #1
 8007048:	d101      	bne.n	800704e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800704a:	2302      	movs	r3, #2
 800704c:	e0ae      	b.n	80071ac <HAL_TIM_PWM_ConfigChannel+0x17c>
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	2201      	movs	r2, #1
 8007052:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2b0c      	cmp	r3, #12
 800705a:	f200 809f 	bhi.w	800719c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800705e:	a201      	add	r2, pc, #4	@ (adr r2, 8007064 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007064:	08007099 	.word	0x08007099
 8007068:	0800719d 	.word	0x0800719d
 800706c:	0800719d 	.word	0x0800719d
 8007070:	0800719d 	.word	0x0800719d
 8007074:	080070d9 	.word	0x080070d9
 8007078:	0800719d 	.word	0x0800719d
 800707c:	0800719d 	.word	0x0800719d
 8007080:	0800719d 	.word	0x0800719d
 8007084:	0800711b 	.word	0x0800711b
 8007088:	0800719d 	.word	0x0800719d
 800708c:	0800719d 	.word	0x0800719d
 8007090:	0800719d 	.word	0x0800719d
 8007094:	0800715b 	.word	0x0800715b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	68b9      	ldr	r1, [r7, #8]
 800709e:	4618      	mov	r0, r3
 80070a0:	f000 fa1e 	bl	80074e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	699a      	ldr	r2, [r3, #24]
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f042 0208 	orr.w	r2, r2, #8
 80070b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	699a      	ldr	r2, [r3, #24]
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f022 0204 	bic.w	r2, r2, #4
 80070c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	6999      	ldr	r1, [r3, #24]
 80070ca:	68bb      	ldr	r3, [r7, #8]
 80070cc:	691a      	ldr	r2, [r3, #16]
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	430a      	orrs	r2, r1
 80070d4:	619a      	str	r2, [r3, #24]
      break;
 80070d6:	e064      	b.n	80071a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	68b9      	ldr	r1, [r7, #8]
 80070de:	4618      	mov	r0, r3
 80070e0:	f000 fa6e 	bl	80075c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	699a      	ldr	r2, [r3, #24]
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80070f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	699a      	ldr	r2, [r3, #24]
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007102:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	6999      	ldr	r1, [r3, #24]
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	691b      	ldr	r3, [r3, #16]
 800710e:	021a      	lsls	r2, r3, #8
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	430a      	orrs	r2, r1
 8007116:	619a      	str	r2, [r3, #24]
      break;
 8007118:	e043      	b.n	80071a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	68b9      	ldr	r1, [r7, #8]
 8007120:	4618      	mov	r0, r3
 8007122:	f000 fac3 	bl	80076ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	69da      	ldr	r2, [r3, #28]
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f042 0208 	orr.w	r2, r2, #8
 8007134:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	69da      	ldr	r2, [r3, #28]
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f022 0204 	bic.w	r2, r2, #4
 8007144:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	69d9      	ldr	r1, [r3, #28]
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	691a      	ldr	r2, [r3, #16]
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	430a      	orrs	r2, r1
 8007156:	61da      	str	r2, [r3, #28]
      break;
 8007158:	e023      	b.n	80071a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	68b9      	ldr	r1, [r7, #8]
 8007160:	4618      	mov	r0, r3
 8007162:	f000 fb17 	bl	8007794 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	69da      	ldr	r2, [r3, #28]
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007174:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	69da      	ldr	r2, [r3, #28]
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007184:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	69d9      	ldr	r1, [r3, #28]
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	691b      	ldr	r3, [r3, #16]
 8007190:	021a      	lsls	r2, r3, #8
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	430a      	orrs	r2, r1
 8007198:	61da      	str	r2, [r3, #28]
      break;
 800719a:	e002      	b.n	80071a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800719c:	2301      	movs	r3, #1
 800719e:	75fb      	strb	r3, [r7, #23]
      break;
 80071a0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	2200      	movs	r2, #0
 80071a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80071aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	3718      	adds	r7, #24
 80071b0:	46bd      	mov	sp, r7
 80071b2:	bd80      	pop	{r7, pc}

080071b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b084      	sub	sp, #16
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
 80071bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80071be:	2300      	movs	r3, #0
 80071c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80071c8:	2b01      	cmp	r3, #1
 80071ca:	d101      	bne.n	80071d0 <HAL_TIM_ConfigClockSource+0x1c>
 80071cc:	2302      	movs	r3, #2
 80071ce:	e0b4      	b.n	800733a <HAL_TIM_ConfigClockSource+0x186>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2201      	movs	r2, #1
 80071d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2202      	movs	r2, #2
 80071dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	689b      	ldr	r3, [r3, #8]
 80071e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80071ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80071f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	68ba      	ldr	r2, [r7, #8]
 80071fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007208:	d03e      	beq.n	8007288 <HAL_TIM_ConfigClockSource+0xd4>
 800720a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800720e:	f200 8087 	bhi.w	8007320 <HAL_TIM_ConfigClockSource+0x16c>
 8007212:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007216:	f000 8086 	beq.w	8007326 <HAL_TIM_ConfigClockSource+0x172>
 800721a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800721e:	d87f      	bhi.n	8007320 <HAL_TIM_ConfigClockSource+0x16c>
 8007220:	2b70      	cmp	r3, #112	@ 0x70
 8007222:	d01a      	beq.n	800725a <HAL_TIM_ConfigClockSource+0xa6>
 8007224:	2b70      	cmp	r3, #112	@ 0x70
 8007226:	d87b      	bhi.n	8007320 <HAL_TIM_ConfigClockSource+0x16c>
 8007228:	2b60      	cmp	r3, #96	@ 0x60
 800722a:	d050      	beq.n	80072ce <HAL_TIM_ConfigClockSource+0x11a>
 800722c:	2b60      	cmp	r3, #96	@ 0x60
 800722e:	d877      	bhi.n	8007320 <HAL_TIM_ConfigClockSource+0x16c>
 8007230:	2b50      	cmp	r3, #80	@ 0x50
 8007232:	d03c      	beq.n	80072ae <HAL_TIM_ConfigClockSource+0xfa>
 8007234:	2b50      	cmp	r3, #80	@ 0x50
 8007236:	d873      	bhi.n	8007320 <HAL_TIM_ConfigClockSource+0x16c>
 8007238:	2b40      	cmp	r3, #64	@ 0x40
 800723a:	d058      	beq.n	80072ee <HAL_TIM_ConfigClockSource+0x13a>
 800723c:	2b40      	cmp	r3, #64	@ 0x40
 800723e:	d86f      	bhi.n	8007320 <HAL_TIM_ConfigClockSource+0x16c>
 8007240:	2b30      	cmp	r3, #48	@ 0x30
 8007242:	d064      	beq.n	800730e <HAL_TIM_ConfigClockSource+0x15a>
 8007244:	2b30      	cmp	r3, #48	@ 0x30
 8007246:	d86b      	bhi.n	8007320 <HAL_TIM_ConfigClockSource+0x16c>
 8007248:	2b20      	cmp	r3, #32
 800724a:	d060      	beq.n	800730e <HAL_TIM_ConfigClockSource+0x15a>
 800724c:	2b20      	cmp	r3, #32
 800724e:	d867      	bhi.n	8007320 <HAL_TIM_ConfigClockSource+0x16c>
 8007250:	2b00      	cmp	r3, #0
 8007252:	d05c      	beq.n	800730e <HAL_TIM_ConfigClockSource+0x15a>
 8007254:	2b10      	cmp	r3, #16
 8007256:	d05a      	beq.n	800730e <HAL_TIM_ConfigClockSource+0x15a>
 8007258:	e062      	b.n	8007320 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800726a:	f000 fb63 	bl	8007934 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	689b      	ldr	r3, [r3, #8]
 8007274:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007276:	68bb      	ldr	r3, [r7, #8]
 8007278:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800727c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	68ba      	ldr	r2, [r7, #8]
 8007284:	609a      	str	r2, [r3, #8]
      break;
 8007286:	e04f      	b.n	8007328 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007298:	f000 fb4c 	bl	8007934 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	689a      	ldr	r2, [r3, #8]
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80072aa:	609a      	str	r2, [r3, #8]
      break;
 80072ac:	e03c      	b.n	8007328 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80072ba:	461a      	mov	r2, r3
 80072bc:	f000 fac0 	bl	8007840 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	2150      	movs	r1, #80	@ 0x50
 80072c6:	4618      	mov	r0, r3
 80072c8:	f000 fb19 	bl	80078fe <TIM_ITRx_SetConfig>
      break;
 80072cc:	e02c      	b.n	8007328 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80072da:	461a      	mov	r2, r3
 80072dc:	f000 fadf 	bl	800789e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	2160      	movs	r1, #96	@ 0x60
 80072e6:	4618      	mov	r0, r3
 80072e8:	f000 fb09 	bl	80078fe <TIM_ITRx_SetConfig>
      break;
 80072ec:	e01c      	b.n	8007328 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80072fa:	461a      	mov	r2, r3
 80072fc:	f000 faa0 	bl	8007840 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	2140      	movs	r1, #64	@ 0x40
 8007306:	4618      	mov	r0, r3
 8007308:	f000 faf9 	bl	80078fe <TIM_ITRx_SetConfig>
      break;
 800730c:	e00c      	b.n	8007328 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681a      	ldr	r2, [r3, #0]
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	4619      	mov	r1, r3
 8007318:	4610      	mov	r0, r2
 800731a:	f000 faf0 	bl	80078fe <TIM_ITRx_SetConfig>
      break;
 800731e:	e003      	b.n	8007328 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007320:	2301      	movs	r3, #1
 8007322:	73fb      	strb	r3, [r7, #15]
      break;
 8007324:	e000      	b.n	8007328 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007326:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2201      	movs	r2, #1
 800732c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2200      	movs	r2, #0
 8007334:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007338:	7bfb      	ldrb	r3, [r7, #15]
}
 800733a:	4618      	mov	r0, r3
 800733c:	3710      	adds	r7, #16
 800733e:	46bd      	mov	sp, r7
 8007340:	bd80      	pop	{r7, pc}

08007342 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007342:	b480      	push	{r7}
 8007344:	b083      	sub	sp, #12
 8007346:	af00      	add	r7, sp, #0
 8007348:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800734a:	bf00      	nop
 800734c:	370c      	adds	r7, #12
 800734e:	46bd      	mov	sp, r7
 8007350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007354:	4770      	bx	lr

08007356 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007356:	b480      	push	{r7}
 8007358:	b083      	sub	sp, #12
 800735a:	af00      	add	r7, sp, #0
 800735c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800735e:	bf00      	nop
 8007360:	370c      	adds	r7, #12
 8007362:	46bd      	mov	sp, r7
 8007364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007368:	4770      	bx	lr

0800736a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800736a:	b480      	push	{r7}
 800736c:	b083      	sub	sp, #12
 800736e:	af00      	add	r7, sp, #0
 8007370:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007372:	bf00      	nop
 8007374:	370c      	adds	r7, #12
 8007376:	46bd      	mov	sp, r7
 8007378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737c:	4770      	bx	lr

0800737e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800737e:	b480      	push	{r7}
 8007380:	b083      	sub	sp, #12
 8007382:	af00      	add	r7, sp, #0
 8007384:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007386:	bf00      	nop
 8007388:	370c      	adds	r7, #12
 800738a:	46bd      	mov	sp, r7
 800738c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007390:	4770      	bx	lr
	...

08007394 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007394:	b480      	push	{r7}
 8007396:	b085      	sub	sp, #20
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
 800739c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	4a43      	ldr	r2, [pc, #268]	@ (80074b4 <TIM_Base_SetConfig+0x120>)
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d013      	beq.n	80073d4 <TIM_Base_SetConfig+0x40>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073b2:	d00f      	beq.n	80073d4 <TIM_Base_SetConfig+0x40>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	4a40      	ldr	r2, [pc, #256]	@ (80074b8 <TIM_Base_SetConfig+0x124>)
 80073b8:	4293      	cmp	r3, r2
 80073ba:	d00b      	beq.n	80073d4 <TIM_Base_SetConfig+0x40>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	4a3f      	ldr	r2, [pc, #252]	@ (80074bc <TIM_Base_SetConfig+0x128>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d007      	beq.n	80073d4 <TIM_Base_SetConfig+0x40>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	4a3e      	ldr	r2, [pc, #248]	@ (80074c0 <TIM_Base_SetConfig+0x12c>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d003      	beq.n	80073d4 <TIM_Base_SetConfig+0x40>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	4a3d      	ldr	r2, [pc, #244]	@ (80074c4 <TIM_Base_SetConfig+0x130>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d108      	bne.n	80073e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	685b      	ldr	r3, [r3, #4]
 80073e0:	68fa      	ldr	r2, [r7, #12]
 80073e2:	4313      	orrs	r3, r2
 80073e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	4a32      	ldr	r2, [pc, #200]	@ (80074b4 <TIM_Base_SetConfig+0x120>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d02b      	beq.n	8007446 <TIM_Base_SetConfig+0xb2>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073f4:	d027      	beq.n	8007446 <TIM_Base_SetConfig+0xb2>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	4a2f      	ldr	r2, [pc, #188]	@ (80074b8 <TIM_Base_SetConfig+0x124>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d023      	beq.n	8007446 <TIM_Base_SetConfig+0xb2>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	4a2e      	ldr	r2, [pc, #184]	@ (80074bc <TIM_Base_SetConfig+0x128>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d01f      	beq.n	8007446 <TIM_Base_SetConfig+0xb2>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	4a2d      	ldr	r2, [pc, #180]	@ (80074c0 <TIM_Base_SetConfig+0x12c>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d01b      	beq.n	8007446 <TIM_Base_SetConfig+0xb2>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	4a2c      	ldr	r2, [pc, #176]	@ (80074c4 <TIM_Base_SetConfig+0x130>)
 8007412:	4293      	cmp	r3, r2
 8007414:	d017      	beq.n	8007446 <TIM_Base_SetConfig+0xb2>
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	4a2b      	ldr	r2, [pc, #172]	@ (80074c8 <TIM_Base_SetConfig+0x134>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d013      	beq.n	8007446 <TIM_Base_SetConfig+0xb2>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	4a2a      	ldr	r2, [pc, #168]	@ (80074cc <TIM_Base_SetConfig+0x138>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d00f      	beq.n	8007446 <TIM_Base_SetConfig+0xb2>
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	4a29      	ldr	r2, [pc, #164]	@ (80074d0 <TIM_Base_SetConfig+0x13c>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d00b      	beq.n	8007446 <TIM_Base_SetConfig+0xb2>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	4a28      	ldr	r2, [pc, #160]	@ (80074d4 <TIM_Base_SetConfig+0x140>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d007      	beq.n	8007446 <TIM_Base_SetConfig+0xb2>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	4a27      	ldr	r2, [pc, #156]	@ (80074d8 <TIM_Base_SetConfig+0x144>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d003      	beq.n	8007446 <TIM_Base_SetConfig+0xb2>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	4a26      	ldr	r2, [pc, #152]	@ (80074dc <TIM_Base_SetConfig+0x148>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d108      	bne.n	8007458 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800744c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	68db      	ldr	r3, [r3, #12]
 8007452:	68fa      	ldr	r2, [r7, #12]
 8007454:	4313      	orrs	r3, r2
 8007456:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	695b      	ldr	r3, [r3, #20]
 8007462:	4313      	orrs	r3, r2
 8007464:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	689a      	ldr	r2, [r3, #8]
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	681a      	ldr	r2, [r3, #0]
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	4a0e      	ldr	r2, [pc, #56]	@ (80074b4 <TIM_Base_SetConfig+0x120>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d003      	beq.n	8007486 <TIM_Base_SetConfig+0xf2>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	4a10      	ldr	r2, [pc, #64]	@ (80074c4 <TIM_Base_SetConfig+0x130>)
 8007482:	4293      	cmp	r3, r2
 8007484:	d103      	bne.n	800748e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	691a      	ldr	r2, [r3, #16]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f043 0204 	orr.w	r2, r3, #4
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2201      	movs	r2, #1
 800749e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	68fa      	ldr	r2, [r7, #12]
 80074a4:	601a      	str	r2, [r3, #0]
}
 80074a6:	bf00      	nop
 80074a8:	3714      	adds	r7, #20
 80074aa:	46bd      	mov	sp, r7
 80074ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b0:	4770      	bx	lr
 80074b2:	bf00      	nop
 80074b4:	40010000 	.word	0x40010000
 80074b8:	40000400 	.word	0x40000400
 80074bc:	40000800 	.word	0x40000800
 80074c0:	40000c00 	.word	0x40000c00
 80074c4:	40010400 	.word	0x40010400
 80074c8:	40014000 	.word	0x40014000
 80074cc:	40014400 	.word	0x40014400
 80074d0:	40014800 	.word	0x40014800
 80074d4:	40001800 	.word	0x40001800
 80074d8:	40001c00 	.word	0x40001c00
 80074dc:	40002000 	.word	0x40002000

080074e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b087      	sub	sp, #28
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
 80074e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6a1b      	ldr	r3, [r3, #32]
 80074ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6a1b      	ldr	r3, [r3, #32]
 80074f4:	f023 0201 	bic.w	r2, r3, #1
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	685b      	ldr	r3, [r3, #4]
 8007500:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	699b      	ldr	r3, [r3, #24]
 8007506:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800750e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	f023 0303 	bic.w	r3, r3, #3
 8007516:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	68fa      	ldr	r2, [r7, #12]
 800751e:	4313      	orrs	r3, r2
 8007520:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007522:	697b      	ldr	r3, [r7, #20]
 8007524:	f023 0302 	bic.w	r3, r3, #2
 8007528:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	689b      	ldr	r3, [r3, #8]
 800752e:	697a      	ldr	r2, [r7, #20]
 8007530:	4313      	orrs	r3, r2
 8007532:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	4a20      	ldr	r2, [pc, #128]	@ (80075b8 <TIM_OC1_SetConfig+0xd8>)
 8007538:	4293      	cmp	r3, r2
 800753a:	d003      	beq.n	8007544 <TIM_OC1_SetConfig+0x64>
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	4a1f      	ldr	r2, [pc, #124]	@ (80075bc <TIM_OC1_SetConfig+0xdc>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d10c      	bne.n	800755e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007544:	697b      	ldr	r3, [r7, #20]
 8007546:	f023 0308 	bic.w	r3, r3, #8
 800754a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	68db      	ldr	r3, [r3, #12]
 8007550:	697a      	ldr	r2, [r7, #20]
 8007552:	4313      	orrs	r3, r2
 8007554:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	f023 0304 	bic.w	r3, r3, #4
 800755c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	4a15      	ldr	r2, [pc, #84]	@ (80075b8 <TIM_OC1_SetConfig+0xd8>)
 8007562:	4293      	cmp	r3, r2
 8007564:	d003      	beq.n	800756e <TIM_OC1_SetConfig+0x8e>
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	4a14      	ldr	r2, [pc, #80]	@ (80075bc <TIM_OC1_SetConfig+0xdc>)
 800756a:	4293      	cmp	r3, r2
 800756c:	d111      	bne.n	8007592 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800756e:	693b      	ldr	r3, [r7, #16]
 8007570:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007574:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800757c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	695b      	ldr	r3, [r3, #20]
 8007582:	693a      	ldr	r2, [r7, #16]
 8007584:	4313      	orrs	r3, r2
 8007586:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	699b      	ldr	r3, [r3, #24]
 800758c:	693a      	ldr	r2, [r7, #16]
 800758e:	4313      	orrs	r3, r2
 8007590:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	693a      	ldr	r2, [r7, #16]
 8007596:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	68fa      	ldr	r2, [r7, #12]
 800759c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	685a      	ldr	r2, [r3, #4]
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	697a      	ldr	r2, [r7, #20]
 80075aa:	621a      	str	r2, [r3, #32]
}
 80075ac:	bf00      	nop
 80075ae:	371c      	adds	r7, #28
 80075b0:	46bd      	mov	sp, r7
 80075b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b6:	4770      	bx	lr
 80075b8:	40010000 	.word	0x40010000
 80075bc:	40010400 	.word	0x40010400

080075c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80075c0:	b480      	push	{r7}
 80075c2:	b087      	sub	sp, #28
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
 80075c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6a1b      	ldr	r3, [r3, #32]
 80075ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	6a1b      	ldr	r3, [r3, #32]
 80075d4:	f023 0210 	bic.w	r2, r3, #16
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	685b      	ldr	r3, [r3, #4]
 80075e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	699b      	ldr	r3, [r3, #24]
 80075e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80075f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	021b      	lsls	r3, r3, #8
 80075fe:	68fa      	ldr	r2, [r7, #12]
 8007600:	4313      	orrs	r3, r2
 8007602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	f023 0320 	bic.w	r3, r3, #32
 800760a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	689b      	ldr	r3, [r3, #8]
 8007610:	011b      	lsls	r3, r3, #4
 8007612:	697a      	ldr	r2, [r7, #20]
 8007614:	4313      	orrs	r3, r2
 8007616:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	4a22      	ldr	r2, [pc, #136]	@ (80076a4 <TIM_OC2_SetConfig+0xe4>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d003      	beq.n	8007628 <TIM_OC2_SetConfig+0x68>
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	4a21      	ldr	r2, [pc, #132]	@ (80076a8 <TIM_OC2_SetConfig+0xe8>)
 8007624:	4293      	cmp	r3, r2
 8007626:	d10d      	bne.n	8007644 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007628:	697b      	ldr	r3, [r7, #20]
 800762a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800762e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	68db      	ldr	r3, [r3, #12]
 8007634:	011b      	lsls	r3, r3, #4
 8007636:	697a      	ldr	r2, [r7, #20]
 8007638:	4313      	orrs	r3, r2
 800763a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800763c:	697b      	ldr	r3, [r7, #20]
 800763e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007642:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	4a17      	ldr	r2, [pc, #92]	@ (80076a4 <TIM_OC2_SetConfig+0xe4>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d003      	beq.n	8007654 <TIM_OC2_SetConfig+0x94>
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	4a16      	ldr	r2, [pc, #88]	@ (80076a8 <TIM_OC2_SetConfig+0xe8>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d113      	bne.n	800767c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007654:	693b      	ldr	r3, [r7, #16]
 8007656:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800765a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800765c:	693b      	ldr	r3, [r7, #16]
 800765e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007662:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	695b      	ldr	r3, [r3, #20]
 8007668:	009b      	lsls	r3, r3, #2
 800766a:	693a      	ldr	r2, [r7, #16]
 800766c:	4313      	orrs	r3, r2
 800766e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	699b      	ldr	r3, [r3, #24]
 8007674:	009b      	lsls	r3, r3, #2
 8007676:	693a      	ldr	r2, [r7, #16]
 8007678:	4313      	orrs	r3, r2
 800767a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	693a      	ldr	r2, [r7, #16]
 8007680:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	68fa      	ldr	r2, [r7, #12]
 8007686:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	685a      	ldr	r2, [r3, #4]
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	697a      	ldr	r2, [r7, #20]
 8007694:	621a      	str	r2, [r3, #32]
}
 8007696:	bf00      	nop
 8007698:	371c      	adds	r7, #28
 800769a:	46bd      	mov	sp, r7
 800769c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a0:	4770      	bx	lr
 80076a2:	bf00      	nop
 80076a4:	40010000 	.word	0x40010000
 80076a8:	40010400 	.word	0x40010400

080076ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b087      	sub	sp, #28
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
 80076b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6a1b      	ldr	r3, [r3, #32]
 80076ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6a1b      	ldr	r3, [r3, #32]
 80076c0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	69db      	ldr	r3, [r3, #28]
 80076d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	f023 0303 	bic.w	r3, r3, #3
 80076e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	68fa      	ldr	r2, [r7, #12]
 80076ea:	4313      	orrs	r3, r2
 80076ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80076ee:	697b      	ldr	r3, [r7, #20]
 80076f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80076f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	689b      	ldr	r3, [r3, #8]
 80076fa:	021b      	lsls	r3, r3, #8
 80076fc:	697a      	ldr	r2, [r7, #20]
 80076fe:	4313      	orrs	r3, r2
 8007700:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4a21      	ldr	r2, [pc, #132]	@ (800778c <TIM_OC3_SetConfig+0xe0>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d003      	beq.n	8007712 <TIM_OC3_SetConfig+0x66>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	4a20      	ldr	r2, [pc, #128]	@ (8007790 <TIM_OC3_SetConfig+0xe4>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d10d      	bne.n	800772e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007718:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	68db      	ldr	r3, [r3, #12]
 800771e:	021b      	lsls	r3, r3, #8
 8007720:	697a      	ldr	r2, [r7, #20]
 8007722:	4313      	orrs	r3, r2
 8007724:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007726:	697b      	ldr	r3, [r7, #20]
 8007728:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800772c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	4a16      	ldr	r2, [pc, #88]	@ (800778c <TIM_OC3_SetConfig+0xe0>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d003      	beq.n	800773e <TIM_OC3_SetConfig+0x92>
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	4a15      	ldr	r2, [pc, #84]	@ (8007790 <TIM_OC3_SetConfig+0xe4>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d113      	bne.n	8007766 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800773e:	693b      	ldr	r3, [r7, #16]
 8007740:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007744:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007746:	693b      	ldr	r3, [r7, #16]
 8007748:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800774c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	695b      	ldr	r3, [r3, #20]
 8007752:	011b      	lsls	r3, r3, #4
 8007754:	693a      	ldr	r2, [r7, #16]
 8007756:	4313      	orrs	r3, r2
 8007758:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	699b      	ldr	r3, [r3, #24]
 800775e:	011b      	lsls	r3, r3, #4
 8007760:	693a      	ldr	r2, [r7, #16]
 8007762:	4313      	orrs	r3, r2
 8007764:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	693a      	ldr	r2, [r7, #16]
 800776a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	68fa      	ldr	r2, [r7, #12]
 8007770:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	685a      	ldr	r2, [r3, #4]
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	697a      	ldr	r2, [r7, #20]
 800777e:	621a      	str	r2, [r3, #32]
}
 8007780:	bf00      	nop
 8007782:	371c      	adds	r7, #28
 8007784:	46bd      	mov	sp, r7
 8007786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778a:	4770      	bx	lr
 800778c:	40010000 	.word	0x40010000
 8007790:	40010400 	.word	0x40010400

08007794 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007794:	b480      	push	{r7}
 8007796:	b087      	sub	sp, #28
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
 800779c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6a1b      	ldr	r3, [r3, #32]
 80077a2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6a1b      	ldr	r3, [r3, #32]
 80077a8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	685b      	ldr	r3, [r3, #4]
 80077b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	69db      	ldr	r3, [r3, #28]
 80077ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80077c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80077ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	021b      	lsls	r3, r3, #8
 80077d2:	68fa      	ldr	r2, [r7, #12]
 80077d4:	4313      	orrs	r3, r2
 80077d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80077d8:	693b      	ldr	r3, [r7, #16]
 80077da:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80077de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	689b      	ldr	r3, [r3, #8]
 80077e4:	031b      	lsls	r3, r3, #12
 80077e6:	693a      	ldr	r2, [r7, #16]
 80077e8:	4313      	orrs	r3, r2
 80077ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	4a12      	ldr	r2, [pc, #72]	@ (8007838 <TIM_OC4_SetConfig+0xa4>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d003      	beq.n	80077fc <TIM_OC4_SetConfig+0x68>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	4a11      	ldr	r2, [pc, #68]	@ (800783c <TIM_OC4_SetConfig+0xa8>)
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d109      	bne.n	8007810 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007802:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	695b      	ldr	r3, [r3, #20]
 8007808:	019b      	lsls	r3, r3, #6
 800780a:	697a      	ldr	r2, [r7, #20]
 800780c:	4313      	orrs	r3, r2
 800780e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	697a      	ldr	r2, [r7, #20]
 8007814:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	68fa      	ldr	r2, [r7, #12]
 800781a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	685a      	ldr	r2, [r3, #4]
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	693a      	ldr	r2, [r7, #16]
 8007828:	621a      	str	r2, [r3, #32]
}
 800782a:	bf00      	nop
 800782c:	371c      	adds	r7, #28
 800782e:	46bd      	mov	sp, r7
 8007830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007834:	4770      	bx	lr
 8007836:	bf00      	nop
 8007838:	40010000 	.word	0x40010000
 800783c:	40010400 	.word	0x40010400

08007840 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007840:	b480      	push	{r7}
 8007842:	b087      	sub	sp, #28
 8007844:	af00      	add	r7, sp, #0
 8007846:	60f8      	str	r0, [r7, #12]
 8007848:	60b9      	str	r1, [r7, #8]
 800784a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	6a1b      	ldr	r3, [r3, #32]
 8007850:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	6a1b      	ldr	r3, [r3, #32]
 8007856:	f023 0201 	bic.w	r2, r3, #1
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	699b      	ldr	r3, [r3, #24]
 8007862:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007864:	693b      	ldr	r3, [r7, #16]
 8007866:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800786a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	011b      	lsls	r3, r3, #4
 8007870:	693a      	ldr	r2, [r7, #16]
 8007872:	4313      	orrs	r3, r2
 8007874:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007876:	697b      	ldr	r3, [r7, #20]
 8007878:	f023 030a 	bic.w	r3, r3, #10
 800787c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800787e:	697a      	ldr	r2, [r7, #20]
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	4313      	orrs	r3, r2
 8007884:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	693a      	ldr	r2, [r7, #16]
 800788a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	697a      	ldr	r2, [r7, #20]
 8007890:	621a      	str	r2, [r3, #32]
}
 8007892:	bf00      	nop
 8007894:	371c      	adds	r7, #28
 8007896:	46bd      	mov	sp, r7
 8007898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789c:	4770      	bx	lr

0800789e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800789e:	b480      	push	{r7}
 80078a0:	b087      	sub	sp, #28
 80078a2:	af00      	add	r7, sp, #0
 80078a4:	60f8      	str	r0, [r7, #12]
 80078a6:	60b9      	str	r1, [r7, #8]
 80078a8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	6a1b      	ldr	r3, [r3, #32]
 80078ae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	6a1b      	ldr	r3, [r3, #32]
 80078b4:	f023 0210 	bic.w	r2, r3, #16
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	699b      	ldr	r3, [r3, #24]
 80078c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80078c2:	693b      	ldr	r3, [r7, #16]
 80078c4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80078c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	031b      	lsls	r3, r3, #12
 80078ce:	693a      	ldr	r2, [r7, #16]
 80078d0:	4313      	orrs	r3, r2
 80078d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80078da:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80078dc:	68bb      	ldr	r3, [r7, #8]
 80078de:	011b      	lsls	r3, r3, #4
 80078e0:	697a      	ldr	r2, [r7, #20]
 80078e2:	4313      	orrs	r3, r2
 80078e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	693a      	ldr	r2, [r7, #16]
 80078ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	697a      	ldr	r2, [r7, #20]
 80078f0:	621a      	str	r2, [r3, #32]
}
 80078f2:	bf00      	nop
 80078f4:	371c      	adds	r7, #28
 80078f6:	46bd      	mov	sp, r7
 80078f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fc:	4770      	bx	lr

080078fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80078fe:	b480      	push	{r7}
 8007900:	b085      	sub	sp, #20
 8007902:	af00      	add	r7, sp, #0
 8007904:	6078      	str	r0, [r7, #4]
 8007906:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	689b      	ldr	r3, [r3, #8]
 800790c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007914:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007916:	683a      	ldr	r2, [r7, #0]
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	4313      	orrs	r3, r2
 800791c:	f043 0307 	orr.w	r3, r3, #7
 8007920:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	68fa      	ldr	r2, [r7, #12]
 8007926:	609a      	str	r2, [r3, #8]
}
 8007928:	bf00      	nop
 800792a:	3714      	adds	r7, #20
 800792c:	46bd      	mov	sp, r7
 800792e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007932:	4770      	bx	lr

08007934 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007934:	b480      	push	{r7}
 8007936:	b087      	sub	sp, #28
 8007938:	af00      	add	r7, sp, #0
 800793a:	60f8      	str	r0, [r7, #12]
 800793c:	60b9      	str	r1, [r7, #8]
 800793e:	607a      	str	r2, [r7, #4]
 8007940:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	689b      	ldr	r3, [r3, #8]
 8007946:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007948:	697b      	ldr	r3, [r7, #20]
 800794a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800794e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	021a      	lsls	r2, r3, #8
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	431a      	orrs	r2, r3
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	4313      	orrs	r3, r2
 800795c:	697a      	ldr	r2, [r7, #20]
 800795e:	4313      	orrs	r3, r2
 8007960:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	697a      	ldr	r2, [r7, #20]
 8007966:	609a      	str	r2, [r3, #8]
}
 8007968:	bf00      	nop
 800796a:	371c      	adds	r7, #28
 800796c:	46bd      	mov	sp, r7
 800796e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007972:	4770      	bx	lr

08007974 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007974:	b480      	push	{r7}
 8007976:	b087      	sub	sp, #28
 8007978:	af00      	add	r7, sp, #0
 800797a:	60f8      	str	r0, [r7, #12]
 800797c:	60b9      	str	r1, [r7, #8]
 800797e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	f003 031f 	and.w	r3, r3, #31
 8007986:	2201      	movs	r2, #1
 8007988:	fa02 f303 	lsl.w	r3, r2, r3
 800798c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	6a1a      	ldr	r2, [r3, #32]
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	43db      	mvns	r3, r3
 8007996:	401a      	ands	r2, r3
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	6a1a      	ldr	r2, [r3, #32]
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	f003 031f 	and.w	r3, r3, #31
 80079a6:	6879      	ldr	r1, [r7, #4]
 80079a8:	fa01 f303 	lsl.w	r3, r1, r3
 80079ac:	431a      	orrs	r2, r3
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	621a      	str	r2, [r3, #32]
}
 80079b2:	bf00      	nop
 80079b4:	371c      	adds	r7, #28
 80079b6:	46bd      	mov	sp, r7
 80079b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079bc:	4770      	bx	lr
	...

080079c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80079c0:	b480      	push	{r7}
 80079c2:	b085      	sub	sp, #20
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
 80079c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80079d0:	2b01      	cmp	r3, #1
 80079d2:	d101      	bne.n	80079d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80079d4:	2302      	movs	r3, #2
 80079d6:	e05a      	b.n	8007a8e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2201      	movs	r2, #1
 80079dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2202      	movs	r2, #2
 80079e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	685b      	ldr	r3, [r3, #4]
 80079ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	689b      	ldr	r3, [r3, #8]
 80079f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	68fa      	ldr	r2, [r7, #12]
 8007a06:	4313      	orrs	r3, r2
 8007a08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	68fa      	ldr	r2, [r7, #12]
 8007a10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	4a21      	ldr	r2, [pc, #132]	@ (8007a9c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007a18:	4293      	cmp	r3, r2
 8007a1a:	d022      	beq.n	8007a62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a24:	d01d      	beq.n	8007a62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	4a1d      	ldr	r2, [pc, #116]	@ (8007aa0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007a2c:	4293      	cmp	r3, r2
 8007a2e:	d018      	beq.n	8007a62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	4a1b      	ldr	r2, [pc, #108]	@ (8007aa4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d013      	beq.n	8007a62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	4a1a      	ldr	r2, [pc, #104]	@ (8007aa8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d00e      	beq.n	8007a62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	4a18      	ldr	r2, [pc, #96]	@ (8007aac <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d009      	beq.n	8007a62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	4a17      	ldr	r2, [pc, #92]	@ (8007ab0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007a54:	4293      	cmp	r3, r2
 8007a56:	d004      	beq.n	8007a62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	4a15      	ldr	r2, [pc, #84]	@ (8007ab4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d10c      	bne.n	8007a7c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a68:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	685b      	ldr	r3, [r3, #4]
 8007a6e:	68ba      	ldr	r2, [r7, #8]
 8007a70:	4313      	orrs	r3, r2
 8007a72:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	68ba      	ldr	r2, [r7, #8]
 8007a7a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2201      	movs	r2, #1
 8007a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2200      	movs	r2, #0
 8007a88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007a8c:	2300      	movs	r3, #0
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	3714      	adds	r7, #20
 8007a92:	46bd      	mov	sp, r7
 8007a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a98:	4770      	bx	lr
 8007a9a:	bf00      	nop
 8007a9c:	40010000 	.word	0x40010000
 8007aa0:	40000400 	.word	0x40000400
 8007aa4:	40000800 	.word	0x40000800
 8007aa8:	40000c00 	.word	0x40000c00
 8007aac:	40010400 	.word	0x40010400
 8007ab0:	40014000 	.word	0x40014000
 8007ab4:	40001800 	.word	0x40001800

08007ab8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b085      	sub	sp, #20
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
 8007ac0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007acc:	2b01      	cmp	r3, #1
 8007ace:	d101      	bne.n	8007ad4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007ad0:	2302      	movs	r3, #2
 8007ad2:	e03d      	b.n	8007b50 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2201      	movs	r2, #1
 8007ad8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	68db      	ldr	r3, [r3, #12]
 8007ae6:	4313      	orrs	r3, r2
 8007ae8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	689b      	ldr	r3, [r3, #8]
 8007af4:	4313      	orrs	r3, r2
 8007af6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	685b      	ldr	r3, [r3, #4]
 8007b02:	4313      	orrs	r3, r2
 8007b04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	4313      	orrs	r3, r2
 8007b12:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	691b      	ldr	r3, [r3, #16]
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	695b      	ldr	r3, [r3, #20]
 8007b2c:	4313      	orrs	r3, r2
 8007b2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007b36:	683b      	ldr	r3, [r7, #0]
 8007b38:	69db      	ldr	r3, [r3, #28]
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	68fa      	ldr	r2, [r7, #12]
 8007b44:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2200      	movs	r2, #0
 8007b4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007b4e:	2300      	movs	r3, #0
}
 8007b50:	4618      	mov	r0, r3
 8007b52:	3714      	adds	r7, #20
 8007b54:	46bd      	mov	sp, r7
 8007b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5a:	4770      	bx	lr

08007b5c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b083      	sub	sp, #12
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007b64:	bf00      	nop
 8007b66:	370c      	adds	r7, #12
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6e:	4770      	bx	lr

08007b70 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007b70:	b480      	push	{r7}
 8007b72:	b083      	sub	sp, #12
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007b78:	bf00      	nop
 8007b7a:	370c      	adds	r7, #12
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b82:	4770      	bx	lr

08007b84 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b082      	sub	sp, #8
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d101      	bne.n	8007b96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b92:	2301      	movs	r3, #1
 8007b94:	e042      	b.n	8007c1c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b9c:	b2db      	uxtb	r3, r3
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d106      	bne.n	8007bb0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007baa:	6878      	ldr	r0, [r7, #4]
 8007bac:	f7fb f860 	bl	8002c70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2224      	movs	r2, #36	@ 0x24
 8007bb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	68da      	ldr	r2, [r3, #12]
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007bc6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f000 fcef 	bl	80085ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	691a      	ldr	r2, [r3, #16]
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007bdc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	695a      	ldr	r2, [r3, #20]
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007bec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	68da      	ldr	r2, [r3, #12]
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007bfc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2200      	movs	r2, #0
 8007c02:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2220      	movs	r2, #32
 8007c08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2220      	movs	r2, #32
 8007c10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2200      	movs	r2, #0
 8007c18:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007c1a:	2300      	movs	r3, #0
}
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	3708      	adds	r7, #8
 8007c20:	46bd      	mov	sp, r7
 8007c22:	bd80      	pop	{r7, pc}

08007c24 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b084      	sub	sp, #16
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	60f8      	str	r0, [r7, #12]
 8007c2c:	60b9      	str	r1, [r7, #8]
 8007c2e:	4613      	mov	r3, r2
 8007c30:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007c38:	b2db      	uxtb	r3, r3
 8007c3a:	2b20      	cmp	r3, #32
 8007c3c:	d112      	bne.n	8007c64 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c3e:	68bb      	ldr	r3, [r7, #8]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d002      	beq.n	8007c4a <HAL_UART_Receive_IT+0x26>
 8007c44:	88fb      	ldrh	r3, [r7, #6]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d101      	bne.n	8007c4e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	e00b      	b.n	8007c66 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	2200      	movs	r2, #0
 8007c52:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007c54:	88fb      	ldrh	r3, [r7, #6]
 8007c56:	461a      	mov	r2, r3
 8007c58:	68b9      	ldr	r1, [r7, #8]
 8007c5a:	68f8      	ldr	r0, [r7, #12]
 8007c5c:	f000 fad2 	bl	8008204 <UART_Start_Receive_IT>
 8007c60:	4603      	mov	r3, r0
 8007c62:	e000      	b.n	8007c66 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8007c64:	2302      	movs	r3, #2
  }
}
 8007c66:	4618      	mov	r0, r3
 8007c68:	3710      	adds	r7, #16
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}
	...

08007c70 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b0ba      	sub	sp, #232	@ 0xe8
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	68db      	ldr	r3, [r3, #12]
 8007c88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	695b      	ldr	r3, [r3, #20]
 8007c92:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007c96:	2300      	movs	r3, #0
 8007c98:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007ca2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ca6:	f003 030f 	and.w	r3, r3, #15
 8007caa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007cae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d10f      	bne.n	8007cd6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007cb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cba:	f003 0320 	and.w	r3, r3, #32
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d009      	beq.n	8007cd6 <HAL_UART_IRQHandler+0x66>
 8007cc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007cc6:	f003 0320 	and.w	r3, r3, #32
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d003      	beq.n	8007cd6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007cce:	6878      	ldr	r0, [r7, #4]
 8007cd0:	f000 fbae 	bl	8008430 <UART_Receive_IT>
      return;
 8007cd4:	e273      	b.n	80081be <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007cd6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	f000 80de 	beq.w	8007e9c <HAL_UART_IRQHandler+0x22c>
 8007ce0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ce4:	f003 0301 	and.w	r3, r3, #1
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d106      	bne.n	8007cfa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007cec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007cf0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	f000 80d1 	beq.w	8007e9c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007cfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cfe:	f003 0301 	and.w	r3, r3, #1
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d00b      	beq.n	8007d1e <HAL_UART_IRQHandler+0xae>
 8007d06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d005      	beq.n	8007d1e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d16:	f043 0201 	orr.w	r2, r3, #1
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007d1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d22:	f003 0304 	and.w	r3, r3, #4
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d00b      	beq.n	8007d42 <HAL_UART_IRQHandler+0xd2>
 8007d2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d2e:	f003 0301 	and.w	r3, r3, #1
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d005      	beq.n	8007d42 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d3a:	f043 0202 	orr.w	r2, r3, #2
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007d42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d46:	f003 0302 	and.w	r3, r3, #2
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d00b      	beq.n	8007d66 <HAL_UART_IRQHandler+0xf6>
 8007d4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d52:	f003 0301 	and.w	r3, r3, #1
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d005      	beq.n	8007d66 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d5e:	f043 0204 	orr.w	r2, r3, #4
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007d66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d6a:	f003 0308 	and.w	r3, r3, #8
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d011      	beq.n	8007d96 <HAL_UART_IRQHandler+0x126>
 8007d72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d76:	f003 0320 	and.w	r3, r3, #32
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d105      	bne.n	8007d8a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007d7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d82:	f003 0301 	and.w	r3, r3, #1
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d005      	beq.n	8007d96 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d8e:	f043 0208 	orr.w	r2, r3, #8
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	f000 820a 	beq.w	80081b4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007da0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007da4:	f003 0320 	and.w	r3, r3, #32
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d008      	beq.n	8007dbe <HAL_UART_IRQHandler+0x14e>
 8007dac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007db0:	f003 0320 	and.w	r3, r3, #32
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d002      	beq.n	8007dbe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f000 fb39 	bl	8008430 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	695b      	ldr	r3, [r3, #20]
 8007dc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dc8:	2b40      	cmp	r3, #64	@ 0x40
 8007dca:	bf0c      	ite	eq
 8007dcc:	2301      	moveq	r3, #1
 8007dce:	2300      	movne	r3, #0
 8007dd0:	b2db      	uxtb	r3, r3
 8007dd2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007dda:	f003 0308 	and.w	r3, r3, #8
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d103      	bne.n	8007dea <HAL_UART_IRQHandler+0x17a>
 8007de2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d04f      	beq.n	8007e8a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007dea:	6878      	ldr	r0, [r7, #4]
 8007dec:	f000 fa44 	bl	8008278 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	695b      	ldr	r3, [r3, #20]
 8007df6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dfa:	2b40      	cmp	r3, #64	@ 0x40
 8007dfc:	d141      	bne.n	8007e82 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	3314      	adds	r3, #20
 8007e04:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e08:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007e0c:	e853 3f00 	ldrex	r3, [r3]
 8007e10:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007e14:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007e18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e1c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	3314      	adds	r3, #20
 8007e26:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007e2a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007e2e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e32:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007e36:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007e3a:	e841 2300 	strex	r3, r2, [r1]
 8007e3e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007e42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d1d9      	bne.n	8007dfe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d013      	beq.n	8007e7a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e56:	4a8a      	ldr	r2, [pc, #552]	@ (8008080 <HAL_UART_IRQHandler+0x410>)
 8007e58:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e5e:	4618      	mov	r0, r3
 8007e60:	f7fb fab5 	bl	80033ce <HAL_DMA_Abort_IT>
 8007e64:	4603      	mov	r3, r0
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d016      	beq.n	8007e98 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e70:	687a      	ldr	r2, [r7, #4]
 8007e72:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007e74:	4610      	mov	r0, r2
 8007e76:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e78:	e00e      	b.n	8007e98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	f000 f9ac 	bl	80081d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e80:	e00a      	b.n	8007e98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f000 f9a8 	bl	80081d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e88:	e006      	b.n	8007e98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007e8a:	6878      	ldr	r0, [r7, #4]
 8007e8c:	f000 f9a4 	bl	80081d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2200      	movs	r2, #0
 8007e94:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007e96:	e18d      	b.n	80081b4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e98:	bf00      	nop
    return;
 8007e9a:	e18b      	b.n	80081b4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ea0:	2b01      	cmp	r3, #1
 8007ea2:	f040 8167 	bne.w	8008174 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007ea6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007eaa:	f003 0310 	and.w	r3, r3, #16
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	f000 8160 	beq.w	8008174 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8007eb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007eb8:	f003 0310 	and.w	r3, r3, #16
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	f000 8159 	beq.w	8008174 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	60bb      	str	r3, [r7, #8]
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	60bb      	str	r3, [r7, #8]
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	685b      	ldr	r3, [r3, #4]
 8007ed4:	60bb      	str	r3, [r7, #8]
 8007ed6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	695b      	ldr	r3, [r3, #20]
 8007ede:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ee2:	2b40      	cmp	r3, #64	@ 0x40
 8007ee4:	f040 80ce 	bne.w	8008084 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007ef4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	f000 80a9 	beq.w	8008050 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007f02:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007f06:	429a      	cmp	r2, r3
 8007f08:	f080 80a2 	bcs.w	8008050 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007f12:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f18:	69db      	ldr	r3, [r3, #28]
 8007f1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f1e:	f000 8088 	beq.w	8008032 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	330c      	adds	r3, #12
 8007f28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f2c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007f30:	e853 3f00 	ldrex	r3, [r3]
 8007f34:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007f38:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007f3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007f40:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	330c      	adds	r3, #12
 8007f4a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007f4e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007f52:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f56:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007f5a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007f5e:	e841 2300 	strex	r3, r2, [r1]
 8007f62:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007f66:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d1d9      	bne.n	8007f22 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	3314      	adds	r3, #20
 8007f74:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007f78:	e853 3f00 	ldrex	r3, [r3]
 8007f7c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007f7e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007f80:	f023 0301 	bic.w	r3, r3, #1
 8007f84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	3314      	adds	r3, #20
 8007f8e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007f92:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007f96:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f98:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007f9a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007f9e:	e841 2300 	strex	r3, r2, [r1]
 8007fa2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007fa4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d1e1      	bne.n	8007f6e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	3314      	adds	r3, #20
 8007fb0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007fb4:	e853 3f00 	ldrex	r3, [r3]
 8007fb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007fba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007fbc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007fc0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	3314      	adds	r3, #20
 8007fca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007fce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007fd0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fd2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007fd4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007fd6:	e841 2300 	strex	r3, r2, [r1]
 8007fda:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007fdc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d1e3      	bne.n	8007faa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2220      	movs	r2, #32
 8007fe6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	2200      	movs	r2, #0
 8007fee:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	330c      	adds	r3, #12
 8007ff6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ff8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ffa:	e853 3f00 	ldrex	r3, [r3]
 8007ffe:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008000:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008002:	f023 0310 	bic.w	r3, r3, #16
 8008006:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	330c      	adds	r3, #12
 8008010:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008014:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008016:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008018:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800801a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800801c:	e841 2300 	strex	r3, r2, [r1]
 8008020:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008022:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008024:	2b00      	cmp	r3, #0
 8008026:	d1e3      	bne.n	8007ff0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800802c:	4618      	mov	r0, r3
 800802e:	f7fb f95e 	bl	80032ee <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	2202      	movs	r2, #2
 8008036:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008040:	b29b      	uxth	r3, r3
 8008042:	1ad3      	subs	r3, r2, r3
 8008044:	b29b      	uxth	r3, r3
 8008046:	4619      	mov	r1, r3
 8008048:	6878      	ldr	r0, [r7, #4]
 800804a:	f000 f8cf 	bl	80081ec <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800804e:	e0b3      	b.n	80081b8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008054:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008058:	429a      	cmp	r2, r3
 800805a:	f040 80ad 	bne.w	80081b8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008062:	69db      	ldr	r3, [r3, #28]
 8008064:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008068:	f040 80a6 	bne.w	80081b8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2202      	movs	r2, #2
 8008070:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008076:	4619      	mov	r1, r3
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f000 f8b7 	bl	80081ec <HAL_UARTEx_RxEventCallback>
      return;
 800807e:	e09b      	b.n	80081b8 <HAL_UART_IRQHandler+0x548>
 8008080:	0800833f 	.word	0x0800833f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800808c:	b29b      	uxth	r3, r3
 800808e:	1ad3      	subs	r3, r2, r3
 8008090:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008098:	b29b      	uxth	r3, r3
 800809a:	2b00      	cmp	r3, #0
 800809c:	f000 808e 	beq.w	80081bc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80080a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	f000 8089 	beq.w	80081bc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	330c      	adds	r3, #12
 80080b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080b4:	e853 3f00 	ldrex	r3, [r3]
 80080b8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80080ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80080c0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	330c      	adds	r3, #12
 80080ca:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80080ce:	647a      	str	r2, [r7, #68]	@ 0x44
 80080d0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080d2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80080d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80080d6:	e841 2300 	strex	r3, r2, [r1]
 80080da:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80080dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d1e3      	bne.n	80080aa <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	3314      	adds	r3, #20
 80080e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080ec:	e853 3f00 	ldrex	r3, [r3]
 80080f0:	623b      	str	r3, [r7, #32]
   return(result);
 80080f2:	6a3b      	ldr	r3, [r7, #32]
 80080f4:	f023 0301 	bic.w	r3, r3, #1
 80080f8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	3314      	adds	r3, #20
 8008102:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008106:	633a      	str	r2, [r7, #48]	@ 0x30
 8008108:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800810a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800810c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800810e:	e841 2300 	strex	r3, r2, [r1]
 8008112:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008116:	2b00      	cmp	r3, #0
 8008118:	d1e3      	bne.n	80080e2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2220      	movs	r2, #32
 800811e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2200      	movs	r2, #0
 8008126:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	330c      	adds	r3, #12
 800812e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008130:	693b      	ldr	r3, [r7, #16]
 8008132:	e853 3f00 	ldrex	r3, [r3]
 8008136:	60fb      	str	r3, [r7, #12]
   return(result);
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	f023 0310 	bic.w	r3, r3, #16
 800813e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	330c      	adds	r3, #12
 8008148:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800814c:	61fa      	str	r2, [r7, #28]
 800814e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008150:	69b9      	ldr	r1, [r7, #24]
 8008152:	69fa      	ldr	r2, [r7, #28]
 8008154:	e841 2300 	strex	r3, r2, [r1]
 8008158:	617b      	str	r3, [r7, #20]
   return(result);
 800815a:	697b      	ldr	r3, [r7, #20]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d1e3      	bne.n	8008128 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2202      	movs	r2, #2
 8008164:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008166:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800816a:	4619      	mov	r1, r3
 800816c:	6878      	ldr	r0, [r7, #4]
 800816e:	f000 f83d 	bl	80081ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008172:	e023      	b.n	80081bc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008174:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008178:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800817c:	2b00      	cmp	r3, #0
 800817e:	d009      	beq.n	8008194 <HAL_UART_IRQHandler+0x524>
 8008180:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008184:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008188:	2b00      	cmp	r3, #0
 800818a:	d003      	beq.n	8008194 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800818c:	6878      	ldr	r0, [r7, #4]
 800818e:	f000 f8e7 	bl	8008360 <UART_Transmit_IT>
    return;
 8008192:	e014      	b.n	80081be <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008194:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008198:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800819c:	2b00      	cmp	r3, #0
 800819e:	d00e      	beq.n	80081be <HAL_UART_IRQHandler+0x54e>
 80081a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d008      	beq.n	80081be <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f000 f927 	bl	8008400 <UART_EndTransmit_IT>
    return;
 80081b2:	e004      	b.n	80081be <HAL_UART_IRQHandler+0x54e>
    return;
 80081b4:	bf00      	nop
 80081b6:	e002      	b.n	80081be <HAL_UART_IRQHandler+0x54e>
      return;
 80081b8:	bf00      	nop
 80081ba:	e000      	b.n	80081be <HAL_UART_IRQHandler+0x54e>
      return;
 80081bc:	bf00      	nop
  }
}
 80081be:	37e8      	adds	r7, #232	@ 0xe8
 80081c0:	46bd      	mov	sp, r7
 80081c2:	bd80      	pop	{r7, pc}

080081c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b083      	sub	sp, #12
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80081cc:	bf00      	nop
 80081ce:	370c      	adds	r7, #12
 80081d0:	46bd      	mov	sp, r7
 80081d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d6:	4770      	bx	lr

080081d8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80081d8:	b480      	push	{r7}
 80081da:	b083      	sub	sp, #12
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80081e0:	bf00      	nop
 80081e2:	370c      	adds	r7, #12
 80081e4:	46bd      	mov	sp, r7
 80081e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ea:	4770      	bx	lr

080081ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80081ec:	b480      	push	{r7}
 80081ee:	b083      	sub	sp, #12
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
 80081f4:	460b      	mov	r3, r1
 80081f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80081f8:	bf00      	nop
 80081fa:	370c      	adds	r7, #12
 80081fc:	46bd      	mov	sp, r7
 80081fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008202:	4770      	bx	lr

08008204 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008204:	b480      	push	{r7}
 8008206:	b085      	sub	sp, #20
 8008208:	af00      	add	r7, sp, #0
 800820a:	60f8      	str	r0, [r7, #12]
 800820c:	60b9      	str	r1, [r7, #8]
 800820e:	4613      	mov	r3, r2
 8008210:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	68ba      	ldr	r2, [r7, #8]
 8008216:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	88fa      	ldrh	r2, [r7, #6]
 800821c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	88fa      	ldrh	r2, [r7, #6]
 8008222:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	2200      	movs	r2, #0
 8008228:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	2222      	movs	r2, #34	@ 0x22
 800822e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	691b      	ldr	r3, [r3, #16]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d007      	beq.n	800824a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	68da      	ldr	r2, [r3, #12]
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008248:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	695a      	ldr	r2, [r3, #20]
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f042 0201 	orr.w	r2, r2, #1
 8008258:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	68da      	ldr	r2, [r3, #12]
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	f042 0220 	orr.w	r2, r2, #32
 8008268:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800826a:	2300      	movs	r3, #0
}
 800826c:	4618      	mov	r0, r3
 800826e:	3714      	adds	r7, #20
 8008270:	46bd      	mov	sp, r7
 8008272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008276:	4770      	bx	lr

08008278 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008278:	b480      	push	{r7}
 800827a:	b095      	sub	sp, #84	@ 0x54
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	330c      	adds	r3, #12
 8008286:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008288:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800828a:	e853 3f00 	ldrex	r3, [r3]
 800828e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008292:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008296:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	330c      	adds	r3, #12
 800829e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80082a0:	643a      	str	r2, [r7, #64]	@ 0x40
 80082a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082a4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80082a6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80082a8:	e841 2300 	strex	r3, r2, [r1]
 80082ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80082ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d1e5      	bne.n	8008280 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	3314      	adds	r3, #20
 80082ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082bc:	6a3b      	ldr	r3, [r7, #32]
 80082be:	e853 3f00 	ldrex	r3, [r3]
 80082c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80082c4:	69fb      	ldr	r3, [r7, #28]
 80082c6:	f023 0301 	bic.w	r3, r3, #1
 80082ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	3314      	adds	r3, #20
 80082d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80082d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80082d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80082da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80082dc:	e841 2300 	strex	r3, r2, [r1]
 80082e0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80082e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d1e5      	bne.n	80082b4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082ec:	2b01      	cmp	r3, #1
 80082ee:	d119      	bne.n	8008324 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	330c      	adds	r3, #12
 80082f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	e853 3f00 	ldrex	r3, [r3]
 80082fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	f023 0310 	bic.w	r3, r3, #16
 8008306:	647b      	str	r3, [r7, #68]	@ 0x44
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	330c      	adds	r3, #12
 800830e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008310:	61ba      	str	r2, [r7, #24]
 8008312:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008314:	6979      	ldr	r1, [r7, #20]
 8008316:	69ba      	ldr	r2, [r7, #24]
 8008318:	e841 2300 	strex	r3, r2, [r1]
 800831c:	613b      	str	r3, [r7, #16]
   return(result);
 800831e:	693b      	ldr	r3, [r7, #16]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d1e5      	bne.n	80082f0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	2220      	movs	r2, #32
 8008328:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2200      	movs	r2, #0
 8008330:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008332:	bf00      	nop
 8008334:	3754      	adds	r7, #84	@ 0x54
 8008336:	46bd      	mov	sp, r7
 8008338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833c:	4770      	bx	lr

0800833e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800833e:	b580      	push	{r7, lr}
 8008340:	b084      	sub	sp, #16
 8008342:	af00      	add	r7, sp, #0
 8008344:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800834a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	2200      	movs	r2, #0
 8008350:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008352:	68f8      	ldr	r0, [r7, #12]
 8008354:	f7ff ff40 	bl	80081d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008358:	bf00      	nop
 800835a:	3710      	adds	r7, #16
 800835c:	46bd      	mov	sp, r7
 800835e:	bd80      	pop	{r7, pc}

08008360 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008360:	b480      	push	{r7}
 8008362:	b085      	sub	sp, #20
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800836e:	b2db      	uxtb	r3, r3
 8008370:	2b21      	cmp	r3, #33	@ 0x21
 8008372:	d13e      	bne.n	80083f2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	689b      	ldr	r3, [r3, #8]
 8008378:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800837c:	d114      	bne.n	80083a8 <UART_Transmit_IT+0x48>
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	691b      	ldr	r3, [r3, #16]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d110      	bne.n	80083a8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6a1b      	ldr	r3, [r3, #32]
 800838a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	881b      	ldrh	r3, [r3, #0]
 8008390:	461a      	mov	r2, r3
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800839a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6a1b      	ldr	r3, [r3, #32]
 80083a0:	1c9a      	adds	r2, r3, #2
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	621a      	str	r2, [r3, #32]
 80083a6:	e008      	b.n	80083ba <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6a1b      	ldr	r3, [r3, #32]
 80083ac:	1c59      	adds	r1, r3, #1
 80083ae:	687a      	ldr	r2, [r7, #4]
 80083b0:	6211      	str	r1, [r2, #32]
 80083b2:	781a      	ldrb	r2, [r3, #0]
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80083be:	b29b      	uxth	r3, r3
 80083c0:	3b01      	subs	r3, #1
 80083c2:	b29b      	uxth	r3, r3
 80083c4:	687a      	ldr	r2, [r7, #4]
 80083c6:	4619      	mov	r1, r3
 80083c8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d10f      	bne.n	80083ee <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	68da      	ldr	r2, [r3, #12]
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80083dc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	68da      	ldr	r2, [r3, #12]
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80083ec:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80083ee:	2300      	movs	r3, #0
 80083f0:	e000      	b.n	80083f4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80083f2:	2302      	movs	r3, #2
  }
}
 80083f4:	4618      	mov	r0, r3
 80083f6:	3714      	adds	r7, #20
 80083f8:	46bd      	mov	sp, r7
 80083fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fe:	4770      	bx	lr

08008400 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b082      	sub	sp, #8
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	68da      	ldr	r2, [r3, #12]
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008416:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2220      	movs	r2, #32
 800841c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008420:	6878      	ldr	r0, [r7, #4]
 8008422:	f7ff fecf 	bl	80081c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008426:	2300      	movs	r3, #0
}
 8008428:	4618      	mov	r0, r3
 800842a:	3708      	adds	r7, #8
 800842c:	46bd      	mov	sp, r7
 800842e:	bd80      	pop	{r7, pc}

08008430 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b08c      	sub	sp, #48	@ 0x30
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8008438:	2300      	movs	r3, #0
 800843a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800843c:	2300      	movs	r3, #0
 800843e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008446:	b2db      	uxtb	r3, r3
 8008448:	2b22      	cmp	r3, #34	@ 0x22
 800844a:	f040 80aa 	bne.w	80085a2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	689b      	ldr	r3, [r3, #8]
 8008452:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008456:	d115      	bne.n	8008484 <UART_Receive_IT+0x54>
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	691b      	ldr	r3, [r3, #16]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d111      	bne.n	8008484 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008464:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	685b      	ldr	r3, [r3, #4]
 800846c:	b29b      	uxth	r3, r3
 800846e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008472:	b29a      	uxth	r2, r3
 8008474:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008476:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800847c:	1c9a      	adds	r2, r3, #2
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	629a      	str	r2, [r3, #40]	@ 0x28
 8008482:	e024      	b.n	80084ce <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008488:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	689b      	ldr	r3, [r3, #8]
 800848e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008492:	d007      	beq.n	80084a4 <UART_Receive_IT+0x74>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	689b      	ldr	r3, [r3, #8]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d10a      	bne.n	80084b2 <UART_Receive_IT+0x82>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	691b      	ldr	r3, [r3, #16]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d106      	bne.n	80084b2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	685b      	ldr	r3, [r3, #4]
 80084aa:	b2da      	uxtb	r2, r3
 80084ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084ae:	701a      	strb	r2, [r3, #0]
 80084b0:	e008      	b.n	80084c4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	685b      	ldr	r3, [r3, #4]
 80084b8:	b2db      	uxtb	r3, r3
 80084ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80084be:	b2da      	uxtb	r2, r3
 80084c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084c2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084c8:	1c5a      	adds	r2, r3, #1
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80084d2:	b29b      	uxth	r3, r3
 80084d4:	3b01      	subs	r3, #1
 80084d6:	b29b      	uxth	r3, r3
 80084d8:	687a      	ldr	r2, [r7, #4]
 80084da:	4619      	mov	r1, r3
 80084dc:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d15d      	bne.n	800859e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	68da      	ldr	r2, [r3, #12]
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	f022 0220 	bic.w	r2, r2, #32
 80084f0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	68da      	ldr	r2, [r3, #12]
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008500:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	695a      	ldr	r2, [r3, #20]
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f022 0201 	bic.w	r2, r2, #1
 8008510:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	2220      	movs	r2, #32
 8008516:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2200      	movs	r2, #0
 800851e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008524:	2b01      	cmp	r3, #1
 8008526:	d135      	bne.n	8008594 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2200      	movs	r2, #0
 800852c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	330c      	adds	r3, #12
 8008534:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008536:	697b      	ldr	r3, [r7, #20]
 8008538:	e853 3f00 	ldrex	r3, [r3]
 800853c:	613b      	str	r3, [r7, #16]
   return(result);
 800853e:	693b      	ldr	r3, [r7, #16]
 8008540:	f023 0310 	bic.w	r3, r3, #16
 8008544:	627b      	str	r3, [r7, #36]	@ 0x24
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	330c      	adds	r3, #12
 800854c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800854e:	623a      	str	r2, [r7, #32]
 8008550:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008552:	69f9      	ldr	r1, [r7, #28]
 8008554:	6a3a      	ldr	r2, [r7, #32]
 8008556:	e841 2300 	strex	r3, r2, [r1]
 800855a:	61bb      	str	r3, [r7, #24]
   return(result);
 800855c:	69bb      	ldr	r3, [r7, #24]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d1e5      	bne.n	800852e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f003 0310 	and.w	r3, r3, #16
 800856c:	2b10      	cmp	r3, #16
 800856e:	d10a      	bne.n	8008586 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008570:	2300      	movs	r3, #0
 8008572:	60fb      	str	r3, [r7, #12]
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	60fb      	str	r3, [r7, #12]
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	685b      	ldr	r3, [r3, #4]
 8008582:	60fb      	str	r3, [r7, #12]
 8008584:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800858a:	4619      	mov	r1, r3
 800858c:	6878      	ldr	r0, [r7, #4]
 800858e:	f7ff fe2d 	bl	80081ec <HAL_UARTEx_RxEventCallback>
 8008592:	e002      	b.n	800859a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008594:	6878      	ldr	r0, [r7, #4]
 8008596:	f7f8 fdb1 	bl	80010fc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800859a:	2300      	movs	r3, #0
 800859c:	e002      	b.n	80085a4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800859e:	2300      	movs	r3, #0
 80085a0:	e000      	b.n	80085a4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80085a2:	2302      	movs	r3, #2
  }
}
 80085a4:	4618      	mov	r0, r3
 80085a6:	3730      	adds	r7, #48	@ 0x30
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd80      	pop	{r7, pc}

080085ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80085ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80085b0:	b0c0      	sub	sp, #256	@ 0x100
 80085b2:	af00      	add	r7, sp, #0
 80085b4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80085b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	691b      	ldr	r3, [r3, #16]
 80085c0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80085c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085c8:	68d9      	ldr	r1, [r3, #12]
 80085ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085ce:	681a      	ldr	r2, [r3, #0]
 80085d0:	ea40 0301 	orr.w	r3, r0, r1
 80085d4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80085d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085da:	689a      	ldr	r2, [r3, #8]
 80085dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085e0:	691b      	ldr	r3, [r3, #16]
 80085e2:	431a      	orrs	r2, r3
 80085e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085e8:	695b      	ldr	r3, [r3, #20]
 80085ea:	431a      	orrs	r2, r3
 80085ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085f0:	69db      	ldr	r3, [r3, #28]
 80085f2:	4313      	orrs	r3, r2
 80085f4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80085f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	68db      	ldr	r3, [r3, #12]
 8008600:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008604:	f021 010c 	bic.w	r1, r1, #12
 8008608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800860c:	681a      	ldr	r2, [r3, #0]
 800860e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008612:	430b      	orrs	r3, r1
 8008614:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008616:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	695b      	ldr	r3, [r3, #20]
 800861e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008622:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008626:	6999      	ldr	r1, [r3, #24]
 8008628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800862c:	681a      	ldr	r2, [r3, #0]
 800862e:	ea40 0301 	orr.w	r3, r0, r1
 8008632:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008638:	681a      	ldr	r2, [r3, #0]
 800863a:	4b8f      	ldr	r3, [pc, #572]	@ (8008878 <UART_SetConfig+0x2cc>)
 800863c:	429a      	cmp	r2, r3
 800863e:	d005      	beq.n	800864c <UART_SetConfig+0xa0>
 8008640:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008644:	681a      	ldr	r2, [r3, #0]
 8008646:	4b8d      	ldr	r3, [pc, #564]	@ (800887c <UART_SetConfig+0x2d0>)
 8008648:	429a      	cmp	r2, r3
 800864a:	d104      	bne.n	8008656 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800864c:	f7fe f8d6 	bl	80067fc <HAL_RCC_GetPCLK2Freq>
 8008650:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008654:	e003      	b.n	800865e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008656:	f7fe f8bd 	bl	80067d4 <HAL_RCC_GetPCLK1Freq>
 800865a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800865e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008662:	69db      	ldr	r3, [r3, #28]
 8008664:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008668:	f040 810c 	bne.w	8008884 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800866c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008670:	2200      	movs	r2, #0
 8008672:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008676:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800867a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800867e:	4622      	mov	r2, r4
 8008680:	462b      	mov	r3, r5
 8008682:	1891      	adds	r1, r2, r2
 8008684:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008686:	415b      	adcs	r3, r3
 8008688:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800868a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800868e:	4621      	mov	r1, r4
 8008690:	eb12 0801 	adds.w	r8, r2, r1
 8008694:	4629      	mov	r1, r5
 8008696:	eb43 0901 	adc.w	r9, r3, r1
 800869a:	f04f 0200 	mov.w	r2, #0
 800869e:	f04f 0300 	mov.w	r3, #0
 80086a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80086a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80086aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80086ae:	4690      	mov	r8, r2
 80086b0:	4699      	mov	r9, r3
 80086b2:	4623      	mov	r3, r4
 80086b4:	eb18 0303 	adds.w	r3, r8, r3
 80086b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80086bc:	462b      	mov	r3, r5
 80086be:	eb49 0303 	adc.w	r3, r9, r3
 80086c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80086c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086ca:	685b      	ldr	r3, [r3, #4]
 80086cc:	2200      	movs	r2, #0
 80086ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80086d2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80086d6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80086da:	460b      	mov	r3, r1
 80086dc:	18db      	adds	r3, r3, r3
 80086de:	653b      	str	r3, [r7, #80]	@ 0x50
 80086e0:	4613      	mov	r3, r2
 80086e2:	eb42 0303 	adc.w	r3, r2, r3
 80086e6:	657b      	str	r3, [r7, #84]	@ 0x54
 80086e8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80086ec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80086f0:	f7f8 fada 	bl	8000ca8 <__aeabi_uldivmod>
 80086f4:	4602      	mov	r2, r0
 80086f6:	460b      	mov	r3, r1
 80086f8:	4b61      	ldr	r3, [pc, #388]	@ (8008880 <UART_SetConfig+0x2d4>)
 80086fa:	fba3 2302 	umull	r2, r3, r3, r2
 80086fe:	095b      	lsrs	r3, r3, #5
 8008700:	011c      	lsls	r4, r3, #4
 8008702:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008706:	2200      	movs	r2, #0
 8008708:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800870c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008710:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008714:	4642      	mov	r2, r8
 8008716:	464b      	mov	r3, r9
 8008718:	1891      	adds	r1, r2, r2
 800871a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800871c:	415b      	adcs	r3, r3
 800871e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008720:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008724:	4641      	mov	r1, r8
 8008726:	eb12 0a01 	adds.w	sl, r2, r1
 800872a:	4649      	mov	r1, r9
 800872c:	eb43 0b01 	adc.w	fp, r3, r1
 8008730:	f04f 0200 	mov.w	r2, #0
 8008734:	f04f 0300 	mov.w	r3, #0
 8008738:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800873c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008740:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008744:	4692      	mov	sl, r2
 8008746:	469b      	mov	fp, r3
 8008748:	4643      	mov	r3, r8
 800874a:	eb1a 0303 	adds.w	r3, sl, r3
 800874e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008752:	464b      	mov	r3, r9
 8008754:	eb4b 0303 	adc.w	r3, fp, r3
 8008758:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800875c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008760:	685b      	ldr	r3, [r3, #4]
 8008762:	2200      	movs	r2, #0
 8008764:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008768:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800876c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008770:	460b      	mov	r3, r1
 8008772:	18db      	adds	r3, r3, r3
 8008774:	643b      	str	r3, [r7, #64]	@ 0x40
 8008776:	4613      	mov	r3, r2
 8008778:	eb42 0303 	adc.w	r3, r2, r3
 800877c:	647b      	str	r3, [r7, #68]	@ 0x44
 800877e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008782:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008786:	f7f8 fa8f 	bl	8000ca8 <__aeabi_uldivmod>
 800878a:	4602      	mov	r2, r0
 800878c:	460b      	mov	r3, r1
 800878e:	4611      	mov	r1, r2
 8008790:	4b3b      	ldr	r3, [pc, #236]	@ (8008880 <UART_SetConfig+0x2d4>)
 8008792:	fba3 2301 	umull	r2, r3, r3, r1
 8008796:	095b      	lsrs	r3, r3, #5
 8008798:	2264      	movs	r2, #100	@ 0x64
 800879a:	fb02 f303 	mul.w	r3, r2, r3
 800879e:	1acb      	subs	r3, r1, r3
 80087a0:	00db      	lsls	r3, r3, #3
 80087a2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80087a6:	4b36      	ldr	r3, [pc, #216]	@ (8008880 <UART_SetConfig+0x2d4>)
 80087a8:	fba3 2302 	umull	r2, r3, r3, r2
 80087ac:	095b      	lsrs	r3, r3, #5
 80087ae:	005b      	lsls	r3, r3, #1
 80087b0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80087b4:	441c      	add	r4, r3
 80087b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80087ba:	2200      	movs	r2, #0
 80087bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80087c0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80087c4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80087c8:	4642      	mov	r2, r8
 80087ca:	464b      	mov	r3, r9
 80087cc:	1891      	adds	r1, r2, r2
 80087ce:	63b9      	str	r1, [r7, #56]	@ 0x38
 80087d0:	415b      	adcs	r3, r3
 80087d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80087d8:	4641      	mov	r1, r8
 80087da:	1851      	adds	r1, r2, r1
 80087dc:	6339      	str	r1, [r7, #48]	@ 0x30
 80087de:	4649      	mov	r1, r9
 80087e0:	414b      	adcs	r3, r1
 80087e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80087e4:	f04f 0200 	mov.w	r2, #0
 80087e8:	f04f 0300 	mov.w	r3, #0
 80087ec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80087f0:	4659      	mov	r1, fp
 80087f2:	00cb      	lsls	r3, r1, #3
 80087f4:	4651      	mov	r1, sl
 80087f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80087fa:	4651      	mov	r1, sl
 80087fc:	00ca      	lsls	r2, r1, #3
 80087fe:	4610      	mov	r0, r2
 8008800:	4619      	mov	r1, r3
 8008802:	4603      	mov	r3, r0
 8008804:	4642      	mov	r2, r8
 8008806:	189b      	adds	r3, r3, r2
 8008808:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800880c:	464b      	mov	r3, r9
 800880e:	460a      	mov	r2, r1
 8008810:	eb42 0303 	adc.w	r3, r2, r3
 8008814:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800881c:	685b      	ldr	r3, [r3, #4]
 800881e:	2200      	movs	r2, #0
 8008820:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008824:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008828:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800882c:	460b      	mov	r3, r1
 800882e:	18db      	adds	r3, r3, r3
 8008830:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008832:	4613      	mov	r3, r2
 8008834:	eb42 0303 	adc.w	r3, r2, r3
 8008838:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800883a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800883e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008842:	f7f8 fa31 	bl	8000ca8 <__aeabi_uldivmod>
 8008846:	4602      	mov	r2, r0
 8008848:	460b      	mov	r3, r1
 800884a:	4b0d      	ldr	r3, [pc, #52]	@ (8008880 <UART_SetConfig+0x2d4>)
 800884c:	fba3 1302 	umull	r1, r3, r3, r2
 8008850:	095b      	lsrs	r3, r3, #5
 8008852:	2164      	movs	r1, #100	@ 0x64
 8008854:	fb01 f303 	mul.w	r3, r1, r3
 8008858:	1ad3      	subs	r3, r2, r3
 800885a:	00db      	lsls	r3, r3, #3
 800885c:	3332      	adds	r3, #50	@ 0x32
 800885e:	4a08      	ldr	r2, [pc, #32]	@ (8008880 <UART_SetConfig+0x2d4>)
 8008860:	fba2 2303 	umull	r2, r3, r2, r3
 8008864:	095b      	lsrs	r3, r3, #5
 8008866:	f003 0207 	and.w	r2, r3, #7
 800886a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	4422      	add	r2, r4
 8008872:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008874:	e106      	b.n	8008a84 <UART_SetConfig+0x4d8>
 8008876:	bf00      	nop
 8008878:	40011000 	.word	0x40011000
 800887c:	40011400 	.word	0x40011400
 8008880:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008884:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008888:	2200      	movs	r2, #0
 800888a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800888e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008892:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008896:	4642      	mov	r2, r8
 8008898:	464b      	mov	r3, r9
 800889a:	1891      	adds	r1, r2, r2
 800889c:	6239      	str	r1, [r7, #32]
 800889e:	415b      	adcs	r3, r3
 80088a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80088a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80088a6:	4641      	mov	r1, r8
 80088a8:	1854      	adds	r4, r2, r1
 80088aa:	4649      	mov	r1, r9
 80088ac:	eb43 0501 	adc.w	r5, r3, r1
 80088b0:	f04f 0200 	mov.w	r2, #0
 80088b4:	f04f 0300 	mov.w	r3, #0
 80088b8:	00eb      	lsls	r3, r5, #3
 80088ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80088be:	00e2      	lsls	r2, r4, #3
 80088c0:	4614      	mov	r4, r2
 80088c2:	461d      	mov	r5, r3
 80088c4:	4643      	mov	r3, r8
 80088c6:	18e3      	adds	r3, r4, r3
 80088c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80088cc:	464b      	mov	r3, r9
 80088ce:	eb45 0303 	adc.w	r3, r5, r3
 80088d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80088d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	2200      	movs	r2, #0
 80088de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80088e2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80088e6:	f04f 0200 	mov.w	r2, #0
 80088ea:	f04f 0300 	mov.w	r3, #0
 80088ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80088f2:	4629      	mov	r1, r5
 80088f4:	008b      	lsls	r3, r1, #2
 80088f6:	4621      	mov	r1, r4
 80088f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80088fc:	4621      	mov	r1, r4
 80088fe:	008a      	lsls	r2, r1, #2
 8008900:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008904:	f7f8 f9d0 	bl	8000ca8 <__aeabi_uldivmod>
 8008908:	4602      	mov	r2, r0
 800890a:	460b      	mov	r3, r1
 800890c:	4b60      	ldr	r3, [pc, #384]	@ (8008a90 <UART_SetConfig+0x4e4>)
 800890e:	fba3 2302 	umull	r2, r3, r3, r2
 8008912:	095b      	lsrs	r3, r3, #5
 8008914:	011c      	lsls	r4, r3, #4
 8008916:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800891a:	2200      	movs	r2, #0
 800891c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008920:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008924:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008928:	4642      	mov	r2, r8
 800892a:	464b      	mov	r3, r9
 800892c:	1891      	adds	r1, r2, r2
 800892e:	61b9      	str	r1, [r7, #24]
 8008930:	415b      	adcs	r3, r3
 8008932:	61fb      	str	r3, [r7, #28]
 8008934:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008938:	4641      	mov	r1, r8
 800893a:	1851      	adds	r1, r2, r1
 800893c:	6139      	str	r1, [r7, #16]
 800893e:	4649      	mov	r1, r9
 8008940:	414b      	adcs	r3, r1
 8008942:	617b      	str	r3, [r7, #20]
 8008944:	f04f 0200 	mov.w	r2, #0
 8008948:	f04f 0300 	mov.w	r3, #0
 800894c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008950:	4659      	mov	r1, fp
 8008952:	00cb      	lsls	r3, r1, #3
 8008954:	4651      	mov	r1, sl
 8008956:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800895a:	4651      	mov	r1, sl
 800895c:	00ca      	lsls	r2, r1, #3
 800895e:	4610      	mov	r0, r2
 8008960:	4619      	mov	r1, r3
 8008962:	4603      	mov	r3, r0
 8008964:	4642      	mov	r2, r8
 8008966:	189b      	adds	r3, r3, r2
 8008968:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800896c:	464b      	mov	r3, r9
 800896e:	460a      	mov	r2, r1
 8008970:	eb42 0303 	adc.w	r3, r2, r3
 8008974:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008978:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800897c:	685b      	ldr	r3, [r3, #4]
 800897e:	2200      	movs	r2, #0
 8008980:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008982:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008984:	f04f 0200 	mov.w	r2, #0
 8008988:	f04f 0300 	mov.w	r3, #0
 800898c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008990:	4649      	mov	r1, r9
 8008992:	008b      	lsls	r3, r1, #2
 8008994:	4641      	mov	r1, r8
 8008996:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800899a:	4641      	mov	r1, r8
 800899c:	008a      	lsls	r2, r1, #2
 800899e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80089a2:	f7f8 f981 	bl	8000ca8 <__aeabi_uldivmod>
 80089a6:	4602      	mov	r2, r0
 80089a8:	460b      	mov	r3, r1
 80089aa:	4611      	mov	r1, r2
 80089ac:	4b38      	ldr	r3, [pc, #224]	@ (8008a90 <UART_SetConfig+0x4e4>)
 80089ae:	fba3 2301 	umull	r2, r3, r3, r1
 80089b2:	095b      	lsrs	r3, r3, #5
 80089b4:	2264      	movs	r2, #100	@ 0x64
 80089b6:	fb02 f303 	mul.w	r3, r2, r3
 80089ba:	1acb      	subs	r3, r1, r3
 80089bc:	011b      	lsls	r3, r3, #4
 80089be:	3332      	adds	r3, #50	@ 0x32
 80089c0:	4a33      	ldr	r2, [pc, #204]	@ (8008a90 <UART_SetConfig+0x4e4>)
 80089c2:	fba2 2303 	umull	r2, r3, r2, r3
 80089c6:	095b      	lsrs	r3, r3, #5
 80089c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80089cc:	441c      	add	r4, r3
 80089ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80089d2:	2200      	movs	r2, #0
 80089d4:	673b      	str	r3, [r7, #112]	@ 0x70
 80089d6:	677a      	str	r2, [r7, #116]	@ 0x74
 80089d8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80089dc:	4642      	mov	r2, r8
 80089de:	464b      	mov	r3, r9
 80089e0:	1891      	adds	r1, r2, r2
 80089e2:	60b9      	str	r1, [r7, #8]
 80089e4:	415b      	adcs	r3, r3
 80089e6:	60fb      	str	r3, [r7, #12]
 80089e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80089ec:	4641      	mov	r1, r8
 80089ee:	1851      	adds	r1, r2, r1
 80089f0:	6039      	str	r1, [r7, #0]
 80089f2:	4649      	mov	r1, r9
 80089f4:	414b      	adcs	r3, r1
 80089f6:	607b      	str	r3, [r7, #4]
 80089f8:	f04f 0200 	mov.w	r2, #0
 80089fc:	f04f 0300 	mov.w	r3, #0
 8008a00:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008a04:	4659      	mov	r1, fp
 8008a06:	00cb      	lsls	r3, r1, #3
 8008a08:	4651      	mov	r1, sl
 8008a0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008a0e:	4651      	mov	r1, sl
 8008a10:	00ca      	lsls	r2, r1, #3
 8008a12:	4610      	mov	r0, r2
 8008a14:	4619      	mov	r1, r3
 8008a16:	4603      	mov	r3, r0
 8008a18:	4642      	mov	r2, r8
 8008a1a:	189b      	adds	r3, r3, r2
 8008a1c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008a1e:	464b      	mov	r3, r9
 8008a20:	460a      	mov	r2, r1
 8008a22:	eb42 0303 	adc.w	r3, r2, r3
 8008a26:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008a28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a2c:	685b      	ldr	r3, [r3, #4]
 8008a2e:	2200      	movs	r2, #0
 8008a30:	663b      	str	r3, [r7, #96]	@ 0x60
 8008a32:	667a      	str	r2, [r7, #100]	@ 0x64
 8008a34:	f04f 0200 	mov.w	r2, #0
 8008a38:	f04f 0300 	mov.w	r3, #0
 8008a3c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008a40:	4649      	mov	r1, r9
 8008a42:	008b      	lsls	r3, r1, #2
 8008a44:	4641      	mov	r1, r8
 8008a46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008a4a:	4641      	mov	r1, r8
 8008a4c:	008a      	lsls	r2, r1, #2
 8008a4e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008a52:	f7f8 f929 	bl	8000ca8 <__aeabi_uldivmod>
 8008a56:	4602      	mov	r2, r0
 8008a58:	460b      	mov	r3, r1
 8008a5a:	4b0d      	ldr	r3, [pc, #52]	@ (8008a90 <UART_SetConfig+0x4e4>)
 8008a5c:	fba3 1302 	umull	r1, r3, r3, r2
 8008a60:	095b      	lsrs	r3, r3, #5
 8008a62:	2164      	movs	r1, #100	@ 0x64
 8008a64:	fb01 f303 	mul.w	r3, r1, r3
 8008a68:	1ad3      	subs	r3, r2, r3
 8008a6a:	011b      	lsls	r3, r3, #4
 8008a6c:	3332      	adds	r3, #50	@ 0x32
 8008a6e:	4a08      	ldr	r2, [pc, #32]	@ (8008a90 <UART_SetConfig+0x4e4>)
 8008a70:	fba2 2303 	umull	r2, r3, r2, r3
 8008a74:	095b      	lsrs	r3, r3, #5
 8008a76:	f003 020f 	and.w	r2, r3, #15
 8008a7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	4422      	add	r2, r4
 8008a82:	609a      	str	r2, [r3, #8]
}
 8008a84:	bf00      	nop
 8008a86:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008a90:	51eb851f 	.word	0x51eb851f

08008a94 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008a94:	b084      	sub	sp, #16
 8008a96:	b580      	push	{r7, lr}
 8008a98:	b084      	sub	sp, #16
 8008a9a:	af00      	add	r7, sp, #0
 8008a9c:	6078      	str	r0, [r7, #4]
 8008a9e:	f107 001c 	add.w	r0, r7, #28
 8008aa2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008aa6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8008aaa:	2b01      	cmp	r3, #1
 8008aac:	d123      	bne.n	8008af6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ab2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	68db      	ldr	r3, [r3, #12]
 8008abe:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8008ac2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ac6:	687a      	ldr	r2, [r7, #4]
 8008ac8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	68db      	ldr	r3, [r3, #12]
 8008ace:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008ad6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008ada:	2b01      	cmp	r3, #1
 8008adc:	d105      	bne.n	8008aea <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	68db      	ldr	r3, [r3, #12]
 8008ae2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008aea:	6878      	ldr	r0, [r7, #4]
 8008aec:	f001 fae8 	bl	800a0c0 <USB_CoreReset>
 8008af0:	4603      	mov	r3, r0
 8008af2:	73fb      	strb	r3, [r7, #15]
 8008af4:	e01b      	b.n	8008b2e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	68db      	ldr	r3, [r3, #12]
 8008afa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008b02:	6878      	ldr	r0, [r7, #4]
 8008b04:	f001 fadc 	bl	800a0c0 <USB_CoreReset>
 8008b08:	4603      	mov	r3, r0
 8008b0a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008b0c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d106      	bne.n	8008b22 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b18:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	639a      	str	r2, [r3, #56]	@ 0x38
 8008b20:	e005      	b.n	8008b2e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b26:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008b2e:	7fbb      	ldrb	r3, [r7, #30]
 8008b30:	2b01      	cmp	r3, #1
 8008b32:	d10b      	bne.n	8008b4c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	689b      	ldr	r3, [r3, #8]
 8008b38:	f043 0206 	orr.w	r2, r3, #6
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	689b      	ldr	r3, [r3, #8]
 8008b44:	f043 0220 	orr.w	r2, r3, #32
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008b4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b4e:	4618      	mov	r0, r3
 8008b50:	3710      	adds	r7, #16
 8008b52:	46bd      	mov	sp, r7
 8008b54:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008b58:	b004      	add	sp, #16
 8008b5a:	4770      	bx	lr

08008b5c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008b5c:	b480      	push	{r7}
 8008b5e:	b087      	sub	sp, #28
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	60f8      	str	r0, [r7, #12]
 8008b64:	60b9      	str	r1, [r7, #8]
 8008b66:	4613      	mov	r3, r2
 8008b68:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008b6a:	79fb      	ldrb	r3, [r7, #7]
 8008b6c:	2b02      	cmp	r3, #2
 8008b6e:	d165      	bne.n	8008c3c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008b70:	68bb      	ldr	r3, [r7, #8]
 8008b72:	4a41      	ldr	r2, [pc, #260]	@ (8008c78 <USB_SetTurnaroundTime+0x11c>)
 8008b74:	4293      	cmp	r3, r2
 8008b76:	d906      	bls.n	8008b86 <USB_SetTurnaroundTime+0x2a>
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	4a40      	ldr	r2, [pc, #256]	@ (8008c7c <USB_SetTurnaroundTime+0x120>)
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d202      	bcs.n	8008b86 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008b80:	230f      	movs	r3, #15
 8008b82:	617b      	str	r3, [r7, #20]
 8008b84:	e062      	b.n	8008c4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008b86:	68bb      	ldr	r3, [r7, #8]
 8008b88:	4a3c      	ldr	r2, [pc, #240]	@ (8008c7c <USB_SetTurnaroundTime+0x120>)
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	d306      	bcc.n	8008b9c <USB_SetTurnaroundTime+0x40>
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	4a3b      	ldr	r2, [pc, #236]	@ (8008c80 <USB_SetTurnaroundTime+0x124>)
 8008b92:	4293      	cmp	r3, r2
 8008b94:	d202      	bcs.n	8008b9c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8008b96:	230e      	movs	r3, #14
 8008b98:	617b      	str	r3, [r7, #20]
 8008b9a:	e057      	b.n	8008c4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008b9c:	68bb      	ldr	r3, [r7, #8]
 8008b9e:	4a38      	ldr	r2, [pc, #224]	@ (8008c80 <USB_SetTurnaroundTime+0x124>)
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	d306      	bcc.n	8008bb2 <USB_SetTurnaroundTime+0x56>
 8008ba4:	68bb      	ldr	r3, [r7, #8]
 8008ba6:	4a37      	ldr	r2, [pc, #220]	@ (8008c84 <USB_SetTurnaroundTime+0x128>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d202      	bcs.n	8008bb2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008bac:	230d      	movs	r3, #13
 8008bae:	617b      	str	r3, [r7, #20]
 8008bb0:	e04c      	b.n	8008c4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	4a33      	ldr	r2, [pc, #204]	@ (8008c84 <USB_SetTurnaroundTime+0x128>)
 8008bb6:	4293      	cmp	r3, r2
 8008bb8:	d306      	bcc.n	8008bc8 <USB_SetTurnaroundTime+0x6c>
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	4a32      	ldr	r2, [pc, #200]	@ (8008c88 <USB_SetTurnaroundTime+0x12c>)
 8008bbe:	4293      	cmp	r3, r2
 8008bc0:	d802      	bhi.n	8008bc8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008bc2:	230c      	movs	r3, #12
 8008bc4:	617b      	str	r3, [r7, #20]
 8008bc6:	e041      	b.n	8008c4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	4a2f      	ldr	r2, [pc, #188]	@ (8008c88 <USB_SetTurnaroundTime+0x12c>)
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d906      	bls.n	8008bde <USB_SetTurnaroundTime+0x82>
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	4a2e      	ldr	r2, [pc, #184]	@ (8008c8c <USB_SetTurnaroundTime+0x130>)
 8008bd4:	4293      	cmp	r3, r2
 8008bd6:	d802      	bhi.n	8008bde <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008bd8:	230b      	movs	r3, #11
 8008bda:	617b      	str	r3, [r7, #20]
 8008bdc:	e036      	b.n	8008c4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008bde:	68bb      	ldr	r3, [r7, #8]
 8008be0:	4a2a      	ldr	r2, [pc, #168]	@ (8008c8c <USB_SetTurnaroundTime+0x130>)
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d906      	bls.n	8008bf4 <USB_SetTurnaroundTime+0x98>
 8008be6:	68bb      	ldr	r3, [r7, #8]
 8008be8:	4a29      	ldr	r2, [pc, #164]	@ (8008c90 <USB_SetTurnaroundTime+0x134>)
 8008bea:	4293      	cmp	r3, r2
 8008bec:	d802      	bhi.n	8008bf4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008bee:	230a      	movs	r3, #10
 8008bf0:	617b      	str	r3, [r7, #20]
 8008bf2:	e02b      	b.n	8008c4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008bf4:	68bb      	ldr	r3, [r7, #8]
 8008bf6:	4a26      	ldr	r2, [pc, #152]	@ (8008c90 <USB_SetTurnaroundTime+0x134>)
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	d906      	bls.n	8008c0a <USB_SetTurnaroundTime+0xae>
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	4a25      	ldr	r2, [pc, #148]	@ (8008c94 <USB_SetTurnaroundTime+0x138>)
 8008c00:	4293      	cmp	r3, r2
 8008c02:	d202      	bcs.n	8008c0a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008c04:	2309      	movs	r3, #9
 8008c06:	617b      	str	r3, [r7, #20]
 8008c08:	e020      	b.n	8008c4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008c0a:	68bb      	ldr	r3, [r7, #8]
 8008c0c:	4a21      	ldr	r2, [pc, #132]	@ (8008c94 <USB_SetTurnaroundTime+0x138>)
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	d306      	bcc.n	8008c20 <USB_SetTurnaroundTime+0xc4>
 8008c12:	68bb      	ldr	r3, [r7, #8]
 8008c14:	4a20      	ldr	r2, [pc, #128]	@ (8008c98 <USB_SetTurnaroundTime+0x13c>)
 8008c16:	4293      	cmp	r3, r2
 8008c18:	d802      	bhi.n	8008c20 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008c1a:	2308      	movs	r3, #8
 8008c1c:	617b      	str	r3, [r7, #20]
 8008c1e:	e015      	b.n	8008c4c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	4a1d      	ldr	r2, [pc, #116]	@ (8008c98 <USB_SetTurnaroundTime+0x13c>)
 8008c24:	4293      	cmp	r3, r2
 8008c26:	d906      	bls.n	8008c36 <USB_SetTurnaroundTime+0xda>
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	4a1c      	ldr	r2, [pc, #112]	@ (8008c9c <USB_SetTurnaroundTime+0x140>)
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d202      	bcs.n	8008c36 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008c30:	2307      	movs	r3, #7
 8008c32:	617b      	str	r3, [r7, #20]
 8008c34:	e00a      	b.n	8008c4c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008c36:	2306      	movs	r3, #6
 8008c38:	617b      	str	r3, [r7, #20]
 8008c3a:	e007      	b.n	8008c4c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008c3c:	79fb      	ldrb	r3, [r7, #7]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d102      	bne.n	8008c48 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008c42:	2309      	movs	r3, #9
 8008c44:	617b      	str	r3, [r7, #20]
 8008c46:	e001      	b.n	8008c4c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008c48:	2309      	movs	r3, #9
 8008c4a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	68db      	ldr	r3, [r3, #12]
 8008c50:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	68da      	ldr	r2, [r3, #12]
 8008c5c:	697b      	ldr	r3, [r7, #20]
 8008c5e:	029b      	lsls	r3, r3, #10
 8008c60:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8008c64:	431a      	orrs	r2, r3
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008c6a:	2300      	movs	r3, #0
}
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	371c      	adds	r7, #28
 8008c70:	46bd      	mov	sp, r7
 8008c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c76:	4770      	bx	lr
 8008c78:	00d8acbf 	.word	0x00d8acbf
 8008c7c:	00e4e1c0 	.word	0x00e4e1c0
 8008c80:	00f42400 	.word	0x00f42400
 8008c84:	01067380 	.word	0x01067380
 8008c88:	011a499f 	.word	0x011a499f
 8008c8c:	01312cff 	.word	0x01312cff
 8008c90:	014ca43f 	.word	0x014ca43f
 8008c94:	016e3600 	.word	0x016e3600
 8008c98:	01a6ab1f 	.word	0x01a6ab1f
 8008c9c:	01e84800 	.word	0x01e84800

08008ca0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008ca0:	b480      	push	{r7}
 8008ca2:	b083      	sub	sp, #12
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	689b      	ldr	r3, [r3, #8]
 8008cac:	f043 0201 	orr.w	r2, r3, #1
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008cb4:	2300      	movs	r3, #0
}
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	370c      	adds	r7, #12
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc0:	4770      	bx	lr

08008cc2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008cc2:	b480      	push	{r7}
 8008cc4:	b083      	sub	sp, #12
 8008cc6:	af00      	add	r7, sp, #0
 8008cc8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	689b      	ldr	r3, [r3, #8]
 8008cce:	f023 0201 	bic.w	r2, r3, #1
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008cd6:	2300      	movs	r3, #0
}
 8008cd8:	4618      	mov	r0, r3
 8008cda:	370c      	adds	r7, #12
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce2:	4770      	bx	lr

08008ce4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008ce4:	b580      	push	{r7, lr}
 8008ce6:	b084      	sub	sp, #16
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	6078      	str	r0, [r7, #4]
 8008cec:	460b      	mov	r3, r1
 8008cee:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	68db      	ldr	r3, [r3, #12]
 8008cf8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008d00:	78fb      	ldrb	r3, [r7, #3]
 8008d02:	2b01      	cmp	r3, #1
 8008d04:	d115      	bne.n	8008d32 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	68db      	ldr	r3, [r3, #12]
 8008d0a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008d12:	200a      	movs	r0, #10
 8008d14:	f7fa f9b6 	bl	8003084 <HAL_Delay>
      ms += 10U;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	330a      	adds	r3, #10
 8008d1c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008d1e:	6878      	ldr	r0, [r7, #4]
 8008d20:	f001 f93f 	bl	8009fa2 <USB_GetMode>
 8008d24:	4603      	mov	r3, r0
 8008d26:	2b01      	cmp	r3, #1
 8008d28:	d01e      	beq.n	8008d68 <USB_SetCurrentMode+0x84>
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	2bc7      	cmp	r3, #199	@ 0xc7
 8008d2e:	d9f0      	bls.n	8008d12 <USB_SetCurrentMode+0x2e>
 8008d30:	e01a      	b.n	8008d68 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008d32:	78fb      	ldrb	r3, [r7, #3]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d115      	bne.n	8008d64 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	68db      	ldr	r3, [r3, #12]
 8008d3c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008d44:	200a      	movs	r0, #10
 8008d46:	f7fa f99d 	bl	8003084 <HAL_Delay>
      ms += 10U;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	330a      	adds	r3, #10
 8008d4e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008d50:	6878      	ldr	r0, [r7, #4]
 8008d52:	f001 f926 	bl	8009fa2 <USB_GetMode>
 8008d56:	4603      	mov	r3, r0
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d005      	beq.n	8008d68 <USB_SetCurrentMode+0x84>
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	2bc7      	cmp	r3, #199	@ 0xc7
 8008d60:	d9f0      	bls.n	8008d44 <USB_SetCurrentMode+0x60>
 8008d62:	e001      	b.n	8008d68 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008d64:	2301      	movs	r3, #1
 8008d66:	e005      	b.n	8008d74 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	2bc8      	cmp	r3, #200	@ 0xc8
 8008d6c:	d101      	bne.n	8008d72 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008d6e:	2301      	movs	r3, #1
 8008d70:	e000      	b.n	8008d74 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008d72:	2300      	movs	r3, #0
}
 8008d74:	4618      	mov	r0, r3
 8008d76:	3710      	adds	r7, #16
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	bd80      	pop	{r7, pc}

08008d7c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008d7c:	b084      	sub	sp, #16
 8008d7e:	b580      	push	{r7, lr}
 8008d80:	b086      	sub	sp, #24
 8008d82:	af00      	add	r7, sp, #0
 8008d84:	6078      	str	r0, [r7, #4]
 8008d86:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008d8a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008d8e:	2300      	movs	r3, #0
 8008d90:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008d96:	2300      	movs	r3, #0
 8008d98:	613b      	str	r3, [r7, #16]
 8008d9a:	e009      	b.n	8008db0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008d9c:	687a      	ldr	r2, [r7, #4]
 8008d9e:	693b      	ldr	r3, [r7, #16]
 8008da0:	3340      	adds	r3, #64	@ 0x40
 8008da2:	009b      	lsls	r3, r3, #2
 8008da4:	4413      	add	r3, r2
 8008da6:	2200      	movs	r2, #0
 8008da8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008daa:	693b      	ldr	r3, [r7, #16]
 8008dac:	3301      	adds	r3, #1
 8008dae:	613b      	str	r3, [r7, #16]
 8008db0:	693b      	ldr	r3, [r7, #16]
 8008db2:	2b0e      	cmp	r3, #14
 8008db4:	d9f2      	bls.n	8008d9c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008db6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d11c      	bne.n	8008df8 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008dc4:	685b      	ldr	r3, [r3, #4]
 8008dc6:	68fa      	ldr	r2, [r7, #12]
 8008dc8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008dcc:	f043 0302 	orr.w	r3, r3, #2
 8008dd0:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dd6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008de2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dee:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	639a      	str	r2, [r3, #56]	@ 0x38
 8008df6:	e00b      	b.n	8008e10 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dfc:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e08:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008e16:	461a      	mov	r2, r3
 8008e18:	2300      	movs	r3, #0
 8008e1a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008e1c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008e20:	2b01      	cmp	r3, #1
 8008e22:	d10d      	bne.n	8008e40 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008e24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d104      	bne.n	8008e36 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008e2c:	2100      	movs	r1, #0
 8008e2e:	6878      	ldr	r0, [r7, #4]
 8008e30:	f000 f968 	bl	8009104 <USB_SetDevSpeed>
 8008e34:	e008      	b.n	8008e48 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008e36:	2101      	movs	r1, #1
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	f000 f963 	bl	8009104 <USB_SetDevSpeed>
 8008e3e:	e003      	b.n	8008e48 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008e40:	2103      	movs	r1, #3
 8008e42:	6878      	ldr	r0, [r7, #4]
 8008e44:	f000 f95e 	bl	8009104 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008e48:	2110      	movs	r1, #16
 8008e4a:	6878      	ldr	r0, [r7, #4]
 8008e4c:	f000 f8fa 	bl	8009044 <USB_FlushTxFifo>
 8008e50:	4603      	mov	r3, r0
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d001      	beq.n	8008e5a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8008e56:	2301      	movs	r3, #1
 8008e58:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008e5a:	6878      	ldr	r0, [r7, #4]
 8008e5c:	f000 f924 	bl	80090a8 <USB_FlushRxFifo>
 8008e60:	4603      	mov	r3, r0
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d001      	beq.n	8008e6a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8008e66:	2301      	movs	r3, #1
 8008e68:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e70:	461a      	mov	r2, r3
 8008e72:	2300      	movs	r3, #0
 8008e74:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e7c:	461a      	mov	r2, r3
 8008e7e:	2300      	movs	r3, #0
 8008e80:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e88:	461a      	mov	r2, r3
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008e8e:	2300      	movs	r3, #0
 8008e90:	613b      	str	r3, [r7, #16]
 8008e92:	e043      	b.n	8008f1c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008e94:	693b      	ldr	r3, [r7, #16]
 8008e96:	015a      	lsls	r2, r3, #5
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	4413      	add	r3, r2
 8008e9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008ea6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008eaa:	d118      	bne.n	8008ede <USB_DevInit+0x162>
    {
      if (i == 0U)
 8008eac:	693b      	ldr	r3, [r7, #16]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d10a      	bne.n	8008ec8 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008eb2:	693b      	ldr	r3, [r7, #16]
 8008eb4:	015a      	lsls	r2, r3, #5
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	4413      	add	r3, r2
 8008eba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ebe:	461a      	mov	r2, r3
 8008ec0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008ec4:	6013      	str	r3, [r2, #0]
 8008ec6:	e013      	b.n	8008ef0 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008ec8:	693b      	ldr	r3, [r7, #16]
 8008eca:	015a      	lsls	r2, r3, #5
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	4413      	add	r3, r2
 8008ed0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ed4:	461a      	mov	r2, r3
 8008ed6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008eda:	6013      	str	r3, [r2, #0]
 8008edc:	e008      	b.n	8008ef0 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008ede:	693b      	ldr	r3, [r7, #16]
 8008ee0:	015a      	lsls	r2, r3, #5
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	4413      	add	r3, r2
 8008ee6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008eea:	461a      	mov	r2, r3
 8008eec:	2300      	movs	r3, #0
 8008eee:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008ef0:	693b      	ldr	r3, [r7, #16]
 8008ef2:	015a      	lsls	r2, r3, #5
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	4413      	add	r3, r2
 8008ef8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008efc:	461a      	mov	r2, r3
 8008efe:	2300      	movs	r3, #0
 8008f00:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	015a      	lsls	r2, r3, #5
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	4413      	add	r3, r2
 8008f0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f0e:	461a      	mov	r2, r3
 8008f10:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008f14:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008f16:	693b      	ldr	r3, [r7, #16]
 8008f18:	3301      	adds	r3, #1
 8008f1a:	613b      	str	r3, [r7, #16]
 8008f1c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008f20:	461a      	mov	r2, r3
 8008f22:	693b      	ldr	r3, [r7, #16]
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d3b5      	bcc.n	8008e94 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008f28:	2300      	movs	r3, #0
 8008f2a:	613b      	str	r3, [r7, #16]
 8008f2c:	e043      	b.n	8008fb6 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008f2e:	693b      	ldr	r3, [r7, #16]
 8008f30:	015a      	lsls	r2, r3, #5
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	4413      	add	r3, r2
 8008f36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008f40:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008f44:	d118      	bne.n	8008f78 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8008f46:	693b      	ldr	r3, [r7, #16]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d10a      	bne.n	8008f62 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008f4c:	693b      	ldr	r3, [r7, #16]
 8008f4e:	015a      	lsls	r2, r3, #5
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	4413      	add	r3, r2
 8008f54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f58:	461a      	mov	r2, r3
 8008f5a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008f5e:	6013      	str	r3, [r2, #0]
 8008f60:	e013      	b.n	8008f8a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008f62:	693b      	ldr	r3, [r7, #16]
 8008f64:	015a      	lsls	r2, r3, #5
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	4413      	add	r3, r2
 8008f6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f6e:	461a      	mov	r2, r3
 8008f70:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008f74:	6013      	str	r3, [r2, #0]
 8008f76:	e008      	b.n	8008f8a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008f78:	693b      	ldr	r3, [r7, #16]
 8008f7a:	015a      	lsls	r2, r3, #5
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	4413      	add	r3, r2
 8008f80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f84:	461a      	mov	r2, r3
 8008f86:	2300      	movs	r3, #0
 8008f88:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008f8a:	693b      	ldr	r3, [r7, #16]
 8008f8c:	015a      	lsls	r2, r3, #5
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	4413      	add	r3, r2
 8008f92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f96:	461a      	mov	r2, r3
 8008f98:	2300      	movs	r3, #0
 8008f9a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008f9c:	693b      	ldr	r3, [r7, #16]
 8008f9e:	015a      	lsls	r2, r3, #5
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	4413      	add	r3, r2
 8008fa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fa8:	461a      	mov	r2, r3
 8008faa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008fae:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008fb0:	693b      	ldr	r3, [r7, #16]
 8008fb2:	3301      	adds	r3, #1
 8008fb4:	613b      	str	r3, [r7, #16]
 8008fb6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008fba:	461a      	mov	r2, r3
 8008fbc:	693b      	ldr	r3, [r7, #16]
 8008fbe:	4293      	cmp	r3, r2
 8008fc0:	d3b5      	bcc.n	8008f2e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008fc8:	691b      	ldr	r3, [r3, #16]
 8008fca:	68fa      	ldr	r2, [r7, #12]
 8008fcc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008fd0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008fd4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	2200      	movs	r2, #0
 8008fda:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008fe2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008fe4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d105      	bne.n	8008ff8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	699b      	ldr	r3, [r3, #24]
 8008ff0:	f043 0210 	orr.w	r2, r3, #16
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	699a      	ldr	r2, [r3, #24]
 8008ffc:	4b10      	ldr	r3, [pc, #64]	@ (8009040 <USB_DevInit+0x2c4>)
 8008ffe:	4313      	orrs	r3, r2
 8009000:	687a      	ldr	r2, [r7, #4]
 8009002:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009004:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8009008:	2b00      	cmp	r3, #0
 800900a:	d005      	beq.n	8009018 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	699b      	ldr	r3, [r3, #24]
 8009010:	f043 0208 	orr.w	r2, r3, #8
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009018:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800901c:	2b01      	cmp	r3, #1
 800901e:	d107      	bne.n	8009030 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	699b      	ldr	r3, [r3, #24]
 8009024:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009028:	f043 0304 	orr.w	r3, r3, #4
 800902c:	687a      	ldr	r2, [r7, #4]
 800902e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009030:	7dfb      	ldrb	r3, [r7, #23]
}
 8009032:	4618      	mov	r0, r3
 8009034:	3718      	adds	r7, #24
 8009036:	46bd      	mov	sp, r7
 8009038:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800903c:	b004      	add	sp, #16
 800903e:	4770      	bx	lr
 8009040:	803c3800 	.word	0x803c3800

08009044 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009044:	b480      	push	{r7}
 8009046:	b085      	sub	sp, #20
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
 800904c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800904e:	2300      	movs	r3, #0
 8009050:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	3301      	adds	r3, #1
 8009056:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800905e:	d901      	bls.n	8009064 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009060:	2303      	movs	r3, #3
 8009062:	e01b      	b.n	800909c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	691b      	ldr	r3, [r3, #16]
 8009068:	2b00      	cmp	r3, #0
 800906a:	daf2      	bge.n	8009052 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800906c:	2300      	movs	r3, #0
 800906e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	019b      	lsls	r3, r3, #6
 8009074:	f043 0220 	orr.w	r2, r3, #32
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	3301      	adds	r3, #1
 8009080:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009088:	d901      	bls.n	800908e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800908a:	2303      	movs	r3, #3
 800908c:	e006      	b.n	800909c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	691b      	ldr	r3, [r3, #16]
 8009092:	f003 0320 	and.w	r3, r3, #32
 8009096:	2b20      	cmp	r3, #32
 8009098:	d0f0      	beq.n	800907c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800909a:	2300      	movs	r3, #0
}
 800909c:	4618      	mov	r0, r3
 800909e:	3714      	adds	r7, #20
 80090a0:	46bd      	mov	sp, r7
 80090a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a6:	4770      	bx	lr

080090a8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80090a8:	b480      	push	{r7}
 80090aa:	b085      	sub	sp, #20
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80090b0:	2300      	movs	r3, #0
 80090b2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	3301      	adds	r3, #1
 80090b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80090c0:	d901      	bls.n	80090c6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80090c2:	2303      	movs	r3, #3
 80090c4:	e018      	b.n	80090f8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	691b      	ldr	r3, [r3, #16]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	daf2      	bge.n	80090b4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80090ce:	2300      	movs	r3, #0
 80090d0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	2210      	movs	r2, #16
 80090d6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	3301      	adds	r3, #1
 80090dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80090e4:	d901      	bls.n	80090ea <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80090e6:	2303      	movs	r3, #3
 80090e8:	e006      	b.n	80090f8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	691b      	ldr	r3, [r3, #16]
 80090ee:	f003 0310 	and.w	r3, r3, #16
 80090f2:	2b10      	cmp	r3, #16
 80090f4:	d0f0      	beq.n	80090d8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80090f6:	2300      	movs	r3, #0
}
 80090f8:	4618      	mov	r0, r3
 80090fa:	3714      	adds	r7, #20
 80090fc:	46bd      	mov	sp, r7
 80090fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009102:	4770      	bx	lr

08009104 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009104:	b480      	push	{r7}
 8009106:	b085      	sub	sp, #20
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
 800910c:	460b      	mov	r3, r1
 800910e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800911a:	681a      	ldr	r2, [r3, #0]
 800911c:	78fb      	ldrb	r3, [r7, #3]
 800911e:	68f9      	ldr	r1, [r7, #12]
 8009120:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009124:	4313      	orrs	r3, r2
 8009126:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009128:	2300      	movs	r3, #0
}
 800912a:	4618      	mov	r0, r3
 800912c:	3714      	adds	r7, #20
 800912e:	46bd      	mov	sp, r7
 8009130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009134:	4770      	bx	lr

08009136 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8009136:	b480      	push	{r7}
 8009138:	b087      	sub	sp, #28
 800913a:	af00      	add	r7, sp, #0
 800913c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009142:	693b      	ldr	r3, [r7, #16]
 8009144:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009148:	689b      	ldr	r3, [r3, #8]
 800914a:	f003 0306 	and.w	r3, r3, #6
 800914e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d102      	bne.n	800915c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8009156:	2300      	movs	r3, #0
 8009158:	75fb      	strb	r3, [r7, #23]
 800915a:	e00a      	b.n	8009172 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	2b02      	cmp	r3, #2
 8009160:	d002      	beq.n	8009168 <USB_GetDevSpeed+0x32>
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	2b06      	cmp	r3, #6
 8009166:	d102      	bne.n	800916e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009168:	2302      	movs	r3, #2
 800916a:	75fb      	strb	r3, [r7, #23]
 800916c:	e001      	b.n	8009172 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800916e:	230f      	movs	r3, #15
 8009170:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009172:	7dfb      	ldrb	r3, [r7, #23]
}
 8009174:	4618      	mov	r0, r3
 8009176:	371c      	adds	r7, #28
 8009178:	46bd      	mov	sp, r7
 800917a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917e:	4770      	bx	lr

08009180 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009180:	b480      	push	{r7}
 8009182:	b085      	sub	sp, #20
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
 8009188:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	781b      	ldrb	r3, [r3, #0]
 8009192:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009194:	683b      	ldr	r3, [r7, #0]
 8009196:	785b      	ldrb	r3, [r3, #1]
 8009198:	2b01      	cmp	r3, #1
 800919a:	d13a      	bne.n	8009212 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091a2:	69da      	ldr	r2, [r3, #28]
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	781b      	ldrb	r3, [r3, #0]
 80091a8:	f003 030f 	and.w	r3, r3, #15
 80091ac:	2101      	movs	r1, #1
 80091ae:	fa01 f303 	lsl.w	r3, r1, r3
 80091b2:	b29b      	uxth	r3, r3
 80091b4:	68f9      	ldr	r1, [r7, #12]
 80091b6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80091ba:	4313      	orrs	r3, r2
 80091bc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80091be:	68bb      	ldr	r3, [r7, #8]
 80091c0:	015a      	lsls	r2, r3, #5
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	4413      	add	r3, r2
 80091c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d155      	bne.n	8009280 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80091d4:	68bb      	ldr	r3, [r7, #8]
 80091d6:	015a      	lsls	r2, r3, #5
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	4413      	add	r3, r2
 80091dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80091e0:	681a      	ldr	r2, [r3, #0]
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	689b      	ldr	r3, [r3, #8]
 80091e6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80091ea:	683b      	ldr	r3, [r7, #0]
 80091ec:	791b      	ldrb	r3, [r3, #4]
 80091ee:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80091f0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80091f2:	68bb      	ldr	r3, [r7, #8]
 80091f4:	059b      	lsls	r3, r3, #22
 80091f6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80091f8:	4313      	orrs	r3, r2
 80091fa:	68ba      	ldr	r2, [r7, #8]
 80091fc:	0151      	lsls	r1, r2, #5
 80091fe:	68fa      	ldr	r2, [r7, #12]
 8009200:	440a      	add	r2, r1
 8009202:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009206:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800920a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800920e:	6013      	str	r3, [r2, #0]
 8009210:	e036      	b.n	8009280 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009218:	69da      	ldr	r2, [r3, #28]
 800921a:	683b      	ldr	r3, [r7, #0]
 800921c:	781b      	ldrb	r3, [r3, #0]
 800921e:	f003 030f 	and.w	r3, r3, #15
 8009222:	2101      	movs	r1, #1
 8009224:	fa01 f303 	lsl.w	r3, r1, r3
 8009228:	041b      	lsls	r3, r3, #16
 800922a:	68f9      	ldr	r1, [r7, #12]
 800922c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009230:	4313      	orrs	r3, r2
 8009232:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009234:	68bb      	ldr	r3, [r7, #8]
 8009236:	015a      	lsls	r2, r3, #5
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	4413      	add	r3, r2
 800923c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009246:	2b00      	cmp	r3, #0
 8009248:	d11a      	bne.n	8009280 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800924a:	68bb      	ldr	r3, [r7, #8]
 800924c:	015a      	lsls	r2, r3, #5
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	4413      	add	r3, r2
 8009252:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009256:	681a      	ldr	r2, [r3, #0]
 8009258:	683b      	ldr	r3, [r7, #0]
 800925a:	689b      	ldr	r3, [r3, #8]
 800925c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	791b      	ldrb	r3, [r3, #4]
 8009264:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009266:	430b      	orrs	r3, r1
 8009268:	4313      	orrs	r3, r2
 800926a:	68ba      	ldr	r2, [r7, #8]
 800926c:	0151      	lsls	r1, r2, #5
 800926e:	68fa      	ldr	r2, [r7, #12]
 8009270:	440a      	add	r2, r1
 8009272:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009276:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800927a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800927e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009280:	2300      	movs	r3, #0
}
 8009282:	4618      	mov	r0, r3
 8009284:	3714      	adds	r7, #20
 8009286:	46bd      	mov	sp, r7
 8009288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800928c:	4770      	bx	lr
	...

08009290 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009290:	b480      	push	{r7}
 8009292:	b085      	sub	sp, #20
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
 8009298:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800929e:	683b      	ldr	r3, [r7, #0]
 80092a0:	781b      	ldrb	r3, [r3, #0]
 80092a2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80092a4:	683b      	ldr	r3, [r7, #0]
 80092a6:	785b      	ldrb	r3, [r3, #1]
 80092a8:	2b01      	cmp	r3, #1
 80092aa:	d161      	bne.n	8009370 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80092ac:	68bb      	ldr	r3, [r7, #8]
 80092ae:	015a      	lsls	r2, r3, #5
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	4413      	add	r3, r2
 80092b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80092be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80092c2:	d11f      	bne.n	8009304 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80092c4:	68bb      	ldr	r3, [r7, #8]
 80092c6:	015a      	lsls	r2, r3, #5
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	4413      	add	r3, r2
 80092cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	68ba      	ldr	r2, [r7, #8]
 80092d4:	0151      	lsls	r1, r2, #5
 80092d6:	68fa      	ldr	r2, [r7, #12]
 80092d8:	440a      	add	r2, r1
 80092da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80092de:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80092e2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80092e4:	68bb      	ldr	r3, [r7, #8]
 80092e6:	015a      	lsls	r2, r3, #5
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	4413      	add	r3, r2
 80092ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	68ba      	ldr	r2, [r7, #8]
 80092f4:	0151      	lsls	r1, r2, #5
 80092f6:	68fa      	ldr	r2, [r7, #12]
 80092f8:	440a      	add	r2, r1
 80092fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80092fe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009302:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800930a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800930c:	683b      	ldr	r3, [r7, #0]
 800930e:	781b      	ldrb	r3, [r3, #0]
 8009310:	f003 030f 	and.w	r3, r3, #15
 8009314:	2101      	movs	r1, #1
 8009316:	fa01 f303 	lsl.w	r3, r1, r3
 800931a:	b29b      	uxth	r3, r3
 800931c:	43db      	mvns	r3, r3
 800931e:	68f9      	ldr	r1, [r7, #12]
 8009320:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009324:	4013      	ands	r3, r2
 8009326:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800932e:	69da      	ldr	r2, [r3, #28]
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	781b      	ldrb	r3, [r3, #0]
 8009334:	f003 030f 	and.w	r3, r3, #15
 8009338:	2101      	movs	r1, #1
 800933a:	fa01 f303 	lsl.w	r3, r1, r3
 800933e:	b29b      	uxth	r3, r3
 8009340:	43db      	mvns	r3, r3
 8009342:	68f9      	ldr	r1, [r7, #12]
 8009344:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009348:	4013      	ands	r3, r2
 800934a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800934c:	68bb      	ldr	r3, [r7, #8]
 800934e:	015a      	lsls	r2, r3, #5
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	4413      	add	r3, r2
 8009354:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009358:	681a      	ldr	r2, [r3, #0]
 800935a:	68bb      	ldr	r3, [r7, #8]
 800935c:	0159      	lsls	r1, r3, #5
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	440b      	add	r3, r1
 8009362:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009366:	4619      	mov	r1, r3
 8009368:	4b35      	ldr	r3, [pc, #212]	@ (8009440 <USB_DeactivateEndpoint+0x1b0>)
 800936a:	4013      	ands	r3, r2
 800936c:	600b      	str	r3, [r1, #0]
 800936e:	e060      	b.n	8009432 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009370:	68bb      	ldr	r3, [r7, #8]
 8009372:	015a      	lsls	r2, r3, #5
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	4413      	add	r3, r2
 8009378:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009382:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009386:	d11f      	bne.n	80093c8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009388:	68bb      	ldr	r3, [r7, #8]
 800938a:	015a      	lsls	r2, r3, #5
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	4413      	add	r3, r2
 8009390:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	68ba      	ldr	r2, [r7, #8]
 8009398:	0151      	lsls	r1, r2, #5
 800939a:	68fa      	ldr	r2, [r7, #12]
 800939c:	440a      	add	r2, r1
 800939e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80093a2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80093a6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80093a8:	68bb      	ldr	r3, [r7, #8]
 80093aa:	015a      	lsls	r2, r3, #5
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	4413      	add	r3, r2
 80093b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	68ba      	ldr	r2, [r7, #8]
 80093b8:	0151      	lsls	r1, r2, #5
 80093ba:	68fa      	ldr	r2, [r7, #12]
 80093bc:	440a      	add	r2, r1
 80093be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80093c2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80093c6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	781b      	ldrb	r3, [r3, #0]
 80093d4:	f003 030f 	and.w	r3, r3, #15
 80093d8:	2101      	movs	r1, #1
 80093da:	fa01 f303 	lsl.w	r3, r1, r3
 80093de:	041b      	lsls	r3, r3, #16
 80093e0:	43db      	mvns	r3, r3
 80093e2:	68f9      	ldr	r1, [r7, #12]
 80093e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80093e8:	4013      	ands	r3, r2
 80093ea:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093f2:	69da      	ldr	r2, [r3, #28]
 80093f4:	683b      	ldr	r3, [r7, #0]
 80093f6:	781b      	ldrb	r3, [r3, #0]
 80093f8:	f003 030f 	and.w	r3, r3, #15
 80093fc:	2101      	movs	r1, #1
 80093fe:	fa01 f303 	lsl.w	r3, r1, r3
 8009402:	041b      	lsls	r3, r3, #16
 8009404:	43db      	mvns	r3, r3
 8009406:	68f9      	ldr	r1, [r7, #12]
 8009408:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800940c:	4013      	ands	r3, r2
 800940e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	015a      	lsls	r2, r3, #5
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	4413      	add	r3, r2
 8009418:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800941c:	681a      	ldr	r2, [r3, #0]
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	0159      	lsls	r1, r3, #5
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	440b      	add	r3, r1
 8009426:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800942a:	4619      	mov	r1, r3
 800942c:	4b05      	ldr	r3, [pc, #20]	@ (8009444 <USB_DeactivateEndpoint+0x1b4>)
 800942e:	4013      	ands	r3, r2
 8009430:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009432:	2300      	movs	r3, #0
}
 8009434:	4618      	mov	r0, r3
 8009436:	3714      	adds	r7, #20
 8009438:	46bd      	mov	sp, r7
 800943a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943e:	4770      	bx	lr
 8009440:	ec337800 	.word	0xec337800
 8009444:	eff37800 	.word	0xeff37800

08009448 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b08a      	sub	sp, #40	@ 0x28
 800944c:	af02      	add	r7, sp, #8
 800944e:	60f8      	str	r0, [r7, #12]
 8009450:	60b9      	str	r1, [r7, #8]
 8009452:	4613      	mov	r3, r2
 8009454:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800945a:	68bb      	ldr	r3, [r7, #8]
 800945c:	781b      	ldrb	r3, [r3, #0]
 800945e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009460:	68bb      	ldr	r3, [r7, #8]
 8009462:	785b      	ldrb	r3, [r3, #1]
 8009464:	2b01      	cmp	r3, #1
 8009466:	f040 817f 	bne.w	8009768 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	691b      	ldr	r3, [r3, #16]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d132      	bne.n	80094d8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009472:	69bb      	ldr	r3, [r7, #24]
 8009474:	015a      	lsls	r2, r3, #5
 8009476:	69fb      	ldr	r3, [r7, #28]
 8009478:	4413      	add	r3, r2
 800947a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800947e:	691b      	ldr	r3, [r3, #16]
 8009480:	69ba      	ldr	r2, [r7, #24]
 8009482:	0151      	lsls	r1, r2, #5
 8009484:	69fa      	ldr	r2, [r7, #28]
 8009486:	440a      	add	r2, r1
 8009488:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800948c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009490:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009494:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009496:	69bb      	ldr	r3, [r7, #24]
 8009498:	015a      	lsls	r2, r3, #5
 800949a:	69fb      	ldr	r3, [r7, #28]
 800949c:	4413      	add	r3, r2
 800949e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094a2:	691b      	ldr	r3, [r3, #16]
 80094a4:	69ba      	ldr	r2, [r7, #24]
 80094a6:	0151      	lsls	r1, r2, #5
 80094a8:	69fa      	ldr	r2, [r7, #28]
 80094aa:	440a      	add	r2, r1
 80094ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80094b0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80094b4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80094b6:	69bb      	ldr	r3, [r7, #24]
 80094b8:	015a      	lsls	r2, r3, #5
 80094ba:	69fb      	ldr	r3, [r7, #28]
 80094bc:	4413      	add	r3, r2
 80094be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094c2:	691b      	ldr	r3, [r3, #16]
 80094c4:	69ba      	ldr	r2, [r7, #24]
 80094c6:	0151      	lsls	r1, r2, #5
 80094c8:	69fa      	ldr	r2, [r7, #28]
 80094ca:	440a      	add	r2, r1
 80094cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80094d0:	0cdb      	lsrs	r3, r3, #19
 80094d2:	04db      	lsls	r3, r3, #19
 80094d4:	6113      	str	r3, [r2, #16]
 80094d6:	e097      	b.n	8009608 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80094d8:	69bb      	ldr	r3, [r7, #24]
 80094da:	015a      	lsls	r2, r3, #5
 80094dc:	69fb      	ldr	r3, [r7, #28]
 80094de:	4413      	add	r3, r2
 80094e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094e4:	691b      	ldr	r3, [r3, #16]
 80094e6:	69ba      	ldr	r2, [r7, #24]
 80094e8:	0151      	lsls	r1, r2, #5
 80094ea:	69fa      	ldr	r2, [r7, #28]
 80094ec:	440a      	add	r2, r1
 80094ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80094f2:	0cdb      	lsrs	r3, r3, #19
 80094f4:	04db      	lsls	r3, r3, #19
 80094f6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80094f8:	69bb      	ldr	r3, [r7, #24]
 80094fa:	015a      	lsls	r2, r3, #5
 80094fc:	69fb      	ldr	r3, [r7, #28]
 80094fe:	4413      	add	r3, r2
 8009500:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009504:	691b      	ldr	r3, [r3, #16]
 8009506:	69ba      	ldr	r2, [r7, #24]
 8009508:	0151      	lsls	r1, r2, #5
 800950a:	69fa      	ldr	r2, [r7, #28]
 800950c:	440a      	add	r2, r1
 800950e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009512:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009516:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800951a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800951c:	69bb      	ldr	r3, [r7, #24]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d11a      	bne.n	8009558 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8009522:	68bb      	ldr	r3, [r7, #8]
 8009524:	691a      	ldr	r2, [r3, #16]
 8009526:	68bb      	ldr	r3, [r7, #8]
 8009528:	689b      	ldr	r3, [r3, #8]
 800952a:	429a      	cmp	r2, r3
 800952c:	d903      	bls.n	8009536 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800952e:	68bb      	ldr	r3, [r7, #8]
 8009530:	689a      	ldr	r2, [r3, #8]
 8009532:	68bb      	ldr	r3, [r7, #8]
 8009534:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009536:	69bb      	ldr	r3, [r7, #24]
 8009538:	015a      	lsls	r2, r3, #5
 800953a:	69fb      	ldr	r3, [r7, #28]
 800953c:	4413      	add	r3, r2
 800953e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009542:	691b      	ldr	r3, [r3, #16]
 8009544:	69ba      	ldr	r2, [r7, #24]
 8009546:	0151      	lsls	r1, r2, #5
 8009548:	69fa      	ldr	r2, [r7, #28]
 800954a:	440a      	add	r2, r1
 800954c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009550:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009554:	6113      	str	r3, [r2, #16]
 8009556:	e044      	b.n	80095e2 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009558:	68bb      	ldr	r3, [r7, #8]
 800955a:	691a      	ldr	r2, [r3, #16]
 800955c:	68bb      	ldr	r3, [r7, #8]
 800955e:	689b      	ldr	r3, [r3, #8]
 8009560:	4413      	add	r3, r2
 8009562:	1e5a      	subs	r2, r3, #1
 8009564:	68bb      	ldr	r3, [r7, #8]
 8009566:	689b      	ldr	r3, [r3, #8]
 8009568:	fbb2 f3f3 	udiv	r3, r2, r3
 800956c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800956e:	69bb      	ldr	r3, [r7, #24]
 8009570:	015a      	lsls	r2, r3, #5
 8009572:	69fb      	ldr	r3, [r7, #28]
 8009574:	4413      	add	r3, r2
 8009576:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800957a:	691a      	ldr	r2, [r3, #16]
 800957c:	8afb      	ldrh	r3, [r7, #22]
 800957e:	04d9      	lsls	r1, r3, #19
 8009580:	4ba4      	ldr	r3, [pc, #656]	@ (8009814 <USB_EPStartXfer+0x3cc>)
 8009582:	400b      	ands	r3, r1
 8009584:	69b9      	ldr	r1, [r7, #24]
 8009586:	0148      	lsls	r0, r1, #5
 8009588:	69f9      	ldr	r1, [r7, #28]
 800958a:	4401      	add	r1, r0
 800958c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009590:	4313      	orrs	r3, r2
 8009592:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8009594:	68bb      	ldr	r3, [r7, #8]
 8009596:	791b      	ldrb	r3, [r3, #4]
 8009598:	2b01      	cmp	r3, #1
 800959a:	d122      	bne.n	80095e2 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800959c:	69bb      	ldr	r3, [r7, #24]
 800959e:	015a      	lsls	r2, r3, #5
 80095a0:	69fb      	ldr	r3, [r7, #28]
 80095a2:	4413      	add	r3, r2
 80095a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095a8:	691b      	ldr	r3, [r3, #16]
 80095aa:	69ba      	ldr	r2, [r7, #24]
 80095ac:	0151      	lsls	r1, r2, #5
 80095ae:	69fa      	ldr	r2, [r7, #28]
 80095b0:	440a      	add	r2, r1
 80095b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80095b6:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80095ba:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80095bc:	69bb      	ldr	r3, [r7, #24]
 80095be:	015a      	lsls	r2, r3, #5
 80095c0:	69fb      	ldr	r3, [r7, #28]
 80095c2:	4413      	add	r3, r2
 80095c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095c8:	691a      	ldr	r2, [r3, #16]
 80095ca:	8afb      	ldrh	r3, [r7, #22]
 80095cc:	075b      	lsls	r3, r3, #29
 80095ce:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80095d2:	69b9      	ldr	r1, [r7, #24]
 80095d4:	0148      	lsls	r0, r1, #5
 80095d6:	69f9      	ldr	r1, [r7, #28]
 80095d8:	4401      	add	r1, r0
 80095da:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80095de:	4313      	orrs	r3, r2
 80095e0:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80095e2:	69bb      	ldr	r3, [r7, #24]
 80095e4:	015a      	lsls	r2, r3, #5
 80095e6:	69fb      	ldr	r3, [r7, #28]
 80095e8:	4413      	add	r3, r2
 80095ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095ee:	691a      	ldr	r2, [r3, #16]
 80095f0:	68bb      	ldr	r3, [r7, #8]
 80095f2:	691b      	ldr	r3, [r3, #16]
 80095f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80095f8:	69b9      	ldr	r1, [r7, #24]
 80095fa:	0148      	lsls	r0, r1, #5
 80095fc:	69f9      	ldr	r1, [r7, #28]
 80095fe:	4401      	add	r1, r0
 8009600:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009604:	4313      	orrs	r3, r2
 8009606:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009608:	79fb      	ldrb	r3, [r7, #7]
 800960a:	2b01      	cmp	r3, #1
 800960c:	d14b      	bne.n	80096a6 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800960e:	68bb      	ldr	r3, [r7, #8]
 8009610:	69db      	ldr	r3, [r3, #28]
 8009612:	2b00      	cmp	r3, #0
 8009614:	d009      	beq.n	800962a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009616:	69bb      	ldr	r3, [r7, #24]
 8009618:	015a      	lsls	r2, r3, #5
 800961a:	69fb      	ldr	r3, [r7, #28]
 800961c:	4413      	add	r3, r2
 800961e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009622:	461a      	mov	r2, r3
 8009624:	68bb      	ldr	r3, [r7, #8]
 8009626:	69db      	ldr	r3, [r3, #28]
 8009628:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800962a:	68bb      	ldr	r3, [r7, #8]
 800962c:	791b      	ldrb	r3, [r3, #4]
 800962e:	2b01      	cmp	r3, #1
 8009630:	d128      	bne.n	8009684 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009632:	69fb      	ldr	r3, [r7, #28]
 8009634:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009638:	689b      	ldr	r3, [r3, #8]
 800963a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800963e:	2b00      	cmp	r3, #0
 8009640:	d110      	bne.n	8009664 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009642:	69bb      	ldr	r3, [r7, #24]
 8009644:	015a      	lsls	r2, r3, #5
 8009646:	69fb      	ldr	r3, [r7, #28]
 8009648:	4413      	add	r3, r2
 800964a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	69ba      	ldr	r2, [r7, #24]
 8009652:	0151      	lsls	r1, r2, #5
 8009654:	69fa      	ldr	r2, [r7, #28]
 8009656:	440a      	add	r2, r1
 8009658:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800965c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009660:	6013      	str	r3, [r2, #0]
 8009662:	e00f      	b.n	8009684 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009664:	69bb      	ldr	r3, [r7, #24]
 8009666:	015a      	lsls	r2, r3, #5
 8009668:	69fb      	ldr	r3, [r7, #28]
 800966a:	4413      	add	r3, r2
 800966c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	69ba      	ldr	r2, [r7, #24]
 8009674:	0151      	lsls	r1, r2, #5
 8009676:	69fa      	ldr	r2, [r7, #28]
 8009678:	440a      	add	r2, r1
 800967a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800967e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009682:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009684:	69bb      	ldr	r3, [r7, #24]
 8009686:	015a      	lsls	r2, r3, #5
 8009688:	69fb      	ldr	r3, [r7, #28]
 800968a:	4413      	add	r3, r2
 800968c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	69ba      	ldr	r2, [r7, #24]
 8009694:	0151      	lsls	r1, r2, #5
 8009696:	69fa      	ldr	r2, [r7, #28]
 8009698:	440a      	add	r2, r1
 800969a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800969e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80096a2:	6013      	str	r3, [r2, #0]
 80096a4:	e166      	b.n	8009974 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80096a6:	69bb      	ldr	r3, [r7, #24]
 80096a8:	015a      	lsls	r2, r3, #5
 80096aa:	69fb      	ldr	r3, [r7, #28]
 80096ac:	4413      	add	r3, r2
 80096ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	69ba      	ldr	r2, [r7, #24]
 80096b6:	0151      	lsls	r1, r2, #5
 80096b8:	69fa      	ldr	r2, [r7, #28]
 80096ba:	440a      	add	r2, r1
 80096bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80096c0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80096c4:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80096c6:	68bb      	ldr	r3, [r7, #8]
 80096c8:	791b      	ldrb	r3, [r3, #4]
 80096ca:	2b01      	cmp	r3, #1
 80096cc:	d015      	beq.n	80096fa <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80096ce:	68bb      	ldr	r3, [r7, #8]
 80096d0:	691b      	ldr	r3, [r3, #16]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	f000 814e 	beq.w	8009974 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80096d8:	69fb      	ldr	r3, [r7, #28]
 80096da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80096de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80096e0:	68bb      	ldr	r3, [r7, #8]
 80096e2:	781b      	ldrb	r3, [r3, #0]
 80096e4:	f003 030f 	and.w	r3, r3, #15
 80096e8:	2101      	movs	r1, #1
 80096ea:	fa01 f303 	lsl.w	r3, r1, r3
 80096ee:	69f9      	ldr	r1, [r7, #28]
 80096f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80096f4:	4313      	orrs	r3, r2
 80096f6:	634b      	str	r3, [r1, #52]	@ 0x34
 80096f8:	e13c      	b.n	8009974 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80096fa:	69fb      	ldr	r3, [r7, #28]
 80096fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009700:	689b      	ldr	r3, [r3, #8]
 8009702:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009706:	2b00      	cmp	r3, #0
 8009708:	d110      	bne.n	800972c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800970a:	69bb      	ldr	r3, [r7, #24]
 800970c:	015a      	lsls	r2, r3, #5
 800970e:	69fb      	ldr	r3, [r7, #28]
 8009710:	4413      	add	r3, r2
 8009712:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	69ba      	ldr	r2, [r7, #24]
 800971a:	0151      	lsls	r1, r2, #5
 800971c:	69fa      	ldr	r2, [r7, #28]
 800971e:	440a      	add	r2, r1
 8009720:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009724:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009728:	6013      	str	r3, [r2, #0]
 800972a:	e00f      	b.n	800974c <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800972c:	69bb      	ldr	r3, [r7, #24]
 800972e:	015a      	lsls	r2, r3, #5
 8009730:	69fb      	ldr	r3, [r7, #28]
 8009732:	4413      	add	r3, r2
 8009734:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	69ba      	ldr	r2, [r7, #24]
 800973c:	0151      	lsls	r1, r2, #5
 800973e:	69fa      	ldr	r2, [r7, #28]
 8009740:	440a      	add	r2, r1
 8009742:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009746:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800974a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	68d9      	ldr	r1, [r3, #12]
 8009750:	68bb      	ldr	r3, [r7, #8]
 8009752:	781a      	ldrb	r2, [r3, #0]
 8009754:	68bb      	ldr	r3, [r7, #8]
 8009756:	691b      	ldr	r3, [r3, #16]
 8009758:	b298      	uxth	r0, r3
 800975a:	79fb      	ldrb	r3, [r7, #7]
 800975c:	9300      	str	r3, [sp, #0]
 800975e:	4603      	mov	r3, r0
 8009760:	68f8      	ldr	r0, [r7, #12]
 8009762:	f000 f9b9 	bl	8009ad8 <USB_WritePacket>
 8009766:	e105      	b.n	8009974 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009768:	69bb      	ldr	r3, [r7, #24]
 800976a:	015a      	lsls	r2, r3, #5
 800976c:	69fb      	ldr	r3, [r7, #28]
 800976e:	4413      	add	r3, r2
 8009770:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009774:	691b      	ldr	r3, [r3, #16]
 8009776:	69ba      	ldr	r2, [r7, #24]
 8009778:	0151      	lsls	r1, r2, #5
 800977a:	69fa      	ldr	r2, [r7, #28]
 800977c:	440a      	add	r2, r1
 800977e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009782:	0cdb      	lsrs	r3, r3, #19
 8009784:	04db      	lsls	r3, r3, #19
 8009786:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009788:	69bb      	ldr	r3, [r7, #24]
 800978a:	015a      	lsls	r2, r3, #5
 800978c:	69fb      	ldr	r3, [r7, #28]
 800978e:	4413      	add	r3, r2
 8009790:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009794:	691b      	ldr	r3, [r3, #16]
 8009796:	69ba      	ldr	r2, [r7, #24]
 8009798:	0151      	lsls	r1, r2, #5
 800979a:	69fa      	ldr	r2, [r7, #28]
 800979c:	440a      	add	r2, r1
 800979e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80097a2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80097a6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80097aa:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80097ac:	69bb      	ldr	r3, [r7, #24]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d132      	bne.n	8009818 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 80097b2:	68bb      	ldr	r3, [r7, #8]
 80097b4:	691b      	ldr	r3, [r3, #16]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d003      	beq.n	80097c2 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 80097ba:	68bb      	ldr	r3, [r7, #8]
 80097bc:	689a      	ldr	r2, [r3, #8]
 80097be:	68bb      	ldr	r3, [r7, #8]
 80097c0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80097c2:	68bb      	ldr	r3, [r7, #8]
 80097c4:	689a      	ldr	r2, [r3, #8]
 80097c6:	68bb      	ldr	r3, [r7, #8]
 80097c8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80097ca:	69bb      	ldr	r3, [r7, #24]
 80097cc:	015a      	lsls	r2, r3, #5
 80097ce:	69fb      	ldr	r3, [r7, #28]
 80097d0:	4413      	add	r3, r2
 80097d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097d6:	691a      	ldr	r2, [r3, #16]
 80097d8:	68bb      	ldr	r3, [r7, #8]
 80097da:	6a1b      	ldr	r3, [r3, #32]
 80097dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80097e0:	69b9      	ldr	r1, [r7, #24]
 80097e2:	0148      	lsls	r0, r1, #5
 80097e4:	69f9      	ldr	r1, [r7, #28]
 80097e6:	4401      	add	r1, r0
 80097e8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80097ec:	4313      	orrs	r3, r2
 80097ee:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80097f0:	69bb      	ldr	r3, [r7, #24]
 80097f2:	015a      	lsls	r2, r3, #5
 80097f4:	69fb      	ldr	r3, [r7, #28]
 80097f6:	4413      	add	r3, r2
 80097f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097fc:	691b      	ldr	r3, [r3, #16]
 80097fe:	69ba      	ldr	r2, [r7, #24]
 8009800:	0151      	lsls	r1, r2, #5
 8009802:	69fa      	ldr	r2, [r7, #28]
 8009804:	440a      	add	r2, r1
 8009806:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800980a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800980e:	6113      	str	r3, [r2, #16]
 8009810:	e062      	b.n	80098d8 <USB_EPStartXfer+0x490>
 8009812:	bf00      	nop
 8009814:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8009818:	68bb      	ldr	r3, [r7, #8]
 800981a:	691b      	ldr	r3, [r3, #16]
 800981c:	2b00      	cmp	r3, #0
 800981e:	d123      	bne.n	8009868 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009820:	69bb      	ldr	r3, [r7, #24]
 8009822:	015a      	lsls	r2, r3, #5
 8009824:	69fb      	ldr	r3, [r7, #28]
 8009826:	4413      	add	r3, r2
 8009828:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800982c:	691a      	ldr	r2, [r3, #16]
 800982e:	68bb      	ldr	r3, [r7, #8]
 8009830:	689b      	ldr	r3, [r3, #8]
 8009832:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009836:	69b9      	ldr	r1, [r7, #24]
 8009838:	0148      	lsls	r0, r1, #5
 800983a:	69f9      	ldr	r1, [r7, #28]
 800983c:	4401      	add	r1, r0
 800983e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009842:	4313      	orrs	r3, r2
 8009844:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009846:	69bb      	ldr	r3, [r7, #24]
 8009848:	015a      	lsls	r2, r3, #5
 800984a:	69fb      	ldr	r3, [r7, #28]
 800984c:	4413      	add	r3, r2
 800984e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009852:	691b      	ldr	r3, [r3, #16]
 8009854:	69ba      	ldr	r2, [r7, #24]
 8009856:	0151      	lsls	r1, r2, #5
 8009858:	69fa      	ldr	r2, [r7, #28]
 800985a:	440a      	add	r2, r1
 800985c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009860:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009864:	6113      	str	r3, [r2, #16]
 8009866:	e037      	b.n	80098d8 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009868:	68bb      	ldr	r3, [r7, #8]
 800986a:	691a      	ldr	r2, [r3, #16]
 800986c:	68bb      	ldr	r3, [r7, #8]
 800986e:	689b      	ldr	r3, [r3, #8]
 8009870:	4413      	add	r3, r2
 8009872:	1e5a      	subs	r2, r3, #1
 8009874:	68bb      	ldr	r3, [r7, #8]
 8009876:	689b      	ldr	r3, [r3, #8]
 8009878:	fbb2 f3f3 	udiv	r3, r2, r3
 800987c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800987e:	68bb      	ldr	r3, [r7, #8]
 8009880:	689b      	ldr	r3, [r3, #8]
 8009882:	8afa      	ldrh	r2, [r7, #22]
 8009884:	fb03 f202 	mul.w	r2, r3, r2
 8009888:	68bb      	ldr	r3, [r7, #8]
 800988a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800988c:	69bb      	ldr	r3, [r7, #24]
 800988e:	015a      	lsls	r2, r3, #5
 8009890:	69fb      	ldr	r3, [r7, #28]
 8009892:	4413      	add	r3, r2
 8009894:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009898:	691a      	ldr	r2, [r3, #16]
 800989a:	8afb      	ldrh	r3, [r7, #22]
 800989c:	04d9      	lsls	r1, r3, #19
 800989e:	4b38      	ldr	r3, [pc, #224]	@ (8009980 <USB_EPStartXfer+0x538>)
 80098a0:	400b      	ands	r3, r1
 80098a2:	69b9      	ldr	r1, [r7, #24]
 80098a4:	0148      	lsls	r0, r1, #5
 80098a6:	69f9      	ldr	r1, [r7, #28]
 80098a8:	4401      	add	r1, r0
 80098aa:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80098ae:	4313      	orrs	r3, r2
 80098b0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80098b2:	69bb      	ldr	r3, [r7, #24]
 80098b4:	015a      	lsls	r2, r3, #5
 80098b6:	69fb      	ldr	r3, [r7, #28]
 80098b8:	4413      	add	r3, r2
 80098ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098be:	691a      	ldr	r2, [r3, #16]
 80098c0:	68bb      	ldr	r3, [r7, #8]
 80098c2:	6a1b      	ldr	r3, [r3, #32]
 80098c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80098c8:	69b9      	ldr	r1, [r7, #24]
 80098ca:	0148      	lsls	r0, r1, #5
 80098cc:	69f9      	ldr	r1, [r7, #28]
 80098ce:	4401      	add	r1, r0
 80098d0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80098d4:	4313      	orrs	r3, r2
 80098d6:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80098d8:	79fb      	ldrb	r3, [r7, #7]
 80098da:	2b01      	cmp	r3, #1
 80098dc:	d10d      	bne.n	80098fa <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80098de:	68bb      	ldr	r3, [r7, #8]
 80098e0:	68db      	ldr	r3, [r3, #12]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d009      	beq.n	80098fa <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80098e6:	68bb      	ldr	r3, [r7, #8]
 80098e8:	68d9      	ldr	r1, [r3, #12]
 80098ea:	69bb      	ldr	r3, [r7, #24]
 80098ec:	015a      	lsls	r2, r3, #5
 80098ee:	69fb      	ldr	r3, [r7, #28]
 80098f0:	4413      	add	r3, r2
 80098f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098f6:	460a      	mov	r2, r1
 80098f8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80098fa:	68bb      	ldr	r3, [r7, #8]
 80098fc:	791b      	ldrb	r3, [r3, #4]
 80098fe:	2b01      	cmp	r3, #1
 8009900:	d128      	bne.n	8009954 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009902:	69fb      	ldr	r3, [r7, #28]
 8009904:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009908:	689b      	ldr	r3, [r3, #8]
 800990a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800990e:	2b00      	cmp	r3, #0
 8009910:	d110      	bne.n	8009934 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009912:	69bb      	ldr	r3, [r7, #24]
 8009914:	015a      	lsls	r2, r3, #5
 8009916:	69fb      	ldr	r3, [r7, #28]
 8009918:	4413      	add	r3, r2
 800991a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	69ba      	ldr	r2, [r7, #24]
 8009922:	0151      	lsls	r1, r2, #5
 8009924:	69fa      	ldr	r2, [r7, #28]
 8009926:	440a      	add	r2, r1
 8009928:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800992c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009930:	6013      	str	r3, [r2, #0]
 8009932:	e00f      	b.n	8009954 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009934:	69bb      	ldr	r3, [r7, #24]
 8009936:	015a      	lsls	r2, r3, #5
 8009938:	69fb      	ldr	r3, [r7, #28]
 800993a:	4413      	add	r3, r2
 800993c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	69ba      	ldr	r2, [r7, #24]
 8009944:	0151      	lsls	r1, r2, #5
 8009946:	69fa      	ldr	r2, [r7, #28]
 8009948:	440a      	add	r2, r1
 800994a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800994e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009952:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009954:	69bb      	ldr	r3, [r7, #24]
 8009956:	015a      	lsls	r2, r3, #5
 8009958:	69fb      	ldr	r3, [r7, #28]
 800995a:	4413      	add	r3, r2
 800995c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	69ba      	ldr	r2, [r7, #24]
 8009964:	0151      	lsls	r1, r2, #5
 8009966:	69fa      	ldr	r2, [r7, #28]
 8009968:	440a      	add	r2, r1
 800996a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800996e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009972:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009974:	2300      	movs	r3, #0
}
 8009976:	4618      	mov	r0, r3
 8009978:	3720      	adds	r7, #32
 800997a:	46bd      	mov	sp, r7
 800997c:	bd80      	pop	{r7, pc}
 800997e:	bf00      	nop
 8009980:	1ff80000 	.word	0x1ff80000

08009984 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009984:	b480      	push	{r7}
 8009986:	b087      	sub	sp, #28
 8009988:	af00      	add	r7, sp, #0
 800998a:	6078      	str	r0, [r7, #4]
 800998c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800998e:	2300      	movs	r3, #0
 8009990:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8009992:	2300      	movs	r3, #0
 8009994:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800999a:	683b      	ldr	r3, [r7, #0]
 800999c:	785b      	ldrb	r3, [r3, #1]
 800999e:	2b01      	cmp	r3, #1
 80099a0:	d14a      	bne.n	8009a38 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	781b      	ldrb	r3, [r3, #0]
 80099a6:	015a      	lsls	r2, r3, #5
 80099a8:	693b      	ldr	r3, [r7, #16]
 80099aa:	4413      	add	r3, r2
 80099ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80099b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80099ba:	f040 8086 	bne.w	8009aca <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80099be:	683b      	ldr	r3, [r7, #0]
 80099c0:	781b      	ldrb	r3, [r3, #0]
 80099c2:	015a      	lsls	r2, r3, #5
 80099c4:	693b      	ldr	r3, [r7, #16]
 80099c6:	4413      	add	r3, r2
 80099c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	683a      	ldr	r2, [r7, #0]
 80099d0:	7812      	ldrb	r2, [r2, #0]
 80099d2:	0151      	lsls	r1, r2, #5
 80099d4:	693a      	ldr	r2, [r7, #16]
 80099d6:	440a      	add	r2, r1
 80099d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80099dc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80099e0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80099e2:	683b      	ldr	r3, [r7, #0]
 80099e4:	781b      	ldrb	r3, [r3, #0]
 80099e6:	015a      	lsls	r2, r3, #5
 80099e8:	693b      	ldr	r3, [r7, #16]
 80099ea:	4413      	add	r3, r2
 80099ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	683a      	ldr	r2, [r7, #0]
 80099f4:	7812      	ldrb	r2, [r2, #0]
 80099f6:	0151      	lsls	r1, r2, #5
 80099f8:	693a      	ldr	r2, [r7, #16]
 80099fa:	440a      	add	r2, r1
 80099fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a00:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009a04:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	3301      	adds	r3, #1
 8009a0a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009a12:	4293      	cmp	r3, r2
 8009a14:	d902      	bls.n	8009a1c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009a16:	2301      	movs	r3, #1
 8009a18:	75fb      	strb	r3, [r7, #23]
          break;
 8009a1a:	e056      	b.n	8009aca <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009a1c:	683b      	ldr	r3, [r7, #0]
 8009a1e:	781b      	ldrb	r3, [r3, #0]
 8009a20:	015a      	lsls	r2, r3, #5
 8009a22:	693b      	ldr	r3, [r7, #16]
 8009a24:	4413      	add	r3, r2
 8009a26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009a30:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009a34:	d0e7      	beq.n	8009a06 <USB_EPStopXfer+0x82>
 8009a36:	e048      	b.n	8009aca <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009a38:	683b      	ldr	r3, [r7, #0]
 8009a3a:	781b      	ldrb	r3, [r3, #0]
 8009a3c:	015a      	lsls	r2, r3, #5
 8009a3e:	693b      	ldr	r3, [r7, #16]
 8009a40:	4413      	add	r3, r2
 8009a42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009a4c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009a50:	d13b      	bne.n	8009aca <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	781b      	ldrb	r3, [r3, #0]
 8009a56:	015a      	lsls	r2, r3, #5
 8009a58:	693b      	ldr	r3, [r7, #16]
 8009a5a:	4413      	add	r3, r2
 8009a5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	683a      	ldr	r2, [r7, #0]
 8009a64:	7812      	ldrb	r2, [r2, #0]
 8009a66:	0151      	lsls	r1, r2, #5
 8009a68:	693a      	ldr	r2, [r7, #16]
 8009a6a:	440a      	add	r2, r1
 8009a6c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009a70:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009a74:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	781b      	ldrb	r3, [r3, #0]
 8009a7a:	015a      	lsls	r2, r3, #5
 8009a7c:	693b      	ldr	r3, [r7, #16]
 8009a7e:	4413      	add	r3, r2
 8009a80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	683a      	ldr	r2, [r7, #0]
 8009a88:	7812      	ldrb	r2, [r2, #0]
 8009a8a:	0151      	lsls	r1, r2, #5
 8009a8c:	693a      	ldr	r2, [r7, #16]
 8009a8e:	440a      	add	r2, r1
 8009a90:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009a94:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009a98:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	3301      	adds	r3, #1
 8009a9e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009aa6:	4293      	cmp	r3, r2
 8009aa8:	d902      	bls.n	8009ab0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8009aaa:	2301      	movs	r3, #1
 8009aac:	75fb      	strb	r3, [r7, #23]
          break;
 8009aae:	e00c      	b.n	8009aca <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	781b      	ldrb	r3, [r3, #0]
 8009ab4:	015a      	lsls	r2, r3, #5
 8009ab6:	693b      	ldr	r3, [r7, #16]
 8009ab8:	4413      	add	r3, r2
 8009aba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009ac4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009ac8:	d0e7      	beq.n	8009a9a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8009aca:	7dfb      	ldrb	r3, [r7, #23]
}
 8009acc:	4618      	mov	r0, r3
 8009ace:	371c      	adds	r7, #28
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad6:	4770      	bx	lr

08009ad8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009ad8:	b480      	push	{r7}
 8009ada:	b089      	sub	sp, #36	@ 0x24
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	60f8      	str	r0, [r7, #12]
 8009ae0:	60b9      	str	r1, [r7, #8]
 8009ae2:	4611      	mov	r1, r2
 8009ae4:	461a      	mov	r2, r3
 8009ae6:	460b      	mov	r3, r1
 8009ae8:	71fb      	strb	r3, [r7, #7]
 8009aea:	4613      	mov	r3, r2
 8009aec:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009af2:	68bb      	ldr	r3, [r7, #8]
 8009af4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009af6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d123      	bne.n	8009b46 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009afe:	88bb      	ldrh	r3, [r7, #4]
 8009b00:	3303      	adds	r3, #3
 8009b02:	089b      	lsrs	r3, r3, #2
 8009b04:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009b06:	2300      	movs	r3, #0
 8009b08:	61bb      	str	r3, [r7, #24]
 8009b0a:	e018      	b.n	8009b3e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009b0c:	79fb      	ldrb	r3, [r7, #7]
 8009b0e:	031a      	lsls	r2, r3, #12
 8009b10:	697b      	ldr	r3, [r7, #20]
 8009b12:	4413      	add	r3, r2
 8009b14:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009b18:	461a      	mov	r2, r3
 8009b1a:	69fb      	ldr	r3, [r7, #28]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009b20:	69fb      	ldr	r3, [r7, #28]
 8009b22:	3301      	adds	r3, #1
 8009b24:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009b26:	69fb      	ldr	r3, [r7, #28]
 8009b28:	3301      	adds	r3, #1
 8009b2a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009b2c:	69fb      	ldr	r3, [r7, #28]
 8009b2e:	3301      	adds	r3, #1
 8009b30:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009b32:	69fb      	ldr	r3, [r7, #28]
 8009b34:	3301      	adds	r3, #1
 8009b36:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009b38:	69bb      	ldr	r3, [r7, #24]
 8009b3a:	3301      	adds	r3, #1
 8009b3c:	61bb      	str	r3, [r7, #24]
 8009b3e:	69ba      	ldr	r2, [r7, #24]
 8009b40:	693b      	ldr	r3, [r7, #16]
 8009b42:	429a      	cmp	r2, r3
 8009b44:	d3e2      	bcc.n	8009b0c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009b46:	2300      	movs	r3, #0
}
 8009b48:	4618      	mov	r0, r3
 8009b4a:	3724      	adds	r7, #36	@ 0x24
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b52:	4770      	bx	lr

08009b54 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009b54:	b480      	push	{r7}
 8009b56:	b08b      	sub	sp, #44	@ 0x2c
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	60f8      	str	r0, [r7, #12]
 8009b5c:	60b9      	str	r1, [r7, #8]
 8009b5e:	4613      	mov	r3, r2
 8009b60:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009b66:	68bb      	ldr	r3, [r7, #8]
 8009b68:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009b6a:	88fb      	ldrh	r3, [r7, #6]
 8009b6c:	089b      	lsrs	r3, r3, #2
 8009b6e:	b29b      	uxth	r3, r3
 8009b70:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009b72:	88fb      	ldrh	r3, [r7, #6]
 8009b74:	f003 0303 	and.w	r3, r3, #3
 8009b78:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	623b      	str	r3, [r7, #32]
 8009b7e:	e014      	b.n	8009baa <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009b80:	69bb      	ldr	r3, [r7, #24]
 8009b82:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009b86:	681a      	ldr	r2, [r3, #0]
 8009b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b8a:	601a      	str	r2, [r3, #0]
    pDest++;
 8009b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b8e:	3301      	adds	r3, #1
 8009b90:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b94:	3301      	adds	r3, #1
 8009b96:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b9a:	3301      	adds	r3, #1
 8009b9c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ba0:	3301      	adds	r3, #1
 8009ba2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8009ba4:	6a3b      	ldr	r3, [r7, #32]
 8009ba6:	3301      	adds	r3, #1
 8009ba8:	623b      	str	r3, [r7, #32]
 8009baa:	6a3a      	ldr	r2, [r7, #32]
 8009bac:	697b      	ldr	r3, [r7, #20]
 8009bae:	429a      	cmp	r2, r3
 8009bb0:	d3e6      	bcc.n	8009b80 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009bb2:	8bfb      	ldrh	r3, [r7, #30]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d01e      	beq.n	8009bf6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009bb8:	2300      	movs	r3, #0
 8009bba:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009bbc:	69bb      	ldr	r3, [r7, #24]
 8009bbe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009bc2:	461a      	mov	r2, r3
 8009bc4:	f107 0310 	add.w	r3, r7, #16
 8009bc8:	6812      	ldr	r2, [r2, #0]
 8009bca:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009bcc:	693a      	ldr	r2, [r7, #16]
 8009bce:	6a3b      	ldr	r3, [r7, #32]
 8009bd0:	b2db      	uxtb	r3, r3
 8009bd2:	00db      	lsls	r3, r3, #3
 8009bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8009bd8:	b2da      	uxtb	r2, r3
 8009bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bdc:	701a      	strb	r2, [r3, #0]
      i++;
 8009bde:	6a3b      	ldr	r3, [r7, #32]
 8009be0:	3301      	adds	r3, #1
 8009be2:	623b      	str	r3, [r7, #32]
      pDest++;
 8009be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009be6:	3301      	adds	r3, #1
 8009be8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009bea:	8bfb      	ldrh	r3, [r7, #30]
 8009bec:	3b01      	subs	r3, #1
 8009bee:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009bf0:	8bfb      	ldrh	r3, [r7, #30]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d1ea      	bne.n	8009bcc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	372c      	adds	r7, #44	@ 0x2c
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c02:	4770      	bx	lr

08009c04 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009c04:	b480      	push	{r7}
 8009c06:	b085      	sub	sp, #20
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
 8009c0c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	781b      	ldrb	r3, [r3, #0]
 8009c16:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	785b      	ldrb	r3, [r3, #1]
 8009c1c:	2b01      	cmp	r3, #1
 8009c1e:	d12c      	bne.n	8009c7a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009c20:	68bb      	ldr	r3, [r7, #8]
 8009c22:	015a      	lsls	r2, r3, #5
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	4413      	add	r3, r2
 8009c28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	db12      	blt.n	8009c58 <USB_EPSetStall+0x54>
 8009c32:	68bb      	ldr	r3, [r7, #8]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d00f      	beq.n	8009c58 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009c38:	68bb      	ldr	r3, [r7, #8]
 8009c3a:	015a      	lsls	r2, r3, #5
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	4413      	add	r3, r2
 8009c40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	68ba      	ldr	r2, [r7, #8]
 8009c48:	0151      	lsls	r1, r2, #5
 8009c4a:	68fa      	ldr	r2, [r7, #12]
 8009c4c:	440a      	add	r2, r1
 8009c4e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c52:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009c56:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009c58:	68bb      	ldr	r3, [r7, #8]
 8009c5a:	015a      	lsls	r2, r3, #5
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	4413      	add	r3, r2
 8009c60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	68ba      	ldr	r2, [r7, #8]
 8009c68:	0151      	lsls	r1, r2, #5
 8009c6a:	68fa      	ldr	r2, [r7, #12]
 8009c6c:	440a      	add	r2, r1
 8009c6e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c72:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009c76:	6013      	str	r3, [r2, #0]
 8009c78:	e02b      	b.n	8009cd2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009c7a:	68bb      	ldr	r3, [r7, #8]
 8009c7c:	015a      	lsls	r2, r3, #5
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	4413      	add	r3, r2
 8009c82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	db12      	blt.n	8009cb2 <USB_EPSetStall+0xae>
 8009c8c:	68bb      	ldr	r3, [r7, #8]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d00f      	beq.n	8009cb2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009c92:	68bb      	ldr	r3, [r7, #8]
 8009c94:	015a      	lsls	r2, r3, #5
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	4413      	add	r3, r2
 8009c9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	68ba      	ldr	r2, [r7, #8]
 8009ca2:	0151      	lsls	r1, r2, #5
 8009ca4:	68fa      	ldr	r2, [r7, #12]
 8009ca6:	440a      	add	r2, r1
 8009ca8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009cac:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009cb0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009cb2:	68bb      	ldr	r3, [r7, #8]
 8009cb4:	015a      	lsls	r2, r3, #5
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	4413      	add	r3, r2
 8009cba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	68ba      	ldr	r2, [r7, #8]
 8009cc2:	0151      	lsls	r1, r2, #5
 8009cc4:	68fa      	ldr	r2, [r7, #12]
 8009cc6:	440a      	add	r2, r1
 8009cc8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009ccc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009cd0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009cd2:	2300      	movs	r3, #0
}
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	3714      	adds	r7, #20
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cde:	4770      	bx	lr

08009ce0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009ce0:	b480      	push	{r7}
 8009ce2:	b085      	sub	sp, #20
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	6078      	str	r0, [r7, #4]
 8009ce8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009cee:	683b      	ldr	r3, [r7, #0]
 8009cf0:	781b      	ldrb	r3, [r3, #0]
 8009cf2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009cf4:	683b      	ldr	r3, [r7, #0]
 8009cf6:	785b      	ldrb	r3, [r3, #1]
 8009cf8:	2b01      	cmp	r3, #1
 8009cfa:	d128      	bne.n	8009d4e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009cfc:	68bb      	ldr	r3, [r7, #8]
 8009cfe:	015a      	lsls	r2, r3, #5
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	4413      	add	r3, r2
 8009d04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	68ba      	ldr	r2, [r7, #8]
 8009d0c:	0151      	lsls	r1, r2, #5
 8009d0e:	68fa      	ldr	r2, [r7, #12]
 8009d10:	440a      	add	r2, r1
 8009d12:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009d16:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009d1a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009d1c:	683b      	ldr	r3, [r7, #0]
 8009d1e:	791b      	ldrb	r3, [r3, #4]
 8009d20:	2b03      	cmp	r3, #3
 8009d22:	d003      	beq.n	8009d2c <USB_EPClearStall+0x4c>
 8009d24:	683b      	ldr	r3, [r7, #0]
 8009d26:	791b      	ldrb	r3, [r3, #4]
 8009d28:	2b02      	cmp	r3, #2
 8009d2a:	d138      	bne.n	8009d9e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009d2c:	68bb      	ldr	r3, [r7, #8]
 8009d2e:	015a      	lsls	r2, r3, #5
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	4413      	add	r3, r2
 8009d34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	68ba      	ldr	r2, [r7, #8]
 8009d3c:	0151      	lsls	r1, r2, #5
 8009d3e:	68fa      	ldr	r2, [r7, #12]
 8009d40:	440a      	add	r2, r1
 8009d42:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009d46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009d4a:	6013      	str	r3, [r2, #0]
 8009d4c:	e027      	b.n	8009d9e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009d4e:	68bb      	ldr	r3, [r7, #8]
 8009d50:	015a      	lsls	r2, r3, #5
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	4413      	add	r3, r2
 8009d56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	68ba      	ldr	r2, [r7, #8]
 8009d5e:	0151      	lsls	r1, r2, #5
 8009d60:	68fa      	ldr	r2, [r7, #12]
 8009d62:	440a      	add	r2, r1
 8009d64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009d68:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009d6c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009d6e:	683b      	ldr	r3, [r7, #0]
 8009d70:	791b      	ldrb	r3, [r3, #4]
 8009d72:	2b03      	cmp	r3, #3
 8009d74:	d003      	beq.n	8009d7e <USB_EPClearStall+0x9e>
 8009d76:	683b      	ldr	r3, [r7, #0]
 8009d78:	791b      	ldrb	r3, [r3, #4]
 8009d7a:	2b02      	cmp	r3, #2
 8009d7c:	d10f      	bne.n	8009d9e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009d7e:	68bb      	ldr	r3, [r7, #8]
 8009d80:	015a      	lsls	r2, r3, #5
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	4413      	add	r3, r2
 8009d86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	68ba      	ldr	r2, [r7, #8]
 8009d8e:	0151      	lsls	r1, r2, #5
 8009d90:	68fa      	ldr	r2, [r7, #12]
 8009d92:	440a      	add	r2, r1
 8009d94:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009d98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009d9c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009d9e:	2300      	movs	r3, #0
}
 8009da0:	4618      	mov	r0, r3
 8009da2:	3714      	adds	r7, #20
 8009da4:	46bd      	mov	sp, r7
 8009da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009daa:	4770      	bx	lr

08009dac <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009dac:	b480      	push	{r7}
 8009dae:	b085      	sub	sp, #20
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	6078      	str	r0, [r7, #4]
 8009db4:	460b      	mov	r3, r1
 8009db6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	68fa      	ldr	r2, [r7, #12]
 8009dc6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009dca:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009dce:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009dd6:	681a      	ldr	r2, [r3, #0]
 8009dd8:	78fb      	ldrb	r3, [r7, #3]
 8009dda:	011b      	lsls	r3, r3, #4
 8009ddc:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8009de0:	68f9      	ldr	r1, [r7, #12]
 8009de2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009de6:	4313      	orrs	r3, r2
 8009de8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009dea:	2300      	movs	r3, #0
}
 8009dec:	4618      	mov	r0, r3
 8009dee:	3714      	adds	r7, #20
 8009df0:	46bd      	mov	sp, r7
 8009df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df6:	4770      	bx	lr

08009df8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009df8:	b480      	push	{r7}
 8009dfa:	b085      	sub	sp, #20
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	68fa      	ldr	r2, [r7, #12]
 8009e0e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009e12:	f023 0303 	bic.w	r3, r3, #3
 8009e16:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e1e:	685b      	ldr	r3, [r3, #4]
 8009e20:	68fa      	ldr	r2, [r7, #12]
 8009e22:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009e26:	f023 0302 	bic.w	r3, r3, #2
 8009e2a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009e2c:	2300      	movs	r3, #0
}
 8009e2e:	4618      	mov	r0, r3
 8009e30:	3714      	adds	r7, #20
 8009e32:	46bd      	mov	sp, r7
 8009e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e38:	4770      	bx	lr

08009e3a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009e3a:	b480      	push	{r7}
 8009e3c:	b085      	sub	sp, #20
 8009e3e:	af00      	add	r7, sp, #0
 8009e40:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	68fa      	ldr	r2, [r7, #12]
 8009e50:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009e54:	f023 0303 	bic.w	r3, r3, #3
 8009e58:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e60:	685b      	ldr	r3, [r3, #4]
 8009e62:	68fa      	ldr	r2, [r7, #12]
 8009e64:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009e68:	f043 0302 	orr.w	r3, r3, #2
 8009e6c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009e6e:	2300      	movs	r3, #0
}
 8009e70:	4618      	mov	r0, r3
 8009e72:	3714      	adds	r7, #20
 8009e74:	46bd      	mov	sp, r7
 8009e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7a:	4770      	bx	lr

08009e7c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009e7c:	b480      	push	{r7}
 8009e7e:	b085      	sub	sp, #20
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	695b      	ldr	r3, [r3, #20]
 8009e88:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	699b      	ldr	r3, [r3, #24]
 8009e8e:	68fa      	ldr	r2, [r7, #12]
 8009e90:	4013      	ands	r3, r2
 8009e92:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009e94:	68fb      	ldr	r3, [r7, #12]
}
 8009e96:	4618      	mov	r0, r3
 8009e98:	3714      	adds	r7, #20
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea0:	4770      	bx	lr

08009ea2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009ea2:	b480      	push	{r7}
 8009ea4:	b085      	sub	sp, #20
 8009ea6:	af00      	add	r7, sp, #0
 8009ea8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009eb4:	699b      	ldr	r3, [r3, #24]
 8009eb6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ebe:	69db      	ldr	r3, [r3, #28]
 8009ec0:	68ba      	ldr	r2, [r7, #8]
 8009ec2:	4013      	ands	r3, r2
 8009ec4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009ec6:	68bb      	ldr	r3, [r7, #8]
 8009ec8:	0c1b      	lsrs	r3, r3, #16
}
 8009eca:	4618      	mov	r0, r3
 8009ecc:	3714      	adds	r7, #20
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed4:	4770      	bx	lr

08009ed6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009ed6:	b480      	push	{r7}
 8009ed8:	b085      	sub	sp, #20
 8009eda:	af00      	add	r7, sp, #0
 8009edc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ee8:	699b      	ldr	r3, [r3, #24]
 8009eea:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ef2:	69db      	ldr	r3, [r3, #28]
 8009ef4:	68ba      	ldr	r2, [r7, #8]
 8009ef6:	4013      	ands	r3, r2
 8009ef8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009efa:	68bb      	ldr	r3, [r7, #8]
 8009efc:	b29b      	uxth	r3, r3
}
 8009efe:	4618      	mov	r0, r3
 8009f00:	3714      	adds	r7, #20
 8009f02:	46bd      	mov	sp, r7
 8009f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f08:	4770      	bx	lr

08009f0a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009f0a:	b480      	push	{r7}
 8009f0c:	b085      	sub	sp, #20
 8009f0e:	af00      	add	r7, sp, #0
 8009f10:	6078      	str	r0, [r7, #4]
 8009f12:	460b      	mov	r3, r1
 8009f14:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009f1a:	78fb      	ldrb	r3, [r7, #3]
 8009f1c:	015a      	lsls	r2, r3, #5
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	4413      	add	r3, r2
 8009f22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f26:	689b      	ldr	r3, [r3, #8]
 8009f28:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f30:	695b      	ldr	r3, [r3, #20]
 8009f32:	68ba      	ldr	r2, [r7, #8]
 8009f34:	4013      	ands	r3, r2
 8009f36:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009f38:	68bb      	ldr	r3, [r7, #8]
}
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	3714      	adds	r7, #20
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f44:	4770      	bx	lr

08009f46 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009f46:	b480      	push	{r7}
 8009f48:	b087      	sub	sp, #28
 8009f4a:	af00      	add	r7, sp, #0
 8009f4c:	6078      	str	r0, [r7, #4]
 8009f4e:	460b      	mov	r3, r1
 8009f50:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009f56:	697b      	ldr	r3, [r7, #20]
 8009f58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f5c:	691b      	ldr	r3, [r3, #16]
 8009f5e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009f60:	697b      	ldr	r3, [r7, #20]
 8009f62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f68:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009f6a:	78fb      	ldrb	r3, [r7, #3]
 8009f6c:	f003 030f 	and.w	r3, r3, #15
 8009f70:	68fa      	ldr	r2, [r7, #12]
 8009f72:	fa22 f303 	lsr.w	r3, r2, r3
 8009f76:	01db      	lsls	r3, r3, #7
 8009f78:	b2db      	uxtb	r3, r3
 8009f7a:	693a      	ldr	r2, [r7, #16]
 8009f7c:	4313      	orrs	r3, r2
 8009f7e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009f80:	78fb      	ldrb	r3, [r7, #3]
 8009f82:	015a      	lsls	r2, r3, #5
 8009f84:	697b      	ldr	r3, [r7, #20]
 8009f86:	4413      	add	r3, r2
 8009f88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f8c:	689b      	ldr	r3, [r3, #8]
 8009f8e:	693a      	ldr	r2, [r7, #16]
 8009f90:	4013      	ands	r3, r2
 8009f92:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009f94:	68bb      	ldr	r3, [r7, #8]
}
 8009f96:	4618      	mov	r0, r3
 8009f98:	371c      	adds	r7, #28
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa0:	4770      	bx	lr

08009fa2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009fa2:	b480      	push	{r7}
 8009fa4:	b083      	sub	sp, #12
 8009fa6:	af00      	add	r7, sp, #0
 8009fa8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	695b      	ldr	r3, [r3, #20]
 8009fae:	f003 0301 	and.w	r3, r3, #1
}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	370c      	adds	r7, #12
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbc:	4770      	bx	lr

08009fbe <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8009fbe:	b480      	push	{r7}
 8009fc0:	b085      	sub	sp, #20
 8009fc2:	af00      	add	r7, sp, #0
 8009fc4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	68fa      	ldr	r2, [r7, #12]
 8009fd4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009fd8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009fdc:	f023 0307 	bic.w	r3, r3, #7
 8009fe0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009fe8:	685b      	ldr	r3, [r3, #4]
 8009fea:	68fa      	ldr	r2, [r7, #12]
 8009fec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009ff0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009ff4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009ff6:	2300      	movs	r3, #0
}
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	3714      	adds	r7, #20
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a002:	4770      	bx	lr

0800a004 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800a004:	b480      	push	{r7}
 800a006:	b087      	sub	sp, #28
 800a008:	af00      	add	r7, sp, #0
 800a00a:	60f8      	str	r0, [r7, #12]
 800a00c:	460b      	mov	r3, r1
 800a00e:	607a      	str	r2, [r7, #4]
 800a010:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	333c      	adds	r3, #60	@ 0x3c
 800a01a:	3304      	adds	r3, #4
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a020:	693b      	ldr	r3, [r7, #16]
 800a022:	4a26      	ldr	r2, [pc, #152]	@ (800a0bc <USB_EP0_OutStart+0xb8>)
 800a024:	4293      	cmp	r3, r2
 800a026:	d90a      	bls.n	800a03e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a028:	697b      	ldr	r3, [r7, #20]
 800a02a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a034:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a038:	d101      	bne.n	800a03e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a03a:	2300      	movs	r3, #0
 800a03c:	e037      	b.n	800a0ae <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a03e:	697b      	ldr	r3, [r7, #20]
 800a040:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a044:	461a      	mov	r2, r3
 800a046:	2300      	movs	r3, #0
 800a048:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a04a:	697b      	ldr	r3, [r7, #20]
 800a04c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a050:	691b      	ldr	r3, [r3, #16]
 800a052:	697a      	ldr	r2, [r7, #20]
 800a054:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a058:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a05c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a05e:	697b      	ldr	r3, [r7, #20]
 800a060:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a064:	691b      	ldr	r3, [r3, #16]
 800a066:	697a      	ldr	r2, [r7, #20]
 800a068:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a06c:	f043 0318 	orr.w	r3, r3, #24
 800a070:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a072:	697b      	ldr	r3, [r7, #20]
 800a074:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a078:	691b      	ldr	r3, [r3, #16]
 800a07a:	697a      	ldr	r2, [r7, #20]
 800a07c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a080:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800a084:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a086:	7afb      	ldrb	r3, [r7, #11]
 800a088:	2b01      	cmp	r3, #1
 800a08a:	d10f      	bne.n	800a0ac <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a08c:	697b      	ldr	r3, [r7, #20]
 800a08e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a092:	461a      	mov	r2, r3
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a098:	697b      	ldr	r3, [r7, #20]
 800a09a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	697a      	ldr	r2, [r7, #20]
 800a0a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a0a6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800a0aa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a0ac:	2300      	movs	r3, #0
}
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	371c      	adds	r7, #28
 800a0b2:	46bd      	mov	sp, r7
 800a0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b8:	4770      	bx	lr
 800a0ba:	bf00      	nop
 800a0bc:	4f54300a 	.word	0x4f54300a

0800a0c0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a0c0:	b480      	push	{r7}
 800a0c2:	b085      	sub	sp, #20
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	3301      	adds	r3, #1
 800a0d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a0d8:	d901      	bls.n	800a0de <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a0da:	2303      	movs	r3, #3
 800a0dc:	e022      	b.n	800a124 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	691b      	ldr	r3, [r3, #16]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	daf2      	bge.n	800a0cc <USB_CoreReset+0xc>

  count = 10U;
 800a0e6:	230a      	movs	r3, #10
 800a0e8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800a0ea:	e002      	b.n	800a0f2 <USB_CoreReset+0x32>
  {
    count--;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	3b01      	subs	r3, #1
 800a0f0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d1f9      	bne.n	800a0ec <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	691b      	ldr	r3, [r3, #16]
 800a0fc:	f043 0201 	orr.w	r2, r3, #1
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	3301      	adds	r3, #1
 800a108:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a110:	d901      	bls.n	800a116 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800a112:	2303      	movs	r3, #3
 800a114:	e006      	b.n	800a124 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	691b      	ldr	r3, [r3, #16]
 800a11a:	f003 0301 	and.w	r3, r3, #1
 800a11e:	2b01      	cmp	r3, #1
 800a120:	d0f0      	beq.n	800a104 <USB_CoreReset+0x44>

  return HAL_OK;
 800a122:	2300      	movs	r3, #0
}
 800a124:	4618      	mov	r0, r3
 800a126:	3714      	adds	r7, #20
 800a128:	46bd      	mov	sp, r7
 800a12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12e:	4770      	bx	lr

0800a130 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a130:	b580      	push	{r7, lr}
 800a132:	b084      	sub	sp, #16
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
 800a138:	460b      	mov	r3, r1
 800a13a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a13c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800a140:	f002 fcca 	bl	800cad8 <USBD_static_malloc>
 800a144:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d109      	bne.n	800a160 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	32b0      	adds	r2, #176	@ 0xb0
 800a156:	2100      	movs	r1, #0
 800a158:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800a15c:	2302      	movs	r3, #2
 800a15e:	e0d4      	b.n	800a30a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800a160:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800a164:	2100      	movs	r1, #0
 800a166:	68f8      	ldr	r0, [r7, #12]
 800a168:	f004 f9d2 	bl	800e510 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	32b0      	adds	r2, #176	@ 0xb0
 800a176:	68f9      	ldr	r1, [r7, #12]
 800a178:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	32b0      	adds	r2, #176	@ 0xb0
 800a186:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	7c1b      	ldrb	r3, [r3, #16]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d138      	bne.n	800a20a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a198:	4b5e      	ldr	r3, [pc, #376]	@ (800a314 <USBD_CDC_Init+0x1e4>)
 800a19a:	7819      	ldrb	r1, [r3, #0]
 800a19c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a1a0:	2202      	movs	r2, #2
 800a1a2:	6878      	ldr	r0, [r7, #4]
 800a1a4:	f002 fb75 	bl	800c892 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a1a8:	4b5a      	ldr	r3, [pc, #360]	@ (800a314 <USBD_CDC_Init+0x1e4>)
 800a1aa:	781b      	ldrb	r3, [r3, #0]
 800a1ac:	f003 020f 	and.w	r2, r3, #15
 800a1b0:	6879      	ldr	r1, [r7, #4]
 800a1b2:	4613      	mov	r3, r2
 800a1b4:	009b      	lsls	r3, r3, #2
 800a1b6:	4413      	add	r3, r2
 800a1b8:	009b      	lsls	r3, r3, #2
 800a1ba:	440b      	add	r3, r1
 800a1bc:	3323      	adds	r3, #35	@ 0x23
 800a1be:	2201      	movs	r2, #1
 800a1c0:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a1c2:	4b55      	ldr	r3, [pc, #340]	@ (800a318 <USBD_CDC_Init+0x1e8>)
 800a1c4:	7819      	ldrb	r1, [r3, #0]
 800a1c6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a1ca:	2202      	movs	r2, #2
 800a1cc:	6878      	ldr	r0, [r7, #4]
 800a1ce:	f002 fb60 	bl	800c892 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a1d2:	4b51      	ldr	r3, [pc, #324]	@ (800a318 <USBD_CDC_Init+0x1e8>)
 800a1d4:	781b      	ldrb	r3, [r3, #0]
 800a1d6:	f003 020f 	and.w	r2, r3, #15
 800a1da:	6879      	ldr	r1, [r7, #4]
 800a1dc:	4613      	mov	r3, r2
 800a1de:	009b      	lsls	r3, r3, #2
 800a1e0:	4413      	add	r3, r2
 800a1e2:	009b      	lsls	r3, r3, #2
 800a1e4:	440b      	add	r3, r1
 800a1e6:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a1ea:	2201      	movs	r2, #1
 800a1ec:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a1ee:	4b4b      	ldr	r3, [pc, #300]	@ (800a31c <USBD_CDC_Init+0x1ec>)
 800a1f0:	781b      	ldrb	r3, [r3, #0]
 800a1f2:	f003 020f 	and.w	r2, r3, #15
 800a1f6:	6879      	ldr	r1, [r7, #4]
 800a1f8:	4613      	mov	r3, r2
 800a1fa:	009b      	lsls	r3, r3, #2
 800a1fc:	4413      	add	r3, r2
 800a1fe:	009b      	lsls	r3, r3, #2
 800a200:	440b      	add	r3, r1
 800a202:	331c      	adds	r3, #28
 800a204:	2210      	movs	r2, #16
 800a206:	601a      	str	r2, [r3, #0]
 800a208:	e035      	b.n	800a276 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a20a:	4b42      	ldr	r3, [pc, #264]	@ (800a314 <USBD_CDC_Init+0x1e4>)
 800a20c:	7819      	ldrb	r1, [r3, #0]
 800a20e:	2340      	movs	r3, #64	@ 0x40
 800a210:	2202      	movs	r2, #2
 800a212:	6878      	ldr	r0, [r7, #4]
 800a214:	f002 fb3d 	bl	800c892 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a218:	4b3e      	ldr	r3, [pc, #248]	@ (800a314 <USBD_CDC_Init+0x1e4>)
 800a21a:	781b      	ldrb	r3, [r3, #0]
 800a21c:	f003 020f 	and.w	r2, r3, #15
 800a220:	6879      	ldr	r1, [r7, #4]
 800a222:	4613      	mov	r3, r2
 800a224:	009b      	lsls	r3, r3, #2
 800a226:	4413      	add	r3, r2
 800a228:	009b      	lsls	r3, r3, #2
 800a22a:	440b      	add	r3, r1
 800a22c:	3323      	adds	r3, #35	@ 0x23
 800a22e:	2201      	movs	r2, #1
 800a230:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a232:	4b39      	ldr	r3, [pc, #228]	@ (800a318 <USBD_CDC_Init+0x1e8>)
 800a234:	7819      	ldrb	r1, [r3, #0]
 800a236:	2340      	movs	r3, #64	@ 0x40
 800a238:	2202      	movs	r2, #2
 800a23a:	6878      	ldr	r0, [r7, #4]
 800a23c:	f002 fb29 	bl	800c892 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a240:	4b35      	ldr	r3, [pc, #212]	@ (800a318 <USBD_CDC_Init+0x1e8>)
 800a242:	781b      	ldrb	r3, [r3, #0]
 800a244:	f003 020f 	and.w	r2, r3, #15
 800a248:	6879      	ldr	r1, [r7, #4]
 800a24a:	4613      	mov	r3, r2
 800a24c:	009b      	lsls	r3, r3, #2
 800a24e:	4413      	add	r3, r2
 800a250:	009b      	lsls	r3, r3, #2
 800a252:	440b      	add	r3, r1
 800a254:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a258:	2201      	movs	r2, #1
 800a25a:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a25c:	4b2f      	ldr	r3, [pc, #188]	@ (800a31c <USBD_CDC_Init+0x1ec>)
 800a25e:	781b      	ldrb	r3, [r3, #0]
 800a260:	f003 020f 	and.w	r2, r3, #15
 800a264:	6879      	ldr	r1, [r7, #4]
 800a266:	4613      	mov	r3, r2
 800a268:	009b      	lsls	r3, r3, #2
 800a26a:	4413      	add	r3, r2
 800a26c:	009b      	lsls	r3, r3, #2
 800a26e:	440b      	add	r3, r1
 800a270:	331c      	adds	r3, #28
 800a272:	2210      	movs	r2, #16
 800a274:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a276:	4b29      	ldr	r3, [pc, #164]	@ (800a31c <USBD_CDC_Init+0x1ec>)
 800a278:	7819      	ldrb	r1, [r3, #0]
 800a27a:	2308      	movs	r3, #8
 800a27c:	2203      	movs	r2, #3
 800a27e:	6878      	ldr	r0, [r7, #4]
 800a280:	f002 fb07 	bl	800c892 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800a284:	4b25      	ldr	r3, [pc, #148]	@ (800a31c <USBD_CDC_Init+0x1ec>)
 800a286:	781b      	ldrb	r3, [r3, #0]
 800a288:	f003 020f 	and.w	r2, r3, #15
 800a28c:	6879      	ldr	r1, [r7, #4]
 800a28e:	4613      	mov	r3, r2
 800a290:	009b      	lsls	r3, r3, #2
 800a292:	4413      	add	r3, r2
 800a294:	009b      	lsls	r3, r3, #2
 800a296:	440b      	add	r3, r1
 800a298:	3323      	adds	r3, #35	@ 0x23
 800a29a:	2201      	movs	r2, #1
 800a29c:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a2ac:	687a      	ldr	r2, [r7, #4]
 800a2ae:	33b0      	adds	r3, #176	@ 0xb0
 800a2b0:	009b      	lsls	r3, r3, #2
 800a2b2:	4413      	add	r3, r2
 800a2b4:	685b      	ldr	r3, [r3, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	2200      	movs	r2, #0
 800a2be:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d101      	bne.n	800a2d8 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800a2d4:	2302      	movs	r3, #2
 800a2d6:	e018      	b.n	800a30a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	7c1b      	ldrb	r3, [r3, #16]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d10a      	bne.n	800a2f6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a2e0:	4b0d      	ldr	r3, [pc, #52]	@ (800a318 <USBD_CDC_Init+0x1e8>)
 800a2e2:	7819      	ldrb	r1, [r3, #0]
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a2ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a2ee:	6878      	ldr	r0, [r7, #4]
 800a2f0:	f002 fbbe 	bl	800ca70 <USBD_LL_PrepareReceive>
 800a2f4:	e008      	b.n	800a308 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a2f6:	4b08      	ldr	r3, [pc, #32]	@ (800a318 <USBD_CDC_Init+0x1e8>)
 800a2f8:	7819      	ldrb	r1, [r3, #0]
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a300:	2340      	movs	r3, #64	@ 0x40
 800a302:	6878      	ldr	r0, [r7, #4]
 800a304:	f002 fbb4 	bl	800ca70 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a308:	2300      	movs	r3, #0
}
 800a30a:	4618      	mov	r0, r3
 800a30c:	3710      	adds	r7, #16
 800a30e:	46bd      	mov	sp, r7
 800a310:	bd80      	pop	{r7, pc}
 800a312:	bf00      	nop
 800a314:	20000143 	.word	0x20000143
 800a318:	20000144 	.word	0x20000144
 800a31c:	20000145 	.word	0x20000145

0800a320 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a320:	b580      	push	{r7, lr}
 800a322:	b082      	sub	sp, #8
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
 800a328:	460b      	mov	r3, r1
 800a32a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800a32c:	4b3a      	ldr	r3, [pc, #232]	@ (800a418 <USBD_CDC_DeInit+0xf8>)
 800a32e:	781b      	ldrb	r3, [r3, #0]
 800a330:	4619      	mov	r1, r3
 800a332:	6878      	ldr	r0, [r7, #4]
 800a334:	f002 fad3 	bl	800c8de <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800a338:	4b37      	ldr	r3, [pc, #220]	@ (800a418 <USBD_CDC_DeInit+0xf8>)
 800a33a:	781b      	ldrb	r3, [r3, #0]
 800a33c:	f003 020f 	and.w	r2, r3, #15
 800a340:	6879      	ldr	r1, [r7, #4]
 800a342:	4613      	mov	r3, r2
 800a344:	009b      	lsls	r3, r3, #2
 800a346:	4413      	add	r3, r2
 800a348:	009b      	lsls	r3, r3, #2
 800a34a:	440b      	add	r3, r1
 800a34c:	3323      	adds	r3, #35	@ 0x23
 800a34e:	2200      	movs	r2, #0
 800a350:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800a352:	4b32      	ldr	r3, [pc, #200]	@ (800a41c <USBD_CDC_DeInit+0xfc>)
 800a354:	781b      	ldrb	r3, [r3, #0]
 800a356:	4619      	mov	r1, r3
 800a358:	6878      	ldr	r0, [r7, #4]
 800a35a:	f002 fac0 	bl	800c8de <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800a35e:	4b2f      	ldr	r3, [pc, #188]	@ (800a41c <USBD_CDC_DeInit+0xfc>)
 800a360:	781b      	ldrb	r3, [r3, #0]
 800a362:	f003 020f 	and.w	r2, r3, #15
 800a366:	6879      	ldr	r1, [r7, #4]
 800a368:	4613      	mov	r3, r2
 800a36a:	009b      	lsls	r3, r3, #2
 800a36c:	4413      	add	r3, r2
 800a36e:	009b      	lsls	r3, r3, #2
 800a370:	440b      	add	r3, r1
 800a372:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a376:	2200      	movs	r2, #0
 800a378:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800a37a:	4b29      	ldr	r3, [pc, #164]	@ (800a420 <USBD_CDC_DeInit+0x100>)
 800a37c:	781b      	ldrb	r3, [r3, #0]
 800a37e:	4619      	mov	r1, r3
 800a380:	6878      	ldr	r0, [r7, #4]
 800a382:	f002 faac 	bl	800c8de <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800a386:	4b26      	ldr	r3, [pc, #152]	@ (800a420 <USBD_CDC_DeInit+0x100>)
 800a388:	781b      	ldrb	r3, [r3, #0]
 800a38a:	f003 020f 	and.w	r2, r3, #15
 800a38e:	6879      	ldr	r1, [r7, #4]
 800a390:	4613      	mov	r3, r2
 800a392:	009b      	lsls	r3, r3, #2
 800a394:	4413      	add	r3, r2
 800a396:	009b      	lsls	r3, r3, #2
 800a398:	440b      	add	r3, r1
 800a39a:	3323      	adds	r3, #35	@ 0x23
 800a39c:	2200      	movs	r2, #0
 800a39e:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800a3a0:	4b1f      	ldr	r3, [pc, #124]	@ (800a420 <USBD_CDC_DeInit+0x100>)
 800a3a2:	781b      	ldrb	r3, [r3, #0]
 800a3a4:	f003 020f 	and.w	r2, r3, #15
 800a3a8:	6879      	ldr	r1, [r7, #4]
 800a3aa:	4613      	mov	r3, r2
 800a3ac:	009b      	lsls	r3, r3, #2
 800a3ae:	4413      	add	r3, r2
 800a3b0:	009b      	lsls	r3, r3, #2
 800a3b2:	440b      	add	r3, r1
 800a3b4:	331c      	adds	r3, #28
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	32b0      	adds	r2, #176	@ 0xb0
 800a3c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d01f      	beq.n	800a40c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a3d2:	687a      	ldr	r2, [r7, #4]
 800a3d4:	33b0      	adds	r3, #176	@ 0xb0
 800a3d6:	009b      	lsls	r3, r3, #2
 800a3d8:	4413      	add	r3, r2
 800a3da:	685b      	ldr	r3, [r3, #4]
 800a3dc:	685b      	ldr	r3, [r3, #4]
 800a3de:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	32b0      	adds	r2, #176	@ 0xb0
 800a3ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	f002 fb80 	bl	800caf4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	32b0      	adds	r2, #176	@ 0xb0
 800a3fe:	2100      	movs	r1, #0
 800a400:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	2200      	movs	r2, #0
 800a408:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a40c:	2300      	movs	r3, #0
}
 800a40e:	4618      	mov	r0, r3
 800a410:	3708      	adds	r7, #8
 800a412:	46bd      	mov	sp, r7
 800a414:	bd80      	pop	{r7, pc}
 800a416:	bf00      	nop
 800a418:	20000143 	.word	0x20000143
 800a41c:	20000144 	.word	0x20000144
 800a420:	20000145 	.word	0x20000145

0800a424 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a424:	b580      	push	{r7, lr}
 800a426:	b086      	sub	sp, #24
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
 800a42c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	32b0      	adds	r2, #176	@ 0xb0
 800a438:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a43c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a43e:	2300      	movs	r3, #0
 800a440:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a442:	2300      	movs	r3, #0
 800a444:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a446:	2300      	movs	r3, #0
 800a448:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a44a:	693b      	ldr	r3, [r7, #16]
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d101      	bne.n	800a454 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800a450:	2303      	movs	r3, #3
 800a452:	e0bf      	b.n	800a5d4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	781b      	ldrb	r3, [r3, #0]
 800a458:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d050      	beq.n	800a502 <USBD_CDC_Setup+0xde>
 800a460:	2b20      	cmp	r3, #32
 800a462:	f040 80af 	bne.w	800a5c4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a466:	683b      	ldr	r3, [r7, #0]
 800a468:	88db      	ldrh	r3, [r3, #6]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d03a      	beq.n	800a4e4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a46e:	683b      	ldr	r3, [r7, #0]
 800a470:	781b      	ldrb	r3, [r3, #0]
 800a472:	b25b      	sxtb	r3, r3
 800a474:	2b00      	cmp	r3, #0
 800a476:	da1b      	bge.n	800a4b0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a47e:	687a      	ldr	r2, [r7, #4]
 800a480:	33b0      	adds	r3, #176	@ 0xb0
 800a482:	009b      	lsls	r3, r3, #2
 800a484:	4413      	add	r3, r2
 800a486:	685b      	ldr	r3, [r3, #4]
 800a488:	689b      	ldr	r3, [r3, #8]
 800a48a:	683a      	ldr	r2, [r7, #0]
 800a48c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800a48e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a490:	683a      	ldr	r2, [r7, #0]
 800a492:	88d2      	ldrh	r2, [r2, #6]
 800a494:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a496:	683b      	ldr	r3, [r7, #0]
 800a498:	88db      	ldrh	r3, [r3, #6]
 800a49a:	2b07      	cmp	r3, #7
 800a49c:	bf28      	it	cs
 800a49e:	2307      	movcs	r3, #7
 800a4a0:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a4a2:	693b      	ldr	r3, [r7, #16]
 800a4a4:	89fa      	ldrh	r2, [r7, #14]
 800a4a6:	4619      	mov	r1, r3
 800a4a8:	6878      	ldr	r0, [r7, #4]
 800a4aa:	f001 fda9 	bl	800c000 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800a4ae:	e090      	b.n	800a5d2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800a4b0:	683b      	ldr	r3, [r7, #0]
 800a4b2:	785a      	ldrb	r2, [r3, #1]
 800a4b4:	693b      	ldr	r3, [r7, #16]
 800a4b6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800a4ba:	683b      	ldr	r3, [r7, #0]
 800a4bc:	88db      	ldrh	r3, [r3, #6]
 800a4be:	2b3f      	cmp	r3, #63	@ 0x3f
 800a4c0:	d803      	bhi.n	800a4ca <USBD_CDC_Setup+0xa6>
 800a4c2:	683b      	ldr	r3, [r7, #0]
 800a4c4:	88db      	ldrh	r3, [r3, #6]
 800a4c6:	b2da      	uxtb	r2, r3
 800a4c8:	e000      	b.n	800a4cc <USBD_CDC_Setup+0xa8>
 800a4ca:	2240      	movs	r2, #64	@ 0x40
 800a4cc:	693b      	ldr	r3, [r7, #16]
 800a4ce:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800a4d2:	6939      	ldr	r1, [r7, #16]
 800a4d4:	693b      	ldr	r3, [r7, #16]
 800a4d6:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800a4da:	461a      	mov	r2, r3
 800a4dc:	6878      	ldr	r0, [r7, #4]
 800a4de:	f001 fdbe 	bl	800c05e <USBD_CtlPrepareRx>
      break;
 800a4e2:	e076      	b.n	800a5d2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a4ea:	687a      	ldr	r2, [r7, #4]
 800a4ec:	33b0      	adds	r3, #176	@ 0xb0
 800a4ee:	009b      	lsls	r3, r3, #2
 800a4f0:	4413      	add	r3, r2
 800a4f2:	685b      	ldr	r3, [r3, #4]
 800a4f4:	689b      	ldr	r3, [r3, #8]
 800a4f6:	683a      	ldr	r2, [r7, #0]
 800a4f8:	7850      	ldrb	r0, [r2, #1]
 800a4fa:	2200      	movs	r2, #0
 800a4fc:	6839      	ldr	r1, [r7, #0]
 800a4fe:	4798      	blx	r3
      break;
 800a500:	e067      	b.n	800a5d2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a502:	683b      	ldr	r3, [r7, #0]
 800a504:	785b      	ldrb	r3, [r3, #1]
 800a506:	2b0b      	cmp	r3, #11
 800a508:	d851      	bhi.n	800a5ae <USBD_CDC_Setup+0x18a>
 800a50a:	a201      	add	r2, pc, #4	@ (adr r2, 800a510 <USBD_CDC_Setup+0xec>)
 800a50c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a510:	0800a541 	.word	0x0800a541
 800a514:	0800a5bd 	.word	0x0800a5bd
 800a518:	0800a5af 	.word	0x0800a5af
 800a51c:	0800a5af 	.word	0x0800a5af
 800a520:	0800a5af 	.word	0x0800a5af
 800a524:	0800a5af 	.word	0x0800a5af
 800a528:	0800a5af 	.word	0x0800a5af
 800a52c:	0800a5af 	.word	0x0800a5af
 800a530:	0800a5af 	.word	0x0800a5af
 800a534:	0800a5af 	.word	0x0800a5af
 800a538:	0800a56b 	.word	0x0800a56b
 800a53c:	0800a595 	.word	0x0800a595
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a546:	b2db      	uxtb	r3, r3
 800a548:	2b03      	cmp	r3, #3
 800a54a:	d107      	bne.n	800a55c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a54c:	f107 030a 	add.w	r3, r7, #10
 800a550:	2202      	movs	r2, #2
 800a552:	4619      	mov	r1, r3
 800a554:	6878      	ldr	r0, [r7, #4]
 800a556:	f001 fd53 	bl	800c000 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a55a:	e032      	b.n	800a5c2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a55c:	6839      	ldr	r1, [r7, #0]
 800a55e:	6878      	ldr	r0, [r7, #4]
 800a560:	f001 fcd1 	bl	800bf06 <USBD_CtlError>
            ret = USBD_FAIL;
 800a564:	2303      	movs	r3, #3
 800a566:	75fb      	strb	r3, [r7, #23]
          break;
 800a568:	e02b      	b.n	800a5c2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a570:	b2db      	uxtb	r3, r3
 800a572:	2b03      	cmp	r3, #3
 800a574:	d107      	bne.n	800a586 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a576:	f107 030d 	add.w	r3, r7, #13
 800a57a:	2201      	movs	r2, #1
 800a57c:	4619      	mov	r1, r3
 800a57e:	6878      	ldr	r0, [r7, #4]
 800a580:	f001 fd3e 	bl	800c000 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a584:	e01d      	b.n	800a5c2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a586:	6839      	ldr	r1, [r7, #0]
 800a588:	6878      	ldr	r0, [r7, #4]
 800a58a:	f001 fcbc 	bl	800bf06 <USBD_CtlError>
            ret = USBD_FAIL;
 800a58e:	2303      	movs	r3, #3
 800a590:	75fb      	strb	r3, [r7, #23]
          break;
 800a592:	e016      	b.n	800a5c2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a59a:	b2db      	uxtb	r3, r3
 800a59c:	2b03      	cmp	r3, #3
 800a59e:	d00f      	beq.n	800a5c0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800a5a0:	6839      	ldr	r1, [r7, #0]
 800a5a2:	6878      	ldr	r0, [r7, #4]
 800a5a4:	f001 fcaf 	bl	800bf06 <USBD_CtlError>
            ret = USBD_FAIL;
 800a5a8:	2303      	movs	r3, #3
 800a5aa:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a5ac:	e008      	b.n	800a5c0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a5ae:	6839      	ldr	r1, [r7, #0]
 800a5b0:	6878      	ldr	r0, [r7, #4]
 800a5b2:	f001 fca8 	bl	800bf06 <USBD_CtlError>
          ret = USBD_FAIL;
 800a5b6:	2303      	movs	r3, #3
 800a5b8:	75fb      	strb	r3, [r7, #23]
          break;
 800a5ba:	e002      	b.n	800a5c2 <USBD_CDC_Setup+0x19e>
          break;
 800a5bc:	bf00      	nop
 800a5be:	e008      	b.n	800a5d2 <USBD_CDC_Setup+0x1ae>
          break;
 800a5c0:	bf00      	nop
      }
      break;
 800a5c2:	e006      	b.n	800a5d2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800a5c4:	6839      	ldr	r1, [r7, #0]
 800a5c6:	6878      	ldr	r0, [r7, #4]
 800a5c8:	f001 fc9d 	bl	800bf06 <USBD_CtlError>
      ret = USBD_FAIL;
 800a5cc:	2303      	movs	r3, #3
 800a5ce:	75fb      	strb	r3, [r7, #23]
      break;
 800a5d0:	bf00      	nop
  }

  return (uint8_t)ret;
 800a5d2:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5d4:	4618      	mov	r0, r3
 800a5d6:	3718      	adds	r7, #24
 800a5d8:	46bd      	mov	sp, r7
 800a5da:	bd80      	pop	{r7, pc}

0800a5dc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b084      	sub	sp, #16
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
 800a5e4:	460b      	mov	r3, r1
 800a5e6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a5ee:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	32b0      	adds	r2, #176	@ 0xb0
 800a5fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d101      	bne.n	800a606 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800a602:	2303      	movs	r3, #3
 800a604:	e065      	b.n	800a6d2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	32b0      	adds	r2, #176	@ 0xb0
 800a610:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a614:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a616:	78fb      	ldrb	r3, [r7, #3]
 800a618:	f003 020f 	and.w	r2, r3, #15
 800a61c:	6879      	ldr	r1, [r7, #4]
 800a61e:	4613      	mov	r3, r2
 800a620:	009b      	lsls	r3, r3, #2
 800a622:	4413      	add	r3, r2
 800a624:	009b      	lsls	r3, r3, #2
 800a626:	440b      	add	r3, r1
 800a628:	3314      	adds	r3, #20
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d02f      	beq.n	800a690 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800a630:	78fb      	ldrb	r3, [r7, #3]
 800a632:	f003 020f 	and.w	r2, r3, #15
 800a636:	6879      	ldr	r1, [r7, #4]
 800a638:	4613      	mov	r3, r2
 800a63a:	009b      	lsls	r3, r3, #2
 800a63c:	4413      	add	r3, r2
 800a63e:	009b      	lsls	r3, r3, #2
 800a640:	440b      	add	r3, r1
 800a642:	3314      	adds	r3, #20
 800a644:	681a      	ldr	r2, [r3, #0]
 800a646:	78fb      	ldrb	r3, [r7, #3]
 800a648:	f003 010f 	and.w	r1, r3, #15
 800a64c:	68f8      	ldr	r0, [r7, #12]
 800a64e:	460b      	mov	r3, r1
 800a650:	00db      	lsls	r3, r3, #3
 800a652:	440b      	add	r3, r1
 800a654:	009b      	lsls	r3, r3, #2
 800a656:	4403      	add	r3, r0
 800a658:	331c      	adds	r3, #28
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	fbb2 f1f3 	udiv	r1, r2, r3
 800a660:	fb01 f303 	mul.w	r3, r1, r3
 800a664:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a666:	2b00      	cmp	r3, #0
 800a668:	d112      	bne.n	800a690 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800a66a:	78fb      	ldrb	r3, [r7, #3]
 800a66c:	f003 020f 	and.w	r2, r3, #15
 800a670:	6879      	ldr	r1, [r7, #4]
 800a672:	4613      	mov	r3, r2
 800a674:	009b      	lsls	r3, r3, #2
 800a676:	4413      	add	r3, r2
 800a678:	009b      	lsls	r3, r3, #2
 800a67a:	440b      	add	r3, r1
 800a67c:	3314      	adds	r3, #20
 800a67e:	2200      	movs	r2, #0
 800a680:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a682:	78f9      	ldrb	r1, [r7, #3]
 800a684:	2300      	movs	r3, #0
 800a686:	2200      	movs	r2, #0
 800a688:	6878      	ldr	r0, [r7, #4]
 800a68a:	f002 f9d0 	bl	800ca2e <USBD_LL_Transmit>
 800a68e:	e01f      	b.n	800a6d0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800a690:	68bb      	ldr	r3, [r7, #8]
 800a692:	2200      	movs	r2, #0
 800a694:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a69e:	687a      	ldr	r2, [r7, #4]
 800a6a0:	33b0      	adds	r3, #176	@ 0xb0
 800a6a2:	009b      	lsls	r3, r3, #2
 800a6a4:	4413      	add	r3, r2
 800a6a6:	685b      	ldr	r3, [r3, #4]
 800a6a8:	691b      	ldr	r3, [r3, #16]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d010      	beq.n	800a6d0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a6b4:	687a      	ldr	r2, [r7, #4]
 800a6b6:	33b0      	adds	r3, #176	@ 0xb0
 800a6b8:	009b      	lsls	r3, r3, #2
 800a6ba:	4413      	add	r3, r2
 800a6bc:	685b      	ldr	r3, [r3, #4]
 800a6be:	691b      	ldr	r3, [r3, #16]
 800a6c0:	68ba      	ldr	r2, [r7, #8]
 800a6c2:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800a6c6:	68ba      	ldr	r2, [r7, #8]
 800a6c8:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800a6cc:	78fa      	ldrb	r2, [r7, #3]
 800a6ce:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a6d0:	2300      	movs	r3, #0
}
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	3710      	adds	r7, #16
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	bd80      	pop	{r7, pc}

0800a6da <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a6da:	b580      	push	{r7, lr}
 800a6dc:	b084      	sub	sp, #16
 800a6de:	af00      	add	r7, sp, #0
 800a6e0:	6078      	str	r0, [r7, #4]
 800a6e2:	460b      	mov	r3, r1
 800a6e4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	32b0      	adds	r2, #176	@ 0xb0
 800a6f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6f4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	32b0      	adds	r2, #176	@ 0xb0
 800a700:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d101      	bne.n	800a70c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a708:	2303      	movs	r3, #3
 800a70a:	e01a      	b.n	800a742 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a70c:	78fb      	ldrb	r3, [r7, #3]
 800a70e:	4619      	mov	r1, r3
 800a710:	6878      	ldr	r0, [r7, #4]
 800a712:	f002 f9ce 	bl	800cab2 <USBD_LL_GetRxDataSize>
 800a716:	4602      	mov	r2, r0
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a724:	687a      	ldr	r2, [r7, #4]
 800a726:	33b0      	adds	r3, #176	@ 0xb0
 800a728:	009b      	lsls	r3, r3, #2
 800a72a:	4413      	add	r3, r2
 800a72c:	685b      	ldr	r3, [r3, #4]
 800a72e:	68db      	ldr	r3, [r3, #12]
 800a730:	68fa      	ldr	r2, [r7, #12]
 800a732:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a736:	68fa      	ldr	r2, [r7, #12]
 800a738:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a73c:	4611      	mov	r1, r2
 800a73e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a740:	2300      	movs	r3, #0
}
 800a742:	4618      	mov	r0, r3
 800a744:	3710      	adds	r7, #16
 800a746:	46bd      	mov	sp, r7
 800a748:	bd80      	pop	{r7, pc}

0800a74a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a74a:	b580      	push	{r7, lr}
 800a74c:	b084      	sub	sp, #16
 800a74e:	af00      	add	r7, sp, #0
 800a750:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	32b0      	adds	r2, #176	@ 0xb0
 800a75c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a760:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	2b00      	cmp	r3, #0
 800a766:	d101      	bne.n	800a76c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a768:	2303      	movs	r3, #3
 800a76a:	e024      	b.n	800a7b6 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a772:	687a      	ldr	r2, [r7, #4]
 800a774:	33b0      	adds	r3, #176	@ 0xb0
 800a776:	009b      	lsls	r3, r3, #2
 800a778:	4413      	add	r3, r2
 800a77a:	685b      	ldr	r3, [r3, #4]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d019      	beq.n	800a7b4 <USBD_CDC_EP0_RxReady+0x6a>
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a786:	2bff      	cmp	r3, #255	@ 0xff
 800a788:	d014      	beq.n	800a7b4 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a790:	687a      	ldr	r2, [r7, #4]
 800a792:	33b0      	adds	r3, #176	@ 0xb0
 800a794:	009b      	lsls	r3, r3, #2
 800a796:	4413      	add	r3, r2
 800a798:	685b      	ldr	r3, [r3, #4]
 800a79a:	689b      	ldr	r3, [r3, #8]
 800a79c:	68fa      	ldr	r2, [r7, #12]
 800a79e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800a7a2:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800a7a4:	68fa      	ldr	r2, [r7, #12]
 800a7a6:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a7aa:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	22ff      	movs	r2, #255	@ 0xff
 800a7b0:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800a7b4:	2300      	movs	r3, #0
}
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	3710      	adds	r7, #16
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	bd80      	pop	{r7, pc}
	...

0800a7c0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a7c0:	b580      	push	{r7, lr}
 800a7c2:	b086      	sub	sp, #24
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a7c8:	2182      	movs	r1, #130	@ 0x82
 800a7ca:	4818      	ldr	r0, [pc, #96]	@ (800a82c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a7cc:	f000 fd62 	bl	800b294 <USBD_GetEpDesc>
 800a7d0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a7d2:	2101      	movs	r1, #1
 800a7d4:	4815      	ldr	r0, [pc, #84]	@ (800a82c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a7d6:	f000 fd5d 	bl	800b294 <USBD_GetEpDesc>
 800a7da:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a7dc:	2181      	movs	r1, #129	@ 0x81
 800a7de:	4813      	ldr	r0, [pc, #76]	@ (800a82c <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a7e0:	f000 fd58 	bl	800b294 <USBD_GetEpDesc>
 800a7e4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a7e6:	697b      	ldr	r3, [r7, #20]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d002      	beq.n	800a7f2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a7ec:	697b      	ldr	r3, [r7, #20]
 800a7ee:	2210      	movs	r2, #16
 800a7f0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a7f2:	693b      	ldr	r3, [r7, #16]
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d006      	beq.n	800a806 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a7f8:	693b      	ldr	r3, [r7, #16]
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a800:	711a      	strb	r2, [r3, #4]
 800a802:	2200      	movs	r2, #0
 800a804:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d006      	beq.n	800a81a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	2200      	movs	r2, #0
 800a810:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a814:	711a      	strb	r2, [r3, #4]
 800a816:	2200      	movs	r2, #0
 800a818:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	2243      	movs	r2, #67	@ 0x43
 800a81e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a820:	4b02      	ldr	r3, [pc, #8]	@ (800a82c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800a822:	4618      	mov	r0, r3
 800a824:	3718      	adds	r7, #24
 800a826:	46bd      	mov	sp, r7
 800a828:	bd80      	pop	{r7, pc}
 800a82a:	bf00      	nop
 800a82c:	20000100 	.word	0x20000100

0800a830 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a830:	b580      	push	{r7, lr}
 800a832:	b086      	sub	sp, #24
 800a834:	af00      	add	r7, sp, #0
 800a836:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a838:	2182      	movs	r1, #130	@ 0x82
 800a83a:	4818      	ldr	r0, [pc, #96]	@ (800a89c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a83c:	f000 fd2a 	bl	800b294 <USBD_GetEpDesc>
 800a840:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a842:	2101      	movs	r1, #1
 800a844:	4815      	ldr	r0, [pc, #84]	@ (800a89c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a846:	f000 fd25 	bl	800b294 <USBD_GetEpDesc>
 800a84a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a84c:	2181      	movs	r1, #129	@ 0x81
 800a84e:	4813      	ldr	r0, [pc, #76]	@ (800a89c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a850:	f000 fd20 	bl	800b294 <USBD_GetEpDesc>
 800a854:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a856:	697b      	ldr	r3, [r7, #20]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d002      	beq.n	800a862 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800a85c:	697b      	ldr	r3, [r7, #20]
 800a85e:	2210      	movs	r2, #16
 800a860:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a862:	693b      	ldr	r3, [r7, #16]
 800a864:	2b00      	cmp	r3, #0
 800a866:	d006      	beq.n	800a876 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a868:	693b      	ldr	r3, [r7, #16]
 800a86a:	2200      	movs	r2, #0
 800a86c:	711a      	strb	r2, [r3, #4]
 800a86e:	2200      	movs	r2, #0
 800a870:	f042 0202 	orr.w	r2, r2, #2
 800a874:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d006      	beq.n	800a88a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	2200      	movs	r2, #0
 800a880:	711a      	strb	r2, [r3, #4]
 800a882:	2200      	movs	r2, #0
 800a884:	f042 0202 	orr.w	r2, r2, #2
 800a888:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	2243      	movs	r2, #67	@ 0x43
 800a88e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a890:	4b02      	ldr	r3, [pc, #8]	@ (800a89c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800a892:	4618      	mov	r0, r3
 800a894:	3718      	adds	r7, #24
 800a896:	46bd      	mov	sp, r7
 800a898:	bd80      	pop	{r7, pc}
 800a89a:	bf00      	nop
 800a89c:	20000100 	.word	0x20000100

0800a8a0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b086      	sub	sp, #24
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a8a8:	2182      	movs	r1, #130	@ 0x82
 800a8aa:	4818      	ldr	r0, [pc, #96]	@ (800a90c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a8ac:	f000 fcf2 	bl	800b294 <USBD_GetEpDesc>
 800a8b0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a8b2:	2101      	movs	r1, #1
 800a8b4:	4815      	ldr	r0, [pc, #84]	@ (800a90c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a8b6:	f000 fced 	bl	800b294 <USBD_GetEpDesc>
 800a8ba:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a8bc:	2181      	movs	r1, #129	@ 0x81
 800a8be:	4813      	ldr	r0, [pc, #76]	@ (800a90c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a8c0:	f000 fce8 	bl	800b294 <USBD_GetEpDesc>
 800a8c4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a8c6:	697b      	ldr	r3, [r7, #20]
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d002      	beq.n	800a8d2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a8cc:	697b      	ldr	r3, [r7, #20]
 800a8ce:	2210      	movs	r2, #16
 800a8d0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a8d2:	693b      	ldr	r3, [r7, #16]
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d006      	beq.n	800a8e6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a8d8:	693b      	ldr	r3, [r7, #16]
 800a8da:	2200      	movs	r2, #0
 800a8dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a8e0:	711a      	strb	r2, [r3, #4]
 800a8e2:	2200      	movs	r2, #0
 800a8e4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d006      	beq.n	800a8fa <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	2200      	movs	r2, #0
 800a8f0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a8f4:	711a      	strb	r2, [r3, #4]
 800a8f6:	2200      	movs	r2, #0
 800a8f8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	2243      	movs	r2, #67	@ 0x43
 800a8fe:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a900:	4b02      	ldr	r3, [pc, #8]	@ (800a90c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800a902:	4618      	mov	r0, r3
 800a904:	3718      	adds	r7, #24
 800a906:	46bd      	mov	sp, r7
 800a908:	bd80      	pop	{r7, pc}
 800a90a:	bf00      	nop
 800a90c:	20000100 	.word	0x20000100

0800a910 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a910:	b480      	push	{r7}
 800a912:	b083      	sub	sp, #12
 800a914:	af00      	add	r7, sp, #0
 800a916:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	220a      	movs	r2, #10
 800a91c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a91e:	4b03      	ldr	r3, [pc, #12]	@ (800a92c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a920:	4618      	mov	r0, r3
 800a922:	370c      	adds	r7, #12
 800a924:	46bd      	mov	sp, r7
 800a926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a92a:	4770      	bx	lr
 800a92c:	200000bc 	.word	0x200000bc

0800a930 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a930:	b480      	push	{r7}
 800a932:	b083      	sub	sp, #12
 800a934:	af00      	add	r7, sp, #0
 800a936:	6078      	str	r0, [r7, #4]
 800a938:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d101      	bne.n	800a944 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a940:	2303      	movs	r3, #3
 800a942:	e009      	b.n	800a958 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a94a:	687a      	ldr	r2, [r7, #4]
 800a94c:	33b0      	adds	r3, #176	@ 0xb0
 800a94e:	009b      	lsls	r3, r3, #2
 800a950:	4413      	add	r3, r2
 800a952:	683a      	ldr	r2, [r7, #0]
 800a954:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800a956:	2300      	movs	r3, #0
}
 800a958:	4618      	mov	r0, r3
 800a95a:	370c      	adds	r7, #12
 800a95c:	46bd      	mov	sp, r7
 800a95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a962:	4770      	bx	lr

0800a964 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a964:	b480      	push	{r7}
 800a966:	b087      	sub	sp, #28
 800a968:	af00      	add	r7, sp, #0
 800a96a:	60f8      	str	r0, [r7, #12]
 800a96c:	60b9      	str	r1, [r7, #8]
 800a96e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	32b0      	adds	r2, #176	@ 0xb0
 800a97a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a97e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a980:	697b      	ldr	r3, [r7, #20]
 800a982:	2b00      	cmp	r3, #0
 800a984:	d101      	bne.n	800a98a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a986:	2303      	movs	r3, #3
 800a988:	e008      	b.n	800a99c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800a98a:	697b      	ldr	r3, [r7, #20]
 800a98c:	68ba      	ldr	r2, [r7, #8]
 800a98e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800a992:	697b      	ldr	r3, [r7, #20]
 800a994:	687a      	ldr	r2, [r7, #4]
 800a996:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800a99a:	2300      	movs	r3, #0
}
 800a99c:	4618      	mov	r0, r3
 800a99e:	371c      	adds	r7, #28
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a6:	4770      	bx	lr

0800a9a8 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a9a8:	b480      	push	{r7}
 800a9aa:	b085      	sub	sp, #20
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	6078      	str	r0, [r7, #4]
 800a9b0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	32b0      	adds	r2, #176	@ 0xb0
 800a9bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9c0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d101      	bne.n	800a9cc <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800a9c8:	2303      	movs	r3, #3
 800a9ca:	e004      	b.n	800a9d6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	683a      	ldr	r2, [r7, #0]
 800a9d0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800a9d4:	2300      	movs	r3, #0
}
 800a9d6:	4618      	mov	r0, r3
 800a9d8:	3714      	adds	r7, #20
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e0:	4770      	bx	lr
	...

0800a9e4 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a9e4:	b580      	push	{r7, lr}
 800a9e6:	b084      	sub	sp, #16
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	32b0      	adds	r2, #176	@ 0xb0
 800a9f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9fa:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800a9fc:	2301      	movs	r3, #1
 800a9fe:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800aa00:	68bb      	ldr	r3, [r7, #8]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d101      	bne.n	800aa0a <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800aa06:	2303      	movs	r3, #3
 800aa08:	e025      	b.n	800aa56 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800aa0a:	68bb      	ldr	r3, [r7, #8]
 800aa0c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d11f      	bne.n	800aa54 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800aa14:	68bb      	ldr	r3, [r7, #8]
 800aa16:	2201      	movs	r2, #1
 800aa18:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800aa1c:	4b10      	ldr	r3, [pc, #64]	@ (800aa60 <USBD_CDC_TransmitPacket+0x7c>)
 800aa1e:	781b      	ldrb	r3, [r3, #0]
 800aa20:	f003 020f 	and.w	r2, r3, #15
 800aa24:	68bb      	ldr	r3, [r7, #8]
 800aa26:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800aa2a:	6878      	ldr	r0, [r7, #4]
 800aa2c:	4613      	mov	r3, r2
 800aa2e:	009b      	lsls	r3, r3, #2
 800aa30:	4413      	add	r3, r2
 800aa32:	009b      	lsls	r3, r3, #2
 800aa34:	4403      	add	r3, r0
 800aa36:	3314      	adds	r3, #20
 800aa38:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800aa3a:	4b09      	ldr	r3, [pc, #36]	@ (800aa60 <USBD_CDC_TransmitPacket+0x7c>)
 800aa3c:	7819      	ldrb	r1, [r3, #0]
 800aa3e:	68bb      	ldr	r3, [r7, #8]
 800aa40:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800aa44:	68bb      	ldr	r3, [r7, #8]
 800aa46:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800aa4a:	6878      	ldr	r0, [r7, #4]
 800aa4c:	f001 ffef 	bl	800ca2e <USBD_LL_Transmit>

    ret = USBD_OK;
 800aa50:	2300      	movs	r3, #0
 800aa52:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800aa54:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa56:	4618      	mov	r0, r3
 800aa58:	3710      	adds	r7, #16
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	bd80      	pop	{r7, pc}
 800aa5e:	bf00      	nop
 800aa60:	20000143 	.word	0x20000143

0800aa64 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800aa64:	b580      	push	{r7, lr}
 800aa66:	b084      	sub	sp, #16
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	32b0      	adds	r2, #176	@ 0xb0
 800aa76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa7a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	32b0      	adds	r2, #176	@ 0xb0
 800aa86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d101      	bne.n	800aa92 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800aa8e:	2303      	movs	r3, #3
 800aa90:	e018      	b.n	800aac4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	7c1b      	ldrb	r3, [r3, #16]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d10a      	bne.n	800aab0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800aa9a:	4b0c      	ldr	r3, [pc, #48]	@ (800aacc <USBD_CDC_ReceivePacket+0x68>)
 800aa9c:	7819      	ldrb	r1, [r3, #0]
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800aaa4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800aaa8:	6878      	ldr	r0, [r7, #4]
 800aaaa:	f001 ffe1 	bl	800ca70 <USBD_LL_PrepareReceive>
 800aaae:	e008      	b.n	800aac2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800aab0:	4b06      	ldr	r3, [pc, #24]	@ (800aacc <USBD_CDC_ReceivePacket+0x68>)
 800aab2:	7819      	ldrb	r1, [r3, #0]
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800aaba:	2340      	movs	r3, #64	@ 0x40
 800aabc:	6878      	ldr	r0, [r7, #4]
 800aabe:	f001 ffd7 	bl	800ca70 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800aac2:	2300      	movs	r3, #0
}
 800aac4:	4618      	mov	r0, r3
 800aac6:	3710      	adds	r7, #16
 800aac8:	46bd      	mov	sp, r7
 800aaca:	bd80      	pop	{r7, pc}
 800aacc:	20000144 	.word	0x20000144

0800aad0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800aad0:	b580      	push	{r7, lr}
 800aad2:	b086      	sub	sp, #24
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	60f8      	str	r0, [r7, #12]
 800aad8:	60b9      	str	r1, [r7, #8]
 800aada:	4613      	mov	r3, r2
 800aadc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d101      	bne.n	800aae8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800aae4:	2303      	movs	r3, #3
 800aae6:	e01f      	b.n	800ab28 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	2200      	movs	r2, #0
 800aaec:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	2200      	movs	r2, #0
 800aafc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ab00:	68bb      	ldr	r3, [r7, #8]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d003      	beq.n	800ab0e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	68ba      	ldr	r2, [r7, #8]
 800ab0a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	2201      	movs	r2, #1
 800ab12:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	79fa      	ldrb	r2, [r7, #7]
 800ab1a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ab1c:	68f8      	ldr	r0, [r7, #12]
 800ab1e:	f001 fe51 	bl	800c7c4 <USBD_LL_Init>
 800ab22:	4603      	mov	r3, r0
 800ab24:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ab26:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab28:	4618      	mov	r0, r3
 800ab2a:	3718      	adds	r7, #24
 800ab2c:	46bd      	mov	sp, r7
 800ab2e:	bd80      	pop	{r7, pc}

0800ab30 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ab30:	b580      	push	{r7, lr}
 800ab32:	b084      	sub	sp, #16
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	6078      	str	r0, [r7, #4]
 800ab38:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ab3e:	683b      	ldr	r3, [r7, #0]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d101      	bne.n	800ab48 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ab44:	2303      	movs	r3, #3
 800ab46:	e025      	b.n	800ab94 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	683a      	ldr	r2, [r7, #0]
 800ab4c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	32ae      	adds	r2, #174	@ 0xae
 800ab5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d00f      	beq.n	800ab84 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	32ae      	adds	r2, #174	@ 0xae
 800ab6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab74:	f107 020e 	add.w	r2, r7, #14
 800ab78:	4610      	mov	r0, r2
 800ab7a:	4798      	blx	r3
 800ab7c:	4602      	mov	r2, r0
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ab8a:	1c5a      	adds	r2, r3, #1
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800ab92:	2300      	movs	r3, #0
}
 800ab94:	4618      	mov	r0, r3
 800ab96:	3710      	adds	r7, #16
 800ab98:	46bd      	mov	sp, r7
 800ab9a:	bd80      	pop	{r7, pc}

0800ab9c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	b082      	sub	sp, #8
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800aba4:	6878      	ldr	r0, [r7, #4]
 800aba6:	f001 fe59 	bl	800c85c <USBD_LL_Start>
 800abaa:	4603      	mov	r3, r0
}
 800abac:	4618      	mov	r0, r3
 800abae:	3708      	adds	r7, #8
 800abb0:	46bd      	mov	sp, r7
 800abb2:	bd80      	pop	{r7, pc}

0800abb4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800abb4:	b480      	push	{r7}
 800abb6:	b083      	sub	sp, #12
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800abbc:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800abbe:	4618      	mov	r0, r3
 800abc0:	370c      	adds	r7, #12
 800abc2:	46bd      	mov	sp, r7
 800abc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc8:	4770      	bx	lr

0800abca <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800abca:	b580      	push	{r7, lr}
 800abcc:	b084      	sub	sp, #16
 800abce:	af00      	add	r7, sp, #0
 800abd0:	6078      	str	r0, [r7, #4]
 800abd2:	460b      	mov	r3, r1
 800abd4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800abd6:	2300      	movs	r3, #0
 800abd8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d009      	beq.n	800abf8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	78fa      	ldrb	r2, [r7, #3]
 800abee:	4611      	mov	r1, r2
 800abf0:	6878      	ldr	r0, [r7, #4]
 800abf2:	4798      	blx	r3
 800abf4:	4603      	mov	r3, r0
 800abf6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800abf8:	7bfb      	ldrb	r3, [r7, #15]
}
 800abfa:	4618      	mov	r0, r3
 800abfc:	3710      	adds	r7, #16
 800abfe:	46bd      	mov	sp, r7
 800ac00:	bd80      	pop	{r7, pc}

0800ac02 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ac02:	b580      	push	{r7, lr}
 800ac04:	b084      	sub	sp, #16
 800ac06:	af00      	add	r7, sp, #0
 800ac08:	6078      	str	r0, [r7, #4]
 800ac0a:	460b      	mov	r3, r1
 800ac0c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ac0e:	2300      	movs	r3, #0
 800ac10:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac18:	685b      	ldr	r3, [r3, #4]
 800ac1a:	78fa      	ldrb	r2, [r7, #3]
 800ac1c:	4611      	mov	r1, r2
 800ac1e:	6878      	ldr	r0, [r7, #4]
 800ac20:	4798      	blx	r3
 800ac22:	4603      	mov	r3, r0
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d001      	beq.n	800ac2c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800ac28:	2303      	movs	r3, #3
 800ac2a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ac2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac2e:	4618      	mov	r0, r3
 800ac30:	3710      	adds	r7, #16
 800ac32:	46bd      	mov	sp, r7
 800ac34:	bd80      	pop	{r7, pc}

0800ac36 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ac36:	b580      	push	{r7, lr}
 800ac38:	b084      	sub	sp, #16
 800ac3a:	af00      	add	r7, sp, #0
 800ac3c:	6078      	str	r0, [r7, #4]
 800ac3e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ac46:	6839      	ldr	r1, [r7, #0]
 800ac48:	4618      	mov	r0, r3
 800ac4a:	f001 f922 	bl	800be92 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	2201      	movs	r2, #1
 800ac52:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800ac5c:	461a      	mov	r2, r3
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ac6a:	f003 031f 	and.w	r3, r3, #31
 800ac6e:	2b02      	cmp	r3, #2
 800ac70:	d01a      	beq.n	800aca8 <USBD_LL_SetupStage+0x72>
 800ac72:	2b02      	cmp	r3, #2
 800ac74:	d822      	bhi.n	800acbc <USBD_LL_SetupStage+0x86>
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d002      	beq.n	800ac80 <USBD_LL_SetupStage+0x4a>
 800ac7a:	2b01      	cmp	r3, #1
 800ac7c:	d00a      	beq.n	800ac94 <USBD_LL_SetupStage+0x5e>
 800ac7e:	e01d      	b.n	800acbc <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ac86:	4619      	mov	r1, r3
 800ac88:	6878      	ldr	r0, [r7, #4]
 800ac8a:	f000 fb77 	bl	800b37c <USBD_StdDevReq>
 800ac8e:	4603      	mov	r3, r0
 800ac90:	73fb      	strb	r3, [r7, #15]
      break;
 800ac92:	e020      	b.n	800acd6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ac9a:	4619      	mov	r1, r3
 800ac9c:	6878      	ldr	r0, [r7, #4]
 800ac9e:	f000 fbdf 	bl	800b460 <USBD_StdItfReq>
 800aca2:	4603      	mov	r3, r0
 800aca4:	73fb      	strb	r3, [r7, #15]
      break;
 800aca6:	e016      	b.n	800acd6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800acae:	4619      	mov	r1, r3
 800acb0:	6878      	ldr	r0, [r7, #4]
 800acb2:	f000 fc41 	bl	800b538 <USBD_StdEPReq>
 800acb6:	4603      	mov	r3, r0
 800acb8:	73fb      	strb	r3, [r7, #15]
      break;
 800acba:	e00c      	b.n	800acd6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800acc2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800acc6:	b2db      	uxtb	r3, r3
 800acc8:	4619      	mov	r1, r3
 800acca:	6878      	ldr	r0, [r7, #4]
 800accc:	f001 fe26 	bl	800c91c <USBD_LL_StallEP>
 800acd0:	4603      	mov	r3, r0
 800acd2:	73fb      	strb	r3, [r7, #15]
      break;
 800acd4:	bf00      	nop
  }

  return ret;
 800acd6:	7bfb      	ldrb	r3, [r7, #15]
}
 800acd8:	4618      	mov	r0, r3
 800acda:	3710      	adds	r7, #16
 800acdc:	46bd      	mov	sp, r7
 800acde:	bd80      	pop	{r7, pc}

0800ace0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ace0:	b580      	push	{r7, lr}
 800ace2:	b086      	sub	sp, #24
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	60f8      	str	r0, [r7, #12]
 800ace8:	460b      	mov	r3, r1
 800acea:	607a      	str	r2, [r7, #4]
 800acec:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800acee:	2300      	movs	r3, #0
 800acf0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800acf2:	7afb      	ldrb	r3, [r7, #11]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d177      	bne.n	800ade8 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800acfe:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ad06:	2b03      	cmp	r3, #3
 800ad08:	f040 80a1 	bne.w	800ae4e <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800ad0c:	693b      	ldr	r3, [r7, #16]
 800ad0e:	685b      	ldr	r3, [r3, #4]
 800ad10:	693a      	ldr	r2, [r7, #16]
 800ad12:	8992      	ldrh	r2, [r2, #12]
 800ad14:	4293      	cmp	r3, r2
 800ad16:	d91c      	bls.n	800ad52 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800ad18:	693b      	ldr	r3, [r7, #16]
 800ad1a:	685b      	ldr	r3, [r3, #4]
 800ad1c:	693a      	ldr	r2, [r7, #16]
 800ad1e:	8992      	ldrh	r2, [r2, #12]
 800ad20:	1a9a      	subs	r2, r3, r2
 800ad22:	693b      	ldr	r3, [r7, #16]
 800ad24:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800ad26:	693b      	ldr	r3, [r7, #16]
 800ad28:	691b      	ldr	r3, [r3, #16]
 800ad2a:	693a      	ldr	r2, [r7, #16]
 800ad2c:	8992      	ldrh	r2, [r2, #12]
 800ad2e:	441a      	add	r2, r3
 800ad30:	693b      	ldr	r3, [r7, #16]
 800ad32:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800ad34:	693b      	ldr	r3, [r7, #16]
 800ad36:	6919      	ldr	r1, [r3, #16]
 800ad38:	693b      	ldr	r3, [r7, #16]
 800ad3a:	899b      	ldrh	r3, [r3, #12]
 800ad3c:	461a      	mov	r2, r3
 800ad3e:	693b      	ldr	r3, [r7, #16]
 800ad40:	685b      	ldr	r3, [r3, #4]
 800ad42:	4293      	cmp	r3, r2
 800ad44:	bf38      	it	cc
 800ad46:	4613      	movcc	r3, r2
 800ad48:	461a      	mov	r2, r3
 800ad4a:	68f8      	ldr	r0, [r7, #12]
 800ad4c:	f001 f9a8 	bl	800c0a0 <USBD_CtlContinueRx>
 800ad50:	e07d      	b.n	800ae4e <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ad58:	f003 031f 	and.w	r3, r3, #31
 800ad5c:	2b02      	cmp	r3, #2
 800ad5e:	d014      	beq.n	800ad8a <USBD_LL_DataOutStage+0xaa>
 800ad60:	2b02      	cmp	r3, #2
 800ad62:	d81d      	bhi.n	800ada0 <USBD_LL_DataOutStage+0xc0>
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d002      	beq.n	800ad6e <USBD_LL_DataOutStage+0x8e>
 800ad68:	2b01      	cmp	r3, #1
 800ad6a:	d003      	beq.n	800ad74 <USBD_LL_DataOutStage+0x94>
 800ad6c:	e018      	b.n	800ada0 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800ad6e:	2300      	movs	r3, #0
 800ad70:	75bb      	strb	r3, [r7, #22]
            break;
 800ad72:	e018      	b.n	800ada6 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ad7a:	b2db      	uxtb	r3, r3
 800ad7c:	4619      	mov	r1, r3
 800ad7e:	68f8      	ldr	r0, [r7, #12]
 800ad80:	f000 fa6e 	bl	800b260 <USBD_CoreFindIF>
 800ad84:	4603      	mov	r3, r0
 800ad86:	75bb      	strb	r3, [r7, #22]
            break;
 800ad88:	e00d      	b.n	800ada6 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ad90:	b2db      	uxtb	r3, r3
 800ad92:	4619      	mov	r1, r3
 800ad94:	68f8      	ldr	r0, [r7, #12]
 800ad96:	f000 fa70 	bl	800b27a <USBD_CoreFindEP>
 800ad9a:	4603      	mov	r3, r0
 800ad9c:	75bb      	strb	r3, [r7, #22]
            break;
 800ad9e:	e002      	b.n	800ada6 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800ada0:	2300      	movs	r3, #0
 800ada2:	75bb      	strb	r3, [r7, #22]
            break;
 800ada4:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800ada6:	7dbb      	ldrb	r3, [r7, #22]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d119      	bne.n	800ade0 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800adb2:	b2db      	uxtb	r3, r3
 800adb4:	2b03      	cmp	r3, #3
 800adb6:	d113      	bne.n	800ade0 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800adb8:	7dba      	ldrb	r2, [r7, #22]
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	32ae      	adds	r2, #174	@ 0xae
 800adbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800adc2:	691b      	ldr	r3, [r3, #16]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d00b      	beq.n	800ade0 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800adc8:	7dba      	ldrb	r2, [r7, #22]
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800add0:	7dba      	ldrb	r2, [r7, #22]
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	32ae      	adds	r2, #174	@ 0xae
 800add6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800adda:	691b      	ldr	r3, [r3, #16]
 800addc:	68f8      	ldr	r0, [r7, #12]
 800adde:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ade0:	68f8      	ldr	r0, [r7, #12]
 800ade2:	f001 f96e 	bl	800c0c2 <USBD_CtlSendStatus>
 800ade6:	e032      	b.n	800ae4e <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800ade8:	7afb      	ldrb	r3, [r7, #11]
 800adea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800adee:	b2db      	uxtb	r3, r3
 800adf0:	4619      	mov	r1, r3
 800adf2:	68f8      	ldr	r0, [r7, #12]
 800adf4:	f000 fa41 	bl	800b27a <USBD_CoreFindEP>
 800adf8:	4603      	mov	r3, r0
 800adfa:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800adfc:	7dbb      	ldrb	r3, [r7, #22]
 800adfe:	2bff      	cmp	r3, #255	@ 0xff
 800ae00:	d025      	beq.n	800ae4e <USBD_LL_DataOutStage+0x16e>
 800ae02:	7dbb      	ldrb	r3, [r7, #22]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d122      	bne.n	800ae4e <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae0e:	b2db      	uxtb	r3, r3
 800ae10:	2b03      	cmp	r3, #3
 800ae12:	d117      	bne.n	800ae44 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800ae14:	7dba      	ldrb	r2, [r7, #22]
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	32ae      	adds	r2, #174	@ 0xae
 800ae1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae1e:	699b      	ldr	r3, [r3, #24]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d00f      	beq.n	800ae44 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800ae24:	7dba      	ldrb	r2, [r7, #22]
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800ae2c:	7dba      	ldrb	r2, [r7, #22]
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	32ae      	adds	r2, #174	@ 0xae
 800ae32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae36:	699b      	ldr	r3, [r3, #24]
 800ae38:	7afa      	ldrb	r2, [r7, #11]
 800ae3a:	4611      	mov	r1, r2
 800ae3c:	68f8      	ldr	r0, [r7, #12]
 800ae3e:	4798      	blx	r3
 800ae40:	4603      	mov	r3, r0
 800ae42:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800ae44:	7dfb      	ldrb	r3, [r7, #23]
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d001      	beq.n	800ae4e <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800ae4a:	7dfb      	ldrb	r3, [r7, #23]
 800ae4c:	e000      	b.n	800ae50 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800ae4e:	2300      	movs	r3, #0
}
 800ae50:	4618      	mov	r0, r3
 800ae52:	3718      	adds	r7, #24
 800ae54:	46bd      	mov	sp, r7
 800ae56:	bd80      	pop	{r7, pc}

0800ae58 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b086      	sub	sp, #24
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	60f8      	str	r0, [r7, #12]
 800ae60:	460b      	mov	r3, r1
 800ae62:	607a      	str	r2, [r7, #4]
 800ae64:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800ae66:	7afb      	ldrb	r3, [r7, #11]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d178      	bne.n	800af5e <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	3314      	adds	r3, #20
 800ae70:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ae78:	2b02      	cmp	r3, #2
 800ae7a:	d163      	bne.n	800af44 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800ae7c:	693b      	ldr	r3, [r7, #16]
 800ae7e:	685b      	ldr	r3, [r3, #4]
 800ae80:	693a      	ldr	r2, [r7, #16]
 800ae82:	8992      	ldrh	r2, [r2, #12]
 800ae84:	4293      	cmp	r3, r2
 800ae86:	d91c      	bls.n	800aec2 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800ae88:	693b      	ldr	r3, [r7, #16]
 800ae8a:	685b      	ldr	r3, [r3, #4]
 800ae8c:	693a      	ldr	r2, [r7, #16]
 800ae8e:	8992      	ldrh	r2, [r2, #12]
 800ae90:	1a9a      	subs	r2, r3, r2
 800ae92:	693b      	ldr	r3, [r7, #16]
 800ae94:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800ae96:	693b      	ldr	r3, [r7, #16]
 800ae98:	691b      	ldr	r3, [r3, #16]
 800ae9a:	693a      	ldr	r2, [r7, #16]
 800ae9c:	8992      	ldrh	r2, [r2, #12]
 800ae9e:	441a      	add	r2, r3
 800aea0:	693b      	ldr	r3, [r7, #16]
 800aea2:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800aea4:	693b      	ldr	r3, [r7, #16]
 800aea6:	6919      	ldr	r1, [r3, #16]
 800aea8:	693b      	ldr	r3, [r7, #16]
 800aeaa:	685b      	ldr	r3, [r3, #4]
 800aeac:	461a      	mov	r2, r3
 800aeae:	68f8      	ldr	r0, [r7, #12]
 800aeb0:	f001 f8c4 	bl	800c03c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aeb4:	2300      	movs	r3, #0
 800aeb6:	2200      	movs	r2, #0
 800aeb8:	2100      	movs	r1, #0
 800aeba:	68f8      	ldr	r0, [r7, #12]
 800aebc:	f001 fdd8 	bl	800ca70 <USBD_LL_PrepareReceive>
 800aec0:	e040      	b.n	800af44 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800aec2:	693b      	ldr	r3, [r7, #16]
 800aec4:	899b      	ldrh	r3, [r3, #12]
 800aec6:	461a      	mov	r2, r3
 800aec8:	693b      	ldr	r3, [r7, #16]
 800aeca:	685b      	ldr	r3, [r3, #4]
 800aecc:	429a      	cmp	r2, r3
 800aece:	d11c      	bne.n	800af0a <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800aed0:	693b      	ldr	r3, [r7, #16]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	693a      	ldr	r2, [r7, #16]
 800aed6:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800aed8:	4293      	cmp	r3, r2
 800aeda:	d316      	bcc.n	800af0a <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800aedc:	693b      	ldr	r3, [r7, #16]
 800aede:	681a      	ldr	r2, [r3, #0]
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800aee6:	429a      	cmp	r2, r3
 800aee8:	d20f      	bcs.n	800af0a <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800aeea:	2200      	movs	r2, #0
 800aeec:	2100      	movs	r1, #0
 800aeee:	68f8      	ldr	r0, [r7, #12]
 800aef0:	f001 f8a4 	bl	800c03c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	2200      	movs	r2, #0
 800aef8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aefc:	2300      	movs	r3, #0
 800aefe:	2200      	movs	r2, #0
 800af00:	2100      	movs	r1, #0
 800af02:	68f8      	ldr	r0, [r7, #12]
 800af04:	f001 fdb4 	bl	800ca70 <USBD_LL_PrepareReceive>
 800af08:	e01c      	b.n	800af44 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af10:	b2db      	uxtb	r3, r3
 800af12:	2b03      	cmp	r3, #3
 800af14:	d10f      	bne.n	800af36 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af1c:	68db      	ldr	r3, [r3, #12]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d009      	beq.n	800af36 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	2200      	movs	r2, #0
 800af26:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af30:	68db      	ldr	r3, [r3, #12]
 800af32:	68f8      	ldr	r0, [r7, #12]
 800af34:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800af36:	2180      	movs	r1, #128	@ 0x80
 800af38:	68f8      	ldr	r0, [r7, #12]
 800af3a:	f001 fcef 	bl	800c91c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800af3e:	68f8      	ldr	r0, [r7, #12]
 800af40:	f001 f8d2 	bl	800c0e8 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d03a      	beq.n	800afc4 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800af4e:	68f8      	ldr	r0, [r7, #12]
 800af50:	f7ff fe30 	bl	800abb4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	2200      	movs	r2, #0
 800af58:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800af5c:	e032      	b.n	800afc4 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800af5e:	7afb      	ldrb	r3, [r7, #11]
 800af60:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800af64:	b2db      	uxtb	r3, r3
 800af66:	4619      	mov	r1, r3
 800af68:	68f8      	ldr	r0, [r7, #12]
 800af6a:	f000 f986 	bl	800b27a <USBD_CoreFindEP>
 800af6e:	4603      	mov	r3, r0
 800af70:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800af72:	7dfb      	ldrb	r3, [r7, #23]
 800af74:	2bff      	cmp	r3, #255	@ 0xff
 800af76:	d025      	beq.n	800afc4 <USBD_LL_DataInStage+0x16c>
 800af78:	7dfb      	ldrb	r3, [r7, #23]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d122      	bne.n	800afc4 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af84:	b2db      	uxtb	r3, r3
 800af86:	2b03      	cmp	r3, #3
 800af88:	d11c      	bne.n	800afc4 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800af8a:	7dfa      	ldrb	r2, [r7, #23]
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	32ae      	adds	r2, #174	@ 0xae
 800af90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af94:	695b      	ldr	r3, [r3, #20]
 800af96:	2b00      	cmp	r3, #0
 800af98:	d014      	beq.n	800afc4 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800af9a:	7dfa      	ldrb	r2, [r7, #23]
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800afa2:	7dfa      	ldrb	r2, [r7, #23]
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	32ae      	adds	r2, #174	@ 0xae
 800afa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800afac:	695b      	ldr	r3, [r3, #20]
 800afae:	7afa      	ldrb	r2, [r7, #11]
 800afb0:	4611      	mov	r1, r2
 800afb2:	68f8      	ldr	r0, [r7, #12]
 800afb4:	4798      	blx	r3
 800afb6:	4603      	mov	r3, r0
 800afb8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800afba:	7dbb      	ldrb	r3, [r7, #22]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d001      	beq.n	800afc4 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800afc0:	7dbb      	ldrb	r3, [r7, #22]
 800afc2:	e000      	b.n	800afc6 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800afc4:	2300      	movs	r3, #0
}
 800afc6:	4618      	mov	r0, r3
 800afc8:	3718      	adds	r7, #24
 800afca:	46bd      	mov	sp, r7
 800afcc:	bd80      	pop	{r7, pc}

0800afce <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800afce:	b580      	push	{r7, lr}
 800afd0:	b084      	sub	sp, #16
 800afd2:	af00      	add	r7, sp, #0
 800afd4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800afd6:	2300      	movs	r3, #0
 800afd8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	2201      	movs	r2, #1
 800afde:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	2200      	movs	r2, #0
 800afe6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	2200      	movs	r2, #0
 800afee:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	2200      	movs	r2, #0
 800aff4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	2200      	movs	r2, #0
 800affc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b006:	2b00      	cmp	r3, #0
 800b008:	d014      	beq.n	800b034 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b010:	685b      	ldr	r3, [r3, #4]
 800b012:	2b00      	cmp	r3, #0
 800b014:	d00e      	beq.n	800b034 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b01c:	685b      	ldr	r3, [r3, #4]
 800b01e:	687a      	ldr	r2, [r7, #4]
 800b020:	6852      	ldr	r2, [r2, #4]
 800b022:	b2d2      	uxtb	r2, r2
 800b024:	4611      	mov	r1, r2
 800b026:	6878      	ldr	r0, [r7, #4]
 800b028:	4798      	blx	r3
 800b02a:	4603      	mov	r3, r0
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d001      	beq.n	800b034 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800b030:	2303      	movs	r3, #3
 800b032:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b034:	2340      	movs	r3, #64	@ 0x40
 800b036:	2200      	movs	r2, #0
 800b038:	2100      	movs	r1, #0
 800b03a:	6878      	ldr	r0, [r7, #4]
 800b03c:	f001 fc29 	bl	800c892 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	2201      	movs	r2, #1
 800b044:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	2240      	movs	r2, #64	@ 0x40
 800b04c:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b050:	2340      	movs	r3, #64	@ 0x40
 800b052:	2200      	movs	r2, #0
 800b054:	2180      	movs	r1, #128	@ 0x80
 800b056:	6878      	ldr	r0, [r7, #4]
 800b058:	f001 fc1b 	bl	800c892 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	2201      	movs	r2, #1
 800b060:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	2240      	movs	r2, #64	@ 0x40
 800b068:	841a      	strh	r2, [r3, #32]

  return ret;
 800b06a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b06c:	4618      	mov	r0, r3
 800b06e:	3710      	adds	r7, #16
 800b070:	46bd      	mov	sp, r7
 800b072:	bd80      	pop	{r7, pc}

0800b074 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b074:	b480      	push	{r7}
 800b076:	b083      	sub	sp, #12
 800b078:	af00      	add	r7, sp, #0
 800b07a:	6078      	str	r0, [r7, #4]
 800b07c:	460b      	mov	r3, r1
 800b07e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	78fa      	ldrb	r2, [r7, #3]
 800b084:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b086:	2300      	movs	r3, #0
}
 800b088:	4618      	mov	r0, r3
 800b08a:	370c      	adds	r7, #12
 800b08c:	46bd      	mov	sp, r7
 800b08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b092:	4770      	bx	lr

0800b094 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b094:	b480      	push	{r7}
 800b096:	b083      	sub	sp, #12
 800b098:	af00      	add	r7, sp, #0
 800b09a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0a2:	b2db      	uxtb	r3, r3
 800b0a4:	2b04      	cmp	r3, #4
 800b0a6:	d006      	beq.n	800b0b6 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0ae:	b2da      	uxtb	r2, r3
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	2204      	movs	r2, #4
 800b0ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800b0be:	2300      	movs	r3, #0
}
 800b0c0:	4618      	mov	r0, r3
 800b0c2:	370c      	adds	r7, #12
 800b0c4:	46bd      	mov	sp, r7
 800b0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ca:	4770      	bx	lr

0800b0cc <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b0cc:	b480      	push	{r7}
 800b0ce:	b083      	sub	sp, #12
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0da:	b2db      	uxtb	r3, r3
 800b0dc:	2b04      	cmp	r3, #4
 800b0de:	d106      	bne.n	800b0ee <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800b0e6:	b2da      	uxtb	r2, r3
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800b0ee:	2300      	movs	r3, #0
}
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	370c      	adds	r7, #12
 800b0f4:	46bd      	mov	sp, r7
 800b0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fa:	4770      	bx	lr

0800b0fc <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b0fc:	b580      	push	{r7, lr}
 800b0fe:	b082      	sub	sp, #8
 800b100:	af00      	add	r7, sp, #0
 800b102:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b10a:	b2db      	uxtb	r3, r3
 800b10c:	2b03      	cmp	r3, #3
 800b10e:	d110      	bne.n	800b132 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b116:	2b00      	cmp	r3, #0
 800b118:	d00b      	beq.n	800b132 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b120:	69db      	ldr	r3, [r3, #28]
 800b122:	2b00      	cmp	r3, #0
 800b124:	d005      	beq.n	800b132 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b12c:	69db      	ldr	r3, [r3, #28]
 800b12e:	6878      	ldr	r0, [r7, #4]
 800b130:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800b132:	2300      	movs	r3, #0
}
 800b134:	4618      	mov	r0, r3
 800b136:	3708      	adds	r7, #8
 800b138:	46bd      	mov	sp, r7
 800b13a:	bd80      	pop	{r7, pc}

0800b13c <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b13c:	b580      	push	{r7, lr}
 800b13e:	b082      	sub	sp, #8
 800b140:	af00      	add	r7, sp, #0
 800b142:	6078      	str	r0, [r7, #4]
 800b144:	460b      	mov	r3, r1
 800b146:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	32ae      	adds	r2, #174	@ 0xae
 800b152:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d101      	bne.n	800b15e <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800b15a:	2303      	movs	r3, #3
 800b15c:	e01c      	b.n	800b198 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b164:	b2db      	uxtb	r3, r3
 800b166:	2b03      	cmp	r3, #3
 800b168:	d115      	bne.n	800b196 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	32ae      	adds	r2, #174	@ 0xae
 800b174:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b178:	6a1b      	ldr	r3, [r3, #32]
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d00b      	beq.n	800b196 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	32ae      	adds	r2, #174	@ 0xae
 800b188:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b18c:	6a1b      	ldr	r3, [r3, #32]
 800b18e:	78fa      	ldrb	r2, [r7, #3]
 800b190:	4611      	mov	r1, r2
 800b192:	6878      	ldr	r0, [r7, #4]
 800b194:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b196:	2300      	movs	r3, #0
}
 800b198:	4618      	mov	r0, r3
 800b19a:	3708      	adds	r7, #8
 800b19c:	46bd      	mov	sp, r7
 800b19e:	bd80      	pop	{r7, pc}

0800b1a0 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	b082      	sub	sp, #8
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	6078      	str	r0, [r7, #4]
 800b1a8:	460b      	mov	r3, r1
 800b1aa:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	32ae      	adds	r2, #174	@ 0xae
 800b1b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d101      	bne.n	800b1c2 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800b1be:	2303      	movs	r3, #3
 800b1c0:	e01c      	b.n	800b1fc <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b1c8:	b2db      	uxtb	r3, r3
 800b1ca:	2b03      	cmp	r3, #3
 800b1cc:	d115      	bne.n	800b1fa <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	32ae      	adds	r2, #174	@ 0xae
 800b1d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d00b      	beq.n	800b1fa <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	32ae      	adds	r2, #174	@ 0xae
 800b1ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1f2:	78fa      	ldrb	r2, [r7, #3]
 800b1f4:	4611      	mov	r1, r2
 800b1f6:	6878      	ldr	r0, [r7, #4]
 800b1f8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b1fa:	2300      	movs	r3, #0
}
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	3708      	adds	r7, #8
 800b200:	46bd      	mov	sp, r7
 800b202:	bd80      	pop	{r7, pc}

0800b204 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b204:	b480      	push	{r7}
 800b206:	b083      	sub	sp, #12
 800b208:	af00      	add	r7, sp, #0
 800b20a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b20c:	2300      	movs	r3, #0
}
 800b20e:	4618      	mov	r0, r3
 800b210:	370c      	adds	r7, #12
 800b212:	46bd      	mov	sp, r7
 800b214:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b218:	4770      	bx	lr

0800b21a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b21a:	b580      	push	{r7, lr}
 800b21c:	b084      	sub	sp, #16
 800b21e:	af00      	add	r7, sp, #0
 800b220:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800b222:	2300      	movs	r3, #0
 800b224:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	2201      	movs	r2, #1
 800b22a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b234:	2b00      	cmp	r3, #0
 800b236:	d00e      	beq.n	800b256 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b23e:	685b      	ldr	r3, [r3, #4]
 800b240:	687a      	ldr	r2, [r7, #4]
 800b242:	6852      	ldr	r2, [r2, #4]
 800b244:	b2d2      	uxtb	r2, r2
 800b246:	4611      	mov	r1, r2
 800b248:	6878      	ldr	r0, [r7, #4]
 800b24a:	4798      	blx	r3
 800b24c:	4603      	mov	r3, r0
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d001      	beq.n	800b256 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800b252:	2303      	movs	r3, #3
 800b254:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b256:	7bfb      	ldrb	r3, [r7, #15]
}
 800b258:	4618      	mov	r0, r3
 800b25a:	3710      	adds	r7, #16
 800b25c:	46bd      	mov	sp, r7
 800b25e:	bd80      	pop	{r7, pc}

0800b260 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b260:	b480      	push	{r7}
 800b262:	b083      	sub	sp, #12
 800b264:	af00      	add	r7, sp, #0
 800b266:	6078      	str	r0, [r7, #4]
 800b268:	460b      	mov	r3, r1
 800b26a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b26c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b26e:	4618      	mov	r0, r3
 800b270:	370c      	adds	r7, #12
 800b272:	46bd      	mov	sp, r7
 800b274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b278:	4770      	bx	lr

0800b27a <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b27a:	b480      	push	{r7}
 800b27c:	b083      	sub	sp, #12
 800b27e:	af00      	add	r7, sp, #0
 800b280:	6078      	str	r0, [r7, #4]
 800b282:	460b      	mov	r3, r1
 800b284:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b286:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b288:	4618      	mov	r0, r3
 800b28a:	370c      	adds	r7, #12
 800b28c:	46bd      	mov	sp, r7
 800b28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b292:	4770      	bx	lr

0800b294 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800b294:	b580      	push	{r7, lr}
 800b296:	b086      	sub	sp, #24
 800b298:	af00      	add	r7, sp, #0
 800b29a:	6078      	str	r0, [r7, #4]
 800b29c:	460b      	mov	r3, r1
 800b29e:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	885b      	ldrh	r3, [r3, #2]
 800b2b0:	b29b      	uxth	r3, r3
 800b2b2:	68fa      	ldr	r2, [r7, #12]
 800b2b4:	7812      	ldrb	r2, [r2, #0]
 800b2b6:	4293      	cmp	r3, r2
 800b2b8:	d91f      	bls.n	800b2fa <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	781b      	ldrb	r3, [r3, #0]
 800b2be:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800b2c0:	e013      	b.n	800b2ea <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800b2c2:	f107 030a 	add.w	r3, r7, #10
 800b2c6:	4619      	mov	r1, r3
 800b2c8:	6978      	ldr	r0, [r7, #20]
 800b2ca:	f000 f81b 	bl	800b304 <USBD_GetNextDesc>
 800b2ce:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b2d0:	697b      	ldr	r3, [r7, #20]
 800b2d2:	785b      	ldrb	r3, [r3, #1]
 800b2d4:	2b05      	cmp	r3, #5
 800b2d6:	d108      	bne.n	800b2ea <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800b2d8:	697b      	ldr	r3, [r7, #20]
 800b2da:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800b2dc:	693b      	ldr	r3, [r7, #16]
 800b2de:	789b      	ldrb	r3, [r3, #2]
 800b2e0:	78fa      	ldrb	r2, [r7, #3]
 800b2e2:	429a      	cmp	r2, r3
 800b2e4:	d008      	beq.n	800b2f8 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800b2e6:	2300      	movs	r3, #0
 800b2e8:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	885b      	ldrh	r3, [r3, #2]
 800b2ee:	b29a      	uxth	r2, r3
 800b2f0:	897b      	ldrh	r3, [r7, #10]
 800b2f2:	429a      	cmp	r2, r3
 800b2f4:	d8e5      	bhi.n	800b2c2 <USBD_GetEpDesc+0x2e>
 800b2f6:	e000      	b.n	800b2fa <USBD_GetEpDesc+0x66>
          break;
 800b2f8:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800b2fa:	693b      	ldr	r3, [r7, #16]
}
 800b2fc:	4618      	mov	r0, r3
 800b2fe:	3718      	adds	r7, #24
 800b300:	46bd      	mov	sp, r7
 800b302:	bd80      	pop	{r7, pc}

0800b304 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b304:	b480      	push	{r7}
 800b306:	b085      	sub	sp, #20
 800b308:	af00      	add	r7, sp, #0
 800b30a:	6078      	str	r0, [r7, #4]
 800b30c:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800b312:	683b      	ldr	r3, [r7, #0]
 800b314:	881b      	ldrh	r3, [r3, #0]
 800b316:	68fa      	ldr	r2, [r7, #12]
 800b318:	7812      	ldrb	r2, [r2, #0]
 800b31a:	4413      	add	r3, r2
 800b31c:	b29a      	uxth	r2, r3
 800b31e:	683b      	ldr	r3, [r7, #0]
 800b320:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	781b      	ldrb	r3, [r3, #0]
 800b326:	461a      	mov	r2, r3
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	4413      	add	r3, r2
 800b32c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b32e:	68fb      	ldr	r3, [r7, #12]
}
 800b330:	4618      	mov	r0, r3
 800b332:	3714      	adds	r7, #20
 800b334:	46bd      	mov	sp, r7
 800b336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33a:	4770      	bx	lr

0800b33c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b33c:	b480      	push	{r7}
 800b33e:	b087      	sub	sp, #28
 800b340:	af00      	add	r7, sp, #0
 800b342:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b348:	697b      	ldr	r3, [r7, #20]
 800b34a:	781b      	ldrb	r3, [r3, #0]
 800b34c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b34e:	697b      	ldr	r3, [r7, #20]
 800b350:	3301      	adds	r3, #1
 800b352:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b354:	697b      	ldr	r3, [r7, #20]
 800b356:	781b      	ldrb	r3, [r3, #0]
 800b358:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b35a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800b35e:	021b      	lsls	r3, r3, #8
 800b360:	b21a      	sxth	r2, r3
 800b362:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b366:	4313      	orrs	r3, r2
 800b368:	b21b      	sxth	r3, r3
 800b36a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b36c:	89fb      	ldrh	r3, [r7, #14]
}
 800b36e:	4618      	mov	r0, r3
 800b370:	371c      	adds	r7, #28
 800b372:	46bd      	mov	sp, r7
 800b374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b378:	4770      	bx	lr
	...

0800b37c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b37c:	b580      	push	{r7, lr}
 800b37e:	b084      	sub	sp, #16
 800b380:	af00      	add	r7, sp, #0
 800b382:	6078      	str	r0, [r7, #4]
 800b384:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b386:	2300      	movs	r3, #0
 800b388:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b38a:	683b      	ldr	r3, [r7, #0]
 800b38c:	781b      	ldrb	r3, [r3, #0]
 800b38e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b392:	2b40      	cmp	r3, #64	@ 0x40
 800b394:	d005      	beq.n	800b3a2 <USBD_StdDevReq+0x26>
 800b396:	2b40      	cmp	r3, #64	@ 0x40
 800b398:	d857      	bhi.n	800b44a <USBD_StdDevReq+0xce>
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d00f      	beq.n	800b3be <USBD_StdDevReq+0x42>
 800b39e:	2b20      	cmp	r3, #32
 800b3a0:	d153      	bne.n	800b44a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	32ae      	adds	r2, #174	@ 0xae
 800b3ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3b0:	689b      	ldr	r3, [r3, #8]
 800b3b2:	6839      	ldr	r1, [r7, #0]
 800b3b4:	6878      	ldr	r0, [r7, #4]
 800b3b6:	4798      	blx	r3
 800b3b8:	4603      	mov	r3, r0
 800b3ba:	73fb      	strb	r3, [r7, #15]
      break;
 800b3bc:	e04a      	b.n	800b454 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b3be:	683b      	ldr	r3, [r7, #0]
 800b3c0:	785b      	ldrb	r3, [r3, #1]
 800b3c2:	2b09      	cmp	r3, #9
 800b3c4:	d83b      	bhi.n	800b43e <USBD_StdDevReq+0xc2>
 800b3c6:	a201      	add	r2, pc, #4	@ (adr r2, 800b3cc <USBD_StdDevReq+0x50>)
 800b3c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3cc:	0800b421 	.word	0x0800b421
 800b3d0:	0800b435 	.word	0x0800b435
 800b3d4:	0800b43f 	.word	0x0800b43f
 800b3d8:	0800b42b 	.word	0x0800b42b
 800b3dc:	0800b43f 	.word	0x0800b43f
 800b3e0:	0800b3ff 	.word	0x0800b3ff
 800b3e4:	0800b3f5 	.word	0x0800b3f5
 800b3e8:	0800b43f 	.word	0x0800b43f
 800b3ec:	0800b417 	.word	0x0800b417
 800b3f0:	0800b409 	.word	0x0800b409
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b3f4:	6839      	ldr	r1, [r7, #0]
 800b3f6:	6878      	ldr	r0, [r7, #4]
 800b3f8:	f000 fa3e 	bl	800b878 <USBD_GetDescriptor>
          break;
 800b3fc:	e024      	b.n	800b448 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b3fe:	6839      	ldr	r1, [r7, #0]
 800b400:	6878      	ldr	r0, [r7, #4]
 800b402:	f000 fba3 	bl	800bb4c <USBD_SetAddress>
          break;
 800b406:	e01f      	b.n	800b448 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b408:	6839      	ldr	r1, [r7, #0]
 800b40a:	6878      	ldr	r0, [r7, #4]
 800b40c:	f000 fbe2 	bl	800bbd4 <USBD_SetConfig>
 800b410:	4603      	mov	r3, r0
 800b412:	73fb      	strb	r3, [r7, #15]
          break;
 800b414:	e018      	b.n	800b448 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b416:	6839      	ldr	r1, [r7, #0]
 800b418:	6878      	ldr	r0, [r7, #4]
 800b41a:	f000 fc85 	bl	800bd28 <USBD_GetConfig>
          break;
 800b41e:	e013      	b.n	800b448 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b420:	6839      	ldr	r1, [r7, #0]
 800b422:	6878      	ldr	r0, [r7, #4]
 800b424:	f000 fcb6 	bl	800bd94 <USBD_GetStatus>
          break;
 800b428:	e00e      	b.n	800b448 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b42a:	6839      	ldr	r1, [r7, #0]
 800b42c:	6878      	ldr	r0, [r7, #4]
 800b42e:	f000 fce5 	bl	800bdfc <USBD_SetFeature>
          break;
 800b432:	e009      	b.n	800b448 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b434:	6839      	ldr	r1, [r7, #0]
 800b436:	6878      	ldr	r0, [r7, #4]
 800b438:	f000 fd09 	bl	800be4e <USBD_ClrFeature>
          break;
 800b43c:	e004      	b.n	800b448 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800b43e:	6839      	ldr	r1, [r7, #0]
 800b440:	6878      	ldr	r0, [r7, #4]
 800b442:	f000 fd60 	bl	800bf06 <USBD_CtlError>
          break;
 800b446:	bf00      	nop
      }
      break;
 800b448:	e004      	b.n	800b454 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800b44a:	6839      	ldr	r1, [r7, #0]
 800b44c:	6878      	ldr	r0, [r7, #4]
 800b44e:	f000 fd5a 	bl	800bf06 <USBD_CtlError>
      break;
 800b452:	bf00      	nop
  }

  return ret;
 800b454:	7bfb      	ldrb	r3, [r7, #15]
}
 800b456:	4618      	mov	r0, r3
 800b458:	3710      	adds	r7, #16
 800b45a:	46bd      	mov	sp, r7
 800b45c:	bd80      	pop	{r7, pc}
 800b45e:	bf00      	nop

0800b460 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b460:	b580      	push	{r7, lr}
 800b462:	b084      	sub	sp, #16
 800b464:	af00      	add	r7, sp, #0
 800b466:	6078      	str	r0, [r7, #4]
 800b468:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b46a:	2300      	movs	r3, #0
 800b46c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b46e:	683b      	ldr	r3, [r7, #0]
 800b470:	781b      	ldrb	r3, [r3, #0]
 800b472:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b476:	2b40      	cmp	r3, #64	@ 0x40
 800b478:	d005      	beq.n	800b486 <USBD_StdItfReq+0x26>
 800b47a:	2b40      	cmp	r3, #64	@ 0x40
 800b47c:	d852      	bhi.n	800b524 <USBD_StdItfReq+0xc4>
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d001      	beq.n	800b486 <USBD_StdItfReq+0x26>
 800b482:	2b20      	cmp	r3, #32
 800b484:	d14e      	bne.n	800b524 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b48c:	b2db      	uxtb	r3, r3
 800b48e:	3b01      	subs	r3, #1
 800b490:	2b02      	cmp	r3, #2
 800b492:	d840      	bhi.n	800b516 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b494:	683b      	ldr	r3, [r7, #0]
 800b496:	889b      	ldrh	r3, [r3, #4]
 800b498:	b2db      	uxtb	r3, r3
 800b49a:	2b01      	cmp	r3, #1
 800b49c:	d836      	bhi.n	800b50c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b49e:	683b      	ldr	r3, [r7, #0]
 800b4a0:	889b      	ldrh	r3, [r3, #4]
 800b4a2:	b2db      	uxtb	r3, r3
 800b4a4:	4619      	mov	r1, r3
 800b4a6:	6878      	ldr	r0, [r7, #4]
 800b4a8:	f7ff feda 	bl	800b260 <USBD_CoreFindIF>
 800b4ac:	4603      	mov	r3, r0
 800b4ae:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b4b0:	7bbb      	ldrb	r3, [r7, #14]
 800b4b2:	2bff      	cmp	r3, #255	@ 0xff
 800b4b4:	d01d      	beq.n	800b4f2 <USBD_StdItfReq+0x92>
 800b4b6:	7bbb      	ldrb	r3, [r7, #14]
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d11a      	bne.n	800b4f2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b4bc:	7bba      	ldrb	r2, [r7, #14]
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	32ae      	adds	r2, #174	@ 0xae
 800b4c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4c6:	689b      	ldr	r3, [r3, #8]
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d00f      	beq.n	800b4ec <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800b4cc:	7bba      	ldrb	r2, [r7, #14]
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b4d4:	7bba      	ldrb	r2, [r7, #14]
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	32ae      	adds	r2, #174	@ 0xae
 800b4da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4de:	689b      	ldr	r3, [r3, #8]
 800b4e0:	6839      	ldr	r1, [r7, #0]
 800b4e2:	6878      	ldr	r0, [r7, #4]
 800b4e4:	4798      	blx	r3
 800b4e6:	4603      	mov	r3, r0
 800b4e8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b4ea:	e004      	b.n	800b4f6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800b4ec:	2303      	movs	r3, #3
 800b4ee:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b4f0:	e001      	b.n	800b4f6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800b4f2:	2303      	movs	r3, #3
 800b4f4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b4f6:	683b      	ldr	r3, [r7, #0]
 800b4f8:	88db      	ldrh	r3, [r3, #6]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d110      	bne.n	800b520 <USBD_StdItfReq+0xc0>
 800b4fe:	7bfb      	ldrb	r3, [r7, #15]
 800b500:	2b00      	cmp	r3, #0
 800b502:	d10d      	bne.n	800b520 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b504:	6878      	ldr	r0, [r7, #4]
 800b506:	f000 fddc 	bl	800c0c2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b50a:	e009      	b.n	800b520 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800b50c:	6839      	ldr	r1, [r7, #0]
 800b50e:	6878      	ldr	r0, [r7, #4]
 800b510:	f000 fcf9 	bl	800bf06 <USBD_CtlError>
          break;
 800b514:	e004      	b.n	800b520 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800b516:	6839      	ldr	r1, [r7, #0]
 800b518:	6878      	ldr	r0, [r7, #4]
 800b51a:	f000 fcf4 	bl	800bf06 <USBD_CtlError>
          break;
 800b51e:	e000      	b.n	800b522 <USBD_StdItfReq+0xc2>
          break;
 800b520:	bf00      	nop
      }
      break;
 800b522:	e004      	b.n	800b52e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800b524:	6839      	ldr	r1, [r7, #0]
 800b526:	6878      	ldr	r0, [r7, #4]
 800b528:	f000 fced 	bl	800bf06 <USBD_CtlError>
      break;
 800b52c:	bf00      	nop
  }

  return ret;
 800b52e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b530:	4618      	mov	r0, r3
 800b532:	3710      	adds	r7, #16
 800b534:	46bd      	mov	sp, r7
 800b536:	bd80      	pop	{r7, pc}

0800b538 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b538:	b580      	push	{r7, lr}
 800b53a:	b084      	sub	sp, #16
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	6078      	str	r0, [r7, #4]
 800b540:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b542:	2300      	movs	r3, #0
 800b544:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800b546:	683b      	ldr	r3, [r7, #0]
 800b548:	889b      	ldrh	r3, [r3, #4]
 800b54a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b54c:	683b      	ldr	r3, [r7, #0]
 800b54e:	781b      	ldrb	r3, [r3, #0]
 800b550:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b554:	2b40      	cmp	r3, #64	@ 0x40
 800b556:	d007      	beq.n	800b568 <USBD_StdEPReq+0x30>
 800b558:	2b40      	cmp	r3, #64	@ 0x40
 800b55a:	f200 8181 	bhi.w	800b860 <USBD_StdEPReq+0x328>
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d02a      	beq.n	800b5b8 <USBD_StdEPReq+0x80>
 800b562:	2b20      	cmp	r3, #32
 800b564:	f040 817c 	bne.w	800b860 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b568:	7bbb      	ldrb	r3, [r7, #14]
 800b56a:	4619      	mov	r1, r3
 800b56c:	6878      	ldr	r0, [r7, #4]
 800b56e:	f7ff fe84 	bl	800b27a <USBD_CoreFindEP>
 800b572:	4603      	mov	r3, r0
 800b574:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b576:	7b7b      	ldrb	r3, [r7, #13]
 800b578:	2bff      	cmp	r3, #255	@ 0xff
 800b57a:	f000 8176 	beq.w	800b86a <USBD_StdEPReq+0x332>
 800b57e:	7b7b      	ldrb	r3, [r7, #13]
 800b580:	2b00      	cmp	r3, #0
 800b582:	f040 8172 	bne.w	800b86a <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800b586:	7b7a      	ldrb	r2, [r7, #13]
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b58e:	7b7a      	ldrb	r2, [r7, #13]
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	32ae      	adds	r2, #174	@ 0xae
 800b594:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b598:	689b      	ldr	r3, [r3, #8]
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	f000 8165 	beq.w	800b86a <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b5a0:	7b7a      	ldrb	r2, [r7, #13]
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	32ae      	adds	r2, #174	@ 0xae
 800b5a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b5aa:	689b      	ldr	r3, [r3, #8]
 800b5ac:	6839      	ldr	r1, [r7, #0]
 800b5ae:	6878      	ldr	r0, [r7, #4]
 800b5b0:	4798      	blx	r3
 800b5b2:	4603      	mov	r3, r0
 800b5b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b5b6:	e158      	b.n	800b86a <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b5b8:	683b      	ldr	r3, [r7, #0]
 800b5ba:	785b      	ldrb	r3, [r3, #1]
 800b5bc:	2b03      	cmp	r3, #3
 800b5be:	d008      	beq.n	800b5d2 <USBD_StdEPReq+0x9a>
 800b5c0:	2b03      	cmp	r3, #3
 800b5c2:	f300 8147 	bgt.w	800b854 <USBD_StdEPReq+0x31c>
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	f000 809b 	beq.w	800b702 <USBD_StdEPReq+0x1ca>
 800b5cc:	2b01      	cmp	r3, #1
 800b5ce:	d03c      	beq.n	800b64a <USBD_StdEPReq+0x112>
 800b5d0:	e140      	b.n	800b854 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b5d8:	b2db      	uxtb	r3, r3
 800b5da:	2b02      	cmp	r3, #2
 800b5dc:	d002      	beq.n	800b5e4 <USBD_StdEPReq+0xac>
 800b5de:	2b03      	cmp	r3, #3
 800b5e0:	d016      	beq.n	800b610 <USBD_StdEPReq+0xd8>
 800b5e2:	e02c      	b.n	800b63e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b5e4:	7bbb      	ldrb	r3, [r7, #14]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d00d      	beq.n	800b606 <USBD_StdEPReq+0xce>
 800b5ea:	7bbb      	ldrb	r3, [r7, #14]
 800b5ec:	2b80      	cmp	r3, #128	@ 0x80
 800b5ee:	d00a      	beq.n	800b606 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b5f0:	7bbb      	ldrb	r3, [r7, #14]
 800b5f2:	4619      	mov	r1, r3
 800b5f4:	6878      	ldr	r0, [r7, #4]
 800b5f6:	f001 f991 	bl	800c91c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b5fa:	2180      	movs	r1, #128	@ 0x80
 800b5fc:	6878      	ldr	r0, [r7, #4]
 800b5fe:	f001 f98d 	bl	800c91c <USBD_LL_StallEP>
 800b602:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b604:	e020      	b.n	800b648 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800b606:	6839      	ldr	r1, [r7, #0]
 800b608:	6878      	ldr	r0, [r7, #4]
 800b60a:	f000 fc7c 	bl	800bf06 <USBD_CtlError>
              break;
 800b60e:	e01b      	b.n	800b648 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b610:	683b      	ldr	r3, [r7, #0]
 800b612:	885b      	ldrh	r3, [r3, #2]
 800b614:	2b00      	cmp	r3, #0
 800b616:	d10e      	bne.n	800b636 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b618:	7bbb      	ldrb	r3, [r7, #14]
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d00b      	beq.n	800b636 <USBD_StdEPReq+0xfe>
 800b61e:	7bbb      	ldrb	r3, [r7, #14]
 800b620:	2b80      	cmp	r3, #128	@ 0x80
 800b622:	d008      	beq.n	800b636 <USBD_StdEPReq+0xfe>
 800b624:	683b      	ldr	r3, [r7, #0]
 800b626:	88db      	ldrh	r3, [r3, #6]
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d104      	bne.n	800b636 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b62c:	7bbb      	ldrb	r3, [r7, #14]
 800b62e:	4619      	mov	r1, r3
 800b630:	6878      	ldr	r0, [r7, #4]
 800b632:	f001 f973 	bl	800c91c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b636:	6878      	ldr	r0, [r7, #4]
 800b638:	f000 fd43 	bl	800c0c2 <USBD_CtlSendStatus>

              break;
 800b63c:	e004      	b.n	800b648 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800b63e:	6839      	ldr	r1, [r7, #0]
 800b640:	6878      	ldr	r0, [r7, #4]
 800b642:	f000 fc60 	bl	800bf06 <USBD_CtlError>
              break;
 800b646:	bf00      	nop
          }
          break;
 800b648:	e109      	b.n	800b85e <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b650:	b2db      	uxtb	r3, r3
 800b652:	2b02      	cmp	r3, #2
 800b654:	d002      	beq.n	800b65c <USBD_StdEPReq+0x124>
 800b656:	2b03      	cmp	r3, #3
 800b658:	d016      	beq.n	800b688 <USBD_StdEPReq+0x150>
 800b65a:	e04b      	b.n	800b6f4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b65c:	7bbb      	ldrb	r3, [r7, #14]
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d00d      	beq.n	800b67e <USBD_StdEPReq+0x146>
 800b662:	7bbb      	ldrb	r3, [r7, #14]
 800b664:	2b80      	cmp	r3, #128	@ 0x80
 800b666:	d00a      	beq.n	800b67e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b668:	7bbb      	ldrb	r3, [r7, #14]
 800b66a:	4619      	mov	r1, r3
 800b66c:	6878      	ldr	r0, [r7, #4]
 800b66e:	f001 f955 	bl	800c91c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b672:	2180      	movs	r1, #128	@ 0x80
 800b674:	6878      	ldr	r0, [r7, #4]
 800b676:	f001 f951 	bl	800c91c <USBD_LL_StallEP>
 800b67a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b67c:	e040      	b.n	800b700 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800b67e:	6839      	ldr	r1, [r7, #0]
 800b680:	6878      	ldr	r0, [r7, #4]
 800b682:	f000 fc40 	bl	800bf06 <USBD_CtlError>
              break;
 800b686:	e03b      	b.n	800b700 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b688:	683b      	ldr	r3, [r7, #0]
 800b68a:	885b      	ldrh	r3, [r3, #2]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d136      	bne.n	800b6fe <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b690:	7bbb      	ldrb	r3, [r7, #14]
 800b692:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b696:	2b00      	cmp	r3, #0
 800b698:	d004      	beq.n	800b6a4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b69a:	7bbb      	ldrb	r3, [r7, #14]
 800b69c:	4619      	mov	r1, r3
 800b69e:	6878      	ldr	r0, [r7, #4]
 800b6a0:	f001 f95b 	bl	800c95a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b6a4:	6878      	ldr	r0, [r7, #4]
 800b6a6:	f000 fd0c 	bl	800c0c2 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b6aa:	7bbb      	ldrb	r3, [r7, #14]
 800b6ac:	4619      	mov	r1, r3
 800b6ae:	6878      	ldr	r0, [r7, #4]
 800b6b0:	f7ff fde3 	bl	800b27a <USBD_CoreFindEP>
 800b6b4:	4603      	mov	r3, r0
 800b6b6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b6b8:	7b7b      	ldrb	r3, [r7, #13]
 800b6ba:	2bff      	cmp	r3, #255	@ 0xff
 800b6bc:	d01f      	beq.n	800b6fe <USBD_StdEPReq+0x1c6>
 800b6be:	7b7b      	ldrb	r3, [r7, #13]
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d11c      	bne.n	800b6fe <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800b6c4:	7b7a      	ldrb	r2, [r7, #13]
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b6cc:	7b7a      	ldrb	r2, [r7, #13]
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	32ae      	adds	r2, #174	@ 0xae
 800b6d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6d6:	689b      	ldr	r3, [r3, #8]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d010      	beq.n	800b6fe <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b6dc:	7b7a      	ldrb	r2, [r7, #13]
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	32ae      	adds	r2, #174	@ 0xae
 800b6e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6e6:	689b      	ldr	r3, [r3, #8]
 800b6e8:	6839      	ldr	r1, [r7, #0]
 800b6ea:	6878      	ldr	r0, [r7, #4]
 800b6ec:	4798      	blx	r3
 800b6ee:	4603      	mov	r3, r0
 800b6f0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800b6f2:	e004      	b.n	800b6fe <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800b6f4:	6839      	ldr	r1, [r7, #0]
 800b6f6:	6878      	ldr	r0, [r7, #4]
 800b6f8:	f000 fc05 	bl	800bf06 <USBD_CtlError>
              break;
 800b6fc:	e000      	b.n	800b700 <USBD_StdEPReq+0x1c8>
              break;
 800b6fe:	bf00      	nop
          }
          break;
 800b700:	e0ad      	b.n	800b85e <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b708:	b2db      	uxtb	r3, r3
 800b70a:	2b02      	cmp	r3, #2
 800b70c:	d002      	beq.n	800b714 <USBD_StdEPReq+0x1dc>
 800b70e:	2b03      	cmp	r3, #3
 800b710:	d033      	beq.n	800b77a <USBD_StdEPReq+0x242>
 800b712:	e099      	b.n	800b848 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b714:	7bbb      	ldrb	r3, [r7, #14]
 800b716:	2b00      	cmp	r3, #0
 800b718:	d007      	beq.n	800b72a <USBD_StdEPReq+0x1f2>
 800b71a:	7bbb      	ldrb	r3, [r7, #14]
 800b71c:	2b80      	cmp	r3, #128	@ 0x80
 800b71e:	d004      	beq.n	800b72a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800b720:	6839      	ldr	r1, [r7, #0]
 800b722:	6878      	ldr	r0, [r7, #4]
 800b724:	f000 fbef 	bl	800bf06 <USBD_CtlError>
                break;
 800b728:	e093      	b.n	800b852 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b72a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	da0b      	bge.n	800b74a <USBD_StdEPReq+0x212>
 800b732:	7bbb      	ldrb	r3, [r7, #14]
 800b734:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b738:	4613      	mov	r3, r2
 800b73a:	009b      	lsls	r3, r3, #2
 800b73c:	4413      	add	r3, r2
 800b73e:	009b      	lsls	r3, r3, #2
 800b740:	3310      	adds	r3, #16
 800b742:	687a      	ldr	r2, [r7, #4]
 800b744:	4413      	add	r3, r2
 800b746:	3304      	adds	r3, #4
 800b748:	e00b      	b.n	800b762 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b74a:	7bbb      	ldrb	r3, [r7, #14]
 800b74c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b750:	4613      	mov	r3, r2
 800b752:	009b      	lsls	r3, r3, #2
 800b754:	4413      	add	r3, r2
 800b756:	009b      	lsls	r3, r3, #2
 800b758:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b75c:	687a      	ldr	r2, [r7, #4]
 800b75e:	4413      	add	r3, r2
 800b760:	3304      	adds	r3, #4
 800b762:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b764:	68bb      	ldr	r3, [r7, #8]
 800b766:	2200      	movs	r2, #0
 800b768:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b76a:	68bb      	ldr	r3, [r7, #8]
 800b76c:	330e      	adds	r3, #14
 800b76e:	2202      	movs	r2, #2
 800b770:	4619      	mov	r1, r3
 800b772:	6878      	ldr	r0, [r7, #4]
 800b774:	f000 fc44 	bl	800c000 <USBD_CtlSendData>
              break;
 800b778:	e06b      	b.n	800b852 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b77a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	da11      	bge.n	800b7a6 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b782:	7bbb      	ldrb	r3, [r7, #14]
 800b784:	f003 020f 	and.w	r2, r3, #15
 800b788:	6879      	ldr	r1, [r7, #4]
 800b78a:	4613      	mov	r3, r2
 800b78c:	009b      	lsls	r3, r3, #2
 800b78e:	4413      	add	r3, r2
 800b790:	009b      	lsls	r3, r3, #2
 800b792:	440b      	add	r3, r1
 800b794:	3323      	adds	r3, #35	@ 0x23
 800b796:	781b      	ldrb	r3, [r3, #0]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d117      	bne.n	800b7cc <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800b79c:	6839      	ldr	r1, [r7, #0]
 800b79e:	6878      	ldr	r0, [r7, #4]
 800b7a0:	f000 fbb1 	bl	800bf06 <USBD_CtlError>
                  break;
 800b7a4:	e055      	b.n	800b852 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b7a6:	7bbb      	ldrb	r3, [r7, #14]
 800b7a8:	f003 020f 	and.w	r2, r3, #15
 800b7ac:	6879      	ldr	r1, [r7, #4]
 800b7ae:	4613      	mov	r3, r2
 800b7b0:	009b      	lsls	r3, r3, #2
 800b7b2:	4413      	add	r3, r2
 800b7b4:	009b      	lsls	r3, r3, #2
 800b7b6:	440b      	add	r3, r1
 800b7b8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800b7bc:	781b      	ldrb	r3, [r3, #0]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d104      	bne.n	800b7cc <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800b7c2:	6839      	ldr	r1, [r7, #0]
 800b7c4:	6878      	ldr	r0, [r7, #4]
 800b7c6:	f000 fb9e 	bl	800bf06 <USBD_CtlError>
                  break;
 800b7ca:	e042      	b.n	800b852 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b7cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	da0b      	bge.n	800b7ec <USBD_StdEPReq+0x2b4>
 800b7d4:	7bbb      	ldrb	r3, [r7, #14]
 800b7d6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b7da:	4613      	mov	r3, r2
 800b7dc:	009b      	lsls	r3, r3, #2
 800b7de:	4413      	add	r3, r2
 800b7e0:	009b      	lsls	r3, r3, #2
 800b7e2:	3310      	adds	r3, #16
 800b7e4:	687a      	ldr	r2, [r7, #4]
 800b7e6:	4413      	add	r3, r2
 800b7e8:	3304      	adds	r3, #4
 800b7ea:	e00b      	b.n	800b804 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b7ec:	7bbb      	ldrb	r3, [r7, #14]
 800b7ee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b7f2:	4613      	mov	r3, r2
 800b7f4:	009b      	lsls	r3, r3, #2
 800b7f6:	4413      	add	r3, r2
 800b7f8:	009b      	lsls	r3, r3, #2
 800b7fa:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b7fe:	687a      	ldr	r2, [r7, #4]
 800b800:	4413      	add	r3, r2
 800b802:	3304      	adds	r3, #4
 800b804:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b806:	7bbb      	ldrb	r3, [r7, #14]
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d002      	beq.n	800b812 <USBD_StdEPReq+0x2da>
 800b80c:	7bbb      	ldrb	r3, [r7, #14]
 800b80e:	2b80      	cmp	r3, #128	@ 0x80
 800b810:	d103      	bne.n	800b81a <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800b812:	68bb      	ldr	r3, [r7, #8]
 800b814:	2200      	movs	r2, #0
 800b816:	739a      	strb	r2, [r3, #14]
 800b818:	e00e      	b.n	800b838 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b81a:	7bbb      	ldrb	r3, [r7, #14]
 800b81c:	4619      	mov	r1, r3
 800b81e:	6878      	ldr	r0, [r7, #4]
 800b820:	f001 f8ba 	bl	800c998 <USBD_LL_IsStallEP>
 800b824:	4603      	mov	r3, r0
 800b826:	2b00      	cmp	r3, #0
 800b828:	d003      	beq.n	800b832 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800b82a:	68bb      	ldr	r3, [r7, #8]
 800b82c:	2201      	movs	r2, #1
 800b82e:	739a      	strb	r2, [r3, #14]
 800b830:	e002      	b.n	800b838 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800b832:	68bb      	ldr	r3, [r7, #8]
 800b834:	2200      	movs	r2, #0
 800b836:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b838:	68bb      	ldr	r3, [r7, #8]
 800b83a:	330e      	adds	r3, #14
 800b83c:	2202      	movs	r2, #2
 800b83e:	4619      	mov	r1, r3
 800b840:	6878      	ldr	r0, [r7, #4]
 800b842:	f000 fbdd 	bl	800c000 <USBD_CtlSendData>
              break;
 800b846:	e004      	b.n	800b852 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800b848:	6839      	ldr	r1, [r7, #0]
 800b84a:	6878      	ldr	r0, [r7, #4]
 800b84c:	f000 fb5b 	bl	800bf06 <USBD_CtlError>
              break;
 800b850:	bf00      	nop
          }
          break;
 800b852:	e004      	b.n	800b85e <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800b854:	6839      	ldr	r1, [r7, #0]
 800b856:	6878      	ldr	r0, [r7, #4]
 800b858:	f000 fb55 	bl	800bf06 <USBD_CtlError>
          break;
 800b85c:	bf00      	nop
      }
      break;
 800b85e:	e005      	b.n	800b86c <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800b860:	6839      	ldr	r1, [r7, #0]
 800b862:	6878      	ldr	r0, [r7, #4]
 800b864:	f000 fb4f 	bl	800bf06 <USBD_CtlError>
      break;
 800b868:	e000      	b.n	800b86c <USBD_StdEPReq+0x334>
      break;
 800b86a:	bf00      	nop
  }

  return ret;
 800b86c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b86e:	4618      	mov	r0, r3
 800b870:	3710      	adds	r7, #16
 800b872:	46bd      	mov	sp, r7
 800b874:	bd80      	pop	{r7, pc}
	...

0800b878 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b878:	b580      	push	{r7, lr}
 800b87a:	b084      	sub	sp, #16
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
 800b880:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b882:	2300      	movs	r3, #0
 800b884:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b886:	2300      	movs	r3, #0
 800b888:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b88a:	2300      	movs	r3, #0
 800b88c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b88e:	683b      	ldr	r3, [r7, #0]
 800b890:	885b      	ldrh	r3, [r3, #2]
 800b892:	0a1b      	lsrs	r3, r3, #8
 800b894:	b29b      	uxth	r3, r3
 800b896:	3b01      	subs	r3, #1
 800b898:	2b06      	cmp	r3, #6
 800b89a:	f200 8128 	bhi.w	800baee <USBD_GetDescriptor+0x276>
 800b89e:	a201      	add	r2, pc, #4	@ (adr r2, 800b8a4 <USBD_GetDescriptor+0x2c>)
 800b8a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8a4:	0800b8c1 	.word	0x0800b8c1
 800b8a8:	0800b8d9 	.word	0x0800b8d9
 800b8ac:	0800b919 	.word	0x0800b919
 800b8b0:	0800baef 	.word	0x0800baef
 800b8b4:	0800baef 	.word	0x0800baef
 800b8b8:	0800ba8f 	.word	0x0800ba8f
 800b8bc:	0800babb 	.word	0x0800babb
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	687a      	ldr	r2, [r7, #4]
 800b8ca:	7c12      	ldrb	r2, [r2, #16]
 800b8cc:	f107 0108 	add.w	r1, r7, #8
 800b8d0:	4610      	mov	r0, r2
 800b8d2:	4798      	blx	r3
 800b8d4:	60f8      	str	r0, [r7, #12]
      break;
 800b8d6:	e112      	b.n	800bafe <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	7c1b      	ldrb	r3, [r3, #16]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d10d      	bne.n	800b8fc <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b8e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b8e8:	f107 0208 	add.w	r2, r7, #8
 800b8ec:	4610      	mov	r0, r2
 800b8ee:	4798      	blx	r3
 800b8f0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	3301      	adds	r3, #1
 800b8f6:	2202      	movs	r2, #2
 800b8f8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b8fa:	e100      	b.n	800bafe <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b904:	f107 0208 	add.w	r2, r7, #8
 800b908:	4610      	mov	r0, r2
 800b90a:	4798      	blx	r3
 800b90c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	3301      	adds	r3, #1
 800b912:	2202      	movs	r2, #2
 800b914:	701a      	strb	r2, [r3, #0]
      break;
 800b916:	e0f2      	b.n	800bafe <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b918:	683b      	ldr	r3, [r7, #0]
 800b91a:	885b      	ldrh	r3, [r3, #2]
 800b91c:	b2db      	uxtb	r3, r3
 800b91e:	2b05      	cmp	r3, #5
 800b920:	f200 80ac 	bhi.w	800ba7c <USBD_GetDescriptor+0x204>
 800b924:	a201      	add	r2, pc, #4	@ (adr r2, 800b92c <USBD_GetDescriptor+0xb4>)
 800b926:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b92a:	bf00      	nop
 800b92c:	0800b945 	.word	0x0800b945
 800b930:	0800b979 	.word	0x0800b979
 800b934:	0800b9ad 	.word	0x0800b9ad
 800b938:	0800b9e1 	.word	0x0800b9e1
 800b93c:	0800ba15 	.word	0x0800ba15
 800b940:	0800ba49 	.word	0x0800ba49
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b94a:	685b      	ldr	r3, [r3, #4]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d00b      	beq.n	800b968 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b956:	685b      	ldr	r3, [r3, #4]
 800b958:	687a      	ldr	r2, [r7, #4]
 800b95a:	7c12      	ldrb	r2, [r2, #16]
 800b95c:	f107 0108 	add.w	r1, r7, #8
 800b960:	4610      	mov	r0, r2
 800b962:	4798      	blx	r3
 800b964:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b966:	e091      	b.n	800ba8c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b968:	6839      	ldr	r1, [r7, #0]
 800b96a:	6878      	ldr	r0, [r7, #4]
 800b96c:	f000 facb 	bl	800bf06 <USBD_CtlError>
            err++;
 800b970:	7afb      	ldrb	r3, [r7, #11]
 800b972:	3301      	adds	r3, #1
 800b974:	72fb      	strb	r3, [r7, #11]
          break;
 800b976:	e089      	b.n	800ba8c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b97e:	689b      	ldr	r3, [r3, #8]
 800b980:	2b00      	cmp	r3, #0
 800b982:	d00b      	beq.n	800b99c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b98a:	689b      	ldr	r3, [r3, #8]
 800b98c:	687a      	ldr	r2, [r7, #4]
 800b98e:	7c12      	ldrb	r2, [r2, #16]
 800b990:	f107 0108 	add.w	r1, r7, #8
 800b994:	4610      	mov	r0, r2
 800b996:	4798      	blx	r3
 800b998:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b99a:	e077      	b.n	800ba8c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b99c:	6839      	ldr	r1, [r7, #0]
 800b99e:	6878      	ldr	r0, [r7, #4]
 800b9a0:	f000 fab1 	bl	800bf06 <USBD_CtlError>
            err++;
 800b9a4:	7afb      	ldrb	r3, [r7, #11]
 800b9a6:	3301      	adds	r3, #1
 800b9a8:	72fb      	strb	r3, [r7, #11]
          break;
 800b9aa:	e06f      	b.n	800ba8c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b9b2:	68db      	ldr	r3, [r3, #12]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d00b      	beq.n	800b9d0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b9be:	68db      	ldr	r3, [r3, #12]
 800b9c0:	687a      	ldr	r2, [r7, #4]
 800b9c2:	7c12      	ldrb	r2, [r2, #16]
 800b9c4:	f107 0108 	add.w	r1, r7, #8
 800b9c8:	4610      	mov	r0, r2
 800b9ca:	4798      	blx	r3
 800b9cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b9ce:	e05d      	b.n	800ba8c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b9d0:	6839      	ldr	r1, [r7, #0]
 800b9d2:	6878      	ldr	r0, [r7, #4]
 800b9d4:	f000 fa97 	bl	800bf06 <USBD_CtlError>
            err++;
 800b9d8:	7afb      	ldrb	r3, [r7, #11]
 800b9da:	3301      	adds	r3, #1
 800b9dc:	72fb      	strb	r3, [r7, #11]
          break;
 800b9de:	e055      	b.n	800ba8c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b9e6:	691b      	ldr	r3, [r3, #16]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d00b      	beq.n	800ba04 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b9f2:	691b      	ldr	r3, [r3, #16]
 800b9f4:	687a      	ldr	r2, [r7, #4]
 800b9f6:	7c12      	ldrb	r2, [r2, #16]
 800b9f8:	f107 0108 	add.w	r1, r7, #8
 800b9fc:	4610      	mov	r0, r2
 800b9fe:	4798      	blx	r3
 800ba00:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ba02:	e043      	b.n	800ba8c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ba04:	6839      	ldr	r1, [r7, #0]
 800ba06:	6878      	ldr	r0, [r7, #4]
 800ba08:	f000 fa7d 	bl	800bf06 <USBD_CtlError>
            err++;
 800ba0c:	7afb      	ldrb	r3, [r7, #11]
 800ba0e:	3301      	adds	r3, #1
 800ba10:	72fb      	strb	r3, [r7, #11]
          break;
 800ba12:	e03b      	b.n	800ba8c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba1a:	695b      	ldr	r3, [r3, #20]
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d00b      	beq.n	800ba38 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba26:	695b      	ldr	r3, [r3, #20]
 800ba28:	687a      	ldr	r2, [r7, #4]
 800ba2a:	7c12      	ldrb	r2, [r2, #16]
 800ba2c:	f107 0108 	add.w	r1, r7, #8
 800ba30:	4610      	mov	r0, r2
 800ba32:	4798      	blx	r3
 800ba34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ba36:	e029      	b.n	800ba8c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ba38:	6839      	ldr	r1, [r7, #0]
 800ba3a:	6878      	ldr	r0, [r7, #4]
 800ba3c:	f000 fa63 	bl	800bf06 <USBD_CtlError>
            err++;
 800ba40:	7afb      	ldrb	r3, [r7, #11]
 800ba42:	3301      	adds	r3, #1
 800ba44:	72fb      	strb	r3, [r7, #11]
          break;
 800ba46:	e021      	b.n	800ba8c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba4e:	699b      	ldr	r3, [r3, #24]
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d00b      	beq.n	800ba6c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba5a:	699b      	ldr	r3, [r3, #24]
 800ba5c:	687a      	ldr	r2, [r7, #4]
 800ba5e:	7c12      	ldrb	r2, [r2, #16]
 800ba60:	f107 0108 	add.w	r1, r7, #8
 800ba64:	4610      	mov	r0, r2
 800ba66:	4798      	blx	r3
 800ba68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ba6a:	e00f      	b.n	800ba8c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ba6c:	6839      	ldr	r1, [r7, #0]
 800ba6e:	6878      	ldr	r0, [r7, #4]
 800ba70:	f000 fa49 	bl	800bf06 <USBD_CtlError>
            err++;
 800ba74:	7afb      	ldrb	r3, [r7, #11]
 800ba76:	3301      	adds	r3, #1
 800ba78:	72fb      	strb	r3, [r7, #11]
          break;
 800ba7a:	e007      	b.n	800ba8c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800ba7c:	6839      	ldr	r1, [r7, #0]
 800ba7e:	6878      	ldr	r0, [r7, #4]
 800ba80:	f000 fa41 	bl	800bf06 <USBD_CtlError>
          err++;
 800ba84:	7afb      	ldrb	r3, [r7, #11]
 800ba86:	3301      	adds	r3, #1
 800ba88:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800ba8a:	bf00      	nop
      }
      break;
 800ba8c:	e037      	b.n	800bafe <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	7c1b      	ldrb	r3, [r3, #16]
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d109      	bne.n	800baaa <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ba9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba9e:	f107 0208 	add.w	r2, r7, #8
 800baa2:	4610      	mov	r0, r2
 800baa4:	4798      	blx	r3
 800baa6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800baa8:	e029      	b.n	800bafe <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800baaa:	6839      	ldr	r1, [r7, #0]
 800baac:	6878      	ldr	r0, [r7, #4]
 800baae:	f000 fa2a 	bl	800bf06 <USBD_CtlError>
        err++;
 800bab2:	7afb      	ldrb	r3, [r7, #11]
 800bab4:	3301      	adds	r3, #1
 800bab6:	72fb      	strb	r3, [r7, #11]
      break;
 800bab8:	e021      	b.n	800bafe <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	7c1b      	ldrb	r3, [r3, #16]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d10d      	bne.n	800bade <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800baca:	f107 0208 	add.w	r2, r7, #8
 800bace:	4610      	mov	r0, r2
 800bad0:	4798      	blx	r3
 800bad2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	3301      	adds	r3, #1
 800bad8:	2207      	movs	r2, #7
 800bada:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800badc:	e00f      	b.n	800bafe <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bade:	6839      	ldr	r1, [r7, #0]
 800bae0:	6878      	ldr	r0, [r7, #4]
 800bae2:	f000 fa10 	bl	800bf06 <USBD_CtlError>
        err++;
 800bae6:	7afb      	ldrb	r3, [r7, #11]
 800bae8:	3301      	adds	r3, #1
 800baea:	72fb      	strb	r3, [r7, #11]
      break;
 800baec:	e007      	b.n	800bafe <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800baee:	6839      	ldr	r1, [r7, #0]
 800baf0:	6878      	ldr	r0, [r7, #4]
 800baf2:	f000 fa08 	bl	800bf06 <USBD_CtlError>
      err++;
 800baf6:	7afb      	ldrb	r3, [r7, #11]
 800baf8:	3301      	adds	r3, #1
 800bafa:	72fb      	strb	r3, [r7, #11]
      break;
 800bafc:	bf00      	nop
  }

  if (err != 0U)
 800bafe:	7afb      	ldrb	r3, [r7, #11]
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d11e      	bne.n	800bb42 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800bb04:	683b      	ldr	r3, [r7, #0]
 800bb06:	88db      	ldrh	r3, [r3, #6]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d016      	beq.n	800bb3a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800bb0c:	893b      	ldrh	r3, [r7, #8]
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d00e      	beq.n	800bb30 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800bb12:	683b      	ldr	r3, [r7, #0]
 800bb14:	88da      	ldrh	r2, [r3, #6]
 800bb16:	893b      	ldrh	r3, [r7, #8]
 800bb18:	4293      	cmp	r3, r2
 800bb1a:	bf28      	it	cs
 800bb1c:	4613      	movcs	r3, r2
 800bb1e:	b29b      	uxth	r3, r3
 800bb20:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800bb22:	893b      	ldrh	r3, [r7, #8]
 800bb24:	461a      	mov	r2, r3
 800bb26:	68f9      	ldr	r1, [r7, #12]
 800bb28:	6878      	ldr	r0, [r7, #4]
 800bb2a:	f000 fa69 	bl	800c000 <USBD_CtlSendData>
 800bb2e:	e009      	b.n	800bb44 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800bb30:	6839      	ldr	r1, [r7, #0]
 800bb32:	6878      	ldr	r0, [r7, #4]
 800bb34:	f000 f9e7 	bl	800bf06 <USBD_CtlError>
 800bb38:	e004      	b.n	800bb44 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800bb3a:	6878      	ldr	r0, [r7, #4]
 800bb3c:	f000 fac1 	bl	800c0c2 <USBD_CtlSendStatus>
 800bb40:	e000      	b.n	800bb44 <USBD_GetDescriptor+0x2cc>
    return;
 800bb42:	bf00      	nop
  }
}
 800bb44:	3710      	adds	r7, #16
 800bb46:	46bd      	mov	sp, r7
 800bb48:	bd80      	pop	{r7, pc}
 800bb4a:	bf00      	nop

0800bb4c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bb4c:	b580      	push	{r7, lr}
 800bb4e:	b084      	sub	sp, #16
 800bb50:	af00      	add	r7, sp, #0
 800bb52:	6078      	str	r0, [r7, #4]
 800bb54:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800bb56:	683b      	ldr	r3, [r7, #0]
 800bb58:	889b      	ldrh	r3, [r3, #4]
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d131      	bne.n	800bbc2 <USBD_SetAddress+0x76>
 800bb5e:	683b      	ldr	r3, [r7, #0]
 800bb60:	88db      	ldrh	r3, [r3, #6]
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d12d      	bne.n	800bbc2 <USBD_SetAddress+0x76>
 800bb66:	683b      	ldr	r3, [r7, #0]
 800bb68:	885b      	ldrh	r3, [r3, #2]
 800bb6a:	2b7f      	cmp	r3, #127	@ 0x7f
 800bb6c:	d829      	bhi.n	800bbc2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800bb6e:	683b      	ldr	r3, [r7, #0]
 800bb70:	885b      	ldrh	r3, [r3, #2]
 800bb72:	b2db      	uxtb	r3, r3
 800bb74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bb78:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bb80:	b2db      	uxtb	r3, r3
 800bb82:	2b03      	cmp	r3, #3
 800bb84:	d104      	bne.n	800bb90 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800bb86:	6839      	ldr	r1, [r7, #0]
 800bb88:	6878      	ldr	r0, [r7, #4]
 800bb8a:	f000 f9bc 	bl	800bf06 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb8e:	e01d      	b.n	800bbcc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	7bfa      	ldrb	r2, [r7, #15]
 800bb94:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800bb98:	7bfb      	ldrb	r3, [r7, #15]
 800bb9a:	4619      	mov	r1, r3
 800bb9c:	6878      	ldr	r0, [r7, #4]
 800bb9e:	f000 ff27 	bl	800c9f0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800bba2:	6878      	ldr	r0, [r7, #4]
 800bba4:	f000 fa8d 	bl	800c0c2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800bba8:	7bfb      	ldrb	r3, [r7, #15]
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d004      	beq.n	800bbb8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	2202      	movs	r2, #2
 800bbb2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bbb6:	e009      	b.n	800bbcc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	2201      	movs	r2, #1
 800bbbc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bbc0:	e004      	b.n	800bbcc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800bbc2:	6839      	ldr	r1, [r7, #0]
 800bbc4:	6878      	ldr	r0, [r7, #4]
 800bbc6:	f000 f99e 	bl	800bf06 <USBD_CtlError>
  }
}
 800bbca:	bf00      	nop
 800bbcc:	bf00      	nop
 800bbce:	3710      	adds	r7, #16
 800bbd0:	46bd      	mov	sp, r7
 800bbd2:	bd80      	pop	{r7, pc}

0800bbd4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bbd4:	b580      	push	{r7, lr}
 800bbd6:	b084      	sub	sp, #16
 800bbd8:	af00      	add	r7, sp, #0
 800bbda:	6078      	str	r0, [r7, #4]
 800bbdc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bbde:	2300      	movs	r3, #0
 800bbe0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800bbe2:	683b      	ldr	r3, [r7, #0]
 800bbe4:	885b      	ldrh	r3, [r3, #2]
 800bbe6:	b2da      	uxtb	r2, r3
 800bbe8:	4b4e      	ldr	r3, [pc, #312]	@ (800bd24 <USBD_SetConfig+0x150>)
 800bbea:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bbec:	4b4d      	ldr	r3, [pc, #308]	@ (800bd24 <USBD_SetConfig+0x150>)
 800bbee:	781b      	ldrb	r3, [r3, #0]
 800bbf0:	2b01      	cmp	r3, #1
 800bbf2:	d905      	bls.n	800bc00 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800bbf4:	6839      	ldr	r1, [r7, #0]
 800bbf6:	6878      	ldr	r0, [r7, #4]
 800bbf8:	f000 f985 	bl	800bf06 <USBD_CtlError>
    return USBD_FAIL;
 800bbfc:	2303      	movs	r3, #3
 800bbfe:	e08c      	b.n	800bd1a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bc06:	b2db      	uxtb	r3, r3
 800bc08:	2b02      	cmp	r3, #2
 800bc0a:	d002      	beq.n	800bc12 <USBD_SetConfig+0x3e>
 800bc0c:	2b03      	cmp	r3, #3
 800bc0e:	d029      	beq.n	800bc64 <USBD_SetConfig+0x90>
 800bc10:	e075      	b.n	800bcfe <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800bc12:	4b44      	ldr	r3, [pc, #272]	@ (800bd24 <USBD_SetConfig+0x150>)
 800bc14:	781b      	ldrb	r3, [r3, #0]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d020      	beq.n	800bc5c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800bc1a:	4b42      	ldr	r3, [pc, #264]	@ (800bd24 <USBD_SetConfig+0x150>)
 800bc1c:	781b      	ldrb	r3, [r3, #0]
 800bc1e:	461a      	mov	r2, r3
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bc24:	4b3f      	ldr	r3, [pc, #252]	@ (800bd24 <USBD_SetConfig+0x150>)
 800bc26:	781b      	ldrb	r3, [r3, #0]
 800bc28:	4619      	mov	r1, r3
 800bc2a:	6878      	ldr	r0, [r7, #4]
 800bc2c:	f7fe ffcd 	bl	800abca <USBD_SetClassConfig>
 800bc30:	4603      	mov	r3, r0
 800bc32:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800bc34:	7bfb      	ldrb	r3, [r7, #15]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d008      	beq.n	800bc4c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800bc3a:	6839      	ldr	r1, [r7, #0]
 800bc3c:	6878      	ldr	r0, [r7, #4]
 800bc3e:	f000 f962 	bl	800bf06 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	2202      	movs	r2, #2
 800bc46:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bc4a:	e065      	b.n	800bd18 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bc4c:	6878      	ldr	r0, [r7, #4]
 800bc4e:	f000 fa38 	bl	800c0c2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	2203      	movs	r2, #3
 800bc56:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800bc5a:	e05d      	b.n	800bd18 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bc5c:	6878      	ldr	r0, [r7, #4]
 800bc5e:	f000 fa30 	bl	800c0c2 <USBD_CtlSendStatus>
      break;
 800bc62:	e059      	b.n	800bd18 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800bc64:	4b2f      	ldr	r3, [pc, #188]	@ (800bd24 <USBD_SetConfig+0x150>)
 800bc66:	781b      	ldrb	r3, [r3, #0]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d112      	bne.n	800bc92 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	2202      	movs	r2, #2
 800bc70:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800bc74:	4b2b      	ldr	r3, [pc, #172]	@ (800bd24 <USBD_SetConfig+0x150>)
 800bc76:	781b      	ldrb	r3, [r3, #0]
 800bc78:	461a      	mov	r2, r3
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bc7e:	4b29      	ldr	r3, [pc, #164]	@ (800bd24 <USBD_SetConfig+0x150>)
 800bc80:	781b      	ldrb	r3, [r3, #0]
 800bc82:	4619      	mov	r1, r3
 800bc84:	6878      	ldr	r0, [r7, #4]
 800bc86:	f7fe ffbc 	bl	800ac02 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800bc8a:	6878      	ldr	r0, [r7, #4]
 800bc8c:	f000 fa19 	bl	800c0c2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bc90:	e042      	b.n	800bd18 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800bc92:	4b24      	ldr	r3, [pc, #144]	@ (800bd24 <USBD_SetConfig+0x150>)
 800bc94:	781b      	ldrb	r3, [r3, #0]
 800bc96:	461a      	mov	r2, r3
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	685b      	ldr	r3, [r3, #4]
 800bc9c:	429a      	cmp	r2, r3
 800bc9e:	d02a      	beq.n	800bcf6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	685b      	ldr	r3, [r3, #4]
 800bca4:	b2db      	uxtb	r3, r3
 800bca6:	4619      	mov	r1, r3
 800bca8:	6878      	ldr	r0, [r7, #4]
 800bcaa:	f7fe ffaa 	bl	800ac02 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800bcae:	4b1d      	ldr	r3, [pc, #116]	@ (800bd24 <USBD_SetConfig+0x150>)
 800bcb0:	781b      	ldrb	r3, [r3, #0]
 800bcb2:	461a      	mov	r2, r3
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bcb8:	4b1a      	ldr	r3, [pc, #104]	@ (800bd24 <USBD_SetConfig+0x150>)
 800bcba:	781b      	ldrb	r3, [r3, #0]
 800bcbc:	4619      	mov	r1, r3
 800bcbe:	6878      	ldr	r0, [r7, #4]
 800bcc0:	f7fe ff83 	bl	800abca <USBD_SetClassConfig>
 800bcc4:	4603      	mov	r3, r0
 800bcc6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800bcc8:	7bfb      	ldrb	r3, [r7, #15]
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	d00f      	beq.n	800bcee <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800bcce:	6839      	ldr	r1, [r7, #0]
 800bcd0:	6878      	ldr	r0, [r7, #4]
 800bcd2:	f000 f918 	bl	800bf06 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	685b      	ldr	r3, [r3, #4]
 800bcda:	b2db      	uxtb	r3, r3
 800bcdc:	4619      	mov	r1, r3
 800bcde:	6878      	ldr	r0, [r7, #4]
 800bce0:	f7fe ff8f 	bl	800ac02 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	2202      	movs	r2, #2
 800bce8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800bcec:	e014      	b.n	800bd18 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bcee:	6878      	ldr	r0, [r7, #4]
 800bcf0:	f000 f9e7 	bl	800c0c2 <USBD_CtlSendStatus>
      break;
 800bcf4:	e010      	b.n	800bd18 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bcf6:	6878      	ldr	r0, [r7, #4]
 800bcf8:	f000 f9e3 	bl	800c0c2 <USBD_CtlSendStatus>
      break;
 800bcfc:	e00c      	b.n	800bd18 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800bcfe:	6839      	ldr	r1, [r7, #0]
 800bd00:	6878      	ldr	r0, [r7, #4]
 800bd02:	f000 f900 	bl	800bf06 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bd06:	4b07      	ldr	r3, [pc, #28]	@ (800bd24 <USBD_SetConfig+0x150>)
 800bd08:	781b      	ldrb	r3, [r3, #0]
 800bd0a:	4619      	mov	r1, r3
 800bd0c:	6878      	ldr	r0, [r7, #4]
 800bd0e:	f7fe ff78 	bl	800ac02 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800bd12:	2303      	movs	r3, #3
 800bd14:	73fb      	strb	r3, [r7, #15]
      break;
 800bd16:	bf00      	nop
  }

  return ret;
 800bd18:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd1a:	4618      	mov	r0, r3
 800bd1c:	3710      	adds	r7, #16
 800bd1e:	46bd      	mov	sp, r7
 800bd20:	bd80      	pop	{r7, pc}
 800bd22:	bf00      	nop
 800bd24:	200006c4 	.word	0x200006c4

0800bd28 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd28:	b580      	push	{r7, lr}
 800bd2a:	b082      	sub	sp, #8
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	6078      	str	r0, [r7, #4]
 800bd30:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800bd32:	683b      	ldr	r3, [r7, #0]
 800bd34:	88db      	ldrh	r3, [r3, #6]
 800bd36:	2b01      	cmp	r3, #1
 800bd38:	d004      	beq.n	800bd44 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800bd3a:	6839      	ldr	r1, [r7, #0]
 800bd3c:	6878      	ldr	r0, [r7, #4]
 800bd3e:	f000 f8e2 	bl	800bf06 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800bd42:	e023      	b.n	800bd8c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd4a:	b2db      	uxtb	r3, r3
 800bd4c:	2b02      	cmp	r3, #2
 800bd4e:	dc02      	bgt.n	800bd56 <USBD_GetConfig+0x2e>
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	dc03      	bgt.n	800bd5c <USBD_GetConfig+0x34>
 800bd54:	e015      	b.n	800bd82 <USBD_GetConfig+0x5a>
 800bd56:	2b03      	cmp	r3, #3
 800bd58:	d00b      	beq.n	800bd72 <USBD_GetConfig+0x4a>
 800bd5a:	e012      	b.n	800bd82 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	2200      	movs	r2, #0
 800bd60:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	3308      	adds	r3, #8
 800bd66:	2201      	movs	r2, #1
 800bd68:	4619      	mov	r1, r3
 800bd6a:	6878      	ldr	r0, [r7, #4]
 800bd6c:	f000 f948 	bl	800c000 <USBD_CtlSendData>
        break;
 800bd70:	e00c      	b.n	800bd8c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	3304      	adds	r3, #4
 800bd76:	2201      	movs	r2, #1
 800bd78:	4619      	mov	r1, r3
 800bd7a:	6878      	ldr	r0, [r7, #4]
 800bd7c:	f000 f940 	bl	800c000 <USBD_CtlSendData>
        break;
 800bd80:	e004      	b.n	800bd8c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800bd82:	6839      	ldr	r1, [r7, #0]
 800bd84:	6878      	ldr	r0, [r7, #4]
 800bd86:	f000 f8be 	bl	800bf06 <USBD_CtlError>
        break;
 800bd8a:	bf00      	nop
}
 800bd8c:	bf00      	nop
 800bd8e:	3708      	adds	r7, #8
 800bd90:	46bd      	mov	sp, r7
 800bd92:	bd80      	pop	{r7, pc}

0800bd94 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd94:	b580      	push	{r7, lr}
 800bd96:	b082      	sub	sp, #8
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	6078      	str	r0, [r7, #4]
 800bd9c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bda4:	b2db      	uxtb	r3, r3
 800bda6:	3b01      	subs	r3, #1
 800bda8:	2b02      	cmp	r3, #2
 800bdaa:	d81e      	bhi.n	800bdea <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800bdac:	683b      	ldr	r3, [r7, #0]
 800bdae:	88db      	ldrh	r3, [r3, #6]
 800bdb0:	2b02      	cmp	r3, #2
 800bdb2:	d004      	beq.n	800bdbe <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800bdb4:	6839      	ldr	r1, [r7, #0]
 800bdb6:	6878      	ldr	r0, [r7, #4]
 800bdb8:	f000 f8a5 	bl	800bf06 <USBD_CtlError>
        break;
 800bdbc:	e01a      	b.n	800bdf4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	2201      	movs	r2, #1
 800bdc2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d005      	beq.n	800bdda <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	68db      	ldr	r3, [r3, #12]
 800bdd2:	f043 0202 	orr.w	r2, r3, #2
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	330c      	adds	r3, #12
 800bdde:	2202      	movs	r2, #2
 800bde0:	4619      	mov	r1, r3
 800bde2:	6878      	ldr	r0, [r7, #4]
 800bde4:	f000 f90c 	bl	800c000 <USBD_CtlSendData>
      break;
 800bde8:	e004      	b.n	800bdf4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800bdea:	6839      	ldr	r1, [r7, #0]
 800bdec:	6878      	ldr	r0, [r7, #4]
 800bdee:	f000 f88a 	bl	800bf06 <USBD_CtlError>
      break;
 800bdf2:	bf00      	nop
  }
}
 800bdf4:	bf00      	nop
 800bdf6:	3708      	adds	r7, #8
 800bdf8:	46bd      	mov	sp, r7
 800bdfa:	bd80      	pop	{r7, pc}

0800bdfc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bdfc:	b580      	push	{r7, lr}
 800bdfe:	b082      	sub	sp, #8
 800be00:	af00      	add	r7, sp, #0
 800be02:	6078      	str	r0, [r7, #4]
 800be04:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800be06:	683b      	ldr	r3, [r7, #0]
 800be08:	885b      	ldrh	r3, [r3, #2]
 800be0a:	2b01      	cmp	r3, #1
 800be0c:	d107      	bne.n	800be1e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	2201      	movs	r2, #1
 800be12:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800be16:	6878      	ldr	r0, [r7, #4]
 800be18:	f000 f953 	bl	800c0c2 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800be1c:	e013      	b.n	800be46 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800be1e:	683b      	ldr	r3, [r7, #0]
 800be20:	885b      	ldrh	r3, [r3, #2]
 800be22:	2b02      	cmp	r3, #2
 800be24:	d10b      	bne.n	800be3e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800be26:	683b      	ldr	r3, [r7, #0]
 800be28:	889b      	ldrh	r3, [r3, #4]
 800be2a:	0a1b      	lsrs	r3, r3, #8
 800be2c:	b29b      	uxth	r3, r3
 800be2e:	b2da      	uxtb	r2, r3
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800be36:	6878      	ldr	r0, [r7, #4]
 800be38:	f000 f943 	bl	800c0c2 <USBD_CtlSendStatus>
}
 800be3c:	e003      	b.n	800be46 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800be3e:	6839      	ldr	r1, [r7, #0]
 800be40:	6878      	ldr	r0, [r7, #4]
 800be42:	f000 f860 	bl	800bf06 <USBD_CtlError>
}
 800be46:	bf00      	nop
 800be48:	3708      	adds	r7, #8
 800be4a:	46bd      	mov	sp, r7
 800be4c:	bd80      	pop	{r7, pc}

0800be4e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800be4e:	b580      	push	{r7, lr}
 800be50:	b082      	sub	sp, #8
 800be52:	af00      	add	r7, sp, #0
 800be54:	6078      	str	r0, [r7, #4]
 800be56:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800be5e:	b2db      	uxtb	r3, r3
 800be60:	3b01      	subs	r3, #1
 800be62:	2b02      	cmp	r3, #2
 800be64:	d80b      	bhi.n	800be7e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800be66:	683b      	ldr	r3, [r7, #0]
 800be68:	885b      	ldrh	r3, [r3, #2]
 800be6a:	2b01      	cmp	r3, #1
 800be6c:	d10c      	bne.n	800be88 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	2200      	movs	r2, #0
 800be72:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800be76:	6878      	ldr	r0, [r7, #4]
 800be78:	f000 f923 	bl	800c0c2 <USBD_CtlSendStatus>
      }
      break;
 800be7c:	e004      	b.n	800be88 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800be7e:	6839      	ldr	r1, [r7, #0]
 800be80:	6878      	ldr	r0, [r7, #4]
 800be82:	f000 f840 	bl	800bf06 <USBD_CtlError>
      break;
 800be86:	e000      	b.n	800be8a <USBD_ClrFeature+0x3c>
      break;
 800be88:	bf00      	nop
  }
}
 800be8a:	bf00      	nop
 800be8c:	3708      	adds	r7, #8
 800be8e:	46bd      	mov	sp, r7
 800be90:	bd80      	pop	{r7, pc}

0800be92 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800be92:	b580      	push	{r7, lr}
 800be94:	b084      	sub	sp, #16
 800be96:	af00      	add	r7, sp, #0
 800be98:	6078      	str	r0, [r7, #4]
 800be9a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800be9c:	683b      	ldr	r3, [r7, #0]
 800be9e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	781a      	ldrb	r2, [r3, #0]
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	3301      	adds	r3, #1
 800beac:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	781a      	ldrb	r2, [r3, #0]
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	3301      	adds	r3, #1
 800beba:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800bebc:	68f8      	ldr	r0, [r7, #12]
 800bebe:	f7ff fa3d 	bl	800b33c <SWAPBYTE>
 800bec2:	4603      	mov	r3, r0
 800bec4:	461a      	mov	r2, r3
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	3301      	adds	r3, #1
 800bece:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	3301      	adds	r3, #1
 800bed4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800bed6:	68f8      	ldr	r0, [r7, #12]
 800bed8:	f7ff fa30 	bl	800b33c <SWAPBYTE>
 800bedc:	4603      	mov	r3, r0
 800bede:	461a      	mov	r2, r3
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	3301      	adds	r3, #1
 800bee8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	3301      	adds	r3, #1
 800beee:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800bef0:	68f8      	ldr	r0, [r7, #12]
 800bef2:	f7ff fa23 	bl	800b33c <SWAPBYTE>
 800bef6:	4603      	mov	r3, r0
 800bef8:	461a      	mov	r2, r3
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	80da      	strh	r2, [r3, #6]
}
 800befe:	bf00      	nop
 800bf00:	3710      	adds	r7, #16
 800bf02:	46bd      	mov	sp, r7
 800bf04:	bd80      	pop	{r7, pc}

0800bf06 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bf06:	b580      	push	{r7, lr}
 800bf08:	b082      	sub	sp, #8
 800bf0a:	af00      	add	r7, sp, #0
 800bf0c:	6078      	str	r0, [r7, #4]
 800bf0e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bf10:	2180      	movs	r1, #128	@ 0x80
 800bf12:	6878      	ldr	r0, [r7, #4]
 800bf14:	f000 fd02 	bl	800c91c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bf18:	2100      	movs	r1, #0
 800bf1a:	6878      	ldr	r0, [r7, #4]
 800bf1c:	f000 fcfe 	bl	800c91c <USBD_LL_StallEP>
}
 800bf20:	bf00      	nop
 800bf22:	3708      	adds	r7, #8
 800bf24:	46bd      	mov	sp, r7
 800bf26:	bd80      	pop	{r7, pc}

0800bf28 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b086      	sub	sp, #24
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	60f8      	str	r0, [r7, #12]
 800bf30:	60b9      	str	r1, [r7, #8]
 800bf32:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800bf34:	2300      	movs	r3, #0
 800bf36:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d042      	beq.n	800bfc4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800bf42:	6938      	ldr	r0, [r7, #16]
 800bf44:	f000 f842 	bl	800bfcc <USBD_GetLen>
 800bf48:	4603      	mov	r3, r0
 800bf4a:	3301      	adds	r3, #1
 800bf4c:	005b      	lsls	r3, r3, #1
 800bf4e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bf52:	d808      	bhi.n	800bf66 <USBD_GetString+0x3e>
 800bf54:	6938      	ldr	r0, [r7, #16]
 800bf56:	f000 f839 	bl	800bfcc <USBD_GetLen>
 800bf5a:	4603      	mov	r3, r0
 800bf5c:	3301      	adds	r3, #1
 800bf5e:	b29b      	uxth	r3, r3
 800bf60:	005b      	lsls	r3, r3, #1
 800bf62:	b29a      	uxth	r2, r3
 800bf64:	e001      	b.n	800bf6a <USBD_GetString+0x42>
 800bf66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800bf6e:	7dfb      	ldrb	r3, [r7, #23]
 800bf70:	68ba      	ldr	r2, [r7, #8]
 800bf72:	4413      	add	r3, r2
 800bf74:	687a      	ldr	r2, [r7, #4]
 800bf76:	7812      	ldrb	r2, [r2, #0]
 800bf78:	701a      	strb	r2, [r3, #0]
  idx++;
 800bf7a:	7dfb      	ldrb	r3, [r7, #23]
 800bf7c:	3301      	adds	r3, #1
 800bf7e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800bf80:	7dfb      	ldrb	r3, [r7, #23]
 800bf82:	68ba      	ldr	r2, [r7, #8]
 800bf84:	4413      	add	r3, r2
 800bf86:	2203      	movs	r2, #3
 800bf88:	701a      	strb	r2, [r3, #0]
  idx++;
 800bf8a:	7dfb      	ldrb	r3, [r7, #23]
 800bf8c:	3301      	adds	r3, #1
 800bf8e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800bf90:	e013      	b.n	800bfba <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800bf92:	7dfb      	ldrb	r3, [r7, #23]
 800bf94:	68ba      	ldr	r2, [r7, #8]
 800bf96:	4413      	add	r3, r2
 800bf98:	693a      	ldr	r2, [r7, #16]
 800bf9a:	7812      	ldrb	r2, [r2, #0]
 800bf9c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800bf9e:	693b      	ldr	r3, [r7, #16]
 800bfa0:	3301      	adds	r3, #1
 800bfa2:	613b      	str	r3, [r7, #16]
    idx++;
 800bfa4:	7dfb      	ldrb	r3, [r7, #23]
 800bfa6:	3301      	adds	r3, #1
 800bfa8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800bfaa:	7dfb      	ldrb	r3, [r7, #23]
 800bfac:	68ba      	ldr	r2, [r7, #8]
 800bfae:	4413      	add	r3, r2
 800bfb0:	2200      	movs	r2, #0
 800bfb2:	701a      	strb	r2, [r3, #0]
    idx++;
 800bfb4:	7dfb      	ldrb	r3, [r7, #23]
 800bfb6:	3301      	adds	r3, #1
 800bfb8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800bfba:	693b      	ldr	r3, [r7, #16]
 800bfbc:	781b      	ldrb	r3, [r3, #0]
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d1e7      	bne.n	800bf92 <USBD_GetString+0x6a>
 800bfc2:	e000      	b.n	800bfc6 <USBD_GetString+0x9e>
    return;
 800bfc4:	bf00      	nop
  }
}
 800bfc6:	3718      	adds	r7, #24
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	bd80      	pop	{r7, pc}

0800bfcc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800bfcc:	b480      	push	{r7}
 800bfce:	b085      	sub	sp, #20
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800bfd4:	2300      	movs	r3, #0
 800bfd6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800bfdc:	e005      	b.n	800bfea <USBD_GetLen+0x1e>
  {
    len++;
 800bfde:	7bfb      	ldrb	r3, [r7, #15]
 800bfe0:	3301      	adds	r3, #1
 800bfe2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800bfe4:	68bb      	ldr	r3, [r7, #8]
 800bfe6:	3301      	adds	r3, #1
 800bfe8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800bfea:	68bb      	ldr	r3, [r7, #8]
 800bfec:	781b      	ldrb	r3, [r3, #0]
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d1f5      	bne.n	800bfde <USBD_GetLen+0x12>
  }

  return len;
 800bff2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bff4:	4618      	mov	r0, r3
 800bff6:	3714      	adds	r7, #20
 800bff8:	46bd      	mov	sp, r7
 800bffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bffe:	4770      	bx	lr

0800c000 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c000:	b580      	push	{r7, lr}
 800c002:	b084      	sub	sp, #16
 800c004:	af00      	add	r7, sp, #0
 800c006:	60f8      	str	r0, [r7, #12]
 800c008:	60b9      	str	r1, [r7, #8]
 800c00a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	2202      	movs	r2, #2
 800c010:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	687a      	ldr	r2, [r7, #4]
 800c018:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	68ba      	ldr	r2, [r7, #8]
 800c01e:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	687a      	ldr	r2, [r7, #4]
 800c024:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	68ba      	ldr	r2, [r7, #8]
 800c02a:	2100      	movs	r1, #0
 800c02c:	68f8      	ldr	r0, [r7, #12]
 800c02e:	f000 fcfe 	bl	800ca2e <USBD_LL_Transmit>

  return USBD_OK;
 800c032:	2300      	movs	r3, #0
}
 800c034:	4618      	mov	r0, r3
 800c036:	3710      	adds	r7, #16
 800c038:	46bd      	mov	sp, r7
 800c03a:	bd80      	pop	{r7, pc}

0800c03c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c03c:	b580      	push	{r7, lr}
 800c03e:	b084      	sub	sp, #16
 800c040:	af00      	add	r7, sp, #0
 800c042:	60f8      	str	r0, [r7, #12]
 800c044:	60b9      	str	r1, [r7, #8]
 800c046:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	68ba      	ldr	r2, [r7, #8]
 800c04c:	2100      	movs	r1, #0
 800c04e:	68f8      	ldr	r0, [r7, #12]
 800c050:	f000 fced 	bl	800ca2e <USBD_LL_Transmit>

  return USBD_OK;
 800c054:	2300      	movs	r3, #0
}
 800c056:	4618      	mov	r0, r3
 800c058:	3710      	adds	r7, #16
 800c05a:	46bd      	mov	sp, r7
 800c05c:	bd80      	pop	{r7, pc}

0800c05e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c05e:	b580      	push	{r7, lr}
 800c060:	b084      	sub	sp, #16
 800c062:	af00      	add	r7, sp, #0
 800c064:	60f8      	str	r0, [r7, #12]
 800c066:	60b9      	str	r1, [r7, #8]
 800c068:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	2203      	movs	r2, #3
 800c06e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	687a      	ldr	r2, [r7, #4]
 800c076:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	68ba      	ldr	r2, [r7, #8]
 800c07e:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	687a      	ldr	r2, [r7, #4]
 800c086:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	68ba      	ldr	r2, [r7, #8]
 800c08e:	2100      	movs	r1, #0
 800c090:	68f8      	ldr	r0, [r7, #12]
 800c092:	f000 fced 	bl	800ca70 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c096:	2300      	movs	r3, #0
}
 800c098:	4618      	mov	r0, r3
 800c09a:	3710      	adds	r7, #16
 800c09c:	46bd      	mov	sp, r7
 800c09e:	bd80      	pop	{r7, pc}

0800c0a0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c0a0:	b580      	push	{r7, lr}
 800c0a2:	b084      	sub	sp, #16
 800c0a4:	af00      	add	r7, sp, #0
 800c0a6:	60f8      	str	r0, [r7, #12]
 800c0a8:	60b9      	str	r1, [r7, #8]
 800c0aa:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	68ba      	ldr	r2, [r7, #8]
 800c0b0:	2100      	movs	r1, #0
 800c0b2:	68f8      	ldr	r0, [r7, #12]
 800c0b4:	f000 fcdc 	bl	800ca70 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c0b8:	2300      	movs	r3, #0
}
 800c0ba:	4618      	mov	r0, r3
 800c0bc:	3710      	adds	r7, #16
 800c0be:	46bd      	mov	sp, r7
 800c0c0:	bd80      	pop	{r7, pc}

0800c0c2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c0c2:	b580      	push	{r7, lr}
 800c0c4:	b082      	sub	sp, #8
 800c0c6:	af00      	add	r7, sp, #0
 800c0c8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	2204      	movs	r2, #4
 800c0ce:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c0d2:	2300      	movs	r3, #0
 800c0d4:	2200      	movs	r2, #0
 800c0d6:	2100      	movs	r1, #0
 800c0d8:	6878      	ldr	r0, [r7, #4]
 800c0da:	f000 fca8 	bl	800ca2e <USBD_LL_Transmit>

  return USBD_OK;
 800c0de:	2300      	movs	r3, #0
}
 800c0e0:	4618      	mov	r0, r3
 800c0e2:	3708      	adds	r7, #8
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	bd80      	pop	{r7, pc}

0800c0e8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	b082      	sub	sp, #8
 800c0ec:	af00      	add	r7, sp, #0
 800c0ee:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	2205      	movs	r2, #5
 800c0f4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c0f8:	2300      	movs	r3, #0
 800c0fa:	2200      	movs	r2, #0
 800c0fc:	2100      	movs	r1, #0
 800c0fe:	6878      	ldr	r0, [r7, #4]
 800c100:	f000 fcb6 	bl	800ca70 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c104:	2300      	movs	r3, #0
}
 800c106:	4618      	mov	r0, r3
 800c108:	3708      	adds	r7, #8
 800c10a:	46bd      	mov	sp, r7
 800c10c:	bd80      	pop	{r7, pc}
	...

0800c110 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c110:	b580      	push	{r7, lr}
 800c112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c114:	2200      	movs	r2, #0
 800c116:	4912      	ldr	r1, [pc, #72]	@ (800c160 <MX_USB_DEVICE_Init+0x50>)
 800c118:	4812      	ldr	r0, [pc, #72]	@ (800c164 <MX_USB_DEVICE_Init+0x54>)
 800c11a:	f7fe fcd9 	bl	800aad0 <USBD_Init>
 800c11e:	4603      	mov	r3, r0
 800c120:	2b00      	cmp	r3, #0
 800c122:	d001      	beq.n	800c128 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c124:	f7f5 fd00 	bl	8001b28 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c128:	490f      	ldr	r1, [pc, #60]	@ (800c168 <MX_USB_DEVICE_Init+0x58>)
 800c12a:	480e      	ldr	r0, [pc, #56]	@ (800c164 <MX_USB_DEVICE_Init+0x54>)
 800c12c:	f7fe fd00 	bl	800ab30 <USBD_RegisterClass>
 800c130:	4603      	mov	r3, r0
 800c132:	2b00      	cmp	r3, #0
 800c134:	d001      	beq.n	800c13a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c136:	f7f5 fcf7 	bl	8001b28 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c13a:	490c      	ldr	r1, [pc, #48]	@ (800c16c <MX_USB_DEVICE_Init+0x5c>)
 800c13c:	4809      	ldr	r0, [pc, #36]	@ (800c164 <MX_USB_DEVICE_Init+0x54>)
 800c13e:	f7fe fbf7 	bl	800a930 <USBD_CDC_RegisterInterface>
 800c142:	4603      	mov	r3, r0
 800c144:	2b00      	cmp	r3, #0
 800c146:	d001      	beq.n	800c14c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c148:	f7f5 fcee 	bl	8001b28 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c14c:	4805      	ldr	r0, [pc, #20]	@ (800c164 <MX_USB_DEVICE_Init+0x54>)
 800c14e:	f7fe fd25 	bl	800ab9c <USBD_Start>
 800c152:	4603      	mov	r3, r0
 800c154:	2b00      	cmp	r3, #0
 800c156:	d001      	beq.n	800c15c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c158:	f7f5 fce6 	bl	8001b28 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c15c:	bf00      	nop
 800c15e:	bd80      	pop	{r7, pc}
 800c160:	2000015c 	.word	0x2000015c
 800c164:	200006c8 	.word	0x200006c8
 800c168:	200000c8 	.word	0x200000c8
 800c16c:	20000148 	.word	0x20000148

0800c170 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c170:	b580      	push	{r7, lr}
 800c172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c174:	2200      	movs	r2, #0
 800c176:	4905      	ldr	r1, [pc, #20]	@ (800c18c <CDC_Init_FS+0x1c>)
 800c178:	4805      	ldr	r0, [pc, #20]	@ (800c190 <CDC_Init_FS+0x20>)
 800c17a:	f7fe fbf3 	bl	800a964 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c17e:	4905      	ldr	r1, [pc, #20]	@ (800c194 <CDC_Init_FS+0x24>)
 800c180:	4803      	ldr	r0, [pc, #12]	@ (800c190 <CDC_Init_FS+0x20>)
 800c182:	f7fe fc11 	bl	800a9a8 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c186:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c188:	4618      	mov	r0, r3
 800c18a:	bd80      	pop	{r7, pc}
 800c18c:	200011a4 	.word	0x200011a4
 800c190:	200006c8 	.word	0x200006c8
 800c194:	200009a4 	.word	0x200009a4

0800c198 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c198:	b480      	push	{r7}
 800c19a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c19c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c19e:	4618      	mov	r0, r3
 800c1a0:	46bd      	mov	sp, r7
 800c1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a6:	4770      	bx	lr

0800c1a8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c1a8:	b480      	push	{r7}
 800c1aa:	b083      	sub	sp, #12
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	4603      	mov	r3, r0
 800c1b0:	6039      	str	r1, [r7, #0]
 800c1b2:	71fb      	strb	r3, [r7, #7]
 800c1b4:	4613      	mov	r3, r2
 800c1b6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c1b8:	79fb      	ldrb	r3, [r7, #7]
 800c1ba:	2b23      	cmp	r3, #35	@ 0x23
 800c1bc:	d84a      	bhi.n	800c254 <CDC_Control_FS+0xac>
 800c1be:	a201      	add	r2, pc, #4	@ (adr r2, 800c1c4 <CDC_Control_FS+0x1c>)
 800c1c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1c4:	0800c255 	.word	0x0800c255
 800c1c8:	0800c255 	.word	0x0800c255
 800c1cc:	0800c255 	.word	0x0800c255
 800c1d0:	0800c255 	.word	0x0800c255
 800c1d4:	0800c255 	.word	0x0800c255
 800c1d8:	0800c255 	.word	0x0800c255
 800c1dc:	0800c255 	.word	0x0800c255
 800c1e0:	0800c255 	.word	0x0800c255
 800c1e4:	0800c255 	.word	0x0800c255
 800c1e8:	0800c255 	.word	0x0800c255
 800c1ec:	0800c255 	.word	0x0800c255
 800c1f0:	0800c255 	.word	0x0800c255
 800c1f4:	0800c255 	.word	0x0800c255
 800c1f8:	0800c255 	.word	0x0800c255
 800c1fc:	0800c255 	.word	0x0800c255
 800c200:	0800c255 	.word	0x0800c255
 800c204:	0800c255 	.word	0x0800c255
 800c208:	0800c255 	.word	0x0800c255
 800c20c:	0800c255 	.word	0x0800c255
 800c210:	0800c255 	.word	0x0800c255
 800c214:	0800c255 	.word	0x0800c255
 800c218:	0800c255 	.word	0x0800c255
 800c21c:	0800c255 	.word	0x0800c255
 800c220:	0800c255 	.word	0x0800c255
 800c224:	0800c255 	.word	0x0800c255
 800c228:	0800c255 	.word	0x0800c255
 800c22c:	0800c255 	.word	0x0800c255
 800c230:	0800c255 	.word	0x0800c255
 800c234:	0800c255 	.word	0x0800c255
 800c238:	0800c255 	.word	0x0800c255
 800c23c:	0800c255 	.word	0x0800c255
 800c240:	0800c255 	.word	0x0800c255
 800c244:	0800c255 	.word	0x0800c255
 800c248:	0800c255 	.word	0x0800c255
 800c24c:	0800c255 	.word	0x0800c255
 800c250:	0800c255 	.word	0x0800c255
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c254:	bf00      	nop
  }

  return (USBD_OK);
 800c256:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c258:	4618      	mov	r0, r3
 800c25a:	370c      	adds	r7, #12
 800c25c:	46bd      	mov	sp, r7
 800c25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c262:	4770      	bx	lr

0800c264 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c264:	b580      	push	{r7, lr}
 800c266:	b082      	sub	sp, #8
 800c268:	af00      	add	r7, sp, #0
 800c26a:	6078      	str	r0, [r7, #4]
 800c26c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c26e:	6879      	ldr	r1, [r7, #4]
 800c270:	480b      	ldr	r0, [pc, #44]	@ (800c2a0 <CDC_Receive_FS+0x3c>)
 800c272:	f7fe fb99 	bl	800a9a8 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c276:	480a      	ldr	r0, [pc, #40]	@ (800c2a0 <CDC_Receive_FS+0x3c>)
 800c278:	f7fe fbf4 	bl	800aa64 <USBD_CDC_ReceivePacket>
  USB_CDC_RxHandler(UserRxBufferFS, *Len);
 800c27c:	683b      	ldr	r3, [r7, #0]
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	4619      	mov	r1, r3
 800c282:	4808      	ldr	r0, [pc, #32]	@ (800c2a4 <CDC_Receive_FS+0x40>)
 800c284:	f7f4 fef2 	bl	800106c <USB_CDC_RxHandler>
  memset(UserRxBufferFS, '\0', *Len);
 800c288:	683b      	ldr	r3, [r7, #0]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	461a      	mov	r2, r3
 800c28e:	2100      	movs	r1, #0
 800c290:	4804      	ldr	r0, [pc, #16]	@ (800c2a4 <CDC_Receive_FS+0x40>)
 800c292:	f002 f93d 	bl	800e510 <memset>
  return (USBD_OK);
 800c296:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c298:	4618      	mov	r0, r3
 800c29a:	3708      	adds	r7, #8
 800c29c:	46bd      	mov	sp, r7
 800c29e:	bd80      	pop	{r7, pc}
 800c2a0:	200006c8 	.word	0x200006c8
 800c2a4:	200009a4 	.word	0x200009a4

0800c2a8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c2a8:	b580      	push	{r7, lr}
 800c2aa:	b084      	sub	sp, #16
 800c2ac:	af00      	add	r7, sp, #0
 800c2ae:	6078      	str	r0, [r7, #4]
 800c2b0:	460b      	mov	r3, r1
 800c2b2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800c2b4:	2300      	movs	r3, #0
 800c2b6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c2b8:	4b0d      	ldr	r3, [pc, #52]	@ (800c2f0 <CDC_Transmit_FS+0x48>)
 800c2ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c2be:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800c2c0:	68bb      	ldr	r3, [r7, #8]
 800c2c2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d001      	beq.n	800c2ce <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800c2ca:	2301      	movs	r3, #1
 800c2cc:	e00b      	b.n	800c2e6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c2ce:	887b      	ldrh	r3, [r7, #2]
 800c2d0:	461a      	mov	r2, r3
 800c2d2:	6879      	ldr	r1, [r7, #4]
 800c2d4:	4806      	ldr	r0, [pc, #24]	@ (800c2f0 <CDC_Transmit_FS+0x48>)
 800c2d6:	f7fe fb45 	bl	800a964 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c2da:	4805      	ldr	r0, [pc, #20]	@ (800c2f0 <CDC_Transmit_FS+0x48>)
 800c2dc:	f7fe fb82 	bl	800a9e4 <USBD_CDC_TransmitPacket>
 800c2e0:	4603      	mov	r3, r0
 800c2e2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800c2e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2e6:	4618      	mov	r0, r3
 800c2e8:	3710      	adds	r7, #16
 800c2ea:	46bd      	mov	sp, r7
 800c2ec:	bd80      	pop	{r7, pc}
 800c2ee:	bf00      	nop
 800c2f0:	200006c8 	.word	0x200006c8

0800c2f4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c2f4:	b480      	push	{r7}
 800c2f6:	b087      	sub	sp, #28
 800c2f8:	af00      	add	r7, sp, #0
 800c2fa:	60f8      	str	r0, [r7, #12]
 800c2fc:	60b9      	str	r1, [r7, #8]
 800c2fe:	4613      	mov	r3, r2
 800c300:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c302:	2300      	movs	r3, #0
 800c304:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c306:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c30a:	4618      	mov	r0, r3
 800c30c:	371c      	adds	r7, #28
 800c30e:	46bd      	mov	sp, r7
 800c310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c314:	4770      	bx	lr
	...

0800c318 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c318:	b480      	push	{r7}
 800c31a:	b083      	sub	sp, #12
 800c31c:	af00      	add	r7, sp, #0
 800c31e:	4603      	mov	r3, r0
 800c320:	6039      	str	r1, [r7, #0]
 800c322:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c324:	683b      	ldr	r3, [r7, #0]
 800c326:	2212      	movs	r2, #18
 800c328:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c32a:	4b03      	ldr	r3, [pc, #12]	@ (800c338 <USBD_FS_DeviceDescriptor+0x20>)
}
 800c32c:	4618      	mov	r0, r3
 800c32e:	370c      	adds	r7, #12
 800c330:	46bd      	mov	sp, r7
 800c332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c336:	4770      	bx	lr
 800c338:	20000178 	.word	0x20000178

0800c33c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c33c:	b480      	push	{r7}
 800c33e:	b083      	sub	sp, #12
 800c340:	af00      	add	r7, sp, #0
 800c342:	4603      	mov	r3, r0
 800c344:	6039      	str	r1, [r7, #0]
 800c346:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c348:	683b      	ldr	r3, [r7, #0]
 800c34a:	2204      	movs	r2, #4
 800c34c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c34e:	4b03      	ldr	r3, [pc, #12]	@ (800c35c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c350:	4618      	mov	r0, r3
 800c352:	370c      	adds	r7, #12
 800c354:	46bd      	mov	sp, r7
 800c356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c35a:	4770      	bx	lr
 800c35c:	2000018c 	.word	0x2000018c

0800c360 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c360:	b580      	push	{r7, lr}
 800c362:	b082      	sub	sp, #8
 800c364:	af00      	add	r7, sp, #0
 800c366:	4603      	mov	r3, r0
 800c368:	6039      	str	r1, [r7, #0]
 800c36a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c36c:	79fb      	ldrb	r3, [r7, #7]
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d105      	bne.n	800c37e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c372:	683a      	ldr	r2, [r7, #0]
 800c374:	4907      	ldr	r1, [pc, #28]	@ (800c394 <USBD_FS_ProductStrDescriptor+0x34>)
 800c376:	4808      	ldr	r0, [pc, #32]	@ (800c398 <USBD_FS_ProductStrDescriptor+0x38>)
 800c378:	f7ff fdd6 	bl	800bf28 <USBD_GetString>
 800c37c:	e004      	b.n	800c388 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c37e:	683a      	ldr	r2, [r7, #0]
 800c380:	4904      	ldr	r1, [pc, #16]	@ (800c394 <USBD_FS_ProductStrDescriptor+0x34>)
 800c382:	4805      	ldr	r0, [pc, #20]	@ (800c398 <USBD_FS_ProductStrDescriptor+0x38>)
 800c384:	f7ff fdd0 	bl	800bf28 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c388:	4b02      	ldr	r3, [pc, #8]	@ (800c394 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c38a:	4618      	mov	r0, r3
 800c38c:	3708      	adds	r7, #8
 800c38e:	46bd      	mov	sp, r7
 800c390:	bd80      	pop	{r7, pc}
 800c392:	bf00      	nop
 800c394:	200019a4 	.word	0x200019a4
 800c398:	080113e0 	.word	0x080113e0

0800c39c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c39c:	b580      	push	{r7, lr}
 800c39e:	b082      	sub	sp, #8
 800c3a0:	af00      	add	r7, sp, #0
 800c3a2:	4603      	mov	r3, r0
 800c3a4:	6039      	str	r1, [r7, #0]
 800c3a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c3a8:	683a      	ldr	r2, [r7, #0]
 800c3aa:	4904      	ldr	r1, [pc, #16]	@ (800c3bc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c3ac:	4804      	ldr	r0, [pc, #16]	@ (800c3c0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c3ae:	f7ff fdbb 	bl	800bf28 <USBD_GetString>
  return USBD_StrDesc;
 800c3b2:	4b02      	ldr	r3, [pc, #8]	@ (800c3bc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c3b4:	4618      	mov	r0, r3
 800c3b6:	3708      	adds	r7, #8
 800c3b8:	46bd      	mov	sp, r7
 800c3ba:	bd80      	pop	{r7, pc}
 800c3bc:	200019a4 	.word	0x200019a4
 800c3c0:	080113f8 	.word	0x080113f8

0800c3c4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c3c4:	b580      	push	{r7, lr}
 800c3c6:	b082      	sub	sp, #8
 800c3c8:	af00      	add	r7, sp, #0
 800c3ca:	4603      	mov	r3, r0
 800c3cc:	6039      	str	r1, [r7, #0]
 800c3ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c3d0:	683b      	ldr	r3, [r7, #0]
 800c3d2:	221a      	movs	r2, #26
 800c3d4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c3d6:	f000 f843 	bl	800c460 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c3da:	4b02      	ldr	r3, [pc, #8]	@ (800c3e4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c3dc:	4618      	mov	r0, r3
 800c3de:	3708      	adds	r7, #8
 800c3e0:	46bd      	mov	sp, r7
 800c3e2:	bd80      	pop	{r7, pc}
 800c3e4:	20000190 	.word	0x20000190

0800c3e8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c3e8:	b580      	push	{r7, lr}
 800c3ea:	b082      	sub	sp, #8
 800c3ec:	af00      	add	r7, sp, #0
 800c3ee:	4603      	mov	r3, r0
 800c3f0:	6039      	str	r1, [r7, #0]
 800c3f2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c3f4:	79fb      	ldrb	r3, [r7, #7]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d105      	bne.n	800c406 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c3fa:	683a      	ldr	r2, [r7, #0]
 800c3fc:	4907      	ldr	r1, [pc, #28]	@ (800c41c <USBD_FS_ConfigStrDescriptor+0x34>)
 800c3fe:	4808      	ldr	r0, [pc, #32]	@ (800c420 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c400:	f7ff fd92 	bl	800bf28 <USBD_GetString>
 800c404:	e004      	b.n	800c410 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c406:	683a      	ldr	r2, [r7, #0]
 800c408:	4904      	ldr	r1, [pc, #16]	@ (800c41c <USBD_FS_ConfigStrDescriptor+0x34>)
 800c40a:	4805      	ldr	r0, [pc, #20]	@ (800c420 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c40c:	f7ff fd8c 	bl	800bf28 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c410:	4b02      	ldr	r3, [pc, #8]	@ (800c41c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c412:	4618      	mov	r0, r3
 800c414:	3708      	adds	r7, #8
 800c416:	46bd      	mov	sp, r7
 800c418:	bd80      	pop	{r7, pc}
 800c41a:	bf00      	nop
 800c41c:	200019a4 	.word	0x200019a4
 800c420:	0801140c 	.word	0x0801140c

0800c424 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c424:	b580      	push	{r7, lr}
 800c426:	b082      	sub	sp, #8
 800c428:	af00      	add	r7, sp, #0
 800c42a:	4603      	mov	r3, r0
 800c42c:	6039      	str	r1, [r7, #0]
 800c42e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c430:	79fb      	ldrb	r3, [r7, #7]
 800c432:	2b00      	cmp	r3, #0
 800c434:	d105      	bne.n	800c442 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c436:	683a      	ldr	r2, [r7, #0]
 800c438:	4907      	ldr	r1, [pc, #28]	@ (800c458 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c43a:	4808      	ldr	r0, [pc, #32]	@ (800c45c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c43c:	f7ff fd74 	bl	800bf28 <USBD_GetString>
 800c440:	e004      	b.n	800c44c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c442:	683a      	ldr	r2, [r7, #0]
 800c444:	4904      	ldr	r1, [pc, #16]	@ (800c458 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c446:	4805      	ldr	r0, [pc, #20]	@ (800c45c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c448:	f7ff fd6e 	bl	800bf28 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c44c:	4b02      	ldr	r3, [pc, #8]	@ (800c458 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c44e:	4618      	mov	r0, r3
 800c450:	3708      	adds	r7, #8
 800c452:	46bd      	mov	sp, r7
 800c454:	bd80      	pop	{r7, pc}
 800c456:	bf00      	nop
 800c458:	200019a4 	.word	0x200019a4
 800c45c:	08011418 	.word	0x08011418

0800c460 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c460:	b580      	push	{r7, lr}
 800c462:	b084      	sub	sp, #16
 800c464:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c466:	4b0f      	ldr	r3, [pc, #60]	@ (800c4a4 <Get_SerialNum+0x44>)
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c46c:	4b0e      	ldr	r3, [pc, #56]	@ (800c4a8 <Get_SerialNum+0x48>)
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c472:	4b0e      	ldr	r3, [pc, #56]	@ (800c4ac <Get_SerialNum+0x4c>)
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c478:	68fa      	ldr	r2, [r7, #12]
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	4413      	add	r3, r2
 800c47e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	2b00      	cmp	r3, #0
 800c484:	d009      	beq.n	800c49a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c486:	2208      	movs	r2, #8
 800c488:	4909      	ldr	r1, [pc, #36]	@ (800c4b0 <Get_SerialNum+0x50>)
 800c48a:	68f8      	ldr	r0, [r7, #12]
 800c48c:	f000 f814 	bl	800c4b8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c490:	2204      	movs	r2, #4
 800c492:	4908      	ldr	r1, [pc, #32]	@ (800c4b4 <Get_SerialNum+0x54>)
 800c494:	68b8      	ldr	r0, [r7, #8]
 800c496:	f000 f80f 	bl	800c4b8 <IntToUnicode>
  }
}
 800c49a:	bf00      	nop
 800c49c:	3710      	adds	r7, #16
 800c49e:	46bd      	mov	sp, r7
 800c4a0:	bd80      	pop	{r7, pc}
 800c4a2:	bf00      	nop
 800c4a4:	1fff7a10 	.word	0x1fff7a10
 800c4a8:	1fff7a14 	.word	0x1fff7a14
 800c4ac:	1fff7a18 	.word	0x1fff7a18
 800c4b0:	20000192 	.word	0x20000192
 800c4b4:	200001a2 	.word	0x200001a2

0800c4b8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c4b8:	b480      	push	{r7}
 800c4ba:	b087      	sub	sp, #28
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	60f8      	str	r0, [r7, #12]
 800c4c0:	60b9      	str	r1, [r7, #8]
 800c4c2:	4613      	mov	r3, r2
 800c4c4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c4c6:	2300      	movs	r3, #0
 800c4c8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	75fb      	strb	r3, [r7, #23]
 800c4ce:	e027      	b.n	800c520 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	0f1b      	lsrs	r3, r3, #28
 800c4d4:	2b09      	cmp	r3, #9
 800c4d6:	d80b      	bhi.n	800c4f0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	0f1b      	lsrs	r3, r3, #28
 800c4dc:	b2da      	uxtb	r2, r3
 800c4de:	7dfb      	ldrb	r3, [r7, #23]
 800c4e0:	005b      	lsls	r3, r3, #1
 800c4e2:	4619      	mov	r1, r3
 800c4e4:	68bb      	ldr	r3, [r7, #8]
 800c4e6:	440b      	add	r3, r1
 800c4e8:	3230      	adds	r2, #48	@ 0x30
 800c4ea:	b2d2      	uxtb	r2, r2
 800c4ec:	701a      	strb	r2, [r3, #0]
 800c4ee:	e00a      	b.n	800c506 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	0f1b      	lsrs	r3, r3, #28
 800c4f4:	b2da      	uxtb	r2, r3
 800c4f6:	7dfb      	ldrb	r3, [r7, #23]
 800c4f8:	005b      	lsls	r3, r3, #1
 800c4fa:	4619      	mov	r1, r3
 800c4fc:	68bb      	ldr	r3, [r7, #8]
 800c4fe:	440b      	add	r3, r1
 800c500:	3237      	adds	r2, #55	@ 0x37
 800c502:	b2d2      	uxtb	r2, r2
 800c504:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	011b      	lsls	r3, r3, #4
 800c50a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c50c:	7dfb      	ldrb	r3, [r7, #23]
 800c50e:	005b      	lsls	r3, r3, #1
 800c510:	3301      	adds	r3, #1
 800c512:	68ba      	ldr	r2, [r7, #8]
 800c514:	4413      	add	r3, r2
 800c516:	2200      	movs	r2, #0
 800c518:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c51a:	7dfb      	ldrb	r3, [r7, #23]
 800c51c:	3301      	adds	r3, #1
 800c51e:	75fb      	strb	r3, [r7, #23]
 800c520:	7dfa      	ldrb	r2, [r7, #23]
 800c522:	79fb      	ldrb	r3, [r7, #7]
 800c524:	429a      	cmp	r2, r3
 800c526:	d3d3      	bcc.n	800c4d0 <IntToUnicode+0x18>
  }
}
 800c528:	bf00      	nop
 800c52a:	bf00      	nop
 800c52c:	371c      	adds	r7, #28
 800c52e:	46bd      	mov	sp, r7
 800c530:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c534:	4770      	bx	lr
	...

0800c538 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c538:	b580      	push	{r7, lr}
 800c53a:	b08a      	sub	sp, #40	@ 0x28
 800c53c:	af00      	add	r7, sp, #0
 800c53e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c540:	f107 0314 	add.w	r3, r7, #20
 800c544:	2200      	movs	r2, #0
 800c546:	601a      	str	r2, [r3, #0]
 800c548:	605a      	str	r2, [r3, #4]
 800c54a:	609a      	str	r2, [r3, #8]
 800c54c:	60da      	str	r2, [r3, #12]
 800c54e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c558:	d13a      	bne.n	800c5d0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c55a:	2300      	movs	r3, #0
 800c55c:	613b      	str	r3, [r7, #16]
 800c55e:	4b1e      	ldr	r3, [pc, #120]	@ (800c5d8 <HAL_PCD_MspInit+0xa0>)
 800c560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c562:	4a1d      	ldr	r2, [pc, #116]	@ (800c5d8 <HAL_PCD_MspInit+0xa0>)
 800c564:	f043 0301 	orr.w	r3, r3, #1
 800c568:	6313      	str	r3, [r2, #48]	@ 0x30
 800c56a:	4b1b      	ldr	r3, [pc, #108]	@ (800c5d8 <HAL_PCD_MspInit+0xa0>)
 800c56c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c56e:	f003 0301 	and.w	r3, r3, #1
 800c572:	613b      	str	r3, [r7, #16]
 800c574:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c576:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800c57a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c57c:	2302      	movs	r3, #2
 800c57e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c580:	2300      	movs	r3, #0
 800c582:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c584:	2303      	movs	r3, #3
 800c586:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c588:	230a      	movs	r3, #10
 800c58a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c58c:	f107 0314 	add.w	r3, r7, #20
 800c590:	4619      	mov	r1, r3
 800c592:	4812      	ldr	r0, [pc, #72]	@ (800c5dc <HAL_PCD_MspInit+0xa4>)
 800c594:	f7f6 ff3e 	bl	8003414 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c598:	4b0f      	ldr	r3, [pc, #60]	@ (800c5d8 <HAL_PCD_MspInit+0xa0>)
 800c59a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c59c:	4a0e      	ldr	r2, [pc, #56]	@ (800c5d8 <HAL_PCD_MspInit+0xa0>)
 800c59e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c5a2:	6353      	str	r3, [r2, #52]	@ 0x34
 800c5a4:	2300      	movs	r3, #0
 800c5a6:	60fb      	str	r3, [r7, #12]
 800c5a8:	4b0b      	ldr	r3, [pc, #44]	@ (800c5d8 <HAL_PCD_MspInit+0xa0>)
 800c5aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c5ac:	4a0a      	ldr	r2, [pc, #40]	@ (800c5d8 <HAL_PCD_MspInit+0xa0>)
 800c5ae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c5b2:	6453      	str	r3, [r2, #68]	@ 0x44
 800c5b4:	4b08      	ldr	r3, [pc, #32]	@ (800c5d8 <HAL_PCD_MspInit+0xa0>)
 800c5b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c5b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c5bc:	60fb      	str	r3, [r7, #12]
 800c5be:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c5c0:	2200      	movs	r2, #0
 800c5c2:	2100      	movs	r1, #0
 800c5c4:	2043      	movs	r0, #67	@ 0x43
 800c5c6:	f7f6 fe5c 	bl	8003282 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c5ca:	2043      	movs	r0, #67	@ 0x43
 800c5cc:	f7f6 fe75 	bl	80032ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c5d0:	bf00      	nop
 800c5d2:	3728      	adds	r7, #40	@ 0x28
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	bd80      	pop	{r7, pc}
 800c5d8:	40023800 	.word	0x40023800
 800c5dc:	40020000 	.word	0x40020000

0800c5e0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c5e0:	b580      	push	{r7, lr}
 800c5e2:	b082      	sub	sp, #8
 800c5e4:	af00      	add	r7, sp, #0
 800c5e6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c5f4:	4619      	mov	r1, r3
 800c5f6:	4610      	mov	r0, r2
 800c5f8:	f7fe fb1d 	bl	800ac36 <USBD_LL_SetupStage>
}
 800c5fc:	bf00      	nop
 800c5fe:	3708      	adds	r7, #8
 800c600:	46bd      	mov	sp, r7
 800c602:	bd80      	pop	{r7, pc}

0800c604 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c604:	b580      	push	{r7, lr}
 800c606:	b082      	sub	sp, #8
 800c608:	af00      	add	r7, sp, #0
 800c60a:	6078      	str	r0, [r7, #4]
 800c60c:	460b      	mov	r3, r1
 800c60e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c616:	78fa      	ldrb	r2, [r7, #3]
 800c618:	6879      	ldr	r1, [r7, #4]
 800c61a:	4613      	mov	r3, r2
 800c61c:	00db      	lsls	r3, r3, #3
 800c61e:	4413      	add	r3, r2
 800c620:	009b      	lsls	r3, r3, #2
 800c622:	440b      	add	r3, r1
 800c624:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c628:	681a      	ldr	r2, [r3, #0]
 800c62a:	78fb      	ldrb	r3, [r7, #3]
 800c62c:	4619      	mov	r1, r3
 800c62e:	f7fe fb57 	bl	800ace0 <USBD_LL_DataOutStage>
}
 800c632:	bf00      	nop
 800c634:	3708      	adds	r7, #8
 800c636:	46bd      	mov	sp, r7
 800c638:	bd80      	pop	{r7, pc}

0800c63a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c63a:	b580      	push	{r7, lr}
 800c63c:	b082      	sub	sp, #8
 800c63e:	af00      	add	r7, sp, #0
 800c640:	6078      	str	r0, [r7, #4]
 800c642:	460b      	mov	r3, r1
 800c644:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c64c:	78fa      	ldrb	r2, [r7, #3]
 800c64e:	6879      	ldr	r1, [r7, #4]
 800c650:	4613      	mov	r3, r2
 800c652:	00db      	lsls	r3, r3, #3
 800c654:	4413      	add	r3, r2
 800c656:	009b      	lsls	r3, r3, #2
 800c658:	440b      	add	r3, r1
 800c65a:	3320      	adds	r3, #32
 800c65c:	681a      	ldr	r2, [r3, #0]
 800c65e:	78fb      	ldrb	r3, [r7, #3]
 800c660:	4619      	mov	r1, r3
 800c662:	f7fe fbf9 	bl	800ae58 <USBD_LL_DataInStage>
}
 800c666:	bf00      	nop
 800c668:	3708      	adds	r7, #8
 800c66a:	46bd      	mov	sp, r7
 800c66c:	bd80      	pop	{r7, pc}

0800c66e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c66e:	b580      	push	{r7, lr}
 800c670:	b082      	sub	sp, #8
 800c672:	af00      	add	r7, sp, #0
 800c674:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c67c:	4618      	mov	r0, r3
 800c67e:	f7fe fd3d 	bl	800b0fc <USBD_LL_SOF>
}
 800c682:	bf00      	nop
 800c684:	3708      	adds	r7, #8
 800c686:	46bd      	mov	sp, r7
 800c688:	bd80      	pop	{r7, pc}

0800c68a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c68a:	b580      	push	{r7, lr}
 800c68c:	b084      	sub	sp, #16
 800c68e:	af00      	add	r7, sp, #0
 800c690:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c692:	2301      	movs	r3, #1
 800c694:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	79db      	ldrb	r3, [r3, #7]
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d102      	bne.n	800c6a4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800c69e:	2300      	movs	r3, #0
 800c6a0:	73fb      	strb	r3, [r7, #15]
 800c6a2:	e008      	b.n	800c6b6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	79db      	ldrb	r3, [r3, #7]
 800c6a8:	2b02      	cmp	r3, #2
 800c6aa:	d102      	bne.n	800c6b2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800c6ac:	2301      	movs	r3, #1
 800c6ae:	73fb      	strb	r3, [r7, #15]
 800c6b0:	e001      	b.n	800c6b6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800c6b2:	f7f5 fa39 	bl	8001b28 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c6bc:	7bfa      	ldrb	r2, [r7, #15]
 800c6be:	4611      	mov	r1, r2
 800c6c0:	4618      	mov	r0, r3
 800c6c2:	f7fe fcd7 	bl	800b074 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c6cc:	4618      	mov	r0, r3
 800c6ce:	f7fe fc7e 	bl	800afce <USBD_LL_Reset>
}
 800c6d2:	bf00      	nop
 800c6d4:	3710      	adds	r7, #16
 800c6d6:	46bd      	mov	sp, r7
 800c6d8:	bd80      	pop	{r7, pc}
	...

0800c6dc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	b082      	sub	sp, #8
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c6ea:	4618      	mov	r0, r3
 800c6ec:	f7fe fcd2 	bl	800b094 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	687a      	ldr	r2, [r7, #4]
 800c6fc:	6812      	ldr	r2, [r2, #0]
 800c6fe:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c702:	f043 0301 	orr.w	r3, r3, #1
 800c706:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	7adb      	ldrb	r3, [r3, #11]
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d005      	beq.n	800c71c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c710:	4b04      	ldr	r3, [pc, #16]	@ (800c724 <HAL_PCD_SuspendCallback+0x48>)
 800c712:	691b      	ldr	r3, [r3, #16]
 800c714:	4a03      	ldr	r2, [pc, #12]	@ (800c724 <HAL_PCD_SuspendCallback+0x48>)
 800c716:	f043 0306 	orr.w	r3, r3, #6
 800c71a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c71c:	bf00      	nop
 800c71e:	3708      	adds	r7, #8
 800c720:	46bd      	mov	sp, r7
 800c722:	bd80      	pop	{r7, pc}
 800c724:	e000ed00 	.word	0xe000ed00

0800c728 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c728:	b580      	push	{r7, lr}
 800c72a:	b082      	sub	sp, #8
 800c72c:	af00      	add	r7, sp, #0
 800c72e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c736:	4618      	mov	r0, r3
 800c738:	f7fe fcc8 	bl	800b0cc <USBD_LL_Resume>
}
 800c73c:	bf00      	nop
 800c73e:	3708      	adds	r7, #8
 800c740:	46bd      	mov	sp, r7
 800c742:	bd80      	pop	{r7, pc}

0800c744 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c744:	b580      	push	{r7, lr}
 800c746:	b082      	sub	sp, #8
 800c748:	af00      	add	r7, sp, #0
 800c74a:	6078      	str	r0, [r7, #4]
 800c74c:	460b      	mov	r3, r1
 800c74e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c756:	78fa      	ldrb	r2, [r7, #3]
 800c758:	4611      	mov	r1, r2
 800c75a:	4618      	mov	r0, r3
 800c75c:	f7fe fd20 	bl	800b1a0 <USBD_LL_IsoOUTIncomplete>
}
 800c760:	bf00      	nop
 800c762:	3708      	adds	r7, #8
 800c764:	46bd      	mov	sp, r7
 800c766:	bd80      	pop	{r7, pc}

0800c768 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c768:	b580      	push	{r7, lr}
 800c76a:	b082      	sub	sp, #8
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	6078      	str	r0, [r7, #4]
 800c770:	460b      	mov	r3, r1
 800c772:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c77a:	78fa      	ldrb	r2, [r7, #3]
 800c77c:	4611      	mov	r1, r2
 800c77e:	4618      	mov	r0, r3
 800c780:	f7fe fcdc 	bl	800b13c <USBD_LL_IsoINIncomplete>
}
 800c784:	bf00      	nop
 800c786:	3708      	adds	r7, #8
 800c788:	46bd      	mov	sp, r7
 800c78a:	bd80      	pop	{r7, pc}

0800c78c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c78c:	b580      	push	{r7, lr}
 800c78e:	b082      	sub	sp, #8
 800c790:	af00      	add	r7, sp, #0
 800c792:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c79a:	4618      	mov	r0, r3
 800c79c:	f7fe fd32 	bl	800b204 <USBD_LL_DevConnected>
}
 800c7a0:	bf00      	nop
 800c7a2:	3708      	adds	r7, #8
 800c7a4:	46bd      	mov	sp, r7
 800c7a6:	bd80      	pop	{r7, pc}

0800c7a8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c7a8:	b580      	push	{r7, lr}
 800c7aa:	b082      	sub	sp, #8
 800c7ac:	af00      	add	r7, sp, #0
 800c7ae:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	f7fe fd2f 	bl	800b21a <USBD_LL_DevDisconnected>
}
 800c7bc:	bf00      	nop
 800c7be:	3708      	adds	r7, #8
 800c7c0:	46bd      	mov	sp, r7
 800c7c2:	bd80      	pop	{r7, pc}

0800c7c4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c7c4:	b580      	push	{r7, lr}
 800c7c6:	b082      	sub	sp, #8
 800c7c8:	af00      	add	r7, sp, #0
 800c7ca:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	781b      	ldrb	r3, [r3, #0]
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d13c      	bne.n	800c84e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800c7d4:	4a20      	ldr	r2, [pc, #128]	@ (800c858 <USBD_LL_Init+0x94>)
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	4a1e      	ldr	r2, [pc, #120]	@ (800c858 <USBD_LL_Init+0x94>)
 800c7e0:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c7e4:	4b1c      	ldr	r3, [pc, #112]	@ (800c858 <USBD_LL_Init+0x94>)
 800c7e6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800c7ea:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800c7ec:	4b1a      	ldr	r3, [pc, #104]	@ (800c858 <USBD_LL_Init+0x94>)
 800c7ee:	2204      	movs	r2, #4
 800c7f0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c7f2:	4b19      	ldr	r3, [pc, #100]	@ (800c858 <USBD_LL_Init+0x94>)
 800c7f4:	2202      	movs	r2, #2
 800c7f6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c7f8:	4b17      	ldr	r3, [pc, #92]	@ (800c858 <USBD_LL_Init+0x94>)
 800c7fa:	2200      	movs	r2, #0
 800c7fc:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c7fe:	4b16      	ldr	r3, [pc, #88]	@ (800c858 <USBD_LL_Init+0x94>)
 800c800:	2202      	movs	r2, #2
 800c802:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c804:	4b14      	ldr	r3, [pc, #80]	@ (800c858 <USBD_LL_Init+0x94>)
 800c806:	2200      	movs	r2, #0
 800c808:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c80a:	4b13      	ldr	r3, [pc, #76]	@ (800c858 <USBD_LL_Init+0x94>)
 800c80c:	2200      	movs	r2, #0
 800c80e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800c810:	4b11      	ldr	r3, [pc, #68]	@ (800c858 <USBD_LL_Init+0x94>)
 800c812:	2200      	movs	r2, #0
 800c814:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800c816:	4b10      	ldr	r3, [pc, #64]	@ (800c858 <USBD_LL_Init+0x94>)
 800c818:	2200      	movs	r2, #0
 800c81a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c81c:	4b0e      	ldr	r3, [pc, #56]	@ (800c858 <USBD_LL_Init+0x94>)
 800c81e:	2200      	movs	r2, #0
 800c820:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c822:	480d      	ldr	r0, [pc, #52]	@ (800c858 <USBD_LL_Init+0x94>)
 800c824:	f7f8 f914 	bl	8004a50 <HAL_PCD_Init>
 800c828:	4603      	mov	r3, r0
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d001      	beq.n	800c832 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800c82e:	f7f5 f97b 	bl	8001b28 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c832:	2180      	movs	r1, #128	@ 0x80
 800c834:	4808      	ldr	r0, [pc, #32]	@ (800c858 <USBD_LL_Init+0x94>)
 800c836:	f7f9 fb40 	bl	8005eba <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c83a:	2240      	movs	r2, #64	@ 0x40
 800c83c:	2100      	movs	r1, #0
 800c83e:	4806      	ldr	r0, [pc, #24]	@ (800c858 <USBD_LL_Init+0x94>)
 800c840:	f7f9 faf4 	bl	8005e2c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c844:	2280      	movs	r2, #128	@ 0x80
 800c846:	2101      	movs	r1, #1
 800c848:	4803      	ldr	r0, [pc, #12]	@ (800c858 <USBD_LL_Init+0x94>)
 800c84a:	f7f9 faef 	bl	8005e2c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800c84e:	2300      	movs	r3, #0
}
 800c850:	4618      	mov	r0, r3
 800c852:	3708      	adds	r7, #8
 800c854:	46bd      	mov	sp, r7
 800c856:	bd80      	pop	{r7, pc}
 800c858:	20001ba4 	.word	0x20001ba4

0800c85c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c85c:	b580      	push	{r7, lr}
 800c85e:	b084      	sub	sp, #16
 800c860:	af00      	add	r7, sp, #0
 800c862:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c864:	2300      	movs	r3, #0
 800c866:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c868:	2300      	movs	r3, #0
 800c86a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c872:	4618      	mov	r0, r3
 800c874:	f7f8 f9fb 	bl	8004c6e <HAL_PCD_Start>
 800c878:	4603      	mov	r3, r0
 800c87a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c87c:	7bfb      	ldrb	r3, [r7, #15]
 800c87e:	4618      	mov	r0, r3
 800c880:	f000 f942 	bl	800cb08 <USBD_Get_USB_Status>
 800c884:	4603      	mov	r3, r0
 800c886:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c888:	7bbb      	ldrb	r3, [r7, #14]
}
 800c88a:	4618      	mov	r0, r3
 800c88c:	3710      	adds	r7, #16
 800c88e:	46bd      	mov	sp, r7
 800c890:	bd80      	pop	{r7, pc}

0800c892 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c892:	b580      	push	{r7, lr}
 800c894:	b084      	sub	sp, #16
 800c896:	af00      	add	r7, sp, #0
 800c898:	6078      	str	r0, [r7, #4]
 800c89a:	4608      	mov	r0, r1
 800c89c:	4611      	mov	r1, r2
 800c89e:	461a      	mov	r2, r3
 800c8a0:	4603      	mov	r3, r0
 800c8a2:	70fb      	strb	r3, [r7, #3]
 800c8a4:	460b      	mov	r3, r1
 800c8a6:	70bb      	strb	r3, [r7, #2]
 800c8a8:	4613      	mov	r3, r2
 800c8aa:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c8ac:	2300      	movs	r3, #0
 800c8ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c8b0:	2300      	movs	r3, #0
 800c8b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c8ba:	78bb      	ldrb	r3, [r7, #2]
 800c8bc:	883a      	ldrh	r2, [r7, #0]
 800c8be:	78f9      	ldrb	r1, [r7, #3]
 800c8c0:	f7f8 fecf 	bl	8005662 <HAL_PCD_EP_Open>
 800c8c4:	4603      	mov	r3, r0
 800c8c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c8c8:	7bfb      	ldrb	r3, [r7, #15]
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	f000 f91c 	bl	800cb08 <USBD_Get_USB_Status>
 800c8d0:	4603      	mov	r3, r0
 800c8d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c8d4:	7bbb      	ldrb	r3, [r7, #14]
}
 800c8d6:	4618      	mov	r0, r3
 800c8d8:	3710      	adds	r7, #16
 800c8da:	46bd      	mov	sp, r7
 800c8dc:	bd80      	pop	{r7, pc}

0800c8de <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c8de:	b580      	push	{r7, lr}
 800c8e0:	b084      	sub	sp, #16
 800c8e2:	af00      	add	r7, sp, #0
 800c8e4:	6078      	str	r0, [r7, #4]
 800c8e6:	460b      	mov	r3, r1
 800c8e8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c8ea:	2300      	movs	r3, #0
 800c8ec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c8f8:	78fa      	ldrb	r2, [r7, #3]
 800c8fa:	4611      	mov	r1, r2
 800c8fc:	4618      	mov	r0, r3
 800c8fe:	f7f8 ff1a 	bl	8005736 <HAL_PCD_EP_Close>
 800c902:	4603      	mov	r3, r0
 800c904:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c906:	7bfb      	ldrb	r3, [r7, #15]
 800c908:	4618      	mov	r0, r3
 800c90a:	f000 f8fd 	bl	800cb08 <USBD_Get_USB_Status>
 800c90e:	4603      	mov	r3, r0
 800c910:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c912:	7bbb      	ldrb	r3, [r7, #14]
}
 800c914:	4618      	mov	r0, r3
 800c916:	3710      	adds	r7, #16
 800c918:	46bd      	mov	sp, r7
 800c91a:	bd80      	pop	{r7, pc}

0800c91c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c91c:	b580      	push	{r7, lr}
 800c91e:	b084      	sub	sp, #16
 800c920:	af00      	add	r7, sp, #0
 800c922:	6078      	str	r0, [r7, #4]
 800c924:	460b      	mov	r3, r1
 800c926:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c928:	2300      	movs	r3, #0
 800c92a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c92c:	2300      	movs	r3, #0
 800c92e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c936:	78fa      	ldrb	r2, [r7, #3]
 800c938:	4611      	mov	r1, r2
 800c93a:	4618      	mov	r0, r3
 800c93c:	f7f8 ffd2 	bl	80058e4 <HAL_PCD_EP_SetStall>
 800c940:	4603      	mov	r3, r0
 800c942:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c944:	7bfb      	ldrb	r3, [r7, #15]
 800c946:	4618      	mov	r0, r3
 800c948:	f000 f8de 	bl	800cb08 <USBD_Get_USB_Status>
 800c94c:	4603      	mov	r3, r0
 800c94e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c950:	7bbb      	ldrb	r3, [r7, #14]
}
 800c952:	4618      	mov	r0, r3
 800c954:	3710      	adds	r7, #16
 800c956:	46bd      	mov	sp, r7
 800c958:	bd80      	pop	{r7, pc}

0800c95a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c95a:	b580      	push	{r7, lr}
 800c95c:	b084      	sub	sp, #16
 800c95e:	af00      	add	r7, sp, #0
 800c960:	6078      	str	r0, [r7, #4]
 800c962:	460b      	mov	r3, r1
 800c964:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c966:	2300      	movs	r3, #0
 800c968:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c96a:	2300      	movs	r3, #0
 800c96c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c974:	78fa      	ldrb	r2, [r7, #3]
 800c976:	4611      	mov	r1, r2
 800c978:	4618      	mov	r0, r3
 800c97a:	f7f9 f816 	bl	80059aa <HAL_PCD_EP_ClrStall>
 800c97e:	4603      	mov	r3, r0
 800c980:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c982:	7bfb      	ldrb	r3, [r7, #15]
 800c984:	4618      	mov	r0, r3
 800c986:	f000 f8bf 	bl	800cb08 <USBD_Get_USB_Status>
 800c98a:	4603      	mov	r3, r0
 800c98c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c98e:	7bbb      	ldrb	r3, [r7, #14]
}
 800c990:	4618      	mov	r0, r3
 800c992:	3710      	adds	r7, #16
 800c994:	46bd      	mov	sp, r7
 800c996:	bd80      	pop	{r7, pc}

0800c998 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c998:	b480      	push	{r7}
 800c99a:	b085      	sub	sp, #20
 800c99c:	af00      	add	r7, sp, #0
 800c99e:	6078      	str	r0, [r7, #4]
 800c9a0:	460b      	mov	r3, r1
 800c9a2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c9aa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c9ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	da0b      	bge.n	800c9cc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c9b4:	78fb      	ldrb	r3, [r7, #3]
 800c9b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c9ba:	68f9      	ldr	r1, [r7, #12]
 800c9bc:	4613      	mov	r3, r2
 800c9be:	00db      	lsls	r3, r3, #3
 800c9c0:	4413      	add	r3, r2
 800c9c2:	009b      	lsls	r3, r3, #2
 800c9c4:	440b      	add	r3, r1
 800c9c6:	3316      	adds	r3, #22
 800c9c8:	781b      	ldrb	r3, [r3, #0]
 800c9ca:	e00b      	b.n	800c9e4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c9cc:	78fb      	ldrb	r3, [r7, #3]
 800c9ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c9d2:	68f9      	ldr	r1, [r7, #12]
 800c9d4:	4613      	mov	r3, r2
 800c9d6:	00db      	lsls	r3, r3, #3
 800c9d8:	4413      	add	r3, r2
 800c9da:	009b      	lsls	r3, r3, #2
 800c9dc:	440b      	add	r3, r1
 800c9de:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800c9e2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c9e4:	4618      	mov	r0, r3
 800c9e6:	3714      	adds	r7, #20
 800c9e8:	46bd      	mov	sp, r7
 800c9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ee:	4770      	bx	lr

0800c9f0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c9f0:	b580      	push	{r7, lr}
 800c9f2:	b084      	sub	sp, #16
 800c9f4:	af00      	add	r7, sp, #0
 800c9f6:	6078      	str	r0, [r7, #4]
 800c9f8:	460b      	mov	r3, r1
 800c9fa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c9fc:	2300      	movs	r3, #0
 800c9fe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca00:	2300      	movs	r3, #0
 800ca02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ca0a:	78fa      	ldrb	r2, [r7, #3]
 800ca0c:	4611      	mov	r1, r2
 800ca0e:	4618      	mov	r0, r3
 800ca10:	f7f8 fe03 	bl	800561a <HAL_PCD_SetAddress>
 800ca14:	4603      	mov	r3, r0
 800ca16:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ca18:	7bfb      	ldrb	r3, [r7, #15]
 800ca1a:	4618      	mov	r0, r3
 800ca1c:	f000 f874 	bl	800cb08 <USBD_Get_USB_Status>
 800ca20:	4603      	mov	r3, r0
 800ca22:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ca24:	7bbb      	ldrb	r3, [r7, #14]
}
 800ca26:	4618      	mov	r0, r3
 800ca28:	3710      	adds	r7, #16
 800ca2a:	46bd      	mov	sp, r7
 800ca2c:	bd80      	pop	{r7, pc}

0800ca2e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ca2e:	b580      	push	{r7, lr}
 800ca30:	b086      	sub	sp, #24
 800ca32:	af00      	add	r7, sp, #0
 800ca34:	60f8      	str	r0, [r7, #12]
 800ca36:	607a      	str	r2, [r7, #4]
 800ca38:	603b      	str	r3, [r7, #0]
 800ca3a:	460b      	mov	r3, r1
 800ca3c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ca3e:	2300      	movs	r3, #0
 800ca40:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca42:	2300      	movs	r3, #0
 800ca44:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ca4c:	7af9      	ldrb	r1, [r7, #11]
 800ca4e:	683b      	ldr	r3, [r7, #0]
 800ca50:	687a      	ldr	r2, [r7, #4]
 800ca52:	f7f8 ff0d 	bl	8005870 <HAL_PCD_EP_Transmit>
 800ca56:	4603      	mov	r3, r0
 800ca58:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ca5a:	7dfb      	ldrb	r3, [r7, #23]
 800ca5c:	4618      	mov	r0, r3
 800ca5e:	f000 f853 	bl	800cb08 <USBD_Get_USB_Status>
 800ca62:	4603      	mov	r3, r0
 800ca64:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ca66:	7dbb      	ldrb	r3, [r7, #22]
}
 800ca68:	4618      	mov	r0, r3
 800ca6a:	3718      	adds	r7, #24
 800ca6c:	46bd      	mov	sp, r7
 800ca6e:	bd80      	pop	{r7, pc}

0800ca70 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ca70:	b580      	push	{r7, lr}
 800ca72:	b086      	sub	sp, #24
 800ca74:	af00      	add	r7, sp, #0
 800ca76:	60f8      	str	r0, [r7, #12]
 800ca78:	607a      	str	r2, [r7, #4]
 800ca7a:	603b      	str	r3, [r7, #0]
 800ca7c:	460b      	mov	r3, r1
 800ca7e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ca80:	2300      	movs	r3, #0
 800ca82:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca84:	2300      	movs	r3, #0
 800ca86:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ca8e:	7af9      	ldrb	r1, [r7, #11]
 800ca90:	683b      	ldr	r3, [r7, #0]
 800ca92:	687a      	ldr	r2, [r7, #4]
 800ca94:	f7f8 fe99 	bl	80057ca <HAL_PCD_EP_Receive>
 800ca98:	4603      	mov	r3, r0
 800ca9a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ca9c:	7dfb      	ldrb	r3, [r7, #23]
 800ca9e:	4618      	mov	r0, r3
 800caa0:	f000 f832 	bl	800cb08 <USBD_Get_USB_Status>
 800caa4:	4603      	mov	r3, r0
 800caa6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800caa8:	7dbb      	ldrb	r3, [r7, #22]
}
 800caaa:	4618      	mov	r0, r3
 800caac:	3718      	adds	r7, #24
 800caae:	46bd      	mov	sp, r7
 800cab0:	bd80      	pop	{r7, pc}

0800cab2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cab2:	b580      	push	{r7, lr}
 800cab4:	b082      	sub	sp, #8
 800cab6:	af00      	add	r7, sp, #0
 800cab8:	6078      	str	r0, [r7, #4]
 800caba:	460b      	mov	r3, r1
 800cabc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cac4:	78fa      	ldrb	r2, [r7, #3]
 800cac6:	4611      	mov	r1, r2
 800cac8:	4618      	mov	r0, r3
 800caca:	f7f8 feb9 	bl	8005840 <HAL_PCD_EP_GetRxCount>
 800cace:	4603      	mov	r3, r0
}
 800cad0:	4618      	mov	r0, r3
 800cad2:	3708      	adds	r7, #8
 800cad4:	46bd      	mov	sp, r7
 800cad6:	bd80      	pop	{r7, pc}

0800cad8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800cad8:	b480      	push	{r7}
 800cada:	b083      	sub	sp, #12
 800cadc:	af00      	add	r7, sp, #0
 800cade:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800cae0:	4b03      	ldr	r3, [pc, #12]	@ (800caf0 <USBD_static_malloc+0x18>)
}
 800cae2:	4618      	mov	r0, r3
 800cae4:	370c      	adds	r7, #12
 800cae6:	46bd      	mov	sp, r7
 800cae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caec:	4770      	bx	lr
 800caee:	bf00      	nop
 800caf0:	20002088 	.word	0x20002088

0800caf4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800caf4:	b480      	push	{r7}
 800caf6:	b083      	sub	sp, #12
 800caf8:	af00      	add	r7, sp, #0
 800cafa:	6078      	str	r0, [r7, #4]

}
 800cafc:	bf00      	nop
 800cafe:	370c      	adds	r7, #12
 800cb00:	46bd      	mov	sp, r7
 800cb02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb06:	4770      	bx	lr

0800cb08 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800cb08:	b480      	push	{r7}
 800cb0a:	b085      	sub	sp, #20
 800cb0c:	af00      	add	r7, sp, #0
 800cb0e:	4603      	mov	r3, r0
 800cb10:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cb12:	2300      	movs	r3, #0
 800cb14:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800cb16:	79fb      	ldrb	r3, [r7, #7]
 800cb18:	2b03      	cmp	r3, #3
 800cb1a:	d817      	bhi.n	800cb4c <USBD_Get_USB_Status+0x44>
 800cb1c:	a201      	add	r2, pc, #4	@ (adr r2, 800cb24 <USBD_Get_USB_Status+0x1c>)
 800cb1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb22:	bf00      	nop
 800cb24:	0800cb35 	.word	0x0800cb35
 800cb28:	0800cb3b 	.word	0x0800cb3b
 800cb2c:	0800cb41 	.word	0x0800cb41
 800cb30:	0800cb47 	.word	0x0800cb47
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800cb34:	2300      	movs	r3, #0
 800cb36:	73fb      	strb	r3, [r7, #15]
    break;
 800cb38:	e00b      	b.n	800cb52 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800cb3a:	2303      	movs	r3, #3
 800cb3c:	73fb      	strb	r3, [r7, #15]
    break;
 800cb3e:	e008      	b.n	800cb52 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800cb40:	2301      	movs	r3, #1
 800cb42:	73fb      	strb	r3, [r7, #15]
    break;
 800cb44:	e005      	b.n	800cb52 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800cb46:	2303      	movs	r3, #3
 800cb48:	73fb      	strb	r3, [r7, #15]
    break;
 800cb4a:	e002      	b.n	800cb52 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800cb4c:	2303      	movs	r3, #3
 800cb4e:	73fb      	strb	r3, [r7, #15]
    break;
 800cb50:	bf00      	nop
  }
  return usb_status;
 800cb52:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb54:	4618      	mov	r0, r3
 800cb56:	3714      	adds	r7, #20
 800cb58:	46bd      	mov	sp, r7
 800cb5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb5e:	4770      	bx	lr

0800cb60 <atof>:
 800cb60:	2100      	movs	r1, #0
 800cb62:	f000 be05 	b.w	800d770 <strtod>

0800cb66 <atoff>:
 800cb66:	2100      	movs	r1, #0
 800cb68:	f000 be0e 	b.w	800d788 <strtof>

0800cb6c <sulp>:
 800cb6c:	b570      	push	{r4, r5, r6, lr}
 800cb6e:	4604      	mov	r4, r0
 800cb70:	460d      	mov	r5, r1
 800cb72:	ec45 4b10 	vmov	d0, r4, r5
 800cb76:	4616      	mov	r6, r2
 800cb78:	f003 fc02 	bl	8010380 <__ulp>
 800cb7c:	ec51 0b10 	vmov	r0, r1, d0
 800cb80:	b17e      	cbz	r6, 800cba2 <sulp+0x36>
 800cb82:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800cb86:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	dd09      	ble.n	800cba2 <sulp+0x36>
 800cb8e:	051b      	lsls	r3, r3, #20
 800cb90:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800cb94:	2400      	movs	r4, #0
 800cb96:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800cb9a:	4622      	mov	r2, r4
 800cb9c:	462b      	mov	r3, r5
 800cb9e:	f7f3 fd3b 	bl	8000618 <__aeabi_dmul>
 800cba2:	ec41 0b10 	vmov	d0, r0, r1
 800cba6:	bd70      	pop	{r4, r5, r6, pc}

0800cba8 <_strtod_l>:
 800cba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbac:	b09f      	sub	sp, #124	@ 0x7c
 800cbae:	460c      	mov	r4, r1
 800cbb0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800cbb2:	2200      	movs	r2, #0
 800cbb4:	921a      	str	r2, [sp, #104]	@ 0x68
 800cbb6:	9005      	str	r0, [sp, #20]
 800cbb8:	f04f 0a00 	mov.w	sl, #0
 800cbbc:	f04f 0b00 	mov.w	fp, #0
 800cbc0:	460a      	mov	r2, r1
 800cbc2:	9219      	str	r2, [sp, #100]	@ 0x64
 800cbc4:	7811      	ldrb	r1, [r2, #0]
 800cbc6:	292b      	cmp	r1, #43	@ 0x2b
 800cbc8:	d04a      	beq.n	800cc60 <_strtod_l+0xb8>
 800cbca:	d838      	bhi.n	800cc3e <_strtod_l+0x96>
 800cbcc:	290d      	cmp	r1, #13
 800cbce:	d832      	bhi.n	800cc36 <_strtod_l+0x8e>
 800cbd0:	2908      	cmp	r1, #8
 800cbd2:	d832      	bhi.n	800cc3a <_strtod_l+0x92>
 800cbd4:	2900      	cmp	r1, #0
 800cbd6:	d03b      	beq.n	800cc50 <_strtod_l+0xa8>
 800cbd8:	2200      	movs	r2, #0
 800cbda:	920e      	str	r2, [sp, #56]	@ 0x38
 800cbdc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800cbde:	782a      	ldrb	r2, [r5, #0]
 800cbe0:	2a30      	cmp	r2, #48	@ 0x30
 800cbe2:	f040 80b2 	bne.w	800cd4a <_strtod_l+0x1a2>
 800cbe6:	786a      	ldrb	r2, [r5, #1]
 800cbe8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cbec:	2a58      	cmp	r2, #88	@ 0x58
 800cbee:	d16e      	bne.n	800ccce <_strtod_l+0x126>
 800cbf0:	9302      	str	r3, [sp, #8]
 800cbf2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cbf4:	9301      	str	r3, [sp, #4]
 800cbf6:	ab1a      	add	r3, sp, #104	@ 0x68
 800cbf8:	9300      	str	r3, [sp, #0]
 800cbfa:	4a8f      	ldr	r2, [pc, #572]	@ (800ce38 <_strtod_l+0x290>)
 800cbfc:	9805      	ldr	r0, [sp, #20]
 800cbfe:	ab1b      	add	r3, sp, #108	@ 0x6c
 800cc00:	a919      	add	r1, sp, #100	@ 0x64
 800cc02:	f002 fcb7 	bl	800f574 <__gethex>
 800cc06:	f010 060f 	ands.w	r6, r0, #15
 800cc0a:	4604      	mov	r4, r0
 800cc0c:	d005      	beq.n	800cc1a <_strtod_l+0x72>
 800cc0e:	2e06      	cmp	r6, #6
 800cc10:	d128      	bne.n	800cc64 <_strtod_l+0xbc>
 800cc12:	3501      	adds	r5, #1
 800cc14:	2300      	movs	r3, #0
 800cc16:	9519      	str	r5, [sp, #100]	@ 0x64
 800cc18:	930e      	str	r3, [sp, #56]	@ 0x38
 800cc1a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	f040 858e 	bne.w	800d73e <_strtod_l+0xb96>
 800cc22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cc24:	b1cb      	cbz	r3, 800cc5a <_strtod_l+0xb2>
 800cc26:	4652      	mov	r2, sl
 800cc28:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800cc2c:	ec43 2b10 	vmov	d0, r2, r3
 800cc30:	b01f      	add	sp, #124	@ 0x7c
 800cc32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc36:	2920      	cmp	r1, #32
 800cc38:	d1ce      	bne.n	800cbd8 <_strtod_l+0x30>
 800cc3a:	3201      	adds	r2, #1
 800cc3c:	e7c1      	b.n	800cbc2 <_strtod_l+0x1a>
 800cc3e:	292d      	cmp	r1, #45	@ 0x2d
 800cc40:	d1ca      	bne.n	800cbd8 <_strtod_l+0x30>
 800cc42:	2101      	movs	r1, #1
 800cc44:	910e      	str	r1, [sp, #56]	@ 0x38
 800cc46:	1c51      	adds	r1, r2, #1
 800cc48:	9119      	str	r1, [sp, #100]	@ 0x64
 800cc4a:	7852      	ldrb	r2, [r2, #1]
 800cc4c:	2a00      	cmp	r2, #0
 800cc4e:	d1c5      	bne.n	800cbdc <_strtod_l+0x34>
 800cc50:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cc52:	9419      	str	r4, [sp, #100]	@ 0x64
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	f040 8570 	bne.w	800d73a <_strtod_l+0xb92>
 800cc5a:	4652      	mov	r2, sl
 800cc5c:	465b      	mov	r3, fp
 800cc5e:	e7e5      	b.n	800cc2c <_strtod_l+0x84>
 800cc60:	2100      	movs	r1, #0
 800cc62:	e7ef      	b.n	800cc44 <_strtod_l+0x9c>
 800cc64:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800cc66:	b13a      	cbz	r2, 800cc78 <_strtod_l+0xd0>
 800cc68:	2135      	movs	r1, #53	@ 0x35
 800cc6a:	a81c      	add	r0, sp, #112	@ 0x70
 800cc6c:	f003 fc82 	bl	8010574 <__copybits>
 800cc70:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cc72:	9805      	ldr	r0, [sp, #20]
 800cc74:	f003 f858 	bl	800fd28 <_Bfree>
 800cc78:	3e01      	subs	r6, #1
 800cc7a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800cc7c:	2e04      	cmp	r6, #4
 800cc7e:	d806      	bhi.n	800cc8e <_strtod_l+0xe6>
 800cc80:	e8df f006 	tbb	[pc, r6]
 800cc84:	201d0314 	.word	0x201d0314
 800cc88:	14          	.byte	0x14
 800cc89:	00          	.byte	0x00
 800cc8a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800cc8e:	05e1      	lsls	r1, r4, #23
 800cc90:	bf48      	it	mi
 800cc92:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800cc96:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cc9a:	0d1b      	lsrs	r3, r3, #20
 800cc9c:	051b      	lsls	r3, r3, #20
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	d1bb      	bne.n	800cc1a <_strtod_l+0x72>
 800cca2:	f001 fcf5 	bl	800e690 <__errno>
 800cca6:	2322      	movs	r3, #34	@ 0x22
 800cca8:	6003      	str	r3, [r0, #0]
 800ccaa:	e7b6      	b.n	800cc1a <_strtod_l+0x72>
 800ccac:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800ccb0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ccb4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ccb8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ccbc:	e7e7      	b.n	800cc8e <_strtod_l+0xe6>
 800ccbe:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800ce40 <_strtod_l+0x298>
 800ccc2:	e7e4      	b.n	800cc8e <_strtod_l+0xe6>
 800ccc4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ccc8:	f04f 3aff 	mov.w	sl, #4294967295
 800cccc:	e7df      	b.n	800cc8e <_strtod_l+0xe6>
 800ccce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ccd0:	1c5a      	adds	r2, r3, #1
 800ccd2:	9219      	str	r2, [sp, #100]	@ 0x64
 800ccd4:	785b      	ldrb	r3, [r3, #1]
 800ccd6:	2b30      	cmp	r3, #48	@ 0x30
 800ccd8:	d0f9      	beq.n	800ccce <_strtod_l+0x126>
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d09d      	beq.n	800cc1a <_strtod_l+0x72>
 800ccde:	2301      	movs	r3, #1
 800cce0:	2700      	movs	r7, #0
 800cce2:	9308      	str	r3, [sp, #32]
 800cce4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cce6:	930c      	str	r3, [sp, #48]	@ 0x30
 800cce8:	970b      	str	r7, [sp, #44]	@ 0x2c
 800ccea:	46b9      	mov	r9, r7
 800ccec:	220a      	movs	r2, #10
 800ccee:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800ccf0:	7805      	ldrb	r5, [r0, #0]
 800ccf2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800ccf6:	b2d9      	uxtb	r1, r3
 800ccf8:	2909      	cmp	r1, #9
 800ccfa:	d928      	bls.n	800cd4e <_strtod_l+0x1a6>
 800ccfc:	494f      	ldr	r1, [pc, #316]	@ (800ce3c <_strtod_l+0x294>)
 800ccfe:	2201      	movs	r2, #1
 800cd00:	f001 fc0e 	bl	800e520 <strncmp>
 800cd04:	2800      	cmp	r0, #0
 800cd06:	d032      	beq.n	800cd6e <_strtod_l+0x1c6>
 800cd08:	2000      	movs	r0, #0
 800cd0a:	462a      	mov	r2, r5
 800cd0c:	900a      	str	r0, [sp, #40]	@ 0x28
 800cd0e:	464d      	mov	r5, r9
 800cd10:	4603      	mov	r3, r0
 800cd12:	2a65      	cmp	r2, #101	@ 0x65
 800cd14:	d001      	beq.n	800cd1a <_strtod_l+0x172>
 800cd16:	2a45      	cmp	r2, #69	@ 0x45
 800cd18:	d114      	bne.n	800cd44 <_strtod_l+0x19c>
 800cd1a:	b91d      	cbnz	r5, 800cd24 <_strtod_l+0x17c>
 800cd1c:	9a08      	ldr	r2, [sp, #32]
 800cd1e:	4302      	orrs	r2, r0
 800cd20:	d096      	beq.n	800cc50 <_strtod_l+0xa8>
 800cd22:	2500      	movs	r5, #0
 800cd24:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800cd26:	1c62      	adds	r2, r4, #1
 800cd28:	9219      	str	r2, [sp, #100]	@ 0x64
 800cd2a:	7862      	ldrb	r2, [r4, #1]
 800cd2c:	2a2b      	cmp	r2, #43	@ 0x2b
 800cd2e:	d07a      	beq.n	800ce26 <_strtod_l+0x27e>
 800cd30:	2a2d      	cmp	r2, #45	@ 0x2d
 800cd32:	d07e      	beq.n	800ce32 <_strtod_l+0x28a>
 800cd34:	f04f 0c00 	mov.w	ip, #0
 800cd38:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800cd3c:	2909      	cmp	r1, #9
 800cd3e:	f240 8085 	bls.w	800ce4c <_strtod_l+0x2a4>
 800cd42:	9419      	str	r4, [sp, #100]	@ 0x64
 800cd44:	f04f 0800 	mov.w	r8, #0
 800cd48:	e0a5      	b.n	800ce96 <_strtod_l+0x2ee>
 800cd4a:	2300      	movs	r3, #0
 800cd4c:	e7c8      	b.n	800cce0 <_strtod_l+0x138>
 800cd4e:	f1b9 0f08 	cmp.w	r9, #8
 800cd52:	bfd8      	it	le
 800cd54:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800cd56:	f100 0001 	add.w	r0, r0, #1
 800cd5a:	bfda      	itte	le
 800cd5c:	fb02 3301 	mlale	r3, r2, r1, r3
 800cd60:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800cd62:	fb02 3707 	mlagt	r7, r2, r7, r3
 800cd66:	f109 0901 	add.w	r9, r9, #1
 800cd6a:	9019      	str	r0, [sp, #100]	@ 0x64
 800cd6c:	e7bf      	b.n	800ccee <_strtod_l+0x146>
 800cd6e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cd70:	1c5a      	adds	r2, r3, #1
 800cd72:	9219      	str	r2, [sp, #100]	@ 0x64
 800cd74:	785a      	ldrb	r2, [r3, #1]
 800cd76:	f1b9 0f00 	cmp.w	r9, #0
 800cd7a:	d03b      	beq.n	800cdf4 <_strtod_l+0x24c>
 800cd7c:	900a      	str	r0, [sp, #40]	@ 0x28
 800cd7e:	464d      	mov	r5, r9
 800cd80:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800cd84:	2b09      	cmp	r3, #9
 800cd86:	d912      	bls.n	800cdae <_strtod_l+0x206>
 800cd88:	2301      	movs	r3, #1
 800cd8a:	e7c2      	b.n	800cd12 <_strtod_l+0x16a>
 800cd8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cd8e:	1c5a      	adds	r2, r3, #1
 800cd90:	9219      	str	r2, [sp, #100]	@ 0x64
 800cd92:	785a      	ldrb	r2, [r3, #1]
 800cd94:	3001      	adds	r0, #1
 800cd96:	2a30      	cmp	r2, #48	@ 0x30
 800cd98:	d0f8      	beq.n	800cd8c <_strtod_l+0x1e4>
 800cd9a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800cd9e:	2b08      	cmp	r3, #8
 800cda0:	f200 84d2 	bhi.w	800d748 <_strtod_l+0xba0>
 800cda4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cda6:	900a      	str	r0, [sp, #40]	@ 0x28
 800cda8:	2000      	movs	r0, #0
 800cdaa:	930c      	str	r3, [sp, #48]	@ 0x30
 800cdac:	4605      	mov	r5, r0
 800cdae:	3a30      	subs	r2, #48	@ 0x30
 800cdb0:	f100 0301 	add.w	r3, r0, #1
 800cdb4:	d018      	beq.n	800cde8 <_strtod_l+0x240>
 800cdb6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cdb8:	4419      	add	r1, r3
 800cdba:	910a      	str	r1, [sp, #40]	@ 0x28
 800cdbc:	462e      	mov	r6, r5
 800cdbe:	f04f 0e0a 	mov.w	lr, #10
 800cdc2:	1c71      	adds	r1, r6, #1
 800cdc4:	eba1 0c05 	sub.w	ip, r1, r5
 800cdc8:	4563      	cmp	r3, ip
 800cdca:	dc15      	bgt.n	800cdf8 <_strtod_l+0x250>
 800cdcc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800cdd0:	182b      	adds	r3, r5, r0
 800cdd2:	2b08      	cmp	r3, #8
 800cdd4:	f105 0501 	add.w	r5, r5, #1
 800cdd8:	4405      	add	r5, r0
 800cdda:	dc1a      	bgt.n	800ce12 <_strtod_l+0x26a>
 800cddc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cdde:	230a      	movs	r3, #10
 800cde0:	fb03 2301 	mla	r3, r3, r1, r2
 800cde4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cde6:	2300      	movs	r3, #0
 800cde8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cdea:	1c51      	adds	r1, r2, #1
 800cdec:	9119      	str	r1, [sp, #100]	@ 0x64
 800cdee:	7852      	ldrb	r2, [r2, #1]
 800cdf0:	4618      	mov	r0, r3
 800cdf2:	e7c5      	b.n	800cd80 <_strtod_l+0x1d8>
 800cdf4:	4648      	mov	r0, r9
 800cdf6:	e7ce      	b.n	800cd96 <_strtod_l+0x1ee>
 800cdf8:	2e08      	cmp	r6, #8
 800cdfa:	dc05      	bgt.n	800ce08 <_strtod_l+0x260>
 800cdfc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800cdfe:	fb0e f606 	mul.w	r6, lr, r6
 800ce02:	960b      	str	r6, [sp, #44]	@ 0x2c
 800ce04:	460e      	mov	r6, r1
 800ce06:	e7dc      	b.n	800cdc2 <_strtod_l+0x21a>
 800ce08:	2910      	cmp	r1, #16
 800ce0a:	bfd8      	it	le
 800ce0c:	fb0e f707 	mulle.w	r7, lr, r7
 800ce10:	e7f8      	b.n	800ce04 <_strtod_l+0x25c>
 800ce12:	2b0f      	cmp	r3, #15
 800ce14:	bfdc      	itt	le
 800ce16:	230a      	movle	r3, #10
 800ce18:	fb03 2707 	mlale	r7, r3, r7, r2
 800ce1c:	e7e3      	b.n	800cde6 <_strtod_l+0x23e>
 800ce1e:	2300      	movs	r3, #0
 800ce20:	930a      	str	r3, [sp, #40]	@ 0x28
 800ce22:	2301      	movs	r3, #1
 800ce24:	e77a      	b.n	800cd1c <_strtod_l+0x174>
 800ce26:	f04f 0c00 	mov.w	ip, #0
 800ce2a:	1ca2      	adds	r2, r4, #2
 800ce2c:	9219      	str	r2, [sp, #100]	@ 0x64
 800ce2e:	78a2      	ldrb	r2, [r4, #2]
 800ce30:	e782      	b.n	800cd38 <_strtod_l+0x190>
 800ce32:	f04f 0c01 	mov.w	ip, #1
 800ce36:	e7f8      	b.n	800ce2a <_strtod_l+0x282>
 800ce38:	08011680 	.word	0x08011680
 800ce3c:	08011440 	.word	0x08011440
 800ce40:	7ff00000 	.word	0x7ff00000
 800ce44:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ce46:	1c51      	adds	r1, r2, #1
 800ce48:	9119      	str	r1, [sp, #100]	@ 0x64
 800ce4a:	7852      	ldrb	r2, [r2, #1]
 800ce4c:	2a30      	cmp	r2, #48	@ 0x30
 800ce4e:	d0f9      	beq.n	800ce44 <_strtod_l+0x29c>
 800ce50:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800ce54:	2908      	cmp	r1, #8
 800ce56:	f63f af75 	bhi.w	800cd44 <_strtod_l+0x19c>
 800ce5a:	3a30      	subs	r2, #48	@ 0x30
 800ce5c:	9209      	str	r2, [sp, #36]	@ 0x24
 800ce5e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ce60:	920f      	str	r2, [sp, #60]	@ 0x3c
 800ce62:	f04f 080a 	mov.w	r8, #10
 800ce66:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ce68:	1c56      	adds	r6, r2, #1
 800ce6a:	9619      	str	r6, [sp, #100]	@ 0x64
 800ce6c:	7852      	ldrb	r2, [r2, #1]
 800ce6e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800ce72:	f1be 0f09 	cmp.w	lr, #9
 800ce76:	d939      	bls.n	800ceec <_strtod_l+0x344>
 800ce78:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ce7a:	1a76      	subs	r6, r6, r1
 800ce7c:	2e08      	cmp	r6, #8
 800ce7e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800ce82:	dc03      	bgt.n	800ce8c <_strtod_l+0x2e4>
 800ce84:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ce86:	4588      	cmp	r8, r1
 800ce88:	bfa8      	it	ge
 800ce8a:	4688      	movge	r8, r1
 800ce8c:	f1bc 0f00 	cmp.w	ip, #0
 800ce90:	d001      	beq.n	800ce96 <_strtod_l+0x2ee>
 800ce92:	f1c8 0800 	rsb	r8, r8, #0
 800ce96:	2d00      	cmp	r5, #0
 800ce98:	d14e      	bne.n	800cf38 <_strtod_l+0x390>
 800ce9a:	9908      	ldr	r1, [sp, #32]
 800ce9c:	4308      	orrs	r0, r1
 800ce9e:	f47f aebc 	bne.w	800cc1a <_strtod_l+0x72>
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	f47f aed4 	bne.w	800cc50 <_strtod_l+0xa8>
 800cea8:	2a69      	cmp	r2, #105	@ 0x69
 800ceaa:	d028      	beq.n	800cefe <_strtod_l+0x356>
 800ceac:	dc25      	bgt.n	800cefa <_strtod_l+0x352>
 800ceae:	2a49      	cmp	r2, #73	@ 0x49
 800ceb0:	d025      	beq.n	800cefe <_strtod_l+0x356>
 800ceb2:	2a4e      	cmp	r2, #78	@ 0x4e
 800ceb4:	f47f aecc 	bne.w	800cc50 <_strtod_l+0xa8>
 800ceb8:	499a      	ldr	r1, [pc, #616]	@ (800d124 <_strtod_l+0x57c>)
 800ceba:	a819      	add	r0, sp, #100	@ 0x64
 800cebc:	f002 fd7c 	bl	800f9b8 <__match>
 800cec0:	2800      	cmp	r0, #0
 800cec2:	f43f aec5 	beq.w	800cc50 <_strtod_l+0xa8>
 800cec6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cec8:	781b      	ldrb	r3, [r3, #0]
 800ceca:	2b28      	cmp	r3, #40	@ 0x28
 800cecc:	d12e      	bne.n	800cf2c <_strtod_l+0x384>
 800cece:	4996      	ldr	r1, [pc, #600]	@ (800d128 <_strtod_l+0x580>)
 800ced0:	aa1c      	add	r2, sp, #112	@ 0x70
 800ced2:	a819      	add	r0, sp, #100	@ 0x64
 800ced4:	f002 fd84 	bl	800f9e0 <__hexnan>
 800ced8:	2805      	cmp	r0, #5
 800ceda:	d127      	bne.n	800cf2c <_strtod_l+0x384>
 800cedc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cede:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800cee2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800cee6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800ceea:	e696      	b.n	800cc1a <_strtod_l+0x72>
 800ceec:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ceee:	fb08 2101 	mla	r1, r8, r1, r2
 800cef2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800cef6:	9209      	str	r2, [sp, #36]	@ 0x24
 800cef8:	e7b5      	b.n	800ce66 <_strtod_l+0x2be>
 800cefa:	2a6e      	cmp	r2, #110	@ 0x6e
 800cefc:	e7da      	b.n	800ceb4 <_strtod_l+0x30c>
 800cefe:	498b      	ldr	r1, [pc, #556]	@ (800d12c <_strtod_l+0x584>)
 800cf00:	a819      	add	r0, sp, #100	@ 0x64
 800cf02:	f002 fd59 	bl	800f9b8 <__match>
 800cf06:	2800      	cmp	r0, #0
 800cf08:	f43f aea2 	beq.w	800cc50 <_strtod_l+0xa8>
 800cf0c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cf0e:	4988      	ldr	r1, [pc, #544]	@ (800d130 <_strtod_l+0x588>)
 800cf10:	3b01      	subs	r3, #1
 800cf12:	a819      	add	r0, sp, #100	@ 0x64
 800cf14:	9319      	str	r3, [sp, #100]	@ 0x64
 800cf16:	f002 fd4f 	bl	800f9b8 <__match>
 800cf1a:	b910      	cbnz	r0, 800cf22 <_strtod_l+0x37a>
 800cf1c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cf1e:	3301      	adds	r3, #1
 800cf20:	9319      	str	r3, [sp, #100]	@ 0x64
 800cf22:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800d140 <_strtod_l+0x598>
 800cf26:	f04f 0a00 	mov.w	sl, #0
 800cf2a:	e676      	b.n	800cc1a <_strtod_l+0x72>
 800cf2c:	4881      	ldr	r0, [pc, #516]	@ (800d134 <_strtod_l+0x58c>)
 800cf2e:	f001 fbeb 	bl	800e708 <nan>
 800cf32:	ec5b ab10 	vmov	sl, fp, d0
 800cf36:	e670      	b.n	800cc1a <_strtod_l+0x72>
 800cf38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf3a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800cf3c:	eba8 0303 	sub.w	r3, r8, r3
 800cf40:	f1b9 0f00 	cmp.w	r9, #0
 800cf44:	bf08      	it	eq
 800cf46:	46a9      	moveq	r9, r5
 800cf48:	2d10      	cmp	r5, #16
 800cf4a:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf4c:	462c      	mov	r4, r5
 800cf4e:	bfa8      	it	ge
 800cf50:	2410      	movge	r4, #16
 800cf52:	f7f3 fae7 	bl	8000524 <__aeabi_ui2d>
 800cf56:	2d09      	cmp	r5, #9
 800cf58:	4682      	mov	sl, r0
 800cf5a:	468b      	mov	fp, r1
 800cf5c:	dc13      	bgt.n	800cf86 <_strtod_l+0x3de>
 800cf5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	f43f ae5a 	beq.w	800cc1a <_strtod_l+0x72>
 800cf66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf68:	dd78      	ble.n	800d05c <_strtod_l+0x4b4>
 800cf6a:	2b16      	cmp	r3, #22
 800cf6c:	dc5f      	bgt.n	800d02e <_strtod_l+0x486>
 800cf6e:	4972      	ldr	r1, [pc, #456]	@ (800d138 <_strtod_l+0x590>)
 800cf70:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cf74:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf78:	4652      	mov	r2, sl
 800cf7a:	465b      	mov	r3, fp
 800cf7c:	f7f3 fb4c 	bl	8000618 <__aeabi_dmul>
 800cf80:	4682      	mov	sl, r0
 800cf82:	468b      	mov	fp, r1
 800cf84:	e649      	b.n	800cc1a <_strtod_l+0x72>
 800cf86:	4b6c      	ldr	r3, [pc, #432]	@ (800d138 <_strtod_l+0x590>)
 800cf88:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cf8c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800cf90:	f7f3 fb42 	bl	8000618 <__aeabi_dmul>
 800cf94:	4682      	mov	sl, r0
 800cf96:	4638      	mov	r0, r7
 800cf98:	468b      	mov	fp, r1
 800cf9a:	f7f3 fac3 	bl	8000524 <__aeabi_ui2d>
 800cf9e:	4602      	mov	r2, r0
 800cfa0:	460b      	mov	r3, r1
 800cfa2:	4650      	mov	r0, sl
 800cfa4:	4659      	mov	r1, fp
 800cfa6:	f7f3 f981 	bl	80002ac <__adddf3>
 800cfaa:	2d0f      	cmp	r5, #15
 800cfac:	4682      	mov	sl, r0
 800cfae:	468b      	mov	fp, r1
 800cfb0:	ddd5      	ble.n	800cf5e <_strtod_l+0x3b6>
 800cfb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfb4:	1b2c      	subs	r4, r5, r4
 800cfb6:	441c      	add	r4, r3
 800cfb8:	2c00      	cmp	r4, #0
 800cfba:	f340 8093 	ble.w	800d0e4 <_strtod_l+0x53c>
 800cfbe:	f014 030f 	ands.w	r3, r4, #15
 800cfc2:	d00a      	beq.n	800cfda <_strtod_l+0x432>
 800cfc4:	495c      	ldr	r1, [pc, #368]	@ (800d138 <_strtod_l+0x590>)
 800cfc6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cfca:	4652      	mov	r2, sl
 800cfcc:	465b      	mov	r3, fp
 800cfce:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cfd2:	f7f3 fb21 	bl	8000618 <__aeabi_dmul>
 800cfd6:	4682      	mov	sl, r0
 800cfd8:	468b      	mov	fp, r1
 800cfda:	f034 040f 	bics.w	r4, r4, #15
 800cfde:	d073      	beq.n	800d0c8 <_strtod_l+0x520>
 800cfe0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800cfe4:	dd49      	ble.n	800d07a <_strtod_l+0x4d2>
 800cfe6:	2400      	movs	r4, #0
 800cfe8:	46a0      	mov	r8, r4
 800cfea:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cfec:	46a1      	mov	r9, r4
 800cfee:	9a05      	ldr	r2, [sp, #20]
 800cff0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800d140 <_strtod_l+0x598>
 800cff4:	2322      	movs	r3, #34	@ 0x22
 800cff6:	6013      	str	r3, [r2, #0]
 800cff8:	f04f 0a00 	mov.w	sl, #0
 800cffc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cffe:	2b00      	cmp	r3, #0
 800d000:	f43f ae0b 	beq.w	800cc1a <_strtod_l+0x72>
 800d004:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d006:	9805      	ldr	r0, [sp, #20]
 800d008:	f002 fe8e 	bl	800fd28 <_Bfree>
 800d00c:	9805      	ldr	r0, [sp, #20]
 800d00e:	4649      	mov	r1, r9
 800d010:	f002 fe8a 	bl	800fd28 <_Bfree>
 800d014:	9805      	ldr	r0, [sp, #20]
 800d016:	4641      	mov	r1, r8
 800d018:	f002 fe86 	bl	800fd28 <_Bfree>
 800d01c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d01e:	9805      	ldr	r0, [sp, #20]
 800d020:	f002 fe82 	bl	800fd28 <_Bfree>
 800d024:	9805      	ldr	r0, [sp, #20]
 800d026:	4621      	mov	r1, r4
 800d028:	f002 fe7e 	bl	800fd28 <_Bfree>
 800d02c:	e5f5      	b.n	800cc1a <_strtod_l+0x72>
 800d02e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d030:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800d034:	4293      	cmp	r3, r2
 800d036:	dbbc      	blt.n	800cfb2 <_strtod_l+0x40a>
 800d038:	4c3f      	ldr	r4, [pc, #252]	@ (800d138 <_strtod_l+0x590>)
 800d03a:	f1c5 050f 	rsb	r5, r5, #15
 800d03e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800d042:	4652      	mov	r2, sl
 800d044:	465b      	mov	r3, fp
 800d046:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d04a:	f7f3 fae5 	bl	8000618 <__aeabi_dmul>
 800d04e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d050:	1b5d      	subs	r5, r3, r5
 800d052:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800d056:	e9d4 2300 	ldrd	r2, r3, [r4]
 800d05a:	e78f      	b.n	800cf7c <_strtod_l+0x3d4>
 800d05c:	3316      	adds	r3, #22
 800d05e:	dba8      	blt.n	800cfb2 <_strtod_l+0x40a>
 800d060:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d062:	eba3 0808 	sub.w	r8, r3, r8
 800d066:	4b34      	ldr	r3, [pc, #208]	@ (800d138 <_strtod_l+0x590>)
 800d068:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800d06c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800d070:	4650      	mov	r0, sl
 800d072:	4659      	mov	r1, fp
 800d074:	f7f3 fbfa 	bl	800086c <__aeabi_ddiv>
 800d078:	e782      	b.n	800cf80 <_strtod_l+0x3d8>
 800d07a:	2300      	movs	r3, #0
 800d07c:	4f2f      	ldr	r7, [pc, #188]	@ (800d13c <_strtod_l+0x594>)
 800d07e:	1124      	asrs	r4, r4, #4
 800d080:	4650      	mov	r0, sl
 800d082:	4659      	mov	r1, fp
 800d084:	461e      	mov	r6, r3
 800d086:	2c01      	cmp	r4, #1
 800d088:	dc21      	bgt.n	800d0ce <_strtod_l+0x526>
 800d08a:	b10b      	cbz	r3, 800d090 <_strtod_l+0x4e8>
 800d08c:	4682      	mov	sl, r0
 800d08e:	468b      	mov	fp, r1
 800d090:	492a      	ldr	r1, [pc, #168]	@ (800d13c <_strtod_l+0x594>)
 800d092:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800d096:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800d09a:	4652      	mov	r2, sl
 800d09c:	465b      	mov	r3, fp
 800d09e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d0a2:	f7f3 fab9 	bl	8000618 <__aeabi_dmul>
 800d0a6:	4b26      	ldr	r3, [pc, #152]	@ (800d140 <_strtod_l+0x598>)
 800d0a8:	460a      	mov	r2, r1
 800d0aa:	400b      	ands	r3, r1
 800d0ac:	4925      	ldr	r1, [pc, #148]	@ (800d144 <_strtod_l+0x59c>)
 800d0ae:	428b      	cmp	r3, r1
 800d0b0:	4682      	mov	sl, r0
 800d0b2:	d898      	bhi.n	800cfe6 <_strtod_l+0x43e>
 800d0b4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800d0b8:	428b      	cmp	r3, r1
 800d0ba:	bf86      	itte	hi
 800d0bc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800d148 <_strtod_l+0x5a0>
 800d0c0:	f04f 3aff 	movhi.w	sl, #4294967295
 800d0c4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800d0c8:	2300      	movs	r3, #0
 800d0ca:	9308      	str	r3, [sp, #32]
 800d0cc:	e076      	b.n	800d1bc <_strtod_l+0x614>
 800d0ce:	07e2      	lsls	r2, r4, #31
 800d0d0:	d504      	bpl.n	800d0dc <_strtod_l+0x534>
 800d0d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d0d6:	f7f3 fa9f 	bl	8000618 <__aeabi_dmul>
 800d0da:	2301      	movs	r3, #1
 800d0dc:	3601      	adds	r6, #1
 800d0de:	1064      	asrs	r4, r4, #1
 800d0e0:	3708      	adds	r7, #8
 800d0e2:	e7d0      	b.n	800d086 <_strtod_l+0x4de>
 800d0e4:	d0f0      	beq.n	800d0c8 <_strtod_l+0x520>
 800d0e6:	4264      	negs	r4, r4
 800d0e8:	f014 020f 	ands.w	r2, r4, #15
 800d0ec:	d00a      	beq.n	800d104 <_strtod_l+0x55c>
 800d0ee:	4b12      	ldr	r3, [pc, #72]	@ (800d138 <_strtod_l+0x590>)
 800d0f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d0f4:	4650      	mov	r0, sl
 800d0f6:	4659      	mov	r1, fp
 800d0f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0fc:	f7f3 fbb6 	bl	800086c <__aeabi_ddiv>
 800d100:	4682      	mov	sl, r0
 800d102:	468b      	mov	fp, r1
 800d104:	1124      	asrs	r4, r4, #4
 800d106:	d0df      	beq.n	800d0c8 <_strtod_l+0x520>
 800d108:	2c1f      	cmp	r4, #31
 800d10a:	dd1f      	ble.n	800d14c <_strtod_l+0x5a4>
 800d10c:	2400      	movs	r4, #0
 800d10e:	46a0      	mov	r8, r4
 800d110:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d112:	46a1      	mov	r9, r4
 800d114:	9a05      	ldr	r2, [sp, #20]
 800d116:	2322      	movs	r3, #34	@ 0x22
 800d118:	f04f 0a00 	mov.w	sl, #0
 800d11c:	f04f 0b00 	mov.w	fp, #0
 800d120:	6013      	str	r3, [r2, #0]
 800d122:	e76b      	b.n	800cffc <_strtod_l+0x454>
 800d124:	0801144f 	.word	0x0801144f
 800d128:	0801166c 	.word	0x0801166c
 800d12c:	08011447 	.word	0x08011447
 800d130:	0801152e 	.word	0x0801152e
 800d134:	0801152a 	.word	0x0801152a
 800d138:	080116f8 	.word	0x080116f8
 800d13c:	080116d0 	.word	0x080116d0
 800d140:	7ff00000 	.word	0x7ff00000
 800d144:	7ca00000 	.word	0x7ca00000
 800d148:	7fefffff 	.word	0x7fefffff
 800d14c:	f014 0310 	ands.w	r3, r4, #16
 800d150:	bf18      	it	ne
 800d152:	236a      	movne	r3, #106	@ 0x6a
 800d154:	4ea9      	ldr	r6, [pc, #676]	@ (800d3fc <_strtod_l+0x854>)
 800d156:	9308      	str	r3, [sp, #32]
 800d158:	4650      	mov	r0, sl
 800d15a:	4659      	mov	r1, fp
 800d15c:	2300      	movs	r3, #0
 800d15e:	07e7      	lsls	r7, r4, #31
 800d160:	d504      	bpl.n	800d16c <_strtod_l+0x5c4>
 800d162:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d166:	f7f3 fa57 	bl	8000618 <__aeabi_dmul>
 800d16a:	2301      	movs	r3, #1
 800d16c:	1064      	asrs	r4, r4, #1
 800d16e:	f106 0608 	add.w	r6, r6, #8
 800d172:	d1f4      	bne.n	800d15e <_strtod_l+0x5b6>
 800d174:	b10b      	cbz	r3, 800d17a <_strtod_l+0x5d2>
 800d176:	4682      	mov	sl, r0
 800d178:	468b      	mov	fp, r1
 800d17a:	9b08      	ldr	r3, [sp, #32]
 800d17c:	b1b3      	cbz	r3, 800d1ac <_strtod_l+0x604>
 800d17e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800d182:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800d186:	2b00      	cmp	r3, #0
 800d188:	4659      	mov	r1, fp
 800d18a:	dd0f      	ble.n	800d1ac <_strtod_l+0x604>
 800d18c:	2b1f      	cmp	r3, #31
 800d18e:	dd56      	ble.n	800d23e <_strtod_l+0x696>
 800d190:	2b34      	cmp	r3, #52	@ 0x34
 800d192:	bfde      	ittt	le
 800d194:	f04f 33ff 	movle.w	r3, #4294967295
 800d198:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800d19c:	4093      	lslle	r3, r2
 800d19e:	f04f 0a00 	mov.w	sl, #0
 800d1a2:	bfcc      	ite	gt
 800d1a4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800d1a8:	ea03 0b01 	andle.w	fp, r3, r1
 800d1ac:	2200      	movs	r2, #0
 800d1ae:	2300      	movs	r3, #0
 800d1b0:	4650      	mov	r0, sl
 800d1b2:	4659      	mov	r1, fp
 800d1b4:	f7f3 fc98 	bl	8000ae8 <__aeabi_dcmpeq>
 800d1b8:	2800      	cmp	r0, #0
 800d1ba:	d1a7      	bne.n	800d10c <_strtod_l+0x564>
 800d1bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d1be:	9300      	str	r3, [sp, #0]
 800d1c0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800d1c2:	9805      	ldr	r0, [sp, #20]
 800d1c4:	462b      	mov	r3, r5
 800d1c6:	464a      	mov	r2, r9
 800d1c8:	f002 fe16 	bl	800fdf8 <__s2b>
 800d1cc:	900b      	str	r0, [sp, #44]	@ 0x2c
 800d1ce:	2800      	cmp	r0, #0
 800d1d0:	f43f af09 	beq.w	800cfe6 <_strtod_l+0x43e>
 800d1d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d1d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d1d8:	2a00      	cmp	r2, #0
 800d1da:	eba3 0308 	sub.w	r3, r3, r8
 800d1de:	bfa8      	it	ge
 800d1e0:	2300      	movge	r3, #0
 800d1e2:	9312      	str	r3, [sp, #72]	@ 0x48
 800d1e4:	2400      	movs	r4, #0
 800d1e6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800d1ea:	9316      	str	r3, [sp, #88]	@ 0x58
 800d1ec:	46a0      	mov	r8, r4
 800d1ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d1f0:	9805      	ldr	r0, [sp, #20]
 800d1f2:	6859      	ldr	r1, [r3, #4]
 800d1f4:	f002 fd58 	bl	800fca8 <_Balloc>
 800d1f8:	4681      	mov	r9, r0
 800d1fa:	2800      	cmp	r0, #0
 800d1fc:	f43f aef7 	beq.w	800cfee <_strtod_l+0x446>
 800d200:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d202:	691a      	ldr	r2, [r3, #16]
 800d204:	3202      	adds	r2, #2
 800d206:	f103 010c 	add.w	r1, r3, #12
 800d20a:	0092      	lsls	r2, r2, #2
 800d20c:	300c      	adds	r0, #12
 800d20e:	f001 fa6c 	bl	800e6ea <memcpy>
 800d212:	ec4b ab10 	vmov	d0, sl, fp
 800d216:	9805      	ldr	r0, [sp, #20]
 800d218:	aa1c      	add	r2, sp, #112	@ 0x70
 800d21a:	a91b      	add	r1, sp, #108	@ 0x6c
 800d21c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800d220:	f003 f91e 	bl	8010460 <__d2b>
 800d224:	901a      	str	r0, [sp, #104]	@ 0x68
 800d226:	2800      	cmp	r0, #0
 800d228:	f43f aee1 	beq.w	800cfee <_strtod_l+0x446>
 800d22c:	9805      	ldr	r0, [sp, #20]
 800d22e:	2101      	movs	r1, #1
 800d230:	f002 fe78 	bl	800ff24 <__i2b>
 800d234:	4680      	mov	r8, r0
 800d236:	b948      	cbnz	r0, 800d24c <_strtod_l+0x6a4>
 800d238:	f04f 0800 	mov.w	r8, #0
 800d23c:	e6d7      	b.n	800cfee <_strtod_l+0x446>
 800d23e:	f04f 32ff 	mov.w	r2, #4294967295
 800d242:	fa02 f303 	lsl.w	r3, r2, r3
 800d246:	ea03 0a0a 	and.w	sl, r3, sl
 800d24a:	e7af      	b.n	800d1ac <_strtod_l+0x604>
 800d24c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800d24e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800d250:	2d00      	cmp	r5, #0
 800d252:	bfab      	itete	ge
 800d254:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800d256:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800d258:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800d25a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800d25c:	bfac      	ite	ge
 800d25e:	18ef      	addge	r7, r5, r3
 800d260:	1b5e      	sublt	r6, r3, r5
 800d262:	9b08      	ldr	r3, [sp, #32]
 800d264:	1aed      	subs	r5, r5, r3
 800d266:	4415      	add	r5, r2
 800d268:	4b65      	ldr	r3, [pc, #404]	@ (800d400 <_strtod_l+0x858>)
 800d26a:	3d01      	subs	r5, #1
 800d26c:	429d      	cmp	r5, r3
 800d26e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800d272:	da50      	bge.n	800d316 <_strtod_l+0x76e>
 800d274:	1b5b      	subs	r3, r3, r5
 800d276:	2b1f      	cmp	r3, #31
 800d278:	eba2 0203 	sub.w	r2, r2, r3
 800d27c:	f04f 0101 	mov.w	r1, #1
 800d280:	dc3d      	bgt.n	800d2fe <_strtod_l+0x756>
 800d282:	fa01 f303 	lsl.w	r3, r1, r3
 800d286:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d288:	2300      	movs	r3, #0
 800d28a:	9310      	str	r3, [sp, #64]	@ 0x40
 800d28c:	18bd      	adds	r5, r7, r2
 800d28e:	9b08      	ldr	r3, [sp, #32]
 800d290:	42af      	cmp	r7, r5
 800d292:	4416      	add	r6, r2
 800d294:	441e      	add	r6, r3
 800d296:	463b      	mov	r3, r7
 800d298:	bfa8      	it	ge
 800d29a:	462b      	movge	r3, r5
 800d29c:	42b3      	cmp	r3, r6
 800d29e:	bfa8      	it	ge
 800d2a0:	4633      	movge	r3, r6
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	bfc2      	ittt	gt
 800d2a6:	1aed      	subgt	r5, r5, r3
 800d2a8:	1af6      	subgt	r6, r6, r3
 800d2aa:	1aff      	subgt	r7, r7, r3
 800d2ac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	dd16      	ble.n	800d2e0 <_strtod_l+0x738>
 800d2b2:	4641      	mov	r1, r8
 800d2b4:	9805      	ldr	r0, [sp, #20]
 800d2b6:	461a      	mov	r2, r3
 800d2b8:	f002 feec 	bl	8010094 <__pow5mult>
 800d2bc:	4680      	mov	r8, r0
 800d2be:	2800      	cmp	r0, #0
 800d2c0:	d0ba      	beq.n	800d238 <_strtod_l+0x690>
 800d2c2:	4601      	mov	r1, r0
 800d2c4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d2c6:	9805      	ldr	r0, [sp, #20]
 800d2c8:	f002 fe42 	bl	800ff50 <__multiply>
 800d2cc:	900a      	str	r0, [sp, #40]	@ 0x28
 800d2ce:	2800      	cmp	r0, #0
 800d2d0:	f43f ae8d 	beq.w	800cfee <_strtod_l+0x446>
 800d2d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d2d6:	9805      	ldr	r0, [sp, #20]
 800d2d8:	f002 fd26 	bl	800fd28 <_Bfree>
 800d2dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d2de:	931a      	str	r3, [sp, #104]	@ 0x68
 800d2e0:	2d00      	cmp	r5, #0
 800d2e2:	dc1d      	bgt.n	800d320 <_strtod_l+0x778>
 800d2e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	dd23      	ble.n	800d332 <_strtod_l+0x78a>
 800d2ea:	4649      	mov	r1, r9
 800d2ec:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800d2ee:	9805      	ldr	r0, [sp, #20]
 800d2f0:	f002 fed0 	bl	8010094 <__pow5mult>
 800d2f4:	4681      	mov	r9, r0
 800d2f6:	b9e0      	cbnz	r0, 800d332 <_strtod_l+0x78a>
 800d2f8:	f04f 0900 	mov.w	r9, #0
 800d2fc:	e677      	b.n	800cfee <_strtod_l+0x446>
 800d2fe:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800d302:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800d306:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800d30a:	35e2      	adds	r5, #226	@ 0xe2
 800d30c:	fa01 f305 	lsl.w	r3, r1, r5
 800d310:	9310      	str	r3, [sp, #64]	@ 0x40
 800d312:	9113      	str	r1, [sp, #76]	@ 0x4c
 800d314:	e7ba      	b.n	800d28c <_strtod_l+0x6e4>
 800d316:	2300      	movs	r3, #0
 800d318:	9310      	str	r3, [sp, #64]	@ 0x40
 800d31a:	2301      	movs	r3, #1
 800d31c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d31e:	e7b5      	b.n	800d28c <_strtod_l+0x6e4>
 800d320:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d322:	9805      	ldr	r0, [sp, #20]
 800d324:	462a      	mov	r2, r5
 800d326:	f002 ff0f 	bl	8010148 <__lshift>
 800d32a:	901a      	str	r0, [sp, #104]	@ 0x68
 800d32c:	2800      	cmp	r0, #0
 800d32e:	d1d9      	bne.n	800d2e4 <_strtod_l+0x73c>
 800d330:	e65d      	b.n	800cfee <_strtod_l+0x446>
 800d332:	2e00      	cmp	r6, #0
 800d334:	dd07      	ble.n	800d346 <_strtod_l+0x79e>
 800d336:	4649      	mov	r1, r9
 800d338:	9805      	ldr	r0, [sp, #20]
 800d33a:	4632      	mov	r2, r6
 800d33c:	f002 ff04 	bl	8010148 <__lshift>
 800d340:	4681      	mov	r9, r0
 800d342:	2800      	cmp	r0, #0
 800d344:	d0d8      	beq.n	800d2f8 <_strtod_l+0x750>
 800d346:	2f00      	cmp	r7, #0
 800d348:	dd08      	ble.n	800d35c <_strtod_l+0x7b4>
 800d34a:	4641      	mov	r1, r8
 800d34c:	9805      	ldr	r0, [sp, #20]
 800d34e:	463a      	mov	r2, r7
 800d350:	f002 fefa 	bl	8010148 <__lshift>
 800d354:	4680      	mov	r8, r0
 800d356:	2800      	cmp	r0, #0
 800d358:	f43f ae49 	beq.w	800cfee <_strtod_l+0x446>
 800d35c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d35e:	9805      	ldr	r0, [sp, #20]
 800d360:	464a      	mov	r2, r9
 800d362:	f002 ff79 	bl	8010258 <__mdiff>
 800d366:	4604      	mov	r4, r0
 800d368:	2800      	cmp	r0, #0
 800d36a:	f43f ae40 	beq.w	800cfee <_strtod_l+0x446>
 800d36e:	68c3      	ldr	r3, [r0, #12]
 800d370:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d372:	2300      	movs	r3, #0
 800d374:	60c3      	str	r3, [r0, #12]
 800d376:	4641      	mov	r1, r8
 800d378:	f002 ff52 	bl	8010220 <__mcmp>
 800d37c:	2800      	cmp	r0, #0
 800d37e:	da45      	bge.n	800d40c <_strtod_l+0x864>
 800d380:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d382:	ea53 030a 	orrs.w	r3, r3, sl
 800d386:	d16b      	bne.n	800d460 <_strtod_l+0x8b8>
 800d388:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d167      	bne.n	800d460 <_strtod_l+0x8b8>
 800d390:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d394:	0d1b      	lsrs	r3, r3, #20
 800d396:	051b      	lsls	r3, r3, #20
 800d398:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d39c:	d960      	bls.n	800d460 <_strtod_l+0x8b8>
 800d39e:	6963      	ldr	r3, [r4, #20]
 800d3a0:	b913      	cbnz	r3, 800d3a8 <_strtod_l+0x800>
 800d3a2:	6923      	ldr	r3, [r4, #16]
 800d3a4:	2b01      	cmp	r3, #1
 800d3a6:	dd5b      	ble.n	800d460 <_strtod_l+0x8b8>
 800d3a8:	4621      	mov	r1, r4
 800d3aa:	2201      	movs	r2, #1
 800d3ac:	9805      	ldr	r0, [sp, #20]
 800d3ae:	f002 fecb 	bl	8010148 <__lshift>
 800d3b2:	4641      	mov	r1, r8
 800d3b4:	4604      	mov	r4, r0
 800d3b6:	f002 ff33 	bl	8010220 <__mcmp>
 800d3ba:	2800      	cmp	r0, #0
 800d3bc:	dd50      	ble.n	800d460 <_strtod_l+0x8b8>
 800d3be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d3c2:	9a08      	ldr	r2, [sp, #32]
 800d3c4:	0d1b      	lsrs	r3, r3, #20
 800d3c6:	051b      	lsls	r3, r3, #20
 800d3c8:	2a00      	cmp	r2, #0
 800d3ca:	d06a      	beq.n	800d4a2 <_strtod_l+0x8fa>
 800d3cc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d3d0:	d867      	bhi.n	800d4a2 <_strtod_l+0x8fa>
 800d3d2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800d3d6:	f67f ae9d 	bls.w	800d114 <_strtod_l+0x56c>
 800d3da:	4b0a      	ldr	r3, [pc, #40]	@ (800d404 <_strtod_l+0x85c>)
 800d3dc:	4650      	mov	r0, sl
 800d3de:	4659      	mov	r1, fp
 800d3e0:	2200      	movs	r2, #0
 800d3e2:	f7f3 f919 	bl	8000618 <__aeabi_dmul>
 800d3e6:	4b08      	ldr	r3, [pc, #32]	@ (800d408 <_strtod_l+0x860>)
 800d3e8:	400b      	ands	r3, r1
 800d3ea:	4682      	mov	sl, r0
 800d3ec:	468b      	mov	fp, r1
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	f47f ae08 	bne.w	800d004 <_strtod_l+0x45c>
 800d3f4:	9a05      	ldr	r2, [sp, #20]
 800d3f6:	2322      	movs	r3, #34	@ 0x22
 800d3f8:	6013      	str	r3, [r2, #0]
 800d3fa:	e603      	b.n	800d004 <_strtod_l+0x45c>
 800d3fc:	08011698 	.word	0x08011698
 800d400:	fffffc02 	.word	0xfffffc02
 800d404:	39500000 	.word	0x39500000
 800d408:	7ff00000 	.word	0x7ff00000
 800d40c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d410:	d165      	bne.n	800d4de <_strtod_l+0x936>
 800d412:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d414:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d418:	b35a      	cbz	r2, 800d472 <_strtod_l+0x8ca>
 800d41a:	4a9f      	ldr	r2, [pc, #636]	@ (800d698 <_strtod_l+0xaf0>)
 800d41c:	4293      	cmp	r3, r2
 800d41e:	d12b      	bne.n	800d478 <_strtod_l+0x8d0>
 800d420:	9b08      	ldr	r3, [sp, #32]
 800d422:	4651      	mov	r1, sl
 800d424:	b303      	cbz	r3, 800d468 <_strtod_l+0x8c0>
 800d426:	4b9d      	ldr	r3, [pc, #628]	@ (800d69c <_strtod_l+0xaf4>)
 800d428:	465a      	mov	r2, fp
 800d42a:	4013      	ands	r3, r2
 800d42c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800d430:	f04f 32ff 	mov.w	r2, #4294967295
 800d434:	d81b      	bhi.n	800d46e <_strtod_l+0x8c6>
 800d436:	0d1b      	lsrs	r3, r3, #20
 800d438:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d43c:	fa02 f303 	lsl.w	r3, r2, r3
 800d440:	4299      	cmp	r1, r3
 800d442:	d119      	bne.n	800d478 <_strtod_l+0x8d0>
 800d444:	4b96      	ldr	r3, [pc, #600]	@ (800d6a0 <_strtod_l+0xaf8>)
 800d446:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d448:	429a      	cmp	r2, r3
 800d44a:	d102      	bne.n	800d452 <_strtod_l+0x8aa>
 800d44c:	3101      	adds	r1, #1
 800d44e:	f43f adce 	beq.w	800cfee <_strtod_l+0x446>
 800d452:	4b92      	ldr	r3, [pc, #584]	@ (800d69c <_strtod_l+0xaf4>)
 800d454:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d456:	401a      	ands	r2, r3
 800d458:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800d45c:	f04f 0a00 	mov.w	sl, #0
 800d460:	9b08      	ldr	r3, [sp, #32]
 800d462:	2b00      	cmp	r3, #0
 800d464:	d1b9      	bne.n	800d3da <_strtod_l+0x832>
 800d466:	e5cd      	b.n	800d004 <_strtod_l+0x45c>
 800d468:	f04f 33ff 	mov.w	r3, #4294967295
 800d46c:	e7e8      	b.n	800d440 <_strtod_l+0x898>
 800d46e:	4613      	mov	r3, r2
 800d470:	e7e6      	b.n	800d440 <_strtod_l+0x898>
 800d472:	ea53 030a 	orrs.w	r3, r3, sl
 800d476:	d0a2      	beq.n	800d3be <_strtod_l+0x816>
 800d478:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d47a:	b1db      	cbz	r3, 800d4b4 <_strtod_l+0x90c>
 800d47c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d47e:	4213      	tst	r3, r2
 800d480:	d0ee      	beq.n	800d460 <_strtod_l+0x8b8>
 800d482:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d484:	9a08      	ldr	r2, [sp, #32]
 800d486:	4650      	mov	r0, sl
 800d488:	4659      	mov	r1, fp
 800d48a:	b1bb      	cbz	r3, 800d4bc <_strtod_l+0x914>
 800d48c:	f7ff fb6e 	bl	800cb6c <sulp>
 800d490:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d494:	ec53 2b10 	vmov	r2, r3, d0
 800d498:	f7f2 ff08 	bl	80002ac <__adddf3>
 800d49c:	4682      	mov	sl, r0
 800d49e:	468b      	mov	fp, r1
 800d4a0:	e7de      	b.n	800d460 <_strtod_l+0x8b8>
 800d4a2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800d4a6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d4aa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d4ae:	f04f 3aff 	mov.w	sl, #4294967295
 800d4b2:	e7d5      	b.n	800d460 <_strtod_l+0x8b8>
 800d4b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d4b6:	ea13 0f0a 	tst.w	r3, sl
 800d4ba:	e7e1      	b.n	800d480 <_strtod_l+0x8d8>
 800d4bc:	f7ff fb56 	bl	800cb6c <sulp>
 800d4c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d4c4:	ec53 2b10 	vmov	r2, r3, d0
 800d4c8:	f7f2 feee 	bl	80002a8 <__aeabi_dsub>
 800d4cc:	2200      	movs	r2, #0
 800d4ce:	2300      	movs	r3, #0
 800d4d0:	4682      	mov	sl, r0
 800d4d2:	468b      	mov	fp, r1
 800d4d4:	f7f3 fb08 	bl	8000ae8 <__aeabi_dcmpeq>
 800d4d8:	2800      	cmp	r0, #0
 800d4da:	d0c1      	beq.n	800d460 <_strtod_l+0x8b8>
 800d4dc:	e61a      	b.n	800d114 <_strtod_l+0x56c>
 800d4de:	4641      	mov	r1, r8
 800d4e0:	4620      	mov	r0, r4
 800d4e2:	f003 f815 	bl	8010510 <__ratio>
 800d4e6:	ec57 6b10 	vmov	r6, r7, d0
 800d4ea:	2200      	movs	r2, #0
 800d4ec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d4f0:	4630      	mov	r0, r6
 800d4f2:	4639      	mov	r1, r7
 800d4f4:	f7f3 fb0c 	bl	8000b10 <__aeabi_dcmple>
 800d4f8:	2800      	cmp	r0, #0
 800d4fa:	d06f      	beq.n	800d5dc <_strtod_l+0xa34>
 800d4fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d17a      	bne.n	800d5f8 <_strtod_l+0xa50>
 800d502:	f1ba 0f00 	cmp.w	sl, #0
 800d506:	d158      	bne.n	800d5ba <_strtod_l+0xa12>
 800d508:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d50a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d15a      	bne.n	800d5c8 <_strtod_l+0xa20>
 800d512:	4b64      	ldr	r3, [pc, #400]	@ (800d6a4 <_strtod_l+0xafc>)
 800d514:	2200      	movs	r2, #0
 800d516:	4630      	mov	r0, r6
 800d518:	4639      	mov	r1, r7
 800d51a:	f7f3 faef 	bl	8000afc <__aeabi_dcmplt>
 800d51e:	2800      	cmp	r0, #0
 800d520:	d159      	bne.n	800d5d6 <_strtod_l+0xa2e>
 800d522:	4630      	mov	r0, r6
 800d524:	4639      	mov	r1, r7
 800d526:	4b60      	ldr	r3, [pc, #384]	@ (800d6a8 <_strtod_l+0xb00>)
 800d528:	2200      	movs	r2, #0
 800d52a:	f7f3 f875 	bl	8000618 <__aeabi_dmul>
 800d52e:	4606      	mov	r6, r0
 800d530:	460f      	mov	r7, r1
 800d532:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800d536:	9606      	str	r6, [sp, #24]
 800d538:	9307      	str	r3, [sp, #28]
 800d53a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d53e:	4d57      	ldr	r5, [pc, #348]	@ (800d69c <_strtod_l+0xaf4>)
 800d540:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d544:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d546:	401d      	ands	r5, r3
 800d548:	4b58      	ldr	r3, [pc, #352]	@ (800d6ac <_strtod_l+0xb04>)
 800d54a:	429d      	cmp	r5, r3
 800d54c:	f040 80b2 	bne.w	800d6b4 <_strtod_l+0xb0c>
 800d550:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d552:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800d556:	ec4b ab10 	vmov	d0, sl, fp
 800d55a:	f002 ff11 	bl	8010380 <__ulp>
 800d55e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d562:	ec51 0b10 	vmov	r0, r1, d0
 800d566:	f7f3 f857 	bl	8000618 <__aeabi_dmul>
 800d56a:	4652      	mov	r2, sl
 800d56c:	465b      	mov	r3, fp
 800d56e:	f7f2 fe9d 	bl	80002ac <__adddf3>
 800d572:	460b      	mov	r3, r1
 800d574:	4949      	ldr	r1, [pc, #292]	@ (800d69c <_strtod_l+0xaf4>)
 800d576:	4a4e      	ldr	r2, [pc, #312]	@ (800d6b0 <_strtod_l+0xb08>)
 800d578:	4019      	ands	r1, r3
 800d57a:	4291      	cmp	r1, r2
 800d57c:	4682      	mov	sl, r0
 800d57e:	d942      	bls.n	800d606 <_strtod_l+0xa5e>
 800d580:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d582:	4b47      	ldr	r3, [pc, #284]	@ (800d6a0 <_strtod_l+0xaf8>)
 800d584:	429a      	cmp	r2, r3
 800d586:	d103      	bne.n	800d590 <_strtod_l+0x9e8>
 800d588:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d58a:	3301      	adds	r3, #1
 800d58c:	f43f ad2f 	beq.w	800cfee <_strtod_l+0x446>
 800d590:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800d6a0 <_strtod_l+0xaf8>
 800d594:	f04f 3aff 	mov.w	sl, #4294967295
 800d598:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d59a:	9805      	ldr	r0, [sp, #20]
 800d59c:	f002 fbc4 	bl	800fd28 <_Bfree>
 800d5a0:	9805      	ldr	r0, [sp, #20]
 800d5a2:	4649      	mov	r1, r9
 800d5a4:	f002 fbc0 	bl	800fd28 <_Bfree>
 800d5a8:	9805      	ldr	r0, [sp, #20]
 800d5aa:	4641      	mov	r1, r8
 800d5ac:	f002 fbbc 	bl	800fd28 <_Bfree>
 800d5b0:	9805      	ldr	r0, [sp, #20]
 800d5b2:	4621      	mov	r1, r4
 800d5b4:	f002 fbb8 	bl	800fd28 <_Bfree>
 800d5b8:	e619      	b.n	800d1ee <_strtod_l+0x646>
 800d5ba:	f1ba 0f01 	cmp.w	sl, #1
 800d5be:	d103      	bne.n	800d5c8 <_strtod_l+0xa20>
 800d5c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	f43f ada6 	beq.w	800d114 <_strtod_l+0x56c>
 800d5c8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800d678 <_strtod_l+0xad0>
 800d5cc:	4f35      	ldr	r7, [pc, #212]	@ (800d6a4 <_strtod_l+0xafc>)
 800d5ce:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d5d2:	2600      	movs	r6, #0
 800d5d4:	e7b1      	b.n	800d53a <_strtod_l+0x992>
 800d5d6:	4f34      	ldr	r7, [pc, #208]	@ (800d6a8 <_strtod_l+0xb00>)
 800d5d8:	2600      	movs	r6, #0
 800d5da:	e7aa      	b.n	800d532 <_strtod_l+0x98a>
 800d5dc:	4b32      	ldr	r3, [pc, #200]	@ (800d6a8 <_strtod_l+0xb00>)
 800d5de:	4630      	mov	r0, r6
 800d5e0:	4639      	mov	r1, r7
 800d5e2:	2200      	movs	r2, #0
 800d5e4:	f7f3 f818 	bl	8000618 <__aeabi_dmul>
 800d5e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d5ea:	4606      	mov	r6, r0
 800d5ec:	460f      	mov	r7, r1
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d09f      	beq.n	800d532 <_strtod_l+0x98a>
 800d5f2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800d5f6:	e7a0      	b.n	800d53a <_strtod_l+0x992>
 800d5f8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800d680 <_strtod_l+0xad8>
 800d5fc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d600:	ec57 6b17 	vmov	r6, r7, d7
 800d604:	e799      	b.n	800d53a <_strtod_l+0x992>
 800d606:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d60a:	9b08      	ldr	r3, [sp, #32]
 800d60c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d610:	2b00      	cmp	r3, #0
 800d612:	d1c1      	bne.n	800d598 <_strtod_l+0x9f0>
 800d614:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d618:	0d1b      	lsrs	r3, r3, #20
 800d61a:	051b      	lsls	r3, r3, #20
 800d61c:	429d      	cmp	r5, r3
 800d61e:	d1bb      	bne.n	800d598 <_strtod_l+0x9f0>
 800d620:	4630      	mov	r0, r6
 800d622:	4639      	mov	r1, r7
 800d624:	f7f3 fb58 	bl	8000cd8 <__aeabi_d2lz>
 800d628:	f7f2 ffc8 	bl	80005bc <__aeabi_l2d>
 800d62c:	4602      	mov	r2, r0
 800d62e:	460b      	mov	r3, r1
 800d630:	4630      	mov	r0, r6
 800d632:	4639      	mov	r1, r7
 800d634:	f7f2 fe38 	bl	80002a8 <__aeabi_dsub>
 800d638:	460b      	mov	r3, r1
 800d63a:	4602      	mov	r2, r0
 800d63c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d640:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800d644:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d646:	ea46 060a 	orr.w	r6, r6, sl
 800d64a:	431e      	orrs	r6, r3
 800d64c:	d06f      	beq.n	800d72e <_strtod_l+0xb86>
 800d64e:	a30e      	add	r3, pc, #56	@ (adr r3, 800d688 <_strtod_l+0xae0>)
 800d650:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d654:	f7f3 fa52 	bl	8000afc <__aeabi_dcmplt>
 800d658:	2800      	cmp	r0, #0
 800d65a:	f47f acd3 	bne.w	800d004 <_strtod_l+0x45c>
 800d65e:	a30c      	add	r3, pc, #48	@ (adr r3, 800d690 <_strtod_l+0xae8>)
 800d660:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d664:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d668:	f7f3 fa66 	bl	8000b38 <__aeabi_dcmpgt>
 800d66c:	2800      	cmp	r0, #0
 800d66e:	d093      	beq.n	800d598 <_strtod_l+0x9f0>
 800d670:	e4c8      	b.n	800d004 <_strtod_l+0x45c>
 800d672:	bf00      	nop
 800d674:	f3af 8000 	nop.w
 800d678:	00000000 	.word	0x00000000
 800d67c:	bff00000 	.word	0xbff00000
 800d680:	00000000 	.word	0x00000000
 800d684:	3ff00000 	.word	0x3ff00000
 800d688:	94a03595 	.word	0x94a03595
 800d68c:	3fdfffff 	.word	0x3fdfffff
 800d690:	35afe535 	.word	0x35afe535
 800d694:	3fe00000 	.word	0x3fe00000
 800d698:	000fffff 	.word	0x000fffff
 800d69c:	7ff00000 	.word	0x7ff00000
 800d6a0:	7fefffff 	.word	0x7fefffff
 800d6a4:	3ff00000 	.word	0x3ff00000
 800d6a8:	3fe00000 	.word	0x3fe00000
 800d6ac:	7fe00000 	.word	0x7fe00000
 800d6b0:	7c9fffff 	.word	0x7c9fffff
 800d6b4:	9b08      	ldr	r3, [sp, #32]
 800d6b6:	b323      	cbz	r3, 800d702 <_strtod_l+0xb5a>
 800d6b8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d6bc:	d821      	bhi.n	800d702 <_strtod_l+0xb5a>
 800d6be:	a328      	add	r3, pc, #160	@ (adr r3, 800d760 <_strtod_l+0xbb8>)
 800d6c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6c4:	4630      	mov	r0, r6
 800d6c6:	4639      	mov	r1, r7
 800d6c8:	f7f3 fa22 	bl	8000b10 <__aeabi_dcmple>
 800d6cc:	b1a0      	cbz	r0, 800d6f8 <_strtod_l+0xb50>
 800d6ce:	4639      	mov	r1, r7
 800d6d0:	4630      	mov	r0, r6
 800d6d2:	f7f3 fa79 	bl	8000bc8 <__aeabi_d2uiz>
 800d6d6:	2801      	cmp	r0, #1
 800d6d8:	bf38      	it	cc
 800d6da:	2001      	movcc	r0, #1
 800d6dc:	f7f2 ff22 	bl	8000524 <__aeabi_ui2d>
 800d6e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d6e2:	4606      	mov	r6, r0
 800d6e4:	460f      	mov	r7, r1
 800d6e6:	b9fb      	cbnz	r3, 800d728 <_strtod_l+0xb80>
 800d6e8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d6ec:	9014      	str	r0, [sp, #80]	@ 0x50
 800d6ee:	9315      	str	r3, [sp, #84]	@ 0x54
 800d6f0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d6f4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d6f8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d6fa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d6fe:	1b5b      	subs	r3, r3, r5
 800d700:	9311      	str	r3, [sp, #68]	@ 0x44
 800d702:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d706:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d70a:	f002 fe39 	bl	8010380 <__ulp>
 800d70e:	4650      	mov	r0, sl
 800d710:	ec53 2b10 	vmov	r2, r3, d0
 800d714:	4659      	mov	r1, fp
 800d716:	f7f2 ff7f 	bl	8000618 <__aeabi_dmul>
 800d71a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d71e:	f7f2 fdc5 	bl	80002ac <__adddf3>
 800d722:	4682      	mov	sl, r0
 800d724:	468b      	mov	fp, r1
 800d726:	e770      	b.n	800d60a <_strtod_l+0xa62>
 800d728:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d72c:	e7e0      	b.n	800d6f0 <_strtod_l+0xb48>
 800d72e:	a30e      	add	r3, pc, #56	@ (adr r3, 800d768 <_strtod_l+0xbc0>)
 800d730:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d734:	f7f3 f9e2 	bl	8000afc <__aeabi_dcmplt>
 800d738:	e798      	b.n	800d66c <_strtod_l+0xac4>
 800d73a:	2300      	movs	r3, #0
 800d73c:	930e      	str	r3, [sp, #56]	@ 0x38
 800d73e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d740:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d742:	6013      	str	r3, [r2, #0]
 800d744:	f7ff ba6d 	b.w	800cc22 <_strtod_l+0x7a>
 800d748:	2a65      	cmp	r2, #101	@ 0x65
 800d74a:	f43f ab68 	beq.w	800ce1e <_strtod_l+0x276>
 800d74e:	2a45      	cmp	r2, #69	@ 0x45
 800d750:	f43f ab65 	beq.w	800ce1e <_strtod_l+0x276>
 800d754:	2301      	movs	r3, #1
 800d756:	f7ff bba0 	b.w	800ce9a <_strtod_l+0x2f2>
 800d75a:	bf00      	nop
 800d75c:	f3af 8000 	nop.w
 800d760:	ffc00000 	.word	0xffc00000
 800d764:	41dfffff 	.word	0x41dfffff
 800d768:	94a03595 	.word	0x94a03595
 800d76c:	3fcfffff 	.word	0x3fcfffff

0800d770 <strtod>:
 800d770:	460a      	mov	r2, r1
 800d772:	4601      	mov	r1, r0
 800d774:	4802      	ldr	r0, [pc, #8]	@ (800d780 <strtod+0x10>)
 800d776:	4b03      	ldr	r3, [pc, #12]	@ (800d784 <strtod+0x14>)
 800d778:	6800      	ldr	r0, [r0, #0]
 800d77a:	f7ff ba15 	b.w	800cba8 <_strtod_l>
 800d77e:	bf00      	nop
 800d780:	20000324 	.word	0x20000324
 800d784:	200001b8 	.word	0x200001b8

0800d788 <strtof>:
 800d788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d78c:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 800d84c <strtof+0xc4>
 800d790:	4b29      	ldr	r3, [pc, #164]	@ (800d838 <strtof+0xb0>)
 800d792:	460a      	mov	r2, r1
 800d794:	ed2d 8b02 	vpush	{d8}
 800d798:	4601      	mov	r1, r0
 800d79a:	f8d8 0000 	ldr.w	r0, [r8]
 800d79e:	f7ff fa03 	bl	800cba8 <_strtod_l>
 800d7a2:	ec55 4b10 	vmov	r4, r5, d0
 800d7a6:	4622      	mov	r2, r4
 800d7a8:	462b      	mov	r3, r5
 800d7aa:	4620      	mov	r0, r4
 800d7ac:	4629      	mov	r1, r5
 800d7ae:	f7f3 f9cd 	bl	8000b4c <__aeabi_dcmpun>
 800d7b2:	b190      	cbz	r0, 800d7da <strtof+0x52>
 800d7b4:	2d00      	cmp	r5, #0
 800d7b6:	4821      	ldr	r0, [pc, #132]	@ (800d83c <strtof+0xb4>)
 800d7b8:	da09      	bge.n	800d7ce <strtof+0x46>
 800d7ba:	f000 ffad 	bl	800e718 <nanf>
 800d7be:	eeb1 8a40 	vneg.f32	s16, s0
 800d7c2:	eeb0 0a48 	vmov.f32	s0, s16
 800d7c6:	ecbd 8b02 	vpop	{d8}
 800d7ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d7ce:	ecbd 8b02 	vpop	{d8}
 800d7d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d7d6:	f000 bf9f 	b.w	800e718 <nanf>
 800d7da:	4620      	mov	r0, r4
 800d7dc:	4629      	mov	r1, r5
 800d7de:	f7f3 fa13 	bl	8000c08 <__aeabi_d2f>
 800d7e2:	ee08 0a10 	vmov	s16, r0
 800d7e6:	eddf 7a16 	vldr	s15, [pc, #88]	@ 800d840 <strtof+0xb8>
 800d7ea:	eeb0 7ac8 	vabs.f32	s14, s16
 800d7ee:	eeb4 7a67 	vcmp.f32	s14, s15
 800d7f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7f6:	dd11      	ble.n	800d81c <strtof+0x94>
 800d7f8:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 800d7fc:	4b11      	ldr	r3, [pc, #68]	@ (800d844 <strtof+0xbc>)
 800d7fe:	f04f 32ff 	mov.w	r2, #4294967295
 800d802:	4620      	mov	r0, r4
 800d804:	4639      	mov	r1, r7
 800d806:	f7f3 f9a1 	bl	8000b4c <__aeabi_dcmpun>
 800d80a:	b980      	cbnz	r0, 800d82e <strtof+0xa6>
 800d80c:	4b0d      	ldr	r3, [pc, #52]	@ (800d844 <strtof+0xbc>)
 800d80e:	f04f 32ff 	mov.w	r2, #4294967295
 800d812:	4620      	mov	r0, r4
 800d814:	4639      	mov	r1, r7
 800d816:	f7f3 f97b 	bl	8000b10 <__aeabi_dcmple>
 800d81a:	b940      	cbnz	r0, 800d82e <strtof+0xa6>
 800d81c:	ee18 3a10 	vmov	r3, s16
 800d820:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800d824:	d1cd      	bne.n	800d7c2 <strtof+0x3a>
 800d826:	4b08      	ldr	r3, [pc, #32]	@ (800d848 <strtof+0xc0>)
 800d828:	402b      	ands	r3, r5
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d0c9      	beq.n	800d7c2 <strtof+0x3a>
 800d82e:	f8d8 3000 	ldr.w	r3, [r8]
 800d832:	2222      	movs	r2, #34	@ 0x22
 800d834:	601a      	str	r2, [r3, #0]
 800d836:	e7c4      	b.n	800d7c2 <strtof+0x3a>
 800d838:	200001b8 	.word	0x200001b8
 800d83c:	0801152a 	.word	0x0801152a
 800d840:	7f7fffff 	.word	0x7f7fffff
 800d844:	7fefffff 	.word	0x7fefffff
 800d848:	7ff00000 	.word	0x7ff00000
 800d84c:	20000324 	.word	0x20000324

0800d850 <__cvt>:
 800d850:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d854:	ec57 6b10 	vmov	r6, r7, d0
 800d858:	2f00      	cmp	r7, #0
 800d85a:	460c      	mov	r4, r1
 800d85c:	4619      	mov	r1, r3
 800d85e:	463b      	mov	r3, r7
 800d860:	bfbb      	ittet	lt
 800d862:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800d866:	461f      	movlt	r7, r3
 800d868:	2300      	movge	r3, #0
 800d86a:	232d      	movlt	r3, #45	@ 0x2d
 800d86c:	700b      	strb	r3, [r1, #0]
 800d86e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d870:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800d874:	4691      	mov	r9, r2
 800d876:	f023 0820 	bic.w	r8, r3, #32
 800d87a:	bfbc      	itt	lt
 800d87c:	4632      	movlt	r2, r6
 800d87e:	4616      	movlt	r6, r2
 800d880:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d884:	d005      	beq.n	800d892 <__cvt+0x42>
 800d886:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800d88a:	d100      	bne.n	800d88e <__cvt+0x3e>
 800d88c:	3401      	adds	r4, #1
 800d88e:	2102      	movs	r1, #2
 800d890:	e000      	b.n	800d894 <__cvt+0x44>
 800d892:	2103      	movs	r1, #3
 800d894:	ab03      	add	r3, sp, #12
 800d896:	9301      	str	r3, [sp, #4]
 800d898:	ab02      	add	r3, sp, #8
 800d89a:	9300      	str	r3, [sp, #0]
 800d89c:	ec47 6b10 	vmov	d0, r6, r7
 800d8a0:	4653      	mov	r3, sl
 800d8a2:	4622      	mov	r2, r4
 800d8a4:	f000 ffe4 	bl	800e870 <_dtoa_r>
 800d8a8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800d8ac:	4605      	mov	r5, r0
 800d8ae:	d119      	bne.n	800d8e4 <__cvt+0x94>
 800d8b0:	f019 0f01 	tst.w	r9, #1
 800d8b4:	d00e      	beq.n	800d8d4 <__cvt+0x84>
 800d8b6:	eb00 0904 	add.w	r9, r0, r4
 800d8ba:	2200      	movs	r2, #0
 800d8bc:	2300      	movs	r3, #0
 800d8be:	4630      	mov	r0, r6
 800d8c0:	4639      	mov	r1, r7
 800d8c2:	f7f3 f911 	bl	8000ae8 <__aeabi_dcmpeq>
 800d8c6:	b108      	cbz	r0, 800d8cc <__cvt+0x7c>
 800d8c8:	f8cd 900c 	str.w	r9, [sp, #12]
 800d8cc:	2230      	movs	r2, #48	@ 0x30
 800d8ce:	9b03      	ldr	r3, [sp, #12]
 800d8d0:	454b      	cmp	r3, r9
 800d8d2:	d31e      	bcc.n	800d912 <__cvt+0xc2>
 800d8d4:	9b03      	ldr	r3, [sp, #12]
 800d8d6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d8d8:	1b5b      	subs	r3, r3, r5
 800d8da:	4628      	mov	r0, r5
 800d8dc:	6013      	str	r3, [r2, #0]
 800d8de:	b004      	add	sp, #16
 800d8e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d8e4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d8e8:	eb00 0904 	add.w	r9, r0, r4
 800d8ec:	d1e5      	bne.n	800d8ba <__cvt+0x6a>
 800d8ee:	7803      	ldrb	r3, [r0, #0]
 800d8f0:	2b30      	cmp	r3, #48	@ 0x30
 800d8f2:	d10a      	bne.n	800d90a <__cvt+0xba>
 800d8f4:	2200      	movs	r2, #0
 800d8f6:	2300      	movs	r3, #0
 800d8f8:	4630      	mov	r0, r6
 800d8fa:	4639      	mov	r1, r7
 800d8fc:	f7f3 f8f4 	bl	8000ae8 <__aeabi_dcmpeq>
 800d900:	b918      	cbnz	r0, 800d90a <__cvt+0xba>
 800d902:	f1c4 0401 	rsb	r4, r4, #1
 800d906:	f8ca 4000 	str.w	r4, [sl]
 800d90a:	f8da 3000 	ldr.w	r3, [sl]
 800d90e:	4499      	add	r9, r3
 800d910:	e7d3      	b.n	800d8ba <__cvt+0x6a>
 800d912:	1c59      	adds	r1, r3, #1
 800d914:	9103      	str	r1, [sp, #12]
 800d916:	701a      	strb	r2, [r3, #0]
 800d918:	e7d9      	b.n	800d8ce <__cvt+0x7e>

0800d91a <__exponent>:
 800d91a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d91c:	2900      	cmp	r1, #0
 800d91e:	bfba      	itte	lt
 800d920:	4249      	neglt	r1, r1
 800d922:	232d      	movlt	r3, #45	@ 0x2d
 800d924:	232b      	movge	r3, #43	@ 0x2b
 800d926:	2909      	cmp	r1, #9
 800d928:	7002      	strb	r2, [r0, #0]
 800d92a:	7043      	strb	r3, [r0, #1]
 800d92c:	dd29      	ble.n	800d982 <__exponent+0x68>
 800d92e:	f10d 0307 	add.w	r3, sp, #7
 800d932:	461d      	mov	r5, r3
 800d934:	270a      	movs	r7, #10
 800d936:	461a      	mov	r2, r3
 800d938:	fbb1 f6f7 	udiv	r6, r1, r7
 800d93c:	fb07 1416 	mls	r4, r7, r6, r1
 800d940:	3430      	adds	r4, #48	@ 0x30
 800d942:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d946:	460c      	mov	r4, r1
 800d948:	2c63      	cmp	r4, #99	@ 0x63
 800d94a:	f103 33ff 	add.w	r3, r3, #4294967295
 800d94e:	4631      	mov	r1, r6
 800d950:	dcf1      	bgt.n	800d936 <__exponent+0x1c>
 800d952:	3130      	adds	r1, #48	@ 0x30
 800d954:	1e94      	subs	r4, r2, #2
 800d956:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d95a:	1c41      	adds	r1, r0, #1
 800d95c:	4623      	mov	r3, r4
 800d95e:	42ab      	cmp	r3, r5
 800d960:	d30a      	bcc.n	800d978 <__exponent+0x5e>
 800d962:	f10d 0309 	add.w	r3, sp, #9
 800d966:	1a9b      	subs	r3, r3, r2
 800d968:	42ac      	cmp	r4, r5
 800d96a:	bf88      	it	hi
 800d96c:	2300      	movhi	r3, #0
 800d96e:	3302      	adds	r3, #2
 800d970:	4403      	add	r3, r0
 800d972:	1a18      	subs	r0, r3, r0
 800d974:	b003      	add	sp, #12
 800d976:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d978:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d97c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d980:	e7ed      	b.n	800d95e <__exponent+0x44>
 800d982:	2330      	movs	r3, #48	@ 0x30
 800d984:	3130      	adds	r1, #48	@ 0x30
 800d986:	7083      	strb	r3, [r0, #2]
 800d988:	70c1      	strb	r1, [r0, #3]
 800d98a:	1d03      	adds	r3, r0, #4
 800d98c:	e7f1      	b.n	800d972 <__exponent+0x58>
	...

0800d990 <_printf_float>:
 800d990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d994:	b08d      	sub	sp, #52	@ 0x34
 800d996:	460c      	mov	r4, r1
 800d998:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d99c:	4616      	mov	r6, r2
 800d99e:	461f      	mov	r7, r3
 800d9a0:	4605      	mov	r5, r0
 800d9a2:	f000 fe2b 	bl	800e5fc <_localeconv_r>
 800d9a6:	6803      	ldr	r3, [r0, #0]
 800d9a8:	9304      	str	r3, [sp, #16]
 800d9aa:	4618      	mov	r0, r3
 800d9ac:	f7f2 fc70 	bl	8000290 <strlen>
 800d9b0:	2300      	movs	r3, #0
 800d9b2:	930a      	str	r3, [sp, #40]	@ 0x28
 800d9b4:	f8d8 3000 	ldr.w	r3, [r8]
 800d9b8:	9005      	str	r0, [sp, #20]
 800d9ba:	3307      	adds	r3, #7
 800d9bc:	f023 0307 	bic.w	r3, r3, #7
 800d9c0:	f103 0208 	add.w	r2, r3, #8
 800d9c4:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d9c8:	f8d4 b000 	ldr.w	fp, [r4]
 800d9cc:	f8c8 2000 	str.w	r2, [r8]
 800d9d0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d9d4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800d9d8:	9307      	str	r3, [sp, #28]
 800d9da:	f8cd 8018 	str.w	r8, [sp, #24]
 800d9de:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800d9e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d9e6:	4b9c      	ldr	r3, [pc, #624]	@ (800dc58 <_printf_float+0x2c8>)
 800d9e8:	f04f 32ff 	mov.w	r2, #4294967295
 800d9ec:	f7f3 f8ae 	bl	8000b4c <__aeabi_dcmpun>
 800d9f0:	bb70      	cbnz	r0, 800da50 <_printf_float+0xc0>
 800d9f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d9f6:	4b98      	ldr	r3, [pc, #608]	@ (800dc58 <_printf_float+0x2c8>)
 800d9f8:	f04f 32ff 	mov.w	r2, #4294967295
 800d9fc:	f7f3 f888 	bl	8000b10 <__aeabi_dcmple>
 800da00:	bb30      	cbnz	r0, 800da50 <_printf_float+0xc0>
 800da02:	2200      	movs	r2, #0
 800da04:	2300      	movs	r3, #0
 800da06:	4640      	mov	r0, r8
 800da08:	4649      	mov	r1, r9
 800da0a:	f7f3 f877 	bl	8000afc <__aeabi_dcmplt>
 800da0e:	b110      	cbz	r0, 800da16 <_printf_float+0x86>
 800da10:	232d      	movs	r3, #45	@ 0x2d
 800da12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800da16:	4a91      	ldr	r2, [pc, #580]	@ (800dc5c <_printf_float+0x2cc>)
 800da18:	4b91      	ldr	r3, [pc, #580]	@ (800dc60 <_printf_float+0x2d0>)
 800da1a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800da1e:	bf8c      	ite	hi
 800da20:	4690      	movhi	r8, r2
 800da22:	4698      	movls	r8, r3
 800da24:	2303      	movs	r3, #3
 800da26:	6123      	str	r3, [r4, #16]
 800da28:	f02b 0304 	bic.w	r3, fp, #4
 800da2c:	6023      	str	r3, [r4, #0]
 800da2e:	f04f 0900 	mov.w	r9, #0
 800da32:	9700      	str	r7, [sp, #0]
 800da34:	4633      	mov	r3, r6
 800da36:	aa0b      	add	r2, sp, #44	@ 0x2c
 800da38:	4621      	mov	r1, r4
 800da3a:	4628      	mov	r0, r5
 800da3c:	f000 f9d2 	bl	800dde4 <_printf_common>
 800da40:	3001      	adds	r0, #1
 800da42:	f040 808d 	bne.w	800db60 <_printf_float+0x1d0>
 800da46:	f04f 30ff 	mov.w	r0, #4294967295
 800da4a:	b00d      	add	sp, #52	@ 0x34
 800da4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da50:	4642      	mov	r2, r8
 800da52:	464b      	mov	r3, r9
 800da54:	4640      	mov	r0, r8
 800da56:	4649      	mov	r1, r9
 800da58:	f7f3 f878 	bl	8000b4c <__aeabi_dcmpun>
 800da5c:	b140      	cbz	r0, 800da70 <_printf_float+0xe0>
 800da5e:	464b      	mov	r3, r9
 800da60:	2b00      	cmp	r3, #0
 800da62:	bfbc      	itt	lt
 800da64:	232d      	movlt	r3, #45	@ 0x2d
 800da66:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800da6a:	4a7e      	ldr	r2, [pc, #504]	@ (800dc64 <_printf_float+0x2d4>)
 800da6c:	4b7e      	ldr	r3, [pc, #504]	@ (800dc68 <_printf_float+0x2d8>)
 800da6e:	e7d4      	b.n	800da1a <_printf_float+0x8a>
 800da70:	6863      	ldr	r3, [r4, #4]
 800da72:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800da76:	9206      	str	r2, [sp, #24]
 800da78:	1c5a      	adds	r2, r3, #1
 800da7a:	d13b      	bne.n	800daf4 <_printf_float+0x164>
 800da7c:	2306      	movs	r3, #6
 800da7e:	6063      	str	r3, [r4, #4]
 800da80:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800da84:	2300      	movs	r3, #0
 800da86:	6022      	str	r2, [r4, #0]
 800da88:	9303      	str	r3, [sp, #12]
 800da8a:	ab0a      	add	r3, sp, #40	@ 0x28
 800da8c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800da90:	ab09      	add	r3, sp, #36	@ 0x24
 800da92:	9300      	str	r3, [sp, #0]
 800da94:	6861      	ldr	r1, [r4, #4]
 800da96:	ec49 8b10 	vmov	d0, r8, r9
 800da9a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800da9e:	4628      	mov	r0, r5
 800daa0:	f7ff fed6 	bl	800d850 <__cvt>
 800daa4:	9b06      	ldr	r3, [sp, #24]
 800daa6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800daa8:	2b47      	cmp	r3, #71	@ 0x47
 800daaa:	4680      	mov	r8, r0
 800daac:	d129      	bne.n	800db02 <_printf_float+0x172>
 800daae:	1cc8      	adds	r0, r1, #3
 800dab0:	db02      	blt.n	800dab8 <_printf_float+0x128>
 800dab2:	6863      	ldr	r3, [r4, #4]
 800dab4:	4299      	cmp	r1, r3
 800dab6:	dd41      	ble.n	800db3c <_printf_float+0x1ac>
 800dab8:	f1aa 0a02 	sub.w	sl, sl, #2
 800dabc:	fa5f fa8a 	uxtb.w	sl, sl
 800dac0:	3901      	subs	r1, #1
 800dac2:	4652      	mov	r2, sl
 800dac4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800dac8:	9109      	str	r1, [sp, #36]	@ 0x24
 800daca:	f7ff ff26 	bl	800d91a <__exponent>
 800dace:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dad0:	1813      	adds	r3, r2, r0
 800dad2:	2a01      	cmp	r2, #1
 800dad4:	4681      	mov	r9, r0
 800dad6:	6123      	str	r3, [r4, #16]
 800dad8:	dc02      	bgt.n	800dae0 <_printf_float+0x150>
 800dada:	6822      	ldr	r2, [r4, #0]
 800dadc:	07d2      	lsls	r2, r2, #31
 800dade:	d501      	bpl.n	800dae4 <_printf_float+0x154>
 800dae0:	3301      	adds	r3, #1
 800dae2:	6123      	str	r3, [r4, #16]
 800dae4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d0a2      	beq.n	800da32 <_printf_float+0xa2>
 800daec:	232d      	movs	r3, #45	@ 0x2d
 800daee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800daf2:	e79e      	b.n	800da32 <_printf_float+0xa2>
 800daf4:	9a06      	ldr	r2, [sp, #24]
 800daf6:	2a47      	cmp	r2, #71	@ 0x47
 800daf8:	d1c2      	bne.n	800da80 <_printf_float+0xf0>
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	d1c0      	bne.n	800da80 <_printf_float+0xf0>
 800dafe:	2301      	movs	r3, #1
 800db00:	e7bd      	b.n	800da7e <_printf_float+0xee>
 800db02:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800db06:	d9db      	bls.n	800dac0 <_printf_float+0x130>
 800db08:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800db0c:	d118      	bne.n	800db40 <_printf_float+0x1b0>
 800db0e:	2900      	cmp	r1, #0
 800db10:	6863      	ldr	r3, [r4, #4]
 800db12:	dd0b      	ble.n	800db2c <_printf_float+0x19c>
 800db14:	6121      	str	r1, [r4, #16]
 800db16:	b913      	cbnz	r3, 800db1e <_printf_float+0x18e>
 800db18:	6822      	ldr	r2, [r4, #0]
 800db1a:	07d0      	lsls	r0, r2, #31
 800db1c:	d502      	bpl.n	800db24 <_printf_float+0x194>
 800db1e:	3301      	adds	r3, #1
 800db20:	440b      	add	r3, r1
 800db22:	6123      	str	r3, [r4, #16]
 800db24:	65a1      	str	r1, [r4, #88]	@ 0x58
 800db26:	f04f 0900 	mov.w	r9, #0
 800db2a:	e7db      	b.n	800dae4 <_printf_float+0x154>
 800db2c:	b913      	cbnz	r3, 800db34 <_printf_float+0x1a4>
 800db2e:	6822      	ldr	r2, [r4, #0]
 800db30:	07d2      	lsls	r2, r2, #31
 800db32:	d501      	bpl.n	800db38 <_printf_float+0x1a8>
 800db34:	3302      	adds	r3, #2
 800db36:	e7f4      	b.n	800db22 <_printf_float+0x192>
 800db38:	2301      	movs	r3, #1
 800db3a:	e7f2      	b.n	800db22 <_printf_float+0x192>
 800db3c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800db40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800db42:	4299      	cmp	r1, r3
 800db44:	db05      	blt.n	800db52 <_printf_float+0x1c2>
 800db46:	6823      	ldr	r3, [r4, #0]
 800db48:	6121      	str	r1, [r4, #16]
 800db4a:	07d8      	lsls	r0, r3, #31
 800db4c:	d5ea      	bpl.n	800db24 <_printf_float+0x194>
 800db4e:	1c4b      	adds	r3, r1, #1
 800db50:	e7e7      	b.n	800db22 <_printf_float+0x192>
 800db52:	2900      	cmp	r1, #0
 800db54:	bfd4      	ite	le
 800db56:	f1c1 0202 	rsble	r2, r1, #2
 800db5a:	2201      	movgt	r2, #1
 800db5c:	4413      	add	r3, r2
 800db5e:	e7e0      	b.n	800db22 <_printf_float+0x192>
 800db60:	6823      	ldr	r3, [r4, #0]
 800db62:	055a      	lsls	r2, r3, #21
 800db64:	d407      	bmi.n	800db76 <_printf_float+0x1e6>
 800db66:	6923      	ldr	r3, [r4, #16]
 800db68:	4642      	mov	r2, r8
 800db6a:	4631      	mov	r1, r6
 800db6c:	4628      	mov	r0, r5
 800db6e:	47b8      	blx	r7
 800db70:	3001      	adds	r0, #1
 800db72:	d12b      	bne.n	800dbcc <_printf_float+0x23c>
 800db74:	e767      	b.n	800da46 <_printf_float+0xb6>
 800db76:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800db7a:	f240 80dd 	bls.w	800dd38 <_printf_float+0x3a8>
 800db7e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800db82:	2200      	movs	r2, #0
 800db84:	2300      	movs	r3, #0
 800db86:	f7f2 ffaf 	bl	8000ae8 <__aeabi_dcmpeq>
 800db8a:	2800      	cmp	r0, #0
 800db8c:	d033      	beq.n	800dbf6 <_printf_float+0x266>
 800db8e:	4a37      	ldr	r2, [pc, #220]	@ (800dc6c <_printf_float+0x2dc>)
 800db90:	2301      	movs	r3, #1
 800db92:	4631      	mov	r1, r6
 800db94:	4628      	mov	r0, r5
 800db96:	47b8      	blx	r7
 800db98:	3001      	adds	r0, #1
 800db9a:	f43f af54 	beq.w	800da46 <_printf_float+0xb6>
 800db9e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800dba2:	4543      	cmp	r3, r8
 800dba4:	db02      	blt.n	800dbac <_printf_float+0x21c>
 800dba6:	6823      	ldr	r3, [r4, #0]
 800dba8:	07d8      	lsls	r0, r3, #31
 800dbaa:	d50f      	bpl.n	800dbcc <_printf_float+0x23c>
 800dbac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dbb0:	4631      	mov	r1, r6
 800dbb2:	4628      	mov	r0, r5
 800dbb4:	47b8      	blx	r7
 800dbb6:	3001      	adds	r0, #1
 800dbb8:	f43f af45 	beq.w	800da46 <_printf_float+0xb6>
 800dbbc:	f04f 0900 	mov.w	r9, #0
 800dbc0:	f108 38ff 	add.w	r8, r8, #4294967295
 800dbc4:	f104 0a1a 	add.w	sl, r4, #26
 800dbc8:	45c8      	cmp	r8, r9
 800dbca:	dc09      	bgt.n	800dbe0 <_printf_float+0x250>
 800dbcc:	6823      	ldr	r3, [r4, #0]
 800dbce:	079b      	lsls	r3, r3, #30
 800dbd0:	f100 8103 	bmi.w	800ddda <_printf_float+0x44a>
 800dbd4:	68e0      	ldr	r0, [r4, #12]
 800dbd6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dbd8:	4298      	cmp	r0, r3
 800dbda:	bfb8      	it	lt
 800dbdc:	4618      	movlt	r0, r3
 800dbde:	e734      	b.n	800da4a <_printf_float+0xba>
 800dbe0:	2301      	movs	r3, #1
 800dbe2:	4652      	mov	r2, sl
 800dbe4:	4631      	mov	r1, r6
 800dbe6:	4628      	mov	r0, r5
 800dbe8:	47b8      	blx	r7
 800dbea:	3001      	adds	r0, #1
 800dbec:	f43f af2b 	beq.w	800da46 <_printf_float+0xb6>
 800dbf0:	f109 0901 	add.w	r9, r9, #1
 800dbf4:	e7e8      	b.n	800dbc8 <_printf_float+0x238>
 800dbf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	dc39      	bgt.n	800dc70 <_printf_float+0x2e0>
 800dbfc:	4a1b      	ldr	r2, [pc, #108]	@ (800dc6c <_printf_float+0x2dc>)
 800dbfe:	2301      	movs	r3, #1
 800dc00:	4631      	mov	r1, r6
 800dc02:	4628      	mov	r0, r5
 800dc04:	47b8      	blx	r7
 800dc06:	3001      	adds	r0, #1
 800dc08:	f43f af1d 	beq.w	800da46 <_printf_float+0xb6>
 800dc0c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800dc10:	ea59 0303 	orrs.w	r3, r9, r3
 800dc14:	d102      	bne.n	800dc1c <_printf_float+0x28c>
 800dc16:	6823      	ldr	r3, [r4, #0]
 800dc18:	07d9      	lsls	r1, r3, #31
 800dc1a:	d5d7      	bpl.n	800dbcc <_printf_float+0x23c>
 800dc1c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dc20:	4631      	mov	r1, r6
 800dc22:	4628      	mov	r0, r5
 800dc24:	47b8      	blx	r7
 800dc26:	3001      	adds	r0, #1
 800dc28:	f43f af0d 	beq.w	800da46 <_printf_float+0xb6>
 800dc2c:	f04f 0a00 	mov.w	sl, #0
 800dc30:	f104 0b1a 	add.w	fp, r4, #26
 800dc34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc36:	425b      	negs	r3, r3
 800dc38:	4553      	cmp	r3, sl
 800dc3a:	dc01      	bgt.n	800dc40 <_printf_float+0x2b0>
 800dc3c:	464b      	mov	r3, r9
 800dc3e:	e793      	b.n	800db68 <_printf_float+0x1d8>
 800dc40:	2301      	movs	r3, #1
 800dc42:	465a      	mov	r2, fp
 800dc44:	4631      	mov	r1, r6
 800dc46:	4628      	mov	r0, r5
 800dc48:	47b8      	blx	r7
 800dc4a:	3001      	adds	r0, #1
 800dc4c:	f43f aefb 	beq.w	800da46 <_printf_float+0xb6>
 800dc50:	f10a 0a01 	add.w	sl, sl, #1
 800dc54:	e7ee      	b.n	800dc34 <_printf_float+0x2a4>
 800dc56:	bf00      	nop
 800dc58:	7fefffff 	.word	0x7fefffff
 800dc5c:	08011446 	.word	0x08011446
 800dc60:	08011442 	.word	0x08011442
 800dc64:	0801144e 	.word	0x0801144e
 800dc68:	0801144a 	.word	0x0801144a
 800dc6c:	08011452 	.word	0x08011452
 800dc70:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dc72:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800dc76:	4553      	cmp	r3, sl
 800dc78:	bfa8      	it	ge
 800dc7a:	4653      	movge	r3, sl
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	4699      	mov	r9, r3
 800dc80:	dc36      	bgt.n	800dcf0 <_printf_float+0x360>
 800dc82:	f04f 0b00 	mov.w	fp, #0
 800dc86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dc8a:	f104 021a 	add.w	r2, r4, #26
 800dc8e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dc90:	9306      	str	r3, [sp, #24]
 800dc92:	eba3 0309 	sub.w	r3, r3, r9
 800dc96:	455b      	cmp	r3, fp
 800dc98:	dc31      	bgt.n	800dcfe <_printf_float+0x36e>
 800dc9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc9c:	459a      	cmp	sl, r3
 800dc9e:	dc3a      	bgt.n	800dd16 <_printf_float+0x386>
 800dca0:	6823      	ldr	r3, [r4, #0]
 800dca2:	07da      	lsls	r2, r3, #31
 800dca4:	d437      	bmi.n	800dd16 <_printf_float+0x386>
 800dca6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dca8:	ebaa 0903 	sub.w	r9, sl, r3
 800dcac:	9b06      	ldr	r3, [sp, #24]
 800dcae:	ebaa 0303 	sub.w	r3, sl, r3
 800dcb2:	4599      	cmp	r9, r3
 800dcb4:	bfa8      	it	ge
 800dcb6:	4699      	movge	r9, r3
 800dcb8:	f1b9 0f00 	cmp.w	r9, #0
 800dcbc:	dc33      	bgt.n	800dd26 <_printf_float+0x396>
 800dcbe:	f04f 0800 	mov.w	r8, #0
 800dcc2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dcc6:	f104 0b1a 	add.w	fp, r4, #26
 800dcca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dccc:	ebaa 0303 	sub.w	r3, sl, r3
 800dcd0:	eba3 0309 	sub.w	r3, r3, r9
 800dcd4:	4543      	cmp	r3, r8
 800dcd6:	f77f af79 	ble.w	800dbcc <_printf_float+0x23c>
 800dcda:	2301      	movs	r3, #1
 800dcdc:	465a      	mov	r2, fp
 800dcde:	4631      	mov	r1, r6
 800dce0:	4628      	mov	r0, r5
 800dce2:	47b8      	blx	r7
 800dce4:	3001      	adds	r0, #1
 800dce6:	f43f aeae 	beq.w	800da46 <_printf_float+0xb6>
 800dcea:	f108 0801 	add.w	r8, r8, #1
 800dcee:	e7ec      	b.n	800dcca <_printf_float+0x33a>
 800dcf0:	4642      	mov	r2, r8
 800dcf2:	4631      	mov	r1, r6
 800dcf4:	4628      	mov	r0, r5
 800dcf6:	47b8      	blx	r7
 800dcf8:	3001      	adds	r0, #1
 800dcfa:	d1c2      	bne.n	800dc82 <_printf_float+0x2f2>
 800dcfc:	e6a3      	b.n	800da46 <_printf_float+0xb6>
 800dcfe:	2301      	movs	r3, #1
 800dd00:	4631      	mov	r1, r6
 800dd02:	4628      	mov	r0, r5
 800dd04:	9206      	str	r2, [sp, #24]
 800dd06:	47b8      	blx	r7
 800dd08:	3001      	adds	r0, #1
 800dd0a:	f43f ae9c 	beq.w	800da46 <_printf_float+0xb6>
 800dd0e:	9a06      	ldr	r2, [sp, #24]
 800dd10:	f10b 0b01 	add.w	fp, fp, #1
 800dd14:	e7bb      	b.n	800dc8e <_printf_float+0x2fe>
 800dd16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd1a:	4631      	mov	r1, r6
 800dd1c:	4628      	mov	r0, r5
 800dd1e:	47b8      	blx	r7
 800dd20:	3001      	adds	r0, #1
 800dd22:	d1c0      	bne.n	800dca6 <_printf_float+0x316>
 800dd24:	e68f      	b.n	800da46 <_printf_float+0xb6>
 800dd26:	9a06      	ldr	r2, [sp, #24]
 800dd28:	464b      	mov	r3, r9
 800dd2a:	4442      	add	r2, r8
 800dd2c:	4631      	mov	r1, r6
 800dd2e:	4628      	mov	r0, r5
 800dd30:	47b8      	blx	r7
 800dd32:	3001      	adds	r0, #1
 800dd34:	d1c3      	bne.n	800dcbe <_printf_float+0x32e>
 800dd36:	e686      	b.n	800da46 <_printf_float+0xb6>
 800dd38:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800dd3c:	f1ba 0f01 	cmp.w	sl, #1
 800dd40:	dc01      	bgt.n	800dd46 <_printf_float+0x3b6>
 800dd42:	07db      	lsls	r3, r3, #31
 800dd44:	d536      	bpl.n	800ddb4 <_printf_float+0x424>
 800dd46:	2301      	movs	r3, #1
 800dd48:	4642      	mov	r2, r8
 800dd4a:	4631      	mov	r1, r6
 800dd4c:	4628      	mov	r0, r5
 800dd4e:	47b8      	blx	r7
 800dd50:	3001      	adds	r0, #1
 800dd52:	f43f ae78 	beq.w	800da46 <_printf_float+0xb6>
 800dd56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd5a:	4631      	mov	r1, r6
 800dd5c:	4628      	mov	r0, r5
 800dd5e:	47b8      	blx	r7
 800dd60:	3001      	adds	r0, #1
 800dd62:	f43f ae70 	beq.w	800da46 <_printf_float+0xb6>
 800dd66:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800dd6a:	2200      	movs	r2, #0
 800dd6c:	2300      	movs	r3, #0
 800dd6e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dd72:	f7f2 feb9 	bl	8000ae8 <__aeabi_dcmpeq>
 800dd76:	b9c0      	cbnz	r0, 800ddaa <_printf_float+0x41a>
 800dd78:	4653      	mov	r3, sl
 800dd7a:	f108 0201 	add.w	r2, r8, #1
 800dd7e:	4631      	mov	r1, r6
 800dd80:	4628      	mov	r0, r5
 800dd82:	47b8      	blx	r7
 800dd84:	3001      	adds	r0, #1
 800dd86:	d10c      	bne.n	800dda2 <_printf_float+0x412>
 800dd88:	e65d      	b.n	800da46 <_printf_float+0xb6>
 800dd8a:	2301      	movs	r3, #1
 800dd8c:	465a      	mov	r2, fp
 800dd8e:	4631      	mov	r1, r6
 800dd90:	4628      	mov	r0, r5
 800dd92:	47b8      	blx	r7
 800dd94:	3001      	adds	r0, #1
 800dd96:	f43f ae56 	beq.w	800da46 <_printf_float+0xb6>
 800dd9a:	f108 0801 	add.w	r8, r8, #1
 800dd9e:	45d0      	cmp	r8, sl
 800dda0:	dbf3      	blt.n	800dd8a <_printf_float+0x3fa>
 800dda2:	464b      	mov	r3, r9
 800dda4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800dda8:	e6df      	b.n	800db6a <_printf_float+0x1da>
 800ddaa:	f04f 0800 	mov.w	r8, #0
 800ddae:	f104 0b1a 	add.w	fp, r4, #26
 800ddb2:	e7f4      	b.n	800dd9e <_printf_float+0x40e>
 800ddb4:	2301      	movs	r3, #1
 800ddb6:	4642      	mov	r2, r8
 800ddb8:	e7e1      	b.n	800dd7e <_printf_float+0x3ee>
 800ddba:	2301      	movs	r3, #1
 800ddbc:	464a      	mov	r2, r9
 800ddbe:	4631      	mov	r1, r6
 800ddc0:	4628      	mov	r0, r5
 800ddc2:	47b8      	blx	r7
 800ddc4:	3001      	adds	r0, #1
 800ddc6:	f43f ae3e 	beq.w	800da46 <_printf_float+0xb6>
 800ddca:	f108 0801 	add.w	r8, r8, #1
 800ddce:	68e3      	ldr	r3, [r4, #12]
 800ddd0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ddd2:	1a5b      	subs	r3, r3, r1
 800ddd4:	4543      	cmp	r3, r8
 800ddd6:	dcf0      	bgt.n	800ddba <_printf_float+0x42a>
 800ddd8:	e6fc      	b.n	800dbd4 <_printf_float+0x244>
 800ddda:	f04f 0800 	mov.w	r8, #0
 800ddde:	f104 0919 	add.w	r9, r4, #25
 800dde2:	e7f4      	b.n	800ddce <_printf_float+0x43e>

0800dde4 <_printf_common>:
 800dde4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dde8:	4616      	mov	r6, r2
 800ddea:	4698      	mov	r8, r3
 800ddec:	688a      	ldr	r2, [r1, #8]
 800ddee:	690b      	ldr	r3, [r1, #16]
 800ddf0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ddf4:	4293      	cmp	r3, r2
 800ddf6:	bfb8      	it	lt
 800ddf8:	4613      	movlt	r3, r2
 800ddfa:	6033      	str	r3, [r6, #0]
 800ddfc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800de00:	4607      	mov	r7, r0
 800de02:	460c      	mov	r4, r1
 800de04:	b10a      	cbz	r2, 800de0a <_printf_common+0x26>
 800de06:	3301      	adds	r3, #1
 800de08:	6033      	str	r3, [r6, #0]
 800de0a:	6823      	ldr	r3, [r4, #0]
 800de0c:	0699      	lsls	r1, r3, #26
 800de0e:	bf42      	ittt	mi
 800de10:	6833      	ldrmi	r3, [r6, #0]
 800de12:	3302      	addmi	r3, #2
 800de14:	6033      	strmi	r3, [r6, #0]
 800de16:	6825      	ldr	r5, [r4, #0]
 800de18:	f015 0506 	ands.w	r5, r5, #6
 800de1c:	d106      	bne.n	800de2c <_printf_common+0x48>
 800de1e:	f104 0a19 	add.w	sl, r4, #25
 800de22:	68e3      	ldr	r3, [r4, #12]
 800de24:	6832      	ldr	r2, [r6, #0]
 800de26:	1a9b      	subs	r3, r3, r2
 800de28:	42ab      	cmp	r3, r5
 800de2a:	dc26      	bgt.n	800de7a <_printf_common+0x96>
 800de2c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800de30:	6822      	ldr	r2, [r4, #0]
 800de32:	3b00      	subs	r3, #0
 800de34:	bf18      	it	ne
 800de36:	2301      	movne	r3, #1
 800de38:	0692      	lsls	r2, r2, #26
 800de3a:	d42b      	bmi.n	800de94 <_printf_common+0xb0>
 800de3c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800de40:	4641      	mov	r1, r8
 800de42:	4638      	mov	r0, r7
 800de44:	47c8      	blx	r9
 800de46:	3001      	adds	r0, #1
 800de48:	d01e      	beq.n	800de88 <_printf_common+0xa4>
 800de4a:	6823      	ldr	r3, [r4, #0]
 800de4c:	6922      	ldr	r2, [r4, #16]
 800de4e:	f003 0306 	and.w	r3, r3, #6
 800de52:	2b04      	cmp	r3, #4
 800de54:	bf02      	ittt	eq
 800de56:	68e5      	ldreq	r5, [r4, #12]
 800de58:	6833      	ldreq	r3, [r6, #0]
 800de5a:	1aed      	subeq	r5, r5, r3
 800de5c:	68a3      	ldr	r3, [r4, #8]
 800de5e:	bf0c      	ite	eq
 800de60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800de64:	2500      	movne	r5, #0
 800de66:	4293      	cmp	r3, r2
 800de68:	bfc4      	itt	gt
 800de6a:	1a9b      	subgt	r3, r3, r2
 800de6c:	18ed      	addgt	r5, r5, r3
 800de6e:	2600      	movs	r6, #0
 800de70:	341a      	adds	r4, #26
 800de72:	42b5      	cmp	r5, r6
 800de74:	d11a      	bne.n	800deac <_printf_common+0xc8>
 800de76:	2000      	movs	r0, #0
 800de78:	e008      	b.n	800de8c <_printf_common+0xa8>
 800de7a:	2301      	movs	r3, #1
 800de7c:	4652      	mov	r2, sl
 800de7e:	4641      	mov	r1, r8
 800de80:	4638      	mov	r0, r7
 800de82:	47c8      	blx	r9
 800de84:	3001      	adds	r0, #1
 800de86:	d103      	bne.n	800de90 <_printf_common+0xac>
 800de88:	f04f 30ff 	mov.w	r0, #4294967295
 800de8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de90:	3501      	adds	r5, #1
 800de92:	e7c6      	b.n	800de22 <_printf_common+0x3e>
 800de94:	18e1      	adds	r1, r4, r3
 800de96:	1c5a      	adds	r2, r3, #1
 800de98:	2030      	movs	r0, #48	@ 0x30
 800de9a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800de9e:	4422      	add	r2, r4
 800dea0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800dea4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800dea8:	3302      	adds	r3, #2
 800deaa:	e7c7      	b.n	800de3c <_printf_common+0x58>
 800deac:	2301      	movs	r3, #1
 800deae:	4622      	mov	r2, r4
 800deb0:	4641      	mov	r1, r8
 800deb2:	4638      	mov	r0, r7
 800deb4:	47c8      	blx	r9
 800deb6:	3001      	adds	r0, #1
 800deb8:	d0e6      	beq.n	800de88 <_printf_common+0xa4>
 800deba:	3601      	adds	r6, #1
 800debc:	e7d9      	b.n	800de72 <_printf_common+0x8e>
	...

0800dec0 <_printf_i>:
 800dec0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dec4:	7e0f      	ldrb	r7, [r1, #24]
 800dec6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800dec8:	2f78      	cmp	r7, #120	@ 0x78
 800deca:	4691      	mov	r9, r2
 800decc:	4680      	mov	r8, r0
 800dece:	460c      	mov	r4, r1
 800ded0:	469a      	mov	sl, r3
 800ded2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ded6:	d807      	bhi.n	800dee8 <_printf_i+0x28>
 800ded8:	2f62      	cmp	r7, #98	@ 0x62
 800deda:	d80a      	bhi.n	800def2 <_printf_i+0x32>
 800dedc:	2f00      	cmp	r7, #0
 800dede:	f000 80d1 	beq.w	800e084 <_printf_i+0x1c4>
 800dee2:	2f58      	cmp	r7, #88	@ 0x58
 800dee4:	f000 80b8 	beq.w	800e058 <_printf_i+0x198>
 800dee8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800deec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800def0:	e03a      	b.n	800df68 <_printf_i+0xa8>
 800def2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800def6:	2b15      	cmp	r3, #21
 800def8:	d8f6      	bhi.n	800dee8 <_printf_i+0x28>
 800defa:	a101      	add	r1, pc, #4	@ (adr r1, 800df00 <_printf_i+0x40>)
 800defc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800df00:	0800df59 	.word	0x0800df59
 800df04:	0800df6d 	.word	0x0800df6d
 800df08:	0800dee9 	.word	0x0800dee9
 800df0c:	0800dee9 	.word	0x0800dee9
 800df10:	0800dee9 	.word	0x0800dee9
 800df14:	0800dee9 	.word	0x0800dee9
 800df18:	0800df6d 	.word	0x0800df6d
 800df1c:	0800dee9 	.word	0x0800dee9
 800df20:	0800dee9 	.word	0x0800dee9
 800df24:	0800dee9 	.word	0x0800dee9
 800df28:	0800dee9 	.word	0x0800dee9
 800df2c:	0800e06b 	.word	0x0800e06b
 800df30:	0800df97 	.word	0x0800df97
 800df34:	0800e025 	.word	0x0800e025
 800df38:	0800dee9 	.word	0x0800dee9
 800df3c:	0800dee9 	.word	0x0800dee9
 800df40:	0800e08d 	.word	0x0800e08d
 800df44:	0800dee9 	.word	0x0800dee9
 800df48:	0800df97 	.word	0x0800df97
 800df4c:	0800dee9 	.word	0x0800dee9
 800df50:	0800dee9 	.word	0x0800dee9
 800df54:	0800e02d 	.word	0x0800e02d
 800df58:	6833      	ldr	r3, [r6, #0]
 800df5a:	1d1a      	adds	r2, r3, #4
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	6032      	str	r2, [r6, #0]
 800df60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800df64:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800df68:	2301      	movs	r3, #1
 800df6a:	e09c      	b.n	800e0a6 <_printf_i+0x1e6>
 800df6c:	6833      	ldr	r3, [r6, #0]
 800df6e:	6820      	ldr	r0, [r4, #0]
 800df70:	1d19      	adds	r1, r3, #4
 800df72:	6031      	str	r1, [r6, #0]
 800df74:	0606      	lsls	r6, r0, #24
 800df76:	d501      	bpl.n	800df7c <_printf_i+0xbc>
 800df78:	681d      	ldr	r5, [r3, #0]
 800df7a:	e003      	b.n	800df84 <_printf_i+0xc4>
 800df7c:	0645      	lsls	r5, r0, #25
 800df7e:	d5fb      	bpl.n	800df78 <_printf_i+0xb8>
 800df80:	f9b3 5000 	ldrsh.w	r5, [r3]
 800df84:	2d00      	cmp	r5, #0
 800df86:	da03      	bge.n	800df90 <_printf_i+0xd0>
 800df88:	232d      	movs	r3, #45	@ 0x2d
 800df8a:	426d      	negs	r5, r5
 800df8c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800df90:	4858      	ldr	r0, [pc, #352]	@ (800e0f4 <_printf_i+0x234>)
 800df92:	230a      	movs	r3, #10
 800df94:	e011      	b.n	800dfba <_printf_i+0xfa>
 800df96:	6821      	ldr	r1, [r4, #0]
 800df98:	6833      	ldr	r3, [r6, #0]
 800df9a:	0608      	lsls	r0, r1, #24
 800df9c:	f853 5b04 	ldr.w	r5, [r3], #4
 800dfa0:	d402      	bmi.n	800dfa8 <_printf_i+0xe8>
 800dfa2:	0649      	lsls	r1, r1, #25
 800dfa4:	bf48      	it	mi
 800dfa6:	b2ad      	uxthmi	r5, r5
 800dfa8:	2f6f      	cmp	r7, #111	@ 0x6f
 800dfaa:	4852      	ldr	r0, [pc, #328]	@ (800e0f4 <_printf_i+0x234>)
 800dfac:	6033      	str	r3, [r6, #0]
 800dfae:	bf14      	ite	ne
 800dfb0:	230a      	movne	r3, #10
 800dfb2:	2308      	moveq	r3, #8
 800dfb4:	2100      	movs	r1, #0
 800dfb6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800dfba:	6866      	ldr	r6, [r4, #4]
 800dfbc:	60a6      	str	r6, [r4, #8]
 800dfbe:	2e00      	cmp	r6, #0
 800dfc0:	db05      	blt.n	800dfce <_printf_i+0x10e>
 800dfc2:	6821      	ldr	r1, [r4, #0]
 800dfc4:	432e      	orrs	r6, r5
 800dfc6:	f021 0104 	bic.w	r1, r1, #4
 800dfca:	6021      	str	r1, [r4, #0]
 800dfcc:	d04b      	beq.n	800e066 <_printf_i+0x1a6>
 800dfce:	4616      	mov	r6, r2
 800dfd0:	fbb5 f1f3 	udiv	r1, r5, r3
 800dfd4:	fb03 5711 	mls	r7, r3, r1, r5
 800dfd8:	5dc7      	ldrb	r7, [r0, r7]
 800dfda:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800dfde:	462f      	mov	r7, r5
 800dfe0:	42bb      	cmp	r3, r7
 800dfe2:	460d      	mov	r5, r1
 800dfe4:	d9f4      	bls.n	800dfd0 <_printf_i+0x110>
 800dfe6:	2b08      	cmp	r3, #8
 800dfe8:	d10b      	bne.n	800e002 <_printf_i+0x142>
 800dfea:	6823      	ldr	r3, [r4, #0]
 800dfec:	07df      	lsls	r7, r3, #31
 800dfee:	d508      	bpl.n	800e002 <_printf_i+0x142>
 800dff0:	6923      	ldr	r3, [r4, #16]
 800dff2:	6861      	ldr	r1, [r4, #4]
 800dff4:	4299      	cmp	r1, r3
 800dff6:	bfde      	ittt	le
 800dff8:	2330      	movle	r3, #48	@ 0x30
 800dffa:	f806 3c01 	strble.w	r3, [r6, #-1]
 800dffe:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e002:	1b92      	subs	r2, r2, r6
 800e004:	6122      	str	r2, [r4, #16]
 800e006:	f8cd a000 	str.w	sl, [sp]
 800e00a:	464b      	mov	r3, r9
 800e00c:	aa03      	add	r2, sp, #12
 800e00e:	4621      	mov	r1, r4
 800e010:	4640      	mov	r0, r8
 800e012:	f7ff fee7 	bl	800dde4 <_printf_common>
 800e016:	3001      	adds	r0, #1
 800e018:	d14a      	bne.n	800e0b0 <_printf_i+0x1f0>
 800e01a:	f04f 30ff 	mov.w	r0, #4294967295
 800e01e:	b004      	add	sp, #16
 800e020:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e024:	6823      	ldr	r3, [r4, #0]
 800e026:	f043 0320 	orr.w	r3, r3, #32
 800e02a:	6023      	str	r3, [r4, #0]
 800e02c:	4832      	ldr	r0, [pc, #200]	@ (800e0f8 <_printf_i+0x238>)
 800e02e:	2778      	movs	r7, #120	@ 0x78
 800e030:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e034:	6823      	ldr	r3, [r4, #0]
 800e036:	6831      	ldr	r1, [r6, #0]
 800e038:	061f      	lsls	r7, r3, #24
 800e03a:	f851 5b04 	ldr.w	r5, [r1], #4
 800e03e:	d402      	bmi.n	800e046 <_printf_i+0x186>
 800e040:	065f      	lsls	r7, r3, #25
 800e042:	bf48      	it	mi
 800e044:	b2ad      	uxthmi	r5, r5
 800e046:	6031      	str	r1, [r6, #0]
 800e048:	07d9      	lsls	r1, r3, #31
 800e04a:	bf44      	itt	mi
 800e04c:	f043 0320 	orrmi.w	r3, r3, #32
 800e050:	6023      	strmi	r3, [r4, #0]
 800e052:	b11d      	cbz	r5, 800e05c <_printf_i+0x19c>
 800e054:	2310      	movs	r3, #16
 800e056:	e7ad      	b.n	800dfb4 <_printf_i+0xf4>
 800e058:	4826      	ldr	r0, [pc, #152]	@ (800e0f4 <_printf_i+0x234>)
 800e05a:	e7e9      	b.n	800e030 <_printf_i+0x170>
 800e05c:	6823      	ldr	r3, [r4, #0]
 800e05e:	f023 0320 	bic.w	r3, r3, #32
 800e062:	6023      	str	r3, [r4, #0]
 800e064:	e7f6      	b.n	800e054 <_printf_i+0x194>
 800e066:	4616      	mov	r6, r2
 800e068:	e7bd      	b.n	800dfe6 <_printf_i+0x126>
 800e06a:	6833      	ldr	r3, [r6, #0]
 800e06c:	6825      	ldr	r5, [r4, #0]
 800e06e:	6961      	ldr	r1, [r4, #20]
 800e070:	1d18      	adds	r0, r3, #4
 800e072:	6030      	str	r0, [r6, #0]
 800e074:	062e      	lsls	r6, r5, #24
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	d501      	bpl.n	800e07e <_printf_i+0x1be>
 800e07a:	6019      	str	r1, [r3, #0]
 800e07c:	e002      	b.n	800e084 <_printf_i+0x1c4>
 800e07e:	0668      	lsls	r0, r5, #25
 800e080:	d5fb      	bpl.n	800e07a <_printf_i+0x1ba>
 800e082:	8019      	strh	r1, [r3, #0]
 800e084:	2300      	movs	r3, #0
 800e086:	6123      	str	r3, [r4, #16]
 800e088:	4616      	mov	r6, r2
 800e08a:	e7bc      	b.n	800e006 <_printf_i+0x146>
 800e08c:	6833      	ldr	r3, [r6, #0]
 800e08e:	1d1a      	adds	r2, r3, #4
 800e090:	6032      	str	r2, [r6, #0]
 800e092:	681e      	ldr	r6, [r3, #0]
 800e094:	6862      	ldr	r2, [r4, #4]
 800e096:	2100      	movs	r1, #0
 800e098:	4630      	mov	r0, r6
 800e09a:	f7f2 f8a9 	bl	80001f0 <memchr>
 800e09e:	b108      	cbz	r0, 800e0a4 <_printf_i+0x1e4>
 800e0a0:	1b80      	subs	r0, r0, r6
 800e0a2:	6060      	str	r0, [r4, #4]
 800e0a4:	6863      	ldr	r3, [r4, #4]
 800e0a6:	6123      	str	r3, [r4, #16]
 800e0a8:	2300      	movs	r3, #0
 800e0aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e0ae:	e7aa      	b.n	800e006 <_printf_i+0x146>
 800e0b0:	6923      	ldr	r3, [r4, #16]
 800e0b2:	4632      	mov	r2, r6
 800e0b4:	4649      	mov	r1, r9
 800e0b6:	4640      	mov	r0, r8
 800e0b8:	47d0      	blx	sl
 800e0ba:	3001      	adds	r0, #1
 800e0bc:	d0ad      	beq.n	800e01a <_printf_i+0x15a>
 800e0be:	6823      	ldr	r3, [r4, #0]
 800e0c0:	079b      	lsls	r3, r3, #30
 800e0c2:	d413      	bmi.n	800e0ec <_printf_i+0x22c>
 800e0c4:	68e0      	ldr	r0, [r4, #12]
 800e0c6:	9b03      	ldr	r3, [sp, #12]
 800e0c8:	4298      	cmp	r0, r3
 800e0ca:	bfb8      	it	lt
 800e0cc:	4618      	movlt	r0, r3
 800e0ce:	e7a6      	b.n	800e01e <_printf_i+0x15e>
 800e0d0:	2301      	movs	r3, #1
 800e0d2:	4632      	mov	r2, r6
 800e0d4:	4649      	mov	r1, r9
 800e0d6:	4640      	mov	r0, r8
 800e0d8:	47d0      	blx	sl
 800e0da:	3001      	adds	r0, #1
 800e0dc:	d09d      	beq.n	800e01a <_printf_i+0x15a>
 800e0de:	3501      	adds	r5, #1
 800e0e0:	68e3      	ldr	r3, [r4, #12]
 800e0e2:	9903      	ldr	r1, [sp, #12]
 800e0e4:	1a5b      	subs	r3, r3, r1
 800e0e6:	42ab      	cmp	r3, r5
 800e0e8:	dcf2      	bgt.n	800e0d0 <_printf_i+0x210>
 800e0ea:	e7eb      	b.n	800e0c4 <_printf_i+0x204>
 800e0ec:	2500      	movs	r5, #0
 800e0ee:	f104 0619 	add.w	r6, r4, #25
 800e0f2:	e7f5      	b.n	800e0e0 <_printf_i+0x220>
 800e0f4:	08011454 	.word	0x08011454
 800e0f8:	08011465 	.word	0x08011465

0800e0fc <std>:
 800e0fc:	2300      	movs	r3, #0
 800e0fe:	b510      	push	{r4, lr}
 800e100:	4604      	mov	r4, r0
 800e102:	e9c0 3300 	strd	r3, r3, [r0]
 800e106:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e10a:	6083      	str	r3, [r0, #8]
 800e10c:	8181      	strh	r1, [r0, #12]
 800e10e:	6643      	str	r3, [r0, #100]	@ 0x64
 800e110:	81c2      	strh	r2, [r0, #14]
 800e112:	6183      	str	r3, [r0, #24]
 800e114:	4619      	mov	r1, r3
 800e116:	2208      	movs	r2, #8
 800e118:	305c      	adds	r0, #92	@ 0x5c
 800e11a:	f000 f9f9 	bl	800e510 <memset>
 800e11e:	4b0d      	ldr	r3, [pc, #52]	@ (800e154 <std+0x58>)
 800e120:	6263      	str	r3, [r4, #36]	@ 0x24
 800e122:	4b0d      	ldr	r3, [pc, #52]	@ (800e158 <std+0x5c>)
 800e124:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e126:	4b0d      	ldr	r3, [pc, #52]	@ (800e15c <std+0x60>)
 800e128:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e12a:	4b0d      	ldr	r3, [pc, #52]	@ (800e160 <std+0x64>)
 800e12c:	6323      	str	r3, [r4, #48]	@ 0x30
 800e12e:	4b0d      	ldr	r3, [pc, #52]	@ (800e164 <std+0x68>)
 800e130:	6224      	str	r4, [r4, #32]
 800e132:	429c      	cmp	r4, r3
 800e134:	d006      	beq.n	800e144 <std+0x48>
 800e136:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e13a:	4294      	cmp	r4, r2
 800e13c:	d002      	beq.n	800e144 <std+0x48>
 800e13e:	33d0      	adds	r3, #208	@ 0xd0
 800e140:	429c      	cmp	r4, r3
 800e142:	d105      	bne.n	800e150 <std+0x54>
 800e144:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e148:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e14c:	f000 baca 	b.w	800e6e4 <__retarget_lock_init_recursive>
 800e150:	bd10      	pop	{r4, pc}
 800e152:	bf00      	nop
 800e154:	0800e361 	.word	0x0800e361
 800e158:	0800e383 	.word	0x0800e383
 800e15c:	0800e3bb 	.word	0x0800e3bb
 800e160:	0800e3df 	.word	0x0800e3df
 800e164:	200022a8 	.word	0x200022a8

0800e168 <stdio_exit_handler>:
 800e168:	4a02      	ldr	r2, [pc, #8]	@ (800e174 <stdio_exit_handler+0xc>)
 800e16a:	4903      	ldr	r1, [pc, #12]	@ (800e178 <stdio_exit_handler+0x10>)
 800e16c:	4803      	ldr	r0, [pc, #12]	@ (800e17c <stdio_exit_handler+0x14>)
 800e16e:	f000 b869 	b.w	800e244 <_fwalk_sglue>
 800e172:	bf00      	nop
 800e174:	200001ac 	.word	0x200001ac
 800e178:	080109a1 	.word	0x080109a1
 800e17c:	20000328 	.word	0x20000328

0800e180 <cleanup_stdio>:
 800e180:	6841      	ldr	r1, [r0, #4]
 800e182:	4b0c      	ldr	r3, [pc, #48]	@ (800e1b4 <cleanup_stdio+0x34>)
 800e184:	4299      	cmp	r1, r3
 800e186:	b510      	push	{r4, lr}
 800e188:	4604      	mov	r4, r0
 800e18a:	d001      	beq.n	800e190 <cleanup_stdio+0x10>
 800e18c:	f002 fc08 	bl	80109a0 <_fflush_r>
 800e190:	68a1      	ldr	r1, [r4, #8]
 800e192:	4b09      	ldr	r3, [pc, #36]	@ (800e1b8 <cleanup_stdio+0x38>)
 800e194:	4299      	cmp	r1, r3
 800e196:	d002      	beq.n	800e19e <cleanup_stdio+0x1e>
 800e198:	4620      	mov	r0, r4
 800e19a:	f002 fc01 	bl	80109a0 <_fflush_r>
 800e19e:	68e1      	ldr	r1, [r4, #12]
 800e1a0:	4b06      	ldr	r3, [pc, #24]	@ (800e1bc <cleanup_stdio+0x3c>)
 800e1a2:	4299      	cmp	r1, r3
 800e1a4:	d004      	beq.n	800e1b0 <cleanup_stdio+0x30>
 800e1a6:	4620      	mov	r0, r4
 800e1a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e1ac:	f002 bbf8 	b.w	80109a0 <_fflush_r>
 800e1b0:	bd10      	pop	{r4, pc}
 800e1b2:	bf00      	nop
 800e1b4:	200022a8 	.word	0x200022a8
 800e1b8:	20002310 	.word	0x20002310
 800e1bc:	20002378 	.word	0x20002378

0800e1c0 <global_stdio_init.part.0>:
 800e1c0:	b510      	push	{r4, lr}
 800e1c2:	4b0b      	ldr	r3, [pc, #44]	@ (800e1f0 <global_stdio_init.part.0+0x30>)
 800e1c4:	4c0b      	ldr	r4, [pc, #44]	@ (800e1f4 <global_stdio_init.part.0+0x34>)
 800e1c6:	4a0c      	ldr	r2, [pc, #48]	@ (800e1f8 <global_stdio_init.part.0+0x38>)
 800e1c8:	601a      	str	r2, [r3, #0]
 800e1ca:	4620      	mov	r0, r4
 800e1cc:	2200      	movs	r2, #0
 800e1ce:	2104      	movs	r1, #4
 800e1d0:	f7ff ff94 	bl	800e0fc <std>
 800e1d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e1d8:	2201      	movs	r2, #1
 800e1da:	2109      	movs	r1, #9
 800e1dc:	f7ff ff8e 	bl	800e0fc <std>
 800e1e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e1e4:	2202      	movs	r2, #2
 800e1e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e1ea:	2112      	movs	r1, #18
 800e1ec:	f7ff bf86 	b.w	800e0fc <std>
 800e1f0:	200023e0 	.word	0x200023e0
 800e1f4:	200022a8 	.word	0x200022a8
 800e1f8:	0800e169 	.word	0x0800e169

0800e1fc <__sfp_lock_acquire>:
 800e1fc:	4801      	ldr	r0, [pc, #4]	@ (800e204 <__sfp_lock_acquire+0x8>)
 800e1fe:	f000 ba72 	b.w	800e6e6 <__retarget_lock_acquire_recursive>
 800e202:	bf00      	nop
 800e204:	200023e9 	.word	0x200023e9

0800e208 <__sfp_lock_release>:
 800e208:	4801      	ldr	r0, [pc, #4]	@ (800e210 <__sfp_lock_release+0x8>)
 800e20a:	f000 ba6d 	b.w	800e6e8 <__retarget_lock_release_recursive>
 800e20e:	bf00      	nop
 800e210:	200023e9 	.word	0x200023e9

0800e214 <__sinit>:
 800e214:	b510      	push	{r4, lr}
 800e216:	4604      	mov	r4, r0
 800e218:	f7ff fff0 	bl	800e1fc <__sfp_lock_acquire>
 800e21c:	6a23      	ldr	r3, [r4, #32]
 800e21e:	b11b      	cbz	r3, 800e228 <__sinit+0x14>
 800e220:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e224:	f7ff bff0 	b.w	800e208 <__sfp_lock_release>
 800e228:	4b04      	ldr	r3, [pc, #16]	@ (800e23c <__sinit+0x28>)
 800e22a:	6223      	str	r3, [r4, #32]
 800e22c:	4b04      	ldr	r3, [pc, #16]	@ (800e240 <__sinit+0x2c>)
 800e22e:	681b      	ldr	r3, [r3, #0]
 800e230:	2b00      	cmp	r3, #0
 800e232:	d1f5      	bne.n	800e220 <__sinit+0xc>
 800e234:	f7ff ffc4 	bl	800e1c0 <global_stdio_init.part.0>
 800e238:	e7f2      	b.n	800e220 <__sinit+0xc>
 800e23a:	bf00      	nop
 800e23c:	0800e181 	.word	0x0800e181
 800e240:	200023e0 	.word	0x200023e0

0800e244 <_fwalk_sglue>:
 800e244:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e248:	4607      	mov	r7, r0
 800e24a:	4688      	mov	r8, r1
 800e24c:	4614      	mov	r4, r2
 800e24e:	2600      	movs	r6, #0
 800e250:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e254:	f1b9 0901 	subs.w	r9, r9, #1
 800e258:	d505      	bpl.n	800e266 <_fwalk_sglue+0x22>
 800e25a:	6824      	ldr	r4, [r4, #0]
 800e25c:	2c00      	cmp	r4, #0
 800e25e:	d1f7      	bne.n	800e250 <_fwalk_sglue+0xc>
 800e260:	4630      	mov	r0, r6
 800e262:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e266:	89ab      	ldrh	r3, [r5, #12]
 800e268:	2b01      	cmp	r3, #1
 800e26a:	d907      	bls.n	800e27c <_fwalk_sglue+0x38>
 800e26c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e270:	3301      	adds	r3, #1
 800e272:	d003      	beq.n	800e27c <_fwalk_sglue+0x38>
 800e274:	4629      	mov	r1, r5
 800e276:	4638      	mov	r0, r7
 800e278:	47c0      	blx	r8
 800e27a:	4306      	orrs	r6, r0
 800e27c:	3568      	adds	r5, #104	@ 0x68
 800e27e:	e7e9      	b.n	800e254 <_fwalk_sglue+0x10>

0800e280 <iprintf>:
 800e280:	b40f      	push	{r0, r1, r2, r3}
 800e282:	b507      	push	{r0, r1, r2, lr}
 800e284:	4906      	ldr	r1, [pc, #24]	@ (800e2a0 <iprintf+0x20>)
 800e286:	ab04      	add	r3, sp, #16
 800e288:	6808      	ldr	r0, [r1, #0]
 800e28a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e28e:	6881      	ldr	r1, [r0, #8]
 800e290:	9301      	str	r3, [sp, #4]
 800e292:	f002 f9e9 	bl	8010668 <_vfiprintf_r>
 800e296:	b003      	add	sp, #12
 800e298:	f85d eb04 	ldr.w	lr, [sp], #4
 800e29c:	b004      	add	sp, #16
 800e29e:	4770      	bx	lr
 800e2a0:	20000324 	.word	0x20000324

0800e2a4 <_puts_r>:
 800e2a4:	6a03      	ldr	r3, [r0, #32]
 800e2a6:	b570      	push	{r4, r5, r6, lr}
 800e2a8:	6884      	ldr	r4, [r0, #8]
 800e2aa:	4605      	mov	r5, r0
 800e2ac:	460e      	mov	r6, r1
 800e2ae:	b90b      	cbnz	r3, 800e2b4 <_puts_r+0x10>
 800e2b0:	f7ff ffb0 	bl	800e214 <__sinit>
 800e2b4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e2b6:	07db      	lsls	r3, r3, #31
 800e2b8:	d405      	bmi.n	800e2c6 <_puts_r+0x22>
 800e2ba:	89a3      	ldrh	r3, [r4, #12]
 800e2bc:	0598      	lsls	r0, r3, #22
 800e2be:	d402      	bmi.n	800e2c6 <_puts_r+0x22>
 800e2c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e2c2:	f000 fa10 	bl	800e6e6 <__retarget_lock_acquire_recursive>
 800e2c6:	89a3      	ldrh	r3, [r4, #12]
 800e2c8:	0719      	lsls	r1, r3, #28
 800e2ca:	d502      	bpl.n	800e2d2 <_puts_r+0x2e>
 800e2cc:	6923      	ldr	r3, [r4, #16]
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d135      	bne.n	800e33e <_puts_r+0x9a>
 800e2d2:	4621      	mov	r1, r4
 800e2d4:	4628      	mov	r0, r5
 800e2d6:	f000 f8c5 	bl	800e464 <__swsetup_r>
 800e2da:	b380      	cbz	r0, 800e33e <_puts_r+0x9a>
 800e2dc:	f04f 35ff 	mov.w	r5, #4294967295
 800e2e0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e2e2:	07da      	lsls	r2, r3, #31
 800e2e4:	d405      	bmi.n	800e2f2 <_puts_r+0x4e>
 800e2e6:	89a3      	ldrh	r3, [r4, #12]
 800e2e8:	059b      	lsls	r3, r3, #22
 800e2ea:	d402      	bmi.n	800e2f2 <_puts_r+0x4e>
 800e2ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e2ee:	f000 f9fb 	bl	800e6e8 <__retarget_lock_release_recursive>
 800e2f2:	4628      	mov	r0, r5
 800e2f4:	bd70      	pop	{r4, r5, r6, pc}
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	da04      	bge.n	800e304 <_puts_r+0x60>
 800e2fa:	69a2      	ldr	r2, [r4, #24]
 800e2fc:	429a      	cmp	r2, r3
 800e2fe:	dc17      	bgt.n	800e330 <_puts_r+0x8c>
 800e300:	290a      	cmp	r1, #10
 800e302:	d015      	beq.n	800e330 <_puts_r+0x8c>
 800e304:	6823      	ldr	r3, [r4, #0]
 800e306:	1c5a      	adds	r2, r3, #1
 800e308:	6022      	str	r2, [r4, #0]
 800e30a:	7019      	strb	r1, [r3, #0]
 800e30c:	68a3      	ldr	r3, [r4, #8]
 800e30e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e312:	3b01      	subs	r3, #1
 800e314:	60a3      	str	r3, [r4, #8]
 800e316:	2900      	cmp	r1, #0
 800e318:	d1ed      	bne.n	800e2f6 <_puts_r+0x52>
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	da11      	bge.n	800e342 <_puts_r+0x9e>
 800e31e:	4622      	mov	r2, r4
 800e320:	210a      	movs	r1, #10
 800e322:	4628      	mov	r0, r5
 800e324:	f000 f85f 	bl	800e3e6 <__swbuf_r>
 800e328:	3001      	adds	r0, #1
 800e32a:	d0d7      	beq.n	800e2dc <_puts_r+0x38>
 800e32c:	250a      	movs	r5, #10
 800e32e:	e7d7      	b.n	800e2e0 <_puts_r+0x3c>
 800e330:	4622      	mov	r2, r4
 800e332:	4628      	mov	r0, r5
 800e334:	f000 f857 	bl	800e3e6 <__swbuf_r>
 800e338:	3001      	adds	r0, #1
 800e33a:	d1e7      	bne.n	800e30c <_puts_r+0x68>
 800e33c:	e7ce      	b.n	800e2dc <_puts_r+0x38>
 800e33e:	3e01      	subs	r6, #1
 800e340:	e7e4      	b.n	800e30c <_puts_r+0x68>
 800e342:	6823      	ldr	r3, [r4, #0]
 800e344:	1c5a      	adds	r2, r3, #1
 800e346:	6022      	str	r2, [r4, #0]
 800e348:	220a      	movs	r2, #10
 800e34a:	701a      	strb	r2, [r3, #0]
 800e34c:	e7ee      	b.n	800e32c <_puts_r+0x88>
	...

0800e350 <puts>:
 800e350:	4b02      	ldr	r3, [pc, #8]	@ (800e35c <puts+0xc>)
 800e352:	4601      	mov	r1, r0
 800e354:	6818      	ldr	r0, [r3, #0]
 800e356:	f7ff bfa5 	b.w	800e2a4 <_puts_r>
 800e35a:	bf00      	nop
 800e35c:	20000324 	.word	0x20000324

0800e360 <__sread>:
 800e360:	b510      	push	{r4, lr}
 800e362:	460c      	mov	r4, r1
 800e364:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e368:	f000 f96e 	bl	800e648 <_read_r>
 800e36c:	2800      	cmp	r0, #0
 800e36e:	bfab      	itete	ge
 800e370:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e372:	89a3      	ldrhlt	r3, [r4, #12]
 800e374:	181b      	addge	r3, r3, r0
 800e376:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e37a:	bfac      	ite	ge
 800e37c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e37e:	81a3      	strhlt	r3, [r4, #12]
 800e380:	bd10      	pop	{r4, pc}

0800e382 <__swrite>:
 800e382:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e386:	461f      	mov	r7, r3
 800e388:	898b      	ldrh	r3, [r1, #12]
 800e38a:	05db      	lsls	r3, r3, #23
 800e38c:	4605      	mov	r5, r0
 800e38e:	460c      	mov	r4, r1
 800e390:	4616      	mov	r6, r2
 800e392:	d505      	bpl.n	800e3a0 <__swrite+0x1e>
 800e394:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e398:	2302      	movs	r3, #2
 800e39a:	2200      	movs	r2, #0
 800e39c:	f000 f942 	bl	800e624 <_lseek_r>
 800e3a0:	89a3      	ldrh	r3, [r4, #12]
 800e3a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e3a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e3aa:	81a3      	strh	r3, [r4, #12]
 800e3ac:	4632      	mov	r2, r6
 800e3ae:	463b      	mov	r3, r7
 800e3b0:	4628      	mov	r0, r5
 800e3b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e3b6:	f000 b959 	b.w	800e66c <_write_r>

0800e3ba <__sseek>:
 800e3ba:	b510      	push	{r4, lr}
 800e3bc:	460c      	mov	r4, r1
 800e3be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e3c2:	f000 f92f 	bl	800e624 <_lseek_r>
 800e3c6:	1c43      	adds	r3, r0, #1
 800e3c8:	89a3      	ldrh	r3, [r4, #12]
 800e3ca:	bf15      	itete	ne
 800e3cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e3ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e3d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e3d6:	81a3      	strheq	r3, [r4, #12]
 800e3d8:	bf18      	it	ne
 800e3da:	81a3      	strhne	r3, [r4, #12]
 800e3dc:	bd10      	pop	{r4, pc}

0800e3de <__sclose>:
 800e3de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e3e2:	f000 b90f 	b.w	800e604 <_close_r>

0800e3e6 <__swbuf_r>:
 800e3e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3e8:	460e      	mov	r6, r1
 800e3ea:	4614      	mov	r4, r2
 800e3ec:	4605      	mov	r5, r0
 800e3ee:	b118      	cbz	r0, 800e3f8 <__swbuf_r+0x12>
 800e3f0:	6a03      	ldr	r3, [r0, #32]
 800e3f2:	b90b      	cbnz	r3, 800e3f8 <__swbuf_r+0x12>
 800e3f4:	f7ff ff0e 	bl	800e214 <__sinit>
 800e3f8:	69a3      	ldr	r3, [r4, #24]
 800e3fa:	60a3      	str	r3, [r4, #8]
 800e3fc:	89a3      	ldrh	r3, [r4, #12]
 800e3fe:	071a      	lsls	r2, r3, #28
 800e400:	d501      	bpl.n	800e406 <__swbuf_r+0x20>
 800e402:	6923      	ldr	r3, [r4, #16]
 800e404:	b943      	cbnz	r3, 800e418 <__swbuf_r+0x32>
 800e406:	4621      	mov	r1, r4
 800e408:	4628      	mov	r0, r5
 800e40a:	f000 f82b 	bl	800e464 <__swsetup_r>
 800e40e:	b118      	cbz	r0, 800e418 <__swbuf_r+0x32>
 800e410:	f04f 37ff 	mov.w	r7, #4294967295
 800e414:	4638      	mov	r0, r7
 800e416:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e418:	6823      	ldr	r3, [r4, #0]
 800e41a:	6922      	ldr	r2, [r4, #16]
 800e41c:	1a98      	subs	r0, r3, r2
 800e41e:	6963      	ldr	r3, [r4, #20]
 800e420:	b2f6      	uxtb	r6, r6
 800e422:	4283      	cmp	r3, r0
 800e424:	4637      	mov	r7, r6
 800e426:	dc05      	bgt.n	800e434 <__swbuf_r+0x4e>
 800e428:	4621      	mov	r1, r4
 800e42a:	4628      	mov	r0, r5
 800e42c:	f002 fab8 	bl	80109a0 <_fflush_r>
 800e430:	2800      	cmp	r0, #0
 800e432:	d1ed      	bne.n	800e410 <__swbuf_r+0x2a>
 800e434:	68a3      	ldr	r3, [r4, #8]
 800e436:	3b01      	subs	r3, #1
 800e438:	60a3      	str	r3, [r4, #8]
 800e43a:	6823      	ldr	r3, [r4, #0]
 800e43c:	1c5a      	adds	r2, r3, #1
 800e43e:	6022      	str	r2, [r4, #0]
 800e440:	701e      	strb	r6, [r3, #0]
 800e442:	6962      	ldr	r2, [r4, #20]
 800e444:	1c43      	adds	r3, r0, #1
 800e446:	429a      	cmp	r2, r3
 800e448:	d004      	beq.n	800e454 <__swbuf_r+0x6e>
 800e44a:	89a3      	ldrh	r3, [r4, #12]
 800e44c:	07db      	lsls	r3, r3, #31
 800e44e:	d5e1      	bpl.n	800e414 <__swbuf_r+0x2e>
 800e450:	2e0a      	cmp	r6, #10
 800e452:	d1df      	bne.n	800e414 <__swbuf_r+0x2e>
 800e454:	4621      	mov	r1, r4
 800e456:	4628      	mov	r0, r5
 800e458:	f002 faa2 	bl	80109a0 <_fflush_r>
 800e45c:	2800      	cmp	r0, #0
 800e45e:	d0d9      	beq.n	800e414 <__swbuf_r+0x2e>
 800e460:	e7d6      	b.n	800e410 <__swbuf_r+0x2a>
	...

0800e464 <__swsetup_r>:
 800e464:	b538      	push	{r3, r4, r5, lr}
 800e466:	4b29      	ldr	r3, [pc, #164]	@ (800e50c <__swsetup_r+0xa8>)
 800e468:	4605      	mov	r5, r0
 800e46a:	6818      	ldr	r0, [r3, #0]
 800e46c:	460c      	mov	r4, r1
 800e46e:	b118      	cbz	r0, 800e478 <__swsetup_r+0x14>
 800e470:	6a03      	ldr	r3, [r0, #32]
 800e472:	b90b      	cbnz	r3, 800e478 <__swsetup_r+0x14>
 800e474:	f7ff fece 	bl	800e214 <__sinit>
 800e478:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e47c:	0719      	lsls	r1, r3, #28
 800e47e:	d422      	bmi.n	800e4c6 <__swsetup_r+0x62>
 800e480:	06da      	lsls	r2, r3, #27
 800e482:	d407      	bmi.n	800e494 <__swsetup_r+0x30>
 800e484:	2209      	movs	r2, #9
 800e486:	602a      	str	r2, [r5, #0]
 800e488:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e48c:	81a3      	strh	r3, [r4, #12]
 800e48e:	f04f 30ff 	mov.w	r0, #4294967295
 800e492:	e033      	b.n	800e4fc <__swsetup_r+0x98>
 800e494:	0758      	lsls	r0, r3, #29
 800e496:	d512      	bpl.n	800e4be <__swsetup_r+0x5a>
 800e498:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e49a:	b141      	cbz	r1, 800e4ae <__swsetup_r+0x4a>
 800e49c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e4a0:	4299      	cmp	r1, r3
 800e4a2:	d002      	beq.n	800e4aa <__swsetup_r+0x46>
 800e4a4:	4628      	mov	r0, r5
 800e4a6:	f000 ffb3 	bl	800f410 <_free_r>
 800e4aa:	2300      	movs	r3, #0
 800e4ac:	6363      	str	r3, [r4, #52]	@ 0x34
 800e4ae:	89a3      	ldrh	r3, [r4, #12]
 800e4b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e4b4:	81a3      	strh	r3, [r4, #12]
 800e4b6:	2300      	movs	r3, #0
 800e4b8:	6063      	str	r3, [r4, #4]
 800e4ba:	6923      	ldr	r3, [r4, #16]
 800e4bc:	6023      	str	r3, [r4, #0]
 800e4be:	89a3      	ldrh	r3, [r4, #12]
 800e4c0:	f043 0308 	orr.w	r3, r3, #8
 800e4c4:	81a3      	strh	r3, [r4, #12]
 800e4c6:	6923      	ldr	r3, [r4, #16]
 800e4c8:	b94b      	cbnz	r3, 800e4de <__swsetup_r+0x7a>
 800e4ca:	89a3      	ldrh	r3, [r4, #12]
 800e4cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e4d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e4d4:	d003      	beq.n	800e4de <__swsetup_r+0x7a>
 800e4d6:	4621      	mov	r1, r4
 800e4d8:	4628      	mov	r0, r5
 800e4da:	f002 fac1 	bl	8010a60 <__smakebuf_r>
 800e4de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e4e2:	f013 0201 	ands.w	r2, r3, #1
 800e4e6:	d00a      	beq.n	800e4fe <__swsetup_r+0x9a>
 800e4e8:	2200      	movs	r2, #0
 800e4ea:	60a2      	str	r2, [r4, #8]
 800e4ec:	6962      	ldr	r2, [r4, #20]
 800e4ee:	4252      	negs	r2, r2
 800e4f0:	61a2      	str	r2, [r4, #24]
 800e4f2:	6922      	ldr	r2, [r4, #16]
 800e4f4:	b942      	cbnz	r2, 800e508 <__swsetup_r+0xa4>
 800e4f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e4fa:	d1c5      	bne.n	800e488 <__swsetup_r+0x24>
 800e4fc:	bd38      	pop	{r3, r4, r5, pc}
 800e4fe:	0799      	lsls	r1, r3, #30
 800e500:	bf58      	it	pl
 800e502:	6962      	ldrpl	r2, [r4, #20]
 800e504:	60a2      	str	r2, [r4, #8]
 800e506:	e7f4      	b.n	800e4f2 <__swsetup_r+0x8e>
 800e508:	2000      	movs	r0, #0
 800e50a:	e7f7      	b.n	800e4fc <__swsetup_r+0x98>
 800e50c:	20000324 	.word	0x20000324

0800e510 <memset>:
 800e510:	4402      	add	r2, r0
 800e512:	4603      	mov	r3, r0
 800e514:	4293      	cmp	r3, r2
 800e516:	d100      	bne.n	800e51a <memset+0xa>
 800e518:	4770      	bx	lr
 800e51a:	f803 1b01 	strb.w	r1, [r3], #1
 800e51e:	e7f9      	b.n	800e514 <memset+0x4>

0800e520 <strncmp>:
 800e520:	b510      	push	{r4, lr}
 800e522:	b16a      	cbz	r2, 800e540 <strncmp+0x20>
 800e524:	3901      	subs	r1, #1
 800e526:	1884      	adds	r4, r0, r2
 800e528:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e52c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e530:	429a      	cmp	r2, r3
 800e532:	d103      	bne.n	800e53c <strncmp+0x1c>
 800e534:	42a0      	cmp	r0, r4
 800e536:	d001      	beq.n	800e53c <strncmp+0x1c>
 800e538:	2a00      	cmp	r2, #0
 800e53a:	d1f5      	bne.n	800e528 <strncmp+0x8>
 800e53c:	1ad0      	subs	r0, r2, r3
 800e53e:	bd10      	pop	{r4, pc}
 800e540:	4610      	mov	r0, r2
 800e542:	e7fc      	b.n	800e53e <strncmp+0x1e>

0800e544 <strtok>:
 800e544:	4b16      	ldr	r3, [pc, #88]	@ (800e5a0 <strtok+0x5c>)
 800e546:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e54a:	681f      	ldr	r7, [r3, #0]
 800e54c:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800e54e:	4605      	mov	r5, r0
 800e550:	460e      	mov	r6, r1
 800e552:	b9ec      	cbnz	r4, 800e590 <strtok+0x4c>
 800e554:	2050      	movs	r0, #80	@ 0x50
 800e556:	f001 fadf 	bl	800fb18 <malloc>
 800e55a:	4602      	mov	r2, r0
 800e55c:	6478      	str	r0, [r7, #68]	@ 0x44
 800e55e:	b920      	cbnz	r0, 800e56a <strtok+0x26>
 800e560:	4b10      	ldr	r3, [pc, #64]	@ (800e5a4 <strtok+0x60>)
 800e562:	4811      	ldr	r0, [pc, #68]	@ (800e5a8 <strtok+0x64>)
 800e564:	215b      	movs	r1, #91	@ 0x5b
 800e566:	f000 f8dd 	bl	800e724 <__assert_func>
 800e56a:	e9c0 4400 	strd	r4, r4, [r0]
 800e56e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800e572:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800e576:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800e57a:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800e57e:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800e582:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800e586:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800e58a:	6184      	str	r4, [r0, #24]
 800e58c:	7704      	strb	r4, [r0, #28]
 800e58e:	6244      	str	r4, [r0, #36]	@ 0x24
 800e590:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e592:	4631      	mov	r1, r6
 800e594:	4628      	mov	r0, r5
 800e596:	2301      	movs	r3, #1
 800e598:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e59c:	f000 b806 	b.w	800e5ac <__strtok_r>
 800e5a0:	20000324 	.word	0x20000324
 800e5a4:	08011476 	.word	0x08011476
 800e5a8:	0801148d 	.word	0x0801148d

0800e5ac <__strtok_r>:
 800e5ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e5ae:	4604      	mov	r4, r0
 800e5b0:	b908      	cbnz	r0, 800e5b6 <__strtok_r+0xa>
 800e5b2:	6814      	ldr	r4, [r2, #0]
 800e5b4:	b144      	cbz	r4, 800e5c8 <__strtok_r+0x1c>
 800e5b6:	4620      	mov	r0, r4
 800e5b8:	f814 5b01 	ldrb.w	r5, [r4], #1
 800e5bc:	460f      	mov	r7, r1
 800e5be:	f817 6b01 	ldrb.w	r6, [r7], #1
 800e5c2:	b91e      	cbnz	r6, 800e5cc <__strtok_r+0x20>
 800e5c4:	b965      	cbnz	r5, 800e5e0 <__strtok_r+0x34>
 800e5c6:	6015      	str	r5, [r2, #0]
 800e5c8:	2000      	movs	r0, #0
 800e5ca:	e005      	b.n	800e5d8 <__strtok_r+0x2c>
 800e5cc:	42b5      	cmp	r5, r6
 800e5ce:	d1f6      	bne.n	800e5be <__strtok_r+0x12>
 800e5d0:	2b00      	cmp	r3, #0
 800e5d2:	d1f0      	bne.n	800e5b6 <__strtok_r+0xa>
 800e5d4:	6014      	str	r4, [r2, #0]
 800e5d6:	7003      	strb	r3, [r0, #0]
 800e5d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e5da:	461c      	mov	r4, r3
 800e5dc:	e00c      	b.n	800e5f8 <__strtok_r+0x4c>
 800e5de:	b91d      	cbnz	r5, 800e5e8 <__strtok_r+0x3c>
 800e5e0:	4627      	mov	r7, r4
 800e5e2:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e5e6:	460e      	mov	r6, r1
 800e5e8:	f816 5b01 	ldrb.w	r5, [r6], #1
 800e5ec:	42ab      	cmp	r3, r5
 800e5ee:	d1f6      	bne.n	800e5de <__strtok_r+0x32>
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	d0f2      	beq.n	800e5da <__strtok_r+0x2e>
 800e5f4:	2300      	movs	r3, #0
 800e5f6:	703b      	strb	r3, [r7, #0]
 800e5f8:	6014      	str	r4, [r2, #0]
 800e5fa:	e7ed      	b.n	800e5d8 <__strtok_r+0x2c>

0800e5fc <_localeconv_r>:
 800e5fc:	4800      	ldr	r0, [pc, #0]	@ (800e600 <_localeconv_r+0x4>)
 800e5fe:	4770      	bx	lr
 800e600:	200002a8 	.word	0x200002a8

0800e604 <_close_r>:
 800e604:	b538      	push	{r3, r4, r5, lr}
 800e606:	4d06      	ldr	r5, [pc, #24]	@ (800e620 <_close_r+0x1c>)
 800e608:	2300      	movs	r3, #0
 800e60a:	4604      	mov	r4, r0
 800e60c:	4608      	mov	r0, r1
 800e60e:	602b      	str	r3, [r5, #0]
 800e610:	f7f4 fc20 	bl	8002e54 <_close>
 800e614:	1c43      	adds	r3, r0, #1
 800e616:	d102      	bne.n	800e61e <_close_r+0x1a>
 800e618:	682b      	ldr	r3, [r5, #0]
 800e61a:	b103      	cbz	r3, 800e61e <_close_r+0x1a>
 800e61c:	6023      	str	r3, [r4, #0]
 800e61e:	bd38      	pop	{r3, r4, r5, pc}
 800e620:	200023e4 	.word	0x200023e4

0800e624 <_lseek_r>:
 800e624:	b538      	push	{r3, r4, r5, lr}
 800e626:	4d07      	ldr	r5, [pc, #28]	@ (800e644 <_lseek_r+0x20>)
 800e628:	4604      	mov	r4, r0
 800e62a:	4608      	mov	r0, r1
 800e62c:	4611      	mov	r1, r2
 800e62e:	2200      	movs	r2, #0
 800e630:	602a      	str	r2, [r5, #0]
 800e632:	461a      	mov	r2, r3
 800e634:	f7f4 fc35 	bl	8002ea2 <_lseek>
 800e638:	1c43      	adds	r3, r0, #1
 800e63a:	d102      	bne.n	800e642 <_lseek_r+0x1e>
 800e63c:	682b      	ldr	r3, [r5, #0]
 800e63e:	b103      	cbz	r3, 800e642 <_lseek_r+0x1e>
 800e640:	6023      	str	r3, [r4, #0]
 800e642:	bd38      	pop	{r3, r4, r5, pc}
 800e644:	200023e4 	.word	0x200023e4

0800e648 <_read_r>:
 800e648:	b538      	push	{r3, r4, r5, lr}
 800e64a:	4d07      	ldr	r5, [pc, #28]	@ (800e668 <_read_r+0x20>)
 800e64c:	4604      	mov	r4, r0
 800e64e:	4608      	mov	r0, r1
 800e650:	4611      	mov	r1, r2
 800e652:	2200      	movs	r2, #0
 800e654:	602a      	str	r2, [r5, #0]
 800e656:	461a      	mov	r2, r3
 800e658:	f7f4 fbdf 	bl	8002e1a <_read>
 800e65c:	1c43      	adds	r3, r0, #1
 800e65e:	d102      	bne.n	800e666 <_read_r+0x1e>
 800e660:	682b      	ldr	r3, [r5, #0]
 800e662:	b103      	cbz	r3, 800e666 <_read_r+0x1e>
 800e664:	6023      	str	r3, [r4, #0]
 800e666:	bd38      	pop	{r3, r4, r5, pc}
 800e668:	200023e4 	.word	0x200023e4

0800e66c <_write_r>:
 800e66c:	b538      	push	{r3, r4, r5, lr}
 800e66e:	4d07      	ldr	r5, [pc, #28]	@ (800e68c <_write_r+0x20>)
 800e670:	4604      	mov	r4, r0
 800e672:	4608      	mov	r0, r1
 800e674:	4611      	mov	r1, r2
 800e676:	2200      	movs	r2, #0
 800e678:	602a      	str	r2, [r5, #0]
 800e67a:	461a      	mov	r2, r3
 800e67c:	f7f2 fce0 	bl	8001040 <_write>
 800e680:	1c43      	adds	r3, r0, #1
 800e682:	d102      	bne.n	800e68a <_write_r+0x1e>
 800e684:	682b      	ldr	r3, [r5, #0]
 800e686:	b103      	cbz	r3, 800e68a <_write_r+0x1e>
 800e688:	6023      	str	r3, [r4, #0]
 800e68a:	bd38      	pop	{r3, r4, r5, pc}
 800e68c:	200023e4 	.word	0x200023e4

0800e690 <__errno>:
 800e690:	4b01      	ldr	r3, [pc, #4]	@ (800e698 <__errno+0x8>)
 800e692:	6818      	ldr	r0, [r3, #0]
 800e694:	4770      	bx	lr
 800e696:	bf00      	nop
 800e698:	20000324 	.word	0x20000324

0800e69c <__libc_init_array>:
 800e69c:	b570      	push	{r4, r5, r6, lr}
 800e69e:	4d0d      	ldr	r5, [pc, #52]	@ (800e6d4 <__libc_init_array+0x38>)
 800e6a0:	4c0d      	ldr	r4, [pc, #52]	@ (800e6d8 <__libc_init_array+0x3c>)
 800e6a2:	1b64      	subs	r4, r4, r5
 800e6a4:	10a4      	asrs	r4, r4, #2
 800e6a6:	2600      	movs	r6, #0
 800e6a8:	42a6      	cmp	r6, r4
 800e6aa:	d109      	bne.n	800e6c0 <__libc_init_array+0x24>
 800e6ac:	4d0b      	ldr	r5, [pc, #44]	@ (800e6dc <__libc_init_array+0x40>)
 800e6ae:	4c0c      	ldr	r4, [pc, #48]	@ (800e6e0 <__libc_init_array+0x44>)
 800e6b0:	f002 fe10 	bl	80112d4 <_init>
 800e6b4:	1b64      	subs	r4, r4, r5
 800e6b6:	10a4      	asrs	r4, r4, #2
 800e6b8:	2600      	movs	r6, #0
 800e6ba:	42a6      	cmp	r6, r4
 800e6bc:	d105      	bne.n	800e6ca <__libc_init_array+0x2e>
 800e6be:	bd70      	pop	{r4, r5, r6, pc}
 800e6c0:	f855 3b04 	ldr.w	r3, [r5], #4
 800e6c4:	4798      	blx	r3
 800e6c6:	3601      	adds	r6, #1
 800e6c8:	e7ee      	b.n	800e6a8 <__libc_init_array+0xc>
 800e6ca:	f855 3b04 	ldr.w	r3, [r5], #4
 800e6ce:	4798      	blx	r3
 800e6d0:	3601      	adds	r6, #1
 800e6d2:	e7f2      	b.n	800e6ba <__libc_init_array+0x1e>
 800e6d4:	08011950 	.word	0x08011950
 800e6d8:	08011950 	.word	0x08011950
 800e6dc:	08011950 	.word	0x08011950
 800e6e0:	08011954 	.word	0x08011954

0800e6e4 <__retarget_lock_init_recursive>:
 800e6e4:	4770      	bx	lr

0800e6e6 <__retarget_lock_acquire_recursive>:
 800e6e6:	4770      	bx	lr

0800e6e8 <__retarget_lock_release_recursive>:
 800e6e8:	4770      	bx	lr

0800e6ea <memcpy>:
 800e6ea:	440a      	add	r2, r1
 800e6ec:	4291      	cmp	r1, r2
 800e6ee:	f100 33ff 	add.w	r3, r0, #4294967295
 800e6f2:	d100      	bne.n	800e6f6 <memcpy+0xc>
 800e6f4:	4770      	bx	lr
 800e6f6:	b510      	push	{r4, lr}
 800e6f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e6fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e700:	4291      	cmp	r1, r2
 800e702:	d1f9      	bne.n	800e6f8 <memcpy+0xe>
 800e704:	bd10      	pop	{r4, pc}
	...

0800e708 <nan>:
 800e708:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800e710 <nan+0x8>
 800e70c:	4770      	bx	lr
 800e70e:	bf00      	nop
 800e710:	00000000 	.word	0x00000000
 800e714:	7ff80000 	.word	0x7ff80000

0800e718 <nanf>:
 800e718:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e720 <nanf+0x8>
 800e71c:	4770      	bx	lr
 800e71e:	bf00      	nop
 800e720:	7fc00000 	.word	0x7fc00000

0800e724 <__assert_func>:
 800e724:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e726:	4614      	mov	r4, r2
 800e728:	461a      	mov	r2, r3
 800e72a:	4b09      	ldr	r3, [pc, #36]	@ (800e750 <__assert_func+0x2c>)
 800e72c:	681b      	ldr	r3, [r3, #0]
 800e72e:	4605      	mov	r5, r0
 800e730:	68d8      	ldr	r0, [r3, #12]
 800e732:	b14c      	cbz	r4, 800e748 <__assert_func+0x24>
 800e734:	4b07      	ldr	r3, [pc, #28]	@ (800e754 <__assert_func+0x30>)
 800e736:	9100      	str	r1, [sp, #0]
 800e738:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e73c:	4906      	ldr	r1, [pc, #24]	@ (800e758 <__assert_func+0x34>)
 800e73e:	462b      	mov	r3, r5
 800e740:	f002 f956 	bl	80109f0 <fiprintf>
 800e744:	f002 f9fa 	bl	8010b3c <abort>
 800e748:	4b04      	ldr	r3, [pc, #16]	@ (800e75c <__assert_func+0x38>)
 800e74a:	461c      	mov	r4, r3
 800e74c:	e7f3      	b.n	800e736 <__assert_func+0x12>
 800e74e:	bf00      	nop
 800e750:	20000324 	.word	0x20000324
 800e754:	080114ef 	.word	0x080114ef
 800e758:	080114fc 	.word	0x080114fc
 800e75c:	0801152a 	.word	0x0801152a

0800e760 <quorem>:
 800e760:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e764:	6903      	ldr	r3, [r0, #16]
 800e766:	690c      	ldr	r4, [r1, #16]
 800e768:	42a3      	cmp	r3, r4
 800e76a:	4607      	mov	r7, r0
 800e76c:	db7e      	blt.n	800e86c <quorem+0x10c>
 800e76e:	3c01      	subs	r4, #1
 800e770:	f101 0814 	add.w	r8, r1, #20
 800e774:	00a3      	lsls	r3, r4, #2
 800e776:	f100 0514 	add.w	r5, r0, #20
 800e77a:	9300      	str	r3, [sp, #0]
 800e77c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e780:	9301      	str	r3, [sp, #4]
 800e782:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e786:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e78a:	3301      	adds	r3, #1
 800e78c:	429a      	cmp	r2, r3
 800e78e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e792:	fbb2 f6f3 	udiv	r6, r2, r3
 800e796:	d32e      	bcc.n	800e7f6 <quorem+0x96>
 800e798:	f04f 0a00 	mov.w	sl, #0
 800e79c:	46c4      	mov	ip, r8
 800e79e:	46ae      	mov	lr, r5
 800e7a0:	46d3      	mov	fp, sl
 800e7a2:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e7a6:	b298      	uxth	r0, r3
 800e7a8:	fb06 a000 	mla	r0, r6, r0, sl
 800e7ac:	0c02      	lsrs	r2, r0, #16
 800e7ae:	0c1b      	lsrs	r3, r3, #16
 800e7b0:	fb06 2303 	mla	r3, r6, r3, r2
 800e7b4:	f8de 2000 	ldr.w	r2, [lr]
 800e7b8:	b280      	uxth	r0, r0
 800e7ba:	b292      	uxth	r2, r2
 800e7bc:	1a12      	subs	r2, r2, r0
 800e7be:	445a      	add	r2, fp
 800e7c0:	f8de 0000 	ldr.w	r0, [lr]
 800e7c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e7c8:	b29b      	uxth	r3, r3
 800e7ca:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e7ce:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e7d2:	b292      	uxth	r2, r2
 800e7d4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e7d8:	45e1      	cmp	r9, ip
 800e7da:	f84e 2b04 	str.w	r2, [lr], #4
 800e7de:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e7e2:	d2de      	bcs.n	800e7a2 <quorem+0x42>
 800e7e4:	9b00      	ldr	r3, [sp, #0]
 800e7e6:	58eb      	ldr	r3, [r5, r3]
 800e7e8:	b92b      	cbnz	r3, 800e7f6 <quorem+0x96>
 800e7ea:	9b01      	ldr	r3, [sp, #4]
 800e7ec:	3b04      	subs	r3, #4
 800e7ee:	429d      	cmp	r5, r3
 800e7f0:	461a      	mov	r2, r3
 800e7f2:	d32f      	bcc.n	800e854 <quorem+0xf4>
 800e7f4:	613c      	str	r4, [r7, #16]
 800e7f6:	4638      	mov	r0, r7
 800e7f8:	f001 fd12 	bl	8010220 <__mcmp>
 800e7fc:	2800      	cmp	r0, #0
 800e7fe:	db25      	blt.n	800e84c <quorem+0xec>
 800e800:	4629      	mov	r1, r5
 800e802:	2000      	movs	r0, #0
 800e804:	f858 2b04 	ldr.w	r2, [r8], #4
 800e808:	f8d1 c000 	ldr.w	ip, [r1]
 800e80c:	fa1f fe82 	uxth.w	lr, r2
 800e810:	fa1f f38c 	uxth.w	r3, ip
 800e814:	eba3 030e 	sub.w	r3, r3, lr
 800e818:	4403      	add	r3, r0
 800e81a:	0c12      	lsrs	r2, r2, #16
 800e81c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e820:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e824:	b29b      	uxth	r3, r3
 800e826:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e82a:	45c1      	cmp	r9, r8
 800e82c:	f841 3b04 	str.w	r3, [r1], #4
 800e830:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e834:	d2e6      	bcs.n	800e804 <quorem+0xa4>
 800e836:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e83a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e83e:	b922      	cbnz	r2, 800e84a <quorem+0xea>
 800e840:	3b04      	subs	r3, #4
 800e842:	429d      	cmp	r5, r3
 800e844:	461a      	mov	r2, r3
 800e846:	d30b      	bcc.n	800e860 <quorem+0x100>
 800e848:	613c      	str	r4, [r7, #16]
 800e84a:	3601      	adds	r6, #1
 800e84c:	4630      	mov	r0, r6
 800e84e:	b003      	add	sp, #12
 800e850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e854:	6812      	ldr	r2, [r2, #0]
 800e856:	3b04      	subs	r3, #4
 800e858:	2a00      	cmp	r2, #0
 800e85a:	d1cb      	bne.n	800e7f4 <quorem+0x94>
 800e85c:	3c01      	subs	r4, #1
 800e85e:	e7c6      	b.n	800e7ee <quorem+0x8e>
 800e860:	6812      	ldr	r2, [r2, #0]
 800e862:	3b04      	subs	r3, #4
 800e864:	2a00      	cmp	r2, #0
 800e866:	d1ef      	bne.n	800e848 <quorem+0xe8>
 800e868:	3c01      	subs	r4, #1
 800e86a:	e7ea      	b.n	800e842 <quorem+0xe2>
 800e86c:	2000      	movs	r0, #0
 800e86e:	e7ee      	b.n	800e84e <quorem+0xee>

0800e870 <_dtoa_r>:
 800e870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e874:	69c7      	ldr	r7, [r0, #28]
 800e876:	b097      	sub	sp, #92	@ 0x5c
 800e878:	ed8d 0b04 	vstr	d0, [sp, #16]
 800e87c:	ec55 4b10 	vmov	r4, r5, d0
 800e880:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800e882:	9107      	str	r1, [sp, #28]
 800e884:	4681      	mov	r9, r0
 800e886:	920c      	str	r2, [sp, #48]	@ 0x30
 800e888:	9311      	str	r3, [sp, #68]	@ 0x44
 800e88a:	b97f      	cbnz	r7, 800e8ac <_dtoa_r+0x3c>
 800e88c:	2010      	movs	r0, #16
 800e88e:	f001 f943 	bl	800fb18 <malloc>
 800e892:	4602      	mov	r2, r0
 800e894:	f8c9 001c 	str.w	r0, [r9, #28]
 800e898:	b920      	cbnz	r0, 800e8a4 <_dtoa_r+0x34>
 800e89a:	4ba9      	ldr	r3, [pc, #676]	@ (800eb40 <_dtoa_r+0x2d0>)
 800e89c:	21ef      	movs	r1, #239	@ 0xef
 800e89e:	48a9      	ldr	r0, [pc, #676]	@ (800eb44 <_dtoa_r+0x2d4>)
 800e8a0:	f7ff ff40 	bl	800e724 <__assert_func>
 800e8a4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800e8a8:	6007      	str	r7, [r0, #0]
 800e8aa:	60c7      	str	r7, [r0, #12]
 800e8ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e8b0:	6819      	ldr	r1, [r3, #0]
 800e8b2:	b159      	cbz	r1, 800e8cc <_dtoa_r+0x5c>
 800e8b4:	685a      	ldr	r2, [r3, #4]
 800e8b6:	604a      	str	r2, [r1, #4]
 800e8b8:	2301      	movs	r3, #1
 800e8ba:	4093      	lsls	r3, r2
 800e8bc:	608b      	str	r3, [r1, #8]
 800e8be:	4648      	mov	r0, r9
 800e8c0:	f001 fa32 	bl	800fd28 <_Bfree>
 800e8c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e8c8:	2200      	movs	r2, #0
 800e8ca:	601a      	str	r2, [r3, #0]
 800e8cc:	1e2b      	subs	r3, r5, #0
 800e8ce:	bfb9      	ittee	lt
 800e8d0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800e8d4:	9305      	strlt	r3, [sp, #20]
 800e8d6:	2300      	movge	r3, #0
 800e8d8:	6033      	strge	r3, [r6, #0]
 800e8da:	9f05      	ldr	r7, [sp, #20]
 800e8dc:	4b9a      	ldr	r3, [pc, #616]	@ (800eb48 <_dtoa_r+0x2d8>)
 800e8de:	bfbc      	itt	lt
 800e8e0:	2201      	movlt	r2, #1
 800e8e2:	6032      	strlt	r2, [r6, #0]
 800e8e4:	43bb      	bics	r3, r7
 800e8e6:	d112      	bne.n	800e90e <_dtoa_r+0x9e>
 800e8e8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e8ea:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e8ee:	6013      	str	r3, [r2, #0]
 800e8f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e8f4:	4323      	orrs	r3, r4
 800e8f6:	f000 855a 	beq.w	800f3ae <_dtoa_r+0xb3e>
 800e8fa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e8fc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800eb5c <_dtoa_r+0x2ec>
 800e900:	2b00      	cmp	r3, #0
 800e902:	f000 855c 	beq.w	800f3be <_dtoa_r+0xb4e>
 800e906:	f10a 0303 	add.w	r3, sl, #3
 800e90a:	f000 bd56 	b.w	800f3ba <_dtoa_r+0xb4a>
 800e90e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800e912:	2200      	movs	r2, #0
 800e914:	ec51 0b17 	vmov	r0, r1, d7
 800e918:	2300      	movs	r3, #0
 800e91a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800e91e:	f7f2 f8e3 	bl	8000ae8 <__aeabi_dcmpeq>
 800e922:	4680      	mov	r8, r0
 800e924:	b158      	cbz	r0, 800e93e <_dtoa_r+0xce>
 800e926:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e928:	2301      	movs	r3, #1
 800e92a:	6013      	str	r3, [r2, #0]
 800e92c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e92e:	b113      	cbz	r3, 800e936 <_dtoa_r+0xc6>
 800e930:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e932:	4b86      	ldr	r3, [pc, #536]	@ (800eb4c <_dtoa_r+0x2dc>)
 800e934:	6013      	str	r3, [r2, #0]
 800e936:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800eb60 <_dtoa_r+0x2f0>
 800e93a:	f000 bd40 	b.w	800f3be <_dtoa_r+0xb4e>
 800e93e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800e942:	aa14      	add	r2, sp, #80	@ 0x50
 800e944:	a915      	add	r1, sp, #84	@ 0x54
 800e946:	4648      	mov	r0, r9
 800e948:	f001 fd8a 	bl	8010460 <__d2b>
 800e94c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800e950:	9002      	str	r0, [sp, #8]
 800e952:	2e00      	cmp	r6, #0
 800e954:	d078      	beq.n	800ea48 <_dtoa_r+0x1d8>
 800e956:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e958:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800e95c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e960:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e964:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800e968:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800e96c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800e970:	4619      	mov	r1, r3
 800e972:	2200      	movs	r2, #0
 800e974:	4b76      	ldr	r3, [pc, #472]	@ (800eb50 <_dtoa_r+0x2e0>)
 800e976:	f7f1 fc97 	bl	80002a8 <__aeabi_dsub>
 800e97a:	a36b      	add	r3, pc, #428	@ (adr r3, 800eb28 <_dtoa_r+0x2b8>)
 800e97c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e980:	f7f1 fe4a 	bl	8000618 <__aeabi_dmul>
 800e984:	a36a      	add	r3, pc, #424	@ (adr r3, 800eb30 <_dtoa_r+0x2c0>)
 800e986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e98a:	f7f1 fc8f 	bl	80002ac <__adddf3>
 800e98e:	4604      	mov	r4, r0
 800e990:	4630      	mov	r0, r6
 800e992:	460d      	mov	r5, r1
 800e994:	f7f1 fdd6 	bl	8000544 <__aeabi_i2d>
 800e998:	a367      	add	r3, pc, #412	@ (adr r3, 800eb38 <_dtoa_r+0x2c8>)
 800e99a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e99e:	f7f1 fe3b 	bl	8000618 <__aeabi_dmul>
 800e9a2:	4602      	mov	r2, r0
 800e9a4:	460b      	mov	r3, r1
 800e9a6:	4620      	mov	r0, r4
 800e9a8:	4629      	mov	r1, r5
 800e9aa:	f7f1 fc7f 	bl	80002ac <__adddf3>
 800e9ae:	4604      	mov	r4, r0
 800e9b0:	460d      	mov	r5, r1
 800e9b2:	f7f2 f8e1 	bl	8000b78 <__aeabi_d2iz>
 800e9b6:	2200      	movs	r2, #0
 800e9b8:	4607      	mov	r7, r0
 800e9ba:	2300      	movs	r3, #0
 800e9bc:	4620      	mov	r0, r4
 800e9be:	4629      	mov	r1, r5
 800e9c0:	f7f2 f89c 	bl	8000afc <__aeabi_dcmplt>
 800e9c4:	b140      	cbz	r0, 800e9d8 <_dtoa_r+0x168>
 800e9c6:	4638      	mov	r0, r7
 800e9c8:	f7f1 fdbc 	bl	8000544 <__aeabi_i2d>
 800e9cc:	4622      	mov	r2, r4
 800e9ce:	462b      	mov	r3, r5
 800e9d0:	f7f2 f88a 	bl	8000ae8 <__aeabi_dcmpeq>
 800e9d4:	b900      	cbnz	r0, 800e9d8 <_dtoa_r+0x168>
 800e9d6:	3f01      	subs	r7, #1
 800e9d8:	2f16      	cmp	r7, #22
 800e9da:	d852      	bhi.n	800ea82 <_dtoa_r+0x212>
 800e9dc:	4b5d      	ldr	r3, [pc, #372]	@ (800eb54 <_dtoa_r+0x2e4>)
 800e9de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e9e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e9ea:	f7f2 f887 	bl	8000afc <__aeabi_dcmplt>
 800e9ee:	2800      	cmp	r0, #0
 800e9f0:	d049      	beq.n	800ea86 <_dtoa_r+0x216>
 800e9f2:	3f01      	subs	r7, #1
 800e9f4:	2300      	movs	r3, #0
 800e9f6:	9310      	str	r3, [sp, #64]	@ 0x40
 800e9f8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e9fa:	1b9b      	subs	r3, r3, r6
 800e9fc:	1e5a      	subs	r2, r3, #1
 800e9fe:	bf45      	ittet	mi
 800ea00:	f1c3 0301 	rsbmi	r3, r3, #1
 800ea04:	9300      	strmi	r3, [sp, #0]
 800ea06:	2300      	movpl	r3, #0
 800ea08:	2300      	movmi	r3, #0
 800ea0a:	9206      	str	r2, [sp, #24]
 800ea0c:	bf54      	ite	pl
 800ea0e:	9300      	strpl	r3, [sp, #0]
 800ea10:	9306      	strmi	r3, [sp, #24]
 800ea12:	2f00      	cmp	r7, #0
 800ea14:	db39      	blt.n	800ea8a <_dtoa_r+0x21a>
 800ea16:	9b06      	ldr	r3, [sp, #24]
 800ea18:	970d      	str	r7, [sp, #52]	@ 0x34
 800ea1a:	443b      	add	r3, r7
 800ea1c:	9306      	str	r3, [sp, #24]
 800ea1e:	2300      	movs	r3, #0
 800ea20:	9308      	str	r3, [sp, #32]
 800ea22:	9b07      	ldr	r3, [sp, #28]
 800ea24:	2b09      	cmp	r3, #9
 800ea26:	d863      	bhi.n	800eaf0 <_dtoa_r+0x280>
 800ea28:	2b05      	cmp	r3, #5
 800ea2a:	bfc4      	itt	gt
 800ea2c:	3b04      	subgt	r3, #4
 800ea2e:	9307      	strgt	r3, [sp, #28]
 800ea30:	9b07      	ldr	r3, [sp, #28]
 800ea32:	f1a3 0302 	sub.w	r3, r3, #2
 800ea36:	bfcc      	ite	gt
 800ea38:	2400      	movgt	r4, #0
 800ea3a:	2401      	movle	r4, #1
 800ea3c:	2b03      	cmp	r3, #3
 800ea3e:	d863      	bhi.n	800eb08 <_dtoa_r+0x298>
 800ea40:	e8df f003 	tbb	[pc, r3]
 800ea44:	2b375452 	.word	0x2b375452
 800ea48:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ea4c:	441e      	add	r6, r3
 800ea4e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ea52:	2b20      	cmp	r3, #32
 800ea54:	bfc1      	itttt	gt
 800ea56:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ea5a:	409f      	lslgt	r7, r3
 800ea5c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ea60:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ea64:	bfd6      	itet	le
 800ea66:	f1c3 0320 	rsble	r3, r3, #32
 800ea6a:	ea47 0003 	orrgt.w	r0, r7, r3
 800ea6e:	fa04 f003 	lslle.w	r0, r4, r3
 800ea72:	f7f1 fd57 	bl	8000524 <__aeabi_ui2d>
 800ea76:	2201      	movs	r2, #1
 800ea78:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ea7c:	3e01      	subs	r6, #1
 800ea7e:	9212      	str	r2, [sp, #72]	@ 0x48
 800ea80:	e776      	b.n	800e970 <_dtoa_r+0x100>
 800ea82:	2301      	movs	r3, #1
 800ea84:	e7b7      	b.n	800e9f6 <_dtoa_r+0x186>
 800ea86:	9010      	str	r0, [sp, #64]	@ 0x40
 800ea88:	e7b6      	b.n	800e9f8 <_dtoa_r+0x188>
 800ea8a:	9b00      	ldr	r3, [sp, #0]
 800ea8c:	1bdb      	subs	r3, r3, r7
 800ea8e:	9300      	str	r3, [sp, #0]
 800ea90:	427b      	negs	r3, r7
 800ea92:	9308      	str	r3, [sp, #32]
 800ea94:	2300      	movs	r3, #0
 800ea96:	930d      	str	r3, [sp, #52]	@ 0x34
 800ea98:	e7c3      	b.n	800ea22 <_dtoa_r+0x1b2>
 800ea9a:	2301      	movs	r3, #1
 800ea9c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea9e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800eaa0:	eb07 0b03 	add.w	fp, r7, r3
 800eaa4:	f10b 0301 	add.w	r3, fp, #1
 800eaa8:	2b01      	cmp	r3, #1
 800eaaa:	9303      	str	r3, [sp, #12]
 800eaac:	bfb8      	it	lt
 800eaae:	2301      	movlt	r3, #1
 800eab0:	e006      	b.n	800eac0 <_dtoa_r+0x250>
 800eab2:	2301      	movs	r3, #1
 800eab4:	9309      	str	r3, [sp, #36]	@ 0x24
 800eab6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	dd28      	ble.n	800eb0e <_dtoa_r+0x29e>
 800eabc:	469b      	mov	fp, r3
 800eabe:	9303      	str	r3, [sp, #12]
 800eac0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800eac4:	2100      	movs	r1, #0
 800eac6:	2204      	movs	r2, #4
 800eac8:	f102 0514 	add.w	r5, r2, #20
 800eacc:	429d      	cmp	r5, r3
 800eace:	d926      	bls.n	800eb1e <_dtoa_r+0x2ae>
 800ead0:	6041      	str	r1, [r0, #4]
 800ead2:	4648      	mov	r0, r9
 800ead4:	f001 f8e8 	bl	800fca8 <_Balloc>
 800ead8:	4682      	mov	sl, r0
 800eada:	2800      	cmp	r0, #0
 800eadc:	d142      	bne.n	800eb64 <_dtoa_r+0x2f4>
 800eade:	4b1e      	ldr	r3, [pc, #120]	@ (800eb58 <_dtoa_r+0x2e8>)
 800eae0:	4602      	mov	r2, r0
 800eae2:	f240 11af 	movw	r1, #431	@ 0x1af
 800eae6:	e6da      	b.n	800e89e <_dtoa_r+0x2e>
 800eae8:	2300      	movs	r3, #0
 800eaea:	e7e3      	b.n	800eab4 <_dtoa_r+0x244>
 800eaec:	2300      	movs	r3, #0
 800eaee:	e7d5      	b.n	800ea9c <_dtoa_r+0x22c>
 800eaf0:	2401      	movs	r4, #1
 800eaf2:	2300      	movs	r3, #0
 800eaf4:	9307      	str	r3, [sp, #28]
 800eaf6:	9409      	str	r4, [sp, #36]	@ 0x24
 800eaf8:	f04f 3bff 	mov.w	fp, #4294967295
 800eafc:	2200      	movs	r2, #0
 800eafe:	f8cd b00c 	str.w	fp, [sp, #12]
 800eb02:	2312      	movs	r3, #18
 800eb04:	920c      	str	r2, [sp, #48]	@ 0x30
 800eb06:	e7db      	b.n	800eac0 <_dtoa_r+0x250>
 800eb08:	2301      	movs	r3, #1
 800eb0a:	9309      	str	r3, [sp, #36]	@ 0x24
 800eb0c:	e7f4      	b.n	800eaf8 <_dtoa_r+0x288>
 800eb0e:	f04f 0b01 	mov.w	fp, #1
 800eb12:	f8cd b00c 	str.w	fp, [sp, #12]
 800eb16:	465b      	mov	r3, fp
 800eb18:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800eb1c:	e7d0      	b.n	800eac0 <_dtoa_r+0x250>
 800eb1e:	3101      	adds	r1, #1
 800eb20:	0052      	lsls	r2, r2, #1
 800eb22:	e7d1      	b.n	800eac8 <_dtoa_r+0x258>
 800eb24:	f3af 8000 	nop.w
 800eb28:	636f4361 	.word	0x636f4361
 800eb2c:	3fd287a7 	.word	0x3fd287a7
 800eb30:	8b60c8b3 	.word	0x8b60c8b3
 800eb34:	3fc68a28 	.word	0x3fc68a28
 800eb38:	509f79fb 	.word	0x509f79fb
 800eb3c:	3fd34413 	.word	0x3fd34413
 800eb40:	08011476 	.word	0x08011476
 800eb44:	08011538 	.word	0x08011538
 800eb48:	7ff00000 	.word	0x7ff00000
 800eb4c:	08011453 	.word	0x08011453
 800eb50:	3ff80000 	.word	0x3ff80000
 800eb54:	080116f8 	.word	0x080116f8
 800eb58:	08011590 	.word	0x08011590
 800eb5c:	08011534 	.word	0x08011534
 800eb60:	08011452 	.word	0x08011452
 800eb64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800eb68:	6018      	str	r0, [r3, #0]
 800eb6a:	9b03      	ldr	r3, [sp, #12]
 800eb6c:	2b0e      	cmp	r3, #14
 800eb6e:	f200 80a1 	bhi.w	800ecb4 <_dtoa_r+0x444>
 800eb72:	2c00      	cmp	r4, #0
 800eb74:	f000 809e 	beq.w	800ecb4 <_dtoa_r+0x444>
 800eb78:	2f00      	cmp	r7, #0
 800eb7a:	dd33      	ble.n	800ebe4 <_dtoa_r+0x374>
 800eb7c:	4b9c      	ldr	r3, [pc, #624]	@ (800edf0 <_dtoa_r+0x580>)
 800eb7e:	f007 020f 	and.w	r2, r7, #15
 800eb82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800eb86:	ed93 7b00 	vldr	d7, [r3]
 800eb8a:	05f8      	lsls	r0, r7, #23
 800eb8c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800eb90:	ea4f 1427 	mov.w	r4, r7, asr #4
 800eb94:	d516      	bpl.n	800ebc4 <_dtoa_r+0x354>
 800eb96:	4b97      	ldr	r3, [pc, #604]	@ (800edf4 <_dtoa_r+0x584>)
 800eb98:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800eb9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800eba0:	f7f1 fe64 	bl	800086c <__aeabi_ddiv>
 800eba4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800eba8:	f004 040f 	and.w	r4, r4, #15
 800ebac:	2603      	movs	r6, #3
 800ebae:	4d91      	ldr	r5, [pc, #580]	@ (800edf4 <_dtoa_r+0x584>)
 800ebb0:	b954      	cbnz	r4, 800ebc8 <_dtoa_r+0x358>
 800ebb2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ebb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ebba:	f7f1 fe57 	bl	800086c <__aeabi_ddiv>
 800ebbe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ebc2:	e028      	b.n	800ec16 <_dtoa_r+0x3a6>
 800ebc4:	2602      	movs	r6, #2
 800ebc6:	e7f2      	b.n	800ebae <_dtoa_r+0x33e>
 800ebc8:	07e1      	lsls	r1, r4, #31
 800ebca:	d508      	bpl.n	800ebde <_dtoa_r+0x36e>
 800ebcc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ebd0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ebd4:	f7f1 fd20 	bl	8000618 <__aeabi_dmul>
 800ebd8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ebdc:	3601      	adds	r6, #1
 800ebde:	1064      	asrs	r4, r4, #1
 800ebe0:	3508      	adds	r5, #8
 800ebe2:	e7e5      	b.n	800ebb0 <_dtoa_r+0x340>
 800ebe4:	f000 80af 	beq.w	800ed46 <_dtoa_r+0x4d6>
 800ebe8:	427c      	negs	r4, r7
 800ebea:	4b81      	ldr	r3, [pc, #516]	@ (800edf0 <_dtoa_r+0x580>)
 800ebec:	4d81      	ldr	r5, [pc, #516]	@ (800edf4 <_dtoa_r+0x584>)
 800ebee:	f004 020f 	and.w	r2, r4, #15
 800ebf2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ebf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebfa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ebfe:	f7f1 fd0b 	bl	8000618 <__aeabi_dmul>
 800ec02:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ec06:	1124      	asrs	r4, r4, #4
 800ec08:	2300      	movs	r3, #0
 800ec0a:	2602      	movs	r6, #2
 800ec0c:	2c00      	cmp	r4, #0
 800ec0e:	f040 808f 	bne.w	800ed30 <_dtoa_r+0x4c0>
 800ec12:	2b00      	cmp	r3, #0
 800ec14:	d1d3      	bne.n	800ebbe <_dtoa_r+0x34e>
 800ec16:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ec18:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	f000 8094 	beq.w	800ed4a <_dtoa_r+0x4da>
 800ec22:	4b75      	ldr	r3, [pc, #468]	@ (800edf8 <_dtoa_r+0x588>)
 800ec24:	2200      	movs	r2, #0
 800ec26:	4620      	mov	r0, r4
 800ec28:	4629      	mov	r1, r5
 800ec2a:	f7f1 ff67 	bl	8000afc <__aeabi_dcmplt>
 800ec2e:	2800      	cmp	r0, #0
 800ec30:	f000 808b 	beq.w	800ed4a <_dtoa_r+0x4da>
 800ec34:	9b03      	ldr	r3, [sp, #12]
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	f000 8087 	beq.w	800ed4a <_dtoa_r+0x4da>
 800ec3c:	f1bb 0f00 	cmp.w	fp, #0
 800ec40:	dd34      	ble.n	800ecac <_dtoa_r+0x43c>
 800ec42:	4620      	mov	r0, r4
 800ec44:	4b6d      	ldr	r3, [pc, #436]	@ (800edfc <_dtoa_r+0x58c>)
 800ec46:	2200      	movs	r2, #0
 800ec48:	4629      	mov	r1, r5
 800ec4a:	f7f1 fce5 	bl	8000618 <__aeabi_dmul>
 800ec4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ec52:	f107 38ff 	add.w	r8, r7, #4294967295
 800ec56:	3601      	adds	r6, #1
 800ec58:	465c      	mov	r4, fp
 800ec5a:	4630      	mov	r0, r6
 800ec5c:	f7f1 fc72 	bl	8000544 <__aeabi_i2d>
 800ec60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ec64:	f7f1 fcd8 	bl	8000618 <__aeabi_dmul>
 800ec68:	4b65      	ldr	r3, [pc, #404]	@ (800ee00 <_dtoa_r+0x590>)
 800ec6a:	2200      	movs	r2, #0
 800ec6c:	f7f1 fb1e 	bl	80002ac <__adddf3>
 800ec70:	4605      	mov	r5, r0
 800ec72:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ec76:	2c00      	cmp	r4, #0
 800ec78:	d16a      	bne.n	800ed50 <_dtoa_r+0x4e0>
 800ec7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ec7e:	4b61      	ldr	r3, [pc, #388]	@ (800ee04 <_dtoa_r+0x594>)
 800ec80:	2200      	movs	r2, #0
 800ec82:	f7f1 fb11 	bl	80002a8 <__aeabi_dsub>
 800ec86:	4602      	mov	r2, r0
 800ec88:	460b      	mov	r3, r1
 800ec8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ec8e:	462a      	mov	r2, r5
 800ec90:	4633      	mov	r3, r6
 800ec92:	f7f1 ff51 	bl	8000b38 <__aeabi_dcmpgt>
 800ec96:	2800      	cmp	r0, #0
 800ec98:	f040 8298 	bne.w	800f1cc <_dtoa_r+0x95c>
 800ec9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800eca0:	462a      	mov	r2, r5
 800eca2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800eca6:	f7f1 ff29 	bl	8000afc <__aeabi_dcmplt>
 800ecaa:	bb38      	cbnz	r0, 800ecfc <_dtoa_r+0x48c>
 800ecac:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800ecb0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ecb4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	f2c0 8157 	blt.w	800ef6a <_dtoa_r+0x6fa>
 800ecbc:	2f0e      	cmp	r7, #14
 800ecbe:	f300 8154 	bgt.w	800ef6a <_dtoa_r+0x6fa>
 800ecc2:	4b4b      	ldr	r3, [pc, #300]	@ (800edf0 <_dtoa_r+0x580>)
 800ecc4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ecc8:	ed93 7b00 	vldr	d7, [r3]
 800eccc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	ed8d 7b00 	vstr	d7, [sp]
 800ecd4:	f280 80e5 	bge.w	800eea2 <_dtoa_r+0x632>
 800ecd8:	9b03      	ldr	r3, [sp, #12]
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	f300 80e1 	bgt.w	800eea2 <_dtoa_r+0x632>
 800ece0:	d10c      	bne.n	800ecfc <_dtoa_r+0x48c>
 800ece2:	4b48      	ldr	r3, [pc, #288]	@ (800ee04 <_dtoa_r+0x594>)
 800ece4:	2200      	movs	r2, #0
 800ece6:	ec51 0b17 	vmov	r0, r1, d7
 800ecea:	f7f1 fc95 	bl	8000618 <__aeabi_dmul>
 800ecee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ecf2:	f7f1 ff17 	bl	8000b24 <__aeabi_dcmpge>
 800ecf6:	2800      	cmp	r0, #0
 800ecf8:	f000 8266 	beq.w	800f1c8 <_dtoa_r+0x958>
 800ecfc:	2400      	movs	r4, #0
 800ecfe:	4625      	mov	r5, r4
 800ed00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ed02:	4656      	mov	r6, sl
 800ed04:	ea6f 0803 	mvn.w	r8, r3
 800ed08:	2700      	movs	r7, #0
 800ed0a:	4621      	mov	r1, r4
 800ed0c:	4648      	mov	r0, r9
 800ed0e:	f001 f80b 	bl	800fd28 <_Bfree>
 800ed12:	2d00      	cmp	r5, #0
 800ed14:	f000 80bd 	beq.w	800ee92 <_dtoa_r+0x622>
 800ed18:	b12f      	cbz	r7, 800ed26 <_dtoa_r+0x4b6>
 800ed1a:	42af      	cmp	r7, r5
 800ed1c:	d003      	beq.n	800ed26 <_dtoa_r+0x4b6>
 800ed1e:	4639      	mov	r1, r7
 800ed20:	4648      	mov	r0, r9
 800ed22:	f001 f801 	bl	800fd28 <_Bfree>
 800ed26:	4629      	mov	r1, r5
 800ed28:	4648      	mov	r0, r9
 800ed2a:	f000 fffd 	bl	800fd28 <_Bfree>
 800ed2e:	e0b0      	b.n	800ee92 <_dtoa_r+0x622>
 800ed30:	07e2      	lsls	r2, r4, #31
 800ed32:	d505      	bpl.n	800ed40 <_dtoa_r+0x4d0>
 800ed34:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ed38:	f7f1 fc6e 	bl	8000618 <__aeabi_dmul>
 800ed3c:	3601      	adds	r6, #1
 800ed3e:	2301      	movs	r3, #1
 800ed40:	1064      	asrs	r4, r4, #1
 800ed42:	3508      	adds	r5, #8
 800ed44:	e762      	b.n	800ec0c <_dtoa_r+0x39c>
 800ed46:	2602      	movs	r6, #2
 800ed48:	e765      	b.n	800ec16 <_dtoa_r+0x3a6>
 800ed4a:	9c03      	ldr	r4, [sp, #12]
 800ed4c:	46b8      	mov	r8, r7
 800ed4e:	e784      	b.n	800ec5a <_dtoa_r+0x3ea>
 800ed50:	4b27      	ldr	r3, [pc, #156]	@ (800edf0 <_dtoa_r+0x580>)
 800ed52:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ed54:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ed58:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ed5c:	4454      	add	r4, sl
 800ed5e:	2900      	cmp	r1, #0
 800ed60:	d054      	beq.n	800ee0c <_dtoa_r+0x59c>
 800ed62:	4929      	ldr	r1, [pc, #164]	@ (800ee08 <_dtoa_r+0x598>)
 800ed64:	2000      	movs	r0, #0
 800ed66:	f7f1 fd81 	bl	800086c <__aeabi_ddiv>
 800ed6a:	4633      	mov	r3, r6
 800ed6c:	462a      	mov	r2, r5
 800ed6e:	f7f1 fa9b 	bl	80002a8 <__aeabi_dsub>
 800ed72:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ed76:	4656      	mov	r6, sl
 800ed78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ed7c:	f7f1 fefc 	bl	8000b78 <__aeabi_d2iz>
 800ed80:	4605      	mov	r5, r0
 800ed82:	f7f1 fbdf 	bl	8000544 <__aeabi_i2d>
 800ed86:	4602      	mov	r2, r0
 800ed88:	460b      	mov	r3, r1
 800ed8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ed8e:	f7f1 fa8b 	bl	80002a8 <__aeabi_dsub>
 800ed92:	3530      	adds	r5, #48	@ 0x30
 800ed94:	4602      	mov	r2, r0
 800ed96:	460b      	mov	r3, r1
 800ed98:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ed9c:	f806 5b01 	strb.w	r5, [r6], #1
 800eda0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800eda4:	f7f1 feaa 	bl	8000afc <__aeabi_dcmplt>
 800eda8:	2800      	cmp	r0, #0
 800edaa:	d172      	bne.n	800ee92 <_dtoa_r+0x622>
 800edac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800edb0:	4911      	ldr	r1, [pc, #68]	@ (800edf8 <_dtoa_r+0x588>)
 800edb2:	2000      	movs	r0, #0
 800edb4:	f7f1 fa78 	bl	80002a8 <__aeabi_dsub>
 800edb8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800edbc:	f7f1 fe9e 	bl	8000afc <__aeabi_dcmplt>
 800edc0:	2800      	cmp	r0, #0
 800edc2:	f040 80b4 	bne.w	800ef2e <_dtoa_r+0x6be>
 800edc6:	42a6      	cmp	r6, r4
 800edc8:	f43f af70 	beq.w	800ecac <_dtoa_r+0x43c>
 800edcc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800edd0:	4b0a      	ldr	r3, [pc, #40]	@ (800edfc <_dtoa_r+0x58c>)
 800edd2:	2200      	movs	r2, #0
 800edd4:	f7f1 fc20 	bl	8000618 <__aeabi_dmul>
 800edd8:	4b08      	ldr	r3, [pc, #32]	@ (800edfc <_dtoa_r+0x58c>)
 800edda:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800edde:	2200      	movs	r2, #0
 800ede0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ede4:	f7f1 fc18 	bl	8000618 <__aeabi_dmul>
 800ede8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800edec:	e7c4      	b.n	800ed78 <_dtoa_r+0x508>
 800edee:	bf00      	nop
 800edf0:	080116f8 	.word	0x080116f8
 800edf4:	080116d0 	.word	0x080116d0
 800edf8:	3ff00000 	.word	0x3ff00000
 800edfc:	40240000 	.word	0x40240000
 800ee00:	401c0000 	.word	0x401c0000
 800ee04:	40140000 	.word	0x40140000
 800ee08:	3fe00000 	.word	0x3fe00000
 800ee0c:	4631      	mov	r1, r6
 800ee0e:	4628      	mov	r0, r5
 800ee10:	f7f1 fc02 	bl	8000618 <__aeabi_dmul>
 800ee14:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ee18:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ee1a:	4656      	mov	r6, sl
 800ee1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ee20:	f7f1 feaa 	bl	8000b78 <__aeabi_d2iz>
 800ee24:	4605      	mov	r5, r0
 800ee26:	f7f1 fb8d 	bl	8000544 <__aeabi_i2d>
 800ee2a:	4602      	mov	r2, r0
 800ee2c:	460b      	mov	r3, r1
 800ee2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ee32:	f7f1 fa39 	bl	80002a8 <__aeabi_dsub>
 800ee36:	3530      	adds	r5, #48	@ 0x30
 800ee38:	f806 5b01 	strb.w	r5, [r6], #1
 800ee3c:	4602      	mov	r2, r0
 800ee3e:	460b      	mov	r3, r1
 800ee40:	42a6      	cmp	r6, r4
 800ee42:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ee46:	f04f 0200 	mov.w	r2, #0
 800ee4a:	d124      	bne.n	800ee96 <_dtoa_r+0x626>
 800ee4c:	4baf      	ldr	r3, [pc, #700]	@ (800f10c <_dtoa_r+0x89c>)
 800ee4e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ee52:	f7f1 fa2b 	bl	80002ac <__adddf3>
 800ee56:	4602      	mov	r2, r0
 800ee58:	460b      	mov	r3, r1
 800ee5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ee5e:	f7f1 fe6b 	bl	8000b38 <__aeabi_dcmpgt>
 800ee62:	2800      	cmp	r0, #0
 800ee64:	d163      	bne.n	800ef2e <_dtoa_r+0x6be>
 800ee66:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ee6a:	49a8      	ldr	r1, [pc, #672]	@ (800f10c <_dtoa_r+0x89c>)
 800ee6c:	2000      	movs	r0, #0
 800ee6e:	f7f1 fa1b 	bl	80002a8 <__aeabi_dsub>
 800ee72:	4602      	mov	r2, r0
 800ee74:	460b      	mov	r3, r1
 800ee76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ee7a:	f7f1 fe3f 	bl	8000afc <__aeabi_dcmplt>
 800ee7e:	2800      	cmp	r0, #0
 800ee80:	f43f af14 	beq.w	800ecac <_dtoa_r+0x43c>
 800ee84:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ee86:	1e73      	subs	r3, r6, #1
 800ee88:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ee8a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ee8e:	2b30      	cmp	r3, #48	@ 0x30
 800ee90:	d0f8      	beq.n	800ee84 <_dtoa_r+0x614>
 800ee92:	4647      	mov	r7, r8
 800ee94:	e03b      	b.n	800ef0e <_dtoa_r+0x69e>
 800ee96:	4b9e      	ldr	r3, [pc, #632]	@ (800f110 <_dtoa_r+0x8a0>)
 800ee98:	f7f1 fbbe 	bl	8000618 <__aeabi_dmul>
 800ee9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800eea0:	e7bc      	b.n	800ee1c <_dtoa_r+0x5ac>
 800eea2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800eea6:	4656      	mov	r6, sl
 800eea8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800eeac:	4620      	mov	r0, r4
 800eeae:	4629      	mov	r1, r5
 800eeb0:	f7f1 fcdc 	bl	800086c <__aeabi_ddiv>
 800eeb4:	f7f1 fe60 	bl	8000b78 <__aeabi_d2iz>
 800eeb8:	4680      	mov	r8, r0
 800eeba:	f7f1 fb43 	bl	8000544 <__aeabi_i2d>
 800eebe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800eec2:	f7f1 fba9 	bl	8000618 <__aeabi_dmul>
 800eec6:	4602      	mov	r2, r0
 800eec8:	460b      	mov	r3, r1
 800eeca:	4620      	mov	r0, r4
 800eecc:	4629      	mov	r1, r5
 800eece:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800eed2:	f7f1 f9e9 	bl	80002a8 <__aeabi_dsub>
 800eed6:	f806 4b01 	strb.w	r4, [r6], #1
 800eeda:	9d03      	ldr	r5, [sp, #12]
 800eedc:	eba6 040a 	sub.w	r4, r6, sl
 800eee0:	42a5      	cmp	r5, r4
 800eee2:	4602      	mov	r2, r0
 800eee4:	460b      	mov	r3, r1
 800eee6:	d133      	bne.n	800ef50 <_dtoa_r+0x6e0>
 800eee8:	f7f1 f9e0 	bl	80002ac <__adddf3>
 800eeec:	e9dd 2300 	ldrd	r2, r3, [sp]
 800eef0:	4604      	mov	r4, r0
 800eef2:	460d      	mov	r5, r1
 800eef4:	f7f1 fe20 	bl	8000b38 <__aeabi_dcmpgt>
 800eef8:	b9c0      	cbnz	r0, 800ef2c <_dtoa_r+0x6bc>
 800eefa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800eefe:	4620      	mov	r0, r4
 800ef00:	4629      	mov	r1, r5
 800ef02:	f7f1 fdf1 	bl	8000ae8 <__aeabi_dcmpeq>
 800ef06:	b110      	cbz	r0, 800ef0e <_dtoa_r+0x69e>
 800ef08:	f018 0f01 	tst.w	r8, #1
 800ef0c:	d10e      	bne.n	800ef2c <_dtoa_r+0x6bc>
 800ef0e:	9902      	ldr	r1, [sp, #8]
 800ef10:	4648      	mov	r0, r9
 800ef12:	f000 ff09 	bl	800fd28 <_Bfree>
 800ef16:	2300      	movs	r3, #0
 800ef18:	7033      	strb	r3, [r6, #0]
 800ef1a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ef1c:	3701      	adds	r7, #1
 800ef1e:	601f      	str	r7, [r3, #0]
 800ef20:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	f000 824b 	beq.w	800f3be <_dtoa_r+0xb4e>
 800ef28:	601e      	str	r6, [r3, #0]
 800ef2a:	e248      	b.n	800f3be <_dtoa_r+0xb4e>
 800ef2c:	46b8      	mov	r8, r7
 800ef2e:	4633      	mov	r3, r6
 800ef30:	461e      	mov	r6, r3
 800ef32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ef36:	2a39      	cmp	r2, #57	@ 0x39
 800ef38:	d106      	bne.n	800ef48 <_dtoa_r+0x6d8>
 800ef3a:	459a      	cmp	sl, r3
 800ef3c:	d1f8      	bne.n	800ef30 <_dtoa_r+0x6c0>
 800ef3e:	2230      	movs	r2, #48	@ 0x30
 800ef40:	f108 0801 	add.w	r8, r8, #1
 800ef44:	f88a 2000 	strb.w	r2, [sl]
 800ef48:	781a      	ldrb	r2, [r3, #0]
 800ef4a:	3201      	adds	r2, #1
 800ef4c:	701a      	strb	r2, [r3, #0]
 800ef4e:	e7a0      	b.n	800ee92 <_dtoa_r+0x622>
 800ef50:	4b6f      	ldr	r3, [pc, #444]	@ (800f110 <_dtoa_r+0x8a0>)
 800ef52:	2200      	movs	r2, #0
 800ef54:	f7f1 fb60 	bl	8000618 <__aeabi_dmul>
 800ef58:	2200      	movs	r2, #0
 800ef5a:	2300      	movs	r3, #0
 800ef5c:	4604      	mov	r4, r0
 800ef5e:	460d      	mov	r5, r1
 800ef60:	f7f1 fdc2 	bl	8000ae8 <__aeabi_dcmpeq>
 800ef64:	2800      	cmp	r0, #0
 800ef66:	d09f      	beq.n	800eea8 <_dtoa_r+0x638>
 800ef68:	e7d1      	b.n	800ef0e <_dtoa_r+0x69e>
 800ef6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ef6c:	2a00      	cmp	r2, #0
 800ef6e:	f000 80ea 	beq.w	800f146 <_dtoa_r+0x8d6>
 800ef72:	9a07      	ldr	r2, [sp, #28]
 800ef74:	2a01      	cmp	r2, #1
 800ef76:	f300 80cd 	bgt.w	800f114 <_dtoa_r+0x8a4>
 800ef7a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ef7c:	2a00      	cmp	r2, #0
 800ef7e:	f000 80c1 	beq.w	800f104 <_dtoa_r+0x894>
 800ef82:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ef86:	9c08      	ldr	r4, [sp, #32]
 800ef88:	9e00      	ldr	r6, [sp, #0]
 800ef8a:	9a00      	ldr	r2, [sp, #0]
 800ef8c:	441a      	add	r2, r3
 800ef8e:	9200      	str	r2, [sp, #0]
 800ef90:	9a06      	ldr	r2, [sp, #24]
 800ef92:	2101      	movs	r1, #1
 800ef94:	441a      	add	r2, r3
 800ef96:	4648      	mov	r0, r9
 800ef98:	9206      	str	r2, [sp, #24]
 800ef9a:	f000 ffc3 	bl	800ff24 <__i2b>
 800ef9e:	4605      	mov	r5, r0
 800efa0:	b166      	cbz	r6, 800efbc <_dtoa_r+0x74c>
 800efa2:	9b06      	ldr	r3, [sp, #24]
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	dd09      	ble.n	800efbc <_dtoa_r+0x74c>
 800efa8:	42b3      	cmp	r3, r6
 800efaa:	9a00      	ldr	r2, [sp, #0]
 800efac:	bfa8      	it	ge
 800efae:	4633      	movge	r3, r6
 800efb0:	1ad2      	subs	r2, r2, r3
 800efb2:	9200      	str	r2, [sp, #0]
 800efb4:	9a06      	ldr	r2, [sp, #24]
 800efb6:	1af6      	subs	r6, r6, r3
 800efb8:	1ad3      	subs	r3, r2, r3
 800efba:	9306      	str	r3, [sp, #24]
 800efbc:	9b08      	ldr	r3, [sp, #32]
 800efbe:	b30b      	cbz	r3, 800f004 <_dtoa_r+0x794>
 800efc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800efc2:	2b00      	cmp	r3, #0
 800efc4:	f000 80c6 	beq.w	800f154 <_dtoa_r+0x8e4>
 800efc8:	2c00      	cmp	r4, #0
 800efca:	f000 80c0 	beq.w	800f14e <_dtoa_r+0x8de>
 800efce:	4629      	mov	r1, r5
 800efd0:	4622      	mov	r2, r4
 800efd2:	4648      	mov	r0, r9
 800efd4:	f001 f85e 	bl	8010094 <__pow5mult>
 800efd8:	9a02      	ldr	r2, [sp, #8]
 800efda:	4601      	mov	r1, r0
 800efdc:	4605      	mov	r5, r0
 800efde:	4648      	mov	r0, r9
 800efe0:	f000 ffb6 	bl	800ff50 <__multiply>
 800efe4:	9902      	ldr	r1, [sp, #8]
 800efe6:	4680      	mov	r8, r0
 800efe8:	4648      	mov	r0, r9
 800efea:	f000 fe9d 	bl	800fd28 <_Bfree>
 800efee:	9b08      	ldr	r3, [sp, #32]
 800eff0:	1b1b      	subs	r3, r3, r4
 800eff2:	9308      	str	r3, [sp, #32]
 800eff4:	f000 80b1 	beq.w	800f15a <_dtoa_r+0x8ea>
 800eff8:	9a08      	ldr	r2, [sp, #32]
 800effa:	4641      	mov	r1, r8
 800effc:	4648      	mov	r0, r9
 800effe:	f001 f849 	bl	8010094 <__pow5mult>
 800f002:	9002      	str	r0, [sp, #8]
 800f004:	2101      	movs	r1, #1
 800f006:	4648      	mov	r0, r9
 800f008:	f000 ff8c 	bl	800ff24 <__i2b>
 800f00c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f00e:	4604      	mov	r4, r0
 800f010:	2b00      	cmp	r3, #0
 800f012:	f000 81d8 	beq.w	800f3c6 <_dtoa_r+0xb56>
 800f016:	461a      	mov	r2, r3
 800f018:	4601      	mov	r1, r0
 800f01a:	4648      	mov	r0, r9
 800f01c:	f001 f83a 	bl	8010094 <__pow5mult>
 800f020:	9b07      	ldr	r3, [sp, #28]
 800f022:	2b01      	cmp	r3, #1
 800f024:	4604      	mov	r4, r0
 800f026:	f300 809f 	bgt.w	800f168 <_dtoa_r+0x8f8>
 800f02a:	9b04      	ldr	r3, [sp, #16]
 800f02c:	2b00      	cmp	r3, #0
 800f02e:	f040 8097 	bne.w	800f160 <_dtoa_r+0x8f0>
 800f032:	9b05      	ldr	r3, [sp, #20]
 800f034:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f038:	2b00      	cmp	r3, #0
 800f03a:	f040 8093 	bne.w	800f164 <_dtoa_r+0x8f4>
 800f03e:	9b05      	ldr	r3, [sp, #20]
 800f040:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f044:	0d1b      	lsrs	r3, r3, #20
 800f046:	051b      	lsls	r3, r3, #20
 800f048:	b133      	cbz	r3, 800f058 <_dtoa_r+0x7e8>
 800f04a:	9b00      	ldr	r3, [sp, #0]
 800f04c:	3301      	adds	r3, #1
 800f04e:	9300      	str	r3, [sp, #0]
 800f050:	9b06      	ldr	r3, [sp, #24]
 800f052:	3301      	adds	r3, #1
 800f054:	9306      	str	r3, [sp, #24]
 800f056:	2301      	movs	r3, #1
 800f058:	9308      	str	r3, [sp, #32]
 800f05a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	f000 81b8 	beq.w	800f3d2 <_dtoa_r+0xb62>
 800f062:	6923      	ldr	r3, [r4, #16]
 800f064:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f068:	6918      	ldr	r0, [r3, #16]
 800f06a:	f000 ff0f 	bl	800fe8c <__hi0bits>
 800f06e:	f1c0 0020 	rsb	r0, r0, #32
 800f072:	9b06      	ldr	r3, [sp, #24]
 800f074:	4418      	add	r0, r3
 800f076:	f010 001f 	ands.w	r0, r0, #31
 800f07a:	f000 8082 	beq.w	800f182 <_dtoa_r+0x912>
 800f07e:	f1c0 0320 	rsb	r3, r0, #32
 800f082:	2b04      	cmp	r3, #4
 800f084:	dd73      	ble.n	800f16e <_dtoa_r+0x8fe>
 800f086:	9b00      	ldr	r3, [sp, #0]
 800f088:	f1c0 001c 	rsb	r0, r0, #28
 800f08c:	4403      	add	r3, r0
 800f08e:	9300      	str	r3, [sp, #0]
 800f090:	9b06      	ldr	r3, [sp, #24]
 800f092:	4403      	add	r3, r0
 800f094:	4406      	add	r6, r0
 800f096:	9306      	str	r3, [sp, #24]
 800f098:	9b00      	ldr	r3, [sp, #0]
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	dd05      	ble.n	800f0aa <_dtoa_r+0x83a>
 800f09e:	9902      	ldr	r1, [sp, #8]
 800f0a0:	461a      	mov	r2, r3
 800f0a2:	4648      	mov	r0, r9
 800f0a4:	f001 f850 	bl	8010148 <__lshift>
 800f0a8:	9002      	str	r0, [sp, #8]
 800f0aa:	9b06      	ldr	r3, [sp, #24]
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	dd05      	ble.n	800f0bc <_dtoa_r+0x84c>
 800f0b0:	4621      	mov	r1, r4
 800f0b2:	461a      	mov	r2, r3
 800f0b4:	4648      	mov	r0, r9
 800f0b6:	f001 f847 	bl	8010148 <__lshift>
 800f0ba:	4604      	mov	r4, r0
 800f0bc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d061      	beq.n	800f186 <_dtoa_r+0x916>
 800f0c2:	9802      	ldr	r0, [sp, #8]
 800f0c4:	4621      	mov	r1, r4
 800f0c6:	f001 f8ab 	bl	8010220 <__mcmp>
 800f0ca:	2800      	cmp	r0, #0
 800f0cc:	da5b      	bge.n	800f186 <_dtoa_r+0x916>
 800f0ce:	2300      	movs	r3, #0
 800f0d0:	9902      	ldr	r1, [sp, #8]
 800f0d2:	220a      	movs	r2, #10
 800f0d4:	4648      	mov	r0, r9
 800f0d6:	f000 fe49 	bl	800fd6c <__multadd>
 800f0da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f0dc:	9002      	str	r0, [sp, #8]
 800f0de:	f107 38ff 	add.w	r8, r7, #4294967295
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	f000 8177 	beq.w	800f3d6 <_dtoa_r+0xb66>
 800f0e8:	4629      	mov	r1, r5
 800f0ea:	2300      	movs	r3, #0
 800f0ec:	220a      	movs	r2, #10
 800f0ee:	4648      	mov	r0, r9
 800f0f0:	f000 fe3c 	bl	800fd6c <__multadd>
 800f0f4:	f1bb 0f00 	cmp.w	fp, #0
 800f0f8:	4605      	mov	r5, r0
 800f0fa:	dc6f      	bgt.n	800f1dc <_dtoa_r+0x96c>
 800f0fc:	9b07      	ldr	r3, [sp, #28]
 800f0fe:	2b02      	cmp	r3, #2
 800f100:	dc49      	bgt.n	800f196 <_dtoa_r+0x926>
 800f102:	e06b      	b.n	800f1dc <_dtoa_r+0x96c>
 800f104:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f106:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f10a:	e73c      	b.n	800ef86 <_dtoa_r+0x716>
 800f10c:	3fe00000 	.word	0x3fe00000
 800f110:	40240000 	.word	0x40240000
 800f114:	9b03      	ldr	r3, [sp, #12]
 800f116:	1e5c      	subs	r4, r3, #1
 800f118:	9b08      	ldr	r3, [sp, #32]
 800f11a:	42a3      	cmp	r3, r4
 800f11c:	db09      	blt.n	800f132 <_dtoa_r+0x8c2>
 800f11e:	1b1c      	subs	r4, r3, r4
 800f120:	9b03      	ldr	r3, [sp, #12]
 800f122:	2b00      	cmp	r3, #0
 800f124:	f6bf af30 	bge.w	800ef88 <_dtoa_r+0x718>
 800f128:	9b00      	ldr	r3, [sp, #0]
 800f12a:	9a03      	ldr	r2, [sp, #12]
 800f12c:	1a9e      	subs	r6, r3, r2
 800f12e:	2300      	movs	r3, #0
 800f130:	e72b      	b.n	800ef8a <_dtoa_r+0x71a>
 800f132:	9b08      	ldr	r3, [sp, #32]
 800f134:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f136:	9408      	str	r4, [sp, #32]
 800f138:	1ae3      	subs	r3, r4, r3
 800f13a:	441a      	add	r2, r3
 800f13c:	9e00      	ldr	r6, [sp, #0]
 800f13e:	9b03      	ldr	r3, [sp, #12]
 800f140:	920d      	str	r2, [sp, #52]	@ 0x34
 800f142:	2400      	movs	r4, #0
 800f144:	e721      	b.n	800ef8a <_dtoa_r+0x71a>
 800f146:	9c08      	ldr	r4, [sp, #32]
 800f148:	9e00      	ldr	r6, [sp, #0]
 800f14a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800f14c:	e728      	b.n	800efa0 <_dtoa_r+0x730>
 800f14e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800f152:	e751      	b.n	800eff8 <_dtoa_r+0x788>
 800f154:	9a08      	ldr	r2, [sp, #32]
 800f156:	9902      	ldr	r1, [sp, #8]
 800f158:	e750      	b.n	800effc <_dtoa_r+0x78c>
 800f15a:	f8cd 8008 	str.w	r8, [sp, #8]
 800f15e:	e751      	b.n	800f004 <_dtoa_r+0x794>
 800f160:	2300      	movs	r3, #0
 800f162:	e779      	b.n	800f058 <_dtoa_r+0x7e8>
 800f164:	9b04      	ldr	r3, [sp, #16]
 800f166:	e777      	b.n	800f058 <_dtoa_r+0x7e8>
 800f168:	2300      	movs	r3, #0
 800f16a:	9308      	str	r3, [sp, #32]
 800f16c:	e779      	b.n	800f062 <_dtoa_r+0x7f2>
 800f16e:	d093      	beq.n	800f098 <_dtoa_r+0x828>
 800f170:	9a00      	ldr	r2, [sp, #0]
 800f172:	331c      	adds	r3, #28
 800f174:	441a      	add	r2, r3
 800f176:	9200      	str	r2, [sp, #0]
 800f178:	9a06      	ldr	r2, [sp, #24]
 800f17a:	441a      	add	r2, r3
 800f17c:	441e      	add	r6, r3
 800f17e:	9206      	str	r2, [sp, #24]
 800f180:	e78a      	b.n	800f098 <_dtoa_r+0x828>
 800f182:	4603      	mov	r3, r0
 800f184:	e7f4      	b.n	800f170 <_dtoa_r+0x900>
 800f186:	9b03      	ldr	r3, [sp, #12]
 800f188:	2b00      	cmp	r3, #0
 800f18a:	46b8      	mov	r8, r7
 800f18c:	dc20      	bgt.n	800f1d0 <_dtoa_r+0x960>
 800f18e:	469b      	mov	fp, r3
 800f190:	9b07      	ldr	r3, [sp, #28]
 800f192:	2b02      	cmp	r3, #2
 800f194:	dd1e      	ble.n	800f1d4 <_dtoa_r+0x964>
 800f196:	f1bb 0f00 	cmp.w	fp, #0
 800f19a:	f47f adb1 	bne.w	800ed00 <_dtoa_r+0x490>
 800f19e:	4621      	mov	r1, r4
 800f1a0:	465b      	mov	r3, fp
 800f1a2:	2205      	movs	r2, #5
 800f1a4:	4648      	mov	r0, r9
 800f1a6:	f000 fde1 	bl	800fd6c <__multadd>
 800f1aa:	4601      	mov	r1, r0
 800f1ac:	4604      	mov	r4, r0
 800f1ae:	9802      	ldr	r0, [sp, #8]
 800f1b0:	f001 f836 	bl	8010220 <__mcmp>
 800f1b4:	2800      	cmp	r0, #0
 800f1b6:	f77f ada3 	ble.w	800ed00 <_dtoa_r+0x490>
 800f1ba:	4656      	mov	r6, sl
 800f1bc:	2331      	movs	r3, #49	@ 0x31
 800f1be:	f806 3b01 	strb.w	r3, [r6], #1
 800f1c2:	f108 0801 	add.w	r8, r8, #1
 800f1c6:	e59f      	b.n	800ed08 <_dtoa_r+0x498>
 800f1c8:	9c03      	ldr	r4, [sp, #12]
 800f1ca:	46b8      	mov	r8, r7
 800f1cc:	4625      	mov	r5, r4
 800f1ce:	e7f4      	b.n	800f1ba <_dtoa_r+0x94a>
 800f1d0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800f1d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	f000 8101 	beq.w	800f3de <_dtoa_r+0xb6e>
 800f1dc:	2e00      	cmp	r6, #0
 800f1de:	dd05      	ble.n	800f1ec <_dtoa_r+0x97c>
 800f1e0:	4629      	mov	r1, r5
 800f1e2:	4632      	mov	r2, r6
 800f1e4:	4648      	mov	r0, r9
 800f1e6:	f000 ffaf 	bl	8010148 <__lshift>
 800f1ea:	4605      	mov	r5, r0
 800f1ec:	9b08      	ldr	r3, [sp, #32]
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	d05c      	beq.n	800f2ac <_dtoa_r+0xa3c>
 800f1f2:	6869      	ldr	r1, [r5, #4]
 800f1f4:	4648      	mov	r0, r9
 800f1f6:	f000 fd57 	bl	800fca8 <_Balloc>
 800f1fa:	4606      	mov	r6, r0
 800f1fc:	b928      	cbnz	r0, 800f20a <_dtoa_r+0x99a>
 800f1fe:	4b82      	ldr	r3, [pc, #520]	@ (800f408 <_dtoa_r+0xb98>)
 800f200:	4602      	mov	r2, r0
 800f202:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f206:	f7ff bb4a 	b.w	800e89e <_dtoa_r+0x2e>
 800f20a:	692a      	ldr	r2, [r5, #16]
 800f20c:	3202      	adds	r2, #2
 800f20e:	0092      	lsls	r2, r2, #2
 800f210:	f105 010c 	add.w	r1, r5, #12
 800f214:	300c      	adds	r0, #12
 800f216:	f7ff fa68 	bl	800e6ea <memcpy>
 800f21a:	2201      	movs	r2, #1
 800f21c:	4631      	mov	r1, r6
 800f21e:	4648      	mov	r0, r9
 800f220:	f000 ff92 	bl	8010148 <__lshift>
 800f224:	f10a 0301 	add.w	r3, sl, #1
 800f228:	9300      	str	r3, [sp, #0]
 800f22a:	eb0a 030b 	add.w	r3, sl, fp
 800f22e:	9308      	str	r3, [sp, #32]
 800f230:	9b04      	ldr	r3, [sp, #16]
 800f232:	f003 0301 	and.w	r3, r3, #1
 800f236:	462f      	mov	r7, r5
 800f238:	9306      	str	r3, [sp, #24]
 800f23a:	4605      	mov	r5, r0
 800f23c:	9b00      	ldr	r3, [sp, #0]
 800f23e:	9802      	ldr	r0, [sp, #8]
 800f240:	4621      	mov	r1, r4
 800f242:	f103 3bff 	add.w	fp, r3, #4294967295
 800f246:	f7ff fa8b 	bl	800e760 <quorem>
 800f24a:	4603      	mov	r3, r0
 800f24c:	3330      	adds	r3, #48	@ 0x30
 800f24e:	9003      	str	r0, [sp, #12]
 800f250:	4639      	mov	r1, r7
 800f252:	9802      	ldr	r0, [sp, #8]
 800f254:	9309      	str	r3, [sp, #36]	@ 0x24
 800f256:	f000 ffe3 	bl	8010220 <__mcmp>
 800f25a:	462a      	mov	r2, r5
 800f25c:	9004      	str	r0, [sp, #16]
 800f25e:	4621      	mov	r1, r4
 800f260:	4648      	mov	r0, r9
 800f262:	f000 fff9 	bl	8010258 <__mdiff>
 800f266:	68c2      	ldr	r2, [r0, #12]
 800f268:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f26a:	4606      	mov	r6, r0
 800f26c:	bb02      	cbnz	r2, 800f2b0 <_dtoa_r+0xa40>
 800f26e:	4601      	mov	r1, r0
 800f270:	9802      	ldr	r0, [sp, #8]
 800f272:	f000 ffd5 	bl	8010220 <__mcmp>
 800f276:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f278:	4602      	mov	r2, r0
 800f27a:	4631      	mov	r1, r6
 800f27c:	4648      	mov	r0, r9
 800f27e:	920c      	str	r2, [sp, #48]	@ 0x30
 800f280:	9309      	str	r3, [sp, #36]	@ 0x24
 800f282:	f000 fd51 	bl	800fd28 <_Bfree>
 800f286:	9b07      	ldr	r3, [sp, #28]
 800f288:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f28a:	9e00      	ldr	r6, [sp, #0]
 800f28c:	ea42 0103 	orr.w	r1, r2, r3
 800f290:	9b06      	ldr	r3, [sp, #24]
 800f292:	4319      	orrs	r1, r3
 800f294:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f296:	d10d      	bne.n	800f2b4 <_dtoa_r+0xa44>
 800f298:	2b39      	cmp	r3, #57	@ 0x39
 800f29a:	d027      	beq.n	800f2ec <_dtoa_r+0xa7c>
 800f29c:	9a04      	ldr	r2, [sp, #16]
 800f29e:	2a00      	cmp	r2, #0
 800f2a0:	dd01      	ble.n	800f2a6 <_dtoa_r+0xa36>
 800f2a2:	9b03      	ldr	r3, [sp, #12]
 800f2a4:	3331      	adds	r3, #49	@ 0x31
 800f2a6:	f88b 3000 	strb.w	r3, [fp]
 800f2aa:	e52e      	b.n	800ed0a <_dtoa_r+0x49a>
 800f2ac:	4628      	mov	r0, r5
 800f2ae:	e7b9      	b.n	800f224 <_dtoa_r+0x9b4>
 800f2b0:	2201      	movs	r2, #1
 800f2b2:	e7e2      	b.n	800f27a <_dtoa_r+0xa0a>
 800f2b4:	9904      	ldr	r1, [sp, #16]
 800f2b6:	2900      	cmp	r1, #0
 800f2b8:	db04      	blt.n	800f2c4 <_dtoa_r+0xa54>
 800f2ba:	9807      	ldr	r0, [sp, #28]
 800f2bc:	4301      	orrs	r1, r0
 800f2be:	9806      	ldr	r0, [sp, #24]
 800f2c0:	4301      	orrs	r1, r0
 800f2c2:	d120      	bne.n	800f306 <_dtoa_r+0xa96>
 800f2c4:	2a00      	cmp	r2, #0
 800f2c6:	ddee      	ble.n	800f2a6 <_dtoa_r+0xa36>
 800f2c8:	9902      	ldr	r1, [sp, #8]
 800f2ca:	9300      	str	r3, [sp, #0]
 800f2cc:	2201      	movs	r2, #1
 800f2ce:	4648      	mov	r0, r9
 800f2d0:	f000 ff3a 	bl	8010148 <__lshift>
 800f2d4:	4621      	mov	r1, r4
 800f2d6:	9002      	str	r0, [sp, #8]
 800f2d8:	f000 ffa2 	bl	8010220 <__mcmp>
 800f2dc:	2800      	cmp	r0, #0
 800f2de:	9b00      	ldr	r3, [sp, #0]
 800f2e0:	dc02      	bgt.n	800f2e8 <_dtoa_r+0xa78>
 800f2e2:	d1e0      	bne.n	800f2a6 <_dtoa_r+0xa36>
 800f2e4:	07da      	lsls	r2, r3, #31
 800f2e6:	d5de      	bpl.n	800f2a6 <_dtoa_r+0xa36>
 800f2e8:	2b39      	cmp	r3, #57	@ 0x39
 800f2ea:	d1da      	bne.n	800f2a2 <_dtoa_r+0xa32>
 800f2ec:	2339      	movs	r3, #57	@ 0x39
 800f2ee:	f88b 3000 	strb.w	r3, [fp]
 800f2f2:	4633      	mov	r3, r6
 800f2f4:	461e      	mov	r6, r3
 800f2f6:	3b01      	subs	r3, #1
 800f2f8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f2fc:	2a39      	cmp	r2, #57	@ 0x39
 800f2fe:	d04e      	beq.n	800f39e <_dtoa_r+0xb2e>
 800f300:	3201      	adds	r2, #1
 800f302:	701a      	strb	r2, [r3, #0]
 800f304:	e501      	b.n	800ed0a <_dtoa_r+0x49a>
 800f306:	2a00      	cmp	r2, #0
 800f308:	dd03      	ble.n	800f312 <_dtoa_r+0xaa2>
 800f30a:	2b39      	cmp	r3, #57	@ 0x39
 800f30c:	d0ee      	beq.n	800f2ec <_dtoa_r+0xa7c>
 800f30e:	3301      	adds	r3, #1
 800f310:	e7c9      	b.n	800f2a6 <_dtoa_r+0xa36>
 800f312:	9a00      	ldr	r2, [sp, #0]
 800f314:	9908      	ldr	r1, [sp, #32]
 800f316:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f31a:	428a      	cmp	r2, r1
 800f31c:	d028      	beq.n	800f370 <_dtoa_r+0xb00>
 800f31e:	9902      	ldr	r1, [sp, #8]
 800f320:	2300      	movs	r3, #0
 800f322:	220a      	movs	r2, #10
 800f324:	4648      	mov	r0, r9
 800f326:	f000 fd21 	bl	800fd6c <__multadd>
 800f32a:	42af      	cmp	r7, r5
 800f32c:	9002      	str	r0, [sp, #8]
 800f32e:	f04f 0300 	mov.w	r3, #0
 800f332:	f04f 020a 	mov.w	r2, #10
 800f336:	4639      	mov	r1, r7
 800f338:	4648      	mov	r0, r9
 800f33a:	d107      	bne.n	800f34c <_dtoa_r+0xadc>
 800f33c:	f000 fd16 	bl	800fd6c <__multadd>
 800f340:	4607      	mov	r7, r0
 800f342:	4605      	mov	r5, r0
 800f344:	9b00      	ldr	r3, [sp, #0]
 800f346:	3301      	adds	r3, #1
 800f348:	9300      	str	r3, [sp, #0]
 800f34a:	e777      	b.n	800f23c <_dtoa_r+0x9cc>
 800f34c:	f000 fd0e 	bl	800fd6c <__multadd>
 800f350:	4629      	mov	r1, r5
 800f352:	4607      	mov	r7, r0
 800f354:	2300      	movs	r3, #0
 800f356:	220a      	movs	r2, #10
 800f358:	4648      	mov	r0, r9
 800f35a:	f000 fd07 	bl	800fd6c <__multadd>
 800f35e:	4605      	mov	r5, r0
 800f360:	e7f0      	b.n	800f344 <_dtoa_r+0xad4>
 800f362:	f1bb 0f00 	cmp.w	fp, #0
 800f366:	bfcc      	ite	gt
 800f368:	465e      	movgt	r6, fp
 800f36a:	2601      	movle	r6, #1
 800f36c:	4456      	add	r6, sl
 800f36e:	2700      	movs	r7, #0
 800f370:	9902      	ldr	r1, [sp, #8]
 800f372:	9300      	str	r3, [sp, #0]
 800f374:	2201      	movs	r2, #1
 800f376:	4648      	mov	r0, r9
 800f378:	f000 fee6 	bl	8010148 <__lshift>
 800f37c:	4621      	mov	r1, r4
 800f37e:	9002      	str	r0, [sp, #8]
 800f380:	f000 ff4e 	bl	8010220 <__mcmp>
 800f384:	2800      	cmp	r0, #0
 800f386:	dcb4      	bgt.n	800f2f2 <_dtoa_r+0xa82>
 800f388:	d102      	bne.n	800f390 <_dtoa_r+0xb20>
 800f38a:	9b00      	ldr	r3, [sp, #0]
 800f38c:	07db      	lsls	r3, r3, #31
 800f38e:	d4b0      	bmi.n	800f2f2 <_dtoa_r+0xa82>
 800f390:	4633      	mov	r3, r6
 800f392:	461e      	mov	r6, r3
 800f394:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f398:	2a30      	cmp	r2, #48	@ 0x30
 800f39a:	d0fa      	beq.n	800f392 <_dtoa_r+0xb22>
 800f39c:	e4b5      	b.n	800ed0a <_dtoa_r+0x49a>
 800f39e:	459a      	cmp	sl, r3
 800f3a0:	d1a8      	bne.n	800f2f4 <_dtoa_r+0xa84>
 800f3a2:	2331      	movs	r3, #49	@ 0x31
 800f3a4:	f108 0801 	add.w	r8, r8, #1
 800f3a8:	f88a 3000 	strb.w	r3, [sl]
 800f3ac:	e4ad      	b.n	800ed0a <_dtoa_r+0x49a>
 800f3ae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f3b0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800f40c <_dtoa_r+0xb9c>
 800f3b4:	b11b      	cbz	r3, 800f3be <_dtoa_r+0xb4e>
 800f3b6:	f10a 0308 	add.w	r3, sl, #8
 800f3ba:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800f3bc:	6013      	str	r3, [r2, #0]
 800f3be:	4650      	mov	r0, sl
 800f3c0:	b017      	add	sp, #92	@ 0x5c
 800f3c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3c6:	9b07      	ldr	r3, [sp, #28]
 800f3c8:	2b01      	cmp	r3, #1
 800f3ca:	f77f ae2e 	ble.w	800f02a <_dtoa_r+0x7ba>
 800f3ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f3d0:	9308      	str	r3, [sp, #32]
 800f3d2:	2001      	movs	r0, #1
 800f3d4:	e64d      	b.n	800f072 <_dtoa_r+0x802>
 800f3d6:	f1bb 0f00 	cmp.w	fp, #0
 800f3da:	f77f aed9 	ble.w	800f190 <_dtoa_r+0x920>
 800f3de:	4656      	mov	r6, sl
 800f3e0:	9802      	ldr	r0, [sp, #8]
 800f3e2:	4621      	mov	r1, r4
 800f3e4:	f7ff f9bc 	bl	800e760 <quorem>
 800f3e8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800f3ec:	f806 3b01 	strb.w	r3, [r6], #1
 800f3f0:	eba6 020a 	sub.w	r2, r6, sl
 800f3f4:	4593      	cmp	fp, r2
 800f3f6:	ddb4      	ble.n	800f362 <_dtoa_r+0xaf2>
 800f3f8:	9902      	ldr	r1, [sp, #8]
 800f3fa:	2300      	movs	r3, #0
 800f3fc:	220a      	movs	r2, #10
 800f3fe:	4648      	mov	r0, r9
 800f400:	f000 fcb4 	bl	800fd6c <__multadd>
 800f404:	9002      	str	r0, [sp, #8]
 800f406:	e7eb      	b.n	800f3e0 <_dtoa_r+0xb70>
 800f408:	08011590 	.word	0x08011590
 800f40c:	0801152b 	.word	0x0801152b

0800f410 <_free_r>:
 800f410:	b538      	push	{r3, r4, r5, lr}
 800f412:	4605      	mov	r5, r0
 800f414:	2900      	cmp	r1, #0
 800f416:	d041      	beq.n	800f49c <_free_r+0x8c>
 800f418:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f41c:	1f0c      	subs	r4, r1, #4
 800f41e:	2b00      	cmp	r3, #0
 800f420:	bfb8      	it	lt
 800f422:	18e4      	addlt	r4, r4, r3
 800f424:	f000 fc34 	bl	800fc90 <__malloc_lock>
 800f428:	4a1d      	ldr	r2, [pc, #116]	@ (800f4a0 <_free_r+0x90>)
 800f42a:	6813      	ldr	r3, [r2, #0]
 800f42c:	b933      	cbnz	r3, 800f43c <_free_r+0x2c>
 800f42e:	6063      	str	r3, [r4, #4]
 800f430:	6014      	str	r4, [r2, #0]
 800f432:	4628      	mov	r0, r5
 800f434:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f438:	f000 bc30 	b.w	800fc9c <__malloc_unlock>
 800f43c:	42a3      	cmp	r3, r4
 800f43e:	d908      	bls.n	800f452 <_free_r+0x42>
 800f440:	6820      	ldr	r0, [r4, #0]
 800f442:	1821      	adds	r1, r4, r0
 800f444:	428b      	cmp	r3, r1
 800f446:	bf01      	itttt	eq
 800f448:	6819      	ldreq	r1, [r3, #0]
 800f44a:	685b      	ldreq	r3, [r3, #4]
 800f44c:	1809      	addeq	r1, r1, r0
 800f44e:	6021      	streq	r1, [r4, #0]
 800f450:	e7ed      	b.n	800f42e <_free_r+0x1e>
 800f452:	461a      	mov	r2, r3
 800f454:	685b      	ldr	r3, [r3, #4]
 800f456:	b10b      	cbz	r3, 800f45c <_free_r+0x4c>
 800f458:	42a3      	cmp	r3, r4
 800f45a:	d9fa      	bls.n	800f452 <_free_r+0x42>
 800f45c:	6811      	ldr	r1, [r2, #0]
 800f45e:	1850      	adds	r0, r2, r1
 800f460:	42a0      	cmp	r0, r4
 800f462:	d10b      	bne.n	800f47c <_free_r+0x6c>
 800f464:	6820      	ldr	r0, [r4, #0]
 800f466:	4401      	add	r1, r0
 800f468:	1850      	adds	r0, r2, r1
 800f46a:	4283      	cmp	r3, r0
 800f46c:	6011      	str	r1, [r2, #0]
 800f46e:	d1e0      	bne.n	800f432 <_free_r+0x22>
 800f470:	6818      	ldr	r0, [r3, #0]
 800f472:	685b      	ldr	r3, [r3, #4]
 800f474:	6053      	str	r3, [r2, #4]
 800f476:	4408      	add	r0, r1
 800f478:	6010      	str	r0, [r2, #0]
 800f47a:	e7da      	b.n	800f432 <_free_r+0x22>
 800f47c:	d902      	bls.n	800f484 <_free_r+0x74>
 800f47e:	230c      	movs	r3, #12
 800f480:	602b      	str	r3, [r5, #0]
 800f482:	e7d6      	b.n	800f432 <_free_r+0x22>
 800f484:	6820      	ldr	r0, [r4, #0]
 800f486:	1821      	adds	r1, r4, r0
 800f488:	428b      	cmp	r3, r1
 800f48a:	bf04      	itt	eq
 800f48c:	6819      	ldreq	r1, [r3, #0]
 800f48e:	685b      	ldreq	r3, [r3, #4]
 800f490:	6063      	str	r3, [r4, #4]
 800f492:	bf04      	itt	eq
 800f494:	1809      	addeq	r1, r1, r0
 800f496:	6021      	streq	r1, [r4, #0]
 800f498:	6054      	str	r4, [r2, #4]
 800f49a:	e7ca      	b.n	800f432 <_free_r+0x22>
 800f49c:	bd38      	pop	{r3, r4, r5, pc}
 800f49e:	bf00      	nop
 800f4a0:	200023f0 	.word	0x200023f0

0800f4a4 <rshift>:
 800f4a4:	6903      	ldr	r3, [r0, #16]
 800f4a6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f4aa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f4ae:	ea4f 1261 	mov.w	r2, r1, asr #5
 800f4b2:	f100 0414 	add.w	r4, r0, #20
 800f4b6:	dd45      	ble.n	800f544 <rshift+0xa0>
 800f4b8:	f011 011f 	ands.w	r1, r1, #31
 800f4bc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f4c0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f4c4:	d10c      	bne.n	800f4e0 <rshift+0x3c>
 800f4c6:	f100 0710 	add.w	r7, r0, #16
 800f4ca:	4629      	mov	r1, r5
 800f4cc:	42b1      	cmp	r1, r6
 800f4ce:	d334      	bcc.n	800f53a <rshift+0x96>
 800f4d0:	1a9b      	subs	r3, r3, r2
 800f4d2:	009b      	lsls	r3, r3, #2
 800f4d4:	1eea      	subs	r2, r5, #3
 800f4d6:	4296      	cmp	r6, r2
 800f4d8:	bf38      	it	cc
 800f4da:	2300      	movcc	r3, #0
 800f4dc:	4423      	add	r3, r4
 800f4de:	e015      	b.n	800f50c <rshift+0x68>
 800f4e0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f4e4:	f1c1 0820 	rsb	r8, r1, #32
 800f4e8:	40cf      	lsrs	r7, r1
 800f4ea:	f105 0e04 	add.w	lr, r5, #4
 800f4ee:	46a1      	mov	r9, r4
 800f4f0:	4576      	cmp	r6, lr
 800f4f2:	46f4      	mov	ip, lr
 800f4f4:	d815      	bhi.n	800f522 <rshift+0x7e>
 800f4f6:	1a9a      	subs	r2, r3, r2
 800f4f8:	0092      	lsls	r2, r2, #2
 800f4fa:	3a04      	subs	r2, #4
 800f4fc:	3501      	adds	r5, #1
 800f4fe:	42ae      	cmp	r6, r5
 800f500:	bf38      	it	cc
 800f502:	2200      	movcc	r2, #0
 800f504:	18a3      	adds	r3, r4, r2
 800f506:	50a7      	str	r7, [r4, r2]
 800f508:	b107      	cbz	r7, 800f50c <rshift+0x68>
 800f50a:	3304      	adds	r3, #4
 800f50c:	1b1a      	subs	r2, r3, r4
 800f50e:	42a3      	cmp	r3, r4
 800f510:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f514:	bf08      	it	eq
 800f516:	2300      	moveq	r3, #0
 800f518:	6102      	str	r2, [r0, #16]
 800f51a:	bf08      	it	eq
 800f51c:	6143      	streq	r3, [r0, #20]
 800f51e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f522:	f8dc c000 	ldr.w	ip, [ip]
 800f526:	fa0c fc08 	lsl.w	ip, ip, r8
 800f52a:	ea4c 0707 	orr.w	r7, ip, r7
 800f52e:	f849 7b04 	str.w	r7, [r9], #4
 800f532:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f536:	40cf      	lsrs	r7, r1
 800f538:	e7da      	b.n	800f4f0 <rshift+0x4c>
 800f53a:	f851 cb04 	ldr.w	ip, [r1], #4
 800f53e:	f847 cf04 	str.w	ip, [r7, #4]!
 800f542:	e7c3      	b.n	800f4cc <rshift+0x28>
 800f544:	4623      	mov	r3, r4
 800f546:	e7e1      	b.n	800f50c <rshift+0x68>

0800f548 <__hexdig_fun>:
 800f548:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800f54c:	2b09      	cmp	r3, #9
 800f54e:	d802      	bhi.n	800f556 <__hexdig_fun+0xe>
 800f550:	3820      	subs	r0, #32
 800f552:	b2c0      	uxtb	r0, r0
 800f554:	4770      	bx	lr
 800f556:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800f55a:	2b05      	cmp	r3, #5
 800f55c:	d801      	bhi.n	800f562 <__hexdig_fun+0x1a>
 800f55e:	3847      	subs	r0, #71	@ 0x47
 800f560:	e7f7      	b.n	800f552 <__hexdig_fun+0xa>
 800f562:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800f566:	2b05      	cmp	r3, #5
 800f568:	d801      	bhi.n	800f56e <__hexdig_fun+0x26>
 800f56a:	3827      	subs	r0, #39	@ 0x27
 800f56c:	e7f1      	b.n	800f552 <__hexdig_fun+0xa>
 800f56e:	2000      	movs	r0, #0
 800f570:	4770      	bx	lr
	...

0800f574 <__gethex>:
 800f574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f578:	b085      	sub	sp, #20
 800f57a:	468a      	mov	sl, r1
 800f57c:	9302      	str	r3, [sp, #8]
 800f57e:	680b      	ldr	r3, [r1, #0]
 800f580:	9001      	str	r0, [sp, #4]
 800f582:	4690      	mov	r8, r2
 800f584:	1c9c      	adds	r4, r3, #2
 800f586:	46a1      	mov	r9, r4
 800f588:	f814 0b01 	ldrb.w	r0, [r4], #1
 800f58c:	2830      	cmp	r0, #48	@ 0x30
 800f58e:	d0fa      	beq.n	800f586 <__gethex+0x12>
 800f590:	eba9 0303 	sub.w	r3, r9, r3
 800f594:	f1a3 0b02 	sub.w	fp, r3, #2
 800f598:	f7ff ffd6 	bl	800f548 <__hexdig_fun>
 800f59c:	4605      	mov	r5, r0
 800f59e:	2800      	cmp	r0, #0
 800f5a0:	d168      	bne.n	800f674 <__gethex+0x100>
 800f5a2:	49a0      	ldr	r1, [pc, #640]	@ (800f824 <__gethex+0x2b0>)
 800f5a4:	2201      	movs	r2, #1
 800f5a6:	4648      	mov	r0, r9
 800f5a8:	f7fe ffba 	bl	800e520 <strncmp>
 800f5ac:	4607      	mov	r7, r0
 800f5ae:	2800      	cmp	r0, #0
 800f5b0:	d167      	bne.n	800f682 <__gethex+0x10e>
 800f5b2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800f5b6:	4626      	mov	r6, r4
 800f5b8:	f7ff ffc6 	bl	800f548 <__hexdig_fun>
 800f5bc:	2800      	cmp	r0, #0
 800f5be:	d062      	beq.n	800f686 <__gethex+0x112>
 800f5c0:	4623      	mov	r3, r4
 800f5c2:	7818      	ldrb	r0, [r3, #0]
 800f5c4:	2830      	cmp	r0, #48	@ 0x30
 800f5c6:	4699      	mov	r9, r3
 800f5c8:	f103 0301 	add.w	r3, r3, #1
 800f5cc:	d0f9      	beq.n	800f5c2 <__gethex+0x4e>
 800f5ce:	f7ff ffbb 	bl	800f548 <__hexdig_fun>
 800f5d2:	fab0 f580 	clz	r5, r0
 800f5d6:	096d      	lsrs	r5, r5, #5
 800f5d8:	f04f 0b01 	mov.w	fp, #1
 800f5dc:	464a      	mov	r2, r9
 800f5de:	4616      	mov	r6, r2
 800f5e0:	3201      	adds	r2, #1
 800f5e2:	7830      	ldrb	r0, [r6, #0]
 800f5e4:	f7ff ffb0 	bl	800f548 <__hexdig_fun>
 800f5e8:	2800      	cmp	r0, #0
 800f5ea:	d1f8      	bne.n	800f5de <__gethex+0x6a>
 800f5ec:	498d      	ldr	r1, [pc, #564]	@ (800f824 <__gethex+0x2b0>)
 800f5ee:	2201      	movs	r2, #1
 800f5f0:	4630      	mov	r0, r6
 800f5f2:	f7fe ff95 	bl	800e520 <strncmp>
 800f5f6:	2800      	cmp	r0, #0
 800f5f8:	d13f      	bne.n	800f67a <__gethex+0x106>
 800f5fa:	b944      	cbnz	r4, 800f60e <__gethex+0x9a>
 800f5fc:	1c74      	adds	r4, r6, #1
 800f5fe:	4622      	mov	r2, r4
 800f600:	4616      	mov	r6, r2
 800f602:	3201      	adds	r2, #1
 800f604:	7830      	ldrb	r0, [r6, #0]
 800f606:	f7ff ff9f 	bl	800f548 <__hexdig_fun>
 800f60a:	2800      	cmp	r0, #0
 800f60c:	d1f8      	bne.n	800f600 <__gethex+0x8c>
 800f60e:	1ba4      	subs	r4, r4, r6
 800f610:	00a7      	lsls	r7, r4, #2
 800f612:	7833      	ldrb	r3, [r6, #0]
 800f614:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800f618:	2b50      	cmp	r3, #80	@ 0x50
 800f61a:	d13e      	bne.n	800f69a <__gethex+0x126>
 800f61c:	7873      	ldrb	r3, [r6, #1]
 800f61e:	2b2b      	cmp	r3, #43	@ 0x2b
 800f620:	d033      	beq.n	800f68a <__gethex+0x116>
 800f622:	2b2d      	cmp	r3, #45	@ 0x2d
 800f624:	d034      	beq.n	800f690 <__gethex+0x11c>
 800f626:	1c71      	adds	r1, r6, #1
 800f628:	2400      	movs	r4, #0
 800f62a:	7808      	ldrb	r0, [r1, #0]
 800f62c:	f7ff ff8c 	bl	800f548 <__hexdig_fun>
 800f630:	1e43      	subs	r3, r0, #1
 800f632:	b2db      	uxtb	r3, r3
 800f634:	2b18      	cmp	r3, #24
 800f636:	d830      	bhi.n	800f69a <__gethex+0x126>
 800f638:	f1a0 0210 	sub.w	r2, r0, #16
 800f63c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f640:	f7ff ff82 	bl	800f548 <__hexdig_fun>
 800f644:	f100 3cff 	add.w	ip, r0, #4294967295
 800f648:	fa5f fc8c 	uxtb.w	ip, ip
 800f64c:	f1bc 0f18 	cmp.w	ip, #24
 800f650:	f04f 030a 	mov.w	r3, #10
 800f654:	d91e      	bls.n	800f694 <__gethex+0x120>
 800f656:	b104      	cbz	r4, 800f65a <__gethex+0xe6>
 800f658:	4252      	negs	r2, r2
 800f65a:	4417      	add	r7, r2
 800f65c:	f8ca 1000 	str.w	r1, [sl]
 800f660:	b1ed      	cbz	r5, 800f69e <__gethex+0x12a>
 800f662:	f1bb 0f00 	cmp.w	fp, #0
 800f666:	bf0c      	ite	eq
 800f668:	2506      	moveq	r5, #6
 800f66a:	2500      	movne	r5, #0
 800f66c:	4628      	mov	r0, r5
 800f66e:	b005      	add	sp, #20
 800f670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f674:	2500      	movs	r5, #0
 800f676:	462c      	mov	r4, r5
 800f678:	e7b0      	b.n	800f5dc <__gethex+0x68>
 800f67a:	2c00      	cmp	r4, #0
 800f67c:	d1c7      	bne.n	800f60e <__gethex+0x9a>
 800f67e:	4627      	mov	r7, r4
 800f680:	e7c7      	b.n	800f612 <__gethex+0x9e>
 800f682:	464e      	mov	r6, r9
 800f684:	462f      	mov	r7, r5
 800f686:	2501      	movs	r5, #1
 800f688:	e7c3      	b.n	800f612 <__gethex+0x9e>
 800f68a:	2400      	movs	r4, #0
 800f68c:	1cb1      	adds	r1, r6, #2
 800f68e:	e7cc      	b.n	800f62a <__gethex+0xb6>
 800f690:	2401      	movs	r4, #1
 800f692:	e7fb      	b.n	800f68c <__gethex+0x118>
 800f694:	fb03 0002 	mla	r0, r3, r2, r0
 800f698:	e7ce      	b.n	800f638 <__gethex+0xc4>
 800f69a:	4631      	mov	r1, r6
 800f69c:	e7de      	b.n	800f65c <__gethex+0xe8>
 800f69e:	eba6 0309 	sub.w	r3, r6, r9
 800f6a2:	3b01      	subs	r3, #1
 800f6a4:	4629      	mov	r1, r5
 800f6a6:	2b07      	cmp	r3, #7
 800f6a8:	dc0a      	bgt.n	800f6c0 <__gethex+0x14c>
 800f6aa:	9801      	ldr	r0, [sp, #4]
 800f6ac:	f000 fafc 	bl	800fca8 <_Balloc>
 800f6b0:	4604      	mov	r4, r0
 800f6b2:	b940      	cbnz	r0, 800f6c6 <__gethex+0x152>
 800f6b4:	4b5c      	ldr	r3, [pc, #368]	@ (800f828 <__gethex+0x2b4>)
 800f6b6:	4602      	mov	r2, r0
 800f6b8:	21e4      	movs	r1, #228	@ 0xe4
 800f6ba:	485c      	ldr	r0, [pc, #368]	@ (800f82c <__gethex+0x2b8>)
 800f6bc:	f7ff f832 	bl	800e724 <__assert_func>
 800f6c0:	3101      	adds	r1, #1
 800f6c2:	105b      	asrs	r3, r3, #1
 800f6c4:	e7ef      	b.n	800f6a6 <__gethex+0x132>
 800f6c6:	f100 0a14 	add.w	sl, r0, #20
 800f6ca:	2300      	movs	r3, #0
 800f6cc:	4655      	mov	r5, sl
 800f6ce:	469b      	mov	fp, r3
 800f6d0:	45b1      	cmp	r9, r6
 800f6d2:	d337      	bcc.n	800f744 <__gethex+0x1d0>
 800f6d4:	f845 bb04 	str.w	fp, [r5], #4
 800f6d8:	eba5 050a 	sub.w	r5, r5, sl
 800f6dc:	10ad      	asrs	r5, r5, #2
 800f6de:	6125      	str	r5, [r4, #16]
 800f6e0:	4658      	mov	r0, fp
 800f6e2:	f000 fbd3 	bl	800fe8c <__hi0bits>
 800f6e6:	016d      	lsls	r5, r5, #5
 800f6e8:	f8d8 6000 	ldr.w	r6, [r8]
 800f6ec:	1a2d      	subs	r5, r5, r0
 800f6ee:	42b5      	cmp	r5, r6
 800f6f0:	dd54      	ble.n	800f79c <__gethex+0x228>
 800f6f2:	1bad      	subs	r5, r5, r6
 800f6f4:	4629      	mov	r1, r5
 800f6f6:	4620      	mov	r0, r4
 800f6f8:	f000 ff5f 	bl	80105ba <__any_on>
 800f6fc:	4681      	mov	r9, r0
 800f6fe:	b178      	cbz	r0, 800f720 <__gethex+0x1ac>
 800f700:	1e6b      	subs	r3, r5, #1
 800f702:	1159      	asrs	r1, r3, #5
 800f704:	f003 021f 	and.w	r2, r3, #31
 800f708:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800f70c:	f04f 0901 	mov.w	r9, #1
 800f710:	fa09 f202 	lsl.w	r2, r9, r2
 800f714:	420a      	tst	r2, r1
 800f716:	d003      	beq.n	800f720 <__gethex+0x1ac>
 800f718:	454b      	cmp	r3, r9
 800f71a:	dc36      	bgt.n	800f78a <__gethex+0x216>
 800f71c:	f04f 0902 	mov.w	r9, #2
 800f720:	4629      	mov	r1, r5
 800f722:	4620      	mov	r0, r4
 800f724:	f7ff febe 	bl	800f4a4 <rshift>
 800f728:	442f      	add	r7, r5
 800f72a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f72e:	42bb      	cmp	r3, r7
 800f730:	da42      	bge.n	800f7b8 <__gethex+0x244>
 800f732:	9801      	ldr	r0, [sp, #4]
 800f734:	4621      	mov	r1, r4
 800f736:	f000 faf7 	bl	800fd28 <_Bfree>
 800f73a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f73c:	2300      	movs	r3, #0
 800f73e:	6013      	str	r3, [r2, #0]
 800f740:	25a3      	movs	r5, #163	@ 0xa3
 800f742:	e793      	b.n	800f66c <__gethex+0xf8>
 800f744:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800f748:	2a2e      	cmp	r2, #46	@ 0x2e
 800f74a:	d012      	beq.n	800f772 <__gethex+0x1fe>
 800f74c:	2b20      	cmp	r3, #32
 800f74e:	d104      	bne.n	800f75a <__gethex+0x1e6>
 800f750:	f845 bb04 	str.w	fp, [r5], #4
 800f754:	f04f 0b00 	mov.w	fp, #0
 800f758:	465b      	mov	r3, fp
 800f75a:	7830      	ldrb	r0, [r6, #0]
 800f75c:	9303      	str	r3, [sp, #12]
 800f75e:	f7ff fef3 	bl	800f548 <__hexdig_fun>
 800f762:	9b03      	ldr	r3, [sp, #12]
 800f764:	f000 000f 	and.w	r0, r0, #15
 800f768:	4098      	lsls	r0, r3
 800f76a:	ea4b 0b00 	orr.w	fp, fp, r0
 800f76e:	3304      	adds	r3, #4
 800f770:	e7ae      	b.n	800f6d0 <__gethex+0x15c>
 800f772:	45b1      	cmp	r9, r6
 800f774:	d8ea      	bhi.n	800f74c <__gethex+0x1d8>
 800f776:	492b      	ldr	r1, [pc, #172]	@ (800f824 <__gethex+0x2b0>)
 800f778:	9303      	str	r3, [sp, #12]
 800f77a:	2201      	movs	r2, #1
 800f77c:	4630      	mov	r0, r6
 800f77e:	f7fe fecf 	bl	800e520 <strncmp>
 800f782:	9b03      	ldr	r3, [sp, #12]
 800f784:	2800      	cmp	r0, #0
 800f786:	d1e1      	bne.n	800f74c <__gethex+0x1d8>
 800f788:	e7a2      	b.n	800f6d0 <__gethex+0x15c>
 800f78a:	1ea9      	subs	r1, r5, #2
 800f78c:	4620      	mov	r0, r4
 800f78e:	f000 ff14 	bl	80105ba <__any_on>
 800f792:	2800      	cmp	r0, #0
 800f794:	d0c2      	beq.n	800f71c <__gethex+0x1a8>
 800f796:	f04f 0903 	mov.w	r9, #3
 800f79a:	e7c1      	b.n	800f720 <__gethex+0x1ac>
 800f79c:	da09      	bge.n	800f7b2 <__gethex+0x23e>
 800f79e:	1b75      	subs	r5, r6, r5
 800f7a0:	4621      	mov	r1, r4
 800f7a2:	9801      	ldr	r0, [sp, #4]
 800f7a4:	462a      	mov	r2, r5
 800f7a6:	f000 fccf 	bl	8010148 <__lshift>
 800f7aa:	1b7f      	subs	r7, r7, r5
 800f7ac:	4604      	mov	r4, r0
 800f7ae:	f100 0a14 	add.w	sl, r0, #20
 800f7b2:	f04f 0900 	mov.w	r9, #0
 800f7b6:	e7b8      	b.n	800f72a <__gethex+0x1b6>
 800f7b8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800f7bc:	42bd      	cmp	r5, r7
 800f7be:	dd6f      	ble.n	800f8a0 <__gethex+0x32c>
 800f7c0:	1bed      	subs	r5, r5, r7
 800f7c2:	42ae      	cmp	r6, r5
 800f7c4:	dc34      	bgt.n	800f830 <__gethex+0x2bc>
 800f7c6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f7ca:	2b02      	cmp	r3, #2
 800f7cc:	d022      	beq.n	800f814 <__gethex+0x2a0>
 800f7ce:	2b03      	cmp	r3, #3
 800f7d0:	d024      	beq.n	800f81c <__gethex+0x2a8>
 800f7d2:	2b01      	cmp	r3, #1
 800f7d4:	d115      	bne.n	800f802 <__gethex+0x28e>
 800f7d6:	42ae      	cmp	r6, r5
 800f7d8:	d113      	bne.n	800f802 <__gethex+0x28e>
 800f7da:	2e01      	cmp	r6, #1
 800f7dc:	d10b      	bne.n	800f7f6 <__gethex+0x282>
 800f7de:	9a02      	ldr	r2, [sp, #8]
 800f7e0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f7e4:	6013      	str	r3, [r2, #0]
 800f7e6:	2301      	movs	r3, #1
 800f7e8:	6123      	str	r3, [r4, #16]
 800f7ea:	f8ca 3000 	str.w	r3, [sl]
 800f7ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f7f0:	2562      	movs	r5, #98	@ 0x62
 800f7f2:	601c      	str	r4, [r3, #0]
 800f7f4:	e73a      	b.n	800f66c <__gethex+0xf8>
 800f7f6:	1e71      	subs	r1, r6, #1
 800f7f8:	4620      	mov	r0, r4
 800f7fa:	f000 fede 	bl	80105ba <__any_on>
 800f7fe:	2800      	cmp	r0, #0
 800f800:	d1ed      	bne.n	800f7de <__gethex+0x26a>
 800f802:	9801      	ldr	r0, [sp, #4]
 800f804:	4621      	mov	r1, r4
 800f806:	f000 fa8f 	bl	800fd28 <_Bfree>
 800f80a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f80c:	2300      	movs	r3, #0
 800f80e:	6013      	str	r3, [r2, #0]
 800f810:	2550      	movs	r5, #80	@ 0x50
 800f812:	e72b      	b.n	800f66c <__gethex+0xf8>
 800f814:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f816:	2b00      	cmp	r3, #0
 800f818:	d1f3      	bne.n	800f802 <__gethex+0x28e>
 800f81a:	e7e0      	b.n	800f7de <__gethex+0x26a>
 800f81c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f81e:	2b00      	cmp	r3, #0
 800f820:	d1dd      	bne.n	800f7de <__gethex+0x26a>
 800f822:	e7ee      	b.n	800f802 <__gethex+0x28e>
 800f824:	08011440 	.word	0x08011440
 800f828:	08011590 	.word	0x08011590
 800f82c:	080115a1 	.word	0x080115a1
 800f830:	1e6f      	subs	r7, r5, #1
 800f832:	f1b9 0f00 	cmp.w	r9, #0
 800f836:	d130      	bne.n	800f89a <__gethex+0x326>
 800f838:	b127      	cbz	r7, 800f844 <__gethex+0x2d0>
 800f83a:	4639      	mov	r1, r7
 800f83c:	4620      	mov	r0, r4
 800f83e:	f000 febc 	bl	80105ba <__any_on>
 800f842:	4681      	mov	r9, r0
 800f844:	117a      	asrs	r2, r7, #5
 800f846:	2301      	movs	r3, #1
 800f848:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800f84c:	f007 071f 	and.w	r7, r7, #31
 800f850:	40bb      	lsls	r3, r7
 800f852:	4213      	tst	r3, r2
 800f854:	4629      	mov	r1, r5
 800f856:	4620      	mov	r0, r4
 800f858:	bf18      	it	ne
 800f85a:	f049 0902 	orrne.w	r9, r9, #2
 800f85e:	f7ff fe21 	bl	800f4a4 <rshift>
 800f862:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800f866:	1b76      	subs	r6, r6, r5
 800f868:	2502      	movs	r5, #2
 800f86a:	f1b9 0f00 	cmp.w	r9, #0
 800f86e:	d047      	beq.n	800f900 <__gethex+0x38c>
 800f870:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f874:	2b02      	cmp	r3, #2
 800f876:	d015      	beq.n	800f8a4 <__gethex+0x330>
 800f878:	2b03      	cmp	r3, #3
 800f87a:	d017      	beq.n	800f8ac <__gethex+0x338>
 800f87c:	2b01      	cmp	r3, #1
 800f87e:	d109      	bne.n	800f894 <__gethex+0x320>
 800f880:	f019 0f02 	tst.w	r9, #2
 800f884:	d006      	beq.n	800f894 <__gethex+0x320>
 800f886:	f8da 3000 	ldr.w	r3, [sl]
 800f88a:	ea49 0903 	orr.w	r9, r9, r3
 800f88e:	f019 0f01 	tst.w	r9, #1
 800f892:	d10e      	bne.n	800f8b2 <__gethex+0x33e>
 800f894:	f045 0510 	orr.w	r5, r5, #16
 800f898:	e032      	b.n	800f900 <__gethex+0x38c>
 800f89a:	f04f 0901 	mov.w	r9, #1
 800f89e:	e7d1      	b.n	800f844 <__gethex+0x2d0>
 800f8a0:	2501      	movs	r5, #1
 800f8a2:	e7e2      	b.n	800f86a <__gethex+0x2f6>
 800f8a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f8a6:	f1c3 0301 	rsb	r3, r3, #1
 800f8aa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f8ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d0f0      	beq.n	800f894 <__gethex+0x320>
 800f8b2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f8b6:	f104 0314 	add.w	r3, r4, #20
 800f8ba:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800f8be:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800f8c2:	f04f 0c00 	mov.w	ip, #0
 800f8c6:	4618      	mov	r0, r3
 800f8c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800f8cc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f8d0:	d01b      	beq.n	800f90a <__gethex+0x396>
 800f8d2:	3201      	adds	r2, #1
 800f8d4:	6002      	str	r2, [r0, #0]
 800f8d6:	2d02      	cmp	r5, #2
 800f8d8:	f104 0314 	add.w	r3, r4, #20
 800f8dc:	d13c      	bne.n	800f958 <__gethex+0x3e4>
 800f8de:	f8d8 2000 	ldr.w	r2, [r8]
 800f8e2:	3a01      	subs	r2, #1
 800f8e4:	42b2      	cmp	r2, r6
 800f8e6:	d109      	bne.n	800f8fc <__gethex+0x388>
 800f8e8:	1171      	asrs	r1, r6, #5
 800f8ea:	2201      	movs	r2, #1
 800f8ec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f8f0:	f006 061f 	and.w	r6, r6, #31
 800f8f4:	fa02 f606 	lsl.w	r6, r2, r6
 800f8f8:	421e      	tst	r6, r3
 800f8fa:	d13a      	bne.n	800f972 <__gethex+0x3fe>
 800f8fc:	f045 0520 	orr.w	r5, r5, #32
 800f900:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f902:	601c      	str	r4, [r3, #0]
 800f904:	9b02      	ldr	r3, [sp, #8]
 800f906:	601f      	str	r7, [r3, #0]
 800f908:	e6b0      	b.n	800f66c <__gethex+0xf8>
 800f90a:	4299      	cmp	r1, r3
 800f90c:	f843 cc04 	str.w	ip, [r3, #-4]
 800f910:	d8d9      	bhi.n	800f8c6 <__gethex+0x352>
 800f912:	68a3      	ldr	r3, [r4, #8]
 800f914:	459b      	cmp	fp, r3
 800f916:	db17      	blt.n	800f948 <__gethex+0x3d4>
 800f918:	6861      	ldr	r1, [r4, #4]
 800f91a:	9801      	ldr	r0, [sp, #4]
 800f91c:	3101      	adds	r1, #1
 800f91e:	f000 f9c3 	bl	800fca8 <_Balloc>
 800f922:	4681      	mov	r9, r0
 800f924:	b918      	cbnz	r0, 800f92e <__gethex+0x3ba>
 800f926:	4b1a      	ldr	r3, [pc, #104]	@ (800f990 <__gethex+0x41c>)
 800f928:	4602      	mov	r2, r0
 800f92a:	2184      	movs	r1, #132	@ 0x84
 800f92c:	e6c5      	b.n	800f6ba <__gethex+0x146>
 800f92e:	6922      	ldr	r2, [r4, #16]
 800f930:	3202      	adds	r2, #2
 800f932:	f104 010c 	add.w	r1, r4, #12
 800f936:	0092      	lsls	r2, r2, #2
 800f938:	300c      	adds	r0, #12
 800f93a:	f7fe fed6 	bl	800e6ea <memcpy>
 800f93e:	4621      	mov	r1, r4
 800f940:	9801      	ldr	r0, [sp, #4]
 800f942:	f000 f9f1 	bl	800fd28 <_Bfree>
 800f946:	464c      	mov	r4, r9
 800f948:	6923      	ldr	r3, [r4, #16]
 800f94a:	1c5a      	adds	r2, r3, #1
 800f94c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f950:	6122      	str	r2, [r4, #16]
 800f952:	2201      	movs	r2, #1
 800f954:	615a      	str	r2, [r3, #20]
 800f956:	e7be      	b.n	800f8d6 <__gethex+0x362>
 800f958:	6922      	ldr	r2, [r4, #16]
 800f95a:	455a      	cmp	r2, fp
 800f95c:	dd0b      	ble.n	800f976 <__gethex+0x402>
 800f95e:	2101      	movs	r1, #1
 800f960:	4620      	mov	r0, r4
 800f962:	f7ff fd9f 	bl	800f4a4 <rshift>
 800f966:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f96a:	3701      	adds	r7, #1
 800f96c:	42bb      	cmp	r3, r7
 800f96e:	f6ff aee0 	blt.w	800f732 <__gethex+0x1be>
 800f972:	2501      	movs	r5, #1
 800f974:	e7c2      	b.n	800f8fc <__gethex+0x388>
 800f976:	f016 061f 	ands.w	r6, r6, #31
 800f97a:	d0fa      	beq.n	800f972 <__gethex+0x3fe>
 800f97c:	4453      	add	r3, sl
 800f97e:	f1c6 0620 	rsb	r6, r6, #32
 800f982:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f986:	f000 fa81 	bl	800fe8c <__hi0bits>
 800f98a:	42b0      	cmp	r0, r6
 800f98c:	dbe7      	blt.n	800f95e <__gethex+0x3ea>
 800f98e:	e7f0      	b.n	800f972 <__gethex+0x3fe>
 800f990:	08011590 	.word	0x08011590

0800f994 <L_shift>:
 800f994:	f1c2 0208 	rsb	r2, r2, #8
 800f998:	0092      	lsls	r2, r2, #2
 800f99a:	b570      	push	{r4, r5, r6, lr}
 800f99c:	f1c2 0620 	rsb	r6, r2, #32
 800f9a0:	6843      	ldr	r3, [r0, #4]
 800f9a2:	6804      	ldr	r4, [r0, #0]
 800f9a4:	fa03 f506 	lsl.w	r5, r3, r6
 800f9a8:	432c      	orrs	r4, r5
 800f9aa:	40d3      	lsrs	r3, r2
 800f9ac:	6004      	str	r4, [r0, #0]
 800f9ae:	f840 3f04 	str.w	r3, [r0, #4]!
 800f9b2:	4288      	cmp	r0, r1
 800f9b4:	d3f4      	bcc.n	800f9a0 <L_shift+0xc>
 800f9b6:	bd70      	pop	{r4, r5, r6, pc}

0800f9b8 <__match>:
 800f9b8:	b530      	push	{r4, r5, lr}
 800f9ba:	6803      	ldr	r3, [r0, #0]
 800f9bc:	3301      	adds	r3, #1
 800f9be:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f9c2:	b914      	cbnz	r4, 800f9ca <__match+0x12>
 800f9c4:	6003      	str	r3, [r0, #0]
 800f9c6:	2001      	movs	r0, #1
 800f9c8:	bd30      	pop	{r4, r5, pc}
 800f9ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f9ce:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800f9d2:	2d19      	cmp	r5, #25
 800f9d4:	bf98      	it	ls
 800f9d6:	3220      	addls	r2, #32
 800f9d8:	42a2      	cmp	r2, r4
 800f9da:	d0f0      	beq.n	800f9be <__match+0x6>
 800f9dc:	2000      	movs	r0, #0
 800f9de:	e7f3      	b.n	800f9c8 <__match+0x10>

0800f9e0 <__hexnan>:
 800f9e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9e4:	680b      	ldr	r3, [r1, #0]
 800f9e6:	6801      	ldr	r1, [r0, #0]
 800f9e8:	115e      	asrs	r6, r3, #5
 800f9ea:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f9ee:	f013 031f 	ands.w	r3, r3, #31
 800f9f2:	b087      	sub	sp, #28
 800f9f4:	bf18      	it	ne
 800f9f6:	3604      	addne	r6, #4
 800f9f8:	2500      	movs	r5, #0
 800f9fa:	1f37      	subs	r7, r6, #4
 800f9fc:	4682      	mov	sl, r0
 800f9fe:	4690      	mov	r8, r2
 800fa00:	9301      	str	r3, [sp, #4]
 800fa02:	f846 5c04 	str.w	r5, [r6, #-4]
 800fa06:	46b9      	mov	r9, r7
 800fa08:	463c      	mov	r4, r7
 800fa0a:	9502      	str	r5, [sp, #8]
 800fa0c:	46ab      	mov	fp, r5
 800fa0e:	784a      	ldrb	r2, [r1, #1]
 800fa10:	1c4b      	adds	r3, r1, #1
 800fa12:	9303      	str	r3, [sp, #12]
 800fa14:	b342      	cbz	r2, 800fa68 <__hexnan+0x88>
 800fa16:	4610      	mov	r0, r2
 800fa18:	9105      	str	r1, [sp, #20]
 800fa1a:	9204      	str	r2, [sp, #16]
 800fa1c:	f7ff fd94 	bl	800f548 <__hexdig_fun>
 800fa20:	2800      	cmp	r0, #0
 800fa22:	d151      	bne.n	800fac8 <__hexnan+0xe8>
 800fa24:	9a04      	ldr	r2, [sp, #16]
 800fa26:	9905      	ldr	r1, [sp, #20]
 800fa28:	2a20      	cmp	r2, #32
 800fa2a:	d818      	bhi.n	800fa5e <__hexnan+0x7e>
 800fa2c:	9b02      	ldr	r3, [sp, #8]
 800fa2e:	459b      	cmp	fp, r3
 800fa30:	dd13      	ble.n	800fa5a <__hexnan+0x7a>
 800fa32:	454c      	cmp	r4, r9
 800fa34:	d206      	bcs.n	800fa44 <__hexnan+0x64>
 800fa36:	2d07      	cmp	r5, #7
 800fa38:	dc04      	bgt.n	800fa44 <__hexnan+0x64>
 800fa3a:	462a      	mov	r2, r5
 800fa3c:	4649      	mov	r1, r9
 800fa3e:	4620      	mov	r0, r4
 800fa40:	f7ff ffa8 	bl	800f994 <L_shift>
 800fa44:	4544      	cmp	r4, r8
 800fa46:	d952      	bls.n	800faee <__hexnan+0x10e>
 800fa48:	2300      	movs	r3, #0
 800fa4a:	f1a4 0904 	sub.w	r9, r4, #4
 800fa4e:	f844 3c04 	str.w	r3, [r4, #-4]
 800fa52:	f8cd b008 	str.w	fp, [sp, #8]
 800fa56:	464c      	mov	r4, r9
 800fa58:	461d      	mov	r5, r3
 800fa5a:	9903      	ldr	r1, [sp, #12]
 800fa5c:	e7d7      	b.n	800fa0e <__hexnan+0x2e>
 800fa5e:	2a29      	cmp	r2, #41	@ 0x29
 800fa60:	d157      	bne.n	800fb12 <__hexnan+0x132>
 800fa62:	3102      	adds	r1, #2
 800fa64:	f8ca 1000 	str.w	r1, [sl]
 800fa68:	f1bb 0f00 	cmp.w	fp, #0
 800fa6c:	d051      	beq.n	800fb12 <__hexnan+0x132>
 800fa6e:	454c      	cmp	r4, r9
 800fa70:	d206      	bcs.n	800fa80 <__hexnan+0xa0>
 800fa72:	2d07      	cmp	r5, #7
 800fa74:	dc04      	bgt.n	800fa80 <__hexnan+0xa0>
 800fa76:	462a      	mov	r2, r5
 800fa78:	4649      	mov	r1, r9
 800fa7a:	4620      	mov	r0, r4
 800fa7c:	f7ff ff8a 	bl	800f994 <L_shift>
 800fa80:	4544      	cmp	r4, r8
 800fa82:	d936      	bls.n	800faf2 <__hexnan+0x112>
 800fa84:	f1a8 0204 	sub.w	r2, r8, #4
 800fa88:	4623      	mov	r3, r4
 800fa8a:	f853 1b04 	ldr.w	r1, [r3], #4
 800fa8e:	f842 1f04 	str.w	r1, [r2, #4]!
 800fa92:	429f      	cmp	r7, r3
 800fa94:	d2f9      	bcs.n	800fa8a <__hexnan+0xaa>
 800fa96:	1b3b      	subs	r3, r7, r4
 800fa98:	f023 0303 	bic.w	r3, r3, #3
 800fa9c:	3304      	adds	r3, #4
 800fa9e:	3401      	adds	r4, #1
 800faa0:	3e03      	subs	r6, #3
 800faa2:	42b4      	cmp	r4, r6
 800faa4:	bf88      	it	hi
 800faa6:	2304      	movhi	r3, #4
 800faa8:	4443      	add	r3, r8
 800faaa:	2200      	movs	r2, #0
 800faac:	f843 2b04 	str.w	r2, [r3], #4
 800fab0:	429f      	cmp	r7, r3
 800fab2:	d2fb      	bcs.n	800faac <__hexnan+0xcc>
 800fab4:	683b      	ldr	r3, [r7, #0]
 800fab6:	b91b      	cbnz	r3, 800fac0 <__hexnan+0xe0>
 800fab8:	4547      	cmp	r7, r8
 800faba:	d128      	bne.n	800fb0e <__hexnan+0x12e>
 800fabc:	2301      	movs	r3, #1
 800fabe:	603b      	str	r3, [r7, #0]
 800fac0:	2005      	movs	r0, #5
 800fac2:	b007      	add	sp, #28
 800fac4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fac8:	3501      	adds	r5, #1
 800faca:	2d08      	cmp	r5, #8
 800facc:	f10b 0b01 	add.w	fp, fp, #1
 800fad0:	dd06      	ble.n	800fae0 <__hexnan+0x100>
 800fad2:	4544      	cmp	r4, r8
 800fad4:	d9c1      	bls.n	800fa5a <__hexnan+0x7a>
 800fad6:	2300      	movs	r3, #0
 800fad8:	f844 3c04 	str.w	r3, [r4, #-4]
 800fadc:	2501      	movs	r5, #1
 800fade:	3c04      	subs	r4, #4
 800fae0:	6822      	ldr	r2, [r4, #0]
 800fae2:	f000 000f 	and.w	r0, r0, #15
 800fae6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800faea:	6020      	str	r0, [r4, #0]
 800faec:	e7b5      	b.n	800fa5a <__hexnan+0x7a>
 800faee:	2508      	movs	r5, #8
 800faf0:	e7b3      	b.n	800fa5a <__hexnan+0x7a>
 800faf2:	9b01      	ldr	r3, [sp, #4]
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	d0dd      	beq.n	800fab4 <__hexnan+0xd4>
 800faf8:	f1c3 0320 	rsb	r3, r3, #32
 800fafc:	f04f 32ff 	mov.w	r2, #4294967295
 800fb00:	40da      	lsrs	r2, r3
 800fb02:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800fb06:	4013      	ands	r3, r2
 800fb08:	f846 3c04 	str.w	r3, [r6, #-4]
 800fb0c:	e7d2      	b.n	800fab4 <__hexnan+0xd4>
 800fb0e:	3f04      	subs	r7, #4
 800fb10:	e7d0      	b.n	800fab4 <__hexnan+0xd4>
 800fb12:	2004      	movs	r0, #4
 800fb14:	e7d5      	b.n	800fac2 <__hexnan+0xe2>
	...

0800fb18 <malloc>:
 800fb18:	4b02      	ldr	r3, [pc, #8]	@ (800fb24 <malloc+0xc>)
 800fb1a:	4601      	mov	r1, r0
 800fb1c:	6818      	ldr	r0, [r3, #0]
 800fb1e:	f000 b825 	b.w	800fb6c <_malloc_r>
 800fb22:	bf00      	nop
 800fb24:	20000324 	.word	0x20000324

0800fb28 <sbrk_aligned>:
 800fb28:	b570      	push	{r4, r5, r6, lr}
 800fb2a:	4e0f      	ldr	r6, [pc, #60]	@ (800fb68 <sbrk_aligned+0x40>)
 800fb2c:	460c      	mov	r4, r1
 800fb2e:	6831      	ldr	r1, [r6, #0]
 800fb30:	4605      	mov	r5, r0
 800fb32:	b911      	cbnz	r1, 800fb3a <sbrk_aligned+0x12>
 800fb34:	f000 fff2 	bl	8010b1c <_sbrk_r>
 800fb38:	6030      	str	r0, [r6, #0]
 800fb3a:	4621      	mov	r1, r4
 800fb3c:	4628      	mov	r0, r5
 800fb3e:	f000 ffed 	bl	8010b1c <_sbrk_r>
 800fb42:	1c43      	adds	r3, r0, #1
 800fb44:	d103      	bne.n	800fb4e <sbrk_aligned+0x26>
 800fb46:	f04f 34ff 	mov.w	r4, #4294967295
 800fb4a:	4620      	mov	r0, r4
 800fb4c:	bd70      	pop	{r4, r5, r6, pc}
 800fb4e:	1cc4      	adds	r4, r0, #3
 800fb50:	f024 0403 	bic.w	r4, r4, #3
 800fb54:	42a0      	cmp	r0, r4
 800fb56:	d0f8      	beq.n	800fb4a <sbrk_aligned+0x22>
 800fb58:	1a21      	subs	r1, r4, r0
 800fb5a:	4628      	mov	r0, r5
 800fb5c:	f000 ffde 	bl	8010b1c <_sbrk_r>
 800fb60:	3001      	adds	r0, #1
 800fb62:	d1f2      	bne.n	800fb4a <sbrk_aligned+0x22>
 800fb64:	e7ef      	b.n	800fb46 <sbrk_aligned+0x1e>
 800fb66:	bf00      	nop
 800fb68:	200023ec 	.word	0x200023ec

0800fb6c <_malloc_r>:
 800fb6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb70:	1ccd      	adds	r5, r1, #3
 800fb72:	f025 0503 	bic.w	r5, r5, #3
 800fb76:	3508      	adds	r5, #8
 800fb78:	2d0c      	cmp	r5, #12
 800fb7a:	bf38      	it	cc
 800fb7c:	250c      	movcc	r5, #12
 800fb7e:	2d00      	cmp	r5, #0
 800fb80:	4606      	mov	r6, r0
 800fb82:	db01      	blt.n	800fb88 <_malloc_r+0x1c>
 800fb84:	42a9      	cmp	r1, r5
 800fb86:	d904      	bls.n	800fb92 <_malloc_r+0x26>
 800fb88:	230c      	movs	r3, #12
 800fb8a:	6033      	str	r3, [r6, #0]
 800fb8c:	2000      	movs	r0, #0
 800fb8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fb92:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800fc68 <_malloc_r+0xfc>
 800fb96:	f000 f87b 	bl	800fc90 <__malloc_lock>
 800fb9a:	f8d8 3000 	ldr.w	r3, [r8]
 800fb9e:	461c      	mov	r4, r3
 800fba0:	bb44      	cbnz	r4, 800fbf4 <_malloc_r+0x88>
 800fba2:	4629      	mov	r1, r5
 800fba4:	4630      	mov	r0, r6
 800fba6:	f7ff ffbf 	bl	800fb28 <sbrk_aligned>
 800fbaa:	1c43      	adds	r3, r0, #1
 800fbac:	4604      	mov	r4, r0
 800fbae:	d158      	bne.n	800fc62 <_malloc_r+0xf6>
 800fbb0:	f8d8 4000 	ldr.w	r4, [r8]
 800fbb4:	4627      	mov	r7, r4
 800fbb6:	2f00      	cmp	r7, #0
 800fbb8:	d143      	bne.n	800fc42 <_malloc_r+0xd6>
 800fbba:	2c00      	cmp	r4, #0
 800fbbc:	d04b      	beq.n	800fc56 <_malloc_r+0xea>
 800fbbe:	6823      	ldr	r3, [r4, #0]
 800fbc0:	4639      	mov	r1, r7
 800fbc2:	4630      	mov	r0, r6
 800fbc4:	eb04 0903 	add.w	r9, r4, r3
 800fbc8:	f000 ffa8 	bl	8010b1c <_sbrk_r>
 800fbcc:	4581      	cmp	r9, r0
 800fbce:	d142      	bne.n	800fc56 <_malloc_r+0xea>
 800fbd0:	6821      	ldr	r1, [r4, #0]
 800fbd2:	1a6d      	subs	r5, r5, r1
 800fbd4:	4629      	mov	r1, r5
 800fbd6:	4630      	mov	r0, r6
 800fbd8:	f7ff ffa6 	bl	800fb28 <sbrk_aligned>
 800fbdc:	3001      	adds	r0, #1
 800fbde:	d03a      	beq.n	800fc56 <_malloc_r+0xea>
 800fbe0:	6823      	ldr	r3, [r4, #0]
 800fbe2:	442b      	add	r3, r5
 800fbe4:	6023      	str	r3, [r4, #0]
 800fbe6:	f8d8 3000 	ldr.w	r3, [r8]
 800fbea:	685a      	ldr	r2, [r3, #4]
 800fbec:	bb62      	cbnz	r2, 800fc48 <_malloc_r+0xdc>
 800fbee:	f8c8 7000 	str.w	r7, [r8]
 800fbf2:	e00f      	b.n	800fc14 <_malloc_r+0xa8>
 800fbf4:	6822      	ldr	r2, [r4, #0]
 800fbf6:	1b52      	subs	r2, r2, r5
 800fbf8:	d420      	bmi.n	800fc3c <_malloc_r+0xd0>
 800fbfa:	2a0b      	cmp	r2, #11
 800fbfc:	d917      	bls.n	800fc2e <_malloc_r+0xc2>
 800fbfe:	1961      	adds	r1, r4, r5
 800fc00:	42a3      	cmp	r3, r4
 800fc02:	6025      	str	r5, [r4, #0]
 800fc04:	bf18      	it	ne
 800fc06:	6059      	strne	r1, [r3, #4]
 800fc08:	6863      	ldr	r3, [r4, #4]
 800fc0a:	bf08      	it	eq
 800fc0c:	f8c8 1000 	streq.w	r1, [r8]
 800fc10:	5162      	str	r2, [r4, r5]
 800fc12:	604b      	str	r3, [r1, #4]
 800fc14:	4630      	mov	r0, r6
 800fc16:	f000 f841 	bl	800fc9c <__malloc_unlock>
 800fc1a:	f104 000b 	add.w	r0, r4, #11
 800fc1e:	1d23      	adds	r3, r4, #4
 800fc20:	f020 0007 	bic.w	r0, r0, #7
 800fc24:	1ac2      	subs	r2, r0, r3
 800fc26:	bf1c      	itt	ne
 800fc28:	1a1b      	subne	r3, r3, r0
 800fc2a:	50a3      	strne	r3, [r4, r2]
 800fc2c:	e7af      	b.n	800fb8e <_malloc_r+0x22>
 800fc2e:	6862      	ldr	r2, [r4, #4]
 800fc30:	42a3      	cmp	r3, r4
 800fc32:	bf0c      	ite	eq
 800fc34:	f8c8 2000 	streq.w	r2, [r8]
 800fc38:	605a      	strne	r2, [r3, #4]
 800fc3a:	e7eb      	b.n	800fc14 <_malloc_r+0xa8>
 800fc3c:	4623      	mov	r3, r4
 800fc3e:	6864      	ldr	r4, [r4, #4]
 800fc40:	e7ae      	b.n	800fba0 <_malloc_r+0x34>
 800fc42:	463c      	mov	r4, r7
 800fc44:	687f      	ldr	r7, [r7, #4]
 800fc46:	e7b6      	b.n	800fbb6 <_malloc_r+0x4a>
 800fc48:	461a      	mov	r2, r3
 800fc4a:	685b      	ldr	r3, [r3, #4]
 800fc4c:	42a3      	cmp	r3, r4
 800fc4e:	d1fb      	bne.n	800fc48 <_malloc_r+0xdc>
 800fc50:	2300      	movs	r3, #0
 800fc52:	6053      	str	r3, [r2, #4]
 800fc54:	e7de      	b.n	800fc14 <_malloc_r+0xa8>
 800fc56:	230c      	movs	r3, #12
 800fc58:	6033      	str	r3, [r6, #0]
 800fc5a:	4630      	mov	r0, r6
 800fc5c:	f000 f81e 	bl	800fc9c <__malloc_unlock>
 800fc60:	e794      	b.n	800fb8c <_malloc_r+0x20>
 800fc62:	6005      	str	r5, [r0, #0]
 800fc64:	e7d6      	b.n	800fc14 <_malloc_r+0xa8>
 800fc66:	bf00      	nop
 800fc68:	200023f0 	.word	0x200023f0

0800fc6c <__ascii_mbtowc>:
 800fc6c:	b082      	sub	sp, #8
 800fc6e:	b901      	cbnz	r1, 800fc72 <__ascii_mbtowc+0x6>
 800fc70:	a901      	add	r1, sp, #4
 800fc72:	b142      	cbz	r2, 800fc86 <__ascii_mbtowc+0x1a>
 800fc74:	b14b      	cbz	r3, 800fc8a <__ascii_mbtowc+0x1e>
 800fc76:	7813      	ldrb	r3, [r2, #0]
 800fc78:	600b      	str	r3, [r1, #0]
 800fc7a:	7812      	ldrb	r2, [r2, #0]
 800fc7c:	1e10      	subs	r0, r2, #0
 800fc7e:	bf18      	it	ne
 800fc80:	2001      	movne	r0, #1
 800fc82:	b002      	add	sp, #8
 800fc84:	4770      	bx	lr
 800fc86:	4610      	mov	r0, r2
 800fc88:	e7fb      	b.n	800fc82 <__ascii_mbtowc+0x16>
 800fc8a:	f06f 0001 	mvn.w	r0, #1
 800fc8e:	e7f8      	b.n	800fc82 <__ascii_mbtowc+0x16>

0800fc90 <__malloc_lock>:
 800fc90:	4801      	ldr	r0, [pc, #4]	@ (800fc98 <__malloc_lock+0x8>)
 800fc92:	f7fe bd28 	b.w	800e6e6 <__retarget_lock_acquire_recursive>
 800fc96:	bf00      	nop
 800fc98:	200023e8 	.word	0x200023e8

0800fc9c <__malloc_unlock>:
 800fc9c:	4801      	ldr	r0, [pc, #4]	@ (800fca4 <__malloc_unlock+0x8>)
 800fc9e:	f7fe bd23 	b.w	800e6e8 <__retarget_lock_release_recursive>
 800fca2:	bf00      	nop
 800fca4:	200023e8 	.word	0x200023e8

0800fca8 <_Balloc>:
 800fca8:	b570      	push	{r4, r5, r6, lr}
 800fcaa:	69c6      	ldr	r6, [r0, #28]
 800fcac:	4604      	mov	r4, r0
 800fcae:	460d      	mov	r5, r1
 800fcb0:	b976      	cbnz	r6, 800fcd0 <_Balloc+0x28>
 800fcb2:	2010      	movs	r0, #16
 800fcb4:	f7ff ff30 	bl	800fb18 <malloc>
 800fcb8:	4602      	mov	r2, r0
 800fcba:	61e0      	str	r0, [r4, #28]
 800fcbc:	b920      	cbnz	r0, 800fcc8 <_Balloc+0x20>
 800fcbe:	4b18      	ldr	r3, [pc, #96]	@ (800fd20 <_Balloc+0x78>)
 800fcc0:	4818      	ldr	r0, [pc, #96]	@ (800fd24 <_Balloc+0x7c>)
 800fcc2:	216b      	movs	r1, #107	@ 0x6b
 800fcc4:	f7fe fd2e 	bl	800e724 <__assert_func>
 800fcc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fccc:	6006      	str	r6, [r0, #0]
 800fcce:	60c6      	str	r6, [r0, #12]
 800fcd0:	69e6      	ldr	r6, [r4, #28]
 800fcd2:	68f3      	ldr	r3, [r6, #12]
 800fcd4:	b183      	cbz	r3, 800fcf8 <_Balloc+0x50>
 800fcd6:	69e3      	ldr	r3, [r4, #28]
 800fcd8:	68db      	ldr	r3, [r3, #12]
 800fcda:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fcde:	b9b8      	cbnz	r0, 800fd10 <_Balloc+0x68>
 800fce0:	2101      	movs	r1, #1
 800fce2:	fa01 f605 	lsl.w	r6, r1, r5
 800fce6:	1d72      	adds	r2, r6, #5
 800fce8:	0092      	lsls	r2, r2, #2
 800fcea:	4620      	mov	r0, r4
 800fcec:	f000 ff2d 	bl	8010b4a <_calloc_r>
 800fcf0:	b160      	cbz	r0, 800fd0c <_Balloc+0x64>
 800fcf2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fcf6:	e00e      	b.n	800fd16 <_Balloc+0x6e>
 800fcf8:	2221      	movs	r2, #33	@ 0x21
 800fcfa:	2104      	movs	r1, #4
 800fcfc:	4620      	mov	r0, r4
 800fcfe:	f000 ff24 	bl	8010b4a <_calloc_r>
 800fd02:	69e3      	ldr	r3, [r4, #28]
 800fd04:	60f0      	str	r0, [r6, #12]
 800fd06:	68db      	ldr	r3, [r3, #12]
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d1e4      	bne.n	800fcd6 <_Balloc+0x2e>
 800fd0c:	2000      	movs	r0, #0
 800fd0e:	bd70      	pop	{r4, r5, r6, pc}
 800fd10:	6802      	ldr	r2, [r0, #0]
 800fd12:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fd16:	2300      	movs	r3, #0
 800fd18:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fd1c:	e7f7      	b.n	800fd0e <_Balloc+0x66>
 800fd1e:	bf00      	nop
 800fd20:	08011476 	.word	0x08011476
 800fd24:	08011601 	.word	0x08011601

0800fd28 <_Bfree>:
 800fd28:	b570      	push	{r4, r5, r6, lr}
 800fd2a:	69c6      	ldr	r6, [r0, #28]
 800fd2c:	4605      	mov	r5, r0
 800fd2e:	460c      	mov	r4, r1
 800fd30:	b976      	cbnz	r6, 800fd50 <_Bfree+0x28>
 800fd32:	2010      	movs	r0, #16
 800fd34:	f7ff fef0 	bl	800fb18 <malloc>
 800fd38:	4602      	mov	r2, r0
 800fd3a:	61e8      	str	r0, [r5, #28]
 800fd3c:	b920      	cbnz	r0, 800fd48 <_Bfree+0x20>
 800fd3e:	4b09      	ldr	r3, [pc, #36]	@ (800fd64 <_Bfree+0x3c>)
 800fd40:	4809      	ldr	r0, [pc, #36]	@ (800fd68 <_Bfree+0x40>)
 800fd42:	218f      	movs	r1, #143	@ 0x8f
 800fd44:	f7fe fcee 	bl	800e724 <__assert_func>
 800fd48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fd4c:	6006      	str	r6, [r0, #0]
 800fd4e:	60c6      	str	r6, [r0, #12]
 800fd50:	b13c      	cbz	r4, 800fd62 <_Bfree+0x3a>
 800fd52:	69eb      	ldr	r3, [r5, #28]
 800fd54:	6862      	ldr	r2, [r4, #4]
 800fd56:	68db      	ldr	r3, [r3, #12]
 800fd58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fd5c:	6021      	str	r1, [r4, #0]
 800fd5e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800fd62:	bd70      	pop	{r4, r5, r6, pc}
 800fd64:	08011476 	.word	0x08011476
 800fd68:	08011601 	.word	0x08011601

0800fd6c <__multadd>:
 800fd6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd70:	690d      	ldr	r5, [r1, #16]
 800fd72:	4607      	mov	r7, r0
 800fd74:	460c      	mov	r4, r1
 800fd76:	461e      	mov	r6, r3
 800fd78:	f101 0c14 	add.w	ip, r1, #20
 800fd7c:	2000      	movs	r0, #0
 800fd7e:	f8dc 3000 	ldr.w	r3, [ip]
 800fd82:	b299      	uxth	r1, r3
 800fd84:	fb02 6101 	mla	r1, r2, r1, r6
 800fd88:	0c1e      	lsrs	r6, r3, #16
 800fd8a:	0c0b      	lsrs	r3, r1, #16
 800fd8c:	fb02 3306 	mla	r3, r2, r6, r3
 800fd90:	b289      	uxth	r1, r1
 800fd92:	3001      	adds	r0, #1
 800fd94:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800fd98:	4285      	cmp	r5, r0
 800fd9a:	f84c 1b04 	str.w	r1, [ip], #4
 800fd9e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800fda2:	dcec      	bgt.n	800fd7e <__multadd+0x12>
 800fda4:	b30e      	cbz	r6, 800fdea <__multadd+0x7e>
 800fda6:	68a3      	ldr	r3, [r4, #8]
 800fda8:	42ab      	cmp	r3, r5
 800fdaa:	dc19      	bgt.n	800fde0 <__multadd+0x74>
 800fdac:	6861      	ldr	r1, [r4, #4]
 800fdae:	4638      	mov	r0, r7
 800fdb0:	3101      	adds	r1, #1
 800fdb2:	f7ff ff79 	bl	800fca8 <_Balloc>
 800fdb6:	4680      	mov	r8, r0
 800fdb8:	b928      	cbnz	r0, 800fdc6 <__multadd+0x5a>
 800fdba:	4602      	mov	r2, r0
 800fdbc:	4b0c      	ldr	r3, [pc, #48]	@ (800fdf0 <__multadd+0x84>)
 800fdbe:	480d      	ldr	r0, [pc, #52]	@ (800fdf4 <__multadd+0x88>)
 800fdc0:	21ba      	movs	r1, #186	@ 0xba
 800fdc2:	f7fe fcaf 	bl	800e724 <__assert_func>
 800fdc6:	6922      	ldr	r2, [r4, #16]
 800fdc8:	3202      	adds	r2, #2
 800fdca:	f104 010c 	add.w	r1, r4, #12
 800fdce:	0092      	lsls	r2, r2, #2
 800fdd0:	300c      	adds	r0, #12
 800fdd2:	f7fe fc8a 	bl	800e6ea <memcpy>
 800fdd6:	4621      	mov	r1, r4
 800fdd8:	4638      	mov	r0, r7
 800fdda:	f7ff ffa5 	bl	800fd28 <_Bfree>
 800fdde:	4644      	mov	r4, r8
 800fde0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fde4:	3501      	adds	r5, #1
 800fde6:	615e      	str	r6, [r3, #20]
 800fde8:	6125      	str	r5, [r4, #16]
 800fdea:	4620      	mov	r0, r4
 800fdec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdf0:	08011590 	.word	0x08011590
 800fdf4:	08011601 	.word	0x08011601

0800fdf8 <__s2b>:
 800fdf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fdfc:	460c      	mov	r4, r1
 800fdfe:	4615      	mov	r5, r2
 800fe00:	461f      	mov	r7, r3
 800fe02:	2209      	movs	r2, #9
 800fe04:	3308      	adds	r3, #8
 800fe06:	4606      	mov	r6, r0
 800fe08:	fb93 f3f2 	sdiv	r3, r3, r2
 800fe0c:	2100      	movs	r1, #0
 800fe0e:	2201      	movs	r2, #1
 800fe10:	429a      	cmp	r2, r3
 800fe12:	db09      	blt.n	800fe28 <__s2b+0x30>
 800fe14:	4630      	mov	r0, r6
 800fe16:	f7ff ff47 	bl	800fca8 <_Balloc>
 800fe1a:	b940      	cbnz	r0, 800fe2e <__s2b+0x36>
 800fe1c:	4602      	mov	r2, r0
 800fe1e:	4b19      	ldr	r3, [pc, #100]	@ (800fe84 <__s2b+0x8c>)
 800fe20:	4819      	ldr	r0, [pc, #100]	@ (800fe88 <__s2b+0x90>)
 800fe22:	21d3      	movs	r1, #211	@ 0xd3
 800fe24:	f7fe fc7e 	bl	800e724 <__assert_func>
 800fe28:	0052      	lsls	r2, r2, #1
 800fe2a:	3101      	adds	r1, #1
 800fe2c:	e7f0      	b.n	800fe10 <__s2b+0x18>
 800fe2e:	9b08      	ldr	r3, [sp, #32]
 800fe30:	6143      	str	r3, [r0, #20]
 800fe32:	2d09      	cmp	r5, #9
 800fe34:	f04f 0301 	mov.w	r3, #1
 800fe38:	6103      	str	r3, [r0, #16]
 800fe3a:	dd16      	ble.n	800fe6a <__s2b+0x72>
 800fe3c:	f104 0909 	add.w	r9, r4, #9
 800fe40:	46c8      	mov	r8, r9
 800fe42:	442c      	add	r4, r5
 800fe44:	f818 3b01 	ldrb.w	r3, [r8], #1
 800fe48:	4601      	mov	r1, r0
 800fe4a:	3b30      	subs	r3, #48	@ 0x30
 800fe4c:	220a      	movs	r2, #10
 800fe4e:	4630      	mov	r0, r6
 800fe50:	f7ff ff8c 	bl	800fd6c <__multadd>
 800fe54:	45a0      	cmp	r8, r4
 800fe56:	d1f5      	bne.n	800fe44 <__s2b+0x4c>
 800fe58:	f1a5 0408 	sub.w	r4, r5, #8
 800fe5c:	444c      	add	r4, r9
 800fe5e:	1b2d      	subs	r5, r5, r4
 800fe60:	1963      	adds	r3, r4, r5
 800fe62:	42bb      	cmp	r3, r7
 800fe64:	db04      	blt.n	800fe70 <__s2b+0x78>
 800fe66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fe6a:	340a      	adds	r4, #10
 800fe6c:	2509      	movs	r5, #9
 800fe6e:	e7f6      	b.n	800fe5e <__s2b+0x66>
 800fe70:	f814 3b01 	ldrb.w	r3, [r4], #1
 800fe74:	4601      	mov	r1, r0
 800fe76:	3b30      	subs	r3, #48	@ 0x30
 800fe78:	220a      	movs	r2, #10
 800fe7a:	4630      	mov	r0, r6
 800fe7c:	f7ff ff76 	bl	800fd6c <__multadd>
 800fe80:	e7ee      	b.n	800fe60 <__s2b+0x68>
 800fe82:	bf00      	nop
 800fe84:	08011590 	.word	0x08011590
 800fe88:	08011601 	.word	0x08011601

0800fe8c <__hi0bits>:
 800fe8c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800fe90:	4603      	mov	r3, r0
 800fe92:	bf36      	itet	cc
 800fe94:	0403      	lslcc	r3, r0, #16
 800fe96:	2000      	movcs	r0, #0
 800fe98:	2010      	movcc	r0, #16
 800fe9a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fe9e:	bf3c      	itt	cc
 800fea0:	021b      	lslcc	r3, r3, #8
 800fea2:	3008      	addcc	r0, #8
 800fea4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fea8:	bf3c      	itt	cc
 800feaa:	011b      	lslcc	r3, r3, #4
 800feac:	3004      	addcc	r0, #4
 800feae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800feb2:	bf3c      	itt	cc
 800feb4:	009b      	lslcc	r3, r3, #2
 800feb6:	3002      	addcc	r0, #2
 800feb8:	2b00      	cmp	r3, #0
 800feba:	db05      	blt.n	800fec8 <__hi0bits+0x3c>
 800febc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800fec0:	f100 0001 	add.w	r0, r0, #1
 800fec4:	bf08      	it	eq
 800fec6:	2020      	moveq	r0, #32
 800fec8:	4770      	bx	lr

0800feca <__lo0bits>:
 800feca:	6803      	ldr	r3, [r0, #0]
 800fecc:	4602      	mov	r2, r0
 800fece:	f013 0007 	ands.w	r0, r3, #7
 800fed2:	d00b      	beq.n	800feec <__lo0bits+0x22>
 800fed4:	07d9      	lsls	r1, r3, #31
 800fed6:	d421      	bmi.n	800ff1c <__lo0bits+0x52>
 800fed8:	0798      	lsls	r0, r3, #30
 800feda:	bf49      	itett	mi
 800fedc:	085b      	lsrmi	r3, r3, #1
 800fede:	089b      	lsrpl	r3, r3, #2
 800fee0:	2001      	movmi	r0, #1
 800fee2:	6013      	strmi	r3, [r2, #0]
 800fee4:	bf5c      	itt	pl
 800fee6:	6013      	strpl	r3, [r2, #0]
 800fee8:	2002      	movpl	r0, #2
 800feea:	4770      	bx	lr
 800feec:	b299      	uxth	r1, r3
 800feee:	b909      	cbnz	r1, 800fef4 <__lo0bits+0x2a>
 800fef0:	0c1b      	lsrs	r3, r3, #16
 800fef2:	2010      	movs	r0, #16
 800fef4:	b2d9      	uxtb	r1, r3
 800fef6:	b909      	cbnz	r1, 800fefc <__lo0bits+0x32>
 800fef8:	3008      	adds	r0, #8
 800fefa:	0a1b      	lsrs	r3, r3, #8
 800fefc:	0719      	lsls	r1, r3, #28
 800fefe:	bf04      	itt	eq
 800ff00:	091b      	lsreq	r3, r3, #4
 800ff02:	3004      	addeq	r0, #4
 800ff04:	0799      	lsls	r1, r3, #30
 800ff06:	bf04      	itt	eq
 800ff08:	089b      	lsreq	r3, r3, #2
 800ff0a:	3002      	addeq	r0, #2
 800ff0c:	07d9      	lsls	r1, r3, #31
 800ff0e:	d403      	bmi.n	800ff18 <__lo0bits+0x4e>
 800ff10:	085b      	lsrs	r3, r3, #1
 800ff12:	f100 0001 	add.w	r0, r0, #1
 800ff16:	d003      	beq.n	800ff20 <__lo0bits+0x56>
 800ff18:	6013      	str	r3, [r2, #0]
 800ff1a:	4770      	bx	lr
 800ff1c:	2000      	movs	r0, #0
 800ff1e:	4770      	bx	lr
 800ff20:	2020      	movs	r0, #32
 800ff22:	4770      	bx	lr

0800ff24 <__i2b>:
 800ff24:	b510      	push	{r4, lr}
 800ff26:	460c      	mov	r4, r1
 800ff28:	2101      	movs	r1, #1
 800ff2a:	f7ff febd 	bl	800fca8 <_Balloc>
 800ff2e:	4602      	mov	r2, r0
 800ff30:	b928      	cbnz	r0, 800ff3e <__i2b+0x1a>
 800ff32:	4b05      	ldr	r3, [pc, #20]	@ (800ff48 <__i2b+0x24>)
 800ff34:	4805      	ldr	r0, [pc, #20]	@ (800ff4c <__i2b+0x28>)
 800ff36:	f240 1145 	movw	r1, #325	@ 0x145
 800ff3a:	f7fe fbf3 	bl	800e724 <__assert_func>
 800ff3e:	2301      	movs	r3, #1
 800ff40:	6144      	str	r4, [r0, #20]
 800ff42:	6103      	str	r3, [r0, #16]
 800ff44:	bd10      	pop	{r4, pc}
 800ff46:	bf00      	nop
 800ff48:	08011590 	.word	0x08011590
 800ff4c:	08011601 	.word	0x08011601

0800ff50 <__multiply>:
 800ff50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff54:	4617      	mov	r7, r2
 800ff56:	690a      	ldr	r2, [r1, #16]
 800ff58:	693b      	ldr	r3, [r7, #16]
 800ff5a:	429a      	cmp	r2, r3
 800ff5c:	bfa8      	it	ge
 800ff5e:	463b      	movge	r3, r7
 800ff60:	4689      	mov	r9, r1
 800ff62:	bfa4      	itt	ge
 800ff64:	460f      	movge	r7, r1
 800ff66:	4699      	movge	r9, r3
 800ff68:	693d      	ldr	r5, [r7, #16]
 800ff6a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ff6e:	68bb      	ldr	r3, [r7, #8]
 800ff70:	6879      	ldr	r1, [r7, #4]
 800ff72:	eb05 060a 	add.w	r6, r5, sl
 800ff76:	42b3      	cmp	r3, r6
 800ff78:	b085      	sub	sp, #20
 800ff7a:	bfb8      	it	lt
 800ff7c:	3101      	addlt	r1, #1
 800ff7e:	f7ff fe93 	bl	800fca8 <_Balloc>
 800ff82:	b930      	cbnz	r0, 800ff92 <__multiply+0x42>
 800ff84:	4602      	mov	r2, r0
 800ff86:	4b41      	ldr	r3, [pc, #260]	@ (801008c <__multiply+0x13c>)
 800ff88:	4841      	ldr	r0, [pc, #260]	@ (8010090 <__multiply+0x140>)
 800ff8a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ff8e:	f7fe fbc9 	bl	800e724 <__assert_func>
 800ff92:	f100 0414 	add.w	r4, r0, #20
 800ff96:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ff9a:	4623      	mov	r3, r4
 800ff9c:	2200      	movs	r2, #0
 800ff9e:	4573      	cmp	r3, lr
 800ffa0:	d320      	bcc.n	800ffe4 <__multiply+0x94>
 800ffa2:	f107 0814 	add.w	r8, r7, #20
 800ffa6:	f109 0114 	add.w	r1, r9, #20
 800ffaa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ffae:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ffb2:	9302      	str	r3, [sp, #8]
 800ffb4:	1beb      	subs	r3, r5, r7
 800ffb6:	3b15      	subs	r3, #21
 800ffb8:	f023 0303 	bic.w	r3, r3, #3
 800ffbc:	3304      	adds	r3, #4
 800ffbe:	3715      	adds	r7, #21
 800ffc0:	42bd      	cmp	r5, r7
 800ffc2:	bf38      	it	cc
 800ffc4:	2304      	movcc	r3, #4
 800ffc6:	9301      	str	r3, [sp, #4]
 800ffc8:	9b02      	ldr	r3, [sp, #8]
 800ffca:	9103      	str	r1, [sp, #12]
 800ffcc:	428b      	cmp	r3, r1
 800ffce:	d80c      	bhi.n	800ffea <__multiply+0x9a>
 800ffd0:	2e00      	cmp	r6, #0
 800ffd2:	dd03      	ble.n	800ffdc <__multiply+0x8c>
 800ffd4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ffd8:	2b00      	cmp	r3, #0
 800ffda:	d055      	beq.n	8010088 <__multiply+0x138>
 800ffdc:	6106      	str	r6, [r0, #16]
 800ffde:	b005      	add	sp, #20
 800ffe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ffe4:	f843 2b04 	str.w	r2, [r3], #4
 800ffe8:	e7d9      	b.n	800ff9e <__multiply+0x4e>
 800ffea:	f8b1 a000 	ldrh.w	sl, [r1]
 800ffee:	f1ba 0f00 	cmp.w	sl, #0
 800fff2:	d01f      	beq.n	8010034 <__multiply+0xe4>
 800fff4:	46c4      	mov	ip, r8
 800fff6:	46a1      	mov	r9, r4
 800fff8:	2700      	movs	r7, #0
 800fffa:	f85c 2b04 	ldr.w	r2, [ip], #4
 800fffe:	f8d9 3000 	ldr.w	r3, [r9]
 8010002:	fa1f fb82 	uxth.w	fp, r2
 8010006:	b29b      	uxth	r3, r3
 8010008:	fb0a 330b 	mla	r3, sl, fp, r3
 801000c:	443b      	add	r3, r7
 801000e:	f8d9 7000 	ldr.w	r7, [r9]
 8010012:	0c12      	lsrs	r2, r2, #16
 8010014:	0c3f      	lsrs	r7, r7, #16
 8010016:	fb0a 7202 	mla	r2, sl, r2, r7
 801001a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801001e:	b29b      	uxth	r3, r3
 8010020:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010024:	4565      	cmp	r5, ip
 8010026:	f849 3b04 	str.w	r3, [r9], #4
 801002a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801002e:	d8e4      	bhi.n	800fffa <__multiply+0xaa>
 8010030:	9b01      	ldr	r3, [sp, #4]
 8010032:	50e7      	str	r7, [r4, r3]
 8010034:	9b03      	ldr	r3, [sp, #12]
 8010036:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801003a:	3104      	adds	r1, #4
 801003c:	f1b9 0f00 	cmp.w	r9, #0
 8010040:	d020      	beq.n	8010084 <__multiply+0x134>
 8010042:	6823      	ldr	r3, [r4, #0]
 8010044:	4647      	mov	r7, r8
 8010046:	46a4      	mov	ip, r4
 8010048:	f04f 0a00 	mov.w	sl, #0
 801004c:	f8b7 b000 	ldrh.w	fp, [r7]
 8010050:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8010054:	fb09 220b 	mla	r2, r9, fp, r2
 8010058:	4452      	add	r2, sl
 801005a:	b29b      	uxth	r3, r3
 801005c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010060:	f84c 3b04 	str.w	r3, [ip], #4
 8010064:	f857 3b04 	ldr.w	r3, [r7], #4
 8010068:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801006c:	f8bc 3000 	ldrh.w	r3, [ip]
 8010070:	fb09 330a 	mla	r3, r9, sl, r3
 8010074:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8010078:	42bd      	cmp	r5, r7
 801007a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801007e:	d8e5      	bhi.n	801004c <__multiply+0xfc>
 8010080:	9a01      	ldr	r2, [sp, #4]
 8010082:	50a3      	str	r3, [r4, r2]
 8010084:	3404      	adds	r4, #4
 8010086:	e79f      	b.n	800ffc8 <__multiply+0x78>
 8010088:	3e01      	subs	r6, #1
 801008a:	e7a1      	b.n	800ffd0 <__multiply+0x80>
 801008c:	08011590 	.word	0x08011590
 8010090:	08011601 	.word	0x08011601

08010094 <__pow5mult>:
 8010094:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010098:	4615      	mov	r5, r2
 801009a:	f012 0203 	ands.w	r2, r2, #3
 801009e:	4607      	mov	r7, r0
 80100a0:	460e      	mov	r6, r1
 80100a2:	d007      	beq.n	80100b4 <__pow5mult+0x20>
 80100a4:	4c25      	ldr	r4, [pc, #148]	@ (801013c <__pow5mult+0xa8>)
 80100a6:	3a01      	subs	r2, #1
 80100a8:	2300      	movs	r3, #0
 80100aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80100ae:	f7ff fe5d 	bl	800fd6c <__multadd>
 80100b2:	4606      	mov	r6, r0
 80100b4:	10ad      	asrs	r5, r5, #2
 80100b6:	d03d      	beq.n	8010134 <__pow5mult+0xa0>
 80100b8:	69fc      	ldr	r4, [r7, #28]
 80100ba:	b97c      	cbnz	r4, 80100dc <__pow5mult+0x48>
 80100bc:	2010      	movs	r0, #16
 80100be:	f7ff fd2b 	bl	800fb18 <malloc>
 80100c2:	4602      	mov	r2, r0
 80100c4:	61f8      	str	r0, [r7, #28]
 80100c6:	b928      	cbnz	r0, 80100d4 <__pow5mult+0x40>
 80100c8:	4b1d      	ldr	r3, [pc, #116]	@ (8010140 <__pow5mult+0xac>)
 80100ca:	481e      	ldr	r0, [pc, #120]	@ (8010144 <__pow5mult+0xb0>)
 80100cc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80100d0:	f7fe fb28 	bl	800e724 <__assert_func>
 80100d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80100d8:	6004      	str	r4, [r0, #0]
 80100da:	60c4      	str	r4, [r0, #12]
 80100dc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80100e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80100e4:	b94c      	cbnz	r4, 80100fa <__pow5mult+0x66>
 80100e6:	f240 2171 	movw	r1, #625	@ 0x271
 80100ea:	4638      	mov	r0, r7
 80100ec:	f7ff ff1a 	bl	800ff24 <__i2b>
 80100f0:	2300      	movs	r3, #0
 80100f2:	f8c8 0008 	str.w	r0, [r8, #8]
 80100f6:	4604      	mov	r4, r0
 80100f8:	6003      	str	r3, [r0, #0]
 80100fa:	f04f 0900 	mov.w	r9, #0
 80100fe:	07eb      	lsls	r3, r5, #31
 8010100:	d50a      	bpl.n	8010118 <__pow5mult+0x84>
 8010102:	4631      	mov	r1, r6
 8010104:	4622      	mov	r2, r4
 8010106:	4638      	mov	r0, r7
 8010108:	f7ff ff22 	bl	800ff50 <__multiply>
 801010c:	4631      	mov	r1, r6
 801010e:	4680      	mov	r8, r0
 8010110:	4638      	mov	r0, r7
 8010112:	f7ff fe09 	bl	800fd28 <_Bfree>
 8010116:	4646      	mov	r6, r8
 8010118:	106d      	asrs	r5, r5, #1
 801011a:	d00b      	beq.n	8010134 <__pow5mult+0xa0>
 801011c:	6820      	ldr	r0, [r4, #0]
 801011e:	b938      	cbnz	r0, 8010130 <__pow5mult+0x9c>
 8010120:	4622      	mov	r2, r4
 8010122:	4621      	mov	r1, r4
 8010124:	4638      	mov	r0, r7
 8010126:	f7ff ff13 	bl	800ff50 <__multiply>
 801012a:	6020      	str	r0, [r4, #0]
 801012c:	f8c0 9000 	str.w	r9, [r0]
 8010130:	4604      	mov	r4, r0
 8010132:	e7e4      	b.n	80100fe <__pow5mult+0x6a>
 8010134:	4630      	mov	r0, r6
 8010136:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801013a:	bf00      	nop
 801013c:	080116c0 	.word	0x080116c0
 8010140:	08011476 	.word	0x08011476
 8010144:	08011601 	.word	0x08011601

08010148 <__lshift>:
 8010148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801014c:	460c      	mov	r4, r1
 801014e:	6849      	ldr	r1, [r1, #4]
 8010150:	6923      	ldr	r3, [r4, #16]
 8010152:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010156:	68a3      	ldr	r3, [r4, #8]
 8010158:	4607      	mov	r7, r0
 801015a:	4691      	mov	r9, r2
 801015c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010160:	f108 0601 	add.w	r6, r8, #1
 8010164:	42b3      	cmp	r3, r6
 8010166:	db0b      	blt.n	8010180 <__lshift+0x38>
 8010168:	4638      	mov	r0, r7
 801016a:	f7ff fd9d 	bl	800fca8 <_Balloc>
 801016e:	4605      	mov	r5, r0
 8010170:	b948      	cbnz	r0, 8010186 <__lshift+0x3e>
 8010172:	4602      	mov	r2, r0
 8010174:	4b28      	ldr	r3, [pc, #160]	@ (8010218 <__lshift+0xd0>)
 8010176:	4829      	ldr	r0, [pc, #164]	@ (801021c <__lshift+0xd4>)
 8010178:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801017c:	f7fe fad2 	bl	800e724 <__assert_func>
 8010180:	3101      	adds	r1, #1
 8010182:	005b      	lsls	r3, r3, #1
 8010184:	e7ee      	b.n	8010164 <__lshift+0x1c>
 8010186:	2300      	movs	r3, #0
 8010188:	f100 0114 	add.w	r1, r0, #20
 801018c:	f100 0210 	add.w	r2, r0, #16
 8010190:	4618      	mov	r0, r3
 8010192:	4553      	cmp	r3, sl
 8010194:	db33      	blt.n	80101fe <__lshift+0xb6>
 8010196:	6920      	ldr	r0, [r4, #16]
 8010198:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801019c:	f104 0314 	add.w	r3, r4, #20
 80101a0:	f019 091f 	ands.w	r9, r9, #31
 80101a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80101a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80101ac:	d02b      	beq.n	8010206 <__lshift+0xbe>
 80101ae:	f1c9 0e20 	rsb	lr, r9, #32
 80101b2:	468a      	mov	sl, r1
 80101b4:	2200      	movs	r2, #0
 80101b6:	6818      	ldr	r0, [r3, #0]
 80101b8:	fa00 f009 	lsl.w	r0, r0, r9
 80101bc:	4310      	orrs	r0, r2
 80101be:	f84a 0b04 	str.w	r0, [sl], #4
 80101c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80101c6:	459c      	cmp	ip, r3
 80101c8:	fa22 f20e 	lsr.w	r2, r2, lr
 80101cc:	d8f3      	bhi.n	80101b6 <__lshift+0x6e>
 80101ce:	ebac 0304 	sub.w	r3, ip, r4
 80101d2:	3b15      	subs	r3, #21
 80101d4:	f023 0303 	bic.w	r3, r3, #3
 80101d8:	3304      	adds	r3, #4
 80101da:	f104 0015 	add.w	r0, r4, #21
 80101de:	4560      	cmp	r0, ip
 80101e0:	bf88      	it	hi
 80101e2:	2304      	movhi	r3, #4
 80101e4:	50ca      	str	r2, [r1, r3]
 80101e6:	b10a      	cbz	r2, 80101ec <__lshift+0xa4>
 80101e8:	f108 0602 	add.w	r6, r8, #2
 80101ec:	3e01      	subs	r6, #1
 80101ee:	4638      	mov	r0, r7
 80101f0:	612e      	str	r6, [r5, #16]
 80101f2:	4621      	mov	r1, r4
 80101f4:	f7ff fd98 	bl	800fd28 <_Bfree>
 80101f8:	4628      	mov	r0, r5
 80101fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80101fe:	f842 0f04 	str.w	r0, [r2, #4]!
 8010202:	3301      	adds	r3, #1
 8010204:	e7c5      	b.n	8010192 <__lshift+0x4a>
 8010206:	3904      	subs	r1, #4
 8010208:	f853 2b04 	ldr.w	r2, [r3], #4
 801020c:	f841 2f04 	str.w	r2, [r1, #4]!
 8010210:	459c      	cmp	ip, r3
 8010212:	d8f9      	bhi.n	8010208 <__lshift+0xc0>
 8010214:	e7ea      	b.n	80101ec <__lshift+0xa4>
 8010216:	bf00      	nop
 8010218:	08011590 	.word	0x08011590
 801021c:	08011601 	.word	0x08011601

08010220 <__mcmp>:
 8010220:	690a      	ldr	r2, [r1, #16]
 8010222:	4603      	mov	r3, r0
 8010224:	6900      	ldr	r0, [r0, #16]
 8010226:	1a80      	subs	r0, r0, r2
 8010228:	b530      	push	{r4, r5, lr}
 801022a:	d10e      	bne.n	801024a <__mcmp+0x2a>
 801022c:	3314      	adds	r3, #20
 801022e:	3114      	adds	r1, #20
 8010230:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010234:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8010238:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801023c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010240:	4295      	cmp	r5, r2
 8010242:	d003      	beq.n	801024c <__mcmp+0x2c>
 8010244:	d205      	bcs.n	8010252 <__mcmp+0x32>
 8010246:	f04f 30ff 	mov.w	r0, #4294967295
 801024a:	bd30      	pop	{r4, r5, pc}
 801024c:	42a3      	cmp	r3, r4
 801024e:	d3f3      	bcc.n	8010238 <__mcmp+0x18>
 8010250:	e7fb      	b.n	801024a <__mcmp+0x2a>
 8010252:	2001      	movs	r0, #1
 8010254:	e7f9      	b.n	801024a <__mcmp+0x2a>
	...

08010258 <__mdiff>:
 8010258:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801025c:	4689      	mov	r9, r1
 801025e:	4606      	mov	r6, r0
 8010260:	4611      	mov	r1, r2
 8010262:	4648      	mov	r0, r9
 8010264:	4614      	mov	r4, r2
 8010266:	f7ff ffdb 	bl	8010220 <__mcmp>
 801026a:	1e05      	subs	r5, r0, #0
 801026c:	d112      	bne.n	8010294 <__mdiff+0x3c>
 801026e:	4629      	mov	r1, r5
 8010270:	4630      	mov	r0, r6
 8010272:	f7ff fd19 	bl	800fca8 <_Balloc>
 8010276:	4602      	mov	r2, r0
 8010278:	b928      	cbnz	r0, 8010286 <__mdiff+0x2e>
 801027a:	4b3f      	ldr	r3, [pc, #252]	@ (8010378 <__mdiff+0x120>)
 801027c:	f240 2137 	movw	r1, #567	@ 0x237
 8010280:	483e      	ldr	r0, [pc, #248]	@ (801037c <__mdiff+0x124>)
 8010282:	f7fe fa4f 	bl	800e724 <__assert_func>
 8010286:	2301      	movs	r3, #1
 8010288:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801028c:	4610      	mov	r0, r2
 801028e:	b003      	add	sp, #12
 8010290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010294:	bfbc      	itt	lt
 8010296:	464b      	movlt	r3, r9
 8010298:	46a1      	movlt	r9, r4
 801029a:	4630      	mov	r0, r6
 801029c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80102a0:	bfba      	itte	lt
 80102a2:	461c      	movlt	r4, r3
 80102a4:	2501      	movlt	r5, #1
 80102a6:	2500      	movge	r5, #0
 80102a8:	f7ff fcfe 	bl	800fca8 <_Balloc>
 80102ac:	4602      	mov	r2, r0
 80102ae:	b918      	cbnz	r0, 80102b8 <__mdiff+0x60>
 80102b0:	4b31      	ldr	r3, [pc, #196]	@ (8010378 <__mdiff+0x120>)
 80102b2:	f240 2145 	movw	r1, #581	@ 0x245
 80102b6:	e7e3      	b.n	8010280 <__mdiff+0x28>
 80102b8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80102bc:	6926      	ldr	r6, [r4, #16]
 80102be:	60c5      	str	r5, [r0, #12]
 80102c0:	f109 0310 	add.w	r3, r9, #16
 80102c4:	f109 0514 	add.w	r5, r9, #20
 80102c8:	f104 0e14 	add.w	lr, r4, #20
 80102cc:	f100 0b14 	add.w	fp, r0, #20
 80102d0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80102d4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80102d8:	9301      	str	r3, [sp, #4]
 80102da:	46d9      	mov	r9, fp
 80102dc:	f04f 0c00 	mov.w	ip, #0
 80102e0:	9b01      	ldr	r3, [sp, #4]
 80102e2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80102e6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80102ea:	9301      	str	r3, [sp, #4]
 80102ec:	fa1f f38a 	uxth.w	r3, sl
 80102f0:	4619      	mov	r1, r3
 80102f2:	b283      	uxth	r3, r0
 80102f4:	1acb      	subs	r3, r1, r3
 80102f6:	0c00      	lsrs	r0, r0, #16
 80102f8:	4463      	add	r3, ip
 80102fa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80102fe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8010302:	b29b      	uxth	r3, r3
 8010304:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8010308:	4576      	cmp	r6, lr
 801030a:	f849 3b04 	str.w	r3, [r9], #4
 801030e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010312:	d8e5      	bhi.n	80102e0 <__mdiff+0x88>
 8010314:	1b33      	subs	r3, r6, r4
 8010316:	3b15      	subs	r3, #21
 8010318:	f023 0303 	bic.w	r3, r3, #3
 801031c:	3415      	adds	r4, #21
 801031e:	3304      	adds	r3, #4
 8010320:	42a6      	cmp	r6, r4
 8010322:	bf38      	it	cc
 8010324:	2304      	movcc	r3, #4
 8010326:	441d      	add	r5, r3
 8010328:	445b      	add	r3, fp
 801032a:	461e      	mov	r6, r3
 801032c:	462c      	mov	r4, r5
 801032e:	4544      	cmp	r4, r8
 8010330:	d30e      	bcc.n	8010350 <__mdiff+0xf8>
 8010332:	f108 0103 	add.w	r1, r8, #3
 8010336:	1b49      	subs	r1, r1, r5
 8010338:	f021 0103 	bic.w	r1, r1, #3
 801033c:	3d03      	subs	r5, #3
 801033e:	45a8      	cmp	r8, r5
 8010340:	bf38      	it	cc
 8010342:	2100      	movcc	r1, #0
 8010344:	440b      	add	r3, r1
 8010346:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801034a:	b191      	cbz	r1, 8010372 <__mdiff+0x11a>
 801034c:	6117      	str	r7, [r2, #16]
 801034e:	e79d      	b.n	801028c <__mdiff+0x34>
 8010350:	f854 1b04 	ldr.w	r1, [r4], #4
 8010354:	46e6      	mov	lr, ip
 8010356:	0c08      	lsrs	r0, r1, #16
 8010358:	fa1c fc81 	uxtah	ip, ip, r1
 801035c:	4471      	add	r1, lr
 801035e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8010362:	b289      	uxth	r1, r1
 8010364:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8010368:	f846 1b04 	str.w	r1, [r6], #4
 801036c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010370:	e7dd      	b.n	801032e <__mdiff+0xd6>
 8010372:	3f01      	subs	r7, #1
 8010374:	e7e7      	b.n	8010346 <__mdiff+0xee>
 8010376:	bf00      	nop
 8010378:	08011590 	.word	0x08011590
 801037c:	08011601 	.word	0x08011601

08010380 <__ulp>:
 8010380:	b082      	sub	sp, #8
 8010382:	ed8d 0b00 	vstr	d0, [sp]
 8010386:	9a01      	ldr	r2, [sp, #4]
 8010388:	4b0f      	ldr	r3, [pc, #60]	@ (80103c8 <__ulp+0x48>)
 801038a:	4013      	ands	r3, r2
 801038c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8010390:	2b00      	cmp	r3, #0
 8010392:	dc08      	bgt.n	80103a6 <__ulp+0x26>
 8010394:	425b      	negs	r3, r3
 8010396:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801039a:	ea4f 5223 	mov.w	r2, r3, asr #20
 801039e:	da04      	bge.n	80103aa <__ulp+0x2a>
 80103a0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80103a4:	4113      	asrs	r3, r2
 80103a6:	2200      	movs	r2, #0
 80103a8:	e008      	b.n	80103bc <__ulp+0x3c>
 80103aa:	f1a2 0314 	sub.w	r3, r2, #20
 80103ae:	2b1e      	cmp	r3, #30
 80103b0:	bfda      	itte	le
 80103b2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80103b6:	40da      	lsrle	r2, r3
 80103b8:	2201      	movgt	r2, #1
 80103ba:	2300      	movs	r3, #0
 80103bc:	4619      	mov	r1, r3
 80103be:	4610      	mov	r0, r2
 80103c0:	ec41 0b10 	vmov	d0, r0, r1
 80103c4:	b002      	add	sp, #8
 80103c6:	4770      	bx	lr
 80103c8:	7ff00000 	.word	0x7ff00000

080103cc <__b2d>:
 80103cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80103d0:	6906      	ldr	r6, [r0, #16]
 80103d2:	f100 0814 	add.w	r8, r0, #20
 80103d6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80103da:	1f37      	subs	r7, r6, #4
 80103dc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80103e0:	4610      	mov	r0, r2
 80103e2:	f7ff fd53 	bl	800fe8c <__hi0bits>
 80103e6:	f1c0 0320 	rsb	r3, r0, #32
 80103ea:	280a      	cmp	r0, #10
 80103ec:	600b      	str	r3, [r1, #0]
 80103ee:	491b      	ldr	r1, [pc, #108]	@ (801045c <__b2d+0x90>)
 80103f0:	dc15      	bgt.n	801041e <__b2d+0x52>
 80103f2:	f1c0 0c0b 	rsb	ip, r0, #11
 80103f6:	fa22 f30c 	lsr.w	r3, r2, ip
 80103fa:	45b8      	cmp	r8, r7
 80103fc:	ea43 0501 	orr.w	r5, r3, r1
 8010400:	bf34      	ite	cc
 8010402:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010406:	2300      	movcs	r3, #0
 8010408:	3015      	adds	r0, #21
 801040a:	fa02 f000 	lsl.w	r0, r2, r0
 801040e:	fa23 f30c 	lsr.w	r3, r3, ip
 8010412:	4303      	orrs	r3, r0
 8010414:	461c      	mov	r4, r3
 8010416:	ec45 4b10 	vmov	d0, r4, r5
 801041a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801041e:	45b8      	cmp	r8, r7
 8010420:	bf3a      	itte	cc
 8010422:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010426:	f1a6 0708 	subcc.w	r7, r6, #8
 801042a:	2300      	movcs	r3, #0
 801042c:	380b      	subs	r0, #11
 801042e:	d012      	beq.n	8010456 <__b2d+0x8a>
 8010430:	f1c0 0120 	rsb	r1, r0, #32
 8010434:	fa23 f401 	lsr.w	r4, r3, r1
 8010438:	4082      	lsls	r2, r0
 801043a:	4322      	orrs	r2, r4
 801043c:	4547      	cmp	r7, r8
 801043e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8010442:	bf8c      	ite	hi
 8010444:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8010448:	2200      	movls	r2, #0
 801044a:	4083      	lsls	r3, r0
 801044c:	40ca      	lsrs	r2, r1
 801044e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8010452:	4313      	orrs	r3, r2
 8010454:	e7de      	b.n	8010414 <__b2d+0x48>
 8010456:	ea42 0501 	orr.w	r5, r2, r1
 801045a:	e7db      	b.n	8010414 <__b2d+0x48>
 801045c:	3ff00000 	.word	0x3ff00000

08010460 <__d2b>:
 8010460:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010464:	460f      	mov	r7, r1
 8010466:	2101      	movs	r1, #1
 8010468:	ec59 8b10 	vmov	r8, r9, d0
 801046c:	4616      	mov	r6, r2
 801046e:	f7ff fc1b 	bl	800fca8 <_Balloc>
 8010472:	4604      	mov	r4, r0
 8010474:	b930      	cbnz	r0, 8010484 <__d2b+0x24>
 8010476:	4602      	mov	r2, r0
 8010478:	4b23      	ldr	r3, [pc, #140]	@ (8010508 <__d2b+0xa8>)
 801047a:	4824      	ldr	r0, [pc, #144]	@ (801050c <__d2b+0xac>)
 801047c:	f240 310f 	movw	r1, #783	@ 0x30f
 8010480:	f7fe f950 	bl	800e724 <__assert_func>
 8010484:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010488:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801048c:	b10d      	cbz	r5, 8010492 <__d2b+0x32>
 801048e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010492:	9301      	str	r3, [sp, #4]
 8010494:	f1b8 0300 	subs.w	r3, r8, #0
 8010498:	d023      	beq.n	80104e2 <__d2b+0x82>
 801049a:	4668      	mov	r0, sp
 801049c:	9300      	str	r3, [sp, #0]
 801049e:	f7ff fd14 	bl	800feca <__lo0bits>
 80104a2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80104a6:	b1d0      	cbz	r0, 80104de <__d2b+0x7e>
 80104a8:	f1c0 0320 	rsb	r3, r0, #32
 80104ac:	fa02 f303 	lsl.w	r3, r2, r3
 80104b0:	430b      	orrs	r3, r1
 80104b2:	40c2      	lsrs	r2, r0
 80104b4:	6163      	str	r3, [r4, #20]
 80104b6:	9201      	str	r2, [sp, #4]
 80104b8:	9b01      	ldr	r3, [sp, #4]
 80104ba:	61a3      	str	r3, [r4, #24]
 80104bc:	2b00      	cmp	r3, #0
 80104be:	bf0c      	ite	eq
 80104c0:	2201      	moveq	r2, #1
 80104c2:	2202      	movne	r2, #2
 80104c4:	6122      	str	r2, [r4, #16]
 80104c6:	b1a5      	cbz	r5, 80104f2 <__d2b+0x92>
 80104c8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80104cc:	4405      	add	r5, r0
 80104ce:	603d      	str	r5, [r7, #0]
 80104d0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80104d4:	6030      	str	r0, [r6, #0]
 80104d6:	4620      	mov	r0, r4
 80104d8:	b003      	add	sp, #12
 80104da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80104de:	6161      	str	r1, [r4, #20]
 80104e0:	e7ea      	b.n	80104b8 <__d2b+0x58>
 80104e2:	a801      	add	r0, sp, #4
 80104e4:	f7ff fcf1 	bl	800feca <__lo0bits>
 80104e8:	9b01      	ldr	r3, [sp, #4]
 80104ea:	6163      	str	r3, [r4, #20]
 80104ec:	3020      	adds	r0, #32
 80104ee:	2201      	movs	r2, #1
 80104f0:	e7e8      	b.n	80104c4 <__d2b+0x64>
 80104f2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80104f6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80104fa:	6038      	str	r0, [r7, #0]
 80104fc:	6918      	ldr	r0, [r3, #16]
 80104fe:	f7ff fcc5 	bl	800fe8c <__hi0bits>
 8010502:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010506:	e7e5      	b.n	80104d4 <__d2b+0x74>
 8010508:	08011590 	.word	0x08011590
 801050c:	08011601 	.word	0x08011601

08010510 <__ratio>:
 8010510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010514:	b085      	sub	sp, #20
 8010516:	e9cd 1000 	strd	r1, r0, [sp]
 801051a:	a902      	add	r1, sp, #8
 801051c:	f7ff ff56 	bl	80103cc <__b2d>
 8010520:	9800      	ldr	r0, [sp, #0]
 8010522:	a903      	add	r1, sp, #12
 8010524:	ec55 4b10 	vmov	r4, r5, d0
 8010528:	f7ff ff50 	bl	80103cc <__b2d>
 801052c:	9b01      	ldr	r3, [sp, #4]
 801052e:	6919      	ldr	r1, [r3, #16]
 8010530:	9b00      	ldr	r3, [sp, #0]
 8010532:	691b      	ldr	r3, [r3, #16]
 8010534:	1ac9      	subs	r1, r1, r3
 8010536:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801053a:	1a9b      	subs	r3, r3, r2
 801053c:	ec5b ab10 	vmov	sl, fp, d0
 8010540:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8010544:	2b00      	cmp	r3, #0
 8010546:	bfce      	itee	gt
 8010548:	462a      	movgt	r2, r5
 801054a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801054e:	465a      	movle	r2, fp
 8010550:	462f      	mov	r7, r5
 8010552:	46d9      	mov	r9, fp
 8010554:	bfcc      	ite	gt
 8010556:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801055a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801055e:	464b      	mov	r3, r9
 8010560:	4652      	mov	r2, sl
 8010562:	4620      	mov	r0, r4
 8010564:	4639      	mov	r1, r7
 8010566:	f7f0 f981 	bl	800086c <__aeabi_ddiv>
 801056a:	ec41 0b10 	vmov	d0, r0, r1
 801056e:	b005      	add	sp, #20
 8010570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010574 <__copybits>:
 8010574:	3901      	subs	r1, #1
 8010576:	b570      	push	{r4, r5, r6, lr}
 8010578:	1149      	asrs	r1, r1, #5
 801057a:	6914      	ldr	r4, [r2, #16]
 801057c:	3101      	adds	r1, #1
 801057e:	f102 0314 	add.w	r3, r2, #20
 8010582:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010586:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801058a:	1f05      	subs	r5, r0, #4
 801058c:	42a3      	cmp	r3, r4
 801058e:	d30c      	bcc.n	80105aa <__copybits+0x36>
 8010590:	1aa3      	subs	r3, r4, r2
 8010592:	3b11      	subs	r3, #17
 8010594:	f023 0303 	bic.w	r3, r3, #3
 8010598:	3211      	adds	r2, #17
 801059a:	42a2      	cmp	r2, r4
 801059c:	bf88      	it	hi
 801059e:	2300      	movhi	r3, #0
 80105a0:	4418      	add	r0, r3
 80105a2:	2300      	movs	r3, #0
 80105a4:	4288      	cmp	r0, r1
 80105a6:	d305      	bcc.n	80105b4 <__copybits+0x40>
 80105a8:	bd70      	pop	{r4, r5, r6, pc}
 80105aa:	f853 6b04 	ldr.w	r6, [r3], #4
 80105ae:	f845 6f04 	str.w	r6, [r5, #4]!
 80105b2:	e7eb      	b.n	801058c <__copybits+0x18>
 80105b4:	f840 3b04 	str.w	r3, [r0], #4
 80105b8:	e7f4      	b.n	80105a4 <__copybits+0x30>

080105ba <__any_on>:
 80105ba:	f100 0214 	add.w	r2, r0, #20
 80105be:	6900      	ldr	r0, [r0, #16]
 80105c0:	114b      	asrs	r3, r1, #5
 80105c2:	4298      	cmp	r0, r3
 80105c4:	b510      	push	{r4, lr}
 80105c6:	db11      	blt.n	80105ec <__any_on+0x32>
 80105c8:	dd0a      	ble.n	80105e0 <__any_on+0x26>
 80105ca:	f011 011f 	ands.w	r1, r1, #31
 80105ce:	d007      	beq.n	80105e0 <__any_on+0x26>
 80105d0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80105d4:	fa24 f001 	lsr.w	r0, r4, r1
 80105d8:	fa00 f101 	lsl.w	r1, r0, r1
 80105dc:	428c      	cmp	r4, r1
 80105de:	d10b      	bne.n	80105f8 <__any_on+0x3e>
 80105e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80105e4:	4293      	cmp	r3, r2
 80105e6:	d803      	bhi.n	80105f0 <__any_on+0x36>
 80105e8:	2000      	movs	r0, #0
 80105ea:	bd10      	pop	{r4, pc}
 80105ec:	4603      	mov	r3, r0
 80105ee:	e7f7      	b.n	80105e0 <__any_on+0x26>
 80105f0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80105f4:	2900      	cmp	r1, #0
 80105f6:	d0f5      	beq.n	80105e4 <__any_on+0x2a>
 80105f8:	2001      	movs	r0, #1
 80105fa:	e7f6      	b.n	80105ea <__any_on+0x30>

080105fc <__ascii_wctomb>:
 80105fc:	4603      	mov	r3, r0
 80105fe:	4608      	mov	r0, r1
 8010600:	b141      	cbz	r1, 8010614 <__ascii_wctomb+0x18>
 8010602:	2aff      	cmp	r2, #255	@ 0xff
 8010604:	d904      	bls.n	8010610 <__ascii_wctomb+0x14>
 8010606:	228a      	movs	r2, #138	@ 0x8a
 8010608:	601a      	str	r2, [r3, #0]
 801060a:	f04f 30ff 	mov.w	r0, #4294967295
 801060e:	4770      	bx	lr
 8010610:	700a      	strb	r2, [r1, #0]
 8010612:	2001      	movs	r0, #1
 8010614:	4770      	bx	lr

08010616 <__sfputc_r>:
 8010616:	6893      	ldr	r3, [r2, #8]
 8010618:	3b01      	subs	r3, #1
 801061a:	2b00      	cmp	r3, #0
 801061c:	b410      	push	{r4}
 801061e:	6093      	str	r3, [r2, #8]
 8010620:	da08      	bge.n	8010634 <__sfputc_r+0x1e>
 8010622:	6994      	ldr	r4, [r2, #24]
 8010624:	42a3      	cmp	r3, r4
 8010626:	db01      	blt.n	801062c <__sfputc_r+0x16>
 8010628:	290a      	cmp	r1, #10
 801062a:	d103      	bne.n	8010634 <__sfputc_r+0x1e>
 801062c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010630:	f7fd bed9 	b.w	800e3e6 <__swbuf_r>
 8010634:	6813      	ldr	r3, [r2, #0]
 8010636:	1c58      	adds	r0, r3, #1
 8010638:	6010      	str	r0, [r2, #0]
 801063a:	7019      	strb	r1, [r3, #0]
 801063c:	4608      	mov	r0, r1
 801063e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010642:	4770      	bx	lr

08010644 <__sfputs_r>:
 8010644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010646:	4606      	mov	r6, r0
 8010648:	460f      	mov	r7, r1
 801064a:	4614      	mov	r4, r2
 801064c:	18d5      	adds	r5, r2, r3
 801064e:	42ac      	cmp	r4, r5
 8010650:	d101      	bne.n	8010656 <__sfputs_r+0x12>
 8010652:	2000      	movs	r0, #0
 8010654:	e007      	b.n	8010666 <__sfputs_r+0x22>
 8010656:	f814 1b01 	ldrb.w	r1, [r4], #1
 801065a:	463a      	mov	r2, r7
 801065c:	4630      	mov	r0, r6
 801065e:	f7ff ffda 	bl	8010616 <__sfputc_r>
 8010662:	1c43      	adds	r3, r0, #1
 8010664:	d1f3      	bne.n	801064e <__sfputs_r+0xa>
 8010666:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010668 <_vfiprintf_r>:
 8010668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801066c:	460d      	mov	r5, r1
 801066e:	b09d      	sub	sp, #116	@ 0x74
 8010670:	4614      	mov	r4, r2
 8010672:	4698      	mov	r8, r3
 8010674:	4606      	mov	r6, r0
 8010676:	b118      	cbz	r0, 8010680 <_vfiprintf_r+0x18>
 8010678:	6a03      	ldr	r3, [r0, #32]
 801067a:	b90b      	cbnz	r3, 8010680 <_vfiprintf_r+0x18>
 801067c:	f7fd fdca 	bl	800e214 <__sinit>
 8010680:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010682:	07d9      	lsls	r1, r3, #31
 8010684:	d405      	bmi.n	8010692 <_vfiprintf_r+0x2a>
 8010686:	89ab      	ldrh	r3, [r5, #12]
 8010688:	059a      	lsls	r2, r3, #22
 801068a:	d402      	bmi.n	8010692 <_vfiprintf_r+0x2a>
 801068c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801068e:	f7fe f82a 	bl	800e6e6 <__retarget_lock_acquire_recursive>
 8010692:	89ab      	ldrh	r3, [r5, #12]
 8010694:	071b      	lsls	r3, r3, #28
 8010696:	d501      	bpl.n	801069c <_vfiprintf_r+0x34>
 8010698:	692b      	ldr	r3, [r5, #16]
 801069a:	b99b      	cbnz	r3, 80106c4 <_vfiprintf_r+0x5c>
 801069c:	4629      	mov	r1, r5
 801069e:	4630      	mov	r0, r6
 80106a0:	f7fd fee0 	bl	800e464 <__swsetup_r>
 80106a4:	b170      	cbz	r0, 80106c4 <_vfiprintf_r+0x5c>
 80106a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80106a8:	07dc      	lsls	r4, r3, #31
 80106aa:	d504      	bpl.n	80106b6 <_vfiprintf_r+0x4e>
 80106ac:	f04f 30ff 	mov.w	r0, #4294967295
 80106b0:	b01d      	add	sp, #116	@ 0x74
 80106b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80106b6:	89ab      	ldrh	r3, [r5, #12]
 80106b8:	0598      	lsls	r0, r3, #22
 80106ba:	d4f7      	bmi.n	80106ac <_vfiprintf_r+0x44>
 80106bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80106be:	f7fe f813 	bl	800e6e8 <__retarget_lock_release_recursive>
 80106c2:	e7f3      	b.n	80106ac <_vfiprintf_r+0x44>
 80106c4:	2300      	movs	r3, #0
 80106c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80106c8:	2320      	movs	r3, #32
 80106ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80106ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80106d2:	2330      	movs	r3, #48	@ 0x30
 80106d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010884 <_vfiprintf_r+0x21c>
 80106d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80106dc:	f04f 0901 	mov.w	r9, #1
 80106e0:	4623      	mov	r3, r4
 80106e2:	469a      	mov	sl, r3
 80106e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80106e8:	b10a      	cbz	r2, 80106ee <_vfiprintf_r+0x86>
 80106ea:	2a25      	cmp	r2, #37	@ 0x25
 80106ec:	d1f9      	bne.n	80106e2 <_vfiprintf_r+0x7a>
 80106ee:	ebba 0b04 	subs.w	fp, sl, r4
 80106f2:	d00b      	beq.n	801070c <_vfiprintf_r+0xa4>
 80106f4:	465b      	mov	r3, fp
 80106f6:	4622      	mov	r2, r4
 80106f8:	4629      	mov	r1, r5
 80106fa:	4630      	mov	r0, r6
 80106fc:	f7ff ffa2 	bl	8010644 <__sfputs_r>
 8010700:	3001      	adds	r0, #1
 8010702:	f000 80a7 	beq.w	8010854 <_vfiprintf_r+0x1ec>
 8010706:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010708:	445a      	add	r2, fp
 801070a:	9209      	str	r2, [sp, #36]	@ 0x24
 801070c:	f89a 3000 	ldrb.w	r3, [sl]
 8010710:	2b00      	cmp	r3, #0
 8010712:	f000 809f 	beq.w	8010854 <_vfiprintf_r+0x1ec>
 8010716:	2300      	movs	r3, #0
 8010718:	f04f 32ff 	mov.w	r2, #4294967295
 801071c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010720:	f10a 0a01 	add.w	sl, sl, #1
 8010724:	9304      	str	r3, [sp, #16]
 8010726:	9307      	str	r3, [sp, #28]
 8010728:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801072c:	931a      	str	r3, [sp, #104]	@ 0x68
 801072e:	4654      	mov	r4, sl
 8010730:	2205      	movs	r2, #5
 8010732:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010736:	4853      	ldr	r0, [pc, #332]	@ (8010884 <_vfiprintf_r+0x21c>)
 8010738:	f7ef fd5a 	bl	80001f0 <memchr>
 801073c:	9a04      	ldr	r2, [sp, #16]
 801073e:	b9d8      	cbnz	r0, 8010778 <_vfiprintf_r+0x110>
 8010740:	06d1      	lsls	r1, r2, #27
 8010742:	bf44      	itt	mi
 8010744:	2320      	movmi	r3, #32
 8010746:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801074a:	0713      	lsls	r3, r2, #28
 801074c:	bf44      	itt	mi
 801074e:	232b      	movmi	r3, #43	@ 0x2b
 8010750:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010754:	f89a 3000 	ldrb.w	r3, [sl]
 8010758:	2b2a      	cmp	r3, #42	@ 0x2a
 801075a:	d015      	beq.n	8010788 <_vfiprintf_r+0x120>
 801075c:	9a07      	ldr	r2, [sp, #28]
 801075e:	4654      	mov	r4, sl
 8010760:	2000      	movs	r0, #0
 8010762:	f04f 0c0a 	mov.w	ip, #10
 8010766:	4621      	mov	r1, r4
 8010768:	f811 3b01 	ldrb.w	r3, [r1], #1
 801076c:	3b30      	subs	r3, #48	@ 0x30
 801076e:	2b09      	cmp	r3, #9
 8010770:	d94b      	bls.n	801080a <_vfiprintf_r+0x1a2>
 8010772:	b1b0      	cbz	r0, 80107a2 <_vfiprintf_r+0x13a>
 8010774:	9207      	str	r2, [sp, #28]
 8010776:	e014      	b.n	80107a2 <_vfiprintf_r+0x13a>
 8010778:	eba0 0308 	sub.w	r3, r0, r8
 801077c:	fa09 f303 	lsl.w	r3, r9, r3
 8010780:	4313      	orrs	r3, r2
 8010782:	9304      	str	r3, [sp, #16]
 8010784:	46a2      	mov	sl, r4
 8010786:	e7d2      	b.n	801072e <_vfiprintf_r+0xc6>
 8010788:	9b03      	ldr	r3, [sp, #12]
 801078a:	1d19      	adds	r1, r3, #4
 801078c:	681b      	ldr	r3, [r3, #0]
 801078e:	9103      	str	r1, [sp, #12]
 8010790:	2b00      	cmp	r3, #0
 8010792:	bfbb      	ittet	lt
 8010794:	425b      	neglt	r3, r3
 8010796:	f042 0202 	orrlt.w	r2, r2, #2
 801079a:	9307      	strge	r3, [sp, #28]
 801079c:	9307      	strlt	r3, [sp, #28]
 801079e:	bfb8      	it	lt
 80107a0:	9204      	strlt	r2, [sp, #16]
 80107a2:	7823      	ldrb	r3, [r4, #0]
 80107a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80107a6:	d10a      	bne.n	80107be <_vfiprintf_r+0x156>
 80107a8:	7863      	ldrb	r3, [r4, #1]
 80107aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80107ac:	d132      	bne.n	8010814 <_vfiprintf_r+0x1ac>
 80107ae:	9b03      	ldr	r3, [sp, #12]
 80107b0:	1d1a      	adds	r2, r3, #4
 80107b2:	681b      	ldr	r3, [r3, #0]
 80107b4:	9203      	str	r2, [sp, #12]
 80107b6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80107ba:	3402      	adds	r4, #2
 80107bc:	9305      	str	r3, [sp, #20]
 80107be:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010894 <_vfiprintf_r+0x22c>
 80107c2:	7821      	ldrb	r1, [r4, #0]
 80107c4:	2203      	movs	r2, #3
 80107c6:	4650      	mov	r0, sl
 80107c8:	f7ef fd12 	bl	80001f0 <memchr>
 80107cc:	b138      	cbz	r0, 80107de <_vfiprintf_r+0x176>
 80107ce:	9b04      	ldr	r3, [sp, #16]
 80107d0:	eba0 000a 	sub.w	r0, r0, sl
 80107d4:	2240      	movs	r2, #64	@ 0x40
 80107d6:	4082      	lsls	r2, r0
 80107d8:	4313      	orrs	r3, r2
 80107da:	3401      	adds	r4, #1
 80107dc:	9304      	str	r3, [sp, #16]
 80107de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80107e2:	4829      	ldr	r0, [pc, #164]	@ (8010888 <_vfiprintf_r+0x220>)
 80107e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80107e8:	2206      	movs	r2, #6
 80107ea:	f7ef fd01 	bl	80001f0 <memchr>
 80107ee:	2800      	cmp	r0, #0
 80107f0:	d03f      	beq.n	8010872 <_vfiprintf_r+0x20a>
 80107f2:	4b26      	ldr	r3, [pc, #152]	@ (801088c <_vfiprintf_r+0x224>)
 80107f4:	bb1b      	cbnz	r3, 801083e <_vfiprintf_r+0x1d6>
 80107f6:	9b03      	ldr	r3, [sp, #12]
 80107f8:	3307      	adds	r3, #7
 80107fa:	f023 0307 	bic.w	r3, r3, #7
 80107fe:	3308      	adds	r3, #8
 8010800:	9303      	str	r3, [sp, #12]
 8010802:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010804:	443b      	add	r3, r7
 8010806:	9309      	str	r3, [sp, #36]	@ 0x24
 8010808:	e76a      	b.n	80106e0 <_vfiprintf_r+0x78>
 801080a:	fb0c 3202 	mla	r2, ip, r2, r3
 801080e:	460c      	mov	r4, r1
 8010810:	2001      	movs	r0, #1
 8010812:	e7a8      	b.n	8010766 <_vfiprintf_r+0xfe>
 8010814:	2300      	movs	r3, #0
 8010816:	3401      	adds	r4, #1
 8010818:	9305      	str	r3, [sp, #20]
 801081a:	4619      	mov	r1, r3
 801081c:	f04f 0c0a 	mov.w	ip, #10
 8010820:	4620      	mov	r0, r4
 8010822:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010826:	3a30      	subs	r2, #48	@ 0x30
 8010828:	2a09      	cmp	r2, #9
 801082a:	d903      	bls.n	8010834 <_vfiprintf_r+0x1cc>
 801082c:	2b00      	cmp	r3, #0
 801082e:	d0c6      	beq.n	80107be <_vfiprintf_r+0x156>
 8010830:	9105      	str	r1, [sp, #20]
 8010832:	e7c4      	b.n	80107be <_vfiprintf_r+0x156>
 8010834:	fb0c 2101 	mla	r1, ip, r1, r2
 8010838:	4604      	mov	r4, r0
 801083a:	2301      	movs	r3, #1
 801083c:	e7f0      	b.n	8010820 <_vfiprintf_r+0x1b8>
 801083e:	ab03      	add	r3, sp, #12
 8010840:	9300      	str	r3, [sp, #0]
 8010842:	462a      	mov	r2, r5
 8010844:	4b12      	ldr	r3, [pc, #72]	@ (8010890 <_vfiprintf_r+0x228>)
 8010846:	a904      	add	r1, sp, #16
 8010848:	4630      	mov	r0, r6
 801084a:	f7fd f8a1 	bl	800d990 <_printf_float>
 801084e:	4607      	mov	r7, r0
 8010850:	1c78      	adds	r0, r7, #1
 8010852:	d1d6      	bne.n	8010802 <_vfiprintf_r+0x19a>
 8010854:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010856:	07d9      	lsls	r1, r3, #31
 8010858:	d405      	bmi.n	8010866 <_vfiprintf_r+0x1fe>
 801085a:	89ab      	ldrh	r3, [r5, #12]
 801085c:	059a      	lsls	r2, r3, #22
 801085e:	d402      	bmi.n	8010866 <_vfiprintf_r+0x1fe>
 8010860:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010862:	f7fd ff41 	bl	800e6e8 <__retarget_lock_release_recursive>
 8010866:	89ab      	ldrh	r3, [r5, #12]
 8010868:	065b      	lsls	r3, r3, #25
 801086a:	f53f af1f 	bmi.w	80106ac <_vfiprintf_r+0x44>
 801086e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010870:	e71e      	b.n	80106b0 <_vfiprintf_r+0x48>
 8010872:	ab03      	add	r3, sp, #12
 8010874:	9300      	str	r3, [sp, #0]
 8010876:	462a      	mov	r2, r5
 8010878:	4b05      	ldr	r3, [pc, #20]	@ (8010890 <_vfiprintf_r+0x228>)
 801087a:	a904      	add	r1, sp, #16
 801087c:	4630      	mov	r0, r6
 801087e:	f7fd fb1f 	bl	800dec0 <_printf_i>
 8010882:	e7e4      	b.n	801084e <_vfiprintf_r+0x1e6>
 8010884:	0801165a 	.word	0x0801165a
 8010888:	08011664 	.word	0x08011664
 801088c:	0800d991 	.word	0x0800d991
 8010890:	08010645 	.word	0x08010645
 8010894:	08011660 	.word	0x08011660

08010898 <__sflush_r>:
 8010898:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801089c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80108a0:	0716      	lsls	r6, r2, #28
 80108a2:	4605      	mov	r5, r0
 80108a4:	460c      	mov	r4, r1
 80108a6:	d454      	bmi.n	8010952 <__sflush_r+0xba>
 80108a8:	684b      	ldr	r3, [r1, #4]
 80108aa:	2b00      	cmp	r3, #0
 80108ac:	dc02      	bgt.n	80108b4 <__sflush_r+0x1c>
 80108ae:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	dd48      	ble.n	8010946 <__sflush_r+0xae>
 80108b4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80108b6:	2e00      	cmp	r6, #0
 80108b8:	d045      	beq.n	8010946 <__sflush_r+0xae>
 80108ba:	2300      	movs	r3, #0
 80108bc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80108c0:	682f      	ldr	r7, [r5, #0]
 80108c2:	6a21      	ldr	r1, [r4, #32]
 80108c4:	602b      	str	r3, [r5, #0]
 80108c6:	d030      	beq.n	801092a <__sflush_r+0x92>
 80108c8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80108ca:	89a3      	ldrh	r3, [r4, #12]
 80108cc:	0759      	lsls	r1, r3, #29
 80108ce:	d505      	bpl.n	80108dc <__sflush_r+0x44>
 80108d0:	6863      	ldr	r3, [r4, #4]
 80108d2:	1ad2      	subs	r2, r2, r3
 80108d4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80108d6:	b10b      	cbz	r3, 80108dc <__sflush_r+0x44>
 80108d8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80108da:	1ad2      	subs	r2, r2, r3
 80108dc:	2300      	movs	r3, #0
 80108de:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80108e0:	6a21      	ldr	r1, [r4, #32]
 80108e2:	4628      	mov	r0, r5
 80108e4:	47b0      	blx	r6
 80108e6:	1c43      	adds	r3, r0, #1
 80108e8:	89a3      	ldrh	r3, [r4, #12]
 80108ea:	d106      	bne.n	80108fa <__sflush_r+0x62>
 80108ec:	6829      	ldr	r1, [r5, #0]
 80108ee:	291d      	cmp	r1, #29
 80108f0:	d82b      	bhi.n	801094a <__sflush_r+0xb2>
 80108f2:	4a2a      	ldr	r2, [pc, #168]	@ (801099c <__sflush_r+0x104>)
 80108f4:	40ca      	lsrs	r2, r1
 80108f6:	07d6      	lsls	r6, r2, #31
 80108f8:	d527      	bpl.n	801094a <__sflush_r+0xb2>
 80108fa:	2200      	movs	r2, #0
 80108fc:	6062      	str	r2, [r4, #4]
 80108fe:	04d9      	lsls	r1, r3, #19
 8010900:	6922      	ldr	r2, [r4, #16]
 8010902:	6022      	str	r2, [r4, #0]
 8010904:	d504      	bpl.n	8010910 <__sflush_r+0x78>
 8010906:	1c42      	adds	r2, r0, #1
 8010908:	d101      	bne.n	801090e <__sflush_r+0x76>
 801090a:	682b      	ldr	r3, [r5, #0]
 801090c:	b903      	cbnz	r3, 8010910 <__sflush_r+0x78>
 801090e:	6560      	str	r0, [r4, #84]	@ 0x54
 8010910:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010912:	602f      	str	r7, [r5, #0]
 8010914:	b1b9      	cbz	r1, 8010946 <__sflush_r+0xae>
 8010916:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801091a:	4299      	cmp	r1, r3
 801091c:	d002      	beq.n	8010924 <__sflush_r+0x8c>
 801091e:	4628      	mov	r0, r5
 8010920:	f7fe fd76 	bl	800f410 <_free_r>
 8010924:	2300      	movs	r3, #0
 8010926:	6363      	str	r3, [r4, #52]	@ 0x34
 8010928:	e00d      	b.n	8010946 <__sflush_r+0xae>
 801092a:	2301      	movs	r3, #1
 801092c:	4628      	mov	r0, r5
 801092e:	47b0      	blx	r6
 8010930:	4602      	mov	r2, r0
 8010932:	1c50      	adds	r0, r2, #1
 8010934:	d1c9      	bne.n	80108ca <__sflush_r+0x32>
 8010936:	682b      	ldr	r3, [r5, #0]
 8010938:	2b00      	cmp	r3, #0
 801093a:	d0c6      	beq.n	80108ca <__sflush_r+0x32>
 801093c:	2b1d      	cmp	r3, #29
 801093e:	d001      	beq.n	8010944 <__sflush_r+0xac>
 8010940:	2b16      	cmp	r3, #22
 8010942:	d11e      	bne.n	8010982 <__sflush_r+0xea>
 8010944:	602f      	str	r7, [r5, #0]
 8010946:	2000      	movs	r0, #0
 8010948:	e022      	b.n	8010990 <__sflush_r+0xf8>
 801094a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801094e:	b21b      	sxth	r3, r3
 8010950:	e01b      	b.n	801098a <__sflush_r+0xf2>
 8010952:	690f      	ldr	r7, [r1, #16]
 8010954:	2f00      	cmp	r7, #0
 8010956:	d0f6      	beq.n	8010946 <__sflush_r+0xae>
 8010958:	0793      	lsls	r3, r2, #30
 801095a:	680e      	ldr	r6, [r1, #0]
 801095c:	bf08      	it	eq
 801095e:	694b      	ldreq	r3, [r1, #20]
 8010960:	600f      	str	r7, [r1, #0]
 8010962:	bf18      	it	ne
 8010964:	2300      	movne	r3, #0
 8010966:	eba6 0807 	sub.w	r8, r6, r7
 801096a:	608b      	str	r3, [r1, #8]
 801096c:	f1b8 0f00 	cmp.w	r8, #0
 8010970:	dde9      	ble.n	8010946 <__sflush_r+0xae>
 8010972:	6a21      	ldr	r1, [r4, #32]
 8010974:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010976:	4643      	mov	r3, r8
 8010978:	463a      	mov	r2, r7
 801097a:	4628      	mov	r0, r5
 801097c:	47b0      	blx	r6
 801097e:	2800      	cmp	r0, #0
 8010980:	dc08      	bgt.n	8010994 <__sflush_r+0xfc>
 8010982:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010986:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801098a:	81a3      	strh	r3, [r4, #12]
 801098c:	f04f 30ff 	mov.w	r0, #4294967295
 8010990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010994:	4407      	add	r7, r0
 8010996:	eba8 0800 	sub.w	r8, r8, r0
 801099a:	e7e7      	b.n	801096c <__sflush_r+0xd4>
 801099c:	20400001 	.word	0x20400001

080109a0 <_fflush_r>:
 80109a0:	b538      	push	{r3, r4, r5, lr}
 80109a2:	690b      	ldr	r3, [r1, #16]
 80109a4:	4605      	mov	r5, r0
 80109a6:	460c      	mov	r4, r1
 80109a8:	b913      	cbnz	r3, 80109b0 <_fflush_r+0x10>
 80109aa:	2500      	movs	r5, #0
 80109ac:	4628      	mov	r0, r5
 80109ae:	bd38      	pop	{r3, r4, r5, pc}
 80109b0:	b118      	cbz	r0, 80109ba <_fflush_r+0x1a>
 80109b2:	6a03      	ldr	r3, [r0, #32]
 80109b4:	b90b      	cbnz	r3, 80109ba <_fflush_r+0x1a>
 80109b6:	f7fd fc2d 	bl	800e214 <__sinit>
 80109ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80109be:	2b00      	cmp	r3, #0
 80109c0:	d0f3      	beq.n	80109aa <_fflush_r+0xa>
 80109c2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80109c4:	07d0      	lsls	r0, r2, #31
 80109c6:	d404      	bmi.n	80109d2 <_fflush_r+0x32>
 80109c8:	0599      	lsls	r1, r3, #22
 80109ca:	d402      	bmi.n	80109d2 <_fflush_r+0x32>
 80109cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80109ce:	f7fd fe8a 	bl	800e6e6 <__retarget_lock_acquire_recursive>
 80109d2:	4628      	mov	r0, r5
 80109d4:	4621      	mov	r1, r4
 80109d6:	f7ff ff5f 	bl	8010898 <__sflush_r>
 80109da:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80109dc:	07da      	lsls	r2, r3, #31
 80109de:	4605      	mov	r5, r0
 80109e0:	d4e4      	bmi.n	80109ac <_fflush_r+0xc>
 80109e2:	89a3      	ldrh	r3, [r4, #12]
 80109e4:	059b      	lsls	r3, r3, #22
 80109e6:	d4e1      	bmi.n	80109ac <_fflush_r+0xc>
 80109e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80109ea:	f7fd fe7d 	bl	800e6e8 <__retarget_lock_release_recursive>
 80109ee:	e7dd      	b.n	80109ac <_fflush_r+0xc>

080109f0 <fiprintf>:
 80109f0:	b40e      	push	{r1, r2, r3}
 80109f2:	b503      	push	{r0, r1, lr}
 80109f4:	4601      	mov	r1, r0
 80109f6:	ab03      	add	r3, sp, #12
 80109f8:	4805      	ldr	r0, [pc, #20]	@ (8010a10 <fiprintf+0x20>)
 80109fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80109fe:	6800      	ldr	r0, [r0, #0]
 8010a00:	9301      	str	r3, [sp, #4]
 8010a02:	f7ff fe31 	bl	8010668 <_vfiprintf_r>
 8010a06:	b002      	add	sp, #8
 8010a08:	f85d eb04 	ldr.w	lr, [sp], #4
 8010a0c:	b003      	add	sp, #12
 8010a0e:	4770      	bx	lr
 8010a10:	20000324 	.word	0x20000324

08010a14 <__swhatbuf_r>:
 8010a14:	b570      	push	{r4, r5, r6, lr}
 8010a16:	460c      	mov	r4, r1
 8010a18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010a1c:	2900      	cmp	r1, #0
 8010a1e:	b096      	sub	sp, #88	@ 0x58
 8010a20:	4615      	mov	r5, r2
 8010a22:	461e      	mov	r6, r3
 8010a24:	da0d      	bge.n	8010a42 <__swhatbuf_r+0x2e>
 8010a26:	89a3      	ldrh	r3, [r4, #12]
 8010a28:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010a2c:	f04f 0100 	mov.w	r1, #0
 8010a30:	bf14      	ite	ne
 8010a32:	2340      	movne	r3, #64	@ 0x40
 8010a34:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010a38:	2000      	movs	r0, #0
 8010a3a:	6031      	str	r1, [r6, #0]
 8010a3c:	602b      	str	r3, [r5, #0]
 8010a3e:	b016      	add	sp, #88	@ 0x58
 8010a40:	bd70      	pop	{r4, r5, r6, pc}
 8010a42:	466a      	mov	r2, sp
 8010a44:	f000 f848 	bl	8010ad8 <_fstat_r>
 8010a48:	2800      	cmp	r0, #0
 8010a4a:	dbec      	blt.n	8010a26 <__swhatbuf_r+0x12>
 8010a4c:	9901      	ldr	r1, [sp, #4]
 8010a4e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010a52:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010a56:	4259      	negs	r1, r3
 8010a58:	4159      	adcs	r1, r3
 8010a5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010a5e:	e7eb      	b.n	8010a38 <__swhatbuf_r+0x24>

08010a60 <__smakebuf_r>:
 8010a60:	898b      	ldrh	r3, [r1, #12]
 8010a62:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010a64:	079d      	lsls	r5, r3, #30
 8010a66:	4606      	mov	r6, r0
 8010a68:	460c      	mov	r4, r1
 8010a6a:	d507      	bpl.n	8010a7c <__smakebuf_r+0x1c>
 8010a6c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010a70:	6023      	str	r3, [r4, #0]
 8010a72:	6123      	str	r3, [r4, #16]
 8010a74:	2301      	movs	r3, #1
 8010a76:	6163      	str	r3, [r4, #20]
 8010a78:	b003      	add	sp, #12
 8010a7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010a7c:	ab01      	add	r3, sp, #4
 8010a7e:	466a      	mov	r2, sp
 8010a80:	f7ff ffc8 	bl	8010a14 <__swhatbuf_r>
 8010a84:	9f00      	ldr	r7, [sp, #0]
 8010a86:	4605      	mov	r5, r0
 8010a88:	4639      	mov	r1, r7
 8010a8a:	4630      	mov	r0, r6
 8010a8c:	f7ff f86e 	bl	800fb6c <_malloc_r>
 8010a90:	b948      	cbnz	r0, 8010aa6 <__smakebuf_r+0x46>
 8010a92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010a96:	059a      	lsls	r2, r3, #22
 8010a98:	d4ee      	bmi.n	8010a78 <__smakebuf_r+0x18>
 8010a9a:	f023 0303 	bic.w	r3, r3, #3
 8010a9e:	f043 0302 	orr.w	r3, r3, #2
 8010aa2:	81a3      	strh	r3, [r4, #12]
 8010aa4:	e7e2      	b.n	8010a6c <__smakebuf_r+0xc>
 8010aa6:	89a3      	ldrh	r3, [r4, #12]
 8010aa8:	6020      	str	r0, [r4, #0]
 8010aaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010aae:	81a3      	strh	r3, [r4, #12]
 8010ab0:	9b01      	ldr	r3, [sp, #4]
 8010ab2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010ab6:	b15b      	cbz	r3, 8010ad0 <__smakebuf_r+0x70>
 8010ab8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010abc:	4630      	mov	r0, r6
 8010abe:	f000 f81d 	bl	8010afc <_isatty_r>
 8010ac2:	b128      	cbz	r0, 8010ad0 <__smakebuf_r+0x70>
 8010ac4:	89a3      	ldrh	r3, [r4, #12]
 8010ac6:	f023 0303 	bic.w	r3, r3, #3
 8010aca:	f043 0301 	orr.w	r3, r3, #1
 8010ace:	81a3      	strh	r3, [r4, #12]
 8010ad0:	89a3      	ldrh	r3, [r4, #12]
 8010ad2:	431d      	orrs	r5, r3
 8010ad4:	81a5      	strh	r5, [r4, #12]
 8010ad6:	e7cf      	b.n	8010a78 <__smakebuf_r+0x18>

08010ad8 <_fstat_r>:
 8010ad8:	b538      	push	{r3, r4, r5, lr}
 8010ada:	4d07      	ldr	r5, [pc, #28]	@ (8010af8 <_fstat_r+0x20>)
 8010adc:	2300      	movs	r3, #0
 8010ade:	4604      	mov	r4, r0
 8010ae0:	4608      	mov	r0, r1
 8010ae2:	4611      	mov	r1, r2
 8010ae4:	602b      	str	r3, [r5, #0]
 8010ae6:	f7f2 f9c1 	bl	8002e6c <_fstat>
 8010aea:	1c43      	adds	r3, r0, #1
 8010aec:	d102      	bne.n	8010af4 <_fstat_r+0x1c>
 8010aee:	682b      	ldr	r3, [r5, #0]
 8010af0:	b103      	cbz	r3, 8010af4 <_fstat_r+0x1c>
 8010af2:	6023      	str	r3, [r4, #0]
 8010af4:	bd38      	pop	{r3, r4, r5, pc}
 8010af6:	bf00      	nop
 8010af8:	200023e4 	.word	0x200023e4

08010afc <_isatty_r>:
 8010afc:	b538      	push	{r3, r4, r5, lr}
 8010afe:	4d06      	ldr	r5, [pc, #24]	@ (8010b18 <_isatty_r+0x1c>)
 8010b00:	2300      	movs	r3, #0
 8010b02:	4604      	mov	r4, r0
 8010b04:	4608      	mov	r0, r1
 8010b06:	602b      	str	r3, [r5, #0]
 8010b08:	f7f2 f9c0 	bl	8002e8c <_isatty>
 8010b0c:	1c43      	adds	r3, r0, #1
 8010b0e:	d102      	bne.n	8010b16 <_isatty_r+0x1a>
 8010b10:	682b      	ldr	r3, [r5, #0]
 8010b12:	b103      	cbz	r3, 8010b16 <_isatty_r+0x1a>
 8010b14:	6023      	str	r3, [r4, #0]
 8010b16:	bd38      	pop	{r3, r4, r5, pc}
 8010b18:	200023e4 	.word	0x200023e4

08010b1c <_sbrk_r>:
 8010b1c:	b538      	push	{r3, r4, r5, lr}
 8010b1e:	4d06      	ldr	r5, [pc, #24]	@ (8010b38 <_sbrk_r+0x1c>)
 8010b20:	2300      	movs	r3, #0
 8010b22:	4604      	mov	r4, r0
 8010b24:	4608      	mov	r0, r1
 8010b26:	602b      	str	r3, [r5, #0]
 8010b28:	f7f2 f9c8 	bl	8002ebc <_sbrk>
 8010b2c:	1c43      	adds	r3, r0, #1
 8010b2e:	d102      	bne.n	8010b36 <_sbrk_r+0x1a>
 8010b30:	682b      	ldr	r3, [r5, #0]
 8010b32:	b103      	cbz	r3, 8010b36 <_sbrk_r+0x1a>
 8010b34:	6023      	str	r3, [r4, #0]
 8010b36:	bd38      	pop	{r3, r4, r5, pc}
 8010b38:	200023e4 	.word	0x200023e4

08010b3c <abort>:
 8010b3c:	b508      	push	{r3, lr}
 8010b3e:	2006      	movs	r0, #6
 8010b40:	f000 f840 	bl	8010bc4 <raise>
 8010b44:	2001      	movs	r0, #1
 8010b46:	f7f2 f95d 	bl	8002e04 <_exit>

08010b4a <_calloc_r>:
 8010b4a:	b570      	push	{r4, r5, r6, lr}
 8010b4c:	fba1 5402 	umull	r5, r4, r1, r2
 8010b50:	b934      	cbnz	r4, 8010b60 <_calloc_r+0x16>
 8010b52:	4629      	mov	r1, r5
 8010b54:	f7ff f80a 	bl	800fb6c <_malloc_r>
 8010b58:	4606      	mov	r6, r0
 8010b5a:	b928      	cbnz	r0, 8010b68 <_calloc_r+0x1e>
 8010b5c:	4630      	mov	r0, r6
 8010b5e:	bd70      	pop	{r4, r5, r6, pc}
 8010b60:	220c      	movs	r2, #12
 8010b62:	6002      	str	r2, [r0, #0]
 8010b64:	2600      	movs	r6, #0
 8010b66:	e7f9      	b.n	8010b5c <_calloc_r+0x12>
 8010b68:	462a      	mov	r2, r5
 8010b6a:	4621      	mov	r1, r4
 8010b6c:	f7fd fcd0 	bl	800e510 <memset>
 8010b70:	e7f4      	b.n	8010b5c <_calloc_r+0x12>

08010b72 <_raise_r>:
 8010b72:	291f      	cmp	r1, #31
 8010b74:	b538      	push	{r3, r4, r5, lr}
 8010b76:	4605      	mov	r5, r0
 8010b78:	460c      	mov	r4, r1
 8010b7a:	d904      	bls.n	8010b86 <_raise_r+0x14>
 8010b7c:	2316      	movs	r3, #22
 8010b7e:	6003      	str	r3, [r0, #0]
 8010b80:	f04f 30ff 	mov.w	r0, #4294967295
 8010b84:	bd38      	pop	{r3, r4, r5, pc}
 8010b86:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010b88:	b112      	cbz	r2, 8010b90 <_raise_r+0x1e>
 8010b8a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010b8e:	b94b      	cbnz	r3, 8010ba4 <_raise_r+0x32>
 8010b90:	4628      	mov	r0, r5
 8010b92:	f000 f831 	bl	8010bf8 <_getpid_r>
 8010b96:	4622      	mov	r2, r4
 8010b98:	4601      	mov	r1, r0
 8010b9a:	4628      	mov	r0, r5
 8010b9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010ba0:	f000 b818 	b.w	8010bd4 <_kill_r>
 8010ba4:	2b01      	cmp	r3, #1
 8010ba6:	d00a      	beq.n	8010bbe <_raise_r+0x4c>
 8010ba8:	1c59      	adds	r1, r3, #1
 8010baa:	d103      	bne.n	8010bb4 <_raise_r+0x42>
 8010bac:	2316      	movs	r3, #22
 8010bae:	6003      	str	r3, [r0, #0]
 8010bb0:	2001      	movs	r0, #1
 8010bb2:	e7e7      	b.n	8010b84 <_raise_r+0x12>
 8010bb4:	2100      	movs	r1, #0
 8010bb6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010bba:	4620      	mov	r0, r4
 8010bbc:	4798      	blx	r3
 8010bbe:	2000      	movs	r0, #0
 8010bc0:	e7e0      	b.n	8010b84 <_raise_r+0x12>
	...

08010bc4 <raise>:
 8010bc4:	4b02      	ldr	r3, [pc, #8]	@ (8010bd0 <raise+0xc>)
 8010bc6:	4601      	mov	r1, r0
 8010bc8:	6818      	ldr	r0, [r3, #0]
 8010bca:	f7ff bfd2 	b.w	8010b72 <_raise_r>
 8010bce:	bf00      	nop
 8010bd0:	20000324 	.word	0x20000324

08010bd4 <_kill_r>:
 8010bd4:	b538      	push	{r3, r4, r5, lr}
 8010bd6:	4d07      	ldr	r5, [pc, #28]	@ (8010bf4 <_kill_r+0x20>)
 8010bd8:	2300      	movs	r3, #0
 8010bda:	4604      	mov	r4, r0
 8010bdc:	4608      	mov	r0, r1
 8010bde:	4611      	mov	r1, r2
 8010be0:	602b      	str	r3, [r5, #0]
 8010be2:	f7f2 f8ff 	bl	8002de4 <_kill>
 8010be6:	1c43      	adds	r3, r0, #1
 8010be8:	d102      	bne.n	8010bf0 <_kill_r+0x1c>
 8010bea:	682b      	ldr	r3, [r5, #0]
 8010bec:	b103      	cbz	r3, 8010bf0 <_kill_r+0x1c>
 8010bee:	6023      	str	r3, [r4, #0]
 8010bf0:	bd38      	pop	{r3, r4, r5, pc}
 8010bf2:	bf00      	nop
 8010bf4:	200023e4 	.word	0x200023e4

08010bf8 <_getpid_r>:
 8010bf8:	f7f2 b8ec 	b.w	8002dd4 <_getpid>

08010bfc <atan2>:
 8010bfc:	f000 baa4 	b.w	8011148 <__ieee754_atan2>

08010c00 <sqrt>:
 8010c00:	b538      	push	{r3, r4, r5, lr}
 8010c02:	ed2d 8b02 	vpush	{d8}
 8010c06:	ec55 4b10 	vmov	r4, r5, d0
 8010c0a:	f000 f9c5 	bl	8010f98 <__ieee754_sqrt>
 8010c0e:	4622      	mov	r2, r4
 8010c10:	462b      	mov	r3, r5
 8010c12:	4620      	mov	r0, r4
 8010c14:	4629      	mov	r1, r5
 8010c16:	eeb0 8a40 	vmov.f32	s16, s0
 8010c1a:	eef0 8a60 	vmov.f32	s17, s1
 8010c1e:	f7ef ff95 	bl	8000b4c <__aeabi_dcmpun>
 8010c22:	b990      	cbnz	r0, 8010c4a <sqrt+0x4a>
 8010c24:	2200      	movs	r2, #0
 8010c26:	2300      	movs	r3, #0
 8010c28:	4620      	mov	r0, r4
 8010c2a:	4629      	mov	r1, r5
 8010c2c:	f7ef ff66 	bl	8000afc <__aeabi_dcmplt>
 8010c30:	b158      	cbz	r0, 8010c4a <sqrt+0x4a>
 8010c32:	f7fd fd2d 	bl	800e690 <__errno>
 8010c36:	2321      	movs	r3, #33	@ 0x21
 8010c38:	6003      	str	r3, [r0, #0]
 8010c3a:	2200      	movs	r2, #0
 8010c3c:	2300      	movs	r3, #0
 8010c3e:	4610      	mov	r0, r2
 8010c40:	4619      	mov	r1, r3
 8010c42:	f7ef fe13 	bl	800086c <__aeabi_ddiv>
 8010c46:	ec41 0b18 	vmov	d8, r0, r1
 8010c4a:	eeb0 0a48 	vmov.f32	s0, s16
 8010c4e:	eef0 0a68 	vmov.f32	s1, s17
 8010c52:	ecbd 8b02 	vpop	{d8}
 8010c56:	bd38      	pop	{r3, r4, r5, pc}

08010c58 <atan>:
 8010c58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c5c:	ec55 4b10 	vmov	r4, r5, d0
 8010c60:	4bbf      	ldr	r3, [pc, #764]	@ (8010f60 <atan+0x308>)
 8010c62:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8010c66:	429e      	cmp	r6, r3
 8010c68:	46ab      	mov	fp, r5
 8010c6a:	d918      	bls.n	8010c9e <atan+0x46>
 8010c6c:	4bbd      	ldr	r3, [pc, #756]	@ (8010f64 <atan+0x30c>)
 8010c6e:	429e      	cmp	r6, r3
 8010c70:	d801      	bhi.n	8010c76 <atan+0x1e>
 8010c72:	d109      	bne.n	8010c88 <atan+0x30>
 8010c74:	b144      	cbz	r4, 8010c88 <atan+0x30>
 8010c76:	4622      	mov	r2, r4
 8010c78:	462b      	mov	r3, r5
 8010c7a:	4620      	mov	r0, r4
 8010c7c:	4629      	mov	r1, r5
 8010c7e:	f7ef fb15 	bl	80002ac <__adddf3>
 8010c82:	4604      	mov	r4, r0
 8010c84:	460d      	mov	r5, r1
 8010c86:	e006      	b.n	8010c96 <atan+0x3e>
 8010c88:	f1bb 0f00 	cmp.w	fp, #0
 8010c8c:	f340 812b 	ble.w	8010ee6 <atan+0x28e>
 8010c90:	a597      	add	r5, pc, #604	@ (adr r5, 8010ef0 <atan+0x298>)
 8010c92:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010c96:	ec45 4b10 	vmov	d0, r4, r5
 8010c9a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c9e:	4bb2      	ldr	r3, [pc, #712]	@ (8010f68 <atan+0x310>)
 8010ca0:	429e      	cmp	r6, r3
 8010ca2:	d813      	bhi.n	8010ccc <atan+0x74>
 8010ca4:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8010ca8:	429e      	cmp	r6, r3
 8010caa:	d80c      	bhi.n	8010cc6 <atan+0x6e>
 8010cac:	a392      	add	r3, pc, #584	@ (adr r3, 8010ef8 <atan+0x2a0>)
 8010cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cb2:	4620      	mov	r0, r4
 8010cb4:	4629      	mov	r1, r5
 8010cb6:	f7ef faf9 	bl	80002ac <__adddf3>
 8010cba:	4bac      	ldr	r3, [pc, #688]	@ (8010f6c <atan+0x314>)
 8010cbc:	2200      	movs	r2, #0
 8010cbe:	f7ef ff3b 	bl	8000b38 <__aeabi_dcmpgt>
 8010cc2:	2800      	cmp	r0, #0
 8010cc4:	d1e7      	bne.n	8010c96 <atan+0x3e>
 8010cc6:	f04f 3aff 	mov.w	sl, #4294967295
 8010cca:	e029      	b.n	8010d20 <atan+0xc8>
 8010ccc:	f000 f95c 	bl	8010f88 <fabs>
 8010cd0:	4ba7      	ldr	r3, [pc, #668]	@ (8010f70 <atan+0x318>)
 8010cd2:	429e      	cmp	r6, r3
 8010cd4:	ec55 4b10 	vmov	r4, r5, d0
 8010cd8:	f200 80bc 	bhi.w	8010e54 <atan+0x1fc>
 8010cdc:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8010ce0:	429e      	cmp	r6, r3
 8010ce2:	f200 809e 	bhi.w	8010e22 <atan+0x1ca>
 8010ce6:	4622      	mov	r2, r4
 8010ce8:	462b      	mov	r3, r5
 8010cea:	4620      	mov	r0, r4
 8010cec:	4629      	mov	r1, r5
 8010cee:	f7ef fadd 	bl	80002ac <__adddf3>
 8010cf2:	4b9e      	ldr	r3, [pc, #632]	@ (8010f6c <atan+0x314>)
 8010cf4:	2200      	movs	r2, #0
 8010cf6:	f7ef fad7 	bl	80002a8 <__aeabi_dsub>
 8010cfa:	2200      	movs	r2, #0
 8010cfc:	4606      	mov	r6, r0
 8010cfe:	460f      	mov	r7, r1
 8010d00:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8010d04:	4620      	mov	r0, r4
 8010d06:	4629      	mov	r1, r5
 8010d08:	f7ef fad0 	bl	80002ac <__adddf3>
 8010d0c:	4602      	mov	r2, r0
 8010d0e:	460b      	mov	r3, r1
 8010d10:	4630      	mov	r0, r6
 8010d12:	4639      	mov	r1, r7
 8010d14:	f7ef fdaa 	bl	800086c <__aeabi_ddiv>
 8010d18:	f04f 0a00 	mov.w	sl, #0
 8010d1c:	4604      	mov	r4, r0
 8010d1e:	460d      	mov	r5, r1
 8010d20:	4622      	mov	r2, r4
 8010d22:	462b      	mov	r3, r5
 8010d24:	4620      	mov	r0, r4
 8010d26:	4629      	mov	r1, r5
 8010d28:	f7ef fc76 	bl	8000618 <__aeabi_dmul>
 8010d2c:	4602      	mov	r2, r0
 8010d2e:	460b      	mov	r3, r1
 8010d30:	4680      	mov	r8, r0
 8010d32:	4689      	mov	r9, r1
 8010d34:	f7ef fc70 	bl	8000618 <__aeabi_dmul>
 8010d38:	a371      	add	r3, pc, #452	@ (adr r3, 8010f00 <atan+0x2a8>)
 8010d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d3e:	4606      	mov	r6, r0
 8010d40:	460f      	mov	r7, r1
 8010d42:	f7ef fc69 	bl	8000618 <__aeabi_dmul>
 8010d46:	a370      	add	r3, pc, #448	@ (adr r3, 8010f08 <atan+0x2b0>)
 8010d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d4c:	f7ef faae 	bl	80002ac <__adddf3>
 8010d50:	4632      	mov	r2, r6
 8010d52:	463b      	mov	r3, r7
 8010d54:	f7ef fc60 	bl	8000618 <__aeabi_dmul>
 8010d58:	a36d      	add	r3, pc, #436	@ (adr r3, 8010f10 <atan+0x2b8>)
 8010d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d5e:	f7ef faa5 	bl	80002ac <__adddf3>
 8010d62:	4632      	mov	r2, r6
 8010d64:	463b      	mov	r3, r7
 8010d66:	f7ef fc57 	bl	8000618 <__aeabi_dmul>
 8010d6a:	a36b      	add	r3, pc, #428	@ (adr r3, 8010f18 <atan+0x2c0>)
 8010d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d70:	f7ef fa9c 	bl	80002ac <__adddf3>
 8010d74:	4632      	mov	r2, r6
 8010d76:	463b      	mov	r3, r7
 8010d78:	f7ef fc4e 	bl	8000618 <__aeabi_dmul>
 8010d7c:	a368      	add	r3, pc, #416	@ (adr r3, 8010f20 <atan+0x2c8>)
 8010d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d82:	f7ef fa93 	bl	80002ac <__adddf3>
 8010d86:	4632      	mov	r2, r6
 8010d88:	463b      	mov	r3, r7
 8010d8a:	f7ef fc45 	bl	8000618 <__aeabi_dmul>
 8010d8e:	a366      	add	r3, pc, #408	@ (adr r3, 8010f28 <atan+0x2d0>)
 8010d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d94:	f7ef fa8a 	bl	80002ac <__adddf3>
 8010d98:	4642      	mov	r2, r8
 8010d9a:	464b      	mov	r3, r9
 8010d9c:	f7ef fc3c 	bl	8000618 <__aeabi_dmul>
 8010da0:	a363      	add	r3, pc, #396	@ (adr r3, 8010f30 <atan+0x2d8>)
 8010da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010da6:	4680      	mov	r8, r0
 8010da8:	4689      	mov	r9, r1
 8010daa:	4630      	mov	r0, r6
 8010dac:	4639      	mov	r1, r7
 8010dae:	f7ef fc33 	bl	8000618 <__aeabi_dmul>
 8010db2:	a361      	add	r3, pc, #388	@ (adr r3, 8010f38 <atan+0x2e0>)
 8010db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010db8:	f7ef fa76 	bl	80002a8 <__aeabi_dsub>
 8010dbc:	4632      	mov	r2, r6
 8010dbe:	463b      	mov	r3, r7
 8010dc0:	f7ef fc2a 	bl	8000618 <__aeabi_dmul>
 8010dc4:	a35e      	add	r3, pc, #376	@ (adr r3, 8010f40 <atan+0x2e8>)
 8010dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dca:	f7ef fa6d 	bl	80002a8 <__aeabi_dsub>
 8010dce:	4632      	mov	r2, r6
 8010dd0:	463b      	mov	r3, r7
 8010dd2:	f7ef fc21 	bl	8000618 <__aeabi_dmul>
 8010dd6:	a35c      	add	r3, pc, #368	@ (adr r3, 8010f48 <atan+0x2f0>)
 8010dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ddc:	f7ef fa64 	bl	80002a8 <__aeabi_dsub>
 8010de0:	4632      	mov	r2, r6
 8010de2:	463b      	mov	r3, r7
 8010de4:	f7ef fc18 	bl	8000618 <__aeabi_dmul>
 8010de8:	a359      	add	r3, pc, #356	@ (adr r3, 8010f50 <atan+0x2f8>)
 8010dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dee:	f7ef fa5b 	bl	80002a8 <__aeabi_dsub>
 8010df2:	4632      	mov	r2, r6
 8010df4:	463b      	mov	r3, r7
 8010df6:	f7ef fc0f 	bl	8000618 <__aeabi_dmul>
 8010dfa:	4602      	mov	r2, r0
 8010dfc:	460b      	mov	r3, r1
 8010dfe:	4640      	mov	r0, r8
 8010e00:	4649      	mov	r1, r9
 8010e02:	f7ef fa53 	bl	80002ac <__adddf3>
 8010e06:	4622      	mov	r2, r4
 8010e08:	462b      	mov	r3, r5
 8010e0a:	f7ef fc05 	bl	8000618 <__aeabi_dmul>
 8010e0e:	f1ba 3fff 	cmp.w	sl, #4294967295
 8010e12:	4602      	mov	r2, r0
 8010e14:	460b      	mov	r3, r1
 8010e16:	d148      	bne.n	8010eaa <atan+0x252>
 8010e18:	4620      	mov	r0, r4
 8010e1a:	4629      	mov	r1, r5
 8010e1c:	f7ef fa44 	bl	80002a8 <__aeabi_dsub>
 8010e20:	e72f      	b.n	8010c82 <atan+0x2a>
 8010e22:	4b52      	ldr	r3, [pc, #328]	@ (8010f6c <atan+0x314>)
 8010e24:	2200      	movs	r2, #0
 8010e26:	4620      	mov	r0, r4
 8010e28:	4629      	mov	r1, r5
 8010e2a:	f7ef fa3d 	bl	80002a8 <__aeabi_dsub>
 8010e2e:	4b4f      	ldr	r3, [pc, #316]	@ (8010f6c <atan+0x314>)
 8010e30:	4606      	mov	r6, r0
 8010e32:	460f      	mov	r7, r1
 8010e34:	2200      	movs	r2, #0
 8010e36:	4620      	mov	r0, r4
 8010e38:	4629      	mov	r1, r5
 8010e3a:	f7ef fa37 	bl	80002ac <__adddf3>
 8010e3e:	4602      	mov	r2, r0
 8010e40:	460b      	mov	r3, r1
 8010e42:	4630      	mov	r0, r6
 8010e44:	4639      	mov	r1, r7
 8010e46:	f7ef fd11 	bl	800086c <__aeabi_ddiv>
 8010e4a:	f04f 0a01 	mov.w	sl, #1
 8010e4e:	4604      	mov	r4, r0
 8010e50:	460d      	mov	r5, r1
 8010e52:	e765      	b.n	8010d20 <atan+0xc8>
 8010e54:	4b47      	ldr	r3, [pc, #284]	@ (8010f74 <atan+0x31c>)
 8010e56:	429e      	cmp	r6, r3
 8010e58:	d21c      	bcs.n	8010e94 <atan+0x23c>
 8010e5a:	4b47      	ldr	r3, [pc, #284]	@ (8010f78 <atan+0x320>)
 8010e5c:	2200      	movs	r2, #0
 8010e5e:	4620      	mov	r0, r4
 8010e60:	4629      	mov	r1, r5
 8010e62:	f7ef fa21 	bl	80002a8 <__aeabi_dsub>
 8010e66:	4b44      	ldr	r3, [pc, #272]	@ (8010f78 <atan+0x320>)
 8010e68:	4606      	mov	r6, r0
 8010e6a:	460f      	mov	r7, r1
 8010e6c:	2200      	movs	r2, #0
 8010e6e:	4620      	mov	r0, r4
 8010e70:	4629      	mov	r1, r5
 8010e72:	f7ef fbd1 	bl	8000618 <__aeabi_dmul>
 8010e76:	4b3d      	ldr	r3, [pc, #244]	@ (8010f6c <atan+0x314>)
 8010e78:	2200      	movs	r2, #0
 8010e7a:	f7ef fa17 	bl	80002ac <__adddf3>
 8010e7e:	4602      	mov	r2, r0
 8010e80:	460b      	mov	r3, r1
 8010e82:	4630      	mov	r0, r6
 8010e84:	4639      	mov	r1, r7
 8010e86:	f7ef fcf1 	bl	800086c <__aeabi_ddiv>
 8010e8a:	f04f 0a02 	mov.w	sl, #2
 8010e8e:	4604      	mov	r4, r0
 8010e90:	460d      	mov	r5, r1
 8010e92:	e745      	b.n	8010d20 <atan+0xc8>
 8010e94:	4622      	mov	r2, r4
 8010e96:	462b      	mov	r3, r5
 8010e98:	4938      	ldr	r1, [pc, #224]	@ (8010f7c <atan+0x324>)
 8010e9a:	2000      	movs	r0, #0
 8010e9c:	f7ef fce6 	bl	800086c <__aeabi_ddiv>
 8010ea0:	f04f 0a03 	mov.w	sl, #3
 8010ea4:	4604      	mov	r4, r0
 8010ea6:	460d      	mov	r5, r1
 8010ea8:	e73a      	b.n	8010d20 <atan+0xc8>
 8010eaa:	4b35      	ldr	r3, [pc, #212]	@ (8010f80 <atan+0x328>)
 8010eac:	4e35      	ldr	r6, [pc, #212]	@ (8010f84 <atan+0x32c>)
 8010eae:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8010eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010eb6:	f7ef f9f7 	bl	80002a8 <__aeabi_dsub>
 8010eba:	4622      	mov	r2, r4
 8010ebc:	462b      	mov	r3, r5
 8010ebe:	f7ef f9f3 	bl	80002a8 <__aeabi_dsub>
 8010ec2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8010ec6:	4602      	mov	r2, r0
 8010ec8:	460b      	mov	r3, r1
 8010eca:	e9d6 0100 	ldrd	r0, r1, [r6]
 8010ece:	f7ef f9eb 	bl	80002a8 <__aeabi_dsub>
 8010ed2:	f1bb 0f00 	cmp.w	fp, #0
 8010ed6:	4604      	mov	r4, r0
 8010ed8:	460d      	mov	r5, r1
 8010eda:	f6bf aedc 	bge.w	8010c96 <atan+0x3e>
 8010ede:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010ee2:	461d      	mov	r5, r3
 8010ee4:	e6d7      	b.n	8010c96 <atan+0x3e>
 8010ee6:	a51c      	add	r5, pc, #112	@ (adr r5, 8010f58 <atan+0x300>)
 8010ee8:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010eec:	e6d3      	b.n	8010c96 <atan+0x3e>
 8010eee:	bf00      	nop
 8010ef0:	54442d18 	.word	0x54442d18
 8010ef4:	3ff921fb 	.word	0x3ff921fb
 8010ef8:	8800759c 	.word	0x8800759c
 8010efc:	7e37e43c 	.word	0x7e37e43c
 8010f00:	e322da11 	.word	0xe322da11
 8010f04:	3f90ad3a 	.word	0x3f90ad3a
 8010f08:	24760deb 	.word	0x24760deb
 8010f0c:	3fa97b4b 	.word	0x3fa97b4b
 8010f10:	a0d03d51 	.word	0xa0d03d51
 8010f14:	3fb10d66 	.word	0x3fb10d66
 8010f18:	c54c206e 	.word	0xc54c206e
 8010f1c:	3fb745cd 	.word	0x3fb745cd
 8010f20:	920083ff 	.word	0x920083ff
 8010f24:	3fc24924 	.word	0x3fc24924
 8010f28:	5555550d 	.word	0x5555550d
 8010f2c:	3fd55555 	.word	0x3fd55555
 8010f30:	2c6a6c2f 	.word	0x2c6a6c2f
 8010f34:	bfa2b444 	.word	0xbfa2b444
 8010f38:	52defd9a 	.word	0x52defd9a
 8010f3c:	3fadde2d 	.word	0x3fadde2d
 8010f40:	af749a6d 	.word	0xaf749a6d
 8010f44:	3fb3b0f2 	.word	0x3fb3b0f2
 8010f48:	fe231671 	.word	0xfe231671
 8010f4c:	3fbc71c6 	.word	0x3fbc71c6
 8010f50:	9998ebc4 	.word	0x9998ebc4
 8010f54:	3fc99999 	.word	0x3fc99999
 8010f58:	54442d18 	.word	0x54442d18
 8010f5c:	bff921fb 	.word	0xbff921fb
 8010f60:	440fffff 	.word	0x440fffff
 8010f64:	7ff00000 	.word	0x7ff00000
 8010f68:	3fdbffff 	.word	0x3fdbffff
 8010f6c:	3ff00000 	.word	0x3ff00000
 8010f70:	3ff2ffff 	.word	0x3ff2ffff
 8010f74:	40038000 	.word	0x40038000
 8010f78:	3ff80000 	.word	0x3ff80000
 8010f7c:	bff00000 	.word	0xbff00000
 8010f80:	080118c8 	.word	0x080118c8
 8010f84:	080118e8 	.word	0x080118e8

08010f88 <fabs>:
 8010f88:	ec51 0b10 	vmov	r0, r1, d0
 8010f8c:	4602      	mov	r2, r0
 8010f8e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8010f92:	ec43 2b10 	vmov	d0, r2, r3
 8010f96:	4770      	bx	lr

08010f98 <__ieee754_sqrt>:
 8010f98:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f9c:	4a66      	ldr	r2, [pc, #408]	@ (8011138 <__ieee754_sqrt+0x1a0>)
 8010f9e:	ec55 4b10 	vmov	r4, r5, d0
 8010fa2:	43aa      	bics	r2, r5
 8010fa4:	462b      	mov	r3, r5
 8010fa6:	4621      	mov	r1, r4
 8010fa8:	d110      	bne.n	8010fcc <__ieee754_sqrt+0x34>
 8010faa:	4622      	mov	r2, r4
 8010fac:	4620      	mov	r0, r4
 8010fae:	4629      	mov	r1, r5
 8010fb0:	f7ef fb32 	bl	8000618 <__aeabi_dmul>
 8010fb4:	4602      	mov	r2, r0
 8010fb6:	460b      	mov	r3, r1
 8010fb8:	4620      	mov	r0, r4
 8010fba:	4629      	mov	r1, r5
 8010fbc:	f7ef f976 	bl	80002ac <__adddf3>
 8010fc0:	4604      	mov	r4, r0
 8010fc2:	460d      	mov	r5, r1
 8010fc4:	ec45 4b10 	vmov	d0, r4, r5
 8010fc8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010fcc:	2d00      	cmp	r5, #0
 8010fce:	dc0e      	bgt.n	8010fee <__ieee754_sqrt+0x56>
 8010fd0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8010fd4:	4322      	orrs	r2, r4
 8010fd6:	d0f5      	beq.n	8010fc4 <__ieee754_sqrt+0x2c>
 8010fd8:	b19d      	cbz	r5, 8011002 <__ieee754_sqrt+0x6a>
 8010fda:	4622      	mov	r2, r4
 8010fdc:	4620      	mov	r0, r4
 8010fde:	4629      	mov	r1, r5
 8010fe0:	f7ef f962 	bl	80002a8 <__aeabi_dsub>
 8010fe4:	4602      	mov	r2, r0
 8010fe6:	460b      	mov	r3, r1
 8010fe8:	f7ef fc40 	bl	800086c <__aeabi_ddiv>
 8010fec:	e7e8      	b.n	8010fc0 <__ieee754_sqrt+0x28>
 8010fee:	152a      	asrs	r2, r5, #20
 8010ff0:	d115      	bne.n	801101e <__ieee754_sqrt+0x86>
 8010ff2:	2000      	movs	r0, #0
 8010ff4:	e009      	b.n	801100a <__ieee754_sqrt+0x72>
 8010ff6:	0acb      	lsrs	r3, r1, #11
 8010ff8:	3a15      	subs	r2, #21
 8010ffa:	0549      	lsls	r1, r1, #21
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d0fa      	beq.n	8010ff6 <__ieee754_sqrt+0x5e>
 8011000:	e7f7      	b.n	8010ff2 <__ieee754_sqrt+0x5a>
 8011002:	462a      	mov	r2, r5
 8011004:	e7fa      	b.n	8010ffc <__ieee754_sqrt+0x64>
 8011006:	005b      	lsls	r3, r3, #1
 8011008:	3001      	adds	r0, #1
 801100a:	02dc      	lsls	r4, r3, #11
 801100c:	d5fb      	bpl.n	8011006 <__ieee754_sqrt+0x6e>
 801100e:	1e44      	subs	r4, r0, #1
 8011010:	1b12      	subs	r2, r2, r4
 8011012:	f1c0 0420 	rsb	r4, r0, #32
 8011016:	fa21 f404 	lsr.w	r4, r1, r4
 801101a:	4323      	orrs	r3, r4
 801101c:	4081      	lsls	r1, r0
 801101e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011022:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8011026:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801102a:	07d2      	lsls	r2, r2, #31
 801102c:	bf5c      	itt	pl
 801102e:	005b      	lslpl	r3, r3, #1
 8011030:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8011034:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8011038:	bf58      	it	pl
 801103a:	0049      	lslpl	r1, r1, #1
 801103c:	2600      	movs	r6, #0
 801103e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8011042:	107f      	asrs	r7, r7, #1
 8011044:	0049      	lsls	r1, r1, #1
 8011046:	2016      	movs	r0, #22
 8011048:	4632      	mov	r2, r6
 801104a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801104e:	1915      	adds	r5, r2, r4
 8011050:	429d      	cmp	r5, r3
 8011052:	bfde      	ittt	le
 8011054:	192a      	addle	r2, r5, r4
 8011056:	1b5b      	suble	r3, r3, r5
 8011058:	1936      	addle	r6, r6, r4
 801105a:	0fcd      	lsrs	r5, r1, #31
 801105c:	3801      	subs	r0, #1
 801105e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8011062:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8011066:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801106a:	d1f0      	bne.n	801104e <__ieee754_sqrt+0xb6>
 801106c:	4605      	mov	r5, r0
 801106e:	2420      	movs	r4, #32
 8011070:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8011074:	4293      	cmp	r3, r2
 8011076:	eb0c 0e00 	add.w	lr, ip, r0
 801107a:	dc02      	bgt.n	8011082 <__ieee754_sqrt+0xea>
 801107c:	d113      	bne.n	80110a6 <__ieee754_sqrt+0x10e>
 801107e:	458e      	cmp	lr, r1
 8011080:	d811      	bhi.n	80110a6 <__ieee754_sqrt+0x10e>
 8011082:	f1be 0f00 	cmp.w	lr, #0
 8011086:	eb0e 000c 	add.w	r0, lr, ip
 801108a:	da3f      	bge.n	801110c <__ieee754_sqrt+0x174>
 801108c:	2800      	cmp	r0, #0
 801108e:	db3d      	blt.n	801110c <__ieee754_sqrt+0x174>
 8011090:	f102 0801 	add.w	r8, r2, #1
 8011094:	1a9b      	subs	r3, r3, r2
 8011096:	458e      	cmp	lr, r1
 8011098:	bf88      	it	hi
 801109a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 801109e:	eba1 010e 	sub.w	r1, r1, lr
 80110a2:	4465      	add	r5, ip
 80110a4:	4642      	mov	r2, r8
 80110a6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 80110aa:	3c01      	subs	r4, #1
 80110ac:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 80110b0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80110b4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80110b8:	d1dc      	bne.n	8011074 <__ieee754_sqrt+0xdc>
 80110ba:	4319      	orrs	r1, r3
 80110bc:	d01b      	beq.n	80110f6 <__ieee754_sqrt+0x15e>
 80110be:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 801113c <__ieee754_sqrt+0x1a4>
 80110c2:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8011140 <__ieee754_sqrt+0x1a8>
 80110c6:	e9da 0100 	ldrd	r0, r1, [sl]
 80110ca:	e9db 2300 	ldrd	r2, r3, [fp]
 80110ce:	f7ef f8eb 	bl	80002a8 <__aeabi_dsub>
 80110d2:	e9da 8900 	ldrd	r8, r9, [sl]
 80110d6:	4602      	mov	r2, r0
 80110d8:	460b      	mov	r3, r1
 80110da:	4640      	mov	r0, r8
 80110dc:	4649      	mov	r1, r9
 80110de:	f7ef fd17 	bl	8000b10 <__aeabi_dcmple>
 80110e2:	b140      	cbz	r0, 80110f6 <__ieee754_sqrt+0x15e>
 80110e4:	f1b5 3fff 	cmp.w	r5, #4294967295
 80110e8:	e9da 0100 	ldrd	r0, r1, [sl]
 80110ec:	e9db 2300 	ldrd	r2, r3, [fp]
 80110f0:	d10e      	bne.n	8011110 <__ieee754_sqrt+0x178>
 80110f2:	3601      	adds	r6, #1
 80110f4:	4625      	mov	r5, r4
 80110f6:	1073      	asrs	r3, r6, #1
 80110f8:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 80110fc:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8011100:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8011104:	086b      	lsrs	r3, r5, #1
 8011106:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 801110a:	e759      	b.n	8010fc0 <__ieee754_sqrt+0x28>
 801110c:	4690      	mov	r8, r2
 801110e:	e7c1      	b.n	8011094 <__ieee754_sqrt+0xfc>
 8011110:	f7ef f8cc 	bl	80002ac <__adddf3>
 8011114:	e9da 8900 	ldrd	r8, r9, [sl]
 8011118:	4602      	mov	r2, r0
 801111a:	460b      	mov	r3, r1
 801111c:	4640      	mov	r0, r8
 801111e:	4649      	mov	r1, r9
 8011120:	f7ef fcec 	bl	8000afc <__aeabi_dcmplt>
 8011124:	b120      	cbz	r0, 8011130 <__ieee754_sqrt+0x198>
 8011126:	1cab      	adds	r3, r5, #2
 8011128:	bf08      	it	eq
 801112a:	3601      	addeq	r6, #1
 801112c:	3502      	adds	r5, #2
 801112e:	e7e2      	b.n	80110f6 <__ieee754_sqrt+0x15e>
 8011130:	1c6b      	adds	r3, r5, #1
 8011132:	f023 0501 	bic.w	r5, r3, #1
 8011136:	e7de      	b.n	80110f6 <__ieee754_sqrt+0x15e>
 8011138:	7ff00000 	.word	0x7ff00000
 801113c:	08011910 	.word	0x08011910
 8011140:	08011908 	.word	0x08011908
 8011144:	00000000 	.word	0x00000000

08011148 <__ieee754_atan2>:
 8011148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801114c:	ec57 6b11 	vmov	r6, r7, d1
 8011150:	4273      	negs	r3, r6
 8011152:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 80112d0 <__ieee754_atan2+0x188>
 8011156:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 801115a:	4333      	orrs	r3, r6
 801115c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8011160:	4543      	cmp	r3, r8
 8011162:	ec51 0b10 	vmov	r0, r1, d0
 8011166:	4635      	mov	r5, r6
 8011168:	d809      	bhi.n	801117e <__ieee754_atan2+0x36>
 801116a:	4244      	negs	r4, r0
 801116c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8011170:	4304      	orrs	r4, r0
 8011172:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8011176:	4544      	cmp	r4, r8
 8011178:	468e      	mov	lr, r1
 801117a:	4681      	mov	r9, r0
 801117c:	d907      	bls.n	801118e <__ieee754_atan2+0x46>
 801117e:	4632      	mov	r2, r6
 8011180:	463b      	mov	r3, r7
 8011182:	f7ef f893 	bl	80002ac <__adddf3>
 8011186:	ec41 0b10 	vmov	d0, r0, r1
 801118a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801118e:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 8011192:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 8011196:	4334      	orrs	r4, r6
 8011198:	d103      	bne.n	80111a2 <__ieee754_atan2+0x5a>
 801119a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801119e:	f7ff bd5b 	b.w	8010c58 <atan>
 80111a2:	17bc      	asrs	r4, r7, #30
 80111a4:	f004 0402 	and.w	r4, r4, #2
 80111a8:	ea53 0909 	orrs.w	r9, r3, r9
 80111ac:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 80111b0:	d107      	bne.n	80111c2 <__ieee754_atan2+0x7a>
 80111b2:	2c02      	cmp	r4, #2
 80111b4:	d05f      	beq.n	8011276 <__ieee754_atan2+0x12e>
 80111b6:	2c03      	cmp	r4, #3
 80111b8:	d1e5      	bne.n	8011186 <__ieee754_atan2+0x3e>
 80111ba:	a143      	add	r1, pc, #268	@ (adr r1, 80112c8 <__ieee754_atan2+0x180>)
 80111bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80111c0:	e7e1      	b.n	8011186 <__ieee754_atan2+0x3e>
 80111c2:	4315      	orrs	r5, r2
 80111c4:	d106      	bne.n	80111d4 <__ieee754_atan2+0x8c>
 80111c6:	f1be 0f00 	cmp.w	lr, #0
 80111ca:	db5f      	blt.n	801128c <__ieee754_atan2+0x144>
 80111cc:	a136      	add	r1, pc, #216	@ (adr r1, 80112a8 <__ieee754_atan2+0x160>)
 80111ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80111d2:	e7d8      	b.n	8011186 <__ieee754_atan2+0x3e>
 80111d4:	4542      	cmp	r2, r8
 80111d6:	d10f      	bne.n	80111f8 <__ieee754_atan2+0xb0>
 80111d8:	4293      	cmp	r3, r2
 80111da:	f104 34ff 	add.w	r4, r4, #4294967295
 80111de:	d107      	bne.n	80111f0 <__ieee754_atan2+0xa8>
 80111e0:	2c02      	cmp	r4, #2
 80111e2:	d84c      	bhi.n	801127e <__ieee754_atan2+0x136>
 80111e4:	4b36      	ldr	r3, [pc, #216]	@ (80112c0 <__ieee754_atan2+0x178>)
 80111e6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80111ea:	e9d3 0100 	ldrd	r0, r1, [r3]
 80111ee:	e7ca      	b.n	8011186 <__ieee754_atan2+0x3e>
 80111f0:	2c02      	cmp	r4, #2
 80111f2:	d848      	bhi.n	8011286 <__ieee754_atan2+0x13e>
 80111f4:	4b33      	ldr	r3, [pc, #204]	@ (80112c4 <__ieee754_atan2+0x17c>)
 80111f6:	e7f6      	b.n	80111e6 <__ieee754_atan2+0x9e>
 80111f8:	4543      	cmp	r3, r8
 80111fa:	d0e4      	beq.n	80111c6 <__ieee754_atan2+0x7e>
 80111fc:	1a9b      	subs	r3, r3, r2
 80111fe:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8011202:	ea4f 5223 	mov.w	r2, r3, asr #20
 8011206:	da1e      	bge.n	8011246 <__ieee754_atan2+0xfe>
 8011208:	2f00      	cmp	r7, #0
 801120a:	da01      	bge.n	8011210 <__ieee754_atan2+0xc8>
 801120c:	323c      	adds	r2, #60	@ 0x3c
 801120e:	db1e      	blt.n	801124e <__ieee754_atan2+0x106>
 8011210:	4632      	mov	r2, r6
 8011212:	463b      	mov	r3, r7
 8011214:	f7ef fb2a 	bl	800086c <__aeabi_ddiv>
 8011218:	ec41 0b10 	vmov	d0, r0, r1
 801121c:	f7ff feb4 	bl	8010f88 <fabs>
 8011220:	f7ff fd1a 	bl	8010c58 <atan>
 8011224:	ec51 0b10 	vmov	r0, r1, d0
 8011228:	2c01      	cmp	r4, #1
 801122a:	d013      	beq.n	8011254 <__ieee754_atan2+0x10c>
 801122c:	2c02      	cmp	r4, #2
 801122e:	d015      	beq.n	801125c <__ieee754_atan2+0x114>
 8011230:	2c00      	cmp	r4, #0
 8011232:	d0a8      	beq.n	8011186 <__ieee754_atan2+0x3e>
 8011234:	a318      	add	r3, pc, #96	@ (adr r3, 8011298 <__ieee754_atan2+0x150>)
 8011236:	e9d3 2300 	ldrd	r2, r3, [r3]
 801123a:	f7ef f835 	bl	80002a8 <__aeabi_dsub>
 801123e:	a318      	add	r3, pc, #96	@ (adr r3, 80112a0 <__ieee754_atan2+0x158>)
 8011240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011244:	e014      	b.n	8011270 <__ieee754_atan2+0x128>
 8011246:	a118      	add	r1, pc, #96	@ (adr r1, 80112a8 <__ieee754_atan2+0x160>)
 8011248:	e9d1 0100 	ldrd	r0, r1, [r1]
 801124c:	e7ec      	b.n	8011228 <__ieee754_atan2+0xe0>
 801124e:	2000      	movs	r0, #0
 8011250:	2100      	movs	r1, #0
 8011252:	e7e9      	b.n	8011228 <__ieee754_atan2+0xe0>
 8011254:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011258:	4619      	mov	r1, r3
 801125a:	e794      	b.n	8011186 <__ieee754_atan2+0x3e>
 801125c:	a30e      	add	r3, pc, #56	@ (adr r3, 8011298 <__ieee754_atan2+0x150>)
 801125e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011262:	f7ef f821 	bl	80002a8 <__aeabi_dsub>
 8011266:	4602      	mov	r2, r0
 8011268:	460b      	mov	r3, r1
 801126a:	a10d      	add	r1, pc, #52	@ (adr r1, 80112a0 <__ieee754_atan2+0x158>)
 801126c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011270:	f7ef f81a 	bl	80002a8 <__aeabi_dsub>
 8011274:	e787      	b.n	8011186 <__ieee754_atan2+0x3e>
 8011276:	a10a      	add	r1, pc, #40	@ (adr r1, 80112a0 <__ieee754_atan2+0x158>)
 8011278:	e9d1 0100 	ldrd	r0, r1, [r1]
 801127c:	e783      	b.n	8011186 <__ieee754_atan2+0x3e>
 801127e:	a10c      	add	r1, pc, #48	@ (adr r1, 80112b0 <__ieee754_atan2+0x168>)
 8011280:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011284:	e77f      	b.n	8011186 <__ieee754_atan2+0x3e>
 8011286:	2000      	movs	r0, #0
 8011288:	2100      	movs	r1, #0
 801128a:	e77c      	b.n	8011186 <__ieee754_atan2+0x3e>
 801128c:	a10a      	add	r1, pc, #40	@ (adr r1, 80112b8 <__ieee754_atan2+0x170>)
 801128e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011292:	e778      	b.n	8011186 <__ieee754_atan2+0x3e>
 8011294:	f3af 8000 	nop.w
 8011298:	33145c07 	.word	0x33145c07
 801129c:	3ca1a626 	.word	0x3ca1a626
 80112a0:	54442d18 	.word	0x54442d18
 80112a4:	400921fb 	.word	0x400921fb
 80112a8:	54442d18 	.word	0x54442d18
 80112ac:	3ff921fb 	.word	0x3ff921fb
 80112b0:	54442d18 	.word	0x54442d18
 80112b4:	3fe921fb 	.word	0x3fe921fb
 80112b8:	54442d18 	.word	0x54442d18
 80112bc:	bff921fb 	.word	0xbff921fb
 80112c0:	08011930 	.word	0x08011930
 80112c4:	08011918 	.word	0x08011918
 80112c8:	54442d18 	.word	0x54442d18
 80112cc:	c00921fb 	.word	0xc00921fb
 80112d0:	7ff00000 	.word	0x7ff00000

080112d4 <_init>:
 80112d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80112d6:	bf00      	nop
 80112d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80112da:	bc08      	pop	{r3}
 80112dc:	469e      	mov	lr, r3
 80112de:	4770      	bx	lr

080112e0 <_fini>:
 80112e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80112e2:	bf00      	nop
 80112e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80112e6:	bc08      	pop	{r3}
 80112e8:	469e      	mov	lr, r3
 80112ea:	4770      	bx	lr
