#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Aug 16 15:31:52 2023
# Process ID: 17648
# Current directory: C:/Users/Biboy/Desktop/szakdogaprogramok/07-uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6320 C:\Users\Biboy\Desktop\szakdogaprogramok\07-uart\07-uart.xpr
# Log file: C:/Users/Biboy/Desktop/szakdogaprogramok/07-uart/vivado.log
# Journal file: C:/Users/Biboy/Desktop/szakdogaprogramok/07-uart\vivado.jou
# Running On: DESKTOP-8J7VUCC, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 2, Host memory: 8256 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Biboy/Desktop/szakdogaprogramok/07-uart/07-uart.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Biboy/Desktop/szakdogaprogramok/07-uart/07-uart.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {1} axi_periph {Enabled} cache {None} clk {New Clocking Wizard} cores {1} debug_module {Debug Only} ecc {None} local_mem {64KB} preset {None}}  [get_bd_cells microblaze_0]
startgroup
set_property -dict [list \
  CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} \
  CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.RESET_PORT {resetn} \
  CONFIG.RESET_TYPE {ACTIVE_LOW} \
] [get_bd_cells clk_wiz_1]
endgroup
startgroup
set_property CONFIG.NUM_PORTS {1} [get_bd_cells microblaze_0_xlconcat]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( System Reset ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz_1/resetn]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( System Reset ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
set_property CONFIG.UARTLITE_BOARD_INTERFACE {usb_uart} [get_bd_cells axi_uartlite_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {usb_uart ( USB UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
connect_bd_net [get_bd_pins microblaze_0_xlconcat/In0] [get_bd_pins axi_uartlite_0/interrupt]
regenerate_bd_layout
validate_bd_design
save_bd_design
make_wrapper -files [get_files C:/Users/Biboy/Desktop/szakdogaprogramok/07-uart/07-uart.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/Biboy/Desktop/szakdogaprogramok/07-uart/07-uart.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/Biboy/Desktop/szakdogaprogramok/07-uart/design_1_wrapper.xsa
write_hw_platform -fixed -include_bit -force -file C:/Users/Biboy/Desktop/szakdogaprogramok/07-uart/design_1_wrapper.xsa
