
% ====================================================================
%                      Summary Timing 
% ====================================================================
@article{TIMING-PIEEE2001-Cong,
  title   = {An interconnect-centric design flow for nanometer technologies},
  author  = {Cong, Jason},
  journal = pieee,
  volume  = {89},
  number  = {4},
  pages   = {505--528},
  year    = {2001},
}
@inproceedings{TIMING-IITC2014-Chen,
  title     = {Interconnect performance and scaling strategy at 7 nm node},
  author    = {Chen, James Hsueh-Chung and Standaert, Theodorus E and Alptekin, Emre and Spooner, Terry A and Paruchuri, Vamsi},
  booktitle = iitc,
  pages     = {93--96},
  year      = {2014},
  abstract  = {in 7nm node, interconnect delay is a function of wire resistance, via resistance, and capacitance},
}


% ====================================================================
%                 Incremental Timing Optimization
% ====================================================================
%{{{
@inproceedings{TIMING-DATE2006-Albrecht,
  title     = {Efficient incremental clock latency scheduling for large circuits},
  author    = {Christoph Albrecht},
  booktitle = date,
  pages     = {1--6},
  year      = {2006},
  abstract  = {},
}
@inproceedings{TIMING-ASPDAC2007-Karandikar,
  title     = {Fast electrical correction using resizing and buffering},
  author    = {Karandikar, Shrirang K and Alpert, Charles J and Yildiz, Mehmet Can and Villarrubia, Paul and Quay, Steve and Mahmud, Tuhin},
  booktitle = aspdac,
  pages     = {553--558},
  year      = {2007},
  abstract  = {incremental gate sizing \& buffer insertion},
}
@inproceedings{TIMING-ICCAD2010-Fang,
  title     = {Redundant-wires-aware {ECO} timing and mask cost optimization},
  author    = {Fang, Shao-Yun and Chien, Tzuo-Fan and Chang, Yao-Wen},
  booktitle = iccad,
  pages     = {381--386},
  year      = {2010},
  abstract  = {ECO, spare cell, multi-commodity flow, ILP},
}
@inproceedings{TIMING-ICCAD2011-Chang,
  title     = {Timing {ECO} optimization via B{\'e}zier curve smoothing and fixability identification},
  author    = {Chang, Hua-Yu and Jiang, Iris Hui-Ru and Chang, Yao-Wen},
  booktitle = iccad,
  pages     = {742--746},
  year      = {2011},
  abstract  = {clock scheduling with spare cell, ECO},
}
@article{TIMING-TCAD2012-Chang,
  title    = {Timing {ECO} optimization via {B}{\'e}zier curve smoothing and fixability identification},
  author   = {Chang, Hua-Yu and Jiang, IH-R and Chang, Yao-Wen},
  journal  = tcad,
  volume   = {31},
  number   = {12},
  pages    = {1857--1866},
  year     = {2012},
  abstract = {journal version of ICCAD'11},
}
@inproceedings{TIMING-ASPDAC2012-Ho,
  title     = {Clock rescheduling for timing engineering change orders},
  author    = {Ho, Kuan-Hsien and Shih, Xin-Wei and Jiang, J-HR},
  booktitle = aspdac,
  pages     = {517--522},
  year      = {2012},
  abstract  = {clock scheduling with spare cell, ECO, sequential circuit, MILP},
}
@inproceedings{TIMING-ASPDAC2013-Wei,
  title     = {{Mountain-Mover}: An intuitive logic shifting heuristic for improving timing slack violating paths},
  author    = {Wei, Xing and Tang, Wai-Chung and Wu, Yu-Liang and Sze, Cliff and Alpert, Charles},
  booktitle = aspdac,
  pages     = {350--355},
  year      = {2013},
  abstract  = {},
}
%}}}


% ====================================================================
%                  Buffer Insertion 
% ====================================================================
@inproceedings{BUFF-DAC2006-Peng,
  author    = {Peng, Yuantao and Liu, Xun},
  title     = {Low-power repeater insertion with both delay and slew rate constraints},
  booktitle = dac,
  year      = {2006},
  pages     = {302--307},
  abstract  = {Repeater insertion},
}
@article{BUFF-TCAD2007-Hu,
  title     = {Fast algorithms for slew-constrained minimum cost buffering},
  author    = {Hu, Shiyan and Alpert, Charles J and Hu, Jiang and Karandikar, Shrirang K and Li, Zhuo and Shi, Weiping and Sze, Chin Ngai},
  journal   = tcad,
  volume    = {26},
  number    = {11},
  pages     = {2009--2022},
  year      = {2007},
}



% ====================================================================
%                   Clock Tree Synthesis (CTS)
% ====================================================================
@inproceedings{CTS-ISPD2014-Roy,
  title     = {Clock tree resynthesis for multi-corner multi-mode timing closure},
  author    = {Roy, Subhendu and Mattheakis, Pavlos M. and Masse-Navette, Laurent and Pan, David Z.},
  booktitle = ispd,
  pages     = {69--76},
  year      = {2014},
  abstract  = {incremental CTS},
}
% ==== clock sizing buffer
@inproceedings{CTS-ISPD2008-Samanta,
  title     = {Discrete buffer and wire sizing for link-based non-tree clock networks},
  author    = {Samanta, Rupak and Hu, Jiang and Li, Peng},
  booktitle = ispd,
  pages     = {175--181},
  year      = {2008},
  abstract  = {SVM to approximate SPICE},
}
@article{CTS-TVLSI2010-Samanta,
  title   = {Discrete buffer and wire sizing for link-based non-tree clock networks},
  author  = {Samanta, Rupak and Hu, Jiang and Li, Peng},
  journal = tvlsi,
  volume  = {18},
  number  = {7},
  pages   = {1025--1035},
  year    = {2010},
}
% ==== latch placement
@inproceedings{CTS-ICCAD2013-Ward,
  title     = {Clock power minimization using structured latch templates and decision tree induction},
  author    = {Ward, Samuel I. and Viswanathan, Natarajan and Zhou, Nancy Y. and Sze, Cliff C.~N. and Li, Zhuo and Alpert, Charles J. and Pan, David Z.},
  booktitle = iccad,
  pages     = {599--606},
  year      = {2013},
}


% ====================================================================
%                         Sizing
% ====================================================================
% ==== gate sizing
@inproceedings{SIZING-ASPDAC2005-Ramalingam,
  title     = {Sleep Transistor Sizing Using Timing Criticality and Temporal Currents},
  author    = {A. Ramalingam and B. Zhang and A. Devgan and D. Z. Pan},
  booktitle = aspdac,
  pages     = {1094--1097},
  year      = {2005},
}
@inproceedings{SIZING-VLSID2014-Roy,
  title     = {Reliability Aware Gate Sizing Combating NBTI and Oxide Breakdown},
  author    = {Subhendu Roy and David Z. Pan},
  booktitle = vlsid,
  pages     = {38--43},
  year      = {2014},
  abstract  = {},
}
@article{SIZING-TODAES2013-Lee,
  title    = {{ECO} cost measurement and incremental gate sizing for late process changes},
  author   = {Lee, John and Gupta, Puneet},
  journal  = todaes,
  volume   = {18},
  number   = {1},
  pages    = {16},
  year     = {2013},
  abstract = {incremental gate sizing},
}
% ==== gate sizing + wire sizing
@inproceedings{SIZING-ICCAD1997-Vandenberghe,
  title     = {Optimal wire and transistor sizing for circuits with non-tree topology},
  author    = {Vandenberghe, Lieven and Boyd, Stephen and El Gamal, Abbas},
  booktitle = iccad,
  pages     = {252--259},
  year      = {1997},
}
% ==== Wire Sizing
@inproceedings{SIZING-ASPDAC2006-Shi,
  title     = {Wire Sizing and Shaping with Scattering Effect for Nanoscale Interconnection},
  author    = {S.~X.~Shi and David Z.~Pan},
  booktitle = aspdac,
  pages     = {503--508},
  year      = {2006},
}


% ====================================================================
%                      Slack Optimization
% ====================================================================
@article{TIMING-TCAD2006-Ghiasi,
  title     = {A unified theory of timing budget management},
  author    = {Soheil Ghiasi and Elaheh Bozorgzadeh and Po-Kuan Huang and Roozbeh Jafari and Majid Sarrafzadeh},
  journal   = tcad,
  volume    = {25},
  number    = {11},
  pages     = {2364--2375},
  year      = {2006},
  publisher = {IEEE},
  abstract  = {dual to min-cost flow},
}


% ====================================================================
%                          SSTA
% ====================================================================
@article{TIMING-JVLSI2012-Ramalingam,
  title    = {An accurate sparse-matrix based framework for statistical static timing analysis},
  author   = {Anand Ramalingam and Ashish Kumar Singh and Sani R. Nassif and Gi-Joon Nam and Michael Orshansky and David Z. Pan},
  journal  = jvlsi,
  volume   = {45},
  number   = {4},
  pages    = {365--375},
  year     = {2012},
  abstract = {},
}

% ====================================================================
%                   Slew Timing (Slew)
% ====================================================================
@inproceedings{TIMING-ISPD2003-Kashyap,
  title     = {Closed form expressions for extending step delay and slew metrics to ramp inputs},
  author    = {Kashyap, Chandramouli V and Alpert, Charles J and Liu, Frank and Devgan, Anirudh},
  booktitle = ispd,
  pages     = {24--31},
  year      = {2003},
  abstract  = {PERI model and closed-form timing},
}


