#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Sat Aug 22 17:13:49 2015
# Process ID: 6164
# Log file: C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/vivado.log
# Journal file: C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Projetos_git\repo\vivado_projects\project_ug940-comAES_Crypto\tutorial_ug940.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/tutorial_ug940 - com AES_Crypto' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projetos_git/repo/vivado_projects/project_AES-IP/project_AES-IP.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.1/data/ip'.
WARNING: [IP_Flow 19-3549] Detected incompatibility between IP mb_subsystem_AES_AXI_0_0 and its definition CGMA:user:AES_AXI:1.0
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'mb_subsystem.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
open_project: Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1046.445 ; gain = 234.238
open_bd_design {C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/mb_subsystem.bd}
Adding component instance block -- xilinx.com:ip:microblaze:9.3 - microblaze_0
Adding component instance block -- xilinx.com:ip:mig_7series:2.0 - mig_7series_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.0 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.1 - mdm_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_100M
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - axi_bram_ctrl_0_bram
Adding component instance block -- CGMA:user:AES_AXI:1.0 - AES_AXI_0
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - lmb_bram
Successfully read diagram <mb_subsystem> from BD file <C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/mb_subsystem.bd>
open_bd_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 1233.320 ; gain = 186.875
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Sat Aug 22 17:18:32 2015] Launched impl_1...
Run output will be captured here: C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.runs/impl_1/runme.log
open_run impl_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Runs 36-115] Could not delete directory 'C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/.Xil/Vivado-6164-LAPAR01-PC/dcp'.
INFO: [Common 17-344] 'open_run' was cancelled
open_run impl_1
INFO: [Netlist 29-17] Analyzing 826 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/ConfigModes.xml
Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/.Xil/Vivado-6164-LAPAR01-PC/dcp_2/mb_subsystem_wrapper_early.xdc]
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_subsystem_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mdm_1_0/mb_subsystem_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mdm_1_0/mb_subsystem_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2251.941 ; gain = 500.813
INFO: [Timing 38-2] Deriving generated clocks [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_0/mb_subsystem_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/.Xil/Vivado-6164-LAPAR01-PC/dcp_2/mb_subsystem_wrapper_early.xdc]
Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/.Xil/Vivado-6164-LAPAR01-PC/dcp_2/mb_subsystem_wrapper.xdc]
Finished Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/.Xil/Vivado-6164-LAPAR01-PC/dcp_2/mb_subsystem_wrapper.xdc]
Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/.Xil/Vivado-6164-LAPAR01-PC/dcp_2/mb_subsystem_wrapper_late.xdc]
Finished Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/.Xil/Vivado-6164-LAPAR01-PC/dcp_2/mb_subsystem_wrapper_late.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2297.988 ; gain = 17.316
Restoring placement.
Restored 6729 out of 6729 XDEF sites from archive | CPU: 13.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
Generating merged BMM file for the design top 'mb_subsystem_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 633 instances were transformed.
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 82 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 446 instances

open_run: Time (s): cpu = 00:01:55 ; elapsed = 00:01:31 . Memory (MB): peak = 2521.840 ; gain = 1126.969
report_clock_networks -name {network_1}
report_clock_networks: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2521.840 ; gain = 0.000
export_hardware [get_files C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/mb_subsystem.bd] [get_runs impl_1] -bitstream
Exporting to file C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.sdk/SDK/SDK_Export/hw/mb_subsystem.xml
INFO: [BD 41-436] exporting bit file 'C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.runs/impl_1/mb_subsystem_wrapper.bit'...
INFO: [BD 41-438] exporting bmm file 'C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.runs/impl_1/mb_subsystem_wrapper_bd.bmm'...
launch_sdk -bit C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.sdk/SDK/SDK_Export/hw/mb_subsystem_wrapper.bit -bmm C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.sdk/SDK/SDK_Export/hw/mb_subsystem_wrapper_bd.bmm -workspace C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.sdk/SDK/SDK_Export -hwspec C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.sdk/SDK/SDK_Export/hw/mb_subsystem.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -bit C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.sdk/SDK/SDK_Export/hw/mb_subsystem_wrapper.bit -bmm C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.sdk/SDK/SDK_Export/hw/mb_subsystem_wrapper_bd.bmm -workspace C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.sdk/SDK/SDK_Export -hwspec C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.sdk/SDK/SDK_Export/hw/mb_subsystem.xml
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
export_hardware [get_files C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.srcs/sources_1/bd/mb_subsystem/mb_subsystem.bd] [get_runs impl_1] -bitstream -dir C:/Projetos_git/repo/vivado_projects/tutorial_ug940-AES_Crypto
Exporting to file C:/Projetos_git/repo/vivado_projects/tutorial_ug940-AES_Crypto/hw/mb_subsystem.xml
INFO: [BD 41-436] exporting bit file 'C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.runs/impl_1/mb_subsystem_wrapper.bit'...
INFO: [BD 41-438] exporting bmm file 'C:/Projetos_git/repo/vivado_projects/project_ug940-comAES_Crypto/tutorial_ug940.runs/impl_1/mb_subsystem_wrapper_bd.bmm'...
launch_sdk -bit C:/Projetos_git/repo/vivado_projects/tutorial_ug940-AES_Crypto/hw/mb_subsystem_wrapper.bit -bmm C:/Projetos_git/repo/vivado_projects/tutorial_ug940-AES_Crypto/hw/mb_subsystem_wrapper_bd.bmm -workspace C:/Projetos_git/repo/vivado_projects/tutorial_ug940-AES_Crypto -hwspec C:/Projetos_git/repo/vivado_projects/tutorial_ug940-AES_Crypto/hw/mb_subsystem.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -bit C:/Projetos_git/repo/vivado_projects/tutorial_ug940-AES_Crypto/hw/mb_subsystem_wrapper.bit -bmm C:/Projetos_git/repo/vivado_projects/tutorial_ug940-AES_Crypto/hw/mb_subsystem_wrapper_bd.bmm -workspace C:/Projetos_git/repo/vivado_projects/tutorial_ug940-AES_Crypto -hwspec C:/Projetos_git/repo/vivado_projects/tutorial_ug940-AES_Crypto/hw/mb_subsystem.xml
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug 22 17:41:33 2015...
