//
// File created by:  xmverilog
// Do not modify this file
//
+access+rcw
-noshowtop
-ACCESS
+rcw
-timescale
1ns/1ps
-no_analogsolver
-MESSAGES
tb_simt_stack
-XLMODE
./xcelium.d/run.lnx8664.22.09.d
-RUNMODE
-CDSLIB
./xcelium.d/run.lnx8664.22.09.d/cds.lib
-HDLVAR
./xcelium.d/run.lnx8664.22.09.d/hdl.var
-WORK
worklib
-IRUNHASTOP
-HASXLMODE
