{
    "name": "Multiple Compute Units (Asymmetrical) (C) ", 
    "description": [
        "This is simple example of vector addition to demonstrate how to connect each compute unit to different banks and how to use these compute units in host applications"
    ],
    "flow": "vitis",
    "key_concepts": [
        "Multiple Compute Units",
        "Task Level Parallelism"
    ], 
    "platform_blocklist": [
        "u25_",
        "u30",
        "u50",
        "u55",
        "vck",
        "samsung",
        "u2_",
        "zc",
        "x3522pv",
        "nodma"
    ], 
    "os": [
        "Linux"
    ], 
    "runtime": [
        "OpenCL"
    ], 
    "platform_type": "pcie",
    "host": {
        "host_exe": "multiple_cus_asymmetrical",
        "compiler": {
            "sources": [
                "REPO_DIR/common/includes/xcl2/xcl2.cpp",
                "./src/host.cpp"
            ], 
            "includepaths": [
                "REPO_DIR/common/includes/xcl2"
            ]
        }
    }, 
    "containers": [
        {
            "accelerators": [
                {
                    "location": "src/vadd.cpp", 
                    "name": "vadd"
                }
            ], 
            "name": "vadd",
            "ldclflags": "--config PROJECT/vadd.cfg"
        }
    ],
    "launch": [
        {
            "cmd_args": "BUILD/vadd.xclbin", 
            "name": "generic launch for all flows"
        }
    ], 
    "contributors": [
        {
            "url": "http://www.xilinx.com", 
            "group": "Xilinx"
        }
    ],
    "testinfo": {
        "disable": false,
        "profile": "no",
        "jobs": [
            {
                "index": 0,
                "dependency": [],
                "env": "",
                "cmd": "",
                "max_memory_MB": 32768,
                "max_time_min": 300
            }
        ],
        "targets": [
            "vitis_sw_emu",
            "vitis_hw_emu",
            "vitis_hw"
        ],
        "category": "canary"
    }
}
