{
  "module_name": "si2165_priv.h",
  "hash_id": "060e5d46a5bdb07b9df9d3013f0a586577dd077df8109ab7a089a197272d27c5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/dvb-frontends/si2165_priv.h",
  "human_readable_source": " \n \n\n#ifndef _DVB_SI2165_PRIV\n#define _DVB_SI2165_PRIV\n\n#define SI2165_FIRMWARE_REV_D \"dvb-demod-si2165.fw\"\n\nstruct si2165_config {\n\t \n\tu8 i2c_addr;\n\n\t \n\tu8 chip_mode;\n\n\t \n\tu32 ref_freq_hz;\n\n\t \n\tbool inversion;\n};\n\n#define STATISTICS_PERIOD_PKT_COUNT\t30000u\n#define STATISTICS_PERIOD_BIT_COUNT\t(STATISTICS_PERIOD_PKT_COUNT * 204 * 8)\n\n#define REG_CHIP_MODE\t\t\t0x0000\n#define REG_CHIP_REVCODE\t\t0x0023\n#define REV_CHIP_TYPE\t\t\t0x0118\n#define REG_CHIP_INIT\t\t\t0x0050\n#define REG_INIT_DONE\t\t\t0x0054\n#define REG_START_INIT\t\t\t0x0096\n#define REG_PLL_DIVL\t\t\t0x00a0\n#define REG_RST_ALL\t\t\t0x00c0\n#define REG_LOCK_TIMEOUT\t\t0x00c4\n#define REG_AUTO_RESET\t\t\t0x00cb\n#define REG_OVERSAMP\t\t\t0x00e4\n#define REG_IF_FREQ_SHIFT\t\t0x00e8\n#define REG_DVB_STANDARD\t\t0x00ec\n#define REG_DSP_CLOCK\t\t\t0x0104\n#define REG_ADC_RI8\t\t\t0x0123\n#define REG_ADC_RI1\t\t\t0x012a\n#define REG_ADC_RI2\t\t\t0x012b\n#define REG_ADC_RI3\t\t\t0x012c\n#define REG_ADC_RI4\t\t\t0x012d\n#define REG_ADC_RI5\t\t\t0x012e\n#define REG_ADC_RI6\t\t\t0x012f\n#define REG_AGC_CRESTF_DBX8\t\t0x0150\n#define REG_AGC_UNFREEZE_THR\t\t0x015b\n#define REG_AGC2_MIN\t\t\t0x016e\n#define REG_AGC2_KACQ\t\t\t0x016c\n#define REG_AGC2_KLOC\t\t\t0x016d\n#define REG_AGC2_OUTPUT\t\t\t0x0170\n#define REG_AGC2_CLKDIV\t\t\t0x0171\n#define REG_AGC_IF_TRI\t\t\t0x018b\n#define REG_AGC_IF_SLR\t\t\t0x0190\n#define REG_AAF_CRESTF_DBX8\t\t0x01a0\n#define REG_ACI_CRESTF_DBX8\t\t0x01c8\n#define REG_SWEEP_STEP\t\t\t0x0232\n#define REG_KP_LOCK\t\t\t0x023a\n#define REG_UNKNOWN_24C\t\t\t0x024c\n#define REG_CENTRAL_TAP\t\t\t0x0261\n#define REG_C_N\t\t\t\t0x026c\n#define REG_EQ_AUTO_CONTROL\t\t0x0278\n#define REG_UNKNOWN_27C\t\t\t0x027c\n#define REG_START_SYNCHRO\t\t0x02e0\n#define REG_REQ_CONSTELLATION\t\t0x02f4\n#define REG_T_BANDWIDTH\t\t\t0x0308\n#define REG_FREQ_SYNC_RANGE\t\t0x030c\n#define REG_IMPULSIVE_NOISE_REM\t\t0x031c\n#define REG_WDOG_AND_BOOT\t\t0x0341\n#define REG_PATCH_VERSION\t\t0x0344\n#define REG_ADDR_JUMP\t\t\t0x0348\n#define REG_UNKNOWN_350\t\t\t0x0350\n#define REG_EN_RST_ERROR\t\t0x035c\n#define REG_DCOM_CONTROL_BYTE\t\t0x0364\n#define REG_DCOM_ADDR\t\t\t0x0368\n#define REG_DCOM_DATA\t\t\t0x036c\n#define REG_RST_CRC\t\t\t0x0379\n#define REG_GP_REG0_LSB\t\t\t0x0384\n#define REG_GP_REG0_MSB\t\t\t0x0387\n#define REG_CRC\t\t\t\t0x037a\n#define REG_CHECK_SIGNAL\t\t0x03a8\n#define REG_CBER_RST\t\t\t0x0424\n#define REG_CBER_BIT\t\t\t0x0428\n#define REG_CBER_ERR\t\t\t0x0430\n#define REG_CBER_AVAIL\t\t\t0x0434\n#define REG_PS_LOCK\t\t\t0x0440\n#define REG_UNCOR_CNT\t\t\t0x0468\n#define REG_BER_RST\t\t\t0x046c\n#define REG_BER_PKT\t\t\t0x0470\n#define REG_BER_BIT\t\t\t0x0478\n#define REG_BER_AVAIL\t\t\t0x047c\n#define REG_FEC_LOCK\t\t\t0x04e0\n#define REG_TS_DATA_MODE\t\t0x04e4\n#define REG_TS_CLK_MODE\t\t\t0x04e5\n#define REG_TS_TRI\t\t\t0x04ef\n#define REG_TS_SLR\t\t\t0x04f4\n#define REG_RSSI_ENABLE\t\t\t0x0641\n#define REG_RSSI_PAD_CTRL\t\t0x0646\n#define REG_TS_PARALLEL_MODE\t\t0x08f8\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}