{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670383818899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670383818910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 21:30:18 2022 " "Processing started: Tue Dec 06 21:30:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670383818910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383818910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383818910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670383823094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670383823094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cheng_tile/cheng_tile_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file cheng_tile/cheng_tile_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Cheng_tile_rom " "Found entity 1: Cheng_tile_rom" {  } { { "Cheng_tile/Cheng_tile_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Cheng_tile/Cheng_tile_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cheng_tile/cheng_tile_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file cheng_tile/cheng_tile_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Cheng_tile_palette " "Found entity 1: Cheng_tile_palette" {  } { { "Cheng_tile/Cheng_tile_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Cheng_tile/Cheng_tile_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_nine/new_nine_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_nine/new_nine_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 New_Nine_rom " "Found entity 1: New_Nine_rom" {  } { { "New_Nine/New_Nine_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Nine/New_Nine_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_nine/new_nine_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_nine/new_nine_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 New_Nine_palette " "Found entity 1: New_Nine_palette" {  } { { "New_Nine/New_Nine_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Nine/New_Nine_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_eight/new_eight_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_eight/new_eight_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 New_Eight_rom " "Found entity 1: New_Eight_rom" {  } { { "New_Eight/New_Eight_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Eight/New_Eight_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_eight/new_eight_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_eight/new_eight_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 New_Eight_palette " "Found entity 1: New_Eight_palette" {  } { { "New_Eight/New_Eight_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Eight/New_Eight_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_seven/new_seven_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_seven/new_seven_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 New_Seven_rom " "Found entity 1: New_Seven_rom" {  } { { "New_Seven/New_Seven_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Seven/New_Seven_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_seven/new_seven_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_seven/new_seven_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 New_Seven_palette " "Found entity 1: New_Seven_palette" {  } { { "New_Seven/New_Seven_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Seven/New_Seven_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_six/new_six_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_six/new_six_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 New_Six_rom " "Found entity 1: New_Six_rom" {  } { { "New_Six/New_Six_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Six/New_Six_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_six/new_six_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_six/new_six_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 New_Six_palette " "Found entity 1: New_Six_palette" {  } { { "New_Six/New_Six_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Six/New_Six_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_five/new_five_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_five/new_five_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 New_Five_rom " "Found entity 1: New_Five_rom" {  } { { "New_Five/New_Five_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Five/New_Five_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_five/new_five_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_five/new_five_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 New_Five_palette " "Found entity 1: New_Five_palette" {  } { { "New_Five/New_Five_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Five/New_Five_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_four/new_four_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_four/new_four_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 New_Four_rom " "Found entity 1: New_Four_rom" {  } { { "New_Four/New_Four_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Four/New_Four_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_four/new_four_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_four/new_four_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 New_Four_palette " "Found entity 1: New_Four_palette" {  } { { "New_Four/New_Four_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Four/New_Four_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_three/new_three_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_three/new_three_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 New_Three_rom " "Found entity 1: New_Three_rom" {  } { { "New_Three/New_Three_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Three/New_Three_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_three/new_three_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_three/new_three_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 New_Three_palette " "Found entity 1: New_Three_palette" {  } { { "New_Three/New_Three_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Three/New_Three_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_two/new_two_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_two/new_two_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 New_Two_rom " "Found entity 1: New_Two_rom" {  } { { "New_Two/New_Two_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Two/New_Two_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_two/new_two_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_two/new_two_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 New_Two_palette " "Found entity 1: New_Two_palette" {  } { { "New_Two/New_Two_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Two/New_Two_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_one/new_one_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_one/new_one_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 New_One_rom " "Found entity 1: New_One_rom" {  } { { "New_One/New_One_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_One/New_One_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_one/new_one_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_one/new_one_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 New_One_palette " "Found entity 1: New_One_palette" {  } { { "New_One/New_One_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_One/New_One_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_zero/new_zero_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_zero/new_zero_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 New_Zero_rom " "Found entity 1: New_Zero_rom" {  } { { "New_Zero/New_Zero_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Zero/New_Zero_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_zero/new_zero_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_zero/new_zero_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 New_Zero_palette " "Found entity 1: New_Zero_palette" {  } { { "New_Zero/New_Zero_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Zero/New_Zero_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score/score_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file score/score_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Score_rom " "Found entity 1: Score_rom" {  } { { "Score/Score_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Score/Score_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score/score_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file score/score_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Score_palette " "Found entity 1: Score_palette" {  } { { "Score/Score_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Score/Score_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningl_enemy_shoot_green/runningl_enemy_shoot_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningl_enemy_shoot_green/runningl_enemy_shoot_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningL_Enemy_Shoot_green_rom " "Found entity 1: RunningL_Enemy_Shoot_green_rom" {  } { { "RunningL_Enemy_Shoot_green/RunningL_Enemy_Shoot_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningL_Enemy_Shoot_green/RunningL_Enemy_Shoot_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningl_enemy_shoot_green/runningl_enemy_shoot_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningl_enemy_shoot_green/runningl_enemy_shoot_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningL_Enemy_Shoot_green_palette " "Found entity 1: RunningL_Enemy_Shoot_green_palette" {  } { { "RunningL_Enemy_Shoot_green/RunningL_Enemy_Shoot_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningL_Enemy_Shoot_green/RunningL_Enemy_Shoot_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningr_enemy_shoot_green/runningr_enemy_shoot_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningr_enemy_shoot_green/runningr_enemy_shoot_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningR_Enemy_Shoot_green_rom " "Found entity 1: RunningR_Enemy_Shoot_green_rom" {  } { { "RunningR_Enemy_Shoot_green/RunningR_Enemy_Shoot_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningR_Enemy_Shoot_green/RunningR_Enemy_Shoot_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningr_enemy_shoot_green/runningr_enemy_shoot_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningr_enemy_shoot_green/runningr_enemy_shoot_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningR_Enemy_Shoot_green_palette " "Found entity 1: RunningR_Enemy_Shoot_green_palette" {  } { { "RunningR_Enemy_Shoot_green/RunningR_Enemy_Shoot_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningR_Enemy_Shoot_green/RunningR_Enemy_Shoot_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_run_animation.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemy_run_animation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_run_animation " "Found entity 1: enemy_run_animation" {  } { { "enemy_run_animation.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run_animation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_run.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemy_run.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_run " "Found entity 1: enemy_run" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningr6_enemy_green/runningr6_enemy_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningr6_enemy_green/runningr6_enemy_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningR6_Enemy_green_rom " "Found entity 1: RunningR6_Enemy_green_rom" {  } { { "RunningR6_Enemy_green/RunningR6_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningR6_Enemy_green/RunningR6_Enemy_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningr6_enemy_green/runningr6_enemy_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningr6_enemy_green/runningr6_enemy_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningR6_Enemy_green_palette " "Found entity 1: RunningR6_Enemy_green_palette" {  } { { "RunningR6_Enemy_green/RunningR6_Enemy_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningR6_Enemy_green/RunningR6_Enemy_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningr5_enemy_green/runningr5_enemy_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningr5_enemy_green/runningr5_enemy_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningR5_Enemy_green_rom " "Found entity 1: RunningR5_Enemy_green_rom" {  } { { "RunningR5_Enemy_green/RunningR5_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningR5_Enemy_green/RunningR5_Enemy_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningr5_enemy_green/runningr5_enemy_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningr5_enemy_green/runningr5_enemy_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningR5_Enemy_green_palette " "Found entity 1: RunningR5_Enemy_green_palette" {  } { { "RunningR5_Enemy_green/RunningR5_Enemy_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningR5_Enemy_green/RunningR5_Enemy_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningr4_enemy_green/runningr4_enemy_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningr4_enemy_green/runningr4_enemy_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningR4_Enemy_green_rom " "Found entity 1: RunningR4_Enemy_green_rom" {  } { { "RunningR4_Enemy_green/RunningR4_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningR4_Enemy_green/RunningR4_Enemy_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningr4_enemy_green/runningr4_enemy_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningr4_enemy_green/runningr4_enemy_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningR4_Enemy_green_palette " "Found entity 1: RunningR4_Enemy_green_palette" {  } { { "RunningR4_Enemy_green/RunningR4_Enemy_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningR4_Enemy_green/RunningR4_Enemy_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningr3_enemy_green/runningr3_enemy_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningr3_enemy_green/runningr3_enemy_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningR3_Enemy_green_rom " "Found entity 1: RunningR3_Enemy_green_rom" {  } { { "RunningR3_Enemy_green/RunningR3_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningR3_Enemy_green/RunningR3_Enemy_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningr3_enemy_green/runningr3_enemy_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningr3_enemy_green/runningr3_enemy_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningR3_Enemy_green_palette " "Found entity 1: RunningR3_Enemy_green_palette" {  } { { "RunningR3_Enemy_green/RunningR3_Enemy_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningR3_Enemy_green/RunningR3_Enemy_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningr2_enemy_green/runningr2_enemy_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningr2_enemy_green/runningr2_enemy_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningR2_Enemy_green_rom " "Found entity 1: RunningR2_Enemy_green_rom" {  } { { "RunningR2_Enemy_green/RunningR2_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningR2_Enemy_green/RunningR2_Enemy_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningr2_enemy_green/runningr2_enemy_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningr2_enemy_green/runningr2_enemy_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningR2_Enemy_green_palette " "Found entity 1: RunningR2_Enemy_green_palette" {  } { { "RunningR2_Enemy_green/RunningR2_Enemy_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningR2_Enemy_green/RunningR2_Enemy_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningr1_enemy_green/runningr1_enemy_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningr1_enemy_green/runningr1_enemy_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningR1_Enemy_green_rom " "Found entity 1: RunningR1_Enemy_green_rom" {  } { { "RunningR1_Enemy_green/RunningR1_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningR1_Enemy_green/RunningR1_Enemy_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningr1_enemy_green/runningr1_enemy_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningr1_enemy_green/runningr1_enemy_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningR1_Enemy_green_palette " "Found entity 1: RunningR1_Enemy_green_palette" {  } { { "RunningR1_Enemy_green/RunningR1_Enemy_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningR1_Enemy_green/RunningR1_Enemy_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningl6_enemy_green/runningl6_enemy_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningl6_enemy_green/runningl6_enemy_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningL6_Enemy_green_rom " "Found entity 1: RunningL6_Enemy_green_rom" {  } { { "RunningL6_Enemy_green/RunningL6_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningL6_Enemy_green/RunningL6_Enemy_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningl6_enemy_green/runningl6_enemy_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningl6_enemy_green/runningl6_enemy_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningL6_Enemy_green_palette " "Found entity 1: RunningL6_Enemy_green_palette" {  } { { "RunningL6_Enemy_green/RunningL6_Enemy_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningL6_Enemy_green/RunningL6_Enemy_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningl5_enemy_green/runningl5_enemy_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningl5_enemy_green/runningl5_enemy_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningL5_Enemy_green_rom " "Found entity 1: RunningL5_Enemy_green_rom" {  } { { "RunningL5_Enemy_green/RunningL5_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningL5_Enemy_green/RunningL5_Enemy_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningl5_enemy_green/runningl5_enemy_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningl5_enemy_green/runningl5_enemy_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningL5_Enemy_green_palette " "Found entity 1: RunningL5_Enemy_green_palette" {  } { { "RunningL5_Enemy_green/RunningL5_Enemy_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningL5_Enemy_green/RunningL5_Enemy_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningl4_enemy_green/runningl4_enemy_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningl4_enemy_green/runningl4_enemy_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningL4_Enemy_green_rom " "Found entity 1: RunningL4_Enemy_green_rom" {  } { { "RunningL4_Enemy_green/RunningL4_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningL4_Enemy_green/RunningL4_Enemy_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningl4_enemy_green/runningl4_enemy_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningl4_enemy_green/runningl4_enemy_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningL4_Enemy_green_palette " "Found entity 1: RunningL4_Enemy_green_palette" {  } { { "RunningL4_Enemy_green/RunningL4_Enemy_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningL4_Enemy_green/RunningL4_Enemy_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningl3_enemy_green/runningl3_enemy_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningl3_enemy_green/runningl3_enemy_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningL3_Enemy_green_rom " "Found entity 1: RunningL3_Enemy_green_rom" {  } { { "RunningL3_Enemy_green/RunningL3_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningL3_Enemy_green/RunningL3_Enemy_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningl3_enemy_green/runningl3_enemy_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningl3_enemy_green/runningl3_enemy_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningL3_Enemy_green_palette " "Found entity 1: RunningL3_Enemy_green_palette" {  } { { "RunningL3_Enemy_green/RunningL3_Enemy_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningL3_Enemy_green/RunningL3_Enemy_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383840996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383840996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningl2_enemy_green/runningl2_enemy_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningl2_enemy_green/runningl2_enemy_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningL2_Enemy_green_rom " "Found entity 1: RunningL2_Enemy_green_rom" {  } { { "RunningL2_Enemy_green/RunningL2_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningL2_Enemy_green/RunningL2_Enemy_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningl2_enemy_green/runningl2_enemy_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningl2_enemy_green/runningl2_enemy_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningL2_Enemy_green_palette " "Found entity 1: RunningL2_Enemy_green_palette" {  } { { "RunningL2_Enemy_green/RunningL2_Enemy_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningL2_Enemy_green/RunningL2_Enemy_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningl1_enemy_green/runningl1_enemy_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningl1_enemy_green/runningl1_enemy_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningL1_Enemy_green_rom " "Found entity 1: RunningL1_Enemy_green_rom" {  } { { "RunningL1_Enemy_green/RunningL1_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningL1_Enemy_green/RunningL1_Enemy_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningl1_enemy_green/runningl1_enemy_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningl1_enemy_green/runningl1_enemy_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RunningL1_Enemy_green_palette " "Found entity 1: RunningL1_Enemy_green_palette" {  } { { "RunningL1_Enemy_green/RunningL1_Enemy_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningL1_Enemy_green/RunningL1_Enemy_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contra_game_over_100/contra_game_over_100_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file contra_game_over_100/contra_game_over_100_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Contra_Game_Over_100_rom " "Found entity 1: Contra_Game_Over_100_rom" {  } { { "Contra_Game_Over_100/Contra_Game_Over_100_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Contra_Game_Over_100/Contra_Game_Over_100_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contra_game_over_100/contra_game_over_100_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file contra_game_over_100/contra_game_over_100_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Contra_Game_Over_100_palette " "Found entity 1: Contra_Game_Over_100_palette" {  } { { "Contra_Game_Over_100/Contra_Game_Over_100_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Contra_Game_Over_100/Contra_Game_Over_100_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standingr1_enemy_green/standingr1_enemy_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file standingr1_enemy_green/standingr1_enemy_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StandingR1_Enemy_green_rom " "Found entity 1: StandingR1_Enemy_green_rom" {  } { { "StandingR1_Enemy_green/StandingR1_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/StandingR1_Enemy_green/StandingR1_Enemy_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standingr1_enemy_green/standingr1_enemy_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file standingr1_enemy_green/standingr1_enemy_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StandingR1_Enemy_green_palette " "Found entity 1: StandingR1_Enemy_green_palette" {  } { { "StandingR1_Enemy_green/StandingR1_Enemy_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/StandingR1_Enemy_green/StandingR1_Enemy_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standingl1_enemy_green/standingl1_enemy_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file standingl1_enemy_green/standingl1_enemy_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StandingL1_Enemy_Green_rom " "Found entity 1: StandingL1_Enemy_Green_rom" {  } { { "StandingL1_Enemy_Green/StandingL1_Enemy_Green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/StandingL1_Enemy_Green/StandingL1_Enemy_Green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standingl1_enemy_green/standingl1_enemy_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file standingl1_enemy_green/standingl1_enemy_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StandingL1_Enemy_Green_palette " "Found entity 1: StandingL1_Enemy_Green_palette" {  } { { "StandingL1_Enemy_Green/StandingL1_Enemy_Green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/StandingL1_Enemy_Green/StandingL1_Enemy_Green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningl5_hero_green/runningl5_hero_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningl5_hero_green/runningl5_hero_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 runningL5_Hero_green_rom " "Found entity 1: runningL5_Hero_green_rom" {  } { { "runningL5_Hero_green/runningL5_Hero_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningL5_Hero_green/runningL5_Hero_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningl5_hero_green/runningl5_hero_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningl5_hero_green/runningl5_hero_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 runningL5_Hero_green_palette " "Found entity 1: runningL5_Hero_green_palette" {  } { { "runningL5_Hero_green/runningL5_Hero_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningL5_Hero_green/runningL5_Hero_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningl4_hero_green/runningl4_hero_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningl4_hero_green/runningl4_hero_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 runningL4_Hero_green_rom " "Found entity 1: runningL4_Hero_green_rom" {  } { { "runningL4_Hero_green/runningL4_Hero_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningL4_Hero_green/runningL4_Hero_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningl4_hero_green/runningl4_hero_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningl4_hero_green/runningl4_hero_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 runningL4_Hero_green_palette " "Found entity 1: runningL4_Hero_green_palette" {  } { { "runningL4_Hero_green/runningL4_Hero_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningL4_Hero_green/runningL4_Hero_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningl3_hero_green/runningl3_hero_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningl3_hero_green/runningl3_hero_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 runningL3_Hero_green_rom " "Found entity 1: runningL3_Hero_green_rom" {  } { { "runningL3_Hero_green/runningL3_Hero_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningL3_Hero_green/runningL3_Hero_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningl3_hero_green/runningl3_hero_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningl3_hero_green/runningl3_hero_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 runningL3_Hero_green_palette " "Found entity 1: runningL3_Hero_green_palette" {  } { { "runningL3_Hero_green/runningL3_Hero_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningL3_Hero_green/runningL3_Hero_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningl2_hero_green/runningl2_hero_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningl2_hero_green/runningl2_hero_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 runningL2_Hero_green_rom " "Found entity 1: runningL2_Hero_green_rom" {  } { { "runningL2_Hero_green/runningL2_Hero_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningL2_Hero_green/runningL2_Hero_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningl2_hero_green/runningl2_hero_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningl2_hero_green/runningl2_hero_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 runningL2_Hero_green_palette " "Found entity 1: runningL2_Hero_green_palette" {  } { { "runningL2_Hero_green/runningL2_Hero_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningL2_Hero_green/runningL2_Hero_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningl1_hero_green/runningl1_hero_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningl1_hero_green/runningl1_hero_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 runningL1_Hero_green_rom " "Found entity 1: runningL1_Hero_green_rom" {  } { { "runningL1_Hero_green/runningL1_Hero_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningL1_Hero_green/runningL1_Hero_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningl1_hero_green/runningl1_hero_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningl1_hero_green/runningl1_hero_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 runningL1_Hero_green_palette " "Found entity 1: runningL1_Hero_green_palette" {  } { { "runningL1_Hero_green/runningL1_Hero_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningL1_Hero_green/runningL1_Hero_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningr5_hero_green/runningr5_hero_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningr5_hero_green/runningr5_hero_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 runningR5_Hero_green_rom " "Found entity 1: runningR5_Hero_green_rom" {  } { { "runningR5_Hero_green/runningR5_Hero_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningR5_Hero_green/runningR5_Hero_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningr5_hero_green/runningr5_hero_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningr5_hero_green/runningr5_hero_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 runningR5_Hero_green_palette " "Found entity 1: runningR5_Hero_green_palette" {  } { { "runningR5_Hero_green/runningR5_Hero_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningR5_Hero_green/runningR5_Hero_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningr4_hero_green/runningr4_hero_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningr4_hero_green/runningr4_hero_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 runningR4_Hero_green_rom " "Found entity 1: runningR4_Hero_green_rom" {  } { { "runningR4_Hero_green/runningR4_Hero_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningR4_Hero_green/runningR4_Hero_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningr4_hero_green/runningr4_hero_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningr4_hero_green/runningr4_hero_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 runningR4_Hero_green_palette " "Found entity 1: runningR4_Hero_green_palette" {  } { { "runningR4_Hero_green/runningR4_Hero_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningR4_Hero_green/runningR4_Hero_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningr3_hero_green/runningr3_hero_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningr3_hero_green/runningr3_hero_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 runningR3_Hero_green_rom " "Found entity 1: runningR3_Hero_green_rom" {  } { { "runningR3_Hero_green/runningR3_Hero_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningR3_Hero_green/runningR3_Hero_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningr3_hero_green/runningr3_hero_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningr3_hero_green/runningr3_hero_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 runningR3_Hero_green_palette " "Found entity 1: runningR3_Hero_green_palette" {  } { { "runningR3_Hero_green/runningR3_Hero_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningR3_Hero_green/runningR3_Hero_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningr2_hero_green/runningr2_hero_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningr2_hero_green/runningr2_hero_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 runningR2_Hero_green_rom " "Found entity 1: runningR2_Hero_green_rom" {  } { { "runningR2_Hero_green/runningR2_Hero_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningR2_Hero_green/runningR2_Hero_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningr2_hero_green/runningr2_hero_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningr2_hero_green/runningr2_hero_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 runningR2_Hero_green_palette " "Found entity 1: runningR2_Hero_green_palette" {  } { { "runningR2_Hero_green/runningR2_Hero_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningR2_Hero_green/runningR2_Hero_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningr1_hero_green/runningr1_hero_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningr1_hero_green/runningr1_hero_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 runningR1_Hero_green_rom " "Found entity 1: runningR1_Hero_green_rom" {  } { { "runningR1_Hero_green/runningR1_Hero_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningR1_Hero_green/runningR1_Hero_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runningr1_hero_green/runningr1_hero_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file runningr1_hero_green/runningr1_hero_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 runningR1_Hero_green_palette " "Found entity 1: runningR1_Hero_green_palette" {  } { { "runningR1_Hero_green/runningR1_Hero_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningR1_Hero_green/runningR1_Hero_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waitl1_hero_green/waitl1_hero_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file waitl1_hero_green/waitl1_hero_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waitL1_Hero_green_rom " "Found entity 1: waitL1_Hero_green_rom" {  } { { "waitL1_Hero_green/waitL1_Hero_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/waitL1_Hero_green/waitL1_Hero_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waitl1_hero_green/waitl1_hero_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file waitl1_hero_green/waitl1_hero_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waitL1_Hero_green_palette " "Found entity 1: waitL1_Hero_green_palette" {  } { { "waitL1_Hero_green/waitL1_Hero_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/waitL1_Hero_green/waitL1_Hero_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waitr1_hero_green/waitr1_hero_green_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file waitr1_hero_green/waitr1_hero_green_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waitR1_Hero_green_rom " "Found entity 1: waitR1_Hero_green_rom" {  } { { "waitR1_Hero_green/waitR1_Hero_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/waitR1_Hero_green/waitR1_Hero_green_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waitr1_hero_green/waitr1_hero_green_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file waitr1_hero_green/waitr1_hero_green_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waitR1_Hero_green_palette " "Found entity 1: waitR1_Hero_green_palette" {  } { { "waitR1_Hero_green/waitR1_Hero_green_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/waitR1_Hero_green/waitR1_Hero_green_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "life_sprite/life_sprite_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file life_sprite/life_sprite_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Life_Sprite_rom " "Found entity 1: Life_Sprite_rom" {  } { { "Life_Sprite/Life_Sprite_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Life_Sprite/Life_Sprite_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "life_sprite/life_sprite_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file life_sprite/life_sprite_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Life_Sprite_palette " "Found entity 1: Life_Sprite_palette" {  } { { "Life_Sprite/Life_Sprite_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Life_Sprite/Life_Sprite_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startscreen1/startscreen1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file startscreen1/startscreen1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartScreen1_rom " "Found entity 1: StartScreen1_rom" {  } { { "StartScreen1/StartScreen1_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/StartScreen1/StartScreen1_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startscreen1/startscreen1_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file startscreen1/startscreen1_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartScreen1_palette " "Found entity 1: StartScreen1_palette" {  } { { "StartScreen1/StartScreen1_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/StartScreen1/StartScreen1_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemy " "Found entity 1: enemy" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contra_water_new_tile_96/contra_water_new_tile_96_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file contra_water_new_tile_96/contra_water_new_tile_96_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Contra_Water_New_Tile_96_rom " "Found entity 1: Contra_Water_New_Tile_96_rom" {  } { { "Contra_Water_New_Tile_96/Contra_Water_New_Tile_96_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Contra_Water_New_Tile_96/Contra_Water_New_Tile_96_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contra_water_new_tile_96/contra_water_new_tile_96_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file contra_water_new_tile_96/contra_water_new_tile_96_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Contra_Water_New_Tile_96_palette " "Found entity 1: Contra_Water_New_Tile_96_palette" {  } { { "Contra_Water_New_Tile_96/Contra_Water_New_Tile_96_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Contra_Water_New_Tile_96/Contra_Water_New_Tile_96_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contra_new_rock_tile_96/contra_new_rock_tile_96_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file contra_new_rock_tile_96/contra_new_rock_tile_96_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Contra_New_Rock_Tile_96_rom " "Found entity 1: Contra_New_Rock_Tile_96_rom" {  } { { "Contra_New_Rock_Tile_96/Contra_New_Rock_Tile_96_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Contra_New_Rock_Tile_96/Contra_New_Rock_Tile_96_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contra_new_rock_tile_96/contra_new_rock_tile_96_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file contra_new_rock_tile_96/contra_new_rock_tile_96_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Contra_New_Rock_Tile_96_palette " "Found entity 1: Contra_New_Rock_Tile_96_palette" {  } { { "Contra_New_Rock_Tile_96/Contra_New_Rock_Tile_96_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Contra_New_Rock_Tile_96/Contra_New_Rock_Tile_96_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contra_grass_tile_96/contra_grass_tile_96_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file contra_grass_tile_96/contra_grass_tile_96_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Contra_Grass_Tile_96_rom " "Found entity 1: Contra_Grass_Tile_96_rom" {  } { { "Contra_Grass_Tile_96/Contra_Grass_Tile_96_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Contra_Grass_Tile_96/Contra_Grass_Tile_96_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contra_grass_tile_96/contra_grass_tile_96_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file contra_grass_tile_96/contra_grass_tile_96_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Contra_Grass_Tile_96_palette " "Found entity 1: Contra_Grass_Tile_96_palette" {  } { { "Contra_Grass_Tile_96/Contra_Grass_Tile_96_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Contra_Grass_Tile_96/Contra_Grass_Tile_96_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contra_sky_tile_96/contra_sky_tile_96_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file contra_sky_tile_96/contra_sky_tile_96_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Contra_Sky_Tile_96_rom " "Found entity 1: Contra_Sky_Tile_96_rom" {  } { { "Contra_Sky_Tile_96/Contra_Sky_Tile_96_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Contra_Sky_Tile_96/Contra_Sky_Tile_96_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contra_sky_tile_96/contra_sky_tile_96_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file contra_sky_tile_96/contra_sky_tile_96_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Contra_Sky_Tile_96_palette " "Found entity 1: Contra_Sky_Tile_96_palette" {  } { { "Contra_Sky_Tile_96/Contra_Sky_Tile_96_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Contra_Sky_Tile_96/Contra_Sky_Tile_96_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file background_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background_rom " "Found entity 1: background_rom" {  } { { "background_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/background_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/finalproj_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/finalproj_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc " "Found entity 1: finalproj_soc" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/finalproj_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "finalproj_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "finalproj_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_irq_mapper " "Found entity 1: finalproj_soc_irq_mapper" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_irq_mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0 " "Found entity 1: finalproj_soc_mm_interconnect_0" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: finalproj_soc_mm_interconnect_0_avalon_st_adapter_004" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: finalproj_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: finalproj_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "finalproj_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "finalproj_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "finalproj_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "finalproj_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: finalproj_soc_mm_interconnect_0_rsp_mux_001" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841929 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_rsp_mux " "Found entity 1: finalproj_soc_mm_interconnect_0_rsp_mux" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_rsp_demux_005 " "Found entity 1: finalproj_soc_mm_interconnect_0_rsp_demux_005" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_rsp_demux " "Found entity 1: finalproj_soc_mm_interconnect_0_rsp_demux" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_cmd_mux_005 " "Found entity 1: finalproj_soc_mm_interconnect_0_cmd_mux_005" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_cmd_mux " "Found entity 1: finalproj_soc_mm_interconnect_0_cmd_mux" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: finalproj_soc_mm_interconnect_0_cmd_demux_001" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383841996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383841996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_cmd_demux " "Found entity 1: finalproj_soc_mm_interconnect_0_cmd_demux" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842058 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842058 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842058 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842058 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670383842068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "finalproj_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "finalproj_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670383842094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "finalproj_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "finalproj_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "finalproj_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproj_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670383842127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproj_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670383842128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: finalproj_soc_mm_interconnect_0_router_007_default_decode" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842138 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_mm_interconnect_0_router_007 " "Found entity 2: finalproj_soc_mm_interconnect_0_router_007" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842138 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproj_soc_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670383842142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproj_soc_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670383842143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_router_006_default_decode " "Found entity 1: finalproj_soc_mm_interconnect_0_router_006_default_decode" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842153 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_mm_interconnect_0_router_006 " "Found entity 2: finalproj_soc_mm_interconnect_0_router_006" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842153 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproj_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670383842157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproj_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670383842157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: finalproj_soc_mm_interconnect_0_router_002_default_decode" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842168 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_mm_interconnect_0_router_002 " "Found entity 2: finalproj_soc_mm_interconnect_0_router_002" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproj_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670383842172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproj_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670383842173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: finalproj_soc_mm_interconnect_0_router_001_default_decode" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842186 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_mm_interconnect_0_router_001 " "Found entity 2: finalproj_soc_mm_interconnect_0_router_001" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842186 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproj_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670383842191 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproj_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670383842192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_router_default_decode " "Found entity 1: finalproj_soc_mm_interconnect_0_router_default_decode" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842205 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_mm_interconnect_0_router " "Found entity 2: finalproj_soc_mm_interconnect_0_router" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "finalproj_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_usb_rst " "Found entity 1: finalproj_soc_usb_rst" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_usb_rst.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_usb_gpx " "Found entity 1: finalproj_soc_usb_gpx" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_usb_gpx.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_timer_0 " "Found entity 1: finalproj_soc_timer_0" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_timer_0.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_sysid_qsys_0 " "Found entity 1: finalproj_soc_sysid_qsys_0" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sysid_qsys_0.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_spi_0 " "Found entity 1: finalproj_soc_spi_0" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_spi_0.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_sdram_pll_dffpipe_l2c " "Found entity 1: finalproj_soc_sdram_pll_dffpipe_l2c" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842356 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_sdram_pll_stdsync_sv6 " "Found entity 2: finalproj_soc_sdram_pll_stdsync_sv6" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842356 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproj_soc_sdram_pll_altpll_vg92 " "Found entity 3: finalproj_soc_sdram_pll_altpll_vg92" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842356 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproj_soc_sdram_pll " "Found entity 4: finalproj_soc_sdram_pll" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_sdram_input_efifo_module " "Found entity 1: finalproj_soc_sdram_input_efifo_module" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842372 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_sdram " "Found entity 2: finalproj_soc_sdram" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_nios2_gen2_0 " "Found entity 1: finalproj_soc_nios2_gen2_0" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842509 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842509 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842509 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842509 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842509 ""} { "Info" "ISGN_ENTITY_NAME" "6 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842509 ""} { "Info" "ISGN_ENTITY_NAME" "7 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842509 ""} { "Info" "ISGN_ENTITY_NAME" "8 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842509 ""} { "Info" "ISGN_ENTITY_NAME" "9 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842509 ""} { "Info" "ISGN_ENTITY_NAME" "10 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842509 ""} { "Info" "ISGN_ENTITY_NAME" "11 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842509 ""} { "Info" "ISGN_ENTITY_NAME" "12 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842509 ""} { "Info" "ISGN_ENTITY_NAME" "13 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842509 ""} { "Info" "ISGN_ENTITY_NAME" "14 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842509 ""} { "Info" "ISGN_ENTITY_NAME" "15 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842509 ""} { "Info" "ISGN_ENTITY_NAME" "16 finalproj_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: finalproj_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842509 ""} { "Info" "ISGN_ENTITY_NAME" "17 finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842509 ""} { "Info" "ISGN_ENTITY_NAME" "18 finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842509 ""} { "Info" "ISGN_ENTITY_NAME" "19 finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842509 ""} { "Info" "ISGN_ENTITY_NAME" "20 finalproj_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: finalproj_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842509 ""} { "Info" "ISGN_ENTITY_NAME" "21 finalproj_soc_nios2_gen2_0_cpu " "Found entity 21: finalproj_soc_nios2_gen2_0_cpu" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: finalproj_soc_nios2_gen2_0_cpu_test_bench" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_leds_pio " "Found entity 1: finalproj_soc_leds_pio" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_leds_pio.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_keycode " "Found entity 1: finalproj_soc_keycode" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_keycode.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_key " "Found entity 1: finalproj_soc_key" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_key.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: finalproj_soc_jtag_uart_0_sim_scfifo_w" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842627 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_jtag_uart_0_scfifo_w " "Found entity 2: finalproj_soc_jtag_uart_0_scfifo_w" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842627 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproj_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: finalproj_soc_jtag_uart_0_sim_scfifo_r" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842627 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproj_soc_jtag_uart_0_scfifo_r " "Found entity 4: finalproj_soc_jtag_uart_0_scfifo_r" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842627 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalproj_soc_jtag_uart_0 " "Found entity 5: finalproj_soc_jtag_uart_0" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj_soc/synthesis/submodules/finalproj_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_hex_digits_pio " "Found entity 1: finalproj_soc_hex_digits_pio" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_hex_digits_pio.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player.sv 1 1 " "Found 1 design units, including 1 entities, in source file player.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player " "Found entity 1: player" {  } { { "player.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/player.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842671 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670383842676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj " "Found entity 1: finalproj" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platforms.sv 1 1 " "Found 1 design units, including 1 entities, in source file platforms.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platforms " "Found entity 1: platforms" {  } { { "platforms.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/platforms.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_bullets.sv 1 1 " "Found 1 design units, including 1 entities, in source file player_bullets.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_bullets " "Found entity 1: player_bullets" {  } { { "player_bullets.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/player_bullets.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contra_new_top_tile_96/contra_new_top_tile_96_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file contra_new_top_tile_96/contra_new_top_tile_96_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Contra_New_Top_Tile_96_rom " "Found entity 1: Contra_New_Top_Tile_96_rom" {  } { { "Contra_New_Top_Tile_96/Contra_New_Top_Tile_96_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Contra_New_Top_Tile_96/Contra_New_Top_Tile_96_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contra_new_top_tile_96/contra_new_top_tile_96_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file contra_new_top_tile_96/contra_new_top_tile_96_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Contra_New_Top_Tile_96_palette " "Found entity 1: Contra_New_Top_Tile_96_palette" {  } { { "Contra_New_Top_Tile_96/Contra_New_Top_Tile_96_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Contra_New_Top_Tile_96/Contra_New_Top_Tile_96_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contra_tree_group_tile_96/contra_tree_group_tile_96_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file contra_tree_group_tile_96/contra_tree_group_tile_96_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Contra_Tree_Group_Tile_96_rom " "Found entity 1: Contra_Tree_Group_Tile_96_rom" {  } { { "Contra_Tree_Group_Tile_96/Contra_Tree_Group_Tile_96_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Contra_Tree_Group_Tile_96/Contra_Tree_Group_Tile_96_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contra_tree_group_tile_96/contra_tree_group_tile_96_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file contra_tree_group_tile_96/contra_tree_group_tile_96_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Contra_Tree_Group_Tile_96_palette " "Found entity 1: Contra_Tree_Group_Tile_96_palette" {  } { { "Contra_Tree_Group_Tile_96/Contra_Tree_Group_Tile_96_palette.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Contra_Tree_Group_Tile_96/Contra_Tree_Group_Tile_96_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842858 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START game_control.sv(8) " "Verilog HDL Declaration information at game_control.sv(8): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "game_control.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/game_control.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670383842863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "play PLAY game_control.sv(8) " "Verilog HDL Declaration information at game_control.sv(8): object \"play\" differs only in case from object \"PLAY\" in the same scope" {  } { { "game_control.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/game_control.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670383842864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "over OVER game_control.sv(8) " "Verilog HDL Declaration information at game_control.sv(8): object \"over\" differs only in case from object \"OVER\" in the same scope" {  } { { "game_control.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/game_control.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670383842864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "egg EGG game_control.sv(8) " "Verilog HDL Declaration information at game_control.sv(8): object \"egg\" differs only in case from object \"EGG\" in the same scope" {  } { { "game_control.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/game_control.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670383842864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_control " "Found entity 1: game_control" {  } { { "game_control.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/game_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_animation.sv 1 1 " "Found 1 design units, including 1 entities, in source file player_animation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_animation " "Found entity 1: player_animation" {  } { { "player_animation.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/player_animation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383842894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383842894 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproj_soc_sdram.v(318) " "Verilog HDL or VHDL warning at finalproj_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670383842924 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproj_soc_sdram.v(328) " "Verilog HDL or VHDL warning at finalproj_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670383842924 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproj_soc_sdram.v(338) " "Verilog HDL or VHDL warning at finalproj_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670383842924 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproj_soc_sdram.v(682) " "Verilog HDL or VHDL warning at finalproj_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670383842928 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproj_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at finalproj_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_spi_0.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670383842930 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalproj " "Elaborating entity \"finalproj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670383844387 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "signs finalproj.sv(69) " "Verilog HDL warning at finalproj.sv(69): object signs used but never assigned" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 69 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383844389 "|finalproj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hundreds finalproj.sv(70) " "Verilog HDL warning at finalproj.sv(70): object hundreds used but never assigned" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 70 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383844389 "|finalproj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "signs 0 finalproj.sv(69) " "Net \"signs\" at finalproj.sv(69) has no driver or initial value, using a default initial value '0'" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670383844395 "|finalproj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hundreds 0 finalproj.sv(70) " "Net \"hundreds\" at finalproj.sv(70) has no driver or initial value, using a default initial value '0'" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 70 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670383844395 "|finalproj"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR finalproj.sv(21) " "Output port \"LEDR\" at finalproj.sv(21) has no driver" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670383844395 "|finalproj"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "finalproj.sv" "hex_driver4" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383844478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc finalproj_soc:u0 " "Elaborating entity \"finalproj_soc\" for hierarchy \"finalproj_soc:u0\"" {  } { { "finalproj.sv" "u0" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383844545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_hex_digits_pio finalproj_soc:u0\|finalproj_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"finalproj_soc_hex_digits_pio\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "hex_digits_pio" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/finalproj_soc.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383844612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_jtag_uart_0 finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"finalproj_soc_jtag_uart_0\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "jtag_uart_0" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/finalproj_soc.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383844652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_jtag_uart_0_scfifo_w finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"finalproj_soc_jtag_uart_0_scfifo_w\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "the_finalproj_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383844689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383845078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383845094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383845094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383845094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383845094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383845094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383845094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383845094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383845094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383845094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383845094 ""}  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383845094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383845214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383845214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383845229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383845297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383845297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383845319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383845375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383845375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383845411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383845535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383845535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383845571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383845711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383845711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383845747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383845888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383845888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383845935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_jtag_uart_0_scfifo_r finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"finalproj_soc_jtag_uart_0_scfifo_r\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "the_finalproj_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383846085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "finalproj_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383846942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383846991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383846991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383846991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383846991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383846991 ""}  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383846991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383847744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383847948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_key finalproj_soc:u0\|finalproj_soc_key:key " "Elaborating entity \"finalproj_soc_key\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_key:key\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "key" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/finalproj_soc.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383848028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_keycode finalproj_soc:u0\|finalproj_soc_keycode:keycode " "Elaborating entity \"finalproj_soc_keycode\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_keycode:keycode\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "keycode" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/finalproj_soc.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383848065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_leds_pio finalproj_soc:u0\|finalproj_soc_leds_pio:leds_pio " "Elaborating entity \"finalproj_soc_leds_pio\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_leds_pio:leds_pio\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "leds_pio" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/finalproj_soc.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383848097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0 finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"finalproj_soc_nios2_gen2_0\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "nios2_gen2_0" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/finalproj_soc.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383848133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383848171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_test_bench finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_test_bench:the_finalproj_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_test_bench:the_finalproj_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383848353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "finalproj_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383848424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383848733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383848758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383848758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383848758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383848758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383848758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383848758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383848758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383848758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383848758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383848758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383848758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383848758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383848758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383848758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383848758 ""}  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383848758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383848943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383848943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383848959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "finalproj_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383849087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383849243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383849307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383849412 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383849425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383849426 ""}  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383849426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383849470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383849601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383849643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383849696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383849746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalproj_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalproj_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383849892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383849965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383850072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383850132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383850186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383850241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383850288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383850342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383850396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383850455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383850514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383850533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383850534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383850534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383850534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383850534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383850534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383850534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383850534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383850534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383850534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383850534 ""}  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383850534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383850671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383850671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383850687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383850776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383850821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383850988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383851210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383851214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383851214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383851214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383851214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383851214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383851214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383851214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383851214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383851214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383851214 ""}  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383851214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383851245 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383851245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383851285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383851328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sdram finalproj_soc:u0\|finalproj_soc_sdram:sdram " "Elaborating entity \"finalproj_soc_sdram\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_sdram:sdram\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "sdram" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/finalproj_soc.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383851396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sdram_input_efifo_module finalproj_soc:u0\|finalproj_soc_sdram:sdram\|finalproj_soc_sdram_input_efifo_module:the_finalproj_soc_sdram_input_efifo_module " "Elaborating entity \"finalproj_soc_sdram_input_efifo_module\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_sdram:sdram\|finalproj_soc_sdram_input_efifo_module:the_finalproj_soc_sdram_input_efifo_module\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" "the_finalproj_soc_sdram_input_efifo_module" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383851514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sdram_pll finalproj_soc:u0\|finalproj_soc_sdram_pll:sdram_pll " "Elaborating entity \"finalproj_soc_sdram_pll\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_sdram_pll:sdram_pll\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "sdram_pll" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/finalproj_soc.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383851563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sdram_pll_stdsync_sv6 finalproj_soc:u0\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"finalproj_soc_sdram_pll_stdsync_sv6\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383851595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sdram_pll_dffpipe_l2c finalproj_soc:u0\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_stdsync_sv6:stdsync2\|finalproj_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"finalproj_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_stdsync_sv6:stdsync2\|finalproj_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383851625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sdram_pll_altpll_vg92 finalproj_soc:u0\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"finalproj_soc_sdram_pll_altpll_vg92\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" "sd1" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383851668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_spi_0 finalproj_soc:u0\|finalproj_soc_spi_0:spi_0 " "Elaborating entity \"finalproj_soc_spi_0\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_spi_0:spi_0\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "spi_0" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/finalproj_soc.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383851716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sysid_qsys_0 finalproj_soc:u0\|finalproj_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"finalproj_soc_sysid_qsys_0\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "sysid_qsys_0" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/finalproj_soc.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383851780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_timer_0 finalproj_soc:u0\|finalproj_soc_timer_0:timer_0 " "Elaborating entity \"finalproj_soc_timer_0\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_timer_0:timer_0\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "timer_0" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/finalproj_soc.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383851822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_usb_gpx finalproj_soc:u0\|finalproj_soc_usb_gpx:usb_gpx " "Elaborating entity \"finalproj_soc_usb_gpx\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_usb_gpx:usb_gpx\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "usb_gpx" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/finalproj_soc.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383851901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_usb_rst finalproj_soc:u0\|finalproj_soc_usb_rst:usb_rst " "Elaborating entity \"finalproj_soc_usb_rst\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_usb_rst:usb_rst\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "usb_rst" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/finalproj_soc.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383851977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0 finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"finalproj_soc_mm_interconnect_0\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "mm_interconnect_0" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/finalproj_soc.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383852015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383852879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 1199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383852934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383852986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 1327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383853039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 1391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383853095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 1455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383853163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 1519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383853242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 1583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383853317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 2031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383853567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 2095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383853637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 2176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383853724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 2257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383853795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 2341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383853867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383853944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 2382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383854048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 2841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383854465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383854534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 2882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383854609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 2923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383854766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router:router " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router:router\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "router" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 4064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383855389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_default_decode finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router:router\|finalproj_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router:router\|finalproj_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383855449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_001 finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_001\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 4080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383855484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_001_default_decode finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_001:router_001\|finalproj_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_001:router_001\|finalproj_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383855534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_002 finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_002\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 4096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383855569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_002_default_decode finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_002:router_002\|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_002:router_002\|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383855603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_006 finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_006\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_006:router_006\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "router_006" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 4160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383855745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_006_default_decode finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_006:router_006\|finalproj_soc_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_006_default_decode\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_006:router_006\|finalproj_soc_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383855775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_007 finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_007\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_007:router_007\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "router_007" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 4176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383855810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_007_default_decode finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_007:router_007\|finalproj_soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_007:router_007\|finalproj_soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383855842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 4354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383856182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383856211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_cmd_demux finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"finalproj_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 4449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383856249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_cmd_demux_001 finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 4502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383856317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_cmd_mux finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"finalproj_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 4525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383856384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383856451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383856497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_cmd_mux_005 finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_cmd_mux_005\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "cmd_mux_005" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 4634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383856851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_rsp_demux finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"finalproj_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 4805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383857215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_rsp_demux_005 finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_rsp_demux_005\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "rsp_demux_005" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 4914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383857359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_rsp_mux finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"finalproj_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 5157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383857564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383857726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383857772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_rsp_mux_001 finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 5210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383857829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383857920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383857968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 5276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383858037 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670383858054 "|finalproj|finalproj_soc:u0|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670383858057 "|finalproj|finalproj_soc:u0|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "finalproj_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670383858057 "|finalproj|finalproj_soc:u0|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 5342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383858184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 5376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383858262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "finalproj_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383858299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "finalproj_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383858427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_avalon_st_adapter finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"finalproj_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 5507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383858710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383858738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_avalon_st_adapter_004 finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v" 5623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383858889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|finalproj_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|finalproj_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383858917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_irq_mapper finalproj_soc:u0\|finalproj_soc_irq_mapper:irq_mapper " "Elaborating entity \"finalproj_soc_irq_mapper\" for hierarchy \"finalproj_soc:u0\|finalproj_soc_irq_mapper:irq_mapper\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "irq_mapper" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/finalproj_soc.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383859272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalproj_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalproj_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "rst_controller" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/finalproj_soc.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383859300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalproj_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalproj_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "finalproj_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383859327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalproj_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalproj_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "finalproj_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383859356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalproj_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalproj_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "rst_controller_001" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/finalproj_soc.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383859388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalproj_soc:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalproj_soc:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "finalproj_soc/synthesis/finalproj_soc.v" "rst_controller_002" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/finalproj_soc.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383859449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:v0 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:v0\"" {  } { { "finalproj.sv" "v0" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383859508 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383859508 "|finalproj|vga_controller:v0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383859509 "|finalproj|vga_controller:v0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:c0 " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:c0\"" {  } { { "finalproj.sv" "c0" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383859533 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Color_Mapper.sv(60) " "Verilog HDL assignment warning at Color_Mapper.sv(60): truncated value with size 32 to match size of target (15)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383859537 "|finalproj|color_mapper:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Color_Mapper.sv(62) " "Verilog HDL assignment warning at Color_Mapper.sv(62): truncated value with size 32 to match size of target (16)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383859538 "|finalproj|color_mapper:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(177) " "Verilog HDL assignment warning at Color_Mapper.sv(177): truncated value with size 32 to match size of target (8)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383859539 "|finalproj|color_mapper:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(180) " "Verilog HDL assignment warning at Color_Mapper.sv(180): truncated value with size 32 to match size of target (8)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383859540 "|finalproj|color_mapper:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(183) " "Verilog HDL assignment warning at Color_Mapper.sv(183): truncated value with size 32 to match size of target (8)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383859540 "|finalproj|color_mapper:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(233) " "Verilog HDL assignment warning at Color_Mapper.sv(233): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383859541 "|finalproj|color_mapper:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(407) " "Verilog HDL assignment warning at Color_Mapper.sv(407): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383859544 "|finalproj|color_mapper:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(468) " "Verilog HDL assignment warning at Color_Mapper.sv(468): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383859545 "|finalproj|color_mapper:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(662) " "Verilog HDL assignment warning at Color_Mapper.sv(662): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383859548 "|finalproj|color_mapper:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(687) " "Verilog HDL assignment warning at Color_Mapper.sv(687): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383859548 "|finalproj|color_mapper:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Color_Mapper.sv(741) " "Verilog HDL assignment warning at Color_Mapper.sv(741): truncated value with size 32 to match size of target (9)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383859550 "|finalproj|color_mapper:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_rom color_mapper:c0\|background_rom:br0 " "Elaborating entity \"background_rom\" for hierarchy \"color_mapper:c0\|background_rom:br0\"" {  } { { "Color_Mapper.sv" "br0" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383859727 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 background_rom.sv(60) " "Verilog HDL assignment warning at background_rom.sv(60): truncated value with size 32 to match size of target (12)" {  } { { "background_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/background_rom.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383859728 "|finalproj|color_mapper:c0|background_rom:br0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 background_rom.sv(61) " "Verilog HDL assignment warning at background_rom.sv(61): truncated value with size 32 to match size of target (12)" {  } { { "background_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/background_rom.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383859729 "|finalproj|color_mapper:c0|background_rom:br0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 background_rom.sv(63) " "Verilog HDL assignment warning at background_rom.sv(63): truncated value with size 32 to match size of target (12)" {  } { { "background_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/background_rom.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383859729 "|finalproj|color_mapper:c0|background_rom:br0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 background_rom.sv(68) " "Verilog HDL assignment warning at background_rom.sv(68): truncated value with size 32 to match size of target (12)" {  } { { "background_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/background_rom.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383859729 "|finalproj|color_mapper:c0|background_rom:br0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 background_rom.sv(69) " "Verilog HDL assignment warning at background_rom.sv(69): truncated value with size 32 to match size of target (12)" {  } { { "background_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/background_rom.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383859729 "|finalproj|color_mapper:c0|background_rom:br0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 background_rom.sv(72) " "Verilog HDL assignment warning at background_rom.sv(72): truncated value with size 32 to match size of target (10)" {  } { { "background_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/background_rom.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383859730 "|finalproj|color_mapper:c0|background_rom:br0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 background_rom.sv(75) " "Verilog HDL assignment warning at background_rom.sv(75): truncated value with size 32 to match size of target (10)" {  } { { "background_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/background_rom.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383859730 "|finalproj|color_mapper:c0|background_rom:br0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 background_rom.sv(78) " "Verilog HDL assignment warning at background_rom.sv(78): truncated value with size 32 to match size of target (10)" {  } { { "background_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/background_rom.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383859731 "|finalproj|color_mapper:c0|background_rom:br0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 background_rom.sv(81) " "Verilog HDL assignment warning at background_rom.sv(81): truncated value with size 32 to match size of target (10)" {  } { { "background_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/background_rom.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383859731 "|finalproj|color_mapper:c0|background_rom:br0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cheng_tile_rom color_mapper:c0\|Cheng_tile_rom:Cheng_tile_rom " "Elaborating entity \"Cheng_tile_rom\" for hierarchy \"color_mapper:c0\|Cheng_tile_rom:Cheng_tile_rom\"" {  } { { "Color_Mapper.sv" "Cheng_tile_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383859760 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory Cheng_tile_rom.sv(7) " "Verilog HDL warning at Cheng_tile_rom.sv(7): object memory used but never assigned" {  } { { "Cheng_tile/Cheng_tile_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Cheng_tile/Cheng_tile_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383859768 "|finalproj|color_mapper:c0|Cheng_tile_rom:Cheng_tile_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cheng_tile_palette color_mapper:c0\|Cheng_tile_palette:Cheng_tile_palette " "Elaborating entity \"Cheng_tile_palette\" for hierarchy \"color_mapper:c0\|Cheng_tile_palette:Cheng_tile_palette\"" {  } { { "Color_Mapper.sv" "Cheng_tile_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383859800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contra_Sky_Tile_96_rom color_mapper:c0\|Contra_Sky_Tile_96_rom:Contra_Sky_Tile_96_rom " "Elaborating entity \"Contra_Sky_Tile_96_rom\" for hierarchy \"color_mapper:c0\|Contra_Sky_Tile_96_rom:Contra_Sky_Tile_96_rom\"" {  } { { "Color_Mapper.sv" "Contra_Sky_Tile_96_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383859817 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory Contra_Sky_Tile_96_rom.sv(7) " "Verilog HDL warning at Contra_Sky_Tile_96_rom.sv(7): object memory used but never assigned" {  } { { "Contra_Sky_Tile_96/Contra_Sky_Tile_96_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Contra_Sky_Tile_96/Contra_Sky_Tile_96_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383859821 "|finalproj|color_mapper:c0|Contra_Sky_Tile_96_rom:Contra_Sky_Tile_96_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contra_Sky_Tile_96_palette color_mapper:c0\|Contra_Sky_Tile_96_palette:Contra_Sky_Tile_96_palette " "Elaborating entity \"Contra_Sky_Tile_96_palette\" for hierarchy \"color_mapper:c0\|Contra_Sky_Tile_96_palette:Contra_Sky_Tile_96_palette\"" {  } { { "Color_Mapper.sv" "Contra_Sky_Tile_96_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383859847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contra_Grass_Tile_96_rom color_mapper:c0\|Contra_Grass_Tile_96_rom:Contra_Grass_Tile_96_rom " "Elaborating entity \"Contra_Grass_Tile_96_rom\" for hierarchy \"color_mapper:c0\|Contra_Grass_Tile_96_rom:Contra_Grass_Tile_96_rom\"" {  } { { "Color_Mapper.sv" "Contra_Grass_Tile_96_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383859869 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory Contra_Grass_Tile_96_rom.sv(7) " "Verilog HDL warning at Contra_Grass_Tile_96_rom.sv(7): object memory used but never assigned" {  } { { "Contra_Grass_Tile_96/Contra_Grass_Tile_96_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Contra_Grass_Tile_96/Contra_Grass_Tile_96_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383859876 "|finalproj|color_mapper:c0|Contra_Grass_Tile_96_rom:Contra_Grass_Tile_96_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contra_Grass_Tile_96_palette color_mapper:c0\|Contra_Grass_Tile_96_palette:Contra_Grass_Tile_96_palette " "Elaborating entity \"Contra_Grass_Tile_96_palette\" for hierarchy \"color_mapper:c0\|Contra_Grass_Tile_96_palette:Contra_Grass_Tile_96_palette\"" {  } { { "Color_Mapper.sv" "Contra_Grass_Tile_96_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383859917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contra_New_Rock_Tile_96_rom color_mapper:c0\|Contra_New_Rock_Tile_96_rom:Contra_New_Rock_Tile_96_rom " "Elaborating entity \"Contra_New_Rock_Tile_96_rom\" for hierarchy \"color_mapper:c0\|Contra_New_Rock_Tile_96_rom:Contra_New_Rock_Tile_96_rom\"" {  } { { "Color_Mapper.sv" "Contra_New_Rock_Tile_96_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383859963 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory Contra_New_Rock_Tile_96_rom.sv(7) " "Verilog HDL warning at Contra_New_Rock_Tile_96_rom.sv(7): object memory used but never assigned" {  } { { "Contra_New_Rock_Tile_96/Contra_New_Rock_Tile_96_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Contra_New_Rock_Tile_96/Contra_New_Rock_Tile_96_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383859976 "|finalproj|color_mapper:c0|Contra_New_Rock_Tile_96_rom:Contra_New_Rock_Tile_96_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contra_New_Rock_Tile_96_palette color_mapper:c0\|Contra_New_Rock_Tile_96_palette:Contra_New_Rock_Tile_96_palette " "Elaborating entity \"Contra_New_Rock_Tile_96_palette\" for hierarchy \"color_mapper:c0\|Contra_New_Rock_Tile_96_palette:Contra_New_Rock_Tile_96_palette\"" {  } { { "Color_Mapper.sv" "Contra_New_Rock_Tile_96_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383860037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contra_Water_New_Tile_96_rom color_mapper:c0\|Contra_Water_New_Tile_96_rom:Contra_Water_New_Tile_96_rom " "Elaborating entity \"Contra_Water_New_Tile_96_rom\" for hierarchy \"color_mapper:c0\|Contra_Water_New_Tile_96_rom:Contra_Water_New_Tile_96_rom\"" {  } { { "Color_Mapper.sv" "Contra_Water_New_Tile_96_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383860064 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory Contra_Water_New_Tile_96_rom.sv(7) " "Verilog HDL warning at Contra_Water_New_Tile_96_rom.sv(7): object memory used but never assigned" {  } { { "Contra_Water_New_Tile_96/Contra_Water_New_Tile_96_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Contra_Water_New_Tile_96/Contra_Water_New_Tile_96_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383860069 "|finalproj|color_mapper:c0|Contra_Water_New_Tile_96_rom:Contra_Water_New_Tile_96_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contra_Water_New_Tile_96_palette color_mapper:c0\|Contra_Water_New_Tile_96_palette:Contra_Water_New_Tile_96_palette " "Elaborating entity \"Contra_Water_New_Tile_96_palette\" for hierarchy \"color_mapper:c0\|Contra_Water_New_Tile_96_palette:Contra_Water_New_Tile_96_palette\"" {  } { { "Color_Mapper.sv" "Contra_Water_New_Tile_96_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383860108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contra_Tree_Group_Tile_96_rom color_mapper:c0\|Contra_Tree_Group_Tile_96_rom:Contra_Tree_Group_Tile_96_rom " "Elaborating entity \"Contra_Tree_Group_Tile_96_rom\" for hierarchy \"color_mapper:c0\|Contra_Tree_Group_Tile_96_rom:Contra_Tree_Group_Tile_96_rom\"" {  } { { "Color_Mapper.sv" "Contra_Tree_Group_Tile_96_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383860147 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory Contra_Tree_Group_Tile_96_rom.sv(7) " "Verilog HDL warning at Contra_Tree_Group_Tile_96_rom.sv(7): object memory used but never assigned" {  } { { "Contra_Tree_Group_Tile_96/Contra_Tree_Group_Tile_96_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Contra_Tree_Group_Tile_96/Contra_Tree_Group_Tile_96_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383860155 "|finalproj|color_mapper:c0|Contra_Tree_Group_Tile_96_rom:Contra_Tree_Group_Tile_96_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contra_Tree_Group_Tile_96_palette color_mapper:c0\|Contra_Tree_Group_Tile_96_palette:Contra_Tree_Group_Tile_96_palette " "Elaborating entity \"Contra_Tree_Group_Tile_96_palette\" for hierarchy \"color_mapper:c0\|Contra_Tree_Group_Tile_96_palette:Contra_Tree_Group_Tile_96_palette\"" {  } { { "Color_Mapper.sv" "Contra_Tree_Group_Tile_96_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383860211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contra_New_Top_Tile_96_rom color_mapper:c0\|Contra_New_Top_Tile_96_rom:Contra_New_Top_Tile_96_rom " "Elaborating entity \"Contra_New_Top_Tile_96_rom\" for hierarchy \"color_mapper:c0\|Contra_New_Top_Tile_96_rom:Contra_New_Top_Tile_96_rom\"" {  } { { "Color_Mapper.sv" "Contra_New_Top_Tile_96_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383860251 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory Contra_New_Top_Tile_96_rom.sv(7) " "Verilog HDL warning at Contra_New_Top_Tile_96_rom.sv(7): object memory used but never assigned" {  } { { "Contra_New_Top_Tile_96/Contra_New_Top_Tile_96_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Contra_New_Top_Tile_96/Contra_New_Top_Tile_96_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383860261 "|finalproj|color_mapper:c0|Contra_New_Top_Tile_96_rom:Contra_New_Top_Tile_96_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contra_New_Top_Tile_96_palette color_mapper:c0\|Contra_New_Top_Tile_96_palette:Contra_New_Top_Tile_96_palette " "Elaborating entity \"Contra_New_Top_Tile_96_palette\" for hierarchy \"color_mapper:c0\|Contra_New_Top_Tile_96_palette:Contra_New_Top_Tile_96_palette\"" {  } { { "Color_Mapper.sv" "Contra_New_Top_Tile_96_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383860316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StartScreen1_rom color_mapper:c0\|StartScreen1_rom:StartScreen1_rom " "Elaborating entity \"StartScreen1_rom\" for hierarchy \"color_mapper:c0\|StartScreen1_rom:StartScreen1_rom\"" {  } { { "Color_Mapper.sv" "StartScreen1_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383860359 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory StartScreen1_rom.sv(7) " "Verilog HDL warning at StartScreen1_rom.sv(7): object memory used but never assigned" {  } { { "StartScreen1/StartScreen1_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/StartScreen1/StartScreen1_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383860390 "|finalproj|color_mapper:c0|StartScreen1_rom:StartScreen1_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StartScreen1_palette color_mapper:c0\|StartScreen1_palette:StartScreen1_palette " "Elaborating entity \"StartScreen1_palette\" for hierarchy \"color_mapper:c0\|StartScreen1_palette:StartScreen1_palette\"" {  } { { "Color_Mapper.sv" "StartScreen1_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383860495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Life_Sprite_rom color_mapper:c0\|Life_Sprite_rom:Life_Sprite_rom " "Elaborating entity \"Life_Sprite_rom\" for hierarchy \"color_mapper:c0\|Life_Sprite_rom:Life_Sprite_rom\"" {  } { { "Color_Mapper.sv" "Life_Sprite_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383860524 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory Life_Sprite_rom.sv(7) " "Verilog HDL warning at Life_Sprite_rom.sv(7): object memory used but never assigned" {  } { { "Life_Sprite/Life_Sprite_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Life_Sprite/Life_Sprite_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383860525 "|finalproj|color_mapper:c0|Life_Sprite_rom:Life_Sprite_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Life_Sprite_palette color_mapper:c0\|Life_Sprite_palette:Life_Sprite_palette " "Elaborating entity \"Life_Sprite_palette\" for hierarchy \"color_mapper:c0\|Life_Sprite_palette:Life_Sprite_palette\"" {  } { { "Color_Mapper.sv" "Life_Sprite_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383860552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waitR1_Hero_green_rom color_mapper:c0\|waitR1_Hero_green_rom:waitR1_Hero_green_rom " "Elaborating entity \"waitR1_Hero_green_rom\" for hierarchy \"color_mapper:c0\|waitR1_Hero_green_rom:waitR1_Hero_green_rom\"" {  } { { "Color_Mapper.sv" "waitR1_Hero_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383860582 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory waitR1_Hero_green_rom.sv(7) " "Verilog HDL warning at waitR1_Hero_green_rom.sv(7): object memory used but never assigned" {  } { { "waitR1_Hero_green/waitR1_Hero_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/waitR1_Hero_green/waitR1_Hero_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383860587 "|finalproj|color_mapper:c0|waitR1_Hero_green_rom:waitR1_Hero_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waitR1_Hero_green_palette color_mapper:c0\|waitR1_Hero_green_palette:waitR1_Hero_green_palette " "Elaborating entity \"waitR1_Hero_green_palette\" for hierarchy \"color_mapper:c0\|waitR1_Hero_green_palette:waitR1_Hero_green_palette\"" {  } { { "Color_Mapper.sv" "waitR1_Hero_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383860628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waitL1_Hero_green_rom color_mapper:c0\|waitL1_Hero_green_rom:waitL1_Hero_green_rom " "Elaborating entity \"waitL1_Hero_green_rom\" for hierarchy \"color_mapper:c0\|waitL1_Hero_green_rom:waitL1_Hero_green_rom\"" {  } { { "Color_Mapper.sv" "waitL1_Hero_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383860658 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory waitL1_Hero_green_rom.sv(7) " "Verilog HDL warning at waitL1_Hero_green_rom.sv(7): object memory used but never assigned" {  } { { "waitL1_Hero_green/waitL1_Hero_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/waitL1_Hero_green/waitL1_Hero_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383860663 "|finalproj|color_mapper:c0|waitL1_Hero_green_rom:waitL1_Hero_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waitL1_Hero_green_palette color_mapper:c0\|waitL1_Hero_green_palette:waitL1_Hero_green_palette " "Elaborating entity \"waitL1_Hero_green_palette\" for hierarchy \"color_mapper:c0\|waitL1_Hero_green_palette:waitL1_Hero_green_palette\"" {  } { { "Color_Mapper.sv" "waitL1_Hero_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383860699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runningR1_Hero_green_rom color_mapper:c0\|runningR1_Hero_green_rom:runningR1_Hero_green_rom " "Elaborating entity \"runningR1_Hero_green_rom\" for hierarchy \"color_mapper:c0\|runningR1_Hero_green_rom:runningR1_Hero_green_rom\"" {  } { { "Color_Mapper.sv" "runningR1_Hero_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383860734 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory runningR1_Hero_green_rom.sv(7) " "Verilog HDL warning at runningR1_Hero_green_rom.sv(7): object memory used but never assigned" {  } { { "runningR1_Hero_green/runningR1_Hero_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningR1_Hero_green/runningR1_Hero_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383860737 "|finalproj|color_mapper:c0|runningR1_Hero_green_rom:runningR1_Hero_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runningR1_Hero_green_palette color_mapper:c0\|runningR1_Hero_green_palette:runningR1_Hero_green_palette " "Elaborating entity \"runningR1_Hero_green_palette\" for hierarchy \"color_mapper:c0\|runningR1_Hero_green_palette:runningR1_Hero_green_palette\"" {  } { { "Color_Mapper.sv" "runningR1_Hero_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383860766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runningR2_Hero_green_rom color_mapper:c0\|runningR2_Hero_green_rom:runningR2_Hero_green_rom " "Elaborating entity \"runningR2_Hero_green_rom\" for hierarchy \"color_mapper:c0\|runningR2_Hero_green_rom:runningR2_Hero_green_rom\"" {  } { { "Color_Mapper.sv" "runningR2_Hero_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383860798 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory runningR2_Hero_green_rom.sv(7) " "Verilog HDL warning at runningR2_Hero_green_rom.sv(7): object memory used but never assigned" {  } { { "runningR2_Hero_green/runningR2_Hero_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningR2_Hero_green/runningR2_Hero_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383860800 "|finalproj|color_mapper:c0|runningR2_Hero_green_rom:runningR2_Hero_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runningR2_Hero_green_palette color_mapper:c0\|runningR2_Hero_green_palette:runningR2_Hero_green_palette " "Elaborating entity \"runningR2_Hero_green_palette\" for hierarchy \"color_mapper:c0\|runningR2_Hero_green_palette:runningR2_Hero_green_palette\"" {  } { { "Color_Mapper.sv" "runningR2_Hero_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383860837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runningR3_Hero_green_rom color_mapper:c0\|runningR3_Hero_green_rom:runningR3_Hero_green_rom " "Elaborating entity \"runningR3_Hero_green_rom\" for hierarchy \"color_mapper:c0\|runningR3_Hero_green_rom:runningR3_Hero_green_rom\"" {  } { { "Color_Mapper.sv" "runningR3_Hero_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383860860 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory runningR3_Hero_green_rom.sv(7) " "Verilog HDL warning at runningR3_Hero_green_rom.sv(7): object memory used but never assigned" {  } { { "runningR3_Hero_green/runningR3_Hero_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningR3_Hero_green/runningR3_Hero_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383860863 "|finalproj|color_mapper:c0|runningR3_Hero_green_rom:runningR3_Hero_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runningR3_Hero_green_palette color_mapper:c0\|runningR3_Hero_green_palette:runningR3_Hero_green_palette " "Elaborating entity \"runningR3_Hero_green_palette\" for hierarchy \"color_mapper:c0\|runningR3_Hero_green_palette:runningR3_Hero_green_palette\"" {  } { { "Color_Mapper.sv" "runningR3_Hero_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383860897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runningR4_Hero_green_rom color_mapper:c0\|runningR4_Hero_green_rom:runningR4_Hero_green_rom " "Elaborating entity \"runningR4_Hero_green_rom\" for hierarchy \"color_mapper:c0\|runningR4_Hero_green_rom:runningR4_Hero_green_rom\"" {  } { { "Color_Mapper.sv" "runningR4_Hero_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383860926 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory runningR4_Hero_green_rom.sv(7) " "Verilog HDL warning at runningR4_Hero_green_rom.sv(7): object memory used but never assigned" {  } { { "runningR4_Hero_green/runningR4_Hero_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningR4_Hero_green/runningR4_Hero_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383860931 "|finalproj|color_mapper:c0|runningR4_Hero_green_rom:runningR4_Hero_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runningR4_Hero_green_palette color_mapper:c0\|runningR4_Hero_green_palette:runningR4_Hero_green_palette " "Elaborating entity \"runningR4_Hero_green_palette\" for hierarchy \"color_mapper:c0\|runningR4_Hero_green_palette:runningR4_Hero_green_palette\"" {  } { { "Color_Mapper.sv" "runningR4_Hero_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383860979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runningR5_Hero_green_rom color_mapper:c0\|runningR5_Hero_green_rom:runningR5_Hero_green_rom " "Elaborating entity \"runningR5_Hero_green_rom\" for hierarchy \"color_mapper:c0\|runningR5_Hero_green_rom:runningR5_Hero_green_rom\"" {  } { { "Color_Mapper.sv" "runningR5_Hero_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861011 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory runningR5_Hero_green_rom.sv(7) " "Verilog HDL warning at runningR5_Hero_green_rom.sv(7): object memory used but never assigned" {  } { { "runningR5_Hero_green/runningR5_Hero_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningR5_Hero_green/runningR5_Hero_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383861014 "|finalproj|color_mapper:c0|runningR5_Hero_green_rom:runningR5_Hero_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runningR5_Hero_green_palette color_mapper:c0\|runningR5_Hero_green_palette:runningR5_Hero_green_palette " "Elaborating entity \"runningR5_Hero_green_palette\" for hierarchy \"color_mapper:c0\|runningR5_Hero_green_palette:runningR5_Hero_green_palette\"" {  } { { "Color_Mapper.sv" "runningR5_Hero_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runningL1_Hero_green_rom color_mapper:c0\|runningL1_Hero_green_rom:runningL1_Hero_green_rom " "Elaborating entity \"runningL1_Hero_green_rom\" for hierarchy \"color_mapper:c0\|runningL1_Hero_green_rom:runningL1_Hero_green_rom\"" {  } { { "Color_Mapper.sv" "runningL1_Hero_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861066 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory runningL1_Hero_green_rom.sv(7) " "Verilog HDL warning at runningL1_Hero_green_rom.sv(7): object memory used but never assigned" {  } { { "runningL1_Hero_green/runningL1_Hero_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningL1_Hero_green/runningL1_Hero_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383861069 "|finalproj|color_mapper:c0|runningL1_Hero_green_rom:runningL1_Hero_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runningL1_Hero_green_palette color_mapper:c0\|runningL1_Hero_green_palette:runningL1_Hero_green_palette " "Elaborating entity \"runningL1_Hero_green_palette\" for hierarchy \"color_mapper:c0\|runningL1_Hero_green_palette:runningL1_Hero_green_palette\"" {  } { { "Color_Mapper.sv" "runningL1_Hero_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runningL2_Hero_green_rom color_mapper:c0\|runningL2_Hero_green_rom:runningL2_Hero_green_rom " "Elaborating entity \"runningL2_Hero_green_rom\" for hierarchy \"color_mapper:c0\|runningL2_Hero_green_rom:runningL2_Hero_green_rom\"" {  } { { "Color_Mapper.sv" "runningL2_Hero_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861114 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory runningL2_Hero_green_rom.sv(7) " "Verilog HDL warning at runningL2_Hero_green_rom.sv(7): object memory used but never assigned" {  } { { "runningL2_Hero_green/runningL2_Hero_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningL2_Hero_green/runningL2_Hero_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383861114 "|finalproj|color_mapper:c0|runningL2_Hero_green_rom:runningL2_Hero_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runningL2_Hero_green_palette color_mapper:c0\|runningL2_Hero_green_palette:runningL2_Hero_green_palette " "Elaborating entity \"runningL2_Hero_green_palette\" for hierarchy \"color_mapper:c0\|runningL2_Hero_green_palette:runningL2_Hero_green_palette\"" {  } { { "Color_Mapper.sv" "runningL2_Hero_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runningL3_Hero_green_rom color_mapper:c0\|runningL3_Hero_green_rom:runningL3_Hero_green_rom " "Elaborating entity \"runningL3_Hero_green_rom\" for hierarchy \"color_mapper:c0\|runningL3_Hero_green_rom:runningL3_Hero_green_rom\"" {  } { { "Color_Mapper.sv" "runningL3_Hero_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861182 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory runningL3_Hero_green_rom.sv(7) " "Verilog HDL warning at runningL3_Hero_green_rom.sv(7): object memory used but never assigned" {  } { { "runningL3_Hero_green/runningL3_Hero_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningL3_Hero_green/runningL3_Hero_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383861188 "|finalproj|color_mapper:c0|runningL3_Hero_green_rom:runningL3_Hero_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runningL3_Hero_green_palette color_mapper:c0\|runningL3_Hero_green_palette:runningL3_Hero_green_palette " "Elaborating entity \"runningL3_Hero_green_palette\" for hierarchy \"color_mapper:c0\|runningL3_Hero_green_palette:runningL3_Hero_green_palette\"" {  } { { "Color_Mapper.sv" "runningL3_Hero_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runningL4_Hero_green_rom color_mapper:c0\|runningL4_Hero_green_rom:runningL4_Hero_green_rom " "Elaborating entity \"runningL4_Hero_green_rom\" for hierarchy \"color_mapper:c0\|runningL4_Hero_green_rom:runningL4_Hero_green_rom\"" {  } { { "Color_Mapper.sv" "runningL4_Hero_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861247 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory runningL4_Hero_green_rom.sv(7) " "Verilog HDL warning at runningL4_Hero_green_rom.sv(7): object memory used but never assigned" {  } { { "runningL4_Hero_green/runningL4_Hero_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningL4_Hero_green/runningL4_Hero_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383861247 "|finalproj|color_mapper:c0|runningL4_Hero_green_rom:runningL4_Hero_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runningL4_Hero_green_palette color_mapper:c0\|runningL4_Hero_green_palette:runningL4_Hero_green_palette " "Elaborating entity \"runningL4_Hero_green_palette\" for hierarchy \"color_mapper:c0\|runningL4_Hero_green_palette:runningL4_Hero_green_palette\"" {  } { { "Color_Mapper.sv" "runningL4_Hero_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runningL5_Hero_green_rom color_mapper:c0\|runningL5_Hero_green_rom:runningL5_Hero_green_rom " "Elaborating entity \"runningL5_Hero_green_rom\" for hierarchy \"color_mapper:c0\|runningL5_Hero_green_rom:runningL5_Hero_green_rom\"" {  } { { "Color_Mapper.sv" "runningL5_Hero_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861313 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory runningL5_Hero_green_rom.sv(7) " "Verilog HDL warning at runningL5_Hero_green_rom.sv(7): object memory used but never assigned" {  } { { "runningL5_Hero_green/runningL5_Hero_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/runningL5_Hero_green/runningL5_Hero_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383861321 "|finalproj|color_mapper:c0|runningL5_Hero_green_rom:runningL5_Hero_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runningL5_Hero_green_palette color_mapper:c0\|runningL5_Hero_green_palette:runningL5_Hero_green_palette " "Elaborating entity \"runningL5_Hero_green_palette\" for hierarchy \"color_mapper:c0\|runningL5_Hero_green_palette:runningL5_Hero_green_palette\"" {  } { { "Color_Mapper.sv" "runningL5_Hero_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StandingL1_Enemy_Green_rom color_mapper:c0\|StandingL1_Enemy_Green_rom:StandingL1_Enemy_Green_rom " "Elaborating entity \"StandingL1_Enemy_Green_rom\" for hierarchy \"color_mapper:c0\|StandingL1_Enemy_Green_rom:StandingL1_Enemy_Green_rom\"" {  } { { "Color_Mapper.sv" "StandingL1_Enemy_Green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861389 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory StandingL1_Enemy_Green_rom.sv(7) " "Verilog HDL warning at StandingL1_Enemy_Green_rom.sv(7): object memory used but never assigned" {  } { { "StandingL1_Enemy_Green/StandingL1_Enemy_Green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/StandingL1_Enemy_Green/StandingL1_Enemy_Green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383861392 "|finalproj|color_mapper:c0|StandingL1_Enemy_Green_rom:StandingL1_Enemy_Green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StandingL1_Enemy_Green_palette color_mapper:c0\|StandingL1_Enemy_Green_palette:StandingL1_Enemy_Green_palette " "Elaborating entity \"StandingL1_Enemy_Green_palette\" for hierarchy \"color_mapper:c0\|StandingL1_Enemy_Green_palette:StandingL1_Enemy_Green_palette\"" {  } { { "Color_Mapper.sv" "StandingL1_Enemy_Green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StandingR1_Enemy_green_rom color_mapper:c0\|StandingR1_Enemy_green_rom:StandingR1_Enemy_green_rom " "Elaborating entity \"StandingR1_Enemy_green_rom\" for hierarchy \"color_mapper:c0\|StandingR1_Enemy_green_rom:StandingR1_Enemy_green_rom\"" {  } { { "Color_Mapper.sv" "StandingR1_Enemy_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861457 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory StandingR1_Enemy_green_rom.sv(7) " "Verilog HDL warning at StandingR1_Enemy_green_rom.sv(7): object memory used but never assigned" {  } { { "StandingR1_Enemy_green/StandingR1_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/StandingR1_Enemy_green/StandingR1_Enemy_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383861461 "|finalproj|color_mapper:c0|StandingR1_Enemy_green_rom:StandingR1_Enemy_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StandingR1_Enemy_green_palette color_mapper:c0\|StandingR1_Enemy_green_palette:StandingR1_Enemy_green_palette " "Elaborating entity \"StandingR1_Enemy_green_palette\" for hierarchy \"color_mapper:c0\|StandingR1_Enemy_green_palette:StandingR1_Enemy_green_palette\"" {  } { { "Color_Mapper.sv" "StandingR1_Enemy_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningL1_Enemy_green_rom color_mapper:c0\|RunningL1_Enemy_green_rom:RunningL1_Enemy_green_rom " "Elaborating entity \"RunningL1_Enemy_green_rom\" for hierarchy \"color_mapper:c0\|RunningL1_Enemy_green_rom:RunningL1_Enemy_green_rom\"" {  } { { "Color_Mapper.sv" "RunningL1_Enemy_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861527 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory RunningL1_Enemy_green_rom.sv(7) " "Verilog HDL warning at RunningL1_Enemy_green_rom.sv(7): object memory used but never assigned" {  } { { "RunningL1_Enemy_green/RunningL1_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningL1_Enemy_green/RunningL1_Enemy_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383861531 "|finalproj|color_mapper:c0|RunningL1_Enemy_green_rom:RunningL1_Enemy_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningL1_Enemy_green_palette color_mapper:c0\|RunningL1_Enemy_green_palette:RunningL1_Enemy_green_palette " "Elaborating entity \"RunningL1_Enemy_green_palette\" for hierarchy \"color_mapper:c0\|RunningL1_Enemy_green_palette:RunningL1_Enemy_green_palette\"" {  } { { "Color_Mapper.sv" "RunningL1_Enemy_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningL2_Enemy_green_rom color_mapper:c0\|RunningL2_Enemy_green_rom:RunningL2_Enemy_green_rom " "Elaborating entity \"RunningL2_Enemy_green_rom\" for hierarchy \"color_mapper:c0\|RunningL2_Enemy_green_rom:RunningL2_Enemy_green_rom\"" {  } { { "Color_Mapper.sv" "RunningL2_Enemy_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861588 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory RunningL2_Enemy_green_rom.sv(7) " "Verilog HDL warning at RunningL2_Enemy_green_rom.sv(7): object memory used but never assigned" {  } { { "RunningL2_Enemy_green/RunningL2_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningL2_Enemy_green/RunningL2_Enemy_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383861592 "|finalproj|color_mapper:c0|RunningL2_Enemy_green_rom:RunningL2_Enemy_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningL2_Enemy_green_palette color_mapper:c0\|RunningL2_Enemy_green_palette:RunningL2_Enemy_green_palette " "Elaborating entity \"RunningL2_Enemy_green_palette\" for hierarchy \"color_mapper:c0\|RunningL2_Enemy_green_palette:RunningL2_Enemy_green_palette\"" {  } { { "Color_Mapper.sv" "RunningL2_Enemy_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningL3_Enemy_green_rom color_mapper:c0\|RunningL3_Enemy_green_rom:RunningL3_Enemy_green_rom " "Elaborating entity \"RunningL3_Enemy_green_rom\" for hierarchy \"color_mapper:c0\|RunningL3_Enemy_green_rom:RunningL3_Enemy_green_rom\"" {  } { { "Color_Mapper.sv" "RunningL3_Enemy_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861657 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory RunningL3_Enemy_green_rom.sv(7) " "Verilog HDL warning at RunningL3_Enemy_green_rom.sv(7): object memory used but never assigned" {  } { { "RunningL3_Enemy_green/RunningL3_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningL3_Enemy_green/RunningL3_Enemy_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383861662 "|finalproj|color_mapper:c0|RunningL3_Enemy_green_rom:RunningL3_Enemy_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningL3_Enemy_green_palette color_mapper:c0\|RunningL3_Enemy_green_palette:RunningL3_Enemy_green_palette " "Elaborating entity \"RunningL3_Enemy_green_palette\" for hierarchy \"color_mapper:c0\|RunningL3_Enemy_green_palette:RunningL3_Enemy_green_palette\"" {  } { { "Color_Mapper.sv" "RunningL3_Enemy_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningL4_Enemy_green_rom color_mapper:c0\|RunningL4_Enemy_green_rom:RunningL4_Enemy_green_rom " "Elaborating entity \"RunningL4_Enemy_green_rom\" for hierarchy \"color_mapper:c0\|RunningL4_Enemy_green_rom:RunningL4_Enemy_green_rom\"" {  } { { "Color_Mapper.sv" "RunningL4_Enemy_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861721 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory RunningL4_Enemy_green_rom.sv(7) " "Verilog HDL warning at RunningL4_Enemy_green_rom.sv(7): object memory used but never assigned" {  } { { "RunningL4_Enemy_green/RunningL4_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningL4_Enemy_green/RunningL4_Enemy_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383861724 "|finalproj|color_mapper:c0|RunningL4_Enemy_green_rom:RunningL4_Enemy_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningL4_Enemy_green_palette color_mapper:c0\|RunningL4_Enemy_green_palette:RunningL4_Enemy_green_palette " "Elaborating entity \"RunningL4_Enemy_green_palette\" for hierarchy \"color_mapper:c0\|RunningL4_Enemy_green_palette:RunningL4_Enemy_green_palette\"" {  } { { "Color_Mapper.sv" "RunningL4_Enemy_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningL5_Enemy_green_rom color_mapper:c0\|RunningL5_Enemy_green_rom:RunningL5_Enemy_green_rom " "Elaborating entity \"RunningL5_Enemy_green_rom\" for hierarchy \"color_mapper:c0\|RunningL5_Enemy_green_rom:RunningL5_Enemy_green_rom\"" {  } { { "Color_Mapper.sv" "RunningL5_Enemy_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861775 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory RunningL5_Enemy_green_rom.sv(7) " "Verilog HDL warning at RunningL5_Enemy_green_rom.sv(7): object memory used but never assigned" {  } { { "RunningL5_Enemy_green/RunningL5_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningL5_Enemy_green/RunningL5_Enemy_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383861778 "|finalproj|color_mapper:c0|RunningL5_Enemy_green_rom:RunningL5_Enemy_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningL5_Enemy_green_palette color_mapper:c0\|RunningL5_Enemy_green_palette:RunningL5_Enemy_green_palette " "Elaborating entity \"RunningL5_Enemy_green_palette\" for hierarchy \"color_mapper:c0\|RunningL5_Enemy_green_palette:RunningL5_Enemy_green_palette\"" {  } { { "Color_Mapper.sv" "RunningL5_Enemy_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningL6_Enemy_green_rom color_mapper:c0\|RunningL6_Enemy_green_rom:RunningL6_Enemy_green_rom " "Elaborating entity \"RunningL6_Enemy_green_rom\" for hierarchy \"color_mapper:c0\|RunningL6_Enemy_green_rom:RunningL6_Enemy_green_rom\"" {  } { { "Color_Mapper.sv" "RunningL6_Enemy_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861833 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory RunningL6_Enemy_green_rom.sv(7) " "Verilog HDL warning at RunningL6_Enemy_green_rom.sv(7): object memory used but never assigned" {  } { { "RunningL6_Enemy_green/RunningL6_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningL6_Enemy_green/RunningL6_Enemy_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383861836 "|finalproj|color_mapper:c0|RunningL6_Enemy_green_rom:RunningL6_Enemy_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningL6_Enemy_green_palette color_mapper:c0\|RunningL6_Enemy_green_palette:RunningL6_Enemy_green_palette " "Elaborating entity \"RunningL6_Enemy_green_palette\" for hierarchy \"color_mapper:c0\|RunningL6_Enemy_green_palette:RunningL6_Enemy_green_palette\"" {  } { { "Color_Mapper.sv" "RunningL6_Enemy_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningR1_Enemy_green_rom color_mapper:c0\|RunningR1_Enemy_green_rom:RunningR1_Enemy_green_rom " "Elaborating entity \"RunningR1_Enemy_green_rom\" for hierarchy \"color_mapper:c0\|RunningR1_Enemy_green_rom:RunningR1_Enemy_green_rom\"" {  } { { "Color_Mapper.sv" "RunningR1_Enemy_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861901 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory RunningR1_Enemy_green_rom.sv(7) " "Verilog HDL warning at RunningR1_Enemy_green_rom.sv(7): object memory used but never assigned" {  } { { "RunningR1_Enemy_green/RunningR1_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningR1_Enemy_green/RunningR1_Enemy_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383861906 "|finalproj|color_mapper:c0|RunningR1_Enemy_green_rom:RunningR1_Enemy_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningR1_Enemy_green_palette color_mapper:c0\|RunningR1_Enemy_green_palette:RunningR1_Enemy_green_palette " "Elaborating entity \"RunningR1_Enemy_green_palette\" for hierarchy \"color_mapper:c0\|RunningR1_Enemy_green_palette:RunningR1_Enemy_green_palette\"" {  } { { "Color_Mapper.sv" "RunningR1_Enemy_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningR2_Enemy_green_rom color_mapper:c0\|RunningR2_Enemy_green_rom:RunningR2_Enemy_green_rom " "Elaborating entity \"RunningR2_Enemy_green_rom\" for hierarchy \"color_mapper:c0\|RunningR2_Enemy_green_rom:RunningR2_Enemy_green_rom\"" {  } { { "Color_Mapper.sv" "RunningR2_Enemy_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383861964 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory RunningR2_Enemy_green_rom.sv(7) " "Verilog HDL warning at RunningR2_Enemy_green_rom.sv(7): object memory used but never assigned" {  } { { "RunningR2_Enemy_green/RunningR2_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningR2_Enemy_green/RunningR2_Enemy_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383861968 "|finalproj|color_mapper:c0|RunningR2_Enemy_green_rom:RunningR2_Enemy_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningR2_Enemy_green_palette color_mapper:c0\|RunningR2_Enemy_green_palette:RunningR2_Enemy_green_palette " "Elaborating entity \"RunningR2_Enemy_green_palette\" for hierarchy \"color_mapper:c0\|RunningR2_Enemy_green_palette:RunningR2_Enemy_green_palette\"" {  } { { "Color_Mapper.sv" "RunningR2_Enemy_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningR3_Enemy_green_rom color_mapper:c0\|RunningR3_Enemy_green_rom:RunningR3_Enemy_green_rom " "Elaborating entity \"RunningR3_Enemy_green_rom\" for hierarchy \"color_mapper:c0\|RunningR3_Enemy_green_rom:RunningR3_Enemy_green_rom\"" {  } { { "Color_Mapper.sv" "RunningR3_Enemy_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862026 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory RunningR3_Enemy_green_rom.sv(7) " "Verilog HDL warning at RunningR3_Enemy_green_rom.sv(7): object memory used but never assigned" {  } { { "RunningR3_Enemy_green/RunningR3_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningR3_Enemy_green/RunningR3_Enemy_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383862029 "|finalproj|color_mapper:c0|RunningR3_Enemy_green_rom:RunningR3_Enemy_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningR3_Enemy_green_palette color_mapper:c0\|RunningR3_Enemy_green_palette:RunningR3_Enemy_green_palette " "Elaborating entity \"RunningR3_Enemy_green_palette\" for hierarchy \"color_mapper:c0\|RunningR3_Enemy_green_palette:RunningR3_Enemy_green_palette\"" {  } { { "Color_Mapper.sv" "RunningR3_Enemy_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningR4_Enemy_green_rom color_mapper:c0\|RunningR4_Enemy_green_rom:RunningR4_Enemy_green_rom " "Elaborating entity \"RunningR4_Enemy_green_rom\" for hierarchy \"color_mapper:c0\|RunningR4_Enemy_green_rom:RunningR4_Enemy_green_rom\"" {  } { { "Color_Mapper.sv" "RunningR4_Enemy_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862080 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory RunningR4_Enemy_green_rom.sv(7) " "Verilog HDL warning at RunningR4_Enemy_green_rom.sv(7): object memory used but never assigned" {  } { { "RunningR4_Enemy_green/RunningR4_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningR4_Enemy_green/RunningR4_Enemy_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383862083 "|finalproj|color_mapper:c0|RunningR4_Enemy_green_rom:RunningR4_Enemy_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningR4_Enemy_green_palette color_mapper:c0\|RunningR4_Enemy_green_palette:RunningR4_Enemy_green_palette " "Elaborating entity \"RunningR4_Enemy_green_palette\" for hierarchy \"color_mapper:c0\|RunningR4_Enemy_green_palette:RunningR4_Enemy_green_palette\"" {  } { { "Color_Mapper.sv" "RunningR4_Enemy_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningR5_Enemy_green_rom color_mapper:c0\|RunningR5_Enemy_green_rom:RunningR5_Enemy_green_rom " "Elaborating entity \"RunningR5_Enemy_green_rom\" for hierarchy \"color_mapper:c0\|RunningR5_Enemy_green_rom:RunningR5_Enemy_green_rom\"" {  } { { "Color_Mapper.sv" "RunningR5_Enemy_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862131 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory RunningR5_Enemy_green_rom.sv(7) " "Verilog HDL warning at RunningR5_Enemy_green_rom.sv(7): object memory used but never assigned" {  } { { "RunningR5_Enemy_green/RunningR5_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningR5_Enemy_green/RunningR5_Enemy_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383862134 "|finalproj|color_mapper:c0|RunningR5_Enemy_green_rom:RunningR5_Enemy_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningR5_Enemy_green_palette color_mapper:c0\|RunningR5_Enemy_green_palette:RunningR5_Enemy_green_palette " "Elaborating entity \"RunningR5_Enemy_green_palette\" for hierarchy \"color_mapper:c0\|RunningR5_Enemy_green_palette:RunningR5_Enemy_green_palette\"" {  } { { "Color_Mapper.sv" "RunningR5_Enemy_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningR6_Enemy_green_rom color_mapper:c0\|RunningR6_Enemy_green_rom:RunningR6_Enemy_green_rom " "Elaborating entity \"RunningR6_Enemy_green_rom\" for hierarchy \"color_mapper:c0\|RunningR6_Enemy_green_rom:RunningR6_Enemy_green_rom\"" {  } { { "Color_Mapper.sv" "RunningR6_Enemy_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862182 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory RunningR6_Enemy_green_rom.sv(7) " "Verilog HDL warning at RunningR6_Enemy_green_rom.sv(7): object memory used but never assigned" {  } { { "RunningR6_Enemy_green/RunningR6_Enemy_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningR6_Enemy_green/RunningR6_Enemy_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383862184 "|finalproj|color_mapper:c0|RunningR6_Enemy_green_rom:RunningR6_Enemy_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningR6_Enemy_green_palette color_mapper:c0\|RunningR6_Enemy_green_palette:RunningR6_Enemy_green_palette " "Elaborating entity \"RunningR6_Enemy_green_palette\" for hierarchy \"color_mapper:c0\|RunningR6_Enemy_green_palette:RunningR6_Enemy_green_palette\"" {  } { { "Color_Mapper.sv" "RunningR6_Enemy_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningL_Enemy_Shoot_green_rom color_mapper:c0\|RunningL_Enemy_Shoot_green_rom:RunningL_Enemy_Shoot_green_rom " "Elaborating entity \"RunningL_Enemy_Shoot_green_rom\" for hierarchy \"color_mapper:c0\|RunningL_Enemy_Shoot_green_rom:RunningL_Enemy_Shoot_green_rom\"" {  } { { "Color_Mapper.sv" "RunningL_Enemy_Shoot_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862236 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory RunningL_Enemy_Shoot_green_rom.sv(7) " "Verilog HDL warning at RunningL_Enemy_Shoot_green_rom.sv(7): object memory used but never assigned" {  } { { "RunningL_Enemy_Shoot_green/RunningL_Enemy_Shoot_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningL_Enemy_Shoot_green/RunningL_Enemy_Shoot_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383862240 "|finalproj|color_mapper:c0|RunningL_Enemy_Shoot_green_rom:RunningL_Enemy_Shoot_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningL_Enemy_Shoot_green_palette color_mapper:c0\|RunningL_Enemy_Shoot_green_palette:RunningL_Enemy_Shoot_green_palette " "Elaborating entity \"RunningL_Enemy_Shoot_green_palette\" for hierarchy \"color_mapper:c0\|RunningL_Enemy_Shoot_green_palette:RunningL_Enemy_Shoot_green_palette\"" {  } { { "Color_Mapper.sv" "RunningL_Enemy_Shoot_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningR_Enemy_Shoot_green_rom color_mapper:c0\|RunningR_Enemy_Shoot_green_rom:RunningR_Enemy_Shoot_green_rom " "Elaborating entity \"RunningR_Enemy_Shoot_green_rom\" for hierarchy \"color_mapper:c0\|RunningR_Enemy_Shoot_green_rom:RunningR_Enemy_Shoot_green_rom\"" {  } { { "Color_Mapper.sv" "RunningR_Enemy_Shoot_green_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862299 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory RunningR_Enemy_Shoot_green_rom.sv(7) " "Verilog HDL warning at RunningR_Enemy_Shoot_green_rom.sv(7): object memory used but never assigned" {  } { { "RunningR_Enemy_Shoot_green/RunningR_Enemy_Shoot_green_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/RunningR_Enemy_Shoot_green/RunningR_Enemy_Shoot_green_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383862304 "|finalproj|color_mapper:c0|RunningR_Enemy_Shoot_green_rom:RunningR_Enemy_Shoot_green_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RunningR_Enemy_Shoot_green_palette color_mapper:c0\|RunningR_Enemy_Shoot_green_palette:RunningR_Enemy_Shoot_green_palette " "Elaborating entity \"RunningR_Enemy_Shoot_green_palette\" for hierarchy \"color_mapper:c0\|RunningR_Enemy_Shoot_green_palette:RunningR_Enemy_Shoot_green_palette\"" {  } { { "Color_Mapper.sv" "RunningR_Enemy_Shoot_green_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contra_Game_Over_100_rom color_mapper:c0\|Contra_Game_Over_100_rom:Contra_Game_Over_100_rom " "Elaborating entity \"Contra_Game_Over_100_rom\" for hierarchy \"color_mapper:c0\|Contra_Game_Over_100_rom:Contra_Game_Over_100_rom\"" {  } { { "Color_Mapper.sv" "Contra_Game_Over_100_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862362 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory Contra_Game_Over_100_rom.sv(7) " "Verilog HDL warning at Contra_Game_Over_100_rom.sv(7): object memory used but never assigned" {  } { { "Contra_Game_Over_100/Contra_Game_Over_100_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Contra_Game_Over_100/Contra_Game_Over_100_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383862367 "|finalproj|color_mapper:c0|Contra_Game_Over_100_rom:Contra_Game_Over_100_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contra_Game_Over_100_palette color_mapper:c0\|Contra_Game_Over_100_palette:Contra_Game_Over_100_palette " "Elaborating entity \"Contra_Game_Over_100_palette\" for hierarchy \"color_mapper:c0\|Contra_Game_Over_100_palette:Contra_Game_Over_100_palette\"" {  } { { "Color_Mapper.sv" "Contra_Game_Over_100_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Score_rom color_mapper:c0\|Score_rom:Score_rom " "Elaborating entity \"Score_rom\" for hierarchy \"color_mapper:c0\|Score_rom:Score_rom\"" {  } { { "Color_Mapper.sv" "Score_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862427 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory Score_rom.sv(7) " "Verilog HDL warning at Score_rom.sv(7): object memory used but never assigned" {  } { { "Score/Score_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Score/Score_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383862432 "|finalproj|color_mapper:c0|Score_rom:Score_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Score_palette color_mapper:c0\|Score_palette:Score_palette " "Elaborating entity \"Score_palette\" for hierarchy \"color_mapper:c0\|Score_palette:Score_palette\"" {  } { { "Color_Mapper.sv" "Score_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "New_Zero_rom color_mapper:c0\|New_Zero_rom:New_Zero_rom " "Elaborating entity \"New_Zero_rom\" for hierarchy \"color_mapper:c0\|New_Zero_rom:New_Zero_rom\"" {  } { { "Color_Mapper.sv" "New_Zero_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862481 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory New_Zero_rom.sv(7) " "Verilog HDL warning at New_Zero_rom.sv(7): object memory used but never assigned" {  } { { "New_Zero/New_Zero_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Zero/New_Zero_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383862483 "|finalproj|color_mapper:c0|New_Zero_rom:New_Zero_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "New_Zero_palette color_mapper:c0\|New_Zero_palette:New_Zero_palette " "Elaborating entity \"New_Zero_palette\" for hierarchy \"color_mapper:c0\|New_Zero_palette:New_Zero_palette\"" {  } { { "Color_Mapper.sv" "New_Zero_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "New_One_rom color_mapper:c0\|New_One_rom:New_One_rom " "Elaborating entity \"New_One_rom\" for hierarchy \"color_mapper:c0\|New_One_rom:New_One_rom\"" {  } { { "Color_Mapper.sv" "New_One_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862523 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory New_One_rom.sv(7) " "Verilog HDL warning at New_One_rom.sv(7): object memory used but never assigned" {  } { { "New_One/New_One_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_One/New_One_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383862524 "|finalproj|color_mapper:c0|New_One_rom:New_One_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "New_One_palette color_mapper:c0\|New_One_palette:New_One_palette " "Elaborating entity \"New_One_palette\" for hierarchy \"color_mapper:c0\|New_One_palette:New_One_palette\"" {  } { { "Color_Mapper.sv" "New_One_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "New_Two_rom color_mapper:c0\|New_Two_rom:New_Two_rom " "Elaborating entity \"New_Two_rom\" for hierarchy \"color_mapper:c0\|New_Two_rom:New_Two_rom\"" {  } { { "Color_Mapper.sv" "New_Two_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862563 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory New_Two_rom.sv(7) " "Verilog HDL warning at New_Two_rom.sv(7): object memory used but never assigned" {  } { { "New_Two/New_Two_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Two/New_Two_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383862564 "|finalproj|color_mapper:c0|New_Two_rom:New_Two_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "New_Two_palette color_mapper:c0\|New_Two_palette:New_Two_palette " "Elaborating entity \"New_Two_palette\" for hierarchy \"color_mapper:c0\|New_Two_palette:New_Two_palette\"" {  } { { "Color_Mapper.sv" "New_Two_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "New_Three_rom color_mapper:c0\|New_Three_rom:New_Three_rom " "Elaborating entity \"New_Three_rom\" for hierarchy \"color_mapper:c0\|New_Three_rom:New_Three_rom\"" {  } { { "Color_Mapper.sv" "New_Three_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862598 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory New_Three_rom.sv(7) " "Verilog HDL warning at New_Three_rom.sv(7): object memory used but never assigned" {  } { { "New_Three/New_Three_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Three/New_Three_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383862598 "|finalproj|color_mapper:c0|New_Three_rom:New_Three_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "New_Three_palette color_mapper:c0\|New_Three_palette:New_Three_palette " "Elaborating entity \"New_Three_palette\" for hierarchy \"color_mapper:c0\|New_Three_palette:New_Three_palette\"" {  } { { "Color_Mapper.sv" "New_Three_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "New_Four_rom color_mapper:c0\|New_Four_rom:New_Four_rom " "Elaborating entity \"New_Four_rom\" for hierarchy \"color_mapper:c0\|New_Four_rom:New_Four_rom\"" {  } { { "Color_Mapper.sv" "New_Four_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862631 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory New_Four_rom.sv(7) " "Verilog HDL warning at New_Four_rom.sv(7): object memory used but never assigned" {  } { { "New_Four/New_Four_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Four/New_Four_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383862632 "|finalproj|color_mapper:c0|New_Four_rom:New_Four_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "New_Four_palette color_mapper:c0\|New_Four_palette:New_Four_palette " "Elaborating entity \"New_Four_palette\" for hierarchy \"color_mapper:c0\|New_Four_palette:New_Four_palette\"" {  } { { "Color_Mapper.sv" "New_Four_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "New_Five_rom color_mapper:c0\|New_Five_rom:New_Five_rom " "Elaborating entity \"New_Five_rom\" for hierarchy \"color_mapper:c0\|New_Five_rom:New_Five_rom\"" {  } { { "Color_Mapper.sv" "New_Five_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862666 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory New_Five_rom.sv(7) " "Verilog HDL warning at New_Five_rom.sv(7): object memory used but never assigned" {  } { { "New_Five/New_Five_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Five/New_Five_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383862667 "|finalproj|color_mapper:c0|New_Five_rom:New_Five_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "New_Five_palette color_mapper:c0\|New_Five_palette:New_Five_palette " "Elaborating entity \"New_Five_palette\" for hierarchy \"color_mapper:c0\|New_Five_palette:New_Five_palette\"" {  } { { "Color_Mapper.sv" "New_Five_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "New_Six_rom color_mapper:c0\|New_Six_rom:New_Six_rom " "Elaborating entity \"New_Six_rom\" for hierarchy \"color_mapper:c0\|New_Six_rom:New_Six_rom\"" {  } { { "Color_Mapper.sv" "New_Six_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862699 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory New_Six_rom.sv(7) " "Verilog HDL warning at New_Six_rom.sv(7): object memory used but never assigned" {  } { { "New_Six/New_Six_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Six/New_Six_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383862700 "|finalproj|color_mapper:c0|New_Six_rom:New_Six_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "New_Six_palette color_mapper:c0\|New_Six_palette:New_Six_palette " "Elaborating entity \"New_Six_palette\" for hierarchy \"color_mapper:c0\|New_Six_palette:New_Six_palette\"" {  } { { "Color_Mapper.sv" "New_Six_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "New_Seven_rom color_mapper:c0\|New_Seven_rom:New_Seven_rom " "Elaborating entity \"New_Seven_rom\" for hierarchy \"color_mapper:c0\|New_Seven_rom:New_Seven_rom\"" {  } { { "Color_Mapper.sv" "New_Seven_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862734 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory New_Seven_rom.sv(7) " "Verilog HDL warning at New_Seven_rom.sv(7): object memory used but never assigned" {  } { { "New_Seven/New_Seven_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Seven/New_Seven_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383862735 "|finalproj|color_mapper:c0|New_Seven_rom:New_Seven_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "New_Seven_palette color_mapper:c0\|New_Seven_palette:New_Seven_palette " "Elaborating entity \"New_Seven_palette\" for hierarchy \"color_mapper:c0\|New_Seven_palette:New_Seven_palette\"" {  } { { "Color_Mapper.sv" "New_Seven_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "New_Eight_rom color_mapper:c0\|New_Eight_rom:New_Eight_rom " "Elaborating entity \"New_Eight_rom\" for hierarchy \"color_mapper:c0\|New_Eight_rom:New_Eight_rom\"" {  } { { "Color_Mapper.sv" "New_Eight_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862769 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory New_Eight_rom.sv(7) " "Verilog HDL warning at New_Eight_rom.sv(7): object memory used but never assigned" {  } { { "New_Eight/New_Eight_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Eight/New_Eight_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383862770 "|finalproj|color_mapper:c0|New_Eight_rom:New_Eight_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "New_Eight_palette color_mapper:c0\|New_Eight_palette:New_Eight_palette " "Elaborating entity \"New_Eight_palette\" for hierarchy \"color_mapper:c0\|New_Eight_palette:New_Eight_palette\"" {  } { { "Color_Mapper.sv" "New_Eight_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "New_Nine_rom color_mapper:c0\|New_Nine_rom:New_Nine_rom " "Elaborating entity \"New_Nine_rom\" for hierarchy \"color_mapper:c0\|New_Nine_rom:New_Nine_rom\"" {  } { { "Color_Mapper.sv" "New_Nine_rom" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862802 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory New_Nine_rom.sv(7) " "Verilog HDL warning at New_Nine_rom.sv(7): object memory used but never assigned" {  } { { "New_Nine/New_Nine_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Nine/New_Nine_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1670383862803 "|finalproj|color_mapper:c0|New_Nine_rom:New_Nine_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "New_Nine_palette color_mapper:c0\|New_Nine_palette:New_Nine_palette " "Elaborating entity \"New_Nine_palette\" for hierarchy \"color_mapper:c0\|New_Nine_palette:New_Nine_palette\"" {  } { { "Color_Mapper.sv" "New_Nine_palette" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player player:p0 " "Elaborating entity \"player\" for hierarchy \"player:p0\"" {  } { { "finalproj.sv" "p0" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862856 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p_S player.sv(40) " "Verilog HDL or VHDL warning at player.sv(40): object \"p_S\" assigned a value but never read" {  } { { "player.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/player.sv" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670383862857 "|finalproj|player:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 player.sv(77) " "Verilog HDL assignment warning at player.sv(77): truncated value with size 32 to match size of target (3)" {  } { { "player.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/player.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383862858 "|finalproj|player:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 player.sv(99) " "Verilog HDL assignment warning at player.sv(99): truncated value with size 32 to match size of target (12)" {  } { { "player.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/player.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383862858 "|finalproj|player:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 player.sv(108) " "Verilog HDL assignment warning at player.sv(108): truncated value with size 32 to match size of target (10)" {  } { { "player.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/player.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383862859 "|finalproj|player:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 player.sv(140) " "Verilog HDL assignment warning at player.sv(140): truncated value with size 32 to match size of target (3)" {  } { { "player.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/player.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383862860 "|finalproj|player:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_animation player:p0\|player_animation:pa0 " "Elaborating entity \"player_animation\" for hierarchy \"player:p0\|player_animation:pa0\"" {  } { { "player.sv" "pa0" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/player.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862923 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "player_animation.sv(50) " "Verilog HDL Case Statement information at player_animation.sv(50): all case item expressions in this case statement are onehot" {  } { { "player_animation.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/player_animation.sv" 50 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1670383862926 "|finalproj|player:p0|player_animation:pa0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "player_animation.sv(82) " "Verilog HDL Case Statement information at player_animation.sv(82): all case item expressions in this case statement are onehot" {  } { { "player_animation.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/player_animation.sv" 82 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1670383862927 "|finalproj|player:p0|player_animation:pa0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy enemy:e0 " "Elaborating entity \"enemy\" for hierarchy \"enemy:e0\"" {  } { { "finalproj.sv" "e0" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383862979 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enemyW enemy.sv(67) " "Verilog HDL Always Construct warning at enemy.sv(67): inferring latch(es) for variable \"enemyW\", which holds its previous value in one or more paths through the always construct" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670383862985 "|finalproj|enemy:e0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enemyH enemy.sv(67) " "Verilog HDL Always Construct warning at enemy.sv(67): inferring latch(es) for variable \"enemyH\", which holds its previous value in one or more paths through the always construct" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670383862985 "|finalproj|enemy:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 enemy.sv(164) " "Verilog HDL assignment warning at enemy.sv(164): truncated value with size 32 to match size of target (13)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383862989 "|finalproj|enemy:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 enemy.sv(169) " "Verilog HDL assignment warning at enemy.sv(169): truncated value with size 32 to match size of target (10)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383862990 "|finalproj|enemy:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 enemy.sv(170) " "Verilog HDL assignment warning at enemy.sv(170): truncated value with size 32 to match size of target (10)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383862990 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[0\] enemy.sv(67) " "Inferred latch for \"enemyH\[0\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863005 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[1\] enemy.sv(67) " "Inferred latch for \"enemyH\[1\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863005 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[2\] enemy.sv(67) " "Inferred latch for \"enemyH\[2\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863006 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[3\] enemy.sv(67) " "Inferred latch for \"enemyH\[3\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863006 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[4\] enemy.sv(67) " "Inferred latch for \"enemyH\[4\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863006 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[5\] enemy.sv(67) " "Inferred latch for \"enemyH\[5\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863006 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[6\] enemy.sv(67) " "Inferred latch for \"enemyH\[6\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863006 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[7\] enemy.sv(67) " "Inferred latch for \"enemyH\[7\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863006 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[8\] enemy.sv(67) " "Inferred latch for \"enemyH\[8\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863007 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[9\] enemy.sv(67) " "Inferred latch for \"enemyH\[9\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863007 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[10\] enemy.sv(67) " "Inferred latch for \"enemyH\[10\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863007 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[11\] enemy.sv(67) " "Inferred latch for \"enemyH\[11\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863007 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[12\] enemy.sv(67) " "Inferred latch for \"enemyH\[12\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863007 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[13\] enemy.sv(67) " "Inferred latch for \"enemyH\[13\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863007 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[14\] enemy.sv(67) " "Inferred latch for \"enemyH\[14\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863007 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[15\] enemy.sv(67) " "Inferred latch for \"enemyH\[15\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863008 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[16\] enemy.sv(67) " "Inferred latch for \"enemyH\[16\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863008 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[17\] enemy.sv(67) " "Inferred latch for \"enemyH\[17\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863008 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[18\] enemy.sv(67) " "Inferred latch for \"enemyH\[18\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863008 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[19\] enemy.sv(67) " "Inferred latch for \"enemyH\[19\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863008 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[20\] enemy.sv(67) " "Inferred latch for \"enemyH\[20\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863008 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[21\] enemy.sv(67) " "Inferred latch for \"enemyH\[21\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863008 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[22\] enemy.sv(67) " "Inferred latch for \"enemyH\[22\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863009 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[23\] enemy.sv(67) " "Inferred latch for \"enemyH\[23\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863009 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[24\] enemy.sv(67) " "Inferred latch for \"enemyH\[24\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863009 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[25\] enemy.sv(67) " "Inferred latch for \"enemyH\[25\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863009 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[26\] enemy.sv(67) " "Inferred latch for \"enemyH\[26\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863009 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[27\] enemy.sv(67) " "Inferred latch for \"enemyH\[27\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863009 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[28\] enemy.sv(67) " "Inferred latch for \"enemyH\[28\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863009 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[29\] enemy.sv(67) " "Inferred latch for \"enemyH\[29\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863010 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[30\] enemy.sv(67) " "Inferred latch for \"enemyH\[30\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863010 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyH\[31\] enemy.sv(67) " "Inferred latch for \"enemyH\[31\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863010 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[0\] enemy.sv(67) " "Inferred latch for \"enemyW\[0\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863010 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[1\] enemy.sv(67) " "Inferred latch for \"enemyW\[1\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863010 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[2\] enemy.sv(67) " "Inferred latch for \"enemyW\[2\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863010 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[3\] enemy.sv(67) " "Inferred latch for \"enemyW\[3\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863011 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[4\] enemy.sv(67) " "Inferred latch for \"enemyW\[4\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863011 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[5\] enemy.sv(67) " "Inferred latch for \"enemyW\[5\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863011 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[6\] enemy.sv(67) " "Inferred latch for \"enemyW\[6\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863011 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[7\] enemy.sv(67) " "Inferred latch for \"enemyW\[7\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863011 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[8\] enemy.sv(67) " "Inferred latch for \"enemyW\[8\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863011 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[9\] enemy.sv(67) " "Inferred latch for \"enemyW\[9\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863011 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[10\] enemy.sv(67) " "Inferred latch for \"enemyW\[10\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863012 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[11\] enemy.sv(67) " "Inferred latch for \"enemyW\[11\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863012 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[12\] enemy.sv(67) " "Inferred latch for \"enemyW\[12\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863012 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[13\] enemy.sv(67) " "Inferred latch for \"enemyW\[13\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863012 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[14\] enemy.sv(67) " "Inferred latch for \"enemyW\[14\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863012 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[15\] enemy.sv(67) " "Inferred latch for \"enemyW\[15\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863012 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[16\] enemy.sv(67) " "Inferred latch for \"enemyW\[16\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863012 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[17\] enemy.sv(67) " "Inferred latch for \"enemyW\[17\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863012 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[18\] enemy.sv(67) " "Inferred latch for \"enemyW\[18\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863012 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[19\] enemy.sv(67) " "Inferred latch for \"enemyW\[19\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863013 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[20\] enemy.sv(67) " "Inferred latch for \"enemyW\[20\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863013 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[21\] enemy.sv(67) " "Inferred latch for \"enemyW\[21\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863013 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[22\] enemy.sv(67) " "Inferred latch for \"enemyW\[22\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863013 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[23\] enemy.sv(67) " "Inferred latch for \"enemyW\[23\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863013 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[24\] enemy.sv(67) " "Inferred latch for \"enemyW\[24\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863013 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[25\] enemy.sv(67) " "Inferred latch for \"enemyW\[25\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863013 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[26\] enemy.sv(67) " "Inferred latch for \"enemyW\[26\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863013 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[27\] enemy.sv(67) " "Inferred latch for \"enemyW\[27\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863013 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[28\] enemy.sv(67) " "Inferred latch for \"enemyW\[28\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863013 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[29\] enemy.sv(67) " "Inferred latch for \"enemyW\[29\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863013 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[30\] enemy.sv(67) " "Inferred latch for \"enemyW\[30\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863013 "|finalproj|enemy:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyW\[31\] enemy.sv(67) " "Inferred latch for \"enemyW\[31\]\" at enemy.sv(67)" {  } { { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863014 "|finalproj|enemy:e0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball enemy:e0\|ball:b0 " "Elaborating entity \"ball\" for hierarchy \"enemy:e0\|ball:b0\"" {  } { { "enemy.sv" "b0" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383863097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(31) " "Verilog HDL assignment warning at ball.sv(31): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383863098 "|finalproj|enemy:e0|ball:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(56) " "Verilog HDL assignment warning at ball.sv(56): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383863099 "|finalproj|enemy:e0|ball:b0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy_run enemy_run:er0 " "Elaborating entity \"enemy_run\" for hierarchy \"enemy_run:er0\"" {  } { { "finalproj.sv" "er0" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383863147 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d enemy_run.sv(57) " "Verilog HDL or VHDL warning at enemy_run.sv(57): object \"d\" assigned a value but never read" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670383863149 "|finalproj|enemy_run:er0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enemyRW enemy_run.sv(75) " "Verilog HDL Always Construct warning at enemy_run.sv(75): inferring latch(es) for variable \"enemyRW\", which holds its previous value in one or more paths through the always construct" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670383863157 "|finalproj|enemy_run:er0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enemyRH enemy_run.sv(75) " "Verilog HDL Always Construct warning at enemy_run.sv(75): inferring latch(es) for variable \"enemyRH\", which holds its previous value in one or more paths through the always construct" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670383863157 "|finalproj|enemy_run:er0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "move enemy_run.sv(75) " "Verilog HDL Always Construct warning at enemy_run.sv(75): inferring latch(es) for variable \"move\", which holds its previous value in one or more paths through the always construct" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670383863158 "|finalproj|enemy_run:er0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 enemy_run.sv(212) " "Verilog HDL assignment warning at enemy_run.sv(212): truncated value with size 32 to match size of target (13)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383863161 "|finalproj|enemy_run:er0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 enemy_run.sv(217) " "Verilog HDL assignment warning at enemy_run.sv(217): truncated value with size 32 to match size of target (10)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383863161 "|finalproj|enemy_run:er0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 enemy_run.sv(218) " "Verilog HDL assignment warning at enemy_run.sv(218): truncated value with size 32 to match size of target (10)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383863161 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move\[0\] enemy_run.sv(75) " "Inferred latch for \"move\[0\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863172 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[0\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[0\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863176 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[1\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[1\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863176 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[2\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[2\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863176 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[3\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[3\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863176 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[4\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[4\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863176 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[5\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[5\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863176 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[6\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[6\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863176 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[7\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[7\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863176 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[8\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[8\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863176 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[9\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[9\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863177 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[10\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[10\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863177 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[11\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[11\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863177 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[12\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[12\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863177 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[13\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[13\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863177 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[14\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[14\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863177 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[15\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[15\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863177 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[16\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[16\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863177 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[17\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[17\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863177 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[18\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[18\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863177 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[19\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[19\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863177 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[20\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[20\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863177 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[21\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[21\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863178 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[22\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[22\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863178 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[23\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[23\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863178 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[24\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[24\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863178 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[25\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[25\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863178 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[26\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[26\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863178 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[27\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[27\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863178 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[28\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[28\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863178 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[29\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[29\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863178 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[30\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[30\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863178 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRH\[31\] enemy_run.sv(75) " "Inferred latch for \"enemyRH\[31\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863178 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[0\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[0\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863178 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[1\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[1\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863179 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[2\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[2\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863179 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[3\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[3\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863179 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[4\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[4\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863179 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[5\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[5\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863179 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[6\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[6\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863179 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[7\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[7\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863179 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[8\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[8\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863179 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[9\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[9\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863179 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[10\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[10\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863179 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[11\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[11\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863179 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[12\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[12\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863179 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[13\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[13\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863180 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[14\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[14\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863180 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[15\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[15\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863180 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[16\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[16\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863180 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[17\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[17\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863180 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[18\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[18\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863180 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[19\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[19\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863180 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[20\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[20\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863180 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[21\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[21\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863180 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[22\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[22\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863180 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[23\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[23\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863181 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[24\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[24\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863181 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[25\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[25\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863181 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[26\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[26\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863181 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[27\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[27\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863181 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[28\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[28\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863181 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[29\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[29\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863181 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[30\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[30\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863182 "|finalproj|enemy_run:er0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enemyRW\[31\] enemy_run.sv(75) " "Inferred latch for \"enemyRW\[31\]\" at enemy_run.sv(75)" {  } { { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863182 "|finalproj|enemy_run:er0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy_run_animation enemy_run:er0\|enemy_run_animation:era0 " "Elaborating entity \"enemy_run_animation\" for hierarchy \"enemy_run:er0\|enemy_run_animation:era0\"" {  } { { "enemy_run.sv" "era0" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383863266 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "enemy_run_animation.sv(46) " "Verilog HDL Case Statement information at enemy_run_animation.sv(46): all case item expressions in this case statement are onehot" {  } { { "enemy_run_animation.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run_animation.sv" 46 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1670383863270 "|finalproj|enemy_run:er0|enemy_run_animation:era0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "enemy_run_animation.sv(62) " "Verilog HDL Case Statement information at enemy_run_animation.sv(62): all case item expressions in this case statement are onehot" {  } { { "enemy_run_animation.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run_animation.sv" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1670383863270 "|finalproj|enemy_run:er0|enemy_run_animation:era0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_bullets player_bullets:f0 " "Elaborating entity \"player_bullets\" for hierarchy \"player_bullets:f0\"" {  } { { "finalproj.sv" "f0" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383863316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_control game_control:g0 " "Elaborating entity \"game_control\" for hierarchy \"game_control:g0\"" {  } { { "finalproj.sv" "g0" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383863494 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game_control.sv(27) " "Verilog HDL assignment warning at game_control.sv(27): truncated value with size 32 to match size of target (8)" {  } { { "game_control.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/game_control.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670383863495 "|finalproj|game_control:g0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "score game_control.sv(18) " "Verilog HDL Always Construct warning at game_control.sv(18): inferring latch(es) for variable \"score\", which holds its previous value in one or more paths through the always construct" {  } { { "game_control.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/game_control.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670383863497 "|finalproj|game_control:g0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[0\] game_control.sv(18) " "Inferred latch for \"score\[0\]\" at game_control.sv(18)" {  } { { "game_control.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/game_control.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383863499 "|finalproj|game_control:g0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_q_sky\[3\] " "Net \"color_mapper:c0\|rom_q_sky\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_q_sky\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_q_sky\[2\] " "Net \"color_mapper:c0\|rom_q_sky\[2\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_q_sky\[2\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_q_sky\[1\] " "Net \"color_mapper:c0\|rom_q_sky\[1\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_q_sky\[1\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_q_grass\[3\] " "Net \"color_mapper:c0\|rom_q_grass\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_q_grass\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_q_water\[3\] " "Net \"color_mapper:c0\|rom_q_water\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_q_water\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_q_water\[2\] " "Net \"color_mapper:c0\|rom_q_water\[2\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_q_water\[2\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_q_wood\[3\] " "Net \"color_mapper:c0\|rom_q_wood\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_q_wood\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_q_wood\[2\] " "Net \"color_mapper:c0\|rom_q_wood\[2\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_q_wood\[2\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_q_wood\[1\] " "Net \"color_mapper:c0\|rom_q_wood\[1\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_q_wood\[1\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_q_leaf\[3\] " "Net \"color_mapper:c0\|rom_q_leaf\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_q_leaf\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_q_leaf\[2\] " "Net \"color_mapper:c0\|rom_q_leaf\[2\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_q_leaf\[2\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_start\[4\] " "Net \"color_mapper:c0\|rom_start\[4\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_start\[4\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 54 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_cheng\[4\] " "Net \"color_mapper:c0\|rom_cheng\[4\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_cheng\[4\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 57 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_life\[2\] " "Net \"color_mapper:c0\|rom_life\[2\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_life\[2\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 171 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_waitL\[3\] " "Net \"color_mapper:c0\|rom_waitL\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_waitL\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 205 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_waitR\[3\] " "Net \"color_mapper:c0\|rom_waitR\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_waitR\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 205 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_L1\[3\] " "Net \"color_mapper:c0\|rom_L1\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_L1\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 206 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_L2\[3\] " "Net \"color_mapper:c0\|rom_L2\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_L2\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 206 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_L3\[3\] " "Net \"color_mapper:c0\|rom_L3\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_L3\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 206 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_L4\[3\] " "Net \"color_mapper:c0\|rom_L4\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_L4\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 206 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_L5\[3\] " "Net \"color_mapper:c0\|rom_L5\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_L5\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 206 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_R1\[3\] " "Net \"color_mapper:c0\|rom_R1\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_R1\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 207 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_R2\[3\] " "Net \"color_mapper:c0\|rom_R2\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_R2\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 207 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_R3\[3\] " "Net \"color_mapper:c0\|rom_R3\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_R3\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 207 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_R4\[3\] " "Net \"color_mapper:c0\|rom_R4\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_R4\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 207 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_R5\[3\] " "Net \"color_mapper:c0\|rom_R5\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_R5\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 207 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_1L\[3\] " "Net \"color_mapper:c0\|rom_1L\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_1L\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 393 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_1R\[3\] " "Net \"color_mapper:c0\|rom_1R\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_1R\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 393 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_R1L\[3\] " "Net \"color_mapper:c0\|rom_R1L\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_R1L\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 438 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_R2L\[3\] " "Net \"color_mapper:c0\|rom_R2L\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_R2L\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 438 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_R3L\[3\] " "Net \"color_mapper:c0\|rom_R3L\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_R3L\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 438 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_R4L\[3\] " "Net \"color_mapper:c0\|rom_R4L\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_R4L\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 438 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_R5L\[3\] " "Net \"color_mapper:c0\|rom_R5L\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_R5L\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 438 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_R6L\[3\] " "Net \"color_mapper:c0\|rom_R6L\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_R6L\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 438 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_R1R\[3\] " "Net \"color_mapper:c0\|rom_R1R\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_R1R\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 439 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_R2R\[3\] " "Net \"color_mapper:c0\|rom_R2R\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_R2R\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 439 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_R3R\[3\] " "Net \"color_mapper:c0\|rom_R3R\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_R3R\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 439 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_R4R\[3\] " "Net \"color_mapper:c0\|rom_R4R\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_R4R\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 439 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_R5R\[3\] " "Net \"color_mapper:c0\|rom_R5R\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_R5R\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 439 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_R6R\[3\] " "Net \"color_mapper:c0\|rom_R6R\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_R6R\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 439 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_SL\[3\] " "Net \"color_mapper:c0\|rom_SL\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_SL\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 440 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_SR\[3\] " "Net \"color_mapper:c0\|rom_SR\[3\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_SR\[3\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 440 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_over\[1\] " "Net \"color_mapper:c0\|rom_over\[1\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_over\[1\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 655 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_score\[1\] " "Net \"color_mapper:c0\|rom_score\[1\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_score\[1\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 678 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_0\[1\] " "Net \"color_mapper:c0\|rom_0\[1\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_0\[1\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 704 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_1\[1\] " "Net \"color_mapper:c0\|rom_1\[1\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_1\[1\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 704 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_2\[1\] " "Net \"color_mapper:c0\|rom_2\[1\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_2\[1\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 704 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_3\[1\] " "Net \"color_mapper:c0\|rom_3\[1\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_3\[1\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 704 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_4\[1\] " "Net \"color_mapper:c0\|rom_4\[1\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_4\[1\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 704 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_5\[1\] " "Net \"color_mapper:c0\|rom_5\[1\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_5\[1\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 704 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_6\[1\] " "Net \"color_mapper:c0\|rom_6\[1\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_6\[1\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 704 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_7\[1\] " "Net \"color_mapper:c0\|rom_7\[1\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_7\[1\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 704 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_8\[1\] " "Net \"color_mapper:c0\|rom_8\[1\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_8\[1\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 704 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c0\|rom_9\[1\] " "Net \"color_mapper:c0\|rom_9\[1\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "rom_9\[1\]" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 704 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670383865632 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1670383865632 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670383867083 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.06.21:31:14 Progress: Loading sld40590b26/alt_sld_fab_wrapper_hw.tcl " "2022.12.06.21:31:14 Progress: Loading sld40590b26/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383874477 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383878921 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383879204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383883839 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383883956 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383884080 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383884227 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383884236 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383884238 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670383884963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld40590b26/alt_sld_fab.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/ip/sld40590b26/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383885244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383885244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383885360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383885360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383885394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383885394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383885480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383885480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383885589 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383885589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383885589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383885689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383885689 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "12 " "Found 12 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:c0\|New_Nine_rom:New_Nine_rom\|memory " "RAM logic \"color_mapper:c0\|New_Nine_rom:New_Nine_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "New_Nine/New_Nine_rom.sv" "memory" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Nine/New_Nine_rom.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670383893881 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:c0\|New_Eight_rom:New_Eight_rom\|memory " "RAM logic \"color_mapper:c0\|New_Eight_rom:New_Eight_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "New_Eight/New_Eight_rom.sv" "memory" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Eight/New_Eight_rom.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670383893881 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:c0\|New_Seven_rom:New_Seven_rom\|memory " "RAM logic \"color_mapper:c0\|New_Seven_rom:New_Seven_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "New_Seven/New_Seven_rom.sv" "memory" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Seven/New_Seven_rom.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670383893881 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:c0\|New_Six_rom:New_Six_rom\|memory " "RAM logic \"color_mapper:c0\|New_Six_rom:New_Six_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "New_Six/New_Six_rom.sv" "memory" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Six/New_Six_rom.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670383893881 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:c0\|New_Five_rom:New_Five_rom\|memory " "RAM logic \"color_mapper:c0\|New_Five_rom:New_Five_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "New_Five/New_Five_rom.sv" "memory" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Five/New_Five_rom.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670383893881 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:c0\|New_Four_rom:New_Four_rom\|memory " "RAM logic \"color_mapper:c0\|New_Four_rom:New_Four_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "New_Four/New_Four_rom.sv" "memory" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Four/New_Four_rom.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670383893881 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:c0\|New_Three_rom:New_Three_rom\|memory " "RAM logic \"color_mapper:c0\|New_Three_rom:New_Three_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "New_Three/New_Three_rom.sv" "memory" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Three/New_Three_rom.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670383893881 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:c0\|New_Two_rom:New_Two_rom\|memory " "RAM logic \"color_mapper:c0\|New_Two_rom:New_Two_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "New_Two/New_Two_rom.sv" "memory" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Two/New_Two_rom.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670383893881 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:c0\|New_One_rom:New_One_rom\|memory " "RAM logic \"color_mapper:c0\|New_One_rom:New_One_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "New_One/New_One_rom.sv" "memory" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_One/New_One_rom.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670383893881 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:c0\|New_Zero_rom:New_Zero_rom\|memory " "RAM logic \"color_mapper:c0\|New_Zero_rom:New_Zero_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "New_Zero/New_Zero_rom.sv" "memory" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Zero/New_Zero_rom.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670383893881 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:c0\|Life_Sprite_rom:Life_Sprite_rom\|memory " "RAM logic \"color_mapper:c0\|Life_Sprite_rom:Life_Sprite_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "Life_Sprite/Life_Sprite_rom.sv" "memory" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Life_Sprite/Life_Sprite_rom.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670383893881 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"finalproj_soc:u0\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "finalproj_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670383893881 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1670383893881 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 196 C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Nine/New_Nine.mif " "Memory depth (256) in the design file differs from memory depth (196) in the Memory Initialization File \"C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Nine/New_Nine.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1670383893890 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 196 C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Eight/New_Eight.mif " "Memory depth (256) in the design file differs from memory depth (196) in the Memory Initialization File \"C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Eight/New_Eight.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1670383893891 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 196 C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Seven/New_Seven.mif " "Memory depth (256) in the design file differs from memory depth (196) in the Memory Initialization File \"C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Seven/New_Seven.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1670383893892 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 196 C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Six/New_Six.mif " "Memory depth (256) in the design file differs from memory depth (196) in the Memory Initialization File \"C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Six/New_Six.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1670383893894 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 196 C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Five/New_Five.mif " "Memory depth (256) in the design file differs from memory depth (196) in the Memory Initialization File \"C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Five/New_Five.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1670383893895 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 196 C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Four/New_Four.mif " "Memory depth (256) in the design file differs from memory depth (196) in the Memory Initialization File \"C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Four/New_Four.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1670383893897 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 196 C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Three/New_Three.mif " "Memory depth (256) in the design file differs from memory depth (196) in the Memory Initialization File \"C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Three/New_Three.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1670383893898 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 196 C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Two/New_Two.mif " "Memory depth (256) in the design file differs from memory depth (196) in the Memory Initialization File \"C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Two/New_Two.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1670383893899 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 196 C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_One/New_One.mif " "Memory depth (256) in the design file differs from memory depth (196) in the Memory Initialization File \"C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_One/New_One.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1670383893901 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 196 C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Zero/New_Zero.mif " "Memory depth (256) in the design file differs from memory depth (196) in the Memory Initialization File \"C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/New_Zero/New_Zero.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1670383893902 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Life_Sprite/Life_Sprite.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Life_Sprite/Life_Sprite.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1670383893903 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "38 " "Inferred 38 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|StartScreen1_rom:StartScreen1_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|StartScreen1_rom:StartScreen1_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 19200 " "Parameter NUMWORDS_A set to 19200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./StartScreen1/StartScreen1.mif " "Parameter INIT_FILE set to ./StartScreen1/StartScreen1.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|Contra_Sky_Tile_96_rom:Contra_Sky_Tile_96_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|Contra_Sky_Tile_96_rom:Contra_Sky_Tile_96_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9216 " "Parameter NUMWORDS_A set to 9216" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./Contra_Sky_Tile_96/Contra_Sky_Tile_96.mif " "Parameter INIT_FILE set to ./Contra_Sky_Tile_96/Contra_Sky_Tile_96.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|Contra_Water_New_Tile_96_rom:Contra_Water_New_Tile_96_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|Contra_Water_New_Tile_96_rom:Contra_Water_New_Tile_96_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9216 " "Parameter NUMWORDS_A set to 9216" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./Contra_Water_New_Tile_96/Contra_Water_New_Tile_96.mif " "Parameter INIT_FILE set to ./Contra_Water_New_Tile_96/Contra_Water_New_Tile_96.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|Contra_New_Rock_Tile_96_rom:Contra_New_Rock_Tile_96_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|Contra_New_Rock_Tile_96_rom:Contra_New_Rock_Tile_96_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9216 " "Parameter NUMWORDS_A set to 9216" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./Contra_New_Rock_Tile_96/Contra_New_Rock_Tile_96.mif " "Parameter INIT_FILE set to ./Contra_New_Rock_Tile_96/Contra_New_Rock_Tile_96.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|Contra_Tree_Group_Tile_96_rom:Contra_Tree_Group_Tile_96_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|Contra_Tree_Group_Tile_96_rom:Contra_Tree_Group_Tile_96_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9216 " "Parameter NUMWORDS_A set to 9216" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./Contra_Tree_Group_Tile_96/Contra_Tree_Group_Tile_96.mif " "Parameter INIT_FILE set to ./Contra_Tree_Group_Tile_96/Contra_Tree_Group_Tile_96.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|Contra_New_Top_Tile_96_rom:Contra_New_Top_Tile_96_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|Contra_New_Top_Tile_96_rom:Contra_New_Top_Tile_96_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9216 " "Parameter NUMWORDS_A set to 9216" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./Contra_New_Top_Tile_96/Contra_New_Top_Tile_96.mif " "Parameter INIT_FILE set to ./Contra_New_Top_Tile_96/Contra_New_Top_Tile_96.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|Cheng_tile_rom:Cheng_tile_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|Cheng_tile_rom:Cheng_tile_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9216 " "Parameter NUMWORDS_A set to 9216" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./Cheng_tile/Cheng_tile.mif " "Parameter INIT_FILE set to ./Cheng_tile/Cheng_tile.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|Contra_Grass_Tile_96_rom:Contra_Grass_Tile_96_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|Contra_Grass_Tile_96_rom:Contra_Grass_Tile_96_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9216 " "Parameter NUMWORDS_A set to 9216" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./Contra_Grass_Tile_96/Contra_Grass_Tile_96.mif " "Parameter INIT_FILE set to ./Contra_Grass_Tile_96/Contra_Grass_Tile_96.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|StandingL1_Enemy_Green_rom:StandingL1_Enemy_Green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|StandingL1_Enemy_Green_rom:StandingL1_Enemy_Green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./StandingL1_Enemy_Green/StandingL1_Enemy_Green.mif " "Parameter INIT_FILE set to ./StandingL1_Enemy_Green/StandingL1_Enemy_Green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|StandingR1_Enemy_green_rom:StandingR1_Enemy_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|StandingR1_Enemy_green_rom:StandingR1_Enemy_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./StandingR1_Enemy_green/StandingR1_Enemy_green.mif " "Parameter INIT_FILE set to ./StandingR1_Enemy_green/StandingR1_Enemy_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|RunningR_Enemy_Shoot_green_rom:RunningR_Enemy_Shoot_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|RunningR_Enemy_Shoot_green_rom:RunningR_Enemy_Shoot_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./RunningR_Enemy_Shoot_green/RunningR_Enemy_Shoot_green.mif " "Parameter INIT_FILE set to ./RunningR_Enemy_Shoot_green/RunningR_Enemy_Shoot_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|RunningL_Enemy_Shoot_green_rom:RunningL_Enemy_Shoot_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|RunningL_Enemy_Shoot_green_rom:RunningL_Enemy_Shoot_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./RunningL_Enemy_Shoot_green/RunningL_Enemy_Shoot_green.mif " "Parameter INIT_FILE set to ./RunningL_Enemy_Shoot_green/RunningL_Enemy_Shoot_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|RunningR6_Enemy_green_rom:RunningR6_Enemy_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|RunningR6_Enemy_green_rom:RunningR6_Enemy_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./RunningR6_Enemy_green/RunningR6_Enemy_green.mif " "Parameter INIT_FILE set to ./RunningR6_Enemy_green/RunningR6_Enemy_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|RunningR5_Enemy_green_rom:RunningR5_Enemy_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|RunningR5_Enemy_green_rom:RunningR5_Enemy_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./RunningR5_Enemy_green/RunningR5_Enemy_green.mif " "Parameter INIT_FILE set to ./RunningR5_Enemy_green/RunningR5_Enemy_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|RunningR4_Enemy_green_rom:RunningR4_Enemy_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|RunningR4_Enemy_green_rom:RunningR4_Enemy_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./RunningR4_Enemy_green/RunningR4_Enemy_green.mif " "Parameter INIT_FILE set to ./RunningR4_Enemy_green/RunningR4_Enemy_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|RunningR3_Enemy_green_rom:RunningR3_Enemy_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|RunningR3_Enemy_green_rom:RunningR3_Enemy_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./RunningR3_Enemy_green/RunningR3_Enemy_green.mif " "Parameter INIT_FILE set to ./RunningR3_Enemy_green/RunningR3_Enemy_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|RunningR2_Enemy_green_rom:RunningR2_Enemy_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|RunningR2_Enemy_green_rom:RunningR2_Enemy_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./RunningR2_Enemy_green/RunningR2_Enemy_green.mif " "Parameter INIT_FILE set to ./RunningR2_Enemy_green/RunningR2_Enemy_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|RunningR1_Enemy_green_rom:RunningR1_Enemy_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|RunningR1_Enemy_green_rom:RunningR1_Enemy_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./RunningR1_Enemy_green/RunningR1_Enemy_green.mif " "Parameter INIT_FILE set to ./RunningR1_Enemy_green/RunningR1_Enemy_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|RunningL6_Enemy_green_rom:RunningL6_Enemy_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|RunningL6_Enemy_green_rom:RunningL6_Enemy_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./RunningL6_Enemy_green/RunningL6_Enemy_green.mif " "Parameter INIT_FILE set to ./RunningL6_Enemy_green/RunningL6_Enemy_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|RunningL5_Enemy_green_rom:RunningL5_Enemy_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|RunningL5_Enemy_green_rom:RunningL5_Enemy_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./RunningL5_Enemy_green/RunningL5_Enemy_green.mif " "Parameter INIT_FILE set to ./RunningL5_Enemy_green/RunningL5_Enemy_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|RunningL4_Enemy_green_rom:RunningL4_Enemy_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|RunningL4_Enemy_green_rom:RunningL4_Enemy_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./RunningL4_Enemy_green/RunningL4_Enemy_green.mif " "Parameter INIT_FILE set to ./RunningL4_Enemy_green/RunningL4_Enemy_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|RunningL3_Enemy_green_rom:RunningL3_Enemy_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|RunningL3_Enemy_green_rom:RunningL3_Enemy_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./RunningL3_Enemy_green/RunningL3_Enemy_green.mif " "Parameter INIT_FILE set to ./RunningL3_Enemy_green/RunningL3_Enemy_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|RunningL2_Enemy_green_rom:RunningL2_Enemy_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|RunningL2_Enemy_green_rom:RunningL2_Enemy_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./RunningL2_Enemy_green/RunningL2_Enemy_green.mif " "Parameter INIT_FILE set to ./RunningL2_Enemy_green/RunningL2_Enemy_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|RunningL1_Enemy_green_rom:RunningL1_Enemy_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|RunningL1_Enemy_green_rom:RunningL1_Enemy_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./RunningL1_Enemy_green/RunningL1_Enemy_green.mif " "Parameter INIT_FILE set to ./RunningL1_Enemy_green/RunningL1_Enemy_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|runningL5_Hero_green_rom:runningL5_Hero_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|runningL5_Hero_green_rom:runningL5_Hero_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./runningL5_Hero_green/runningL5_Hero_green.mif " "Parameter INIT_FILE set to ./runningL5_Hero_green/runningL5_Hero_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|runningL4_Hero_green_rom:runningL4_Hero_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|runningL4_Hero_green_rom:runningL4_Hero_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./runningL4_Hero_green/runningL4_Hero_green.mif " "Parameter INIT_FILE set to ./runningL4_Hero_green/runningL4_Hero_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|runningL3_Hero_green_rom:runningL3_Hero_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|runningL3_Hero_green_rom:runningL3_Hero_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./runningL3_Hero_green/runningL3_Hero_green.mif " "Parameter INIT_FILE set to ./runningL3_Hero_green/runningL3_Hero_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|runningL2_Hero_green_rom:runningL2_Hero_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|runningL2_Hero_green_rom:runningL2_Hero_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./runningL2_Hero_green/runningL2_Hero_green.mif " "Parameter INIT_FILE set to ./runningL2_Hero_green/runningL2_Hero_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|runningL1_Hero_green_rom:runningL1_Hero_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|runningL1_Hero_green_rom:runningL1_Hero_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./runningL1_Hero_green/runningL1_Hero_green.mif " "Parameter INIT_FILE set to ./runningL1_Hero_green/runningL1_Hero_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|runningR3_Hero_green_rom:runningR3_Hero_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|runningR3_Hero_green_rom:runningR3_Hero_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./runningR3_Hero_green/runningR3_Hero_green.mif " "Parameter INIT_FILE set to ./runningR3_Hero_green/runningR3_Hero_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|runningR1_Hero_green_rom:runningR1_Hero_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|runningR1_Hero_green_rom:runningR1_Hero_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./runningR1_Hero_green/runningR1_Hero_green.mif " "Parameter INIT_FILE set to ./runningR1_Hero_green/runningR1_Hero_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|waitL1_Hero_green_rom:waitL1_Hero_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|waitL1_Hero_green_rom:waitL1_Hero_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./waitL1_Hero_green/waitL1_Hero_green.mif " "Parameter INIT_FILE set to ./waitL1_Hero_green/waitL1_Hero_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|waitR1_Hero_green_rom:waitR1_Hero_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|waitR1_Hero_green_rom:waitR1_Hero_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./waitR1_Hero_green/waitR1_Hero_green.mif " "Parameter INIT_FILE set to ./waitR1_Hero_green/waitR1_Hero_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|runningR5_Hero_green_rom:runningR5_Hero_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|runningR5_Hero_green_rom:runningR5_Hero_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./runningR5_Hero_green/runningR5_Hero_green.mif " "Parameter INIT_FILE set to ./runningR5_Hero_green/runningR5_Hero_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|runningR4_Hero_green_rom:runningR4_Hero_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|runningR4_Hero_green_rom:runningR4_Hero_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./runningR4_Hero_green/runningR4_Hero_green.mif " "Parameter INIT_FILE set to ./runningR4_Hero_green/runningR4_Hero_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|runningR2_Hero_green_rom:runningR2_Hero_green_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|runningR2_Hero_green_rom:runningR2_Hero_green_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2640 " "Parameter NUMWORDS_A set to 2640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./runningR2_Hero_green/runningR2_Hero_green.mif " "Parameter INIT_FILE set to ./runningR2_Hero_green/runningR2_Hero_green.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|Contra_Game_Over_100_rom:Contra_Game_Over_100_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|Contra_Game_Over_100_rom:Contra_Game_Over_100_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 7500 " "Parameter NUMWORDS_A set to 7500" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./Contra_Game_Over_100/Contra_Game_Over_100.mif " "Parameter INIT_FILE set to ./Contra_Game_Over_100/Contra_Game_Over_100.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:c0\|Score_rom:Score_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:c0\|Score_rom:Score_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 7500 " "Parameter NUMWORDS_A set to 7500" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./Score/Score.mif " "Parameter INIT_FILE set to ./Score/Score.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670383905047 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670383905047 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "35 " "Inferred 35 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c0\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c0\|Mod6\"" {  } { { "Color_Mapper.sv" "Mod6" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 468 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c0\|Mod0\"" {  } { { "Color_Mapper.sv" "Mod0" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c0\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c0\|Mod4\"" {  } { { "Color_Mapper.sv" "Mod4" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 407 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c0\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c0\|Mod2\"" {  } { { "Color_Mapper.sv" "Mod2" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 233 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c0\|background_rom:br0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c0\|background_rom:br0\|Div0\"" {  } { { "background_rom.sv" "Div0" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/background_rom.sv" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c0\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c0\|Div2\"" {  } { { "Color_Mapper.sv" "Div2" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 727 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c0\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c0\|Div3\"" {  } { { "Color_Mapper.sv" "Div3" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 732 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c0\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c0\|Mod8\"" {  } { { "Color_Mapper.sv" "Mod8" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 732 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c0\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c0\|Mod9\"" {  } { { "Color_Mapper.sv" "Mod9" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 737 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c0\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c0\|Mod7\"" {  } { { "Color_Mapper.sv" "Mod7" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 468 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c0\|Mod1\"" {  } { { "Color_Mapper.sv" "Mod1" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c0\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c0\|Mod5\"" {  } { { "Color_Mapper.sv" "Mod5" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 407 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c0\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c0\|Mod3\"" {  } { { "Color_Mapper.sv" "Mod3" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 233 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c0\|Mult0\"" {  } { { "Color_Mapper.sv" "Mult0" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 662 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c0\|Mult1\"" {  } { { "Color_Mapper.sv" "Mult1" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c0\|background_rom:br0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c0\|background_rom:br0\|Div1\"" {  } { { "background_rom.sv" "Div1" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/background_rom.sv" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c0\|Mult2\"" {  } { { "Color_Mapper.sv" "Mult2" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 966 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c0\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c0\|Mult3\"" {  } { { "Color_Mapper.sv" "Mult3" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 966 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c0\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c0\|Mult4\"" {  } { { "Color_Mapper.sv" "Mult4" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 966 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c0\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c0\|Mult5\"" {  } { { "Color_Mapper.sv" "Mult5" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 966 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c0\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c0\|Mult6\"" {  } { { "Color_Mapper.sv" "Mult6" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 967 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c0\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c0\|Mult7\"" {  } { { "Color_Mapper.sv" "Mult7" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 967 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c0\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c0\|Mult8\"" {  } { { "Color_Mapper.sv" "Mult8" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 967 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c0\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c0\|Mult9\"" {  } { { "Color_Mapper.sv" "Mult9" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 967 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c0\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c0\|Mult10\"" {  } { { "Color_Mapper.sv" "Mult10" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 968 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c0\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c0\|Mult11\"" {  } { { "Color_Mapper.sv" "Mult11" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 968 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c0\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c0\|Mult13\"" {  } { { "Color_Mapper.sv" "Mult13" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 989 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c0\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c0\|Mult14\"" {  } { { "Color_Mapper.sv" "Mult14" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 989 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c0\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c0\|Mult15\"" {  } { { "Color_Mapper.sv" "Mult15" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 994 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c0\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c0\|Mult16\"" {  } { { "Color_Mapper.sv" "Mult16" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 994 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c0\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c0\|Mod10\"" {  } { { "Color_Mapper.sv" "Mod10" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 741 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c0\|background_rom:br0\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c0\|background_rom:br0\|Div3\"" {  } { { "background_rom.sv" "Div3" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/background_rom.sv" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c0\|background_rom:br0\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c0\|background_rom:br0\|Div2\"" {  } { { "background_rom.sv" "Div2" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/background_rom.sv" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c0\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c0\|Mod11\"" {  } { { "Color_Mapper.sv" "Mod11" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 741 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "player_bullets:f0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"player_bullets:f0\|Mod0\"" {  } { { "player_bullets.sv" "Mod0" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/player_bullets.sv" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383905064 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670383905064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|RunningL4_Enemy_green_rom:RunningL4_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|RunningL4_Enemy_green_rom:RunningL4_Enemy_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383905125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|RunningL4_Enemy_green_rom:RunningL4_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|RunningL4_Enemy_green_rom:RunningL4_Enemy_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./RunningL4_Enemy_green/RunningL4_Enemy_green.mif " "Parameter \"INIT_FILE\" = \"./RunningL4_Enemy_green/RunningL4_Enemy_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905125 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383905125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h871.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h871.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h871 " "Found entity 1: altsyncram_h871" {  } { { "db/altsyncram_h871.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_h871.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383905235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383905235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|RunningL3_Enemy_green_rom:RunningL3_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|RunningL3_Enemy_green_rom:RunningL3_Enemy_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383905352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|RunningL3_Enemy_green_rom:RunningL3_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|RunningL3_Enemy_green_rom:RunningL3_Enemy_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./RunningL3_Enemy_green/RunningL3_Enemy_green.mif " "Parameter \"INIT_FILE\" = \"./RunningL3_Enemy_green/RunningL3_Enemy_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905352 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383905352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f871.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f871.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f871 " "Found entity 1: altsyncram_f871" {  } { { "db/altsyncram_f871.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_f871.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383905475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383905475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|RunningL2_Enemy_green_rom:RunningL2_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|RunningL2_Enemy_green_rom:RunningL2_Enemy_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383905585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|RunningL2_Enemy_green_rom:RunningL2_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|RunningL2_Enemy_green_rom:RunningL2_Enemy_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./RunningL2_Enemy_green/RunningL2_Enemy_green.mif " "Parameter \"INIT_FILE\" = \"./RunningL2_Enemy_green/RunningL2_Enemy_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905585 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383905585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d871.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d871.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d871 " "Found entity 1: altsyncram_d871" {  } { { "db/altsyncram_d871.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_d871.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383905712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383905712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|StartScreen1_rom:StartScreen1_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|StartScreen1_rom:StartScreen1_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383905844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|StartScreen1_rom:StartScreen1_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|StartScreen1_rom:StartScreen1_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./StartScreen1/StartScreen1.mif " "Parameter \"INIT_FILE\" = \"./StartScreen1/StartScreen1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383905844 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383905844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_op51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_op51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_op51 " "Found entity 1: altsyncram_op51" {  } { { "db/altsyncram_op51.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_op51.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383905988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383905988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4j9 " "Found entity 1: decode_4j9" {  } { { "db/decode_4j9.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/decode_4j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383906432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383906432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n1b " "Found entity 1: mux_n1b" {  } { { "db/mux_n1b.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/mux_n1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383906564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383906564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|Contra_Sky_Tile_96_rom:Contra_Sky_Tile_96_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|Contra_Sky_Tile_96_rom:Contra_Sky_Tile_96_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383906651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|Contra_Sky_Tile_96_rom:Contra_Sky_Tile_96_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|Contra_Sky_Tile_96_rom:Contra_Sky_Tile_96_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383906651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383906651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383906651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 9216 " "Parameter \"NUMWORDS_A\" = \"9216\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383906651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383906651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383906651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383906651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383906651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383906651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./Contra_Sky_Tile_96/Contra_Sky_Tile_96.mif " "Parameter \"INIT_FILE\" = \"./Contra_Sky_Tile_96/Contra_Sky_Tile_96.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383906651 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383906651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sr61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sr61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sr61 " "Found entity 1: altsyncram_sr61" {  } { { "db/altsyncram_sr61.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_sr61.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383906770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383906770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/decode_2j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383906945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383906945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i1b " "Found entity 1: mux_i1b" {  } { { "db/mux_i1b.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/mux_i1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383907073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383907073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|Contra_Water_New_Tile_96_rom:Contra_Water_New_Tile_96_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|Contra_Water_New_Tile_96_rom:Contra_Water_New_Tile_96_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383907145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|Contra_Water_New_Tile_96_rom:Contra_Water_New_Tile_96_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|Contra_Water_New_Tile_96_rom:Contra_Water_New_Tile_96_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383907145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383907145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383907145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 9216 " "Parameter \"NUMWORDS_A\" = \"9216\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383907145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383907145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383907145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383907145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383907145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383907145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./Contra_Water_New_Tile_96/Contra_Water_New_Tile_96.mif " "Parameter \"INIT_FILE\" = \"./Contra_Water_New_Tile_96/Contra_Water_New_Tile_96.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383907145 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383907145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7381.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7381.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7381 " "Found entity 1: altsyncram_7381" {  } { { "db/altsyncram_7381.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_7381.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383907281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383907281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j1b " "Found entity 1: mux_j1b" {  } { { "db/mux_j1b.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/mux_j1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383907509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383907509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|Contra_New_Rock_Tile_96_rom:Contra_New_Rock_Tile_96_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|Contra_New_Rock_Tile_96_rom:Contra_New_Rock_Tile_96_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383907581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|Contra_New_Rock_Tile_96_rom:Contra_New_Rock_Tile_96_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|Contra_New_Rock_Tile_96_rom:Contra_New_Rock_Tile_96_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383907581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383907581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383907581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 9216 " "Parameter \"NUMWORDS_A\" = \"9216\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383907581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383907581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383907581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383907581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383907581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383907581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./Contra_New_Rock_Tile_96/Contra_New_Rock_Tile_96.mif " "Parameter \"INIT_FILE\" = \"./Contra_New_Rock_Tile_96/Contra_New_Rock_Tile_96.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383907581 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383907581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1s71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1s71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1s71 " "Found entity 1: altsyncram_1s71" {  } { { "db/altsyncram_1s71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_1s71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383907705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383907705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l1b " "Found entity 1: mux_l1b" {  } { { "db/mux_l1b.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/mux_l1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383907950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383907950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|Contra_Tree_Group_Tile_96_rom:Contra_Tree_Group_Tile_96_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|Contra_Tree_Group_Tile_96_rom:Contra_Tree_Group_Tile_96_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383908015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|Contra_Tree_Group_Tile_96_rom:Contra_Tree_Group_Tile_96_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|Contra_Tree_Group_Tile_96_rom:Contra_Tree_Group_Tile_96_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 9216 " "Parameter \"NUMWORDS_A\" = \"9216\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./Contra_Tree_Group_Tile_96/Contra_Tree_Group_Tile_96.mif " "Parameter \"INIT_FILE\" = \"./Contra_Tree_Group_Tile_96/Contra_Tree_Group_Tile_96.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908015 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383908015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6a81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6a81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6a81 " "Found entity 1: altsyncram_6a81" {  } { { "db/altsyncram_6a81.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_6a81.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383908124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383908124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|Contra_New_Top_Tile_96_rom:Contra_New_Top_Tile_96_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|Contra_New_Top_Tile_96_rom:Contra_New_Top_Tile_96_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383908304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|Contra_New_Top_Tile_96_rom:Contra_New_Top_Tile_96_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|Contra_New_Top_Tile_96_rom:Contra_New_Top_Tile_96_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 9216 " "Parameter \"NUMWORDS_A\" = \"9216\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./Contra_New_Top_Tile_96/Contra_New_Top_Tile_96.mif " "Parameter \"INIT_FILE\" = \"./Contra_New_Top_Tile_96/Contra_New_Top_Tile_96.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908304 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383908304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7m71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7m71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7m71 " "Found entity 1: altsyncram_7m71" {  } { { "db/altsyncram_7m71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_7m71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383908420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383908420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|Cheng_tile_rom:Cheng_tile_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|Cheng_tile_rom:Cheng_tile_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383908626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|Cheng_tile_rom:Cheng_tile_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|Cheng_tile_rom:Cheng_tile_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 9216 " "Parameter \"NUMWORDS_A\" = \"9216\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./Cheng_tile/Cheng_tile.mif " "Parameter \"INIT_FILE\" = \"./Cheng_tile/Cheng_tile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383908626 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383908626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jb51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jb51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jb51 " "Found entity 1: altsyncram_jb51" {  } { { "db/altsyncram_jb51.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_jb51.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383908760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383908760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|Contra_Grass_Tile_96_rom:Contra_Grass_Tile_96_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|Contra_Grass_Tile_96_rom:Contra_Grass_Tile_96_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383909254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|Contra_Grass_Tile_96_rom:Contra_Grass_Tile_96_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|Contra_Grass_Tile_96_rom:Contra_Grass_Tile_96_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383909255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383909255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383909255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 9216 " "Parameter \"NUMWORDS_A\" = \"9216\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383909255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383909255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383909255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383909255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383909255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383909255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./Contra_Grass_Tile_96/Contra_Grass_Tile_96.mif " "Parameter \"INIT_FILE\" = \"./Contra_Grass_Tile_96/Contra_Grass_Tile_96.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383909255 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383909255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g871.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g871.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g871 " "Found entity 1: altsyncram_g871" {  } { { "db/altsyncram_g871.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_g871.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383909515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383909515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_k1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k1b " "Found entity 1: mux_k1b" {  } { { "db/mux_k1b.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/mux_k1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383910118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383910118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|StandingL1_Enemy_Green_rom:StandingL1_Enemy_Green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|StandingL1_Enemy_Green_rom:StandingL1_Enemy_Green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383910268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|StandingL1_Enemy_Green_rom:StandingL1_Enemy_Green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|StandingL1_Enemy_Green_rom:StandingL1_Enemy_Green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383910268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383910268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383910268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383910268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383910268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383910268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383910268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383910268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383910268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./StandingL1_Enemy_Green/StandingL1_Enemy_Green.mif " "Parameter \"INIT_FILE\" = \"./StandingL1_Enemy_Green/StandingL1_Enemy_Green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383910268 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383910268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ao71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ao71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ao71 " "Found entity 1: altsyncram_ao71" {  } { { "db/altsyncram_ao71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_ao71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383910527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383910527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|StandingR1_Enemy_green_rom:StandingR1_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|StandingR1_Enemy_green_rom:StandingR1_Enemy_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383910761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|StandingR1_Enemy_green_rom:StandingR1_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|StandingR1_Enemy_green_rom:StandingR1_Enemy_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383910761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383910761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383910761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383910761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383910761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383910761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383910761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383910761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383910761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./StandingR1_Enemy_green/StandingR1_Enemy_green.mif " "Parameter \"INIT_FILE\" = \"./StandingR1_Enemy_green/StandingR1_Enemy_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383910761 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383910761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mo71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mo71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mo71 " "Found entity 1: altsyncram_mo71" {  } { { "db/altsyncram_mo71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_mo71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383911000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383911000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|RunningR_Enemy_Shoot_green_rom:RunningR_Enemy_Shoot_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|RunningR_Enemy_Shoot_green_rom:RunningR_Enemy_Shoot_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383911262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|RunningR_Enemy_Shoot_green_rom:RunningR_Enemy_Shoot_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|RunningR_Enemy_Shoot_green_rom:RunningR_Enemy_Shoot_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383911262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383911262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383911262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383911262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383911262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383911262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383911262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383911262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383911262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./RunningR_Enemy_Shoot_green/RunningR_Enemy_Shoot_green.mif " "Parameter \"INIT_FILE\" = \"./RunningR_Enemy_Shoot_green/RunningR_Enemy_Shoot_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383911262 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383911262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uo81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uo81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uo81 " "Found entity 1: altsyncram_uo81" {  } { { "db/altsyncram_uo81.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_uo81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383911559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383911559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|RunningL_Enemy_Shoot_green_rom:RunningL_Enemy_Shoot_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|RunningL_Enemy_Shoot_green_rom:RunningL_Enemy_Shoot_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383911762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|RunningL_Enemy_Shoot_green_rom:RunningL_Enemy_Shoot_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|RunningL_Enemy_Shoot_green_rom:RunningL_Enemy_Shoot_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383911762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383911762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383911762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383911762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383911762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383911762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383911762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383911762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383911762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./RunningL_Enemy_Shoot_green/RunningL_Enemy_Shoot_green.mif " "Parameter \"INIT_FILE\" = \"./RunningL_Enemy_Shoot_green/RunningL_Enemy_Shoot_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383911762 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383911762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_io81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_io81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_io81 " "Found entity 1: altsyncram_io81" {  } { { "db/altsyncram_io81.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_io81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383911913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383911913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|RunningR6_Enemy_green_rom:RunningR6_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|RunningR6_Enemy_green_rom:RunningR6_Enemy_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383912087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|RunningR6_Enemy_green_rom:RunningR6_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|RunningR6_Enemy_green_rom:RunningR6_Enemy_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./RunningR6_Enemy_green/RunningR6_Enemy_green.mif " "Parameter \"INIT_FILE\" = \"./RunningR6_Enemy_green/RunningR6_Enemy_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912087 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383912087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ij71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ij71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ij71 " "Found entity 1: altsyncram_ij71" {  } { { "db/altsyncram_ij71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_ij71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383912251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383912251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|RunningR5_Enemy_green_rom:RunningR5_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|RunningR5_Enemy_green_rom:RunningR5_Enemy_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383912431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|RunningR5_Enemy_green_rom:RunningR5_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|RunningR5_Enemy_green_rom:RunningR5_Enemy_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./RunningR5_Enemy_green/RunningR5_Enemy_green.mif " "Parameter \"INIT_FILE\" = \"./RunningR5_Enemy_green/RunningR5_Enemy_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912431 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383912431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gj71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gj71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gj71 " "Found entity 1: altsyncram_gj71" {  } { { "db/altsyncram_gj71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_gj71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383912631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383912631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|RunningR4_Enemy_green_rom:RunningR4_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|RunningR4_Enemy_green_rom:RunningR4_Enemy_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383912822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|RunningR4_Enemy_green_rom:RunningR4_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|RunningR4_Enemy_green_rom:RunningR4_Enemy_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./RunningR4_Enemy_green/RunningR4_Enemy_green.mif " "Parameter \"INIT_FILE\" = \"./RunningR4_Enemy_green/RunningR4_Enemy_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383912822 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383912822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ej71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ej71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ej71 " "Found entity 1: altsyncram_ej71" {  } { { "db/altsyncram_ej71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_ej71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383913022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383913022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|RunningR3_Enemy_green_rom:RunningR3_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|RunningR3_Enemy_green_rom:RunningR3_Enemy_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383913203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|RunningR3_Enemy_green_rom:RunningR3_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|RunningR3_Enemy_green_rom:RunningR3_Enemy_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./RunningR3_Enemy_green/RunningR3_Enemy_green.mif " "Parameter \"INIT_FILE\" = \"./RunningR3_Enemy_green/RunningR3_Enemy_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913203 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383913203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cj71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cj71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cj71 " "Found entity 1: altsyncram_cj71" {  } { { "db/altsyncram_cj71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_cj71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383913379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383913379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|RunningR2_Enemy_green_rom:RunningR2_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|RunningR2_Enemy_green_rom:RunningR2_Enemy_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383913564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|RunningR2_Enemy_green_rom:RunningR2_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|RunningR2_Enemy_green_rom:RunningR2_Enemy_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./RunningR2_Enemy_green/RunningR2_Enemy_green.mif " "Parameter \"INIT_FILE\" = \"./RunningR2_Enemy_green/RunningR2_Enemy_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913564 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383913564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aj71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aj71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aj71 " "Found entity 1: altsyncram_aj71" {  } { { "db/altsyncram_aj71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_aj71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383913715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383913715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|RunningR1_Enemy_green_rom:RunningR1_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|RunningR1_Enemy_green_rom:RunningR1_Enemy_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383913895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|RunningR1_Enemy_green_rom:RunningR1_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|RunningR1_Enemy_green_rom:RunningR1_Enemy_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./RunningR1_Enemy_green/RunningR1_Enemy_green.mif " "Parameter \"INIT_FILE\" = \"./RunningR1_Enemy_green/RunningR1_Enemy_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383913896 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383913896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8j71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8j71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8j71 " "Found entity 1: altsyncram_8j71" {  } { { "db/altsyncram_8j71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_8j71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383914086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383914086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|RunningL6_Enemy_green_rom:RunningL6_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|RunningL6_Enemy_green_rom:RunningL6_Enemy_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383914267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|RunningL6_Enemy_green_rom:RunningL6_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|RunningL6_Enemy_green_rom:RunningL6_Enemy_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./RunningL6_Enemy_green/RunningL6_Enemy_green.mif " "Parameter \"INIT_FILE\" = \"./RunningL6_Enemy_green/RunningL6_Enemy_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914268 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383914268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6j71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6j71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6j71 " "Found entity 1: altsyncram_6j71" {  } { { "db/altsyncram_6j71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_6j71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383914478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383914478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|RunningL5_Enemy_green_rom:RunningL5_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|RunningL5_Enemy_green_rom:RunningL5_Enemy_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383914646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|RunningL5_Enemy_green_rom:RunningL5_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|RunningL5_Enemy_green_rom:RunningL5_Enemy_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./RunningL5_Enemy_green/RunningL5_Enemy_green.mif " "Parameter \"INIT_FILE\" = \"./RunningL5_Enemy_green/RunningL5_Enemy_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914647 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383914647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4j71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4j71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4j71 " "Found entity 1: altsyncram_4j71" {  } { { "db/altsyncram_4j71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_4j71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383914787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383914787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|RunningL1_Enemy_green_rom:RunningL1_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|RunningL1_Enemy_green_rom:RunningL1_Enemy_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383914917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|RunningL1_Enemy_green_rom:RunningL1_Enemy_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|RunningL1_Enemy_green_rom:RunningL1_Enemy_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./RunningL1_Enemy_green/RunningL1_Enemy_green.mif " "Parameter \"INIT_FILE\" = \"./RunningL1_Enemy_green/RunningL1_Enemy_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383914918 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383914918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_si71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_si71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_si71 " "Found entity 1: altsyncram_si71" {  } { { "db/altsyncram_si71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_si71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383915043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383915043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|runningL5_Hero_green_rom:runningL5_Hero_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|runningL5_Hero_green_rom:runningL5_Hero_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383915209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|runningL5_Hero_green_rom:runningL5_Hero_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|runningL5_Hero_green_rom:runningL5_Hero_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./runningL5_Hero_green/runningL5_Hero_green.mif " "Parameter \"INIT_FILE\" = \"./runningL5_Hero_green/runningL5_Hero_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915209 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383915209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4c71 " "Found entity 1: altsyncram_4c71" {  } { { "db/altsyncram_4c71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_4c71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383915350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383915350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|runningL4_Hero_green_rom:runningL4_Hero_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|runningL4_Hero_green_rom:runningL4_Hero_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383915494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|runningL4_Hero_green_rom:runningL4_Hero_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|runningL4_Hero_green_rom:runningL4_Hero_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./runningL4_Hero_green/runningL4_Hero_green.mif " "Parameter \"INIT_FILE\" = \"./runningL4_Hero_green/runningL4_Hero_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915494 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383915494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2c71 " "Found entity 1: altsyncram_2c71" {  } { { "db/altsyncram_2c71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_2c71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383915632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383915632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|runningL3_Hero_green_rom:runningL3_Hero_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|runningL3_Hero_green_rom:runningL3_Hero_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383915775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|runningL3_Hero_green_rom:runningL3_Hero_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|runningL3_Hero_green_rom:runningL3_Hero_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./runningL3_Hero_green/runningL3_Hero_green.mif " "Parameter \"INIT_FILE\" = \"./runningL3_Hero_green/runningL3_Hero_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383915776 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383915776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0c71 " "Found entity 1: altsyncram_0c71" {  } { { "db/altsyncram_0c71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_0c71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383915905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383915905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|runningL2_Hero_green_rom:runningL2_Hero_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|runningL2_Hero_green_rom:runningL2_Hero_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383916060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|runningL2_Hero_green_rom:runningL2_Hero_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|runningL2_Hero_green_rom:runningL2_Hero_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./runningL2_Hero_green/runningL2_Hero_green.mif " "Parameter \"INIT_FILE\" = \"./runningL2_Hero_green/runningL2_Hero_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916060 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383916060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ub71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ub71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ub71 " "Found entity 1: altsyncram_ub71" {  } { { "db/altsyncram_ub71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_ub71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383916202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383916202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|runningL1_Hero_green_rom:runningL1_Hero_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|runningL1_Hero_green_rom:runningL1_Hero_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383916391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|runningL1_Hero_green_rom:runningL1_Hero_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|runningL1_Hero_green_rom:runningL1_Hero_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./runningL1_Hero_green/runningL1_Hero_green.mif " "Parameter \"INIT_FILE\" = \"./runningL1_Hero_green/runningL1_Hero_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916391 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383916391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sb71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sb71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sb71 " "Found entity 1: altsyncram_sb71" {  } { { "db/altsyncram_sb71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_sb71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383916606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383916606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|runningR3_Hero_green_rom:runningR3_Hero_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|runningR3_Hero_green_rom:runningR3_Hero_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383916816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|runningR3_Hero_green_rom:runningR3_Hero_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|runningR3_Hero_green_rom:runningR3_Hero_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./runningR3_Hero_green/runningR3_Hero_green.mif " "Parameter \"INIT_FILE\" = \"./runningR3_Hero_green/runningR3_Hero_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383916816 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383916816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cc71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cc71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cc71 " "Found entity 1: altsyncram_cc71" {  } { { "db/altsyncram_cc71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_cc71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383916987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383916987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|runningR1_Hero_green_rom:runningR1_Hero_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|runningR1_Hero_green_rom:runningR1_Hero_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383917155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|runningR1_Hero_green_rom:runningR1_Hero_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|runningR1_Hero_green_rom:runningR1_Hero_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./runningR1_Hero_green/runningR1_Hero_green.mif " "Parameter \"INIT_FILE\" = \"./runningR1_Hero_green/runningR1_Hero_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917155 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383917155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8c71 " "Found entity 1: altsyncram_8c71" {  } { { "db/altsyncram_8c71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_8c71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383917424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383917424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|waitL1_Hero_green_rom:waitL1_Hero_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|waitL1_Hero_green_rom:waitL1_Hero_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383917618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|waitL1_Hero_green_rom:waitL1_Hero_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|waitL1_Hero_green_rom:waitL1_Hero_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./waitL1_Hero_green/waitL1_Hero_green.mif " "Parameter \"INIT_FILE\" = \"./waitL1_Hero_green/waitL1_Hero_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917618 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383917618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4n61 " "Found entity 1: altsyncram_4n61" {  } { { "db/altsyncram_4n61.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_4n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383917813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383917813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|waitR1_Hero_green_rom:waitR1_Hero_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|waitR1_Hero_green_rom:waitR1_Hero_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383917990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|waitR1_Hero_green_rom:waitR1_Hero_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|waitR1_Hero_green_rom:waitR1_Hero_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./waitR1_Hero_green/waitR1_Hero_green.mif " "Parameter \"INIT_FILE\" = \"./waitR1_Hero_green/waitR1_Hero_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383917990 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383917990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gn61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gn61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gn61 " "Found entity 1: altsyncram_gn61" {  } { { "db/altsyncram_gn61.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_gn61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383918148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383918148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|runningR5_Hero_green_rom:runningR5_Hero_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|runningR5_Hero_green_rom:runningR5_Hero_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383918342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|runningR5_Hero_green_rom:runningR5_Hero_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|runningR5_Hero_green_rom:runningR5_Hero_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./runningR5_Hero_green/runningR5_Hero_green.mif " "Parameter \"INIT_FILE\" = \"./runningR5_Hero_green/runningR5_Hero_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918342 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383918342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gc71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gc71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gc71 " "Found entity 1: altsyncram_gc71" {  } { { "db/altsyncram_gc71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_gc71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383918502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383918502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|runningR4_Hero_green_rom:runningR4_Hero_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|runningR4_Hero_green_rom:runningR4_Hero_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383918641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|runningR4_Hero_green_rom:runningR4_Hero_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|runningR4_Hero_green_rom:runningR4_Hero_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./runningR4_Hero_green/runningR4_Hero_green.mif " "Parameter \"INIT_FILE\" = \"./runningR4_Hero_green/runningR4_Hero_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918642 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383918642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ec71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ec71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ec71 " "Found entity 1: altsyncram_ec71" {  } { { "db/altsyncram_ec71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_ec71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383918803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383918803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|runningR2_Hero_green_rom:runningR2_Hero_green_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|runningR2_Hero_green_rom:runningR2_Hero_green_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383918967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|runningR2_Hero_green_rom:runningR2_Hero_green_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|runningR2_Hero_green_rom:runningR2_Hero_green_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2640 " "Parameter \"NUMWORDS_A\" = \"2640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./runningR2_Hero_green/runningR2_Hero_green.mif " "Parameter \"INIT_FILE\" = \"./runningR2_Hero_green/runningR2_Hero_green.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383918967 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383918967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383919127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383919127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|Contra_Game_Over_100_rom:Contra_Game_Over_100_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|Contra_Game_Over_100_rom:Contra_Game_Over_100_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383919296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|Contra_Game_Over_100_rom:Contra_Game_Over_100_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|Contra_Game_Over_100_rom:Contra_Game_Over_100_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383919296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383919296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383919296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 7500 " "Parameter \"NUMWORDS_A\" = \"7500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383919296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383919296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383919296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383919296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383919296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383919296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./Contra_Game_Over_100/Contra_Game_Over_100.mif " "Parameter \"INIT_FILE\" = \"./Contra_Game_Over_100/Contra_Game_Over_100.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383919296 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383919296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r271 " "Found entity 1: altsyncram_r271" {  } { { "db/altsyncram_r271.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_r271.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383919458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383919458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|Score_rom:Score_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:c0\|Score_rom:Score_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383919640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|Score_rom:Score_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"color_mapper:c0\|Score_rom:Score_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383919640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383919640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383919640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 7500 " "Parameter \"NUMWORDS_A\" = \"7500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383919640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383919640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383919640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383919640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383919640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383919640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./Score/Score.mif " "Parameter \"INIT_FILE\" = \"./Score/Score.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383919640 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383919640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tb41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tb41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tb41 " "Found entity 1: altsyncram_tb41" {  } { { "db/altsyncram_tb41.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_tb41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383919799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383919799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"color_mapper:c0\|lpm_divide:Mod6\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 468 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383920103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|lpm_divide:Mod6 " "Instantiated megafunction \"color_mapper:c0\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383920104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383920104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383920104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383920104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383920104 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 468 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383920104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3o " "Found entity 1: lpm_divide_k3o" {  } { { "db/lpm_divide_k3o.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/lpm_divide_k3o.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383920283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383920283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_mbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_mbg " "Found entity 1: abs_divider_mbg" {  } { { "db/abs_divider_mbg.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/abs_divider_mbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383920418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383920418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ie " "Found entity 1: alt_u_div_0ie" {  } { { "db/alt_u_div_0ie.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/alt_u_div_0ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383920573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383920573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383920804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383920804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383921045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383921045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_q99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_q99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_q99 " "Found entity 1: lpm_abs_q99" {  } { { "db/lpm_abs_q99.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/lpm_abs_q99.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383921230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383921230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/lpm_abs_8b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383921367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383921367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"color_mapper:c0\|lpm_divide:Mod0\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383921462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|lpm_divide:Mod0 " "Instantiated megafunction \"color_mapper:c0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383921462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383921462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383921462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383921462 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383921462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rll " "Found entity 1: lpm_divide_rll" {  } { { "db/lpm_divide_rll.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/lpm_divide_rll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383921606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383921606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383921712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383921712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/alt_u_div_uhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383921831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383921831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|background_rom:br0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"color_mapper:c0\|background_rom:br0\|lpm_divide:Div0\"" {  } { { "background_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/background_rom.sv" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383922882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|background_rom:br0\|lpm_divide:Div0 " "Instantiated megafunction \"color_mapper:c0\|background_rom:br0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383922882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383922882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383922882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383922882 ""}  } { { "background_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/background_rom.sv" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383922882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_otl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_otl " "Found entity 1: lpm_divide_otl" {  } { { "db/lpm_divide_otl.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/lpm_divide_otl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383922996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383922996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"color_mapper:c0\|lpm_divide:Div2\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 727 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383923317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|lpm_divide:Div2 " "Instantiated megafunction \"color_mapper:c0\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383923318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383923318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383923318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383923318 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 727 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383923318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_csl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_csl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_csl " "Found entity 1: lpm_divide_csl" {  } { { "db/lpm_divide_csl.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/lpm_divide_csl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383923422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383923422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383923505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383923505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6fe " "Found entity 1: alt_u_div_6fe" {  } { { "db/alt_u_div_6fe.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/alt_u_div_6fe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383923601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383923601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"color_mapper:c0\|lpm_divide:Div3\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 732 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383923881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|lpm_divide:Div3 " "Instantiated megafunction \"color_mapper:c0\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383923881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383923881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383923881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383923881 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 732 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383923881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9sl " "Found entity 1: lpm_divide_9sl" {  } { { "db/lpm_divide_9sl.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/lpm_divide_9sl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383924052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383924052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383924204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383924204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0fe " "Found entity 1: alt_u_div_0fe" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/alt_u_div_0fe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383924331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383924331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|lpm_divide:Mod8 " "Elaborated megafunction instantiation \"color_mapper:c0\|lpm_divide:Mod8\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 732 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383924584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|lpm_divide:Mod8 " "Instantiated megafunction \"color_mapper:c0\|lpm_divide:Mod8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383924584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383924584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383924584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383924584 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 732 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383924584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckl " "Found entity 1: lpm_divide_ckl" {  } { { "db/lpm_divide_ckl.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/lpm_divide_ckl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383924701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383924701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|lpm_divide:Mod9 " "Elaborated megafunction instantiation \"color_mapper:c0\|lpm_divide:Mod9\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 737 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383925122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|lpm_divide:Mod9 " "Instantiated megafunction \"color_mapper:c0\|lpm_divide:Mod9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383925123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383925123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383925123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383925123 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 737 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383925123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|lpm_divide:Mod7 " "Elaborated megafunction instantiation \"color_mapper:c0\|lpm_divide:Mod7\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 468 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383925537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|lpm_divide:Mod7 " "Instantiated megafunction \"color_mapper:c0\|lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383925537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383925537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383925537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383925537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383925537 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 468 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383925537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3o " "Found entity 1: lpm_divide_l3o" {  } { { "db/lpm_divide_l3o.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/lpm_divide_l3o.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383925667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383925667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/abs_divider_nbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383925779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383925779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2ie " "Found entity 1: alt_u_div_2ie" {  } { { "db/alt_u_div_2ie.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/alt_u_div_2ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383925994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383925994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_r99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_r99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_r99 " "Found entity 1: lpm_abs_r99" {  } { { "db/lpm_abs_r99.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/lpm_abs_r99.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383926451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383926451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"color_mapper:c0\|lpm_divide:Mod1\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383926597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|lpm_divide:Mod1 " "Instantiated megafunction \"color_mapper:c0\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383926597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383926597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383926597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383926597 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383926597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_oll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_oll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_oll " "Found entity 1: lpm_divide_oll" {  } { { "db/lpm_divide_oll.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/lpm_divide_oll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383926704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383926704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383926785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383926785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/alt_u_div_ohe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383926874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383926874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:c0\|lpm_mult:Mult0\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 662 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383927878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|lpm_mult:Mult0 " "Instantiated megafunction \"color_mapper:c0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383927878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383927878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383927878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383927878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383927878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383927878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383927878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383927878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383927878 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 662 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383927878 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c0\|lpm_mult:Mult0\|multcore:mult_core color_mapper:c0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:c0\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:c0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 662 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383928163 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder color_mapper:c0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:c0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:c0\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 662 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383928328 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] color_mapper:c0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:c0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:c0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 662 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383928600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8kg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8kg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8kg " "Found entity 1: add_sub_8kg" {  } { { "db/add_sub_8kg.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/add_sub_8kg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383928763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383928763 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:c0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:c0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:c0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 662 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383928867 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:c0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:c0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:c0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 662 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383928968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6vg " "Found entity 1: add_sub_6vg" {  } { { "db/add_sub_6vg.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/add_sub_6vg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383929122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383929122 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c0\|lpm_mult:Mult0\|altshift:external_latency_ffs color_mapper:c0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:c0\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:c0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 662 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383929304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:c0\|lpm_mult:Mult1\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383929392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|lpm_mult:Mult1 " "Instantiated megafunction \"color_mapper:c0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383929392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383929392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383929392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383929392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383929392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383929392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383929392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383929392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383929392 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383929392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|background_rom:br0\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"color_mapper:c0\|background_rom:br0\|lpm_divide:Div1\"" {  } { { "background_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/background_rom.sv" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383930039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|background_rom:br0\|lpm_divide:Div1 " "Instantiated megafunction \"color_mapper:c0\|background_rom:br0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383930039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383930039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383930039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383930039 ""}  } { { "background_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/background_rom.sv" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383930039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/lpm_divide_ltl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383930144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383930144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"color_mapper:c0\|lpm_mult:Mult2\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 966 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383930410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|lpm_mult:Mult2 " "Instantiated megafunction \"color_mapper:c0\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383930410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383930410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383930410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383930410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383930410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383930410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383930410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383930410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383930410 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 966 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383930410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgs " "Found entity 1: mult_fgs" {  } { { "db/mult_fgs.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/mult_fgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383930520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383930520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|lpm_divide:Mod10 " "Elaborated megafunction instantiation \"color_mapper:c0\|lpm_divide:Mod10\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 741 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383931577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|lpm_divide:Mod10 " "Instantiated megafunction \"color_mapper:c0\|lpm_divide:Mod10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383931577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383931577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383931577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383931577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383931577 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 741 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383931577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i3o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i3o " "Found entity 1: lpm_divide_i3o" {  } { { "db/lpm_divide_i3o.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/lpm_divide_i3o.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383931664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383931664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383931736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383931736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/alt_u_div_she.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383931839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383931839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/lpm_abs_o99.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383932121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383932121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c0\|background_rom:br0\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"color_mapper:c0\|background_rom:br0\|lpm_divide:Div3\"" {  } { { "background_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/background_rom.sv" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383932297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c0\|background_rom:br0\|lpm_divide:Div3 " "Instantiated megafunction \"color_mapper:c0\|background_rom:br0\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383932298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383932298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383932298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383932298 ""}  } { { "background_rom.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/background_rom.sv" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383932298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "player_bullets:f0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"player_bullets:f0\|lpm_divide:Mod0\"" {  } { { "player_bullets.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/player_bullets.sv" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383933274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "player_bullets:f0\|lpm_divide:Mod0 " "Instantiated megafunction \"player_bullets:f0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383933274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383933274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383933274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383933274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670383933274 ""}  } { { "player_bullets.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/player_bullets.sv" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670383933274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3o " "Found entity 1: lpm_divide_h3o" {  } { { "db/lpm_divide_h3o.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/lpm_divide_h3o.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383933382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383933382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/abs_divider_jbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383933476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383933476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/alt_u_div_qhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383933604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383933604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_n99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_n99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_n99 " "Found entity 1: lpm_abs_n99" {  } { { "db/lpm_abs_n99.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/lpm_abs_n99.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670383933870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383933870 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:c0\|RunningL2_Enemy_green_rom:RunningL2_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_d871:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:c0\|RunningL2_Enemy_green_rom:RunningL2_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_d871:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_d871.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_d871.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 487 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383934487 "|finalproj|color_mapper:c0|RunningL2_Enemy_green_rom:RunningL2_Enemy_green_rom|altsyncram:memory_rtl_0|altsyncram_d871:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:c0\|RunningL2_Enemy_green_rom:RunningL2_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_d871:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:c0\|RunningL2_Enemy_green_rom:RunningL2_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_d871:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_d871.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_d871.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 487 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383934487 "|finalproj|color_mapper:c0|RunningL2_Enemy_green_rom:RunningL2_Enemy_green_rom|altsyncram:memory_rtl_0|altsyncram_d871:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:c0\|RunningL2_Enemy_green_rom:RunningL2_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_d871:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:c0\|RunningL2_Enemy_green_rom:RunningL2_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_d871:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_d871.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_d871.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 487 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383934487 "|finalproj|color_mapper:c0|RunningL2_Enemy_green_rom:RunningL2_Enemy_green_rom|altsyncram:memory_rtl_0|altsyncram_d871:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:c0\|RunningL3_Enemy_green_rom:RunningL3_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_f871:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:c0\|RunningL3_Enemy_green_rom:RunningL3_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_f871:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_f871.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_f871.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 500 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383934487 "|finalproj|color_mapper:c0|RunningL3_Enemy_green_rom:RunningL3_Enemy_green_rom|altsyncram:memory_rtl_0|altsyncram_f871:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:c0\|RunningL3_Enemy_green_rom:RunningL3_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_f871:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:c0\|RunningL3_Enemy_green_rom:RunningL3_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_f871:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_f871.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_f871.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 500 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383934487 "|finalproj|color_mapper:c0|RunningL3_Enemy_green_rom:RunningL3_Enemy_green_rom|altsyncram:memory_rtl_0|altsyncram_f871:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:c0\|RunningL3_Enemy_green_rom:RunningL3_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_f871:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:c0\|RunningL3_Enemy_green_rom:RunningL3_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_f871:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_f871.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_f871.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 500 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383934487 "|finalproj|color_mapper:c0|RunningL3_Enemy_green_rom:RunningL3_Enemy_green_rom|altsyncram:memory_rtl_0|altsyncram_f871:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:c0\|RunningL4_Enemy_green_rom:RunningL4_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_h871:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:c0\|RunningL4_Enemy_green_rom:RunningL4_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_h871:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_h871.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_h871.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 513 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383934487 "|finalproj|color_mapper:c0|RunningL4_Enemy_green_rom:RunningL4_Enemy_green_rom|altsyncram:memory_rtl_0|altsyncram_h871:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:c0\|RunningL4_Enemy_green_rom:RunningL4_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_h871:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:c0\|RunningL4_Enemy_green_rom:RunningL4_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_h871:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_h871.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_h871.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 513 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383934487 "|finalproj|color_mapper:c0|RunningL4_Enemy_green_rom:RunningL4_Enemy_green_rom|altsyncram:memory_rtl_0|altsyncram_h871:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:c0\|RunningL4_Enemy_green_rom:RunningL4_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_h871:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:c0\|RunningL4_Enemy_green_rom:RunningL4_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_h871:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_h871.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_h871.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 513 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383934487 "|finalproj|color_mapper:c0|RunningL4_Enemy_green_rom:RunningL4_Enemy_green_rom|altsyncram:memory_rtl_0|altsyncram_h871:auto_generated|ram_block1a2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1670383934487 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1670383934487 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "110 " "110 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670383936748 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "96 " "Ignored 96 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "96 " "Ignored 96 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1670383936953 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1670383936953 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670383937002 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670383937002 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670383937002 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670383937002 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670383937002 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1670383937002 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670383937003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670383937003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670383937003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670383937003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670383937003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670383937003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670383937003 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670383937003 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1670383937003 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1670383937003 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1670383937003 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" 356 -1 0 } } { "finalproj_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 15 -1 0 } } { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 82 -1 0 } } { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 15 -1 0 } } { "player.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/player.sv" 74 -1 0 } } { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 352 -1 0 } } { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "finalproj_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" 306 -1 0 } } { "enemy.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy.sv" 56 -1 0 } } { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } } { "enemy_run.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/enemy_run.sv" 58 -1 0 } } { "player.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/player.sv" 32 -1 0 } } { "player.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/player.sv" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "finalproj_soc/synthesis/submodules/finalproj_soc_spi_0.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_spi_0.v" 243 -1 0 } } { "finalproj_soc/synthesis/submodules/finalproj_soc_spi_0.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_spi_0.v" 132 -1 0 } } { "finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v" 398 -1 0 } } { "finalproj_soc/synthesis/submodules/finalproj_soc_spi_0.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_spi_0.v" 253 -1 0 } } { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "finalproj_soc/synthesis/submodules/finalproj_soc_timer_0.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_timer_0.v" 181 -1 0 } } { "finalproj_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670383937096 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670383937097 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b4\|Ball_X_Pos\[0\] player_bullets:f0\|ball:b4\|Ball_X_Pos\[0\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[0\]~1 " "Register \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[0\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[0\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[0\]~1\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b4|Ball_X_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b4\|Ball_X_Pos\[1\] player_bullets:f0\|ball:b4\|Ball_X_Pos\[1\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[1\]~5 " "Register \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[1\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[1\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[1\]~5\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b4|Ball_X_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b4\|Ball_X_Pos\[2\] player_bullets:f0\|ball:b4\|Ball_X_Pos\[2\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[2\]~9 " "Register \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[2\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[2\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[2\]~9\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b4|Ball_X_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b4\|Ball_X_Pos\[3\] player_bullets:f0\|ball:b4\|Ball_X_Pos\[3\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[3\]~13 " "Register \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[3\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[3\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[3\]~13\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b4|Ball_X_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b4\|Ball_X_Pos\[4\] player_bullets:f0\|ball:b4\|Ball_X_Pos\[4\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[4\]~17 " "Register \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[4\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[4\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[4\]~17\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b4|Ball_X_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b4\|Ball_X_Pos\[5\] player_bullets:f0\|ball:b4\|Ball_X_Pos\[5\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[5\]~21 " "Register \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[5\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[5\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[5\]~21\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b4|Ball_X_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b4\|Ball_X_Pos\[6\] player_bullets:f0\|ball:b4\|Ball_X_Pos\[6\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[6\]~25 " "Register \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[6\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[6\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[6\]~25\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b4|Ball_X_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b4\|Ball_X_Pos\[7\] player_bullets:f0\|ball:b4\|Ball_X_Pos\[7\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[7\]~29 " "Register \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[7\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[7\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[7\]~29\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b4|Ball_X_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b4\|Ball_X_Pos\[8\] player_bullets:f0\|ball:b4\|Ball_X_Pos\[8\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[8\]~33 " "Register \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[8\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[8\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[8\]~33\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b4|Ball_X_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b4\|Ball_X_Pos\[9\] player_bullets:f0\|ball:b4\|Ball_X_Pos\[9\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[9\]~37 " "Register \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[9\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[9\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[9\]~37\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b4|Ball_X_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b3\|Ball_X_Pos\[0\] player_bullets:f0\|ball:b3\|Ball_X_Pos\[0\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[0\]~1 " "Register \"player_bullets:f0\|ball:b3\|Ball_X_Pos\[0\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b3\|Ball_X_Pos\[0\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[0\]~1\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b3|Ball_X_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b3\|Ball_X_Pos\[1\] player_bullets:f0\|ball:b3\|Ball_X_Pos\[1\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[1\]~5 " "Register \"player_bullets:f0\|ball:b3\|Ball_X_Pos\[1\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b3\|Ball_X_Pos\[1\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[1\]~5\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b3|Ball_X_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b3\|Ball_X_Pos\[2\] player_bullets:f0\|ball:b3\|Ball_X_Pos\[2\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[2\]~9 " "Register \"player_bullets:f0\|ball:b3\|Ball_X_Pos\[2\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b3\|Ball_X_Pos\[2\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[2\]~9\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b3|Ball_X_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b3\|Ball_X_Pos\[3\] player_bullets:f0\|ball:b3\|Ball_X_Pos\[3\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[3\]~13 " "Register \"player_bullets:f0\|ball:b3\|Ball_X_Pos\[3\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b3\|Ball_X_Pos\[3\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[3\]~13\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b3|Ball_X_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b3\|Ball_X_Pos\[4\] player_bullets:f0\|ball:b3\|Ball_X_Pos\[4\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[4\]~17 " "Register \"player_bullets:f0\|ball:b3\|Ball_X_Pos\[4\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b3\|Ball_X_Pos\[4\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[4\]~17\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b3|Ball_X_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b3\|Ball_X_Pos\[5\] player_bullets:f0\|ball:b3\|Ball_X_Pos\[5\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[5\]~21 " "Register \"player_bullets:f0\|ball:b3\|Ball_X_Pos\[5\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b3\|Ball_X_Pos\[5\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[5\]~21\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b3|Ball_X_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b3\|Ball_X_Pos\[6\] player_bullets:f0\|ball:b3\|Ball_X_Pos\[6\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[6\]~25 " "Register \"player_bullets:f0\|ball:b3\|Ball_X_Pos\[6\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b3\|Ball_X_Pos\[6\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[6\]~25\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b3|Ball_X_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b3\|Ball_X_Pos\[7\] player_bullets:f0\|ball:b3\|Ball_X_Pos\[7\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[7\]~29 " "Register \"player_bullets:f0\|ball:b3\|Ball_X_Pos\[7\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b3\|Ball_X_Pos\[7\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[7\]~29\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b3|Ball_X_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b3\|Ball_X_Pos\[8\] player_bullets:f0\|ball:b3\|Ball_X_Pos\[8\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[8\]~33 " "Register \"player_bullets:f0\|ball:b3\|Ball_X_Pos\[8\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b3\|Ball_X_Pos\[8\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[8\]~33\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b3|Ball_X_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b3\|Ball_X_Pos\[9\] player_bullets:f0\|ball:b3\|Ball_X_Pos\[9\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[9\]~37 " "Register \"player_bullets:f0\|ball:b3\|Ball_X_Pos\[9\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b3\|Ball_X_Pos\[9\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[9\]~37\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b3|Ball_X_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b2\|Ball_X_Pos\[0\] player_bullets:f0\|ball:b2\|Ball_X_Pos\[0\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[0\]~1 " "Register \"player_bullets:f0\|ball:b2\|Ball_X_Pos\[0\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b2\|Ball_X_Pos\[0\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[0\]~1\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b2|Ball_X_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b2\|Ball_X_Pos\[1\] player_bullets:f0\|ball:b2\|Ball_X_Pos\[1\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[1\]~5 " "Register \"player_bullets:f0\|ball:b2\|Ball_X_Pos\[1\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b2\|Ball_X_Pos\[1\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[1\]~5\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b2|Ball_X_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b2\|Ball_X_Pos\[2\] player_bullets:f0\|ball:b2\|Ball_X_Pos\[2\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[2\]~9 " "Register \"player_bullets:f0\|ball:b2\|Ball_X_Pos\[2\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b2\|Ball_X_Pos\[2\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[2\]~9\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b2|Ball_X_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b2\|Ball_X_Pos\[3\] player_bullets:f0\|ball:b2\|Ball_X_Pos\[3\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[3\]~13 " "Register \"player_bullets:f0\|ball:b2\|Ball_X_Pos\[3\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b2\|Ball_X_Pos\[3\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[3\]~13\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b2|Ball_X_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b2\|Ball_X_Pos\[4\] player_bullets:f0\|ball:b2\|Ball_X_Pos\[4\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[4\]~17 " "Register \"player_bullets:f0\|ball:b2\|Ball_X_Pos\[4\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b2\|Ball_X_Pos\[4\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[4\]~17\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b2|Ball_X_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b2\|Ball_X_Pos\[5\] player_bullets:f0\|ball:b2\|Ball_X_Pos\[5\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[5\]~21 " "Register \"player_bullets:f0\|ball:b2\|Ball_X_Pos\[5\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b2\|Ball_X_Pos\[5\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[5\]~21\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b2|Ball_X_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b2\|Ball_X_Pos\[6\] player_bullets:f0\|ball:b2\|Ball_X_Pos\[6\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[6\]~25 " "Register \"player_bullets:f0\|ball:b2\|Ball_X_Pos\[6\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b2\|Ball_X_Pos\[6\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[6\]~25\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b2|Ball_X_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b2\|Ball_X_Pos\[7\] player_bullets:f0\|ball:b2\|Ball_X_Pos\[7\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[7\]~29 " "Register \"player_bullets:f0\|ball:b2\|Ball_X_Pos\[7\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b2\|Ball_X_Pos\[7\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[7\]~29\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b2|Ball_X_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b2\|Ball_X_Pos\[8\] player_bullets:f0\|ball:b2\|Ball_X_Pos\[8\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[8\]~33 " "Register \"player_bullets:f0\|ball:b2\|Ball_X_Pos\[8\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b2\|Ball_X_Pos\[8\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[8\]~33\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b2|Ball_X_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b2\|Ball_X_Pos\[9\] player_bullets:f0\|ball:b2\|Ball_X_Pos\[9\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[9\]~37 " "Register \"player_bullets:f0\|ball:b2\|Ball_X_Pos\[9\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b2\|Ball_X_Pos\[9\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[9\]~37\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b2|Ball_X_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b1\|Ball_X_Pos\[0\] player_bullets:f0\|ball:b1\|Ball_X_Pos\[0\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[0\]~1 " "Register \"player_bullets:f0\|ball:b1\|Ball_X_Pos\[0\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b1\|Ball_X_Pos\[0\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[0\]~1\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b1|Ball_X_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b1\|Ball_X_Pos\[1\] player_bullets:f0\|ball:b1\|Ball_X_Pos\[1\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[1\]~5 " "Register \"player_bullets:f0\|ball:b1\|Ball_X_Pos\[1\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b1\|Ball_X_Pos\[1\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[1\]~5\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b1|Ball_X_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b1\|Ball_X_Pos\[2\] player_bullets:f0\|ball:b1\|Ball_X_Pos\[2\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[2\]~9 " "Register \"player_bullets:f0\|ball:b1\|Ball_X_Pos\[2\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b1\|Ball_X_Pos\[2\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[2\]~9\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b1|Ball_X_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b1\|Ball_X_Pos\[3\] player_bullets:f0\|ball:b1\|Ball_X_Pos\[3\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[3\]~13 " "Register \"player_bullets:f0\|ball:b1\|Ball_X_Pos\[3\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b1\|Ball_X_Pos\[3\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[3\]~13\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b1|Ball_X_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b1\|Ball_X_Pos\[4\] player_bullets:f0\|ball:b1\|Ball_X_Pos\[4\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[4\]~17 " "Register \"player_bullets:f0\|ball:b1\|Ball_X_Pos\[4\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b1\|Ball_X_Pos\[4\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[4\]~17\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b1|Ball_X_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b1\|Ball_X_Pos\[5\] player_bullets:f0\|ball:b1\|Ball_X_Pos\[5\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[5\]~21 " "Register \"player_bullets:f0\|ball:b1\|Ball_X_Pos\[5\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b1\|Ball_X_Pos\[5\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[5\]~21\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b1|Ball_X_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b1\|Ball_X_Pos\[6\] player_bullets:f0\|ball:b1\|Ball_X_Pos\[6\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[6\]~25 " "Register \"player_bullets:f0\|ball:b1\|Ball_X_Pos\[6\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b1\|Ball_X_Pos\[6\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[6\]~25\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b1|Ball_X_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b1\|Ball_X_Pos\[7\] player_bullets:f0\|ball:b1\|Ball_X_Pos\[7\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[7\]~29 " "Register \"player_bullets:f0\|ball:b1\|Ball_X_Pos\[7\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b1\|Ball_X_Pos\[7\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[7\]~29\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b1|Ball_X_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b1\|Ball_X_Pos\[8\] player_bullets:f0\|ball:b1\|Ball_X_Pos\[8\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[8\]~33 " "Register \"player_bullets:f0\|ball:b1\|Ball_X_Pos\[8\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b1\|Ball_X_Pos\[8\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[8\]~33\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b1|Ball_X_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b1\|Ball_X_Pos\[9\] player_bullets:f0\|ball:b1\|Ball_X_Pos\[9\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[9\]~37 " "Register \"player_bullets:f0\|ball:b1\|Ball_X_Pos\[9\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b1\|Ball_X_Pos\[9\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[9\]~37\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b1|Ball_X_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b0\|Ball_X_Pos\[0\] player_bullets:f0\|ball:b0\|Ball_X_Pos\[0\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[0\]~1 " "Register \"player_bullets:f0\|ball:b0\|Ball_X_Pos\[0\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b0\|Ball_X_Pos\[0\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[0\]~1\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b0|Ball_X_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b0\|Ball_X_Pos\[1\] player_bullets:f0\|ball:b0\|Ball_X_Pos\[1\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[1\]~5 " "Register \"player_bullets:f0\|ball:b0\|Ball_X_Pos\[1\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b0\|Ball_X_Pos\[1\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[1\]~5\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b0|Ball_X_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b0\|Ball_X_Pos\[2\] player_bullets:f0\|ball:b0\|Ball_X_Pos\[2\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[2\]~9 " "Register \"player_bullets:f0\|ball:b0\|Ball_X_Pos\[2\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b0\|Ball_X_Pos\[2\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[2\]~9\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b0|Ball_X_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b0\|Ball_X_Pos\[3\] player_bullets:f0\|ball:b0\|Ball_X_Pos\[3\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[3\]~13 " "Register \"player_bullets:f0\|ball:b0\|Ball_X_Pos\[3\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b0\|Ball_X_Pos\[3\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[3\]~13\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b0|Ball_X_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b0\|Ball_X_Pos\[4\] player_bullets:f0\|ball:b0\|Ball_X_Pos\[4\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[4\]~17 " "Register \"player_bullets:f0\|ball:b0\|Ball_X_Pos\[4\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b0\|Ball_X_Pos\[4\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[4\]~17\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b0|Ball_X_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b0\|Ball_X_Pos\[5\] player_bullets:f0\|ball:b0\|Ball_X_Pos\[5\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[5\]~21 " "Register \"player_bullets:f0\|ball:b0\|Ball_X_Pos\[5\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b0\|Ball_X_Pos\[5\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[5\]~21\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b0|Ball_X_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b0\|Ball_X_Pos\[6\] player_bullets:f0\|ball:b0\|Ball_X_Pos\[6\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[6\]~25 " "Register \"player_bullets:f0\|ball:b0\|Ball_X_Pos\[6\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b0\|Ball_X_Pos\[6\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[6\]~25\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b0|Ball_X_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b0\|Ball_X_Pos\[7\] player_bullets:f0\|ball:b0\|Ball_X_Pos\[7\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[7\]~29 " "Register \"player_bullets:f0\|ball:b0\|Ball_X_Pos\[7\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b0\|Ball_X_Pos\[7\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[7\]~29\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b0|Ball_X_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b0\|Ball_X_Pos\[8\] player_bullets:f0\|ball:b0\|Ball_X_Pos\[8\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[8\]~33 " "Register \"player_bullets:f0\|ball:b0\|Ball_X_Pos\[8\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b0\|Ball_X_Pos\[8\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[8\]~33\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b0|Ball_X_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "player_bullets:f0\|ball:b0\|Ball_X_Pos\[9\] player_bullets:f0\|ball:b0\|Ball_X_Pos\[9\]~_emulated player_bullets:f0\|ball:b4\|Ball_X_Pos\[9\]~37 " "Register \"player_bullets:f0\|ball:b0\|Ball_X_Pos\[9\]\" is converted into an equivalent circuit using register \"player_bullets:f0\|ball:b0\|Ball_X_Pos\[9\]~_emulated\" and latch \"player_bullets:f0\|ball:b4\|Ball_X_Pos\[9\]~37\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|player_bullets:f0|ball:b0|Ball_X_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_run:er0\|ball:b0\|Ball_X_Pos\[0\] enemy_run:er0\|ball:b0\|Ball_X_Pos\[0\]~_emulated enemy_run:er0\|ball:b0\|Ball_X_Pos\[0\]~1 " "Register \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[0\]\" is converted into an equivalent circuit using register \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[0\]~_emulated\" and latch \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[0\]~1\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|enemy_run:er0|ball:b0|Ball_X_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_run:er0\|ball:b0\|Ball_X_Pos\[1\] enemy_run:er0\|ball:b0\|Ball_X_Pos\[1\]~_emulated enemy_run:er0\|ball:b0\|Ball_X_Pos\[1\]~5 " "Register \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[1\]\" is converted into an equivalent circuit using register \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[1\]~_emulated\" and latch \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[1\]~5\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|enemy_run:er0|ball:b0|Ball_X_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_run:er0\|ball:b0\|Ball_X_Pos\[2\] enemy_run:er0\|ball:b0\|Ball_X_Pos\[2\]~_emulated enemy_run:er0\|ball:b0\|Ball_X_Pos\[2\]~9 " "Register \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[2\]\" is converted into an equivalent circuit using register \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[2\]~_emulated\" and latch \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[2\]~9\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|enemy_run:er0|ball:b0|Ball_X_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_run:er0\|ball:b0\|Ball_X_Pos\[3\] enemy_run:er0\|ball:b0\|Ball_X_Pos\[3\]~_emulated enemy_run:er0\|ball:b0\|Ball_X_Pos\[3\]~13 " "Register \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[3\]\" is converted into an equivalent circuit using register \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[3\]~_emulated\" and latch \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[3\]~13\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|enemy_run:er0|ball:b0|Ball_X_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_run:er0\|ball:b0\|Ball_X_Pos\[4\] enemy_run:er0\|ball:b0\|Ball_X_Pos\[4\]~_emulated enemy_run:er0\|ball:b0\|Ball_X_Pos\[4\]~17 " "Register \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[4\]\" is converted into an equivalent circuit using register \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[4\]~_emulated\" and latch \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[4\]~17\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|enemy_run:er0|ball:b0|Ball_X_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_run:er0\|ball:b0\|Ball_X_Pos\[5\] enemy_run:er0\|ball:b0\|Ball_X_Pos\[5\]~_emulated enemy_run:er0\|ball:b0\|Ball_X_Pos\[5\]~21 " "Register \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[5\]\" is converted into an equivalent circuit using register \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[5\]~_emulated\" and latch \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[5\]~21\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|enemy_run:er0|ball:b0|Ball_X_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_run:er0\|ball:b0\|Ball_X_Pos\[6\] enemy_run:er0\|ball:b0\|Ball_X_Pos\[6\]~_emulated enemy_run:er0\|ball:b0\|Ball_X_Pos\[6\]~25 " "Register \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[6\]\" is converted into an equivalent circuit using register \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[6\]~_emulated\" and latch \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[6\]~25\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|enemy_run:er0|ball:b0|Ball_X_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_run:er0\|ball:b0\|Ball_X_Pos\[7\] enemy_run:er0\|ball:b0\|Ball_X_Pos\[7\]~_emulated enemy_run:er0\|ball:b0\|Ball_X_Pos\[7\]~29 " "Register \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[7\]\" is converted into an equivalent circuit using register \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[7\]~_emulated\" and latch \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[7\]~29\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|enemy_run:er0|ball:b0|Ball_X_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_run:er0\|ball:b0\|Ball_X_Pos\[8\] enemy_run:er0\|ball:b0\|Ball_X_Pos\[8\]~_emulated enemy_run:er0\|ball:b0\|Ball_X_Pos\[8\]~33 " "Register \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[8\]\" is converted into an equivalent circuit using register \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[8\]~_emulated\" and latch \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[8\]~33\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|enemy_run:er0|ball:b0|Ball_X_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy_run:er0\|ball:b0\|Ball_X_Pos\[9\] enemy_run:er0\|ball:b0\|Ball_X_Pos\[9\]~_emulated enemy_run:er0\|ball:b0\|Ball_X_Pos\[9\]~37 " "Register \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[9\]\" is converted into an equivalent circuit using register \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[9\]~_emulated\" and latch \"enemy_run:er0\|ball:b0\|Ball_X_Pos\[9\]~37\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|enemy_run:er0|ball:b0|Ball_X_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy:e0\|ball:b0\|Ball_X_Pos\[0\] enemy:e0\|ball:b0\|Ball_X_Pos\[0\]~_emulated enemy:e0\|ball:b0\|Ball_X_Pos\[0\]~1 " "Register \"enemy:e0\|ball:b0\|Ball_X_Pos\[0\]\" is converted into an equivalent circuit using register \"enemy:e0\|ball:b0\|Ball_X_Pos\[0\]~_emulated\" and latch \"enemy:e0\|ball:b0\|Ball_X_Pos\[0\]~1\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|enemy:e0|ball:b0|Ball_X_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy:e0\|ball:b0\|Ball_X_Pos\[1\] enemy:e0\|ball:b0\|Ball_X_Pos\[1\]~_emulated enemy:e0\|ball:b0\|Ball_X_Pos\[1\]~5 " "Register \"enemy:e0\|ball:b0\|Ball_X_Pos\[1\]\" is converted into an equivalent circuit using register \"enemy:e0\|ball:b0\|Ball_X_Pos\[1\]~_emulated\" and latch \"enemy:e0\|ball:b0\|Ball_X_Pos\[1\]~5\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|enemy:e0|ball:b0|Ball_X_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy:e0\|ball:b0\|Ball_X_Pos\[2\] enemy:e0\|ball:b0\|Ball_X_Pos\[2\]~_emulated enemy:e0\|ball:b0\|Ball_X_Pos\[2\]~9 " "Register \"enemy:e0\|ball:b0\|Ball_X_Pos\[2\]\" is converted into an equivalent circuit using register \"enemy:e0\|ball:b0\|Ball_X_Pos\[2\]~_emulated\" and latch \"enemy:e0\|ball:b0\|Ball_X_Pos\[2\]~9\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|enemy:e0|ball:b0|Ball_X_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy:e0\|ball:b0\|Ball_X_Pos\[3\] enemy:e0\|ball:b0\|Ball_X_Pos\[3\]~_emulated enemy:e0\|ball:b0\|Ball_X_Pos\[3\]~13 " "Register \"enemy:e0\|ball:b0\|Ball_X_Pos\[3\]\" is converted into an equivalent circuit using register \"enemy:e0\|ball:b0\|Ball_X_Pos\[3\]~_emulated\" and latch \"enemy:e0\|ball:b0\|Ball_X_Pos\[3\]~13\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|enemy:e0|ball:b0|Ball_X_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy:e0\|ball:b0\|Ball_X_Pos\[4\] enemy:e0\|ball:b0\|Ball_X_Pos\[4\]~_emulated enemy:e0\|ball:b0\|Ball_X_Pos\[4\]~17 " "Register \"enemy:e0\|ball:b0\|Ball_X_Pos\[4\]\" is converted into an equivalent circuit using register \"enemy:e0\|ball:b0\|Ball_X_Pos\[4\]~_emulated\" and latch \"enemy:e0\|ball:b0\|Ball_X_Pos\[4\]~17\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|enemy:e0|ball:b0|Ball_X_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy:e0\|ball:b0\|Ball_X_Pos\[5\] enemy:e0\|ball:b0\|Ball_X_Pos\[5\]~_emulated enemy:e0\|ball:b0\|Ball_X_Pos\[5\]~21 " "Register \"enemy:e0\|ball:b0\|Ball_X_Pos\[5\]\" is converted into an equivalent circuit using register \"enemy:e0\|ball:b0\|Ball_X_Pos\[5\]~_emulated\" and latch \"enemy:e0\|ball:b0\|Ball_X_Pos\[5\]~21\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|enemy:e0|ball:b0|Ball_X_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy:e0\|ball:b0\|Ball_X_Pos\[6\] enemy:e0\|ball:b0\|Ball_X_Pos\[6\]~_emulated enemy:e0\|ball:b0\|Ball_X_Pos\[6\]~25 " "Register \"enemy:e0\|ball:b0\|Ball_X_Pos\[6\]\" is converted into an equivalent circuit using register \"enemy:e0\|ball:b0\|Ball_X_Pos\[6\]~_emulated\" and latch \"enemy:e0\|ball:b0\|Ball_X_Pos\[6\]~25\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|enemy:e0|ball:b0|Ball_X_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy:e0\|ball:b0\|Ball_X_Pos\[7\] enemy:e0\|ball:b0\|Ball_X_Pos\[7\]~_emulated enemy:e0\|ball:b0\|Ball_X_Pos\[7\]~29 " "Register \"enemy:e0\|ball:b0\|Ball_X_Pos\[7\]\" is converted into an equivalent circuit using register \"enemy:e0\|ball:b0\|Ball_X_Pos\[7\]~_emulated\" and latch \"enemy:e0\|ball:b0\|Ball_X_Pos\[7\]~29\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|enemy:e0|ball:b0|Ball_X_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy:e0\|ball:b0\|Ball_X_Pos\[8\] enemy:e0\|ball:b0\|Ball_X_Pos\[8\]~_emulated enemy:e0\|ball:b0\|Ball_X_Pos\[8\]~33 " "Register \"enemy:e0\|ball:b0\|Ball_X_Pos\[8\]\" is converted into an equivalent circuit using register \"enemy:e0\|ball:b0\|Ball_X_Pos\[8\]~_emulated\" and latch \"enemy:e0\|ball:b0\|Ball_X_Pos\[8\]~33\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|enemy:e0|ball:b0|Ball_X_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enemy:e0\|ball:b0\|Ball_X_Pos\[9\] enemy:e0\|ball:b0\|Ball_X_Pos\[9\]~_emulated enemy:e0\|ball:b0\|Ball_X_Pos\[9\]~37 " "Register \"enemy:e0\|ball:b0\|Ball_X_Pos\[9\]\" is converted into an equivalent circuit using register \"enemy:e0\|ball:b0\|Ball_X_Pos\[9\]~_emulated\" and latch \"enemy:e0\|ball:b0\|Ball_X_Pos\[9\]~37\"" {  } { { "ball.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/ball.sv" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1670383937101 "|finalproj|enemy:e0|ball:b0|Ball_X_Pos[9]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1670383937101 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:c0\|RunningL5_Enemy_green_rom:RunningL5_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_4j71:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:c0\|RunningL5_Enemy_green_rom:RunningL5_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_4j71:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_4j71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_4j71.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 526 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383937240 "|finalproj|color_mapper:c0|RunningL5_Enemy_green_rom:RunningL5_Enemy_green_rom|altsyncram:memory_rtl_0|altsyncram_4j71:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:c0\|RunningL5_Enemy_green_rom:RunningL5_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_4j71:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:c0\|RunningL5_Enemy_green_rom:RunningL5_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_4j71:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_4j71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_4j71.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 526 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383937240 "|finalproj|color_mapper:c0|RunningL5_Enemy_green_rom:RunningL5_Enemy_green_rom|altsyncram:memory_rtl_0|altsyncram_4j71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:c0\|RunningL5_Enemy_green_rom:RunningL5_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_4j71:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:c0\|RunningL5_Enemy_green_rom:RunningL5_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_4j71:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_4j71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_4j71.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 526 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383937240 "|finalproj|color_mapper:c0|RunningL5_Enemy_green_rom:RunningL5_Enemy_green_rom|altsyncram:memory_rtl_0|altsyncram_4j71:auto_generated|ram_block1a2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1670383937240 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1670383937240 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:c0\|RunningR2_Enemy_green_rom:RunningR2_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_aj71:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:c0\|RunningR2_Enemy_green_rom:RunningR2_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_aj71:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_aj71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_aj71.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 565 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383937350 "|finalproj|color_mapper:c0|RunningR2_Enemy_green_rom:RunningR2_Enemy_green_rom|altsyncram:memory_rtl_0|altsyncram_aj71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:c0\|RunningR2_Enemy_green_rom:RunningR2_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_aj71:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:c0\|RunningR2_Enemy_green_rom:RunningR2_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_aj71:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_aj71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_aj71.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 565 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383937350 "|finalproj|color_mapper:c0|RunningR2_Enemy_green_rom:RunningR2_Enemy_green_rom|altsyncram:memory_rtl_0|altsyncram_aj71:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:c0\|RunningR2_Enemy_green_rom:RunningR2_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_aj71:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:c0\|RunningR2_Enemy_green_rom:RunningR2_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_aj71:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_aj71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_aj71.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 565 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383937350 "|finalproj|color_mapper:c0|RunningR2_Enemy_green_rom:RunningR2_Enemy_green_rom|altsyncram:memory_rtl_0|altsyncram_aj71:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:c0\|RunningR3_Enemy_green_rom:RunningR3_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_cj71:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:c0\|RunningR3_Enemy_green_rom:RunningR3_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_cj71:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_cj71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_cj71.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 578 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383937350 "|finalproj|color_mapper:c0|RunningR3_Enemy_green_rom:RunningR3_Enemy_green_rom|altsyncram:memory_rtl_0|altsyncram_cj71:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:c0\|RunningR3_Enemy_green_rom:RunningR3_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_cj71:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:c0\|RunningR3_Enemy_green_rom:RunningR3_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_cj71:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_cj71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_cj71.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 578 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383937350 "|finalproj|color_mapper:c0|RunningR3_Enemy_green_rom:RunningR3_Enemy_green_rom|altsyncram:memory_rtl_0|altsyncram_cj71:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:c0\|RunningR3_Enemy_green_rom:RunningR3_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_cj71:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:c0\|RunningR3_Enemy_green_rom:RunningR3_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_cj71:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_cj71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_cj71.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 578 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383937350 "|finalproj|color_mapper:c0|RunningR3_Enemy_green_rom:RunningR3_Enemy_green_rom|altsyncram:memory_rtl_0|altsyncram_cj71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:c0\|RunningR4_Enemy_green_rom:RunningR4_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_ej71:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:c0\|RunningR4_Enemy_green_rom:RunningR4_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_ej71:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ej71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_ej71.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 591 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383937350 "|finalproj|color_mapper:c0|RunningR4_Enemy_green_rom:RunningR4_Enemy_green_rom|altsyncram:memory_rtl_0|altsyncram_ej71:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:c0\|RunningR4_Enemy_green_rom:RunningR4_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_ej71:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:c0\|RunningR4_Enemy_green_rom:RunningR4_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_ej71:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ej71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_ej71.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 591 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383937350 "|finalproj|color_mapper:c0|RunningR4_Enemy_green_rom:RunningR4_Enemy_green_rom|altsyncram:memory_rtl_0|altsyncram_ej71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:c0\|RunningR4_Enemy_green_rom:RunningR4_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_ej71:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:c0\|RunningR4_Enemy_green_rom:RunningR4_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_ej71:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ej71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_ej71.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 591 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383937350 "|finalproj|color_mapper:c0|RunningR4_Enemy_green_rom:RunningR4_Enemy_green_rom|altsyncram:memory_rtl_0|altsyncram_ej71:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:c0\|RunningR5_Enemy_green_rom:RunningR5_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_gj71:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:c0\|RunningR5_Enemy_green_rom:RunningR5_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_gj71:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_gj71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_gj71.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 604 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383937350 "|finalproj|color_mapper:c0|RunningR5_Enemy_green_rom:RunningR5_Enemy_green_rom|altsyncram:memory_rtl_0|altsyncram_gj71:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:c0\|RunningR5_Enemy_green_rom:RunningR5_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_gj71:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:c0\|RunningR5_Enemy_green_rom:RunningR5_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_gj71:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_gj71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_gj71.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 604 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383937350 "|finalproj|color_mapper:c0|RunningR5_Enemy_green_rom:RunningR5_Enemy_green_rom|altsyncram:memory_rtl_0|altsyncram_gj71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:c0\|RunningR5_Enemy_green_rom:RunningR5_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_gj71:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:c0\|RunningR5_Enemy_green_rom:RunningR5_Enemy_green_rom\|altsyncram:memory_rtl_0\|altsyncram_gj71:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_gj71.tdf" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/altsyncram_gj71.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/Color_Mapper.sv" 604 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383937350 "|finalproj|color_mapper:c0|RunningR5_Enemy_green_rom:RunningR5_Enemy_green_rom|altsyncram:memory_rtl_0|altsyncram_gj71:auto_generated|ram_block1a2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1670383937350 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1670383937350 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383961908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383961908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383961908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383961908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383961908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383961908 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670383961908 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670383961909 "|finalproj|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670383961909 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383962365 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "375 " "375 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670383970348 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:c0\|lpm_divide:Mod8\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"color_mapper:c0\|lpm_divide:Mod8\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0fe.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/alt_u_div_0fe.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383970409 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:c0\|lpm_divide:Mod8\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"color_mapper:c0\|lpm_divide:Mod8\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0fe.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/alt_u_div_0fe.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383970409 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:c0\|lpm_divide:Mod6\|lpm_divide_k3o:auto_generated\|abs_divider_mbg:divider\|alt_u_div_0ie:divider\|add_sub_22_result_int\[2\]~12 " "Logic cell \"color_mapper:c0\|lpm_divide:Mod6\|lpm_divide_k3o:auto_generated\|abs_divider_mbg:divider\|alt_u_div_0ie:divider\|add_sub_22_result_int\[2\]~12\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_22_result_int\[2\]~12" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/alt_u_div_0ie.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383970409 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:c0\|lpm_divide:Mod6\|lpm_divide_k3o:auto_generated\|abs_divider_mbg:divider\|alt_u_div_0ie:divider\|add_sub_22_result_int\[1\]~14 " "Logic cell \"color_mapper:c0\|lpm_divide:Mod6\|lpm_divide_k3o:auto_generated\|abs_divider_mbg:divider\|alt_u_div_0ie:divider\|add_sub_22_result_int\[1\]~14\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_22_result_int\[1\]~14" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/alt_u_div_0ie.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383970409 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:c0\|lpm_divide:Mod4\|lpm_divide_k3o:auto_generated\|abs_divider_mbg:divider\|alt_u_div_0ie:divider\|add_sub_22_result_int\[2\]~12 " "Logic cell \"color_mapper:c0\|lpm_divide:Mod4\|lpm_divide_k3o:auto_generated\|abs_divider_mbg:divider\|alt_u_div_0ie:divider\|add_sub_22_result_int\[2\]~12\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_22_result_int\[2\]~12" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/alt_u_div_0ie.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383970409 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:c0\|lpm_divide:Mod4\|lpm_divide_k3o:auto_generated\|abs_divider_mbg:divider\|alt_u_div_0ie:divider\|add_sub_22_result_int\[1\]~14 " "Logic cell \"color_mapper:c0\|lpm_divide:Mod4\|lpm_divide_k3o:auto_generated\|abs_divider_mbg:divider\|alt_u_div_0ie:divider\|add_sub_22_result_int\[1\]~14\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_22_result_int\[1\]~14" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/alt_u_div_0ie.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383970409 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:c0\|lpm_divide:Mod2\|lpm_divide_k3o:auto_generated\|abs_divider_mbg:divider\|alt_u_div_0ie:divider\|add_sub_25_result_int\[2\]~12 " "Logic cell \"color_mapper:c0\|lpm_divide:Mod2\|lpm_divide_k3o:auto_generated\|abs_divider_mbg:divider\|alt_u_div_0ie:divider\|add_sub_25_result_int\[2\]~12\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_25_result_int\[2\]~12" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/alt_u_div_0ie.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383970409 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:c0\|lpm_divide:Mod2\|lpm_divide_k3o:auto_generated\|abs_divider_mbg:divider\|alt_u_div_0ie:divider\|add_sub_25_result_int\[1\]~14 " "Logic cell \"color_mapper:c0\|lpm_divide:Mod2\|lpm_divide_k3o:auto_generated\|abs_divider_mbg:divider\|alt_u_div_0ie:divider\|add_sub_25_result_int\[1\]~14\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_25_result_int\[1\]~14" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/alt_u_div_0ie.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383970409 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:c0\|background_rom:br0\|lpm_divide:Div3\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_6_result_int\[3\]~6 " "Logic cell \"color_mapper:c0\|background_rom:br0\|lpm_divide:Div3\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_6_result_int\[3\]~6\"" {  } { { "db/alt_u_div_ohe.tdf" "add_sub_6_result_int\[3\]~6" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/alt_u_div_ohe.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383970409 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:c0\|background_rom:br0\|lpm_divide:Div3\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_6_result_int\[2\]~8 " "Logic cell \"color_mapper:c0\|background_rom:br0\|lpm_divide:Div3\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_6_result_int\[2\]~8\"" {  } { { "db/alt_u_div_ohe.tdf" "add_sub_6_result_int\[2\]~8" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/db/alt_u_div_ohe.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383970409 ""} { "Info" "ISCL_SCL_CELL_NAME" "player:p0\|coly2\[0\]~18 " "Logic cell \"player:p0\|coly2\[0\]~18\"" {  } { { "player.sv" "coly2\[0\]~18" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/player.sv" 169 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383970409 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1670383970409 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 209 " "Ignored 209 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to ARDUINO_RESET_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to ARDUINO_RESET_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_CS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_CS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SCLK -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SCLK -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDI -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDI -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDO -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDO -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670383970631 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1670383970631 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/output_files/FinalProject.map.smsg " "Generated suppressed messages file C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/output_files/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383971875 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670383978498 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670383978498 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383979414 "|finalproj|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383979414 "|finalproj|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383979414 "|finalproj|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383979414 "|finalproj|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383979414 "|finalproj|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383979414 "|finalproj|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383979414 "|finalproj|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383979414 "|finalproj|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383979414 "|finalproj|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670383979414 "|finalproj|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670383979414 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10845 " "Implemented 10845 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670383979415 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670383979415 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1670383979415 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10450 " "Implemented 10450 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670383979415 ""} { "Info" "ICUT_CUT_TM_RAMS" "220 " "Implemented 220 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670383979415 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1670383979415 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "28 " "Implemented 28 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1670383979415 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670383979415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 551 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 551 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5051 " "Peak virtual memory: 5051 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670383979663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 21:32:59 2022 " "Processing ended: Tue Dec 06 21:32:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670383979663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:41 " "Elapsed time: 00:02:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670383979663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:25 " "Total CPU time (on all processors): 00:03:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670383979663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670383979663 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1670383981577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670383981600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 21:33:00 2022 " "Processing started: Tue Dec 06 21:33:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670383981600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670383981600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670383981600 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670383981789 ""}
{ "Info" "0" "" "Project  = FinalProject" {  } {  } 0 0 "Project  = FinalProject" 0 0 "Fitter" 0 0 1670383981790 ""}
{ "Info" "0" "" "Revision = FinalProject" {  } {  } 0 0 "Revision = FinalProject" 0 0 "Fitter" 0 0 1670383981790 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1670383982302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670383982303 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FinalProject 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"FinalProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670383982385 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670383982440 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670383982440 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "finalproj_soc:u0\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_vg92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"finalproj_soc:u0\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_vg92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "finalproj_soc:u0\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for finalproj_soc:u0\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] port" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 3324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1670383982531 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "finalproj_soc:u0\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] 1 1 -18 -1000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -18 degrees (-1000 ps) for finalproj_soc:u0\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] port" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 3325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1670383982531 ""}  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 3324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1670383982531 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670383982886 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1670383982909 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670383983683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670383983683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670383983683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670383983683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670383983683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670383983683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670383983683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670383983683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670383983683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670383983683 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670383983683 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1670383983683 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 24748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670383983701 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 24750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670383983701 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 24752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670383983701 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 24754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670383983701 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1670383983701 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670383983701 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670383983701 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670383983701 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670383983701 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670383983708 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1670383984523 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "The Timing Analyzer is analyzing 30 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1670383986686 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1670383986695 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1670383986695 ""}
{ "Info" "ISTA_SDC_FOUND" "finalproj_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'finalproj_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1670383986756 ""}
{ "Info" "ISTA_SDC_FOUND" "finalproj_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'finalproj_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1670383986772 ""}
{ "Info" "ISTA_SDC_FOUND" "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1670383986779 ""}
{ "Info" "ISTA_SDC_FOUND" "timing.sdc " "Reading SDC File: 'timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1670383986802 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 9 ADC_CLK_10 port " "Ignored filter at timing.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/timing.sdc" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/timing.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1670383986804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/timing.sdc" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/timing.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1670383986804 ""}  } { { "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/timing.sdc" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/timing.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1670383986804 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 11 MAX10_CLK2_50 port " "Ignored filter at timing.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/timing.sdc" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/timing.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1670383986805 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/timing.sdc" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/timing.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1670383986805 ""}  } { { "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/timing.sdc" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/timing.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1670383986805 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1670383986809 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1670383986809 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1670383986809 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1670383986810 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:v0\|clkdiv " "Node: vga_controller:v0\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:v0\|hc\[0\] vga_controller:v0\|clkdiv " "Register vga_controller:v0\|hc\[0\] is being clocked by vga_controller:v0\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670383986844 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1670383986844 "|finalproj|vga_controller:v0|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:v0\|vs " "Node: vga_controller:v0\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register game_control:g0\|score\[7\] vga_controller:v0\|vs " "Register game_control:g0\|score\[7\] is being clocked by vga_controller:v0\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670383986844 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1670383986844 "|finalproj|vga_controller:v0|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch player_bullets:f0\|ball:b4\|Ball_X_Pos\[0\]~1 KEY\[0\] " "Latch player_bullets:f0\|ball:b4\|Ball_X_Pos\[0\]~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670383986844 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1670383986844 "|finalproj|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670383986849 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1670383986849 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1670383986956 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1670383986960 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1670383986961 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1670383986961 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1670383986961 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 clk_dram_ext " "  20.000 clk_dram_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1670383986961 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1670383986961 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1670383986961 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\] " "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1670383986961 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1670383986961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "finalproj_soc:u0\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node finalproj_soc:u0\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670383987733 ""}  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 3324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670383987733 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "finalproj_soc:u0\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node finalproj_soc:u0\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670383987734 ""}  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 3324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670383987734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670383987734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:v0\|clkdiv " "Destination node vga_controller:v0\|clkdiv" {  } { { "VGA_controller.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 2194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670383987734 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670383987734 ""}  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 24732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670383987734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:v0\|vs  " "Automatically promoted node vga_controller:v0\|vs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670383987734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_VS~output " "Destination node VGA_VS~output" {  } { { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 24686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670383987734 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670383987734 ""}  } { { "VGA_controller.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/VGA_controller.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 2199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670383987734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670383987734 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 24151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670383987734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:v0\|clkdiv  " "Automatically promoted node vga_controller:v0\|clkdiv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670383987734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:v0\|vs " "Destination node vga_controller:v0\|vs" {  } { { "VGA_controller.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/VGA_controller.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 2199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670383987734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:v0\|clkdiv~0 " "Destination node vga_controller:v0\|clkdiv~0" {  } { { "VGA_controller.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 20871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670383987734 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670383987734 ""}  } { { "VGA_controller.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 2194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670383987734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "finalproj_soc:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node finalproj_soc:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670383987734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalproj_soc:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node finalproj_soc:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "finalproj_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 11686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670383987734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 4869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670383987734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 4083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670383987734 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670383987734 ""}  } { { "finalproj_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 2221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670383987734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "finalproj_soc:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node finalproj_soc:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670383987734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalproj_soc:u0\|finalproj_soc_sdram:sdram\|active_rnw~3 " "Destination node finalproj_soc:u0\|finalproj_soc_sdram:sdram\|active_rnw~3" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 11917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670383987734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalproj_soc:u0\|finalproj_soc_sdram:sdram\|active_cs_n~0 " "Destination node finalproj_soc:u0\|finalproj_soc_sdram:sdram\|active_cs_n~0" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 11947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670383987734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalproj_soc:u0\|finalproj_soc_sdram:sdram\|active_cs_n~1 " "Destination node finalproj_soc:u0\|finalproj_soc_sdram:sdram\|active_cs_n~1" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 11948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670383987734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalproj_soc:u0\|finalproj_soc_sdram:sdram\|i_refs\[0\] " "Destination node finalproj_soc:u0\|finalproj_soc_sdram:sdram\|i_refs\[0\]" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 3540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670383987734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalproj_soc:u0\|finalproj_soc_sdram:sdram\|i_refs\[2\] " "Destination node finalproj_soc:u0\|finalproj_soc_sdram:sdram\|i_refs\[2\]" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 3538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670383987734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalproj_soc:u0\|finalproj_soc_sdram:sdram\|i_refs\[1\] " "Destination node finalproj_soc:u0\|finalproj_soc_sdram:sdram\|i_refs\[1\]" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 3539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670383987734 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670383987734 ""}  } { { "finalproj_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 5409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670383987734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670383987735 ""}  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "finalproj_soc:u0\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 4088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670383987735 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "finalproj_soc:u0\|finalproj_soc_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node finalproj_soc:u0\|finalproj_soc_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670383987735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalproj_soc:u0\|finalproj_soc_sdram_pll:sdram_pll\|readdata\[0\]~1 " "Destination node finalproj_soc:u0\|finalproj_soc_sdram_pll:sdram_pll\|readdata\[0\]~1" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 18541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670383987735 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670383987735 ""}  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" 274 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 3355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670383987735 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670383989232 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670383989243 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670383989244 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670383989258 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1670383989294 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1670383989294 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1670383989294 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1670383989294 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1670383989294 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1670383989294 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1670383989294 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1670383989294 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1670383989294 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1670383989294 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1670383989294 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1670383989294 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1670383989294 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1670383989294 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1670383989294 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1670383989294 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1670383989294 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1670383989294 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1670383989294 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1670383989294 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1670383989294 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1670383989294 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670383989295 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670383989316 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670383990874 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1670383990883 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1670383990883 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1670383990883 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1670383990883 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670383990883 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "finalproj_soc:u0\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_vg92:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"finalproj_soc:u0\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_vg92:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" 150 -1 0 } } { "finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v" 294 0 0 } } { "finalproj_soc/synthesis/finalproj_soc.v" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj_soc/synthesis/finalproj_soc.v" 254 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 158 0 0 } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 32 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1670383991157 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670383991969 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1670383991969 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670383991971 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1670383991992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670383994991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670383998289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670383998411 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670384016526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670384016526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670384018866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X67_Y22 X78_Y32 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X67_Y22 to location X78_Y32" {  } { { "loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X67_Y22 to location X78_Y32"} { { 12 { 0 ""} 67 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1670384025021 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670384025021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1670384028221 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1670384028221 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670384028221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670384028226 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.43 " "Total time spent on timing analysis during the Fitter is 6.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1670384028659 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670384028727 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670384034018 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670384034025 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670384039949 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670384043453 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1670384044685 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "17 " "Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670384044755 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670384044755 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670384044755 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670384044755 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670384044755 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670384044755 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670384044755 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670384044755 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently enabled " "Pin ARDUINO_IO\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670384044755 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently enabled " "Pin ARDUINO_IO\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670384044755 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670384044755 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670384044755 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently enabled " "Pin ARDUINO_IO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670384044755 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently enabled " "Pin ARDUINO_IO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670384044755 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670384044755 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670384044755 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently enabled " "Pin ARDUINO_RESET_N has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "finalproj.sv" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/finalproj.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670384044755 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1670384044755 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/output_files/FinalProject.fit.smsg " "Generated suppressed messages file C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/output_files/FinalProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670384045363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 61 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5842 " "Peak virtual memory: 5842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670384049971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 21:34:09 2022 " "Processing ended: Tue Dec 06 21:34:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670384049971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670384049971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:12 " "Total CPU time (on all processors): 00:02:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670384049971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670384049971 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670384051494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670384051501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 21:34:11 2022 " "Processing started: Tue Dec 06 21:34:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670384051501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670384051501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670384051502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1670384052432 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1670384055248 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670384055407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670384056845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 21:34:16 2022 " "Processing ended: Tue Dec 06 21:34:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670384056845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670384056845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670384056845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670384056845 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670384057700 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670384058619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670384058627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 21:34:18 2022 " "Processing started: Tue Dec 06 21:34:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670384058627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670384058627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FinalProject -c FinalProject " "Command: quartus_sta FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670384058627 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670384058812 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 209 " "Ignored 209 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to ARDUINO_RESET_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to ARDUINO_RESET_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_CS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_CS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SCLK -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SCLK -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDI -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDI -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDO -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDO -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1670384061793 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1670384061793 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670384062375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670384062375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670384062411 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670384062411 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "The Timing Analyzer is analyzing 30 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1670384062937 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1670384063206 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1670384063206 ""}
{ "Info" "ISTA_SDC_FOUND" "finalproj_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'finalproj_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1670384063271 ""}
{ "Info" "ISTA_SDC_FOUND" "finalproj_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'finalproj_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1670384063297 ""}
{ "Info" "ISTA_SDC_FOUND" "finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1670384063308 ""}
{ "Info" "ISTA_SDC_FOUND" "timing.sdc " "Reading SDC File: 'timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1670384063334 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 9 ADC_CLK_10 port " "Ignored filter at timing.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/timing.sdc" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/timing.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1670384063336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/timing.sdc" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/timing.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1670384063338 ""}  } { { "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/timing.sdc" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/timing.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1670384063338 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 11 MAX10_CLK2_50 port " "Ignored filter at timing.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/timing.sdc" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/timing.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1670384063339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/timing.sdc" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/timing.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1670384063340 ""}  } { { "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/timing.sdc" "" { Text "C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/timing.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1670384063340 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1670384063344 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1670384063344 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670384063344 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1670384063344 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:v0\|clkdiv " "Node: vga_controller:v0\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:v0\|hc\[0\] vga_controller:v0\|clkdiv " "Register vga_controller:v0\|hc\[0\] is being clocked by vga_controller:v0\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670384063384 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1670384063384 "|finalproj|vga_controller:v0|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:v0\|vs " "Node: vga_controller:v0\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register game_control:g0\|score\[7\] vga_controller:v0\|vs " "Register game_control:g0\|score\[7\] is being clocked by vga_controller:v0\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670384063384 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1670384063384 "|finalproj|vga_controller:v0|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch player_bullets:f0\|ball:b4\|Ball_X_Pos\[6\]~25 KEY\[0\] " "Latch player_bullets:f0\|ball:b4\|Ball_X_Pos\[6\]~25 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670384063385 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1670384063385 "|finalproj|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670384063396 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1670384063396 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670384063496 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670384063501 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670384063581 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1670384063656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.122 " "Worst-case setup slack is 7.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.122               0.000 MAX10_CLK1_50  " "    7.122               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.256               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    8.256               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.442               0.000 clk_dram_ext  " "   15.442               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.189               0.000 altera_reserved_tck  " "   46.189               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670384063695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.279 " "Worst-case hold slack is 0.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 MAX10_CLK1_50  " "    0.279               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.342               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.673               0.000 clk_dram_ext  " "    0.673               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670384063736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.870 " "Worst-case recovery slack is 13.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.870               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   13.870               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.482               0.000 MAX10_CLK1_50  " "   14.482               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.997               0.000 altera_reserved_tck  " "   47.997               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670384063761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.967 " "Worst-case removal slack is 0.967" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.967               0.000 MAX10_CLK1_50  " "    0.967               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.305               0.000 altera_reserved_tck  " "    1.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.941               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    3.941               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670384063783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.549 " "Worst-case minimum pulse width slack is 9.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.549               0.000 MAX10_CLK1_50  " "    9.549               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.708               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.708               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.849               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\]  " "    9.849               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.790               0.000 clk_dram_ext  " "   15.790               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.632               0.000 altera_reserved_tck  " "   49.632               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384063793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670384063793 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384063847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384063847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384063847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384063847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.316 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.316" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384063847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.450 ns " "Worst Case Available Settling Time: 33.450 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384063847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384063847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384063847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384063847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384063847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384063847 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670384063847 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670384063857 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670384063919 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670384070538 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:v0\|clkdiv " "Node: vga_controller:v0\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:v0\|hc\[0\] vga_controller:v0\|clkdiv " "Register vga_controller:v0\|hc\[0\] is being clocked by vga_controller:v0\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670384071127 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1670384071127 "|finalproj|vga_controller:v0|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:v0\|vs " "Node: vga_controller:v0\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register game_control:g0\|score\[7\] vga_controller:v0\|vs " "Register game_control:g0\|score\[7\] is being clocked by vga_controller:v0\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670384071127 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1670384071127 "|finalproj|vga_controller:v0|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch player_bullets:f0\|ball:b4\|Ball_X_Pos\[6\]~25 KEY\[0\] " "Latch player_bullets:f0\|ball:b4\|Ball_X_Pos\[6\]~25 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670384071128 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1670384071128 "|finalproj|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670384071135 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1670384071135 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670384071136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.060 " "Worst-case setup slack is 8.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.060               0.000 MAX10_CLK1_50  " "    8.060               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.888               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    8.888               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.604               0.000 clk_dram_ext  " "   15.604               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.472               0.000 altera_reserved_tck  " "   46.472               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670384071222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.285 " "Worst-case hold slack is 0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 MAX10_CLK1_50  " "    0.285               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.307               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.622               0.000 clk_dram_ext  " "    0.622               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670384071251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.454 " "Worst-case recovery slack is 14.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.454               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   14.454               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.996               0.000 MAX10_CLK1_50  " "   14.996               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.177               0.000 altera_reserved_tck  " "   48.177               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670384071266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.893 " "Worst-case removal slack is 0.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.893               0.000 MAX10_CLK1_50  " "    0.893               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.207               0.000 altera_reserved_tck  " "    1.207               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.545               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    3.545               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670384071283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.581 " "Worst-case minimum pulse width slack is 9.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.581               0.000 MAX10_CLK1_50  " "    9.581               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.689               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.689               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.874               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\]  " "    9.874               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.790               0.000 clk_dram_ext  " "   15.790               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.658               0.000 altera_reserved_tck  " "   49.658               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670384071289 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384071328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384071328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384071328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384071328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.316 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.316" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384071328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.936 ns " "Worst Case Available Settling Time: 33.936 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384071328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384071328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384071328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384071328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384071328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384071328 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670384071328 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670384071339 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:v0\|clkdiv " "Node: vga_controller:v0\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:v0\|hc\[0\] vga_controller:v0\|clkdiv " "Register vga_controller:v0\|hc\[0\] is being clocked by vga_controller:v0\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670384071840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1670384071840 "|finalproj|vga_controller:v0|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:v0\|vs " "Node: vga_controller:v0\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register game_control:g0\|score\[7\] vga_controller:v0\|vs " "Register game_control:g0\|score\[7\] is being clocked by vga_controller:v0\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670384071840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1670384071840 "|finalproj|vga_controller:v0|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch player_bullets:f0\|ball:b4\|Ball_X_Pos\[6\]~25 KEY\[0\] " "Latch player_bullets:f0\|ball:b4\|Ball_X_Pos\[6\]~25 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670384071840 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1670384071840 "|finalproj|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670384071847 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1670384071847 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670384071848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.623 " "Worst-case setup slack is 11.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.623               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   11.623               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.396               0.000 MAX10_CLK1_50  " "   14.396               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.553               0.000 clk_dram_ext  " "   15.553               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.619               0.000 altera_reserved_tck  " "   48.619               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670384071881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.107 " "Worst-case hold slack is 0.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 MAX10_CLK1_50  " "    0.107               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.149               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clk_dram_ext  " "    0.311               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670384071924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.112 " "Worst-case recovery slack is 17.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.112               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   17.112               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.211               0.000 MAX10_CLK1_50  " "   17.211               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.342               0.000 altera_reserved_tck  " "   49.342               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670384071940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.420 " "Worst-case removal slack is 0.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 MAX10_CLK1_50  " "    0.420               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 altera_reserved_tck  " "    0.565               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.844               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    1.844               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670384071957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.400 " "Worst-case minimum pulse width slack is 9.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 MAX10_CLK1_50  " "    9.400               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.720               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.720               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.957               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\]  " "    9.957               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 clk_dram_ext  " "   16.000               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.415               0.000 altera_reserved_tck  " "   49.415               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670384071966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670384071966 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384072010 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384072010 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384072010 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384072010 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.316 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.316" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384072010 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.161 ns " "Worst Case Available Settling Time: 37.161 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384072010 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384072010 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384072010 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384072010 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384072010 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670384072010 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670384072010 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670384073617 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670384073624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 225 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 225 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4944 " "Peak virtual memory: 4944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670384073801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 21:34:33 2022 " "Processing ended: Tue Dec 06 21:34:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670384073801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670384073801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670384073801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670384073801 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1670384075216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670384075225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 21:34:35 2022 " "Processing started: Tue Dec 06 21:34:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670384075225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1670384075225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1670384075225 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1670384076510 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1670384077095 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject.svo C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/simulation/modelsim/ simulation " "Generated file FinalProject.svo in folder \"C:/Users/nitis/Desktop/UIUC_Fall_2022/ECE_385/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1670384078890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670384079887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 21:34:39 2022 " "Processing ended: Tue Dec 06 21:34:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670384079887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670384079887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670384079887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1670384079887 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 840 s " "Quartus Prime Full Compilation was successful. 0 errors, 840 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1670384080690 ""}
