# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:14 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../../../../package/package_lib/cpet_343_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cpet_343_components
# End time: 15:53:14 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:14 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 15:53:14 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:14 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 15:53:14 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:14 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:53:14 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:14 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:53:14 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:14 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cpet_343_components
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 15:53:14 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:14 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../src/blink_block_mem_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity blink_block_mem_tb
# -- Compiling architecture arch of blink_block_mem_tb
# ** Warning: ../src/blink_block_mem_tb.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error (suppressible): ../src/blink_block_mem_tb.vhd(56): (vcom-1141) Identifier "simple_processor" does not identify a component declaration.
# ** Warning: ../src/blink_block_mem_tb.vhd(71): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: ../src/blink_block_mem_tb.vhd(72): Illegal target for signal assignment.
# ** Error: ../src/blink_block_mem_tb.vhd(72): (vcom-1136) Unknown identifier "exe_btn_i".
# ** Warning: ../src/blink_block_mem_tb.vhd(73): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: ../src/blink_block_mem_tb.vhd(74): Illegal target for signal assignment.
# ** Error: ../src/blink_block_mem_tb.vhd(74): (vcom-1136) Unknown identifier "exe_btn_i".
# ** Warning: ../src/blink_block_mem_tb.vhd(75): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: ../src/blink_block_mem_tb.vhd(76): Illegal target for signal assignment.
# ** Error: ../src/blink_block_mem_tb.vhd(76): (vcom-1136) Unknown identifier "exe_btn_i".
# ** Warning: ../src/blink_block_mem_tb.vhd(77): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: ../src/blink_block_mem_tb.vhd(78): Illegal target for signal assignment.
# ** Error: ../src/blink_block_mem_tb.vhd(78): (vcom-1136) Unknown identifier "exe_btn_i".
# ** Warning: ../src/blink_block_mem_tb.vhd(79): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: ../src/blink_block_mem_tb.vhd(80): Illegal target for signal assignment.
# ** Error: ../src/blink_block_mem_tb.vhd(80): (vcom-1136) Unknown identifier "exe_btn_i".
# ** Warning: ../src/blink_block_mem_tb.vhd(81): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: ../src/blink_block_mem_tb.vhd(82): Illegal target for signal assignment.
# ** Error: ../src/blink_block_mem_tb.vhd(82): (vcom-1136) Unknown identifier "exe_btn_i".
# ** Warning: ../src/blink_block_mem_tb.vhd(83): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: ../src/blink_block_mem_tb.vhd(84): Illegal target for signal assignment.
# ** Error: ../src/blink_block_mem_tb.vhd(84): (vcom-1136) Unknown identifier "exe_btn_i".
# ** Warning: ../src/blink_block_mem_tb.vhd(85): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: ../src/blink_block_mem_tb.vhd(86): Illegal target for signal assignment.
# ** Error: ../src/blink_block_mem_tb.vhd(86): (vcom-1136) Unknown identifier "exe_btn_i".
# ** Warning: ../src/blink_block_mem_tb.vhd(87): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: ../src/blink_block_mem_tb.vhd(88): Illegal target for signal assignment.
# ** Error: ../src/blink_block_mem_tb.vhd(88): (vcom-1136) Unknown identifier "exe_btn_i".
# ** Warning: ../src/blink_block_mem_tb.vhd(89): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: ../src/blink_block_mem_tb.vhd(90): Illegal target for signal assignment.
# ** Error: ../src/blink_block_mem_tb.vhd(90): (vcom-1136) Unknown identifier "exe_btn_i".
# ** Warning: ../src/blink_block_mem_tb.vhd(91): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: ../src/blink_block_mem_tb.vhd(92): Illegal target for signal assignment.
# ** Error: ../src/blink_block_mem_tb.vhd(92): (vcom-1136) Unknown identifier "exe_btn_i".
# ** Warning: ../src/blink_block_mem_tb.vhd(93): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: ../src/blink_block_mem_tb.vhd(94): Illegal target for signal assignment.
# ** Error: ../src/blink_block_mem_tb.vhd(94): (vcom-1136) Unknown identifier "exe_btn_i".
# ** Error: ../src/blink_block_mem_tb.vhd(99): VHDL Compiler exiting
# End time: 15:53:14 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 26, Warnings: 13
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 9
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work ../src/blink_block_mem_tb.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:24 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../../../../package/package_lib/cpet_343_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cpet_343_components
# End time: 15:54:24 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:24 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 15:54:24 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:24 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 15:54:25 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:25 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:54:25 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:25 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:54:25 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:25 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cpet_343_components
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 15:54:25 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:25 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../src/blink_block_mem_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity blink_block_mem_tb
# -- Compiling architecture arch of blink_block_mem_tb
# ** Warning: ../src/blink_block_mem_tb.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(60): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(62): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(64): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(66): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(68): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(70): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(72): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(74): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(76): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(78): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(82): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 15:54:25 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# vsim -voptargs="+acc" blink_block_mem_tb 
# Start time: 15:54:25 on Dec 09,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.blink_block_mem_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.cpet_343_components
# Loading work.dj_roomba_3000(beh)
# Loading work.rising_edge_synchronizer(beh)
# Loading altera_mf.altera_mf_components
# Loading work.rom_data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.rom_instructions(syn)
# ** Warning: (vsim-3473) Component instance "u_state_machine_inst : state_machine_five_states" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb/dj_roomba File: ../../src/dj_roomba_3000.vhd
# ** Warning: (vsim-3473) Component instance "u_generic_count_inst : generic_counter" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb/dj_roomba File: ../../src/dj_roomba_3000.vhd
# ** Error: (vish-4014) No objects found matching '/dj_roomba_3000_tb/dj_roomba/clk'.
# Executing ONERROR command at macro ./wave.do line 12
# ** Error: (vish-4014) No objects found matching '/dj_roomba_3000_tb/dj_roomba/reset'.
# Executing ONERROR command at macro ./wave.do line 13
# ** Error: (vish-4014) No objects found matching '/dj_roomba_3000_tb/dj_roomba/execute_btn'.
# Executing ONERROR command at macro ./wave.do line 14
# ** Error: (vish-4014) No objects found matching '/dj_roomba_3000_tb/dj_roomba/sync'.
# Executing ONERROR command at macro ./wave.do line 15
# ** Error: (vish-4014) No objects found matching '/dj_roomba_3000_tb/dj_roomba/led'.
# Executing ONERROR command at macro ./wave.do line 16
# ** Error: (vish-4014) No objects found matching '/dj_roomba_3000_tb/dj_roomba/audio_out'.
# Executing ONERROR command at macro ./wave.do line 17
# ** Error: (vish-4014) No objects found matching '/dj_roomba_3000_tb/dj_roomba/data_address'.
# Executing ONERROR command at macro ./wave.do line 18
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb
# ** Note: ****************** sequential testbench start ****************
#    Time: 960 ns  Iteration: 0  Instance: /blink_block_mem_tb
# ** Note: ****************** sequential testbench start ****************
#    Time: 1920 ns  Iteration: 0  Instance: /blink_block_mem_tb
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:29 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../../../../package/package_lib/cpet_343_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cpet_343_components
# End time: 15:58:29 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:29 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 15:58:29 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:29 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 15:58:29 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:29 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:58:29 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:29 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:58:29 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:29 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cpet_343_components
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 15:58:30 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:30 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../src/blink_block_mem_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity blink_block_mem_tb
# -- Compiling architecture arch of blink_block_mem_tb
# ** Warning: ../src/blink_block_mem_tb.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(60): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(62): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(64): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(66): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(68): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(70): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(72): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(74): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(76): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(78): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(82): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 15:58:30 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 15:58:31 on Dec 09,2024, Elapsed time: 0:04:06
# Errors: 21, Warnings: 15
# vsim -voptargs="+acc" blink_block_mem_tb 
# Start time: 15:58:31 on Dec 09,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.blink_block_mem_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.cpet_343_components
# Loading work.dj_roomba_3000(beh)
# Loading work.rising_edge_synchronizer(beh)
# Loading altera_mf.altera_mf_components
# Loading work.rom_data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.rom_instructions(syn)
# ** Warning: (vsim-3473) Component instance "u_state_machine_inst : state_machine_five_states" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb/dj_roomba File: ../../src/dj_roomba_3000.vhd
# ** Warning: (vsim-3473) Component instance "u_generic_count_inst : generic_counter" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb/dj_roomba File: ../../src/dj_roomba_3000.vhd
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb
# ** Note: ****************** sequential testbench start ****************
#    Time: 960 ns  Iteration: 0  Instance: /blink_block_mem_tb
# ** Note: ****************** sequential testbench start ****************
#    Time: 1920 ns  Iteration: 0  Instance: /blink_block_mem_tb
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:26 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../../../../package/package_lib/cpet_343_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cpet_343_components
# End time: 16:00:26 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:26 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 16:00:26 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:26 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 16:00:26 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:26 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 16:00:26 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:26 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 16:00:26 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:26 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cpet_343_components
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 16:00:27 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:27 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../src/blink_block_mem_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity blink_block_mem_tb
# -- Compiling architecture arch of blink_block_mem_tb
# ** Warning: ../src/blink_block_mem_tb.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(60): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(62): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(64): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(66): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(68): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(70): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(72): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(74): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(76): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(78): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(82): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 16:00:27 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 16:00:28 on Dec 09,2024, Elapsed time: 0:01:57
# Errors: 0, Warnings: 15
# vsim -voptargs="+acc" blink_block_mem_tb 
# Start time: 16:00:28 on Dec 09,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.blink_block_mem_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.cpet_343_components
# Loading work.dj_roomba_3000(beh)
# Loading work.rising_edge_synchronizer(beh)
# Loading altera_mf.altera_mf_components
# Loading work.rom_data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.rom_instructions(syn)
# ** Warning: (vsim-3473) Component instance "u_state_machine_inst : state_machine_five_states" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb/dj_roomba File: ../../src/dj_roomba_3000.vhd
# ** Warning: (vsim-3473) Component instance "u_generic_count_inst : generic_counter" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb/dj_roomba File: ../../src/dj_roomba_3000.vhd
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:15 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../../../../package/package_lib/cpet_343_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cpet_343_components
# End time: 16:01:15 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:15 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 16:01:15 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:15 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 16:01:15 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:15 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 16:01:15 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:15 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 16:01:15 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:15 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cpet_343_components
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 16:01:15 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:15 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../src/blink_block_mem_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity blink_block_mem_tb
# -- Compiling architecture arch of blink_block_mem_tb
# ** Warning: ../src/blink_block_mem_tb.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(60): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(62): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(64): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(66): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(68): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(70): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(72): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(74): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(76): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(78): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(82): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 16:01:15 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 16:01:16 on Dec 09,2024, Elapsed time: 0:00:48
# Errors: 0, Warnings: 15
# vsim -voptargs="+acc" blink_block_mem_tb 
# Start time: 16:01:16 on Dec 09,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.blink_block_mem_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.cpet_343_components
# Loading work.dj_roomba_3000(beh)
# Loading work.rising_edge_synchronizer(beh)
# Loading altera_mf.altera_mf_components
# Loading work.rom_data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.rom_instructions(syn)
# ** Warning: (vsim-3473) Component instance "u_state_machine_inst : state_machine_five_states" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb/dj_roomba File: ../../src/dj_roomba_3000.vhd
# ** Warning: (vsim-3473) Component instance "u_generic_count_inst : generic_counter" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb/dj_roomba File: ../../src/dj_roomba_3000.vhd
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb
# ** Note: ****************** sequential testbench start ****************
#    Time: 1200 ns  Iteration: 0  Instance: /blink_block_mem_tb
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:42 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../../../../package/package_lib/cpet_343_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cpet_343_components
# End time: 16:02:42 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:42 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 16:02:42 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:42 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 16:02:43 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:43 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 16:02:43 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:43 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 16:02:43 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:43 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cpet_343_components
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 16:02:43 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:43 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../src/blink_block_mem_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity blink_block_mem_tb
# -- Compiling architecture arch of blink_block_mem_tb
# ** Warning: ../src/blink_block_mem_tb.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(60): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(62): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(64): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(66): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(68): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(70): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(72): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(74): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(76): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(78): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(82): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 16:02:43 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 16:02:44 on Dec 09,2024, Elapsed time: 0:01:28
# Errors: 0, Warnings: 15
# vsim -voptargs="+acc" blink_block_mem_tb 
# Start time: 16:02:44 on Dec 09,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.blink_block_mem_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.cpet_343_components
# Loading work.dj_roomba_3000(beh)
# Loading work.rising_edge_synchronizer(beh)
# Loading altera_mf.altera_mf_components
# Loading work.rom_data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.rom_instructions(syn)
# ** Warning: (vsim-3473) Component instance "u_state_machine_inst : state_machine_five_states" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb/dj_roomba File: ../../src/dj_roomba_3000.vhd
# ** Warning: (vsim-3473) Component instance "u_generic_count_inst : generic_counter" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb/dj_roomba File: ../../src/dj_roomba_3000.vhd
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb
# ** Note: ****************** sequential testbench start ****************
#    Time: 1200 ns  Iteration: 0  Instance: /blink_block_mem_tb
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:34 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../../../../package/package_lib/cpet_343_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cpet_343_components
# End time: 16:03:34 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:34 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 16:03:34 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:34 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 16:03:34 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:34 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 16:03:34 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:34 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 16:03:34 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:34 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cpet_343_components
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 16:03:34 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:34 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../src/blink_block_mem_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity blink_block_mem_tb
# -- Compiling architecture arch of blink_block_mem_tb
# ** Warning: ../src/blink_block_mem_tb.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(60): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(62): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(64): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(66): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(68): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(70): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(72): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(74): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(76): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(78): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(82): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 16:03:34 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 16:03:35 on Dec 09,2024, Elapsed time: 0:00:51
# Errors: 0, Warnings: 15
# vsim -voptargs="+acc" blink_block_mem_tb 
# Start time: 16:03:36 on Dec 09,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.blink_block_mem_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.cpet_343_components
# Loading work.dj_roomba_3000(beh)
# Loading work.rising_edge_synchronizer(beh)
# Loading altera_mf.altera_mf_components
# Loading work.rom_data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.rom_instructions(syn)
# ** Warning: (vsim-3473) Component instance "u_state_machine_inst : state_machine_five_states" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb/dj_roomba File: ../../src/dj_roomba_3000.vhd
# ** Warning: (vsim-3473) Component instance "u_generic_count_inst : generic_counter" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb/dj_roomba File: ../../src/dj_roomba_3000.vhd
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb
# ** Note: ****************** sequential testbench start ****************
#    Time: 1200 ns  Iteration: 0  Instance: /blink_block_mem_tb
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:37 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../../../../package/package_lib/cpet_343_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cpet_343_components
# End time: 16:04:37 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:37 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 16:04:37 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:37 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 16:04:37 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:37 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 16:04:37 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:37 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 16:04:37 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:37 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cpet_343_components
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 16:04:37 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:37 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../src/blink_block_mem_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity blink_block_mem_tb
# -- Compiling architecture arch of blink_block_mem_tb
# ** Warning: ../src/blink_block_mem_tb.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(60): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(62): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(64): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(66): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(68): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(70): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(72): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(74): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(76): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(78): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(82): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 16:04:37 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 16:04:38 on Dec 09,2024, Elapsed time: 0:01:02
# Errors: 0, Warnings: 15
# vsim -voptargs="+acc" blink_block_mem_tb 
# Start time: 16:04:38 on Dec 09,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.blink_block_mem_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.cpet_343_components
# Loading work.dj_roomba_3000(beh)
# Loading work.rising_edge_synchronizer(beh)
# Loading altera_mf.altera_mf_components
# Loading work.rom_data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.rom_instructions(syn)
# ** Warning: (vsim-3473) Component instance "u_state_machine_inst : state_machine_five_states" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb/dj_roomba File: ../../src/dj_roomba_3000.vhd
# ** Warning: (vsim-3473) Component instance "u_generic_count_inst : generic_counter" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb/dj_roomba File: ../../src/dj_roomba_3000.vhd
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb
# ** Note: ****************** sequential testbench start ****************
#    Time: 1200 ns  Iteration: 0  Instance: /blink_block_mem_tb
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:34 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../../../../package/package_lib/cpet_343_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cpet_343_components
# End time: 16:05:34 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:34 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 16:05:34 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:34 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 16:05:34 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:34 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 16:05:34 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:34 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 16:05:34 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:34 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cpet_343_components
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 16:05:34 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:34 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../src/blink_block_mem_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity blink_block_mem_tb
# -- Compiling architecture arch of blink_block_mem_tb
# ** Warning: ../src/blink_block_mem_tb.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(60): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(62): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(64): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(66): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(68): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(70): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(72): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(74): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(76): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(78): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(82): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 16:05:34 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 16:05:35 on Dec 09,2024, Elapsed time: 0:00:57
# Errors: 0, Warnings: 15
# vsim -voptargs="+acc" blink_block_mem_tb 
# Start time: 16:05:35 on Dec 09,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.blink_block_mem_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.cpet_343_components
# Loading work.dj_roomba_3000(beh)
# Loading work.rising_edge_synchronizer(beh)
# Loading altera_mf.altera_mf_components
# Loading work.rom_data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.rom_instructions(syn)
# ** Warning: (vsim-3473) Component instance "u_state_machine_inst : state_machine_five_states" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb/dj_roomba File: ../../src/dj_roomba_3000.vhd
# ** Warning: (vsim-3473) Component instance "u_generic_count_inst : generic_counter" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb/dj_roomba File: ../../src/dj_roomba_3000.vhd
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb
# ** Note: ****************** sequential testbench start ****************
#    Time: 1200 ns  Iteration: 0  Instance: /blink_block_mem_tb
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:17 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../../../../package/package_lib/cpet_343_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cpet_343_components
# End time: 16:07:17 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:17 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 16:07:17 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:17 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 16:07:17 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:17 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 16:07:17 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:18 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 16:07:18 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:18 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cpet_343_components
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 16:07:18 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:18 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../src/blink_block_mem_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity blink_block_mem_tb
# -- Compiling architecture arch of blink_block_mem_tb
# ** Warning: ../src/blink_block_mem_tb.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(60): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(62): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(64): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(66): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(68): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(70): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(72): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(74): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(76): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(78): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(82): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 16:07:18 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 16:07:19 on Dec 09,2024, Elapsed time: 0:01:44
# Errors: 0, Warnings: 15
# vsim -voptargs="+acc" blink_block_mem_tb 
# Start time: 16:07:19 on Dec 09,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.blink_block_mem_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.cpet_343_components
# Loading work.dj_roomba_3000(beh)
# Loading work.rising_edge_synchronizer(beh)
# Loading altera_mf.altera_mf_components
# Loading work.rom_data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.rom_instructions(syn)
# ** Warning: (vsim-3473) Component instance "u_state_machine_inst : state_machine_five_states" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb/dj_roomba File: ../../src/dj_roomba_3000.vhd
# ** Warning: (vsim-3473) Component instance "u_generic_count_inst : generic_counter" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb/dj_roomba File: ../../src/dj_roomba_3000.vhd
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb
# ** Note: ****************** sequential testbench start ****************
#    Time: 1200 ns  Iteration: 0  Instance: /blink_block_mem_tb
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:35 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 16:07:35 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:35 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 16:07:35 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:35 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 16:07:35 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:35 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/state_machine_five_states.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity state_machine_five_states
# -- Compiling architecture beh of state_machine_five_states
# ** Error: ../../src/state_machine_five_states.vhd(47): (vcom-1136) Unknown identifier "nsl_i".
# ** Error: ../../src/state_machine_five_states.vhd(47): Expression is not a signal.
# ** Error: ../../src/state_machine_five_states.vhd(51): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: ../../src/state_machine_five_states.vhd(51): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ../../src/state_machine_five_states.vhd(56): near "when": (vcom-1576) expecting END.
# ** Error: ../../src/state_machine_five_states.vhd(60): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: ../../src/state_machine_five_states.vhd(60): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ../../src/state_machine_five_states.vhd(65): near "when": (vcom-1576) expecting END.
# ** Error: ../../src/state_machine_five_states.vhd(80): VHDL Compiler exiting
# End time: 16:07:35 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 5
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/state_machine_five_states.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:24 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 16:08:24 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:24 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 16:08:24 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:24 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 16:08:24 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:24 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/state_machine_five_states.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity state_machine_five_states
# -- Compiling architecture beh of state_machine_five_states
# ** Error: ../../src/state_machine_five_states.vhd(56): near "when": (vcom-1576) expecting END.
# ** Error: ../../src/state_machine_five_states.vhd(60): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: ../../src/state_machine_five_states.vhd(60): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ../../src/state_machine_five_states.vhd(65): near "when": (vcom-1576) expecting END.
# ** Error: ../../src/state_machine_five_states.vhd(80): VHDL Compiler exiting
# End time: 16:08:24 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 5
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/state_machine_five_states.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:36 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 16:08:37 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:37 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 16:08:37 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:37 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 16:08:37 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:37 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/state_machine_five_states.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity state_machine_five_states
# -- Compiling architecture beh of state_machine_five_states
# ** Error: ../../src/state_machine_five_states.vhd(56): near "when": (vcom-1576) expecting END.
# ** Error: ../../src/state_machine_five_states.vhd(65): near "when": (vcom-1576) expecting END.
# ** Error: ../../src/state_machine_five_states.vhd(80): VHDL Compiler exiting
# End time: 16:08:37 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 5
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/state_machine_five_states.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:19 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 16:09:19 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:19 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 16:09:19 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:19 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 16:09:19 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:19 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/state_machine_five_states.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity state_machine_five_states
# -- Compiling architecture beh of state_machine_five_states
# End time: 16:09:19 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:19 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cpet_343_components
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 16:09:19 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:19 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../src/blink_block_mem_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity blink_block_mem_tb
# -- Compiling architecture arch of blink_block_mem_tb
# ** Warning: ../src/blink_block_mem_tb.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(60): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(62): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(64): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(66): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(68): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(70): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(72): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(74): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(76): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(78): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/blink_block_mem_tb.vhd(82): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 16:09:19 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# End time: 16:09:20 on Dec 09,2024, Elapsed time: 0:02:01
# Errors: 26, Warnings: 15
# vsim -voptargs="+acc" blink_block_mem_tb 
# Start time: 16:09:20 on Dec 09,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.blink_block_mem_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.cpet_343_components
# Loading work.dj_roomba_3000(beh)
# Loading work.rising_edge_synchronizer(beh)
# Loading altera_mf.altera_mf_components
# Loading work.rom_data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.rom_instructions(syn)
# Loading work.state_machine_five_states(beh)
# ** Warning: (vsim-3473) Component instance "u_generic_count_inst : generic_counter" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb/dj_roomba File: ../../src/dj_roomba_3000.vhd
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ps  Iteration: 0  Instance: /blink_block_mem_tb
# ** Note: ****************** sequential testbench start ****************
#    Time: 1200 ns  Iteration: 0  Instance: /blink_block_mem_tb
# End time: 16:09:38 on Dec 09,2024, Elapsed time: 0:00:18
# Errors: 0, Warnings: 1
