\doxysection{stm32f4xx\+\_\+ll\+\_\+adc.\+h}
\hypertarget{stm32f4xx__ll__adc_8h_source}{}\label{stm32f4xx__ll__adc_8h_source}\index{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_adc.h@{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_adc.h}}
\mbox{\hyperlink{stm32f4xx__ll__adc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F4xx\_LL\_ADC\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ \_\_STM32F4xx\_LL\_ADC\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.h}}"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#if\ defined\ (ADC1)\ ||\ defined\ (ADC2)\ ||\ defined\ (ADC3)}}
\DoxyCodeLine{00035\ }
\DoxyCodeLine{00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00042\ }
\DoxyCodeLine{00043\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00048\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ group\ regular\ sequencer:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00049\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_REG\_RANK\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00050\ \textcolor{comment}{/*\ -\/\ sequencer\ register\ offset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00051\ \textcolor{comment}{/*\ -\/\ sequencer\ rank\ bits\ position\ into\ the\ selected\ register\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00052\ }
\DoxyCodeLine{00053\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ group\ regular\ sequencer\ configuration\ */}}
\DoxyCodeLine{00054\ \textcolor{comment}{/*\ (offset\ placed\ into\ a\ spare\ area\ of\ literal\ definition)\ */}}
\DoxyCodeLine{00055\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000UL}}
\DoxyCodeLine{00056\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000100UL}}
\DoxyCodeLine{00057\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000200UL}}
\DoxyCodeLine{00058\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000300UL}}
\DoxyCodeLine{00059\ }
\DoxyCodeLine{00060\ \textcolor{preprocessor}{\#define\ ADC\_REG\_SQRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_SQR2\_REGOFFSET\ |\ ADC\_SQR3\_REGOFFSET\ |\ ADC\_SQR4\_REGOFFSET)}}
\DoxyCodeLine{00061\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_ID\_SQRX\_MASK\ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0)}}
\DoxyCodeLine{00062\ }
\DoxyCodeLine{00063\ \textcolor{comment}{/*\ Definition\ of\ ADC\ group\ regular\ sequencer\ bits\ information\ to\ be\ inserted\ \ */}}
\DoxyCodeLine{00064\ \textcolor{comment}{/*\ into\ ADC\ group\ regular\ sequencer\ ranks\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00065\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_1\_SQRX\_BITOFFSET\_POS\ \ (\ 0UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR3\_SQ1)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00066\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_2\_SQRX\_BITOFFSET\_POS\ \ (\ 5UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR3\_SQ2)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00067\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_3\_SQRX\_BITOFFSET\_POS\ \ (10UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR3\_SQ3)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_4\_SQRX\_BITOFFSET\_POS\ \ (15UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR3\_SQ4)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_5\_SQRX\_BITOFFSET\_POS\ \ (20UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR3\_SQ5)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00070\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_6\_SQRX\_BITOFFSET\_POS\ \ (25UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR3\_SQ6)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00071\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_7\_SQRX\_BITOFFSET\_POS\ \ (\ 0UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR2\_SQ7)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_8\_SQRX\_BITOFFSET\_POS\ \ (\ 5UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR2\_SQ8)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_9\_SQRX\_BITOFFSET\_POS\ \ (10UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR2\_SQ9)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00074\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_10\_SQRX\_BITOFFSET\_POS\ (15UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR2\_SQ10)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_11\_SQRX\_BITOFFSET\_POS\ (20UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR2\_SQ11)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00076\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_12\_SQRX\_BITOFFSET\_POS\ (25UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR2\_SQ12)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_13\_SQRX\_BITOFFSET\_POS\ (\ 0UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR1\_SQ13)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_14\_SQRX\_BITOFFSET\_POS\ (\ 5UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR1\_SQ14)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_15\_SQRX\_BITOFFSET\_POS\ (10UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR1\_SQ15)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_16\_SQRX\_BITOFFSET\_POS\ (15UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_SQR1\_SQ16)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00081\ }
\DoxyCodeLine{00082\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ group\ injected\ sequencer:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00083\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_INJ\_RANK\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00084\ \textcolor{comment}{/*\ -\/\ data\ register\ offset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00085\ \textcolor{comment}{/*\ -\/\ offset\ register\ offset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00086\ \textcolor{comment}{/*\ -\/\ sequencer\ rank\ bits\ position\ into\ the\ selected\ register\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00087\ }
\DoxyCodeLine{00088\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ group\ injected\ data\ register\ */}}
\DoxyCodeLine{00089\ \textcolor{comment}{/*\ (offset\ placed\ into\ a\ spare\ area\ of\ literal\ definition)\ */}}
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\#define\ ADC\_JDR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000UL}}
\DoxyCodeLine{00091\ \textcolor{preprocessor}{\#define\ ADC\_JDR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000100UL}}
\DoxyCodeLine{00092\ \textcolor{preprocessor}{\#define\ ADC\_JDR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000200UL}}
\DoxyCodeLine{00093\ \textcolor{preprocessor}{\#define\ ADC\_JDR4\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000300UL}}
\DoxyCodeLine{00094\ }
\DoxyCodeLine{00095\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ group\ injected\ offset\ configuration\ */}}
\DoxyCodeLine{00096\ \textcolor{comment}{/*\ (offset\ placed\ into\ a\ spare\ area\ of\ literal\ definition)\ */}}
\DoxyCodeLine{00097\ \textcolor{preprocessor}{\#define\ ADC\_JOFR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000UL}}
\DoxyCodeLine{00098\ \textcolor{preprocessor}{\#define\ ADC\_JOFR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00001000UL}}
\DoxyCodeLine{00099\ \textcolor{preprocessor}{\#define\ ADC\_JOFR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00002000UL}}
\DoxyCodeLine{00100\ \textcolor{preprocessor}{\#define\ ADC\_JOFR4\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00003000UL}}
\DoxyCodeLine{00101\ }
\DoxyCodeLine{00102\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ (ADC\_JDR1\_REGOFFSET\ |\ ADC\_JDR2\_REGOFFSET\ |\ ADC\_JDR3\_REGOFFSET\ |\ ADC\_JDR4\_REGOFFSET)}}
\DoxyCodeLine{00103\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_JOFRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ (ADC\_JOFR1\_REGOFFSET\ |\ ADC\_JOFR2\_REGOFFSET\ |\ ADC\_JOFR3\_REGOFFSET\ |\ ADC\_JOFR4\_REGOFFSET)}}
\DoxyCodeLine{00104\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK\ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0)}}
\DoxyCodeLine{00105\ }
\DoxyCodeLine{00106\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ group\ regular\ trigger:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00107\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_REG\_TRIG\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00108\ \textcolor{comment}{/*\ -\/\ regular\ trigger\ source\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00109\ \textcolor{comment}{/*\ -\/\ regular\ trigger\ edge\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00110\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT\ \ \ \ \ \ \ (ADC\_CR2\_EXTEN\_0)\ }\textcolor{comment}{/*\ Trigger\ edge\ set\ to\ rising\ edge\ (default\ setting\ for\ compatibility\ with\ some\ ADC\ on\ other\ STM32\ families\ having\ this\ setting\ set\ by\ HW\ default\ value)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00111\ }
\DoxyCodeLine{00112\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ source\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00113\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00114\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00115\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_SOURCE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_REG\_TRIG\_SOFTWARE\ \&\ ADC\_CR2\_EXTSEL)\ >>\ (4UL\ *\ 0UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00116\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CR2\_EXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (4UL\ *\ 1UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00117\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CR2\_EXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (4UL\ *\ 2UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00118\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CR2\_EXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (4UL\ *\ 3UL)))}}
\DoxyCodeLine{00119\ }
\DoxyCodeLine{00120\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ edge\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00121\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00122\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EDGE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_REG\_TRIG\_SOFTWARE\ \&\ ADC\_CR2\_EXTEN)\ >>\ (4UL\ *\ 0UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ >>\ (4UL\ *\ 1UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ >>\ (4UL\ *\ 2UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ >>\ (4UL\ *\ 3UL)))}}
\DoxyCodeLine{00127\ }
\DoxyCodeLine{00128\ \textcolor{comment}{/*\ Definition\ of\ ADC\ group\ regular\ trigger\ bits\ information.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EXTSEL\_BITOFFSET\_POS\ \ (24UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CR2\_EXTSEL)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00130\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EXTEN\_BITOFFSET\_POS\ \ \ (28UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CR2\_EXTEN)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00131\ }
\DoxyCodeLine{00132\ }
\DoxyCodeLine{00133\ }
\DoxyCodeLine{00134\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ group\ injected\ trigger:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00135\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_INJ\_TRIG\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00136\ \textcolor{comment}{/*\ -\/\ injected\ trigger\ source\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00137\ \textcolor{comment}{/*\ -\/\ injected\ trigger\ edge\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT\ \ \ \ \ \ (ADC\_CR2\_JEXTEN\_0)\ }\textcolor{comment}{/*\ Trigger\ edge\ set\ to\ rising\ edge\ (default\ setting\ for\ compatibility\ with\ some\ ADC\ on\ other\ STM32\ families\ having\ this\ setting\ set\ by\ HW\ default\ value)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00139\ }
\DoxyCodeLine{00140\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ source\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00141\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00142\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00143\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_SOURCE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_REG\_TRIG\_SOFTWARE\ \&\ ADC\_CR2\_JEXTSEL)\ >>\ (4UL\ *\ 0UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00144\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CR2\_JEXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (4UL\ *\ 1UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CR2\_JEXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (4UL\ *\ 2UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00146\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CR2\_JEXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (4UL\ *\ 3UL)))}}
\DoxyCodeLine{00147\ }
\DoxyCodeLine{00148\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ edge\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00149\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00150\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_EDGE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_INJ\_TRIG\_SOFTWARE\ \&\ ADC\_CR2\_JEXTEN)\ >>\ (4UL\ *\ 0UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (4UL\ *\ 1UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (4UL\ *\ 2UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00154\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (4UL\ *\ 3UL)))}}
\DoxyCodeLine{00155\ }
\DoxyCodeLine{00156\ \textcolor{comment}{/*\ Definition\ of\ ADC\ group\ injected\ trigger\ bits\ information.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00157\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_EXTSEL\_BITOFFSET\_POS\ \ (16UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CR2\_JEXTSEL)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00158\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_EXTEN\_BITOFFSET\_POS\ \ \ (20UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CR2\_JEXTEN)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00159\ }
\DoxyCodeLine{00160\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ channel:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00161\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_CHANNEL\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00162\ \textcolor{comment}{/*\ -\/\ channel\ identifier\ defined\ by\ number\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00163\ \textcolor{comment}{/*\ -\/\ channel\ differentiation\ between\ external\ channels\ (connected\ to\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00164\ \textcolor{comment}{/*\ \ \ GPIO\ pins)\ and\ internal\ channels\ (connected\ to\ internal\ paths)\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00165\ \textcolor{comment}{/*\ -\/\ channel\ sampling\ time\ defined\ by\ SMPRx\ register\ offset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00166\ \textcolor{comment}{/*\ \ \ and\ SMPx\ bits\ positions\ into\ SMPRx\ register\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00167\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_NUMBER\_MASK\ \ \ \ \ \ \ \ \ (ADC\_CR1\_AWDCH)}}
\DoxyCodeLine{00168\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS\ (\ 0UL)}\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00169\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK)}}
\DoxyCodeLine{00170\ \textcolor{comment}{/*\ Equivalent\ mask\ of\ ADC\_CHANNEL\_NUMBER\_MASK\ aligned\ on\ register\ LSB\ (bit\ 0)\ */}}
\DoxyCodeLine{00171\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0\ 0x0000001FU\ }\textcolor{comment}{/*\ Equivalent\ to\ shift:\ (ADC\_CHANNEL\_NUMBER\_MASK\ >>\ POSITION\_VAL(ADC\_CHANNEL\_NUMBER\_MASK))\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00172\ }
\DoxyCodeLine{00173\ \textcolor{comment}{/*\ Channel\ differentiation\ between\ external\ and\ internal\ channels\ */}}
\DoxyCodeLine{00174\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\ \ \ \ \ \ \ \ \ 0x80000000UL\ \ \ }\textcolor{comment}{/*\ Marker\ of\ internal\ channel\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00175\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2\ \ \ \ \ \ \ 0x40000000UL\ \ \ }\textcolor{comment}{/*\ Marker\ of\ internal\ channel\ for\ other\ ADC\ instances,\ in\ case\ of\ different\ ADC\ internal\ channels\ mapped\ on\ same\ channel\ number\ on\ different\ ADC\ instances\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00176\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_DIFFERENCIATION\_TEMPSENSOR\_VBAT\ 0x10000000U\ \ }\textcolor{comment}{/*\ Dummy\ bit\ for\ driver\ internal\ usage,\ not\ used\ in\ ADC\ channel\ setting\ registers\ CR1\ or\ SQRx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00177\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK\ \ \ \ (ADC\_CHANNEL\_ID\_INTERNAL\_CH\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2\ |\ ADC\_CHANNEL\_DIFFERENCIATION\_TEMPSENSOR\_VBAT)}}
\DoxyCodeLine{00178\ }
\DoxyCodeLine{00179\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ channel\ sampling\ time\ configuration\ */}}
\DoxyCodeLine{00180\ \textcolor{comment}{/*\ (offset\ placed\ into\ a\ spare\ area\ of\ literal\ definition)\ */}}
\DoxyCodeLine{00181\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000UL}}
\DoxyCodeLine{00182\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x02000000UL}}
\DoxyCodeLine{00183\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK\ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ADC\_SMPR2\_REGOFFSET)}}
\DoxyCodeLine{00184\ }
\DoxyCodeLine{00185\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK\ \ \ \ 0x01F00000UL}}
\DoxyCodeLine{00186\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS\ \ \ \ \ (20UL)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00187\ }
\DoxyCodeLine{00188\ \textcolor{comment}{/*\ Definition\ of\ channels\ ID\ number\ information\ to\ be\ inserted\ into\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00189\ \textcolor{comment}{/*\ channels\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00190\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_0\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000UL}}
\DoxyCodeLine{00191\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_1\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_0)}}
\DoxyCodeLine{00192\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_2\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{00193\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_3\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_1\ |\ ADC\_CR1\_AWDCH\_0)}}
\DoxyCodeLine{00194\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_4\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{00195\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_5\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDCH\_0)}}
\DoxyCodeLine{00196\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_6\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_2\ |\ ADC\_CR1\_AWDCH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_7\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_2\ |\ ADC\_CR1\_AWDCH\_1\ |\ ADC\_CR1\_AWDCH\_0)}}
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_8\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_9\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDCH\_0)}}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_10\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDCH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_11\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDCH\_1\ |\ ADC\_CR1\_AWDCH\_0)}}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_12\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_3\ |\ ADC\_CR1\_AWDCH\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_13\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_3\ |\ ADC\_CR1\_AWDCH\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDCH\_0)}}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_14\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_3\ |\ ADC\_CR1\_AWDCH\_2\ |\ ADC\_CR1\_AWDCH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_15\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_3\ |\ ADC\_CR1\_AWDCH\_2\ |\ ADC\_CR1\_AWDCH\_1\ |\ ADC\_CR1\_AWDCH\_0)}}
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_16\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CR1\_AWDCH\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_17\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CR1\_AWDCH\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDCH\_0)}}
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_18\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CR1\_AWDCH\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDCH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}}
\DoxyCodeLine{00209\ }
\DoxyCodeLine{00210\ \textcolor{comment}{/*\ Definition\ of\ channels\ sampling\ time\ information\ to\ be\ inserted\ into\ \ \ \ \ \ \ */}}
\DoxyCodeLine{00211\ \textcolor{comment}{/*\ channels\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_0\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((\ 0UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR2\_SMP0)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00213\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_1\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((\ 3UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR2\_SMP1)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_2\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((\ 6UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR2\_SMP2)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_3\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((\ 9UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR2\_SMP3)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00216\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_4\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((12UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR2\_SMP4)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_5\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((15UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR2\_SMP5)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_6\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((18UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR2\_SMP6)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_7\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((21UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR2\_SMP7)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_8\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((24UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR2\_SMP8)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_9\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((27UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR2\_SMP9)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00222\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_10\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((\ 0UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR1\_SMP10)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_11\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((\ 3UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR1\_SMP11)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00224\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_12\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((\ 6UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR1\_SMP12)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_13\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((\ 9UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR1\_SMP13)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00226\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_14\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((12UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR1\_SMP14)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00227\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_15\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((15UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR1\_SMP15)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_16\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((18UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR1\_SMP16)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00229\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_17\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((21UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR1\_SMP17)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_18\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((24UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ }\textcolor{comment}{/*\ Value\ shifted\ is\ equivalent\ to\ POSITION\_VAL(ADC\_SMPR1\_SMP18)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00231\ }
\DoxyCodeLine{00232\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ analog\ watchdog:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00233\ \textcolor{comment}{/*\ To\ select\ into\ literals\ LL\_ADC\_AWD\_CHANNELx\_xxx\ the\ relevant\ bits\ for:\ \ \ \ \ */}}
\DoxyCodeLine{00234\ \textcolor{comment}{/*\ (concatenation\ of\ multiple\ bits\ used\ in\ different\ analog\ watchdogs,\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00235\ \textcolor{comment}{/*\ (feature\ of\ several\ watchdogs\ not\ available\ on\ all\ STM32\ families)).\ \ \ \ \ \ \ */}}
\DoxyCodeLine{00236\ \textcolor{comment}{/*\ -\/\ analog\ watchdog\ 1:\ monitored\ channel\ defined\ by\ number,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00237\ \textcolor{comment}{/*\ \ \ selection\ of\ ADC\ group\ (ADC\ groups\ regular\ and-\/or\ injected).\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00238\ }
\DoxyCodeLine{00239\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ analog\ watchdog\ channel\ configuration\ */}}
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000UL}}
\DoxyCodeLine{00241\ }
\DoxyCodeLine{00242\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_REGOFFSET)}}
\DoxyCodeLine{00243\ }
\DoxyCodeLine{00244\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR1\_CHANNEL\_MASK\ \ \ \ \ \ \ \ \ \ \ (ADC\_CR1\_AWDCH\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)}}
\DoxyCodeLine{00245\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR\_ALL\_CHANNEL\_MASK\ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_CHANNEL\_MASK)}}
\DoxyCodeLine{00246\ }
\DoxyCodeLine{00247\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ analog\ watchdog\ threshold\ configuration\ */}}
\DoxyCodeLine{00248\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TR1\_HIGH\_REGOFFSET\ \ \ \ \ \ \ \ \ 0x00000000UL}}
\DoxyCodeLine{00249\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TR1\_LOW\_REGOFFSET\ \ \ \ \ \ \ \ \ \ 0x00000001UL}}
\DoxyCodeLine{00250\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ \ (ADC\_AWD\_TR1\_HIGH\_REGOFFSET\ |\ ADC\_AWD\_TR1\_LOW\_REGOFFSET)}}
\DoxyCodeLine{00251\ }
\DoxyCodeLine{00252\ \textcolor{comment}{/*\ ADC\ registers\ bits\ positions\ */}}
\DoxyCodeLine{00253\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_RES\_BITOFFSET\_POS\ \ \ \ \ \ \ \ \ \ (24UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_CR1\_RES)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00254\ \textcolor{preprocessor}{\#define\ ADC\_TR\_HT\_BITOFFSET\_POS\ \ \ \ \ \ \ \ \ \ \ \ (16UL)\ }\textcolor{comment}{/*\ Value\ equivalent\ to\ POSITION\_VAL(ADC\_TR\_HT)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00255\ }
\DoxyCodeLine{00256\ \textcolor{comment}{/*\ ADC\ internal\ channels\ related\ definitions\ */}}
\DoxyCodeLine{00257\ \textcolor{comment}{/*\ Internal\ voltage\ reference\ VrefInt\ */}}
\DoxyCodeLine{00258\ \textcolor{preprocessor}{\#define\ VREFINT\_CAL\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t*)\ (0x1FFF7A2AU))\ }\textcolor{comment}{/*\ Internal\ voltage\ reference,\ address\ of\ parameter\ VREFINT\_CAL:\ VrefInt\ ADC\ raw\ data\ acquired\ at\ temperature\ 30\ DegC\ (tolerance:\ +-\/5\ DegC),\ Vref+\ =\ 3.3\ V\ (tolerance:\ +-\/10\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00259\ \textcolor{preprocessor}{\#define\ VREFINT\_CAL\_VREF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ 3300UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Analog\ voltage\ reference\ (Vref+)\ value\ with\ which\ temperature\ sensor\ has\ been\ calibrated\ in\ production\ (tolerance:\ +-\/10\ mV)\ (unit:\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00260\ \textcolor{comment}{/*\ Temperature\ sensor\ */}}
\DoxyCodeLine{00261\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL1\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t*)\ (0x1FFF7A2CU))\ }\textcolor{comment}{/*\ Internal\ temperature\ sensor,\ address\ of\ parameter\ TS\_CAL1:\ On\ STM32F4,\ temperature\ sensor\ ADC\ raw\ data\ acquired\ at\ temperature\ \ 30\ DegC\ (tolerance:\ +-\/5\ DegC),\ Vref+\ =\ 3.3\ V\ (tolerance:\ +-\/10\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00262\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL2\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t*)\ (0x1FFF7A2EU))\ }\textcolor{comment}{/*\ Internal\ temperature\ sensor,\ address\ of\ parameter\ TS\_CAL2:\ On\ STM32F4,\ temperature\ sensor\ ADC\ raw\ data\ acquired\ at\ temperature\ 110\ DegC\ (tolerance:\ +-\/5\ DegC),\ Vref+\ =\ 3.3\ V\ (tolerance:\ +-\/10\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00263\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL1\_TEMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\ int32\_t)\ \ \ 30)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Internal\ temperature\ sensor,\ temperature\ at\ which\ temperature\ sensor\ has\ been\ calibrated\ in\ production\ for\ data\ into\ TEMPSENSOR\_CAL1\_ADDR\ (tolerance:\ +-\/5\ DegC)\ (unit:\ DegC).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00264\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL2\_TEMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\ int32\_t)\ \ 110)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Internal\ temperature\ sensor,\ temperature\ at\ which\ temperature\ sensor\ has\ been\ calibrated\ in\ production\ for\ data\ into\ TEMPSENSOR\_CAL2\_ADDR\ (tolerance:\ +-\/5\ DegC)\ (unit:\ DegC).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL\_VREFANALOG\ \ \ \ \ \ \ \ \ \ (\ 3300UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Analog\ voltage\ reference\ (Vref+)\ voltage\ with\ which\ temperature\ sensor\ has\ been\ calibrated\ in\ production\ (+-\/10\ mV)\ (unit:\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00266\ }
\DoxyCodeLine{00272\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00285\ \textcolor{preprocessor}{\#define\ \_\_ADC\_MASK\_SHIFT(\_\_BITS\_\_,\ \_\_MASK\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00286\ \textcolor{preprocessor}{\ \ (((\_\_BITS\_\_)\ \&\ (\_\_MASK\_\_))\ >>\ POSITION\_VAL((\_\_MASK\_\_)))}}
\DoxyCodeLine{00287\ }
\DoxyCodeLine{00296\ \textcolor{preprocessor}{\#define\ \_\_ADC\_PTR\_REG\_OFFSET(\_\_REG\_\_,\ \_\_REG\_OFFFSET\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00297\ \textcolor{preprocessor}{\ ((\_\_IO\ uint32\_t\ *)((uint32\_t)\ ((uint32\_t)(\&(\_\_REG\_\_))\ +\ ((\_\_REG\_OFFFSET\_\_)\ <<\ 2UL))))}}
\DoxyCodeLine{00298\ }
\DoxyCodeLine{00304\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00305\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00320\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00321\ \{}
\DoxyCodeLine{00322\ \ \ uint32\_t\ CommonClock;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00327\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{00328\ \ \ uint32\_t\ Multimode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00333\ \ \ uint32\_t\ MultiDMATransfer;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00338\ \ \ uint32\_t\ MultiTwoSamplingDelay;\ \ \ \ \ \ \ }
\DoxyCodeLine{00342\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00343\ }
\DoxyCodeLine{00344\ \}\ LL\_ADC\_CommonInitTypeDef;}
\DoxyCodeLine{00345\ }
\DoxyCodeLine{00366\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00367\ \{}
\DoxyCodeLine{00368\ \ \ uint32\_t\ Resolution;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00373\ \ \ uint32\_t\ DataAlignment;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00378\ \ \ uint32\_t\ SequencersScanMode;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00383\ \}\ LL\_ADC\_InitTypeDef;}
\DoxyCodeLine{00384\ }
\DoxyCodeLine{00404\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00405\ \{}
\DoxyCodeLine{00406\ \ \ uint32\_t\ TriggerSource;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00413\ \ \ uint32\_t\ SequencerLength;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00419\ \ \ uint32\_t\ SequencerDiscont;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00426\ \ \ uint32\_t\ ContinuousMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00432\ \ \ uint32\_t\ DMATransfer;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00437\ \}\ LL\_ADC\_REG\_InitTypeDef;}
\DoxyCodeLine{00438\ }
\DoxyCodeLine{00458\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00459\ \{}
\DoxyCodeLine{00460\ \ \ uint32\_t\ TriggerSource;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00467\ \ \ uint32\_t\ SequencerLength;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00473\ \ \ uint32\_t\ SequencerDiscont;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00480\ \ \ uint32\_t\ TrigAuto;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00486\ \}\ LL\_ADC\_INJ\_InitTypeDef;}
\DoxyCodeLine{00487\ }
\DoxyCodeLine{00491\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00492\ }
\DoxyCodeLine{00493\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00502\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_STRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SR\_STRT\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00503\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SR\_EOC\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00504\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SR\_OVR\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00505\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JSTRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SR\_JSTRT\ \ \ \ \ \ \ }}
\DoxyCodeLine{00506\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SR\_JEOC\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00507\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SR\_AWD\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00508\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{00509\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOCS\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOC1\ \ \ \ \ \ \ }}
\DoxyCodeLine{00510\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOCS\_SLV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOC2\ \ \ \ \ \ \ }}
\DoxyCodeLine{00511\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOCS\_SLV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOC3\ \ \ \ \ \ \ }}
\DoxyCodeLine{00512\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_OVR\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR1\ \ \ \ }}
\DoxyCodeLine{00513\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_OVR\_SLV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR2\ \ \ }}
\DoxyCodeLine{00514\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_OVR\_SLV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR3\ \ \ }}
\DoxyCodeLine{00515\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOS\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOC1\ \ \ \ \ }}
\DoxyCodeLine{00516\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOS\_SLV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOC2\ \ }}
\DoxyCodeLine{00517\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOS\_SLV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOC3\ \ }}
\DoxyCodeLine{00518\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD1\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD1\ \ \ \ \ \ \ }}
\DoxyCodeLine{00519\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD1\_SLV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD2\ \ \ \ \ \ \ }}
\DoxyCodeLine{00520\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD1\_SLV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD3\ \ \ \ \ \ \ }}
\DoxyCodeLine{00521\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00530\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_EOCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_EOCIE\ \ \ \ \ \ }}
\DoxyCodeLine{00531\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_OVRIE\ \ \ \ \ \ }}
\DoxyCodeLine{00532\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_JEOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_JEOCIE\ \ \ \ \ }}
\DoxyCodeLine{00533\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDIE\ \ \ \ \ \ }}
\DoxyCodeLine{00541\ \textcolor{comment}{/*\ List\ of\ ADC\ registers\ intended\ to\ be\ used\ (most\ commonly)\ with\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00542\ \textcolor{comment}{/*\ DMA\ transfer.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00543\ \textcolor{comment}{/*\ Refer\ to\ function\ @ref\ LL\_ADC\_DMA\_GetRegAddr().\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00544\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DMA\_REG\_REGULAR\_DATA\ \ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ }\textcolor{comment}{/*\ ADC\ group\ regular\ conversion\ data\ register\ (corresponding\ to\ register\ DR)\ to\ be\ used\ with\ ADC\ configured\ in\ independent\ mode.\ Without\ DMA\ transfer,\ register\ accessed\ by\ LL\ function\ @ref\ LL\_ADC\_REG\_ReadConversionData32()\ and\ other\ functions\ @ref\ LL\_ADC\_REG\_ReadConversionDatax()\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00545\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{00546\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DMA\_REG\_REGULAR\_DATA\_MULTI\ \ \ \ 0x00000001UL\ \ \ }\textcolor{comment}{/*\ ADC\ group\ regular\ conversion\ data\ register\ (corresponding\ to\ register\ CDR)\ to\ be\ used\ with\ ADC\ configured\ in\ multimode\ (available\ on\ STM32\ devices\ with\ several\ ADC\ instances).\ Without\ DMA\ transfer,\ register\ accessed\ by\ LL\ function\ @ref\ LL\_ADC\_REG\_ReadMultiConversionData32()\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00547\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00555\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV2\ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00556\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV4\ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_ADCPRE\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00557\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV6\ \ \ \ \ \ \ \ (ADC\_CCR\_ADCPRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00558\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV8\ \ \ \ \ \ \ \ (ADC\_CCR\_ADCPRE\_1\ |\ ADC\_CCR\_ADCPRE\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00566\ \textcolor{comment}{/*\ Note:\ Other\ measurement\ paths\ to\ internal\ channels\ may\ be\ available\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00567\ \textcolor{comment}{/*\ \ \ \ \ \ \ (connections\ to\ other\ peripherals).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00568\ \textcolor{comment}{/*\ \ \ \ \ \ \ If\ they\ are\ not\ listed\ below,\ they\ do\ not\ require\ any\ specific\ \ \ \ \ \ \ */}}
\DoxyCodeLine{00569\ \textcolor{comment}{/*\ \ \ \ \ \ \ path\ enable.\ In\ this\ case,\ Access\ to\ measurement\ path\ is\ done\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00570\ \textcolor{comment}{/*\ \ \ \ \ \ \ only\ by\ selecting\ the\ corresponding\ ADC\ internal\ channel.\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00571\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_NONE\ \ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00572\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_VREFINT\ \ \ \ \ \ \ (ADC\_CCR\_TSVREFE)\ \ \ \ \ \ }}
\DoxyCodeLine{00573\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_TEMPSENSOR\ \ \ \ (ADC\_CCR\_TSVREFE)\ \ \ \ \ \ }}
\DoxyCodeLine{00574\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_VBAT\ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_VBATE)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00582\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_12B\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00583\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_10B\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_RES\_0)\ \ \ \ \ }}
\DoxyCodeLine{00584\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_8B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CR1\_RES\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ }}
\DoxyCodeLine{00585\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_6B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CR1\_RES\_1\ |\ ADC\_CR1\_RES\_0)\ \ \ \ \ }}
\DoxyCodeLine{00593\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DATA\_ALIGN\_RIGHT\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00594\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DATA\_ALIGN\_LEFT\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CR2\_ALIGN)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00602\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SEQ\_SCAN\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ }}
\DoxyCodeLine{00603\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SEQ\_SCAN\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CR1\_SCAN)\ }}
\DoxyCodeLine{00611\ \textcolor{preprocessor}{\#define\ LL\_ADC\_GROUP\_REGULAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001UL\ \ \ }}
\DoxyCodeLine{00612\ \textcolor{preprocessor}{\#define\ LL\_ADC\_GROUP\_INJECTED\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002UL\ \ \ }}
\DoxyCodeLine{00613\ \textcolor{preprocessor}{\#define\ LL\_ADC\_GROUP\_REGULAR\_INJECTED\ \ \ \ \ \ 0x00000003UL\ \ \ }}
\DoxyCodeLine{00621\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_0\_NUMBER\ \ |\ ADC\_CHANNEL\_0\_SMP)\ \ }}
\DoxyCodeLine{00622\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_1\_NUMBER\ \ |\ ADC\_CHANNEL\_1\_SMP)\ \ }}
\DoxyCodeLine{00623\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_2\_NUMBER\ \ |\ ADC\_CHANNEL\_2\_SMP)\ \ }}
\DoxyCodeLine{00624\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_3\_NUMBER\ \ |\ ADC\_CHANNEL\_3\_SMP)\ \ }}
\DoxyCodeLine{00625\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_4\_NUMBER\ \ |\ ADC\_CHANNEL\_4\_SMP)\ \ }}
\DoxyCodeLine{00626\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_5\_NUMBER\ \ |\ ADC\_CHANNEL\_5\_SMP)\ \ }}
\DoxyCodeLine{00627\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_6\_NUMBER\ \ |\ ADC\_CHANNEL\_6\_SMP)\ \ }}
\DoxyCodeLine{00628\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_7\_NUMBER\ \ |\ ADC\_CHANNEL\_7\_SMP)\ \ }}
\DoxyCodeLine{00629\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_8\_NUMBER\ \ |\ ADC\_CHANNEL\_8\_SMP)\ \ }}
\DoxyCodeLine{00630\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_9\_NUMBER\ \ |\ ADC\_CHANNEL\_9\_SMP)\ \ }}
\DoxyCodeLine{00631\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_10\_NUMBER\ |\ ADC\_CHANNEL\_10\_SMP)\ }}
\DoxyCodeLine{00632\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_11\_NUMBER\ |\ ADC\_CHANNEL\_11\_SMP)\ }}
\DoxyCodeLine{00633\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_12\_NUMBER\ |\ ADC\_CHANNEL\_12\_SMP)\ }}
\DoxyCodeLine{00634\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_13\_NUMBER\ |\ ADC\_CHANNEL\_13\_SMP)\ }}
\DoxyCodeLine{00635\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_14\_NUMBER\ |\ ADC\_CHANNEL\_14\_SMP)\ }}
\DoxyCodeLine{00636\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_15\_NUMBER\ |\ ADC\_CHANNEL\_15\_SMP)\ }}
\DoxyCodeLine{00637\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_16\_NUMBER\ |\ ADC\_CHANNEL\_16\_SMP)\ }}
\DoxyCodeLine{00638\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_17\_NUMBER\ |\ ADC\_CHANNEL\_17\_SMP)\ }}
\DoxyCodeLine{00639\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_18\_NUMBER\ |\ ADC\_CHANNEL\_18\_SMP)\ }}
\DoxyCodeLine{00640\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_17\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{00641\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_18\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{00642\ \textcolor{preprocessor}{\#if\ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F405xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F417xx)}}
\DoxyCodeLine{00643\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_TEMPSENSOR\ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_16\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{00644\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ ||\ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F410xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00645\ \textcolor{preprocessor}{\#if\ defined(STM32F411xE)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)\ ||\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{00646\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_TEMPSENSOR\ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_18\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\ |\ ADC\_CHANNEL\_DIFFERENCIATION\_TEMPSENSOR\_VBAT)\ }}
\DoxyCodeLine{00647\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F411xE\ ||\ STM32F412Cx\ ||\ STM32F412Rx\ ||\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ STM32F413xx\ ||\ STM32F423xx\ ||\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00655\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_SOFTWARE\ \ \ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00656\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH1\ \ \ \ \ \ \ (ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00657\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH2\ \ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00658\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH3\ \ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00659\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_CH2\ \ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_1\ |\ ADC\_CR2\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00660\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_CH3\ \ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_2\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00661\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_CH4\ \ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_2\ |\ ADC\_CR2\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00662\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_TRGO\ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_2\ |\ ADC\_CR2\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00663\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM3\_CH1\ \ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_2\ |\ ADC\_CR2\_EXTSEL\_1\ |\ ADC\_CR2\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00664\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM3\_TRGO\ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_3\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00665\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM4\_CH4\ \ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_3\ |\ ADC\_CR2\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00666\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM5\_CH1\ \ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_3\ |\ ADC\_CR2\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00667\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM5\_CH2\ \ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_3\ |\ ADC\_CR2\_EXTSEL\_1\ |\ ADC\_CR2\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00668\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM5\_CH3\ \ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_3\ |\ ADC\_CR2\_EXTSEL\_2\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00669\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM8\_CH1\ \ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_3\ |\ ADC\_CR2\_EXTSEL\_2\ |\ ADC\_CR2\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00670\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM8\_TRGO\ \ \ \ \ \ (ADC\_CR2\_EXTSEL\_3\ |\ ADC\_CR2\_EXTSEL\_2\ |\ ADC\_CR2\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00671\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_EXTI\_LINE11\ \ \ \ (ADC\_CR2\_EXTSEL\_3\ |\ ADC\_CR2\_EXTSEL\_2\ |\ ADC\_CR2\_EXTSEL\_1\ |\ ADC\_CR2\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ }}
\DoxyCodeLine{00679\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_RISING\ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_EXTEN\_0)\ \ \ \ \ }}
\DoxyCodeLine{00680\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_FALLING\ \ \ \ \ \ \ \ (ADC\_CR2\_EXTEN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ \ \ }}
\DoxyCodeLine{00681\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_RISINGFALLING\ \ (ADC\_CR2\_EXTEN\_1\ |\ ADC\_CR2\_EXTEN\_0)\ \ \ \ \ }}
\DoxyCodeLine{00689\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_CONV\_SINGLE\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00690\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_CONV\_CONTINUOUS\ \ \ \ \ \ \ \ \ (ADC\_CR2\_CONT)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00698\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_DMA\_TRANSFER\_NONE\ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00699\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_DMA\_TRANSFER\_LIMITED\ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_DMA)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00700\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_DMA\_TRANSFER\_UNLIMITED\ \ (ADC\_CR2\_DDS\ |\ ADC\_CR2\_DMA)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00708\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_FLAG\_EOC\_SEQUENCE\_CONV\ \ \ \ \ \ \ 0x00000000UL\ \ \ \ }}
\DoxyCodeLine{00709\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_FLAG\_EOC\_UNITARY\_CONV\ \ \ \ \ \ \ \ (ADC\_CR2\_EOCS)\ }}
\DoxyCodeLine{00717\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_DISABLE\ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00718\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_2RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{00719\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_3RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00720\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_4RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_1\ |\ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{00721\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_5RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00722\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_6RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{00723\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_7RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_2\ |\ ADC\_SQR1\_L\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00724\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_8RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_2\ |\ ADC\_SQR1\_L\_1\ |\ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{00725\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_9RANKS\ \ (ADC\_SQR1\_L\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00726\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_10RANKS\ (ADC\_SQR1\_L\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{00727\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_11RANKS\ (ADC\_SQR1\_L\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00728\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_12RANKS\ (ADC\_SQR1\_L\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_1\ |\ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{00729\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_13RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00730\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_14RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{00731\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_15RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_2\ |\ ADC\_SQR1\_L\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00732\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_16RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_2\ |\ ADC\_SQR1\_L\_1\ |\ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{00740\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_DISABLE\ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00741\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_1RANK\ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_DISCEN)\ }}
\DoxyCodeLine{00742\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_2RANKS\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_DISCNUM\_0\ |\ ADC\_CR1\_DISCEN)\ }}
\DoxyCodeLine{00743\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_3RANKS\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_DISCNUM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_DISCEN)\ }}
\DoxyCodeLine{00744\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_4RANKS\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_DISCNUM\_1\ |\ ADC\_CR1\_DISCNUM\_0\ |\ ADC\_CR1\_DISCEN)\ }}
\DoxyCodeLine{00745\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_5RANKS\ \ \ \ \ \ (ADC\_CR1\_DISCNUM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_DISCEN)\ }}
\DoxyCodeLine{00746\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_6RANKS\ \ \ \ \ \ (ADC\_CR1\_DISCNUM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_DISCNUM\_0\ |\ ADC\_CR1\_DISCEN)\ }}
\DoxyCodeLine{00747\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_7RANKS\ \ \ \ \ \ (ADC\_CR1\_DISCNUM\_2\ |\ ADC\_CR1\_DISCNUM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_DISCEN)\ }}
\DoxyCodeLine{00748\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_8RANKS\ \ \ \ \ \ (ADC\_CR1\_DISCNUM\_2\ |\ ADC\_CR1\_DISCNUM\_1\ |\ ADC\_CR1\_DISCNUM\_0\ |\ ADC\_CR1\_DISCEN)\ }}
\DoxyCodeLine{00756\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_1\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{00757\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_2\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{00758\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_3\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{00759\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_4\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{00760\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_5\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{00761\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_6\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{00762\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_7\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{00763\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_8\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{00764\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_9\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{00765\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_10\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{00766\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_11\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{00767\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_12\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{00768\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_REG\_RANK\_13\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{00769\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_REG\_RANK\_14\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{00770\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_REG\_RANK\_15\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{00771\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_REG\_RANK\_16\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{00779\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_SOFTWARE\ \ \ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00780\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_CH4\ \ \ \ \ \ \ (ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00781\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_TRGO\ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00782\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM2\_CH1\ \ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00783\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM2\_TRGO\ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_1\ |\ ADC\_CR2\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00784\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CH2\ \ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_2\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00785\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CH4\ \ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_2\ |\ ADC\_CR2\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00786\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM4\_CH1\ \ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_2\ |\ ADC\_CR2\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00787\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM4\_CH2\ \ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_2\ |\ ADC\_CR2\_JEXTSEL\_1\ |\ ADC\_CR2\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00788\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM4\_CH3\ \ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_3\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00789\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM4\_TRGO\ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_3\ |\ ADC\_CR2\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00790\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM5\_CH4\ \ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_3\ |\ ADC\_CR2\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00791\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM5\_TRGO\ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_3\ |\ ADC\_CR2\_JEXTSEL\_1\ |\ ADC\_CR2\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00792\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_CH2\ \ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_3\ |\ ADC\_CR2\_JEXTSEL\_2\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00793\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_CH3\ \ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_3\ |\ ADC\_CR2\_JEXTSEL\_2\ |\ ADC\_CR2\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00794\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_CH4\ \ \ \ \ \ \ (ADC\_CR2\_JEXTSEL\_3\ |\ ADC\_CR2\_JEXTSEL\_2\ |\ ADC\_CR2\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00795\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_EXTI\_LINE15\ \ \ \ (ADC\_CR2\_JEXTSEL\_3\ |\ ADC\_CR2\_JEXTSEL\_2\ |\ ADC\_CR2\_JEXTSEL\_1\ |\ ADC\_CR2\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ }}
\DoxyCodeLine{00803\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_RISING\ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_JEXTEN\_0)\ \ \ }}
\DoxyCodeLine{00804\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_FALLING\ \ \ \ \ \ \ \ (ADC\_CR2\_JEXTEN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ }}
\DoxyCodeLine{00805\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_RISINGFALLING\ \ (ADC\_CR2\_JEXTEN\_1\ |\ ADC\_CR2\_JEXTEN\_0)\ \ \ }}
\DoxyCodeLine{00813\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_INDEPENDENT\ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00814\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_FROM\_GRP\_REGULAR\ \ \ (ADC\_CR1\_JAUTO)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00823\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_SCAN\_DISABLE\ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00824\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_SCAN\_ENABLE\_2RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JL\_0)\ }}
\DoxyCodeLine{00825\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_SCAN\_ENABLE\_3RANKS\ \ (ADC\_JSQR\_JL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00826\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_SCAN\_ENABLE\_4RANKS\ \ (ADC\_JSQR\_JL\_1\ |\ ADC\_JSQR\_JL\_0)\ }}
\DoxyCodeLine{00834\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_DISCONT\_DISABLE\ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00835\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_DISCONT\_1RANK\ \ \ \ \ \ \ (ADC\_CR1\_JDISCEN)\ \ \ \ \ \ }}
\DoxyCodeLine{00843\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_RANK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_JDR1\_REGOFFSET\ |\ ADC\_JOFR1\_REGOFFSET\ |\ 0x00000001UL)\ }}
\DoxyCodeLine{00844\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_RANK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_JDR2\_REGOFFSET\ |\ ADC\_JOFR2\_REGOFFSET\ |\ 0x00000002UL)\ }}
\DoxyCodeLine{00845\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_RANK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_JDR3\_REGOFFSET\ |\ ADC\_JOFR3\_REGOFFSET\ |\ 0x00000003UL)\ }}
\DoxyCodeLine{00846\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_RANK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_JDR4\_REGOFFSET\ |\ ADC\_JOFR4\_REGOFFSET\ |\ 0x00000004UL)\ }}
\DoxyCodeLine{00854\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_3CYCLES\ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00855\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_15CYCLES\ \ \ \ \ \ \ (ADC\_SMPR1\_SMP10\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00856\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_28CYCLES\ \ \ \ \ \ \ (ADC\_SMPR1\_SMP10\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00857\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_56CYCLES\ \ \ \ \ \ \ (ADC\_SMPR1\_SMP10\_1\ |\ ADC\_SMPR1\_SMP10\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00858\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_84CYCLES\ \ \ \ \ \ \ (ADC\_SMPR1\_SMP10\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00859\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_112CYCLES\ \ \ \ \ \ (ADC\_SMPR1\_SMP10\_2\ |\ ADC\_SMPR1\_SMP10\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00860\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_144CYCLES\ \ \ \ \ \ (ADC\_SMPR1\_SMP10\_2\ |\ ADC\_SMPR1\_SMP10\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00861\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_480CYCLES\ \ \ \ \ \ (ADC\_SMPR1\_SMP10)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00869\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_CHANNEL\_MASK\ \ |\ ADC\_AWD\_CR1\_REGOFFSET)\ }}
\DoxyCodeLine{00877\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00878\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_ALL\_CHANNELS\_REG\ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00879\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_ALL\_CHANNELS\_INJ\ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00880\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_ALL\_CHANNELS\_REG\_INJ\ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00881\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_0\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_0\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00882\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_0\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_0\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00883\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_0\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_0\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00884\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_1\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_1\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00885\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_1\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_1\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00886\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_1\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_1\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00887\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_2\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00888\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_2\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00889\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_2\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00890\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_3\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00891\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_3\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00892\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_3\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00893\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_4\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_4\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00894\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_4\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_4\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00895\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_4\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_4\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00896\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_5\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_5\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00897\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_5\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_5\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00898\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_5\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_5\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00899\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_6\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_6\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00900\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_6\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_6\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00901\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_6\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_6\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00902\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_7\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_7\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00903\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_7\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_7\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00904\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_7\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_7\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00905\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_8\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_8\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00906\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_8\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_8\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00907\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_8\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_8\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00908\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_9\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_9\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00909\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_9\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_9\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00910\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_9\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_9\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00911\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_10\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_10\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00912\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_10\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_10\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00913\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_10\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_10\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00914\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_11\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_11\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00915\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_11\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_11\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00916\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_11\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_11\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00917\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_12\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_12\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00918\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_12\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_12\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00919\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_12\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_12\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00920\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_13\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_13\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00921\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_13\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_13\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00922\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_13\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_13\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00923\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_14\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_14\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00924\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_14\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_14\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00925\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_14\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_14\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00926\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_15\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_15\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00927\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_15\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_15\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00928\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_15\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_15\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00929\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_16\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_16\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00930\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_16\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_16\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00931\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_16\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_16\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00932\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_17\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_17\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00933\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_17\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_17\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00934\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_17\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_17\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00935\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_18\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_18\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00936\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_18\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_18\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00937\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_18\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_18\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00938\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VREFINT\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00939\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VREFINT\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00940\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VREFINT\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00941\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VBAT\_REG\ \ \ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00942\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VBAT\_INJ\ \ \ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00943\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VBAT\_REG\_INJ\ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00944\ \textcolor{preprocessor}{\#if\ defined(STM32F401xC)\ ||\ defined(STM32F401xE)\ ||\ defined(STM32F405xx)\ ||\ defined(STM32F407xx)\ ||\ defined(STM32F410Tx)\ ||\ defined(STM32F410Cx)\ ||\ defined(STM32F410Rx)\ ||\ defined(STM32F415xx)\ ||\ defined(STM32F417xx)}}
\DoxyCodeLine{00945\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_REG\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00946\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00947\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_REG\_INJ\ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00948\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F405xx\ ||\ STM32F415xx\ ||\ STM32F407xx\ ||\ STM32F417xx\ ||\ STM32F401xC\ ||\ STM32F401xE\ ||\ STM32F410xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00949\ \textcolor{preprocessor}{\#if\ defined(STM32F411xE)\ ||\ defined(STM32F412Cx)\ ||\ defined(STM32F412Rx)\ ||\ defined(STM32F412Vx)\ ||\ defined(STM32F412Zx)\ ||\ defined(STM32F413xx)\ ||\ defined(STM32F423xx)\ ||\ defined(STM32F427xx)\ ||\ defined(STM32F437xx)\ ||\ defined(STM32F429xx)\ ||\ defined(STM32F439xx)\ ||\ defined(STM32F446xx)\ ||\ defined(STM32F469xx)\ ||\ defined(STM32F479xx)}}
\DoxyCodeLine{00950\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_REG\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00951\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00952\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_REG\_INJ\ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ }}
\DoxyCodeLine{00953\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F411xE\ ||\ STM32F412Cx\ ||\ STM32F412Rx\ ||\ STM32F412Vx\ ||\ STM32F412Zx\ ||\ STM32F413xx\ ||\ STM32F423xx\ ||\ STM32F427xx\ ||\ STM32F437xx\ ||\ STM32F429xx\ ||\ STM32F439xx\ ||\ STM32F446xx\ ||\ STM32F469xx\ ||\ STM32F479xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00961\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_THRESHOLD\_HIGH\ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_TR1\_HIGH\_REGOFFSET)\ }}
\DoxyCodeLine{00962\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_THRESHOLD\_LOW\ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_TR1\_LOW\_REGOFFSET)\ \ }}
\DoxyCodeLine{00967\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{00971\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_INDEPENDENT\ \ \ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00972\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_SIMULT\ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_MULTI\_2\ |\ ADC\_CCR\_MULTI\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00973\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_INTERL\ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_MULTI\_2\ |\ ADC\_CCR\_MULTI\_1\ |\ ADC\_CCR\_MULTI\_0)\ }}
\DoxyCodeLine{00974\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_INJ\_SIMULT\ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_MULTI\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_MULTI\_0)\ }}
\DoxyCodeLine{00975\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_INJ\_ALTERN\ \ \ \ \ \ \ (ADC\_CCR\_MULTI\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_MULTI\_0)\ }}
\DoxyCodeLine{00976\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_SIM\_INJ\_SIM\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_MULTI\_0)\ }}
\DoxyCodeLine{00977\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_SIM\_INJ\_ALT\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_MULTI\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00978\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_INT\_INJ\_SIM\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_MULTI\_1\ |\ ADC\_CCR\_MULTI\_0)\ }}
\DoxyCodeLine{00979\ \textcolor{preprocessor}{\#if\ defined(ADC3)}}
\DoxyCodeLine{00980\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TRIPLE\_REG\_SIM\_INJ\_SIM\ \ (ADC\_CCR\_MULTI\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_MULTI\_0)\ }}
\DoxyCodeLine{00981\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TRIPLE\_REG\_SIM\_INJ\_ALT\ \ (ADC\_CCR\_MULTI\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_MULTI\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00982\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TRIPLE\_INJ\_SIMULT\ \ \ \ \ \ \ (ADC\_CCR\_MULTI\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_MULTI\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_MULTI\_0)\ }}
\DoxyCodeLine{00983\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TRIPLE\_REG\_SIMULT\ \ \ \ \ \ \ (ADC\_CCR\_MULTI\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_MULTI\_2\ |\ ADC\_CCR\_MULTI\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00984\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TRIPLE\_REG\_INTERL\ \ \ \ \ \ \ (ADC\_CCR\_MULTI\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_MULTI\_2\ |\ ADC\_CCR\_MULTI\_1\ |\ ADC\_CCR\_MULTI\_0)\ }}
\DoxyCodeLine{00985\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TRIPLE\_INJ\_ALTERN\ \ \ \ \ \ \ (ADC\_CCR\_MULTI\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_MULTI\_0)\ }}
\DoxyCodeLine{00986\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00994\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_EACH\_ADC\ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00995\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_LIMIT\_1\ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DMA\_0)\ }}
\DoxyCodeLine{00996\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_LIMIT\_2\ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DMA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{00997\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_LIMIT\_3\ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DMA\_1\ |\ ADC\_CCR\_DMA\_0)\ }}
\DoxyCodeLine{00998\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_UNLMT\_1\ \ \ \ \ \ \ \ \ (ADC\_CCR\_DDS\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DMA\_0)\ }}
\DoxyCodeLine{00999\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_UNLMT\_2\ \ \ \ \ \ \ \ \ (ADC\_CCR\_DDS\ |\ ADC\_CCR\_DMA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01000\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_UNLMT\_3\ \ \ \ \ \ \ \ \ (ADC\_CCR\_DDS\ |\ ADC\_CCR\_DMA\_1\ |\ ADC\_CCR\_DMA\_0)\ }}
\DoxyCodeLine{01008\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_5CYCLES\ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01009\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_6CYCLES\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{01010\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_7CYCLES\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01011\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_8CYCLES\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_1\ |\ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{01012\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_9CYCLES\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01013\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_10CYCLES\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{01014\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_11CYCLES\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_2\ |\ ADC\_CCR\_DELAY\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01015\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_12CYCLES\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_2\ |\ ADC\_CCR\_DELAY\_1\ |\ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{01016\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_13CYCLES\ (ADC\_CCR\_DELAY\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01017\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_14CYCLES\ (ADC\_CCR\_DELAY\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{01018\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_15CYCLES\ (ADC\_CCR\_DELAY\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_DELAY\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01019\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_16CYCLES\ (ADC\_CCR\_DELAY\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_DELAY\_1\ |\ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{01020\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_17CYCLES\ (ADC\_CCR\_DELAY\_3\ |\ ADC\_CCR\_DELAY\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01021\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_18CYCLES\ (ADC\_CCR\_DELAY\_3\ |\ ADC\_CCR\_DELAY\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{01022\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_19CYCLES\ (ADC\_CCR\_DELAY\_3\ |\ ADC\_CCR\_DELAY\_2\ |\ ADC\_CCR\_DELAY\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01023\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_20CYCLES\ (ADC\_CCR\_DELAY\_3\ |\ ADC\_CCR\_DELAY\_2\ |\ ADC\_CCR\_DELAY\_1\ |\ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{01031\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_MASTER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CDR\_RDATA\_MST)\ }}
\DoxyCodeLine{01032\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_SLAVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CDR\_RDATA\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01033\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_MASTER\_SLAVE\ \ \ \ \ \ \ \ \ \ (ADC\_CDR\_RDATA\_SLV\ |\ ADC\_CDR\_RDATA\_MST)\ }}
\DoxyCodeLine{01038\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01039\ }
\DoxyCodeLine{01040\ }
\DoxyCodeLine{01049\ \textcolor{comment}{/*\ Note:\ Only\ ADC\ IP\ HW\ delays\ are\ defined\ in\ ADC\ LL\ driver\ driver,\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01050\ \textcolor{comment}{/*\ \ \ \ \ \ \ not\ timeout\ values.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01051\ \textcolor{comment}{/*\ \ \ \ \ \ \ Timeout\ values\ for\ ADC\ operations\ are\ dependent\ to\ device\ clock\ \ \ \ \ \ */}}
\DoxyCodeLine{01052\ \textcolor{comment}{/*\ \ \ \ \ \ \ configuration\ (system\ clock\ versus\ ADC\ clock),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01053\ \textcolor{comment}{/*\ \ \ \ \ \ \ and\ therefore\ must\ be\ defined\ in\ user\ application.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01054\ \textcolor{comment}{/*\ \ \ \ \ \ \ Indications\ for\ estimation\ of\ ADC\ timeout\ delays,\ for\ this\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01055\ \textcolor{comment}{/*\ \ \ \ \ \ \ STM32\ series:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01056\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ enable\ time:\ maximum\ delay\ is\ 2us\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01057\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ (refer\ to\ device\ datasheet,\ parameter\ "{}tSTAB"{})\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01058\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ conversion\ time:\ duration\ depending\ on\ ADC\ clock\ and\ ADC\ \ \ \ \ \ \ */}}
\DoxyCodeLine{01059\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ configuration.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01060\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ (refer\ to\ device\ reference\ manual,\ section\ "{}Timing"{})\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01061\ }
\DoxyCodeLine{01062\ \textcolor{comment}{/*\ Delay\ for\ internal\ voltage\ reference\ stabilization\ time.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01063\ \textcolor{comment}{/*\ Delay\ set\ to\ maximum\ value\ (refer\ to\ device\ datasheet,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01064\ \textcolor{comment}{/*\ parameter\ "{}tSTART"{}).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01065\ \textcolor{comment}{/*\ Unit:\ us\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01066\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DELAY\_VREFINT\_STAB\_US\ \ \ \ \ \ \ (\ \ 10UL)\ \ }}
\DoxyCodeLine{01068\ \textcolor{comment}{/*\ Delay\ for\ temperature\ sensor\ stabilization\ time.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01069\ \textcolor{comment}{/*\ Literal\ set\ to\ maximum\ value\ (refer\ to\ device\ datasheet,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01070\ \textcolor{comment}{/*\ parameter\ "{}tSTART"{}).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01071\ \textcolor{comment}{/*\ Unit:\ us\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01072\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DELAY\_TEMPSENSOR\_STAB\_US\ \ \ \ (\ \ 10UL)\ \ }}
\DoxyCodeLine{01083\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01099\ \textcolor{preprocessor}{\#define\ LL\_ADC\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{01100\ }
\DoxyCodeLine{01107\ \textcolor{preprocessor}{\#define\ LL\_ADC\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_)}}
\DoxyCodeLine{01153\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CHANNEL\_TO\_DECIMAL\_NB(\_\_CHANNEL\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01154\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)}}
\DoxyCodeLine{01155\ }
\DoxyCodeLine{01193\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_DECIMAL\_NB\_TO\_CHANNEL(\_\_DECIMAL\_NB\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01194\ \textcolor{preprocessor}{\ \ (((\_\_DECIMAL\_NB\_\_)\ <=\ 9UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01195\ \textcolor{preprocessor}{\ \ \ \ ?\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01196\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_DECIMAL\_NB\_\_)\ <<\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01197\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ (((uint32\_t)\ (3UL\ *\ (\_\_DECIMAL\_NB\_\_)))\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01198\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01199\ \textcolor{preprocessor}{\ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01200\ \textcolor{preprocessor}{\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_DECIMAL\_NB\_\_)\ <<\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{01202\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ (((uint32\_t)\ (3UL\ *\ ((\_\_DECIMAL\_NB\_\_)\ -\/\ 10UL)))\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ \(\backslash\)}}
\DoxyCodeLine{01203\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01204\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{01205\ }
\DoxyCodeLine{01252\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL(\_\_CHANNEL\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01253\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK)\ !=\ 0UL)}}
\DoxyCodeLine{01254\ }
\DoxyCodeLine{01315\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CHANNEL\_INTERNAL\_TO\_EXTERNAL(\_\_CHANNEL\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01316\ \textcolor{preprocessor}{\ \ ((\_\_CHANNEL\_\_)\ \&\ \string~ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK)}}
\DoxyCodeLine{01317\ }
\DoxyCodeLine{01342\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL\_AVAILABLE(\_\_ADC\_INSTANCE\_\_,\ \_\_CHANNEL\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01343\ \textcolor{preprocessor}{\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01344\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01345\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_TEMPSENSOR)\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01346\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VBAT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01347\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{01465\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_ANALOGWD\_CHANNEL\_GROUP(\_\_CHANNEL\_\_,\ \_\_GROUP\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01466\ \textcolor{preprocessor}{\ \ (((\_\_GROUP\_\_)\ ==\ LL\_ADC\_GROUP\_REGULAR)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01467\ \textcolor{preprocessor}{\ \ \ \ ?\ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01468\ \textcolor{preprocessor}{\ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01469\ \textcolor{preprocessor}{\ \ \ \ \ \ ((\_\_GROUP\_\_)\ ==\ LL\_ADC\_GROUP\_INJECTED)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01470\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ?\ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDSGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01471\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01472\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CR1\_JAWDEN\ |\ ADC\_CR1\_AWDEN\ |\ ADC\_CR1\_AWDSGL)\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01473\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{01474\ }
\DoxyCodeLine{01494\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_ANALOGWD\_SET\_THRESHOLD\_RESOLUTION(\_\_ADC\_RESOLUTION\_\_,\ \_\_AWD\_THRESHOLD\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01495\ \textcolor{preprocessor}{\ \ ((\_\_AWD\_THRESHOLD\_\_)\ <<\ ((\_\_ADC\_RESOLUTION\_\_)\ >>\ (ADC\_CR1\_RES\_BITOFFSET\_POS\ -\/\ 1UL\ )))}}
\DoxyCodeLine{01496\ }
\DoxyCodeLine{01516\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_ANALOGWD\_GET\_THRESHOLD\_RESOLUTION(\_\_ADC\_RESOLUTION\_\_,\ \_\_AWD\_THRESHOLD\_12\_BITS\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01517\ \textcolor{preprocessor}{\ \ ((\_\_AWD\_THRESHOLD\_12\_BITS\_\_)\ >>\ ((\_\_ADC\_RESOLUTION\_\_)\ >>\ (ADC\_CR1\_RES\_BITOFFSET\_POS\ -\/\ 1UL\ )))}}
\DoxyCodeLine{01518\ }
\DoxyCodeLine{01519\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{01533\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_MULTI\_CONV\_DATA\_MASTER\_SLAVE(\_\_ADC\_MULTI\_MASTER\_SLAVE\_\_,\ \_\_ADC\_MULTI\_CONV\_DATA\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{01534\ \textcolor{preprocessor}{\ \ (((\_\_ADC\_MULTI\_CONV\_DATA\_\_)\ >>\ POSITION\_VAL((\_\_ADC\_MULTI\_MASTER\_SLAVE\_\_)))\ \&\ ADC\_CDR\_RDATA\_MST)}}
\DoxyCodeLine{01535\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01536\ }
\DoxyCodeLine{01547\ \textcolor{preprocessor}{\#if\ defined(ADC1)\ \&\&\ defined(ADC2)\ \&\&\ defined(ADC3)}}
\DoxyCodeLine{01548\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_COMMON\_INSTANCE(\_\_ADCx\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01549\ \textcolor{preprocessor}{\ \ (ADC123\_COMMON)}}
\DoxyCodeLine{01550\ \textcolor{preprocessor}{\#elif\ defined(ADC1)\ \&\&\ defined(ADC2)}}
\DoxyCodeLine{01551\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_COMMON\_INSTANCE(\_\_ADCx\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01552\ \textcolor{preprocessor}{\ \ (ADC12\_COMMON)}}
\DoxyCodeLine{01553\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01554\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_COMMON\_INSTANCE(\_\_ADCx\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01555\ \textcolor{preprocessor}{\ \ (ADC1\_COMMON)}}
\DoxyCodeLine{01556\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01557\ }
\DoxyCodeLine{01575\ \textcolor{preprocessor}{\#if\ defined(ADC1)\ \&\&\ defined(ADC2)\ \&\&\ defined(ADC3)}}
\DoxyCodeLine{01576\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_ENABLED\_ALL\_COMMON\_INSTANCE(\_\_ADCXY\_COMMON\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01577\ \textcolor{preprocessor}{\ \ (LL\_ADC\_IsEnabled(ADC1)\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01578\ \textcolor{preprocessor}{\ \ \ LL\_ADC\_IsEnabled(ADC2)\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01579\ \textcolor{preprocessor}{\ \ \ LL\_ADC\_IsEnabled(ADC3)\ \ )}}
\DoxyCodeLine{01580\ \textcolor{preprocessor}{\#elif\ defined(ADC1)\ \&\&\ defined(ADC2)}}
\DoxyCodeLine{01581\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_ENABLED\_ALL\_COMMON\_INSTANCE(\_\_ADCXY\_COMMON\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01582\ \textcolor{preprocessor}{\ \ (LL\_ADC\_IsEnabled(ADC1)\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01583\ \textcolor{preprocessor}{\ \ \ LL\_ADC\_IsEnabled(ADC2)\ \ )}}
\DoxyCodeLine{01584\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01585\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_ENABLED\_ALL\_COMMON\_INSTANCE(\_\_ADCXY\_COMMON\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01586\ \textcolor{preprocessor}{\ \ (LL\_ADC\_IsEnabled(ADC1))}}
\DoxyCodeLine{01587\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01588\ }
\DoxyCodeLine{01602\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01603\ \textcolor{preprocessor}{\ \ (0xFFFU\ >>\ ((\_\_ADC\_RESOLUTION\_\_)\ >>\ (ADC\_CR1\_RES\_BITOFFSET\_POS\ -\/\ 1UL)))}}
\DoxyCodeLine{01604\ }
\DoxyCodeLine{01623\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION(\_\_DATA\_\_,\ \_\_ADC\_RESOLUTION\_CURRENT\_\_,\ \_\_ADC\_RESOLUTION\_TARGET\_\_)\ \(\backslash\)}}
\DoxyCodeLine{01624\ \textcolor{preprocessor}{\ \ (((\_\_DATA\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01625\ \textcolor{preprocessor}{\ \ \ \ <<\ ((\_\_ADC\_RESOLUTION\_CURRENT\_\_)\ >>\ (ADC\_CR1\_RES\_BITOFFSET\_POS\ -\/\ 1UL)))\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01626\ \textcolor{preprocessor}{\ \ \ >>\ ((\_\_ADC\_RESOLUTION\_TARGET\_\_)\ >>\ (ADC\_CR1\_RES\_BITOFFSET\_POS\ -\/\ 1UL))\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01627\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{01628\ }
\DoxyCodeLine{01645\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_DATA\_TO\_VOLTAGE(\_\_VREFANALOG\_VOLTAGE\_\_,\(\backslash\)}}
\DoxyCodeLine{01646\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{01647\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01648\ \textcolor{preprocessor}{\ \ ((\_\_ADC\_DATA\_\_)\ *\ (\_\_VREFANALOG\_VOLTAGE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01649\ \textcolor{preprocessor}{\ \ \ /\ \_\_LL\_ADC\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01650\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{01651\ }
\DoxyCodeLine{01677\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_VREFANALOG\_VOLTAGE(\_\_VREFINT\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{01678\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01679\ \textcolor{preprocessor}{\ \ (((uint32\_t)(*VREFINT\_CAL\_ADDR)\ *\ VREFINT\_CAL\_VREF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01680\ \textcolor{preprocessor}{\ \ \ /\ \_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION((\_\_VREFINT\_ADC\_DATA\_\_),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01681\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_ADC\_RESOLUTION\_\_),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01682\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_ADC\_RESOLUTION\_12B))}}
\DoxyCodeLine{01683\ }
\DoxyCodeLine{01684\ \textcolor{comment}{/*\ Note:\ On\ device\ STM32F4x9,\ calibration\ parameter\ TS\_CAL2\ is\ not\ available.\ */}}
\DoxyCodeLine{01685\ \textcolor{comment}{/*\ \ \ \ \ \ \ Therefore,\ helper\ macro\ \_\_LL\_ADC\_CALC\_TEMPERATURE()\ is\ not\ available.*/}}
\DoxyCodeLine{01686\ \textcolor{comment}{/*\ \ \ \ \ \ \ Use\ helper\ macro\ @ref\ \_\_LL\_ADC\_CALC\_TEMPERATURE\_TYP\_PARAMS().\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01687\ \textcolor{preprocessor}{\#if\ !defined(STM32F469)\ \&\&\ !defined(STM32F479xx)\ \&\&\ !defined(STM32F429xx)\ \&\&\ !defined(STM32F439xx)}}
\DoxyCodeLine{01733\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_TEMPERATURE(\_\_VREFANALOG\_VOLTAGE\_\_,\(\backslash\)}}
\DoxyCodeLine{01734\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{01735\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01736\ \textcolor{preprocessor}{\ \ ((((\ ((int32\_t)((\_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION((\_\_TEMPSENSOR\_ADC\_DATA\_\_),\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01737\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_ADC\_RESOLUTION\_\_),\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01738\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_ADC\_RESOLUTION\_12B)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01739\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\ (\_\_VREFANALOG\_VOLTAGE\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01740\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ /\ TEMPSENSOR\_CAL\_VREFANALOG)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01741\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ -\/\ (int32\_t)\ *TEMPSENSOR\_CAL1\_ADDR)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01742\ \textcolor{preprocessor}{\ \ \ \ \ )\ *\ (int32\_t)(TEMPSENSOR\_CAL2\_TEMP\ -\/\ TEMPSENSOR\_CAL1\_TEMP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01743\ \textcolor{preprocessor}{\ \ \ \ )\ /\ (int32\_t)((int32\_t)*TEMPSENSOR\_CAL2\_ADDR\ -\/\ (int32\_t)*TEMPSENSOR\_CAL1\_ADDR)\ \(\backslash\)}}
\DoxyCodeLine{01744\ \textcolor{preprocessor}{\ \ \ )\ +\ TEMPSENSOR\_CAL1\_TEMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01745\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{01746\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01747\ }
\DoxyCodeLine{01792\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_TEMPERATURE\_TYP\_PARAMS(\_\_TEMPSENSOR\_TYP\_AVGSLOPE\_\_,\(\backslash\)}}
\DoxyCodeLine{01793\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_TYP\_CALX\_V\_\_,\(\backslash\)}}
\DoxyCodeLine{01794\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_CALX\_TEMP\_\_,\(\backslash\)}}
\DoxyCodeLine{01795\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_VREFANALOG\_VOLTAGE\_\_,\(\backslash\)}}
\DoxyCodeLine{01796\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{01797\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01798\ \textcolor{preprocessor}{\ \ (((\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01799\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (int32\_t)(((\_\_TEMPSENSOR\_TYP\_CALX\_V\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01800\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\ 1000)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01801\ \textcolor{preprocessor}{\ \ \ \ \ \ \ -\/\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01802\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (int32\_t)((((\_\_TEMPSENSOR\_ADC\_DATA\_\_)\ *\ (\_\_VREFANALOG\_VOLTAGE\_\_))\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01803\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ /\ \_\_LL\_ADC\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01804\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\ 1000)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01805\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01806\ \textcolor{preprocessor}{\ \ \ \ )\ /\ (\_\_TEMPSENSOR\_TYP\_AVGSLOPE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01807\ \textcolor{preprocessor}{\ \ \ )\ +\ (\_\_TEMPSENSOR\_CALX\_TEMP\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{01808\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{01809\ }
\DoxyCodeLine{01819\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01827\ \textcolor{comment}{/*\ Note:\ LL\ ADC\ functions\ to\ set\ DMA\ transfer\ are\ located\ into\ sections\ of\ \ \ \ */}}
\DoxyCodeLine{01828\ \textcolor{comment}{/*\ \ \ \ \ \ \ configuration\ of\ ADC\ instance,\ groups\ and\ multimode\ (if\ available):\ \ */}}
\DoxyCodeLine{01829\ \textcolor{comment}{/*\ \ \ \ \ \ \ @ref\ LL\_ADC\_REG\_SetDMATransfer(),\ ...\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01830\ }
\DoxyCodeLine{01861\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{01862\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_DMA\_GetRegAddr(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Register)}
\DoxyCodeLine{01863\ \{}
\DoxyCodeLine{01864\ \ \ uint32\_t\ data\_reg\_addr\ =\ 0UL;}
\DoxyCodeLine{01865\ }
\DoxyCodeLine{01866\ \ \ \textcolor{keywordflow}{if}\ (Register\ ==\ LL\_ADC\_DMA\_REG\_REGULAR\_DATA)}
\DoxyCodeLine{01867\ \ \ \{}
\DoxyCodeLine{01868\ \ \ \ \ \textcolor{comment}{/*\ Retrieve\ address\ of\ register\ DR\ */}}
\DoxyCodeLine{01869\ \ \ \ \ data\_reg\_addr\ =\ (uint32\_t)\ \&\ (ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}});}
\DoxyCodeLine{01870\ \ \ \}}
\DoxyCodeLine{01871\ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ (Register\ ==\ LL\_ADC\_DMA\_REG\_REGULAR\_DATA\_MULTI)\ */}}
\DoxyCodeLine{01872\ \ \ \{}
\DoxyCodeLine{01873\ \ \ \ \ \textcolor{comment}{/*\ Retrieve\ address\ of\ register\ CDR\ */}}
\DoxyCodeLine{01874\ \ \ \ \ data\_reg\_addr\ =\ (uint32\_t)\ \&\ ((\_\_LL\_ADC\_COMMON\_INSTANCE(ADCx))-\/>CDR);}
\DoxyCodeLine{01875\ \ \ \}}
\DoxyCodeLine{01876\ }
\DoxyCodeLine{01877\ \ \ \textcolor{keywordflow}{return}\ data\_reg\_addr;}
\DoxyCodeLine{01878\ \}}
\DoxyCodeLine{01879\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01880\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_DMA\_GetRegAddr(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Register)}
\DoxyCodeLine{01881\ \{}
\DoxyCodeLine{01882\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument\ compilation\ warning\ */}}
\DoxyCodeLine{01883\ \ \ (void)Register;}
\DoxyCodeLine{01884\ }
\DoxyCodeLine{01885\ \ \ \textcolor{comment}{/*\ Retrieve\ address\ of\ register\ DR\ */}}
\DoxyCodeLine{01886\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ \&\ (ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}});}
\DoxyCodeLine{01887\ \}}
\DoxyCodeLine{01888\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01889\ }
\DoxyCodeLine{01910\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetCommonClock(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ CommonClock)}
\DoxyCodeLine{01911\ \{}
\DoxyCodeLine{01912\ \ \ MODIFY\_REG(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{ADC\_CCR\_ADCPRE}},\ CommonClock);}
\DoxyCodeLine{01913\ \}}
\DoxyCodeLine{01914\ }
\DoxyCodeLine{01926\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetCommonClock(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{01927\ \{}
\DoxyCodeLine{01928\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{ADC\_CCR\_ADCPRE}}));}
\DoxyCodeLine{01929\ \}}
\DoxyCodeLine{01930\ }
\DoxyCodeLine{01959\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetCommonPathInternalCh(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ PathInternal)}
\DoxyCodeLine{01960\ \{}
\DoxyCodeLine{01961\ \ \ MODIFY\_REG(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc020d85a8740491ce3f218a0706f1dc}{ADC\_CCR\_TSVREFE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519645e42dcf6b19af9c05dc40300abb}{ADC\_CCR\_VBATE}},\ PathInternal);}
\DoxyCodeLine{01962\ \}}
\DoxyCodeLine{01963\ }
\DoxyCodeLine{01980\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetCommonPathInternalCh(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{01981\ \{}
\DoxyCodeLine{01982\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc020d85a8740491ce3f218a0706f1dc}{ADC\_CCR\_TSVREFE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519645e42dcf6b19af9c05dc40300abb}{ADC\_CCR\_VBATE}}));}
\DoxyCodeLine{01983\ \}}
\DoxyCodeLine{01984\ }
\DoxyCodeLine{02006\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetResolution(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Resolution)}
\DoxyCodeLine{02007\ \{}
\DoxyCodeLine{02008\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{ADC\_CR1\_RES}},\ Resolution);}
\DoxyCodeLine{02009\ \}}
\DoxyCodeLine{02010\ }
\DoxyCodeLine{02023\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetResolution(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{02024\ \{}
\DoxyCodeLine{02025\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{ADC\_CR1\_RES}}));}
\DoxyCodeLine{02026\ \}}
\DoxyCodeLine{02027\ }
\DoxyCodeLine{02039\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetDataAlignment(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ DataAlignment)}
\DoxyCodeLine{02040\ \{}
\DoxyCodeLine{02041\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}{ADC\_CR2\_ALIGN}},\ DataAlignment);}
\DoxyCodeLine{02042\ \}}
\DoxyCodeLine{02043\ }
\DoxyCodeLine{02054\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetDataAlignment(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{02055\ \{}
\DoxyCodeLine{02056\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}{ADC\_CR2\_ALIGN}}));}
\DoxyCodeLine{02057\ \}}
\DoxyCodeLine{02058\ }
\DoxyCodeLine{02080\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetSequencersScanMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ ScanMode)}
\DoxyCodeLine{02081\ \{}
\DoxyCodeLine{02082\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}{ADC\_CR1\_SCAN}},\ ScanMode);}
\DoxyCodeLine{02083\ \}}
\DoxyCodeLine{02084\ }
\DoxyCodeLine{02105\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetSequencersScanMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{02106\ \{}
\DoxyCodeLine{02107\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}{ADC\_CR1\_SCAN}}));}
\DoxyCodeLine{02108\ \}}
\DoxyCodeLine{02109\ }
\DoxyCodeLine{02149\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetTriggerSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ TriggerSource)}
\DoxyCodeLine{02150\ \{}
\DoxyCodeLine{02151\ \ \ \textcolor{comment}{/*\ Note:\ On\ this\ STM32\ series,\ ADC\ group\ regular\ external\ trigger\ edge\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02152\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ is\ used\ to\ perform\ a\ ADC\ conversion\ start.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02153\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ This\ function\ does\ not\ set\ external\ trigger\ edge.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02154\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ This\ feature\ is\ set\ using\ function\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02155\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ @ref\ LL\_ADC\_REG\_StartConversionExtTrig().\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02156\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\_CR2\_EXTSEL}},\ (TriggerSource\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\_CR2\_EXTSEL}}));}
\DoxyCodeLine{02157\ \}}
\DoxyCodeLine{02158\ }
\DoxyCodeLine{02193\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetTriggerSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{02194\ \{}
\DoxyCodeLine{02195\ \ \ uint32\_t\ TriggerSource\ =\ READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\_CR2\_EXTSEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}});}
\DoxyCodeLine{02196\ }
\DoxyCodeLine{02197\ \ \ \textcolor{comment}{/*\ Value\ for\ shift\ of\ \{0;\ 4;\ 8;\ 12\}\ depending\ on\ value\ of\ bitfield\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02198\ \ \ \textcolor{comment}{/*\ corresponding\ to\ ADC\_CR2\_EXTEN\ \{0;\ 1;\ 2;\ 3\}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02199\ \ \ uint32\_t\ ShiftExten\ =\ ((TriggerSource\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}})\ >>\ (ADC\_REG\_TRIG\_EXTEN\_BITOFFSET\_POS\ -\/\ 2UL));}
\DoxyCodeLine{02200\ }
\DoxyCodeLine{02201\ \ \ \textcolor{comment}{/*\ Set\ bitfield\ corresponding\ to\ ADC\_CR2\_EXTEN\ and\ ADC\_CR2\_EXTSEL\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02202\ \ \ \textcolor{comment}{/*\ to\ match\ with\ triggers\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02203\ \ \ \textcolor{keywordflow}{return}\ ((TriggerSource}
\DoxyCodeLine{02204\ \ \ \ \ \ \ \ \ \ \ \ \&\ (ADC\_REG\_TRIG\_SOURCE\_MASK\ <<\ ShiftExten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\_CR2\_EXTSEL}})}
\DoxyCodeLine{02205\ \ \ \ \ \ \ \ \ \ \ |\ ((ADC\_REG\_TRIG\_EDGE\_MASK\ <<\ ShiftExten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}})}
\DoxyCodeLine{02206\ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{02207\ \}}
\DoxyCodeLine{02208\ }
\DoxyCodeLine{02220\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_IsTriggerSourceSWStart(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{02221\ \{}
\DoxyCodeLine{02222\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}})\ ==\ (LL\_ADC\_REG\_TRIG\_SOFTWARE\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}}));}
\DoxyCodeLine{02223\ \}}
\DoxyCodeLine{02224\ }
\DoxyCodeLine{02237\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetTriggerEdge(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{02238\ \{}
\DoxyCodeLine{02239\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}}));}
\DoxyCodeLine{02240\ \}}
\DoxyCodeLine{02241\ }
\DoxyCodeLine{02242\ }
\DoxyCodeLine{02299\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSequencerLength(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SequencerNbRanks)}
\DoxyCodeLine{02300\ \{}
\DoxyCodeLine{02301\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\_SQR1\_L}},\ SequencerNbRanks);}
\DoxyCodeLine{02302\ \}}
\DoxyCodeLine{02303\ }
\DoxyCodeLine{02359\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetSequencerLength(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{02360\ \{}
\DoxyCodeLine{02361\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\_SQR1\_L}}));}
\DoxyCodeLine{02362\ \}}
\DoxyCodeLine{02363\ }
\DoxyCodeLine{02387\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSequencerDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SeqDiscont)}
\DoxyCodeLine{02388\ \{}
\DoxyCodeLine{02389\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}{ADC\_CR1\_DISCEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}{ADC\_CR1\_DISCNUM}},\ SeqDiscont);}
\DoxyCodeLine{02390\ \}}
\DoxyCodeLine{02391\ }
\DoxyCodeLine{02410\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetSequencerDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{02411\ \{}
\DoxyCodeLine{02412\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}{ADC\_CR1\_DISCEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}{ADC\_CR1\_DISCNUM}}));}
\DoxyCodeLine{02413\ \}}
\DoxyCodeLine{02414\ }
\DoxyCodeLine{02493\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSequencerRanks(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank,\ uint32\_t\ Channel)}
\DoxyCodeLine{02494\ \{}
\DoxyCodeLine{02495\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}Channel"{}\ with\ bits\ position\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02496\ \ \ \textcolor{comment}{/*\ in\ register\ and\ register\ position\ depending\ on\ parameter\ "{}Rank"{}.\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02497\ \ \ \textcolor{comment}{/*\ Parameters\ "{}Rank"{}\ and\ "{}Channel"{}\ are\ used\ with\ masks\ because\ containing\ \ \ */}}
\DoxyCodeLine{02498\ \ \ \textcolor{comment}{/*\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02499\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}},\ \_\_ADC\_MASK\_SHIFT(Rank,\ ADC\_REG\_SQRX\_REGOFFSET\_MASK));}
\DoxyCodeLine{02500\ }
\DoxyCodeLine{02501\ \ \ MODIFY\_REG(*preg,}
\DoxyCodeLine{02502\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_ID\_NUMBER\_MASK\ <<\ (Rank\ \&\ ADC\_REG\_RANK\_ID\_SQRX\_MASK),}
\DoxyCodeLine{02503\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ <<\ (Rank\ \&\ ADC\_REG\_RANK\_ID\_SQRX\_MASK));}
\DoxyCodeLine{02504\ \}}
\DoxyCodeLine{02505\ }
\DoxyCodeLine{02590\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetSequencerRanks(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{02591\ \{}
\DoxyCodeLine{02592\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}},\ \_\_ADC\_MASK\_SHIFT(Rank,\ ADC\_REG\_SQRX\_REGOFFSET\_MASK));}
\DoxyCodeLine{02593\ }
\DoxyCodeLine{02594\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{02595\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_ID\_NUMBER\_MASK\ <<\ (Rank\ \&\ ADC\_REG\_RANK\_ID\_SQRX\_MASK))}
\DoxyCodeLine{02596\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (Rank\ \&\ ADC\_REG\_RANK\_ID\_SQRX\_MASK)}
\DoxyCodeLine{02597\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{02598\ \}}
\DoxyCodeLine{02599\ }
\DoxyCodeLine{02615\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetContinuousMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Continuous)}
\DoxyCodeLine{02616\ \{}
\DoxyCodeLine{02617\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140}{ADC\_CR2\_CONT}},\ Continuous);}
\DoxyCodeLine{02618\ \}}
\DoxyCodeLine{02619\ }
\DoxyCodeLine{02632\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetContinuousMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{02633\ \{}
\DoxyCodeLine{02634\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140}{ADC\_CR2\_CONT}}));}
\DoxyCodeLine{02635\ \}}
\DoxyCodeLine{02636\ }
\DoxyCodeLine{02668\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetDMATransfer(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ DMATransfer)}
\DoxyCodeLine{02669\ \{}
\DoxyCodeLine{02670\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}{ADC\_CR2\_DMA}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8}{ADC\_CR2\_DDS}},\ DMATransfer);}
\DoxyCodeLine{02671\ \}}
\DoxyCodeLine{02672\ }
\DoxyCodeLine{02703\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetDMATransfer(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{02704\ \{}
\DoxyCodeLine{02705\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}{ADC\_CR2\_DMA}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8}{ADC\_CR2\_DDS}}));}
\DoxyCodeLine{02706\ \}}
\DoxyCodeLine{02707\ }
\DoxyCodeLine{02725\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetFlagEndOfConversion(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ EocSelection)}
\DoxyCodeLine{02726\ \{}
\DoxyCodeLine{02727\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb}{ADC\_CR2\_EOCS}},\ EocSelection);}
\DoxyCodeLine{02728\ \}}
\DoxyCodeLine{02729\ }
\DoxyCodeLine{02740\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetFlagEndOfConversion(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{02741\ \{}
\DoxyCodeLine{02742\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb}{ADC\_CR2\_EOCS}}));}
\DoxyCodeLine{02743\ \}}
\DoxyCodeLine{02744\ }
\DoxyCodeLine{02784\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetTriggerSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ TriggerSource)}
\DoxyCodeLine{02785\ \{}
\DoxyCodeLine{02786\ \ \ \textcolor{comment}{/*\ Note:\ On\ this\ STM32\ series,\ ADC\ group\ injected\ external\ trigger\ edge\ \ \ \ \ \ \ */}}
\DoxyCodeLine{02787\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ is\ used\ to\ perform\ a\ ADC\ conversion\ start.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02788\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ This\ function\ does\ not\ set\ external\ trigger\ edge.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02789\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ This\ feature\ is\ set\ using\ function\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02790\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ @ref\ LL\_ADC\_INJ\_StartConversionExtTrig().\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02791\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{ADC\_CR2\_JEXTSEL}},\ (TriggerSource\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{ADC\_CR2\_JEXTSEL}}));}
\DoxyCodeLine{02792\ \}}
\DoxyCodeLine{02793\ }
\DoxyCodeLine{02828\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_GetTriggerSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{02829\ \{}
\DoxyCodeLine{02830\ \ \ uint32\_t\ TriggerSource\ =\ READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{ADC\_CR2\_JEXTSEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{ADC\_CR2\_JEXTEN}});}
\DoxyCodeLine{02831\ }
\DoxyCodeLine{02832\ \ \ \textcolor{comment}{/*\ Value\ for\ shift\ of\ \{0;\ 4;\ 8;\ 12\}\ depending\ on\ value\ of\ bitfield\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02833\ \ \ \textcolor{comment}{/*\ corresponding\ to\ ADC\_CR2\_JEXTEN\ \{0;\ 1;\ 2;\ 3\}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02834\ \ \ uint32\_t\ ShiftExten\ =\ ((TriggerSource\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{ADC\_CR2\_JEXTEN}})\ >>\ (ADC\_INJ\_TRIG\_EXTEN\_BITOFFSET\_POS\ -\/\ 2UL));}
\DoxyCodeLine{02835\ }
\DoxyCodeLine{02836\ \ \ \textcolor{comment}{/*\ Set\ bitfield\ corresponding\ to\ ADC\_CR2\_JEXTEN\ and\ ADC\_CR2\_JEXTSEL\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02837\ \ \ \textcolor{comment}{/*\ to\ match\ with\ triggers\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02838\ \ \ \textcolor{keywordflow}{return}\ ((TriggerSource}
\DoxyCodeLine{02839\ \ \ \ \ \ \ \ \ \ \ \ \&\ (ADC\_INJ\_TRIG\_SOURCE\_MASK\ <<\ ShiftExten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{ADC\_CR2\_JEXTSEL}})}
\DoxyCodeLine{02840\ \ \ \ \ \ \ \ \ \ \ |\ ((ADC\_INJ\_TRIG\_EDGE\_MASK\ <<\ ShiftExten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{ADC\_CR2\_JEXTEN}})}
\DoxyCodeLine{02841\ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{02842\ \}}
\DoxyCodeLine{02843\ }
\DoxyCodeLine{02855\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_IsTriggerSourceSWStart(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{02856\ \{}
\DoxyCodeLine{02857\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{ADC\_CR2\_JEXTEN}})\ ==\ (LL\_ADC\_INJ\_TRIG\_SOFTWARE\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{ADC\_CR2\_JEXTEN}}));}
\DoxyCodeLine{02858\ \}}
\DoxyCodeLine{02859\ }
\DoxyCodeLine{02870\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_GetTriggerEdge(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{02871\ \{}
\DoxyCodeLine{02872\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{ADC\_CR2\_JEXTEN}}));}
\DoxyCodeLine{02873\ \}}
\DoxyCodeLine{02874\ }
\DoxyCodeLine{02898\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetSequencerLength(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SequencerNbRanks)}
\DoxyCodeLine{02899\ \{}
\DoxyCodeLine{02900\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\_JSQR\_JL}},\ SequencerNbRanks);}
\DoxyCodeLine{02901\ \}}
\DoxyCodeLine{02902\ }
\DoxyCodeLine{02925\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_GetSequencerLength(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{02926\ \{}
\DoxyCodeLine{02927\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\_JSQR\_JL}}));}
\DoxyCodeLine{02928\ \}}
\DoxyCodeLine{02929\ }
\DoxyCodeLine{02943\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetSequencerDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SeqDiscont)}
\DoxyCodeLine{02944\ \{}
\DoxyCodeLine{02945\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30}{ADC\_CR1\_JDISCEN}},\ SeqDiscont);}
\DoxyCodeLine{02946\ \}}
\DoxyCodeLine{02947\ }
\DoxyCodeLine{02958\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_GetSequencerDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{02959\ \{}
\DoxyCodeLine{02960\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30}{ADC\_CR1\_JDISCEN}}));}
\DoxyCodeLine{02961\ \}}
\DoxyCodeLine{02962\ }
\DoxyCodeLine{03010\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetSequencerRanks(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank,\ uint32\_t\ Channel)}
\DoxyCodeLine{03011\ \{}
\DoxyCodeLine{03012\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}Channel"{}\ with\ bits\ position\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03013\ \ \ \textcolor{comment}{/*\ in\ register\ depending\ on\ parameter\ "{}Rank"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03014\ \ \ \textcolor{comment}{/*\ Parameters\ "{}Rank"{}\ and\ "{}Channel"{}\ are\ used\ with\ masks\ because\ containing\ \ \ */}}
\DoxyCodeLine{03015\ \ \ \textcolor{comment}{/*\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03016\ \ \ uint32\_t\ tmpreg1\ =\ (READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\_JSQR\_JL}})\ >>\ ADC\_JSQR\_JL\_Pos)\ +\ 1UL;}
\DoxyCodeLine{03017\ }
\DoxyCodeLine{03018\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},}
\DoxyCodeLine{03019\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_ID\_NUMBER\_MASK\ <<\ (5UL\ *\ (uint8\_t)(((Rank)\ +\ 3UL)\ -\/\ (tmpreg1))),}
\DoxyCodeLine{03020\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ <<\ (5UL\ *\ (uint8\_t)(((Rank)\ +\ 3UL)\ -\/\ (tmpreg1))));}
\DoxyCodeLine{03021\ \}}
\DoxyCodeLine{03022\ }
\DoxyCodeLine{03079\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_GetSequencerRanks(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{03080\ \{}
\DoxyCodeLine{03081\ \ \ uint32\_t\ tmpreg1\ =\ (READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\_JSQR\_JL}})\ >>\ ADC\_JSQR\_JL\_Pos)\ \ +\ 1UL;}
\DoxyCodeLine{03082\ }
\DoxyCodeLine{03083\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},}
\DoxyCodeLine{03084\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_ID\_NUMBER\_MASK\ <<\ (5UL\ *\ (uint8\_t)(((Rank)\ +\ 3UL)\ -\/\ (tmpreg1))))}
\DoxyCodeLine{03085\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (5UL\ *\ (uint8\_t)(((Rank)\ +\ 3UL)\ -\/\ (tmpreg1)))}
\DoxyCodeLine{03086\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{03087\ \}}
\DoxyCodeLine{03088\ }
\DoxyCodeLine{03115\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetTrigAuto(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ TrigAuto)}
\DoxyCodeLine{03116\ \{}
\DoxyCodeLine{03117\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}{ADC\_CR1\_JAUTO}},\ TrigAuto);}
\DoxyCodeLine{03118\ \}}
\DoxyCodeLine{03119\ }
\DoxyCodeLine{03129\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_GetTrigAuto(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03130\ \{}
\DoxyCodeLine{03131\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}{ADC\_CR1\_JAUTO}}));}
\DoxyCodeLine{03132\ \}}
\DoxyCodeLine{03133\ }
\DoxyCodeLine{03159\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetOffset(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank,\ uint32\_t\ OffsetLevel)}
\DoxyCodeLine{03160\ \{}
\DoxyCodeLine{03161\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a427dda1678f254bd98b1f321d7194a3b}{JOFR1}},\ \_\_ADC\_MASK\_SHIFT(Rank,\ ADC\_INJ\_JOFRX\_REGOFFSET\_MASK));}
\DoxyCodeLine{03162\ }
\DoxyCodeLine{03163\ \ \ MODIFY\_REG(*preg,}
\DoxyCodeLine{03164\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad76f97130b391455094605a6c803026c}{ADC\_JOFR1\_JOFFSET1}},}
\DoxyCodeLine{03165\ \ \ \ \ \ \ \ \ \ \ \ \ \ OffsetLevel);}
\DoxyCodeLine{03166\ \}}
\DoxyCodeLine{03167\ }
\DoxyCodeLine{03186\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_GetOffset(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{03187\ \{}
\DoxyCodeLine{03188\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a427dda1678f254bd98b1f321d7194a3b}{JOFR1}},\ \_\_ADC\_MASK\_SHIFT(Rank,\ ADC\_INJ\_JOFRX\_REGOFFSET\_MASK));}
\DoxyCodeLine{03189\ }
\DoxyCodeLine{03190\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{03191\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad76f97130b391455094605a6c803026c}{ADC\_JOFR1\_JOFFSET1}})}
\DoxyCodeLine{03192\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{03193\ \}}
\DoxyCodeLine{03194\ }
\DoxyCodeLine{03279\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetChannelSamplingTime(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Channel,\ uint32\_t\ SamplingTime)}
\DoxyCodeLine{03280\ \{}
\DoxyCodeLine{03281\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}SamplingTime"{}\ with\ bits\ position\ \ \ \ \ */}}
\DoxyCodeLine{03282\ \ \ \textcolor{comment}{/*\ in\ register\ and\ register\ position\ depending\ on\ parameter\ "{}Channel"{}.\ \ \ \ \ \ */}}
\DoxyCodeLine{03283\ \ \ \textcolor{comment}{/*\ Parameter\ "{}Channel"{}\ is\ used\ with\ masks\ because\ containing\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03284\ \ \ \textcolor{comment}{/*\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03285\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{SMPR1}},\ \_\_ADC\_MASK\_SHIFT(Channel,\ ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK));}
\DoxyCodeLine{03286\ }
\DoxyCodeLine{03287\ \ \ MODIFY\_REG(*preg,}
\DoxyCodeLine{03288\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e}{ADC\_SMPR2\_SMP0}}\ <<\ \_\_ADC\_MASK\_SHIFT(Channel,\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK),}
\DoxyCodeLine{03289\ \ \ \ \ \ \ \ \ \ \ \ \ \ SamplingTime\ \ \ <<\ \_\_ADC\_MASK\_SHIFT(Channel,\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK));}
\DoxyCodeLine{03290\ \}}
\DoxyCodeLine{03291\ }
\DoxyCodeLine{03356\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetChannelSamplingTime(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Channel)}
\DoxyCodeLine{03357\ \{}
\DoxyCodeLine{03358\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{SMPR1}},\ \_\_ADC\_MASK\_SHIFT(Channel,\ ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK));}
\DoxyCodeLine{03359\ }
\DoxyCodeLine{03360\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{03361\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e}{ADC\_SMPR2\_SMP0}}\ <<\ \_\_ADC\_MASK\_SHIFT(Channel,\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK))}
\DoxyCodeLine{03362\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ \_\_ADC\_MASK\_SHIFT(Channel,\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK)}
\DoxyCodeLine{03363\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{03364\ \}}
\DoxyCodeLine{03365\ }
\DoxyCodeLine{03470\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetAnalogWDMonitChannels(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDChannelGroup)}
\DoxyCodeLine{03471\ \{}
\DoxyCodeLine{03472\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},}
\DoxyCodeLine{03473\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{ADC\_CR1\_AWDEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{ADC\_CR1\_JAWDEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{ADC\_CR1\_AWDSGL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8bb755c7059bb2d4f5e2e999d2a2677}{ADC\_CR1\_AWDCH}}),}
\DoxyCodeLine{03474\ \ \ \ \ \ \ \ \ \ \ \ \ \ AWDChannelGroup);}
\DoxyCodeLine{03475\ \}}
\DoxyCodeLine{03476\ }
\DoxyCodeLine{03566\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetAnalogWDMonitChannels(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03567\ \{}
\DoxyCodeLine{03568\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{ADC\_CR1\_AWDEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{ADC\_CR1\_JAWDEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{ADC\_CR1\_AWDSGL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8bb755c7059bb2d4f5e2e999d2a2677}{ADC\_CR1\_AWDCH}})));}
\DoxyCodeLine{03569\ \}}
\DoxyCodeLine{03570\ }
\DoxyCodeLine{03593\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetAnalogWDThresholds(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDThresholdsHighLow,\ uint32\_t\ AWDThresholdValue)}
\DoxyCodeLine{03594\ \{}
\DoxyCodeLine{03595\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a24c3512abcc90ef75cf3e9145e5dbe9b}{HTR}},\ AWDThresholdsHighLow);}
\DoxyCodeLine{03596\ }
\DoxyCodeLine{03597\ \ \ MODIFY\_REG(*preg,}
\DoxyCodeLine{03598\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}{ADC\_HTR\_HT}},}
\DoxyCodeLine{03599\ \ \ \ \ \ \ \ \ \ \ \ \ \ AWDThresholdValue);}
\DoxyCodeLine{03600\ \}}
\DoxyCodeLine{03601\ }
\DoxyCodeLine{03616\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetAnalogWDThresholds(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDThresholdsHighLow)}
\DoxyCodeLine{03617\ \{}
\DoxyCodeLine{03618\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a24c3512abcc90ef75cf3e9145e5dbe9b}{HTR}},\ AWDThresholdsHighLow);}
\DoxyCodeLine{03619\ }
\DoxyCodeLine{03620\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}{ADC\_HTR\_HT}}));}
\DoxyCodeLine{03621\ \}}
\DoxyCodeLine{03622\ }
\DoxyCodeLine{03631\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{03658\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetMultimode(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ Multimode)}
\DoxyCodeLine{03659\ \{}
\DoxyCodeLine{03660\ \ \ MODIFY\_REG(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70ab04667c7c7da0f29c0e5a6c48e68}{ADC\_CCR\_MULTI}},\ Multimode);}
\DoxyCodeLine{03661\ \}}
\DoxyCodeLine{03662\ }
\DoxyCodeLine{03688\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetMultimode(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{03689\ \{}
\DoxyCodeLine{03690\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70ab04667c7c7da0f29c0e5a6c48e68}{ADC\_CCR\_MULTI}}));}
\DoxyCodeLine{03691\ \}}
\DoxyCodeLine{03692\ }
\DoxyCodeLine{03737\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetMultiDMATransfer(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ MultiDMATransfer)}
\DoxyCodeLine{03738\ \{}
\DoxyCodeLine{03739\ \ \ MODIFY\_REG(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4}{ADC\_CCR\_DMA}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e745513bbc2e5e5a76ae999d5d535af}{ADC\_CCR\_DDS}},\ MultiDMATransfer);}
\DoxyCodeLine{03740\ \}}
\DoxyCodeLine{03741\ }
\DoxyCodeLine{03785\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetMultiDMATransfer(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{03786\ \{}
\DoxyCodeLine{03787\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4}{ADC\_CCR\_DMA}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e745513bbc2e5e5a76ae999d5d535af}{ADC\_CCR\_DDS}}));}
\DoxyCodeLine{03788\ \}}
\DoxyCodeLine{03789\ }
\DoxyCodeLine{03819\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetMultiTwoSamplingDelay(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ MultiTwoSamplingDelay)}
\DoxyCodeLine{03820\ \{}
\DoxyCodeLine{03821\ \ \ MODIFY\_REG(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{ADC\_CCR\_DELAY}},\ MultiTwoSamplingDelay);}
\DoxyCodeLine{03822\ \}}
\DoxyCodeLine{03823\ }
\DoxyCodeLine{03847\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetMultiTwoSamplingDelay(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{03848\ \{}
\DoxyCodeLine{03849\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{ADC\_CCR\_DELAY}}));}
\DoxyCodeLine{03850\ \}}
\DoxyCodeLine{03851\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03852\ }
\DoxyCodeLine{03870\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_Enable(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03871\ \{}
\DoxyCodeLine{03872\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\_CR2\_ADON}});}
\DoxyCodeLine{03873\ \}}
\DoxyCodeLine{03874\ }
\DoxyCodeLine{03881\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_Disable(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03882\ \{}
\DoxyCodeLine{03883\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\_CR2\_ADON}});}
\DoxyCodeLine{03884\ \}}
\DoxyCodeLine{03885\ }
\DoxyCodeLine{03892\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabled(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03893\ \{}
\DoxyCodeLine{03894\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\_CR2\_ADON}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\_CR2\_ADON}}));}
\DoxyCodeLine{03895\ \}}
\DoxyCodeLine{03896\ }
\DoxyCodeLine{03921\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_StartConversionSWStart(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03922\ \{}
\DoxyCodeLine{03923\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{ADC\_CR2\_SWSTART}});}
\DoxyCodeLine{03924\ \}}
\DoxyCodeLine{03925\ }
\DoxyCodeLine{03942\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_StartConversionExtTrig(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ ExternalTriggerEdge)}
\DoxyCodeLine{03943\ \{}
\DoxyCodeLine{03944\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ ExternalTriggerEdge);}
\DoxyCodeLine{03945\ \}}
\DoxyCodeLine{03946\ }
\DoxyCodeLine{03960\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_StopConversionExtTrig(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03961\ \{}
\DoxyCodeLine{03962\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}});}
\DoxyCodeLine{03963\ \}}
\DoxyCodeLine{03964\ }
\DoxyCodeLine{03974\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_ReadConversionData32(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03975\ \{}
\DoxyCodeLine{03976\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{ADC\_DR\_DATA}}));}
\DoxyCodeLine{03977\ \}}
\DoxyCodeLine{03978\ }
\DoxyCodeLine{03989\ \_\_STATIC\_INLINE\ uint16\_t\ LL\_ADC\_REG\_ReadConversionData12(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03990\ \{}
\DoxyCodeLine{03991\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{ADC\_DR\_DATA}}));}
\DoxyCodeLine{03992\ \}}
\DoxyCodeLine{03993\ }
\DoxyCodeLine{04004\ \_\_STATIC\_INLINE\ uint16\_t\ LL\_ADC\_REG\_ReadConversionData10(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04005\ \{}
\DoxyCodeLine{04006\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{ADC\_DR\_DATA}}));}
\DoxyCodeLine{04007\ \}}
\DoxyCodeLine{04008\ }
\DoxyCodeLine{04019\ \_\_STATIC\_INLINE\ uint8\_t\ LL\_ADC\_REG\_ReadConversionData8(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04020\ \{}
\DoxyCodeLine{04021\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{ADC\_DR\_DATA}}));}
\DoxyCodeLine{04022\ \}}
\DoxyCodeLine{04023\ }
\DoxyCodeLine{04034\ \_\_STATIC\_INLINE\ uint8\_t\ LL\_ADC\_REG\_ReadConversionData6(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04035\ \{}
\DoxyCodeLine{04036\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{ADC\_DR\_DATA}}));}
\DoxyCodeLine{04037\ \}}
\DoxyCodeLine{04038\ }
\DoxyCodeLine{04039\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{04061\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_ReadMultiConversionData32(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ ConversionData)}
\DoxyCodeLine{04062\ \{}
\DoxyCodeLine{04063\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a760f86a1a18dffffda54fc15a977979f}{CDR}},}
\DoxyCodeLine{04064\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c396288ac97bfab2d37017bd536b98}{ADC\_DR\_ADC2DATA}})}
\DoxyCodeLine{04065\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ POSITION\_VAL(ConversionData)}
\DoxyCodeLine{04066\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{04067\ \}}
\DoxyCodeLine{04068\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04069\ }
\DoxyCodeLine{04094\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_StartConversionSWStart(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04095\ \{}
\DoxyCodeLine{04096\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac12fe8a6cc24eef2ed2e1f1525855678}{ADC\_CR2\_JSWSTART}});}
\DoxyCodeLine{04097\ \}}
\DoxyCodeLine{04098\ }
\DoxyCodeLine{04115\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_StartConversionExtTrig(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ ExternalTriggerEdge)}
\DoxyCodeLine{04116\ \{}
\DoxyCodeLine{04117\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ ExternalTriggerEdge);}
\DoxyCodeLine{04118\ \}}
\DoxyCodeLine{04119\ }
\DoxyCodeLine{04133\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_StopConversionExtTrig(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04134\ \{}
\DoxyCodeLine{04135\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{ADC\_CR2\_JEXTEN}});}
\DoxyCodeLine{04136\ \}}
\DoxyCodeLine{04137\ }
\DoxyCodeLine{04155\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_ReadConversionData32(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{04156\ \{}
\DoxyCodeLine{04157\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}},\ \_\_ADC\_MASK\_SHIFT(Rank,\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK));}
\DoxyCodeLine{04158\ }
\DoxyCodeLine{04159\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{04160\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{04161\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{04162\ \}}
\DoxyCodeLine{04163\ }
\DoxyCodeLine{04182\ \_\_STATIC\_INLINE\ uint16\_t\ LL\_ADC\_INJ\_ReadConversionData12(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{04183\ \{}
\DoxyCodeLine{04184\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}},\ \_\_ADC\_MASK\_SHIFT(Rank,\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK));}
\DoxyCodeLine{04185\ }
\DoxyCodeLine{04186\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{04187\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{04188\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{04189\ \}}
\DoxyCodeLine{04190\ }
\DoxyCodeLine{04209\ \_\_STATIC\_INLINE\ uint16\_t\ LL\_ADC\_INJ\_ReadConversionData10(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{04210\ \{}
\DoxyCodeLine{04211\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}},\ \_\_ADC\_MASK\_SHIFT(Rank,\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK));}
\DoxyCodeLine{04212\ }
\DoxyCodeLine{04213\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{04214\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{04215\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{04216\ \}}
\DoxyCodeLine{04217\ }
\DoxyCodeLine{04236\ \_\_STATIC\_INLINE\ uint8\_t\ LL\_ADC\_INJ\_ReadConversionData8(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{04237\ \{}
\DoxyCodeLine{04238\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}},\ \_\_ADC\_MASK\_SHIFT(Rank,\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK));}
\DoxyCodeLine{04239\ }
\DoxyCodeLine{04240\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{04241\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{04242\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{04243\ \}}
\DoxyCodeLine{04244\ }
\DoxyCodeLine{04263\ \_\_STATIC\_INLINE\ uint8\_t\ LL\_ADC\_INJ\_ReadConversionData6(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{04264\ \{}
\DoxyCodeLine{04265\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}},\ \_\_ADC\_MASK\_SHIFT(Rank,\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK));}
\DoxyCodeLine{04266\ }
\DoxyCodeLine{04267\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{04268\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{04269\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{04270\ \}}
\DoxyCodeLine{04271\ }
\DoxyCodeLine{04290\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_EOCS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04291\ \{}
\DoxyCodeLine{04292\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ LL\_ADC\_FLAG\_EOCS)\ ==\ (LL\_ADC\_FLAG\_EOCS));}
\DoxyCodeLine{04293\ \}}
\DoxyCodeLine{04294\ }
\DoxyCodeLine{04301\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04302\ \{}
\DoxyCodeLine{04303\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ LL\_ADC\_FLAG\_OVR)\ ==\ (LL\_ADC\_FLAG\_OVR));}
\DoxyCodeLine{04304\ \}}
\DoxyCodeLine{04305\ }
\DoxyCodeLine{04306\ }
\DoxyCodeLine{04313\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04314\ \{}
\DoxyCodeLine{04315\ \ \ \textcolor{comment}{/*\ Note:\ on\ this\ STM32\ series,\ there\ is\ no\ flag\ ADC\ group\ injected\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04316\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ end\ of\ unitary\ conversion.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04317\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ Flag\ noted\ as\ "{}JEOC"{}\ is\ corresponding\ to\ flag\ "{}JEOS"{}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04318\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ in\ other\ STM32\ families).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04319\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ LL\_ADC\_FLAG\_JEOS)\ ==\ (LL\_ADC\_FLAG\_JEOS));}
\DoxyCodeLine{04320\ \}}
\DoxyCodeLine{04321\ }
\DoxyCodeLine{04328\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04329\ \{}
\DoxyCodeLine{04330\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ LL\_ADC\_FLAG\_AWD1)\ ==\ (LL\_ADC\_FLAG\_AWD1));}
\DoxyCodeLine{04331\ \}}
\DoxyCodeLine{04332\ }
\DoxyCodeLine{04343\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_EOCS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04344\ \{}
\DoxyCodeLine{04345\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~LL\_ADC\_FLAG\_EOCS);}
\DoxyCodeLine{04346\ \}}
\DoxyCodeLine{04347\ }
\DoxyCodeLine{04354\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04355\ \{}
\DoxyCodeLine{04356\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~LL\_ADC\_FLAG\_OVR);}
\DoxyCodeLine{04357\ \}}
\DoxyCodeLine{04358\ }
\DoxyCodeLine{04359\ }
\DoxyCodeLine{04366\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04367\ \{}
\DoxyCodeLine{04368\ \ \ \textcolor{comment}{/*\ Note:\ on\ this\ STM32\ series,\ there\ is\ no\ flag\ ADC\ group\ injected\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04369\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ end\ of\ unitary\ conversion.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04370\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ Flag\ noted\ as\ "{}JEOC"{}\ is\ corresponding\ to\ flag\ "{}JEOS"{}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04371\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ in\ other\ STM32\ families).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04372\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~LL\_ADC\_FLAG\_JEOS);}
\DoxyCodeLine{04373\ \}}
\DoxyCodeLine{04374\ }
\DoxyCodeLine{04381\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04382\ \{}
\DoxyCodeLine{04383\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~LL\_ADC\_FLAG\_AWD1);}
\DoxyCodeLine{04384\ \}}
\DoxyCodeLine{04385\ }
\DoxyCodeLine{04386\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{04398\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_EOCS(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{04399\ \{}
\DoxyCodeLine{04400\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_EOCS\_MST)\ ==\ (LL\_ADC\_FLAG\_EOCS\_MST));}
\DoxyCodeLine{04401\ \}}
\DoxyCodeLine{04402\ }
\DoxyCodeLine{04414\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV1\_EOCS(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{04415\ \{}
\DoxyCodeLine{04416\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_EOCS\_SLV1)\ ==\ (LL\_ADC\_FLAG\_EOCS\_SLV1));}
\DoxyCodeLine{04417\ \}}
\DoxyCodeLine{04418\ }
\DoxyCodeLine{04430\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV2\_EOCS(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{04431\ \{}
\DoxyCodeLine{04432\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_EOCS\_SLV2)\ ==\ (LL\_ADC\_FLAG\_EOCS\_SLV2));}
\DoxyCodeLine{04433\ \}}
\DoxyCodeLine{04441\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_OVR(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{04442\ \{}
\DoxyCodeLine{04443\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_OVR\_MST)\ ==\ (LL\_ADC\_FLAG\_OVR\_MST));}
\DoxyCodeLine{04444\ \}}
\DoxyCodeLine{04445\ }
\DoxyCodeLine{04453\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV1\_OVR(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{04454\ \{}
\DoxyCodeLine{04455\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_OVR\_SLV1)\ ==\ (LL\_ADC\_FLAG\_OVR\_SLV1));}
\DoxyCodeLine{04456\ \}}
\DoxyCodeLine{04457\ }
\DoxyCodeLine{04465\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV2\_OVR(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{04466\ \{}
\DoxyCodeLine{04467\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_OVR\_SLV2)\ ==\ (LL\_ADC\_FLAG\_OVR\_SLV2));}
\DoxyCodeLine{04468\ \}}
\DoxyCodeLine{04469\ }
\DoxyCodeLine{04470\ }
\DoxyCodeLine{04478\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_JEOS(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{04479\ \{}
\DoxyCodeLine{04480\ \ \ \textcolor{comment}{/*\ Note:\ on\ this\ STM32\ series,\ there\ is\ no\ flag\ ADC\ group\ injected\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04481\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ end\ of\ unitary\ conversion.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04482\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ Flag\ noted\ as\ "{}JEOC"{}\ is\ corresponding\ to\ flag\ "{}JEOS"{}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04483\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ in\ other\ STM32\ families).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04484\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8a134d8b946f3549390294ef94b8d6}{ADC\_CSR\_JEOC1}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8a134d8b946f3549390294ef94b8d6}{ADC\_CSR\_JEOC1}}));}
\DoxyCodeLine{04485\ \}}
\DoxyCodeLine{04486\ }
\DoxyCodeLine{04494\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV1\_JEOS(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{04495\ \{}
\DoxyCodeLine{04496\ \ \ \textcolor{comment}{/*\ Note:\ on\ this\ STM32\ series,\ there\ is\ no\ flag\ ADC\ group\ injected\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04497\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ end\ of\ unitary\ conversion.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04498\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ Flag\ noted\ as\ "{}JEOC"{}\ is\ corresponding\ to\ flag\ "{}JEOS"{}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04499\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ in\ other\ STM32\ families).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04500\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24dbb77fadc6f928b8e38199a08abc7}{ADC\_CSR\_JEOC2}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24dbb77fadc6f928b8e38199a08abc7}{ADC\_CSR\_JEOC2}}));}
\DoxyCodeLine{04501\ \}}
\DoxyCodeLine{04502\ }
\DoxyCodeLine{04510\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV2\_JEOS(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{04511\ \{}
\DoxyCodeLine{04512\ \ \ \textcolor{comment}{/*\ Note:\ on\ this\ STM32\ series,\ there\ is\ no\ flag\ ADC\ group\ injected\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04513\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ end\ of\ unitary\ conversion.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04514\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ Flag\ noted\ as\ "{}JEOC"{}\ is\ corresponding\ to\ flag\ "{}JEOS"{}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04515\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ in\ other\ STM32\ families).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04516\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d3c36f449ef1ee9ee20c5686b4e974}{ADC\_CSR\_JEOC3}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d3c36f449ef1ee9ee20c5686b4e974}{ADC\_CSR\_JEOC3}}));}
\DoxyCodeLine{04517\ \}}
\DoxyCodeLine{04518\ }
\DoxyCodeLine{04526\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_AWD1(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{04527\ \{}
\DoxyCodeLine{04528\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_AWD1\_MST)\ ==\ (LL\_ADC\_FLAG\_AWD1\_MST));}
\DoxyCodeLine{04529\ \}}
\DoxyCodeLine{04530\ }
\DoxyCodeLine{04538\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV1\_AWD1(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{04539\ \{}
\DoxyCodeLine{04540\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_AWD1\_SLV1)\ ==\ (LL\_ADC\_FLAG\_AWD1\_SLV1));}
\DoxyCodeLine{04541\ \}}
\DoxyCodeLine{04542\ }
\DoxyCodeLine{04550\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV2\_AWD1(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{04551\ \{}
\DoxyCodeLine{04552\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_AWD1\_SLV2)\ ==\ (LL\_ADC\_FLAG\_AWD1\_SLV2));}
\DoxyCodeLine{04553\ \}}
\DoxyCodeLine{04554\ }
\DoxyCodeLine{04555\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04556\ }
\DoxyCodeLine{04575\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_EOCS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04576\ \{}
\DoxyCodeLine{04577\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ LL\_ADC\_IT\_EOCS);}
\DoxyCodeLine{04578\ \}}
\DoxyCodeLine{04579\ }
\DoxyCodeLine{04586\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04587\ \{}
\DoxyCodeLine{04588\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ LL\_ADC\_IT\_OVR);}
\DoxyCodeLine{04589\ \}}
\DoxyCodeLine{04590\ }
\DoxyCodeLine{04591\ }
\DoxyCodeLine{04598\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04599\ \{}
\DoxyCodeLine{04600\ \ \ \textcolor{comment}{/*\ Note:\ on\ this\ STM32\ series,\ there\ is\ no\ flag\ ADC\ group\ injected\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04601\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ end\ of\ unitary\ conversion.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04602\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ Flag\ noted\ as\ "{}JEOC"{}\ is\ corresponding\ to\ flag\ "{}JEOS"{}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04603\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ in\ other\ STM32\ families).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04604\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ LL\_ADC\_IT\_JEOS);}
\DoxyCodeLine{04605\ \}}
\DoxyCodeLine{04606\ }
\DoxyCodeLine{04613\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04614\ \{}
\DoxyCodeLine{04615\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ LL\_ADC\_IT\_AWD1);}
\DoxyCodeLine{04616\ \}}
\DoxyCodeLine{04617\ }
\DoxyCodeLine{04628\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_EOCS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04629\ \{}
\DoxyCodeLine{04630\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ LL\_ADC\_IT\_EOCS);}
\DoxyCodeLine{04631\ \}}
\DoxyCodeLine{04632\ }
\DoxyCodeLine{04639\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04640\ \{}
\DoxyCodeLine{04641\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ LL\_ADC\_IT\_OVR);}
\DoxyCodeLine{04642\ \}}
\DoxyCodeLine{04643\ }
\DoxyCodeLine{04644\ }
\DoxyCodeLine{04651\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04652\ \{}
\DoxyCodeLine{04653\ \ \ \textcolor{comment}{/*\ Note:\ on\ this\ STM32\ series,\ there\ is\ no\ flag\ ADC\ group\ injected\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04654\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ end\ of\ unitary\ conversion.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04655\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ Flag\ noted\ as\ "{}JEOC"{}\ is\ corresponding\ to\ flag\ "{}JEOS"{}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04656\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ in\ other\ STM32\ families).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04657\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ LL\_ADC\_IT\_JEOS);}
\DoxyCodeLine{04658\ \}}
\DoxyCodeLine{04659\ }
\DoxyCodeLine{04666\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04667\ \{}
\DoxyCodeLine{04668\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ LL\_ADC\_IT\_AWD1);}
\DoxyCodeLine{04669\ \}}
\DoxyCodeLine{04670\ }
\DoxyCodeLine{04682\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_EOCS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04683\ \{}
\DoxyCodeLine{04684\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ LL\_ADC\_IT\_EOCS)\ ==\ (LL\_ADC\_IT\_EOCS));}
\DoxyCodeLine{04685\ \}}
\DoxyCodeLine{04686\ }
\DoxyCodeLine{04694\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04695\ \{}
\DoxyCodeLine{04696\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ LL\_ADC\_IT\_OVR)\ ==\ (LL\_ADC\_IT\_OVR));}
\DoxyCodeLine{04697\ \}}
\DoxyCodeLine{04698\ }
\DoxyCodeLine{04699\ }
\DoxyCodeLine{04707\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04708\ \{}
\DoxyCodeLine{04709\ \ \ \textcolor{comment}{/*\ Note:\ on\ this\ STM32\ series,\ there\ is\ no\ flag\ ADC\ group\ injected\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04710\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ end\ of\ unitary\ conversion.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04711\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ Flag\ noted\ as\ "{}JEOC"{}\ is\ corresponding\ to\ flag\ "{}JEOS"{}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04712\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ in\ other\ STM32\ families).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04713\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ LL\_ADC\_IT\_JEOS)\ ==\ (LL\_ADC\_IT\_JEOS));}
\DoxyCodeLine{04714\ \}}
\DoxyCodeLine{04715\ }
\DoxyCodeLine{04723\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04724\ \{}
\DoxyCodeLine{04725\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ LL\_ADC\_IT\_AWD1)\ ==\ (LL\_ADC\_IT\_AWD1));}
\DoxyCodeLine{04726\ \}}
\DoxyCodeLine{04727\ }
\DoxyCodeLine{04732\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{04737\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ common\ parameters\ and\ multimode\ */}}
\DoxyCodeLine{04738\ ErrorStatus\ LL\_ADC\_CommonDeInit(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON);}
\DoxyCodeLine{04739\ ErrorStatus\ LL\_ADC\_CommonInit(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ LL\_ADC\_CommonInitTypeDef\ *ADC\_CommonInitStruct);}
\DoxyCodeLine{04740\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_CommonStructInit(LL\_ADC\_CommonInitTypeDef\ *ADC\_CommonInitStruct);}
\DoxyCodeLine{04741\ }
\DoxyCodeLine{04742\ \textcolor{comment}{/*\ De-\/initialization\ of\ ADC\ instance,\ ADC\ group\ regular\ and\ ADC\ group\ injected\ */}}
\DoxyCodeLine{04743\ \textcolor{comment}{/*\ (availability\ of\ ADC\ group\ injected\ depends\ on\ STM32\ families)\ */}}
\DoxyCodeLine{04744\ ErrorStatus\ LL\_ADC\_DeInit(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx);}
\DoxyCodeLine{04745\ }
\DoxyCodeLine{04746\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ instance\ */}}
\DoxyCodeLine{04747\ ErrorStatus\ LL\_ADC\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ LL\_ADC\_InitTypeDef\ *ADC\_InitStruct);}
\DoxyCodeLine{04748\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_StructInit(LL\_ADC\_InitTypeDef\ *ADC\_InitStruct);}
\DoxyCodeLine{04749\ }
\DoxyCodeLine{04750\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ instance\ and\ ADC\ group\ regular\ */}}
\DoxyCodeLine{04751\ ErrorStatus\ LL\_ADC\_REG\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ LL\_ADC\_REG\_InitTypeDef\ *ADC\_REG\_InitStruct);}
\DoxyCodeLine{04752\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_REG\_StructInit(LL\_ADC\_REG\_InitTypeDef\ *ADC\_REG\_InitStruct);}
\DoxyCodeLine{04753\ }
\DoxyCodeLine{04754\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ instance\ and\ ADC\ group\ injected\ */}}
\DoxyCodeLine{04755\ ErrorStatus\ LL\_ADC\_INJ\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ LL\_ADC\_INJ\_InitTypeDef\ *ADC\_INJ\_InitStruct);}
\DoxyCodeLine{04756\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_INJ\_StructInit(LL\_ADC\_INJ\_InitTypeDef\ *ADC\_INJ\_InitStruct);}
\DoxyCodeLine{04757\ }
\DoxyCodeLine{04761\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04762\ }
\DoxyCodeLine{04771\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC1\ ||\ ADC2\ ||\ ADC3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04772\ }
\DoxyCodeLine{04777\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{04778\ \}}
\DoxyCodeLine{04779\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{04780\ }
\DoxyCodeLine{04781\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F4xx\_LL\_ADC\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04782\ }

\end{DoxyCode}
