#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Sep 19 14:21:01 2023
# Process ID: 13916
# Current directory: C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14696 C:\Users\nguye\Documents\GitHub\kria_kv260_vivado_bringup\kria\kria.xpr
# Log file: C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/vivado.log
# Journal file: C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria\vivado.jou
# Running On: DESKTOP-MHGG8FQ, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 136584 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from '/home/binh/Documents/aes128/kria' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/nguye/Documents/ip_repo', nor could it be found using path 'C:/home/binh/ip_repo'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/nguye/Documents/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1530.113 ; gain = 282.195
update_compile_order -fileset sources_1
update_module_reference bram_accel_top_0_1
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'mem_wrptr_nxt' has a dependency on the module local parameter or undefined parameter 'M_WBURST_BYTES'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'awaddr_ptr_nxt' has a dependency on the module local parameter or undefined parameter 'M_WBURST_BYTES'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'swrptr_nxt' has a dependency on the module local parameter or undefined parameter 'TXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'srdptr' has a dependency on the module local parameter or undefined parameter 'TXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'srdptr' has a dependency on the module local parameter or undefined parameter 'TXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'srdptr_nxt' has a dependency on the module local parameter or undefined parameter 'TX_INC'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'srdptr_nxt' has a dependency on the module local parameter or undefined parameter 'TXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'tx_sfifo_rdcount_nxt' has a dependency on the module local parameter or undefined parameter 'TXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'tx_sfifo_can_read' has a dependency on the module local parameter or undefined parameter 'TX_INC'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'tx_dfifo_can_write' has a dependency on the module local parameter or undefined parameter 'M_WBURST_BYTES'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'm_wlen_q' has a dependency on the module local parameter or undefined parameter 'M_AWLEN'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_fifo_rdptr_nxt' has a dependency on the module local parameter or undefined parameter 'RXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'araddr_ptr_nxt' has a dependency on the module local parameter or undefined parameter 'M_RBURST_BYTES'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_fifo_wrptr_pending' has a dependency on the module local parameter or undefined parameter 'RXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_fifo_wrptr_pending' has a dependency on the module local parameter or undefined parameter 'RXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_fifo_wrptr_pending_nxt' has a dependency on the module local parameter or undefined parameter 'RX_INC'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_fifo_wrptr_pending_nxt' has a dependency on the module local parameter or undefined parameter 'RXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_dfifo_rdcount_nxt' has a dependency on the module local parameter or undefined parameter 'RXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_sfifo_can_read' has a dependency on the module local parameter or undefined parameter 'M_RBURST_BYTES'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'RX_FIFODEPTH' by 512 for port or parameter 'rx_dfifo_can_write'
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_dfifo_can_write' has a dependency on the module local parameter or undefined parameter 'RX_INC'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mymodule_slv' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mymodule_slv' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'intr_out' of definition 'xilinx.com:signal:interrupt:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'intr_out' of definition 'xilinx.com:signal:interrupt:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'stream' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'mymodule_slv'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'intr_out': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-3158] Bus Interface 'stream': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'mem_wrptr_nxt' has a dependency on the module local parameter or undefined parameter 'M_WBURST_BYTES'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'awaddr_ptr_nxt' has a dependency on the module local parameter or undefined parameter 'M_WBURST_BYTES'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'swrptr_nxt' has a dependency on the module local parameter or undefined parameter 'TXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'srdptr' has a dependency on the module local parameter or undefined parameter 'TXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'srdptr' has a dependency on the module local parameter or undefined parameter 'TXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'srdptr_nxt' has a dependency on the module local parameter or undefined parameter 'TX_INC'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'srdptr_nxt' has a dependency on the module local parameter or undefined parameter 'TXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'tx_sfifo_rdcount_nxt' has a dependency on the module local parameter or undefined parameter 'TXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'tx_sfifo_can_read' has a dependency on the module local parameter or undefined parameter 'TX_INC'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'tx_dfifo_can_write' has a dependency on the module local parameter or undefined parameter 'M_WBURST_BYTES'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'm_wlen_q' has a dependency on the module local parameter or undefined parameter 'M_AWLEN'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_fifo_rdptr_nxt' has a dependency on the module local parameter or undefined parameter 'RXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'araddr_ptr_nxt' has a dependency on the module local parameter or undefined parameter 'M_RBURST_BYTES'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_fifo_wrptr_pending' has a dependency on the module local parameter or undefined parameter 'RXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_fifo_wrptr_pending' has a dependency on the module local parameter or undefined parameter 'RXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_fifo_wrptr_pending_nxt' has a dependency on the module local parameter or undefined parameter 'RX_INC'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_fifo_wrptr_pending_nxt' has a dependency on the module local parameter or undefined parameter 'RXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_dfifo_rdcount_nxt' has a dependency on the module local parameter or undefined parameter 'RXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_sfifo_can_read' has a dependency on the module local parameter or undefined parameter 'M_RBURST_BYTES'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'RX_FIFODEPTH' by 512 for port or parameter 'rx_dfifo_can_write'
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_dfifo_can_write' has a dependency on the module local parameter or undefined parameter 'RX_INC'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mymodule_slv' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mymodule_slv' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'intr_out' of definition 'xilinx.com:signal:interrupt:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'intr_out' of definition 'xilinx.com:signal:interrupt:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'stream' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'mymodule_slv'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'intr_out': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-3158] Bus Interface 'stream': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
Reading block design file <C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.srcs/sources_1/bd/bram/bram.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.5 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:module_ref:accel_top:1.0 - accel_top_0
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /accel_top_0/m.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI from address space /accel_top_0/m.
Successfully read diagram <bram> from block design file <C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.srcs/sources_1/bd/bram/bram.bd>
Upgrading 'C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.srcs/sources_1/bd/bram/bram.bd'
INFO: [IP_Flow 19-3420] Updated bram_accel_top_0_1 to use current project options
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'stream' (xilinx.com:interface:axis:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'bram_accel_top_0_1'.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'stream_tdata'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'stream_tready'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'stream_tvalid'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'bram_accel_top_0_1'. These changes may impact your design.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /accel_top_0/m.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI from address space /accel_top_0/m.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'bram_accel_top_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\nguye\Documents\GitHub\kria_kv260_vivado_bringup\kria\kria.srcs\sources_1\bd\bram\bram.bd> 
Wrote  : <C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.srcs/sources_1/bd/bram/ui/bd_9330469c.ui> 
upgrade_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1677.590 ; gain = 131.746
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1677.590 ; gain = 131.746
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'input' [C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.srcs/sources_1/new/accel_top.v:157]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'input' [C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.srcs/sources_1/new/accel_top.v:157]
update_module_reference bram_accel_top_0_1
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'mem_wrptr_nxt' has a dependency on the module local parameter or undefined parameter 'M_WBURST_BYTES'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'awaddr_ptr_nxt' has a dependency on the module local parameter or undefined parameter 'M_WBURST_BYTES'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'swrptr_nxt' has a dependency on the module local parameter or undefined parameter 'TXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'srdptr' has a dependency on the module local parameter or undefined parameter 'TXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'srdptr' has a dependency on the module local parameter or undefined parameter 'TXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'srdptr_nxt' has a dependency on the module local parameter or undefined parameter 'TX_INC'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'srdptr_nxt' has a dependency on the module local parameter or undefined parameter 'TXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'tx_sfifo_rdcount_nxt' has a dependency on the module local parameter or undefined parameter 'TXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'tx_sfifo_can_read' has a dependency on the module local parameter or undefined parameter 'TX_INC'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'tx_dfifo_can_write' has a dependency on the module local parameter or undefined parameter 'M_WBURST_BYTES'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'm_wlen_q' has a dependency on the module local parameter or undefined parameter 'M_AWLEN'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_fifo_rdptr_nxt' has a dependency on the module local parameter or undefined parameter 'RXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'araddr_ptr_nxt' has a dependency on the module local parameter or undefined parameter 'M_RBURST_BYTES'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_fifo_wrptr_pending' has a dependency on the module local parameter or undefined parameter 'RXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_fifo_wrptr_pending' has a dependency on the module local parameter or undefined parameter 'RXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_fifo_wrptr_pending_nxt' has a dependency on the module local parameter or undefined parameter 'RX_INC'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_fifo_wrptr_pending_nxt' has a dependency on the module local parameter or undefined parameter 'RXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_dfifo_rdcount_nxt' has a dependency on the module local parameter or undefined parameter 'RXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_sfifo_can_read' has a dependency on the module local parameter or undefined parameter 'M_RBURST_BYTES'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'RX_FIFODEPTH' by 512 for port or parameter 'rx_dfifo_can_write'
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_dfifo_can_write' has a dependency on the module local parameter or undefined parameter 'RX_INC'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mymodule_slv' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mymodule_slv' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'intr_out' of definition 'xilinx.com:signal:interrupt:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'intr_out' of definition 'xilinx.com:signal:interrupt:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'fromaccel' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'toaccel' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'mymodule_slv'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'intr_out': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-3158] Bus Interface 'fromaccel': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'toaccel': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'mem_wrptr_nxt' has a dependency on the module local parameter or undefined parameter 'M_WBURST_BYTES'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'awaddr_ptr_nxt' has a dependency on the module local parameter or undefined parameter 'M_WBURST_BYTES'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'swrptr_nxt' has a dependency on the module local parameter or undefined parameter 'TXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'srdptr' has a dependency on the module local parameter or undefined parameter 'TXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'srdptr' has a dependency on the module local parameter or undefined parameter 'TXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'srdptr_nxt' has a dependency on the module local parameter or undefined parameter 'TX_INC'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'srdptr_nxt' has a dependency on the module local parameter or undefined parameter 'TXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'tx_sfifo_rdcount_nxt' has a dependency on the module local parameter or undefined parameter 'TXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'tx_sfifo_can_read' has a dependency on the module local parameter or undefined parameter 'TX_INC'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'tx_dfifo_can_write' has a dependency on the module local parameter or undefined parameter 'M_WBURST_BYTES'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'm_wlen_q' has a dependency on the module local parameter or undefined parameter 'M_AWLEN'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_fifo_rdptr_nxt' has a dependency on the module local parameter or undefined parameter 'RXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'araddr_ptr_nxt' has a dependency on the module local parameter or undefined parameter 'M_RBURST_BYTES'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_fifo_wrptr_pending' has a dependency on the module local parameter or undefined parameter 'RXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_fifo_wrptr_pending' has a dependency on the module local parameter or undefined parameter 'RXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_fifo_wrptr_pending_nxt' has a dependency on the module local parameter or undefined parameter 'RX_INC'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_fifo_wrptr_pending_nxt' has a dependency on the module local parameter or undefined parameter 'RXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_dfifo_rdcount_nxt' has a dependency on the module local parameter or undefined parameter 'RXPTR_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_sfifo_can_read' has a dependency on the module local parameter or undefined parameter 'M_RBURST_BYTES'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'RX_FIFODEPTH' by 512 for port or parameter 'rx_dfifo_can_write'
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'rx_dfifo_can_write' has a dependency on the module local parameter or undefined parameter 'RX_INC'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mymodule_slv' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mymodule_slv' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'intr_out' of definition 'xilinx.com:signal:interrupt:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'intr_out' of definition 'xilinx.com:signal:interrupt:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'fromaccel' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'toaccel' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'mymodule_slv'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'intr_out': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-3158] Bus Interface 'fromaccel': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'toaccel': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
Upgrading 'C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.srcs/sources_1/bd/bram/bram.bd'
INFO: [IP_Flow 19-3420] Updated bram_accel_top_0_1 to use current project options
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'stream'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'fromaccel' (xilinx.com:interface:axis:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'toaccel' (xilinx.com:interface:axis:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'bram_accel_top_0_1'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'stream_tdata'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'stream_tready'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'stream_tvalid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'fromaccel_tdata'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'fromaccel_tready'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'fromaccel_tvalid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'toaccel_tdata'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'toaccel_tready'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'toaccel_tvalid'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'bram_accel_top_0_1'. These changes may impact your design.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /accel_top_0/m.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI from address space /accel_top_0/m.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'bram_accel_top_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\nguye\Documents\GitHub\kria_kv260_vivado_bringup\kria\kria.srcs\sources_1\bd\bram\bram.bd> 
Wrote  : <C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.srcs/sources_1/bd/bram/ui/bd_9330469c.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 19 14:25:44 2023...
