// src/csr_registers.v
module csr_registers(
    input clk,
    input rst_n,
    
    // CSR å­˜å–æ¥å£
    input [11:0] csr_addr,
    input [31:0] csr_wdata,
    input csr_we,
    input [1:0] csr_op,      // æ“ä½œé¡å‹ï¼š00=CSRRW, 01=CSRRS, 10=CSRRC
    input csr_use_imm,       // æ˜¯å¦ä½¿ç”¨ç«‹å³æ•¸
    
    // ä¾‹å¤–å’Œä¸­æ–·è™•ç†
    input [31:0] pc,         // ç•¶å‰ PCï¼ˆç”¨æ–¼ä¾‹å¤–ï¼‰
    input exc_taken,         // ä¾‹å¤–ç™¼ç”Ÿ
    input [3:0] exc_cause,   // ä¾‹å¤–åŸå› 
    input [31:0] exc_tval,   // ä¾‹å¤–é™„åŠ ä¿¡æ¯
    input mret_taken,        // MRET æŒ‡ä»¤åŸ·è¡Œ
    
    // è¼¸å‡º
    output reg [31:0] csr_rdata,
    output reg [31:0] mtvec,   // ä¾‹å¤–å‘é‡åŸºåœ°å€
    output reg [31:0] mepc,    // ä¾‹å¤–ç¨‹åºè¨ˆæ•¸å™¨
    output reg mie,            // å…¨å±€ä¸­æ–·ä½¿èƒ½
    output timer_int,          // å®šæ™‚å™¨ä¸­æ–·
    output ext_int             // å¤–éƒ¨ä¸­æ–·
);

    // ğŸ† ä¸»è¦ CSR å®šç¾©
    reg [31:0] mstatus;   // 0x300 - æ©Ÿå™¨æ¨¡å¼ç‹€æ…‹å¯„å­˜å™¨
    reg [31:0] misa;      // 0x301 - æŒ‡ä»¤é›†æ¶æ§‹ä¿¡æ¯
    reg [31:0] mie_r;     // 0x304 - æ©Ÿå™¨æ¨¡å¼ä¸­æ–·ä½¿èƒ½
    reg [31:0] mtvec_r;   // 0x305 - æ©Ÿå™¨æ¨¡å¼ä¾‹å¤–å‘é‡åŸºåœ°å€
    reg [31:0] mscratch;  // 0x340 - æ©Ÿå™¨æ¨¡å¼æš«å­˜å¯„å­˜å™¨
    reg [31:0] mepc_r;    // 0x341 - æ©Ÿå™¨æ¨¡å¼ä¾‹å¤–PC
    reg [31:0] mcause;    // 0x342 - æ©Ÿå™¨æ¨¡å¼ä¾‹å¤–åŸå› 
    reg [31:0] mtval;     // 0x343 - æ©Ÿå™¨æ¨¡å¼ä¾‹å¤–å€¼
    reg [31:0] mip;       // 0x344 - æ©Ÿå™¨æ¨¡å¼ä¸­æ–·ç­‰å¾…
    
    // ğŸ† å®šæ™‚å™¨ CSRï¼ˆè‡ªå®šç¾©ï¼‰
    reg [63:0] mtime;     // 0x700 - æ©Ÿå™¨æ™‚é–“è¨ˆæ•¸å™¨
    reg [63:0] mtimecmp;  // 0x704 - æ©Ÿå™¨æ™‚é–“æ¯”è¼ƒå¯„å­˜å™¨
    
    // ğŸ† ä¸­æ–·ä¿¡è™Ÿ
    assign timer_int = (mtime >= mtimecmp) && (mie_r[7]);  // MTIE ä½å…ƒ
    assign ext_int = mip[11] && mie_r[11];                 // MEIE ä½å…ƒ

    // ğŸ† CSR è®€å–é‚è¼¯
    always @(*) begin
        case (csr_addr)
            // æ¨™æº– CSR
            12'h300: csr_rdata = mstatus;
            12'h301: csr_rdata = misa;
            12'h304: csr_rdata = mie_r;
            12'h305: csr_rdata = mtvec_r;
            12'h340: csr_rdata = mscratch;
            12'h341: csr_rdata = mepc_r;
            12'h342: csr_rdata = mcause;
            12'h343: csr_rdata = mtval;
            12'h344: csr_rdata = mip;
            
            // è‡ªå®šç¾© CSRï¼ˆå®šæ™‚å™¨ï¼‰
            12'h700: csr_rdata = mtime[31:0];      // mtime ä½32ä½
            12'h701: csr_rdata = mtime[63:32];     // mtime é«˜32ä½
            12'h704: csr_rdata = mtimecmp[31:0];   // mtimecmp ä½32ä½
            12'h705: csr_rdata = mtimecmp[63:32];  // mtimecmp é«˜32ä½
            
            default: csr_rdata = 32'h0;
        endcase
/*
        if (csr_addr == 12'h301 || csr_addr == 12'h340) begin
            $display("[CSR-DEBUG] Read: addr=0x%h, data=0x%h", csr_addr, csr_rdata);
        end
*/                
    end

    reg [31:0] write_val;


    // ğŸ† CSR å¯«å…¥é‚è¼¯
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            // åˆå§‹åŒ– CSR å¯„å­˜å™¨
            mstatus <= 32'h0;
            misa <= 32'h40000100;  // RV32I + M æ“´å±•
            mie_r <= 32'h0;
            mtvec_r <= 32'h100;    // ä¾‹å¤–å‘é‡åœ°å€ 0x100
            mscratch <= 32'h0;
            mepc_r <= 32'h0;
            mcause <= 32'h0;
            mtval <= 32'h0;
            mip <= 32'h0;
            
            // åˆå§‹åŒ–å®šæ™‚å™¨
            mtime <= 64'h0;
            mtimecmp <= 64'hFFFFFFFFFFFFFFFF;

//            $display("[CSR-DEBUG] Initialized: MISA=0x%h, MSCRATCH=0x%h", misa, mscratch);

        end else begin
            // ğŸ† æ›´æ–°å®šæ™‚å™¨
            mtime <= mtime + 64'h1;
            
            // ğŸ† è™•ç†ä¾‹å¤–
            if (exc_taken) begin
                // ä¿å­˜ä¾‹å¤–ä¿¡æ¯
                mepc_r <= pc;
                mcause <= {28'h0, exc_cause};
                mtval <= exc_tval;
                
                // æ›´æ–° mstatus
                mstatus[3] <= mstatus[7];  // MPP = MIE
                mstatus[7] <= 1'b0;        // æ¸…é™¤ MIE
                mstatus[12] <= mstatus[12]; // MPIE ä¿æŒä¸è®Š
            end
            
            // ğŸ† è™•ç† MRET
            if (mret_taken) begin
                // æ¢å¾©ä¸­æ–·ä½¿èƒ½
                mstatus[7] <= mstatus[12];  // MIE = MPIE
                mstatus[12] <= 1'b1;        // MPIE = 1
            end
            
            // ğŸ† CSR å¯«å…¥æ“ä½œ
            if (csr_we) begin
//                $display("[CSR-DEBUG] Write: addr=0x%h, data=0x%h, op=%b", csr_addr, csr_wdata, csr_op);                
                
                // è¨ˆç®—å¯«å…¥å€¼
                case (csr_op)
                    2'b00: write_val = csr_wdata;                    // CSRRW
                    2'b01: write_val = csr_rdata | csr_wdata;       // CSRRS
                    2'b10: write_val = csr_rdata & ~csr_wdata;      // CSRRC
                    default: write_val = csr_wdata;
                endcase
                
                // å¯«å…¥ç‰¹å®š CSR
                case (csr_addr)
                    12'h300: mstatus <= write_val;
                    12'h304: mie_r <= write_val;
                    12'h305: mtvec_r <= write_val & 32'hFFFFFFFC;  // å°é½Šåˆ°4å­—ç¯€
                    12'h340: mscratch <= write_val;
                    12'h341: mepc_r <= write_val & 32'hFFFFFFFC;   // å°é½Šåˆ°4å­—ç¯€
                    12'h342: mcause <= write_val;
                    12'h343: mtval <= write_val;
                    12'h344: mip <= write_val;
                    
                    // å®šæ™‚å™¨ CSR
                    12'h700: mtime[31:0] <= write_val;
                    12'h701: mtime[63:32] <= write_val;
                    12'h704: mtimecmp[31:0] <= write_val;
                    12'h705: mtimecmp[63:32] <= write_val;
                endcase
            end
        end
    end

    always @(posedge clk) begin
        if (csr_we && csr_addr == 12'h340) begin
            $display("[CSR-WRITE-DEBUG] Writing to MSCRATCH: data=0x%h", csr_wdata);
        end
    end   

    // ğŸ† æŒçºŒè¼¸å‡º
    always @(*) begin
        mtvec = mtvec_r;
        mepc = mepc_r;
        mie = mstatus[3];  // MIE ä½å…ƒ
    end

endmodule