library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;

entity practica_5 IS
	Port(CLOCK : in STD_logic;
			D : in STD_logic;
			Q : out std_logic;
			QN : out std_logic);
end practica_5;

architecture Behavioral of practica_5 is
begin
process (clock)
begin
	if clock'event and clock ='1' then
		Q <= D;
		QN <= NOT D;
	end if;
end process;
end Behavioral;