Drill report for Gateway Board.kicad_pcb
Created on 13/07/2023 18:43:12

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  B.Cu                      back


Drill file 'Gateway Board-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0.300mm  0.0118"  (232 holes)
    T2  0.600mm  0.0236"  (4 holes)  (with 4 slots)
    T3  0.970mm  0.0382"  (8 holes)
    T4  1.100mm  0.0433"  (4 holes)
    T5  1.520mm  0.0598"  (11 holes)
    T6  1.710mm  0.0673"  (2 holes)
    T7  3.200mm  0.1260"  (6 holes)

    Total plated holes count 267


Drill file 'Gateway Board-NPTH.drl' contains
    unplated through holes:
    =============================================================
    T1  0.600mm  0.0236"  (2 holes)
    T2  0.950mm  0.0374"  (2 holes)
    T3  0.991mm  0.0390"  (3 holes)
    T4  2.375mm  0.0935"  (4 holes)
    T5  3.330mm  0.1311"  (2 holes)

    Total unplated holes count 13
