// Seed: 3140970936
module module_0 (
    output tri1 id_0,
    output tri id_1,
    output wand id_2,
    output supply1 id_3,
    input tri1 id_4,
    output wire id_5,
    input wire id_6,
    input supply1 id_7,
    output supply0 id_8,
    output wand id_9,
    input wor id_10,
    output wire id_11,
    output wire id_12,
    output tri0 id_13,
    input supply1 module_0,
    output supply0 id_15,
    input supply1 id_16,
    input tri0 id_17,
    input tri id_18,
    input tri id_19,
    output supply0 id_20,
    input uwire id_21,
    input uwire id_22,
    output uwire id_23
);
  assign id_13 = 1 == 1'b0;
  assign module_1.type_18 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input wor id_5,
    input tri id_6,
    input tri1 id_7,
    output tri1 id_8,
    input tri1 id_9,
    output tri id_10
);
  supply0 id_12 = 1;
  wire id_13;
  wire id_14;
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_3,
      id_3,
      id_9,
      id_0,
      id_7,
      id_4,
      id_10,
      id_10,
      id_9,
      id_10,
      id_10,
      id_8,
      id_4,
      id_3,
      id_4,
      id_7,
      id_4,
      id_7,
      id_10,
      id_2,
      id_7,
      id_3
  );
endmodule
