NAME=320c64 OPEX
FILE=malloc://512280
CMDS=<<EOF
e asm.arch=tms320
e asm.cpu=c64x
wx 0041bd10
aoj~{}
EOF
EXPECT=<<EOF
[
  {
    "opcode": "b 0x20de8",
    "disasm": "b 0x20de8",
    "pseudo": "goto 0x20de8",
    "mnemonic": "b",
    "mask": "ff000000",
    "jump": 134632,
    "sign": false,
    "prefix": 0,
    "id": 17,
    "opex": {
      "operands": [
        {
          "type": "imm",
          "value": 134632
        }
      ]
    },
    "addr": 0,
    "bytes": "0041bd10",
    "size": 4,
    "type": "jmp",
    "esilcost": 0,
    "scale": 0,
    "refptr": 0,
    "cycles": 0,
    "failcycles": 0,
    "delay": 0,
    "stackptr": 0,
    "family": "cpu"
  }
]
EOF
RUN

NAME=320c64 pseudo
FILE=bins/elf/ld-2.27.so
CMDS=<<EOF
e asm.arch=tms320
e asm.cpu=c64x
e asm.pseudo=true
pi~=
EOF
EXPECT=<<EOF
a17 = (half) 0x13cf
a28 = 0 ext a0 .. 0
b23:b22 = (word) *a1++[12]
a4 = 2 ext a0 .. 0x1a
a26 = 0x4988
a4 = 0x12 .bitset a20 .. 0x12
a13:a12 = (word) *-a18[a12]
a17 = a31 avg a0
b22 = (word) *+b14[0x3da6]
a4 = (half) *+b15[0x49]
a25 = 8 ext a21 .. 0x10
a26 = a8 ~ a21
a16 = a23 * a25
b17 = (half) *+b15[0xd15]
a16 = (half) *+b14[0x0]
*+b15[0x6c41] = (word) b19
b8 = (byte) *+b14[0x660f]
b12 = (byte) *+b14[0x2e0f]
b12 = (byte) *+b14[0x2e0f]
a0 = 0x1a .bitset a20 .. 0x1a
a22 = 9 .bitclear a17 .. 9
a10 = 0xe ext a12 .. 0
a7 = 0 ext a27 .. 0x10
a22 = 0x18 ext a29 .. 8
*+b14[0x488b] = (byte) b0
a14 = 1 ext a17 .. 4
a17 = (byte) *a3--[10]
b16 = (half) -0x2c00
b4 = (half) *+b15[0x488d]
a6 = (half) 1
a30 = 0 ext a0 .. 0
a23:a22 = 1 + a20:a19
a20 = (half) *-a23[a18]
b8 += 0x2463
*-a1[14] = (word) a17
a16 = 0x1a ext a0 .. 0x11
a23 = 0x1c ext a16 .. 0x10
*+b14[0x5b1] = (word) b26
a4 = 2 ext a0 .. 0x13
b19 = 0x1a .bitset b30 .. 0x1a
b9 = (half) *+b15[0xb05]
a10 = 0x10 ext a8 .. 0
a26 = (byte) *-a5[15]
b0 = 2 .bitset b0 .. 2
a30 = (word) *+b15[0x4883]
*+b15[0x47c1] = (word) b17
*+b15[0x7fff] = (word) b31
a2 = (half) *+b15[0x0]
a16 = a17 * a29
b0 = b18 + 4
b16 = 2 == b22
b30 = (word) *-a16[0]
a0 = 0x10 ext a15 .. 0
a2 = 8 ext a29 .. 0x18
a23:a22 = (word) *-a1[12]
b4 = 2 .bitset b0 .. 2
*+b14[0xd05] = (half) b17
a14 = 8 ext a0 .. 0
b11 = (half) *+b14[0x4948]
a9 = (half) *+b15[0x4848]
a17 = a24 * a29
a1:a0 = a0 * a0
a26 = a0 * a1
b30 = (word) *-a7[24]
a17 = 0x18 ext a2 .. 5
a10 = 0x10 ext a8 .. 0
a19 = (half) *+b15[0x5048]
a15 = a24 * a29
a17 = 0xf ext a2 .. 0x11
*a13--(a9) = (half) b27:b26
b2 = 5 * b0
a0 = 0 ext a0 .. 0
a22 = (half) *-a0[a2]
a30 = 6 ext a17 .. 2
a4 = (half) 0x6381
a24 = a0 * a1
b13 = (byte) *+b14[0x1066]
*a16++[10] = (half) a0
b19 += 0x13fc
a17 = 0xe ext a2 .. 0x15
a26 = 0xc * a3
b0 = b2 * b0
a24 = (byte) *+b14[0x508b]
a28 = 0x10 ext a8 .. 0
a18 = 1 ext a31 .. 4
a17 = (byte) *a2--[9]
a26 = a1 * a17
a28 = 1 ext a17 .. 4
a17 = (byte) *a3--[10]
a30 = (half) *a3++[24]
a17 = (byte) *a3--[11]
*+b14[0x488d] = (word) a16
b8 = (half) *-a8[a2]
a18 = a1 * a17
*+b15[0x63fc] = (word) b16
*+a19[a4] = (half) a31:a30
*-a1[14] = (word) a27
a3 = (byte) *+b14[0x4039]
b26 = (half) *+b14[0x2200]
b11 = b2 * b16
*+b14[0x505b] = (half) a8
b2 = (half) *+b14[0x5ec3]
a8 = 0 ext a0 .. 0
a14 = 0x10 ext a0 .. 0
a19 = 0xa .bitset a26 .. 0xa
*+b15[0x31c0] = (byte) b4
a0 = (half) 1
a14 = a24 * a0
a17 += 0x788
*+b14[0x405b] = (half) a3
b3:b2 = (word) *+a23[22]
b0 = (half) *+b14[0x662e]
b0 = 0x1a .bitset b20 .. 0x1a
a14 = 2 .bitset a4 .. 2
b22 = b4 - b18
a17 = 0x1b ext a2 .. 0x1f
a3 = a18 * a20
a31 = (half) *+a5[14]
a3 = 9 .bitclear a18 .. 9
a20 = 0 ext a0 .. 0
b18 = max(b24, b16)
*a3++[a24] = (half) a7:a6
*-a0[2] = (word) b0
*-a21[18] = (word) a2
a2 = (half) *+b15[0x544c]
a26 = a15 * a8
a0 = 0xa ext a21 .. 0x13
a19 = a2 * a31
a0 = 0 ext a0 .. 0
*+b15[0xf48] = (byte) b22
a27 = (half) *+b15[0x4ccc]
a25 = (half) *+b15[0x4ccc]
a19 = 0xf ext a2 .. 6
a17 = 0xe ext a2 .. 8
a7 = 0x10 ext a27 .. 1
a15 = a25 - a26
a20 = (half) *+b15[0x348]
a16 = 0xe ext a0 .. 0
a19 = (half) *-a16[a10]
a2 = (half) *a3++[29]
a26 = 2 .bitset a0 .. 2
a12 = 0xe ext a29 .. 0x18
a12 = 5 .bitclear a5 .. 5
a0 = (half) *+b14[0x0]
a16 = (half) *+b14[0x29f0]
*+b14[0x7f48] = (byte) a19
a0 = 0 ext a0 .. 0
b30 = b30 * b17
a16 = 2 .bitset a2 .. 2
EOF
RUN

NAME=arp TMS320
FILE==
CMDS=<<EOF
e asm.arch=tms320c64x
e analysis.arch=tms320
arp
EOF
EXPECT=<<EOF
=PC	pc
=A0	A4
=A1	B4
=A2	A6
=A3	A6
=A4	A8
=A5	B8
=A6	A10
=A7	B10
=A8	A12
=A9	B12
=R0	A4
gpr	A0	.32	0 		0
gpr	A1	.32	4 		0
gpr	A2	.32	8 		0
gpr	A3	.32	12 		0
gpr	A4	.32	16 		0
gpr	A5	.32	20 		0
gpr	A6	.32	24 		0
gpr	A7	.32	28 		0
gpr	A8	.32	32 		0
gpr	A9	.32	36 		0
gpr	A10	.32	40 		0
gpr	A11	.32	44 		0
gpr	A12	.32	48 		0
gpr	A13	.32	52 		0
gpr	A14	.32	56 		0
gpr	A15	.32	60 		0
gpr	A16	.32	64 		0
gpr	A17	.32	68 		0
gpr	A18	.32	72 		0
gpr	A19	.32	76 		0
gpr	A20	.32	80 		0
gpr	A21	.32	84 		0
gpr	A22	.32	88 		0
gpr	A23	.32	92 		0
gpr	A24	.32	96 		0
gpr	A25	.32	100 	0
gpr	A26	.32	104 	0
gpr	A27	.32	108 	0
gpr	A28	.32	112 	0
gpr	A29	.32	116 	0
gpr	A30	.32	120 	0
gpr	A31	.32	124 	0
gpr	B0	.32	128 	0
gpr	B1	.32	132 	0
gpr	B2	.32	136 	0
gpr	B3	.32	140 	0
gpr	B4	.32	144 	0
gpr	B5	.32	148 	0
gpr	B6	.32	152 	0
gpr	B7	.32	156 	0
gpr	B8	.32	160 	0
gpr	B9	.32	164 	0
gpr	B10	.32	168 	0
gpr	B11	.32	172 	0
gpr	B12	.32	176 	0
gpr	B13	.32	180 	0
gpr	B14	.32	184 	0
gpr	B15	.32	188 	0
gpr	B16	.32	192 	0
gpr	B17	.32	196 	0
gpr	B18	.32	200 	0
gpr	B19	.32	204 	0
gpr	B20	.32	208 	0
gpr	B21	.32	212 	0
gpr	B22	.32	216 	0
gpr	B23	.32	220 	0
gpr	B24	.32	224 	0
gpr	B25	.32	228 	0
gpr	B26	.32	232 	0
gpr	B27	.32	236 	0
gpr	B28	.32	240 	0
gpr	B29	.32	244 	0
gpr	B30	.32	248 	0
gpr	B31	.32	252 	0
ctr AMR     .32 256 0  # Addressing mode register
ctr CSR     .32 260 0  # Control status register
ctr GFPGFR  .32 264 0  # Galois field multiply control register
ctr ICR     .32 268 0  # Interrupt clear register
ctr IER     .32 272 0  # Interrupt enable register
ctr IFR     .32 276 0  # Interrupt flag register
ctr IRP     .32 280 0  # Interrupt return pointer register
ctr ISR     .32 284 0  # Interrupt set register
ctr ISTP    .32 288 0  # Interrupt service table pointer register
ctr NRP     .32 292 0  # Nonmaskable interrupt return pointer register
ctr PCE1    .32 296 0  # Program counter, E1 phase
ctr DIER    .32 300 0  # (C64x+ only) Debug interrupt enable register
ctr DNUM    .32 304 0  # (C64x+ only) DSP core number register
ctr ECR     .32 308 0  # (C64x+ only) Exception clear register
ctr EFR     .32 312 0  # (C64x+ only) Exception flag register
ctr GPLYA   .32 316 0  # (C64x+ only) GMPY A-side polynomial register
ctr GPLYB   .32 320 0  # (C64x+ only) GMPY B-side polynomial register
ctr IERR    .32 324 0  # (C64x+ only) Internal exception report register
ctr ILC     .32 328 0  # (C64x+ only) Inner loop count register
ctr ITSR    .32 332 0  # (C64x+ only) Interrupt task state register
ctr NTSR    .32 336 0  # (C64x+ only) NMI/Exception task state register
ctr REP     .32 340 0  # (C64x+ only) Restricted entry point address register
ctr RILC    .32 344 0  # (C64x+ only) Reload inner loop count register
ctr SSR     .32 348 0  # (C64x+ only) Saturation status register
ctr TSCH    .32 352 0  # (C64x+ only) Time-stamp counter (high 32) register
ctr TSCL    .32 356 0  # (C64x+ only) Time-stamp counter (low 32) register
ctr TSR     .32 360 0  # (C64x+ only) Task state register
gpr	A0:A1 	.64	364	0
gpr	A2:A3 	.64	368	0
gpr	A4:A5 	.64	372	0
gpr	A6:A7 	.64	376	0
gpr	A8:A9 	.64	380	0
gpr	A10:A11	.64	384	0
gpr	A12:A13	.64	388	0
gpr	A14:A15	.64	392	0
gpr	A16:A17	.64	396	0
gpr	A18:A19	.64	400	0
gpr	A20:A21	.64	404	0
gpr	A22:A23	.64	408	0
gpr	A24:A25	.64	412	0
gpr	A26:A27	.64	416	0
gpr	A28:A29	.64	420	0
gpr	A30:A31	.64	424	0
gpr	B0:B1 	.64	428	0
gpr	B2:B3 	.64	432	0
gpr	B4:B5 	.64	436	0
gpr	B6:B7 	.64	440	0
gpr	B8:B9 	.64	444	0
gpr	B10:B11	.64	448	0
gpr	B12:B13	.64	452	0
gpr	B14:B15	.64	456	0
gpr	B16:B17	.64	460	0
gpr	B18:B19	.64	464	0
gpr	B20:B21	.64	468	0
gpr	B22:B23	.64	472	0
gpr	B24:B25	.64	476	0
gpr	B26:B27	.64	480	0
gpr	B28:B29	.64	484	0
gpr	B30:B31	.64	488	0

EOF
RUN
