# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model simple_function
.inputs clk reset a[0] a[1] b[0] b[1]
.outputs out[0] out[1] out[2] clk_out
.subckt $add A[0]=a[0] A[1]=a[1] B[0]=b[0] B[1]=b[1] Y[0]=b_$add_B_Y[0] Y[1]=b_$add_B_Y[1] Y[2]=b_$add_B_Y[2]
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000011
.subckt $sdff CLK=clk D[0]=b_$add_B_Y[0] D[1]=b_$add_B_Y[1] D[2]=b_$add_B_Y[2] Q[0]=out[0] Q[1]=out[1] Q[2]=out[2] SRST=reset
.param CLK_POLARITY 00000000000000000000000000000001
.param SRST_POLARITY 00000000000000000000000000000001
.param SRST_VALUE 000
.param WIDTH 00000000000000000000000000000011
.names clk clk_out
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/simple_function.v:21$1205.rst
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/simple_function.v:21$1205.x[0]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/simple_function.v:21$1205.x[1]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/simple_function.v:21$1205.y[0]
1 1
.names $undef func_out$func$regression_test/benchmark/verilog/syntax/simple_function.v:21$1205.y[1]
1 1
.end
