

================================================================
== Vivado HLS Report for 'Loop_ih_loop_proc'
================================================================
* Date:           Tue Dec 18 12:48:16 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        nn_hls
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.79|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  175937|  175937|  175937|  175937|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+--------+--------+----------+-----------+-----------+------+----------+
        |            |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+--------+--------+----------+-----------+-----------+------+----------+
        |- ih_loop   |  175936|  175936|      5498|          -|          -|    32|    no    |
        | + hn_loop  |    5493|    5493|        13|          7|          1|   784|    yes   |
        +------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    193|    149|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      5|    515|    978|
|Memory           |       64|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    149|
|Register         |        -|      -|    216|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       64|      5|    924|   1276|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       53|      6|      2|      7|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |digitRecognizer_fcud_U0  |digitRecognizer_fcud  |        0|      2|  306|  418|
    |digitRecognizer_fdEe_U1  |digitRecognizer_fdEe  |        0|      3|  143|  321|
    |digitRecognizer_feOg_U2  |digitRecognizer_feOg  |        0|      0|   66|  239|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  515|  978|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |inputToHiddenWeights_U  |Loop_ih_loop_procbkb  |       64|  0|   0|  25120|   32|     1|       803840|
    +------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                   |                      |       64|  0|   0|  25120|   32|     1|       803840|
    +------------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+----+------------+------------+
    |i_fu_229_p2              |     +    |      0|  35|  15|          10|           1|
    |next_mul_fu_175_p2       |     +    |      0|  50|  20|          15|          10|
    |o_fu_187_p2              |     +    |      0|  23|  11|           6|           1|
    |sum_fu_218_p2            |     +    |      0|  35|  15|          10|           2|
    |tmp_8_fu_207_p2          |     +    |      0|  50|  20|          15|          15|
    |tmp_6_fu_269_p2          |    and   |      0|   0|   2|           1|           1|
    |exitcond2_i_i_fu_197_p2  |   icmp   |      0|   0|   5|          10|           9|
    |exitcond3_i_i_fu_181_p2  |   icmp   |      0|   0|   4|           6|           7|
    |notlhs_fu_253_p2         |   icmp   |      0|   0|   4|           8|           2|
    |notrhs_fu_259_p2         |   icmp   |      0|   0|  13|          23|           1|
    |ap_block_state1          |    or    |      0|   0|   2|           1|           1|
    |tmp_4_fu_265_p2          |    or    |      0|   0|   2|           1|           1|
    |hiddenOut_d0             |  select  |      0|   0|  32|           1|           1|
    |ap_enable_pp0            |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|   0|   2|           1|           2|
    +-------------------------+----------+-------+----+----+------------+------------+
    |Total                    |          |      0| 193| 149|         109|          56|
    +-------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  65|         13|    1|         13|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |i_0_i_i_phi_fu_138_p4          |   9|          2|   10|         20|
    |i_0_i_i_reg_134                |   9|          2|   10|         20|
    |inputToHiddenWeights_address0  |  15|          3|   15|         45|
    |o_0_i_i_reg_110                |   9|          2|    6|         12|
    |phi_mul_reg_122                |   9|          2|   15|         30|
    |sum_0_i_i_reg_145              |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 149|         31|   91|        209|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  12|   0|   12|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond2_i_i_reg_311  |   1|   0|    1|          0|
    |exitcond2_i_i_reg_311                   |   1|   0|    1|          0|
    |i_0_i_i_reg_134                         |  10|   0|   10|          0|
    |i_reg_325                               |  10|   0|   10|          0|
    |inputData_load_reg_335                  |  32|   0|   32|          0|
    |inputToHiddenWeights_2_reg_330          |  32|   0|   32|          0|
    |next_mul_reg_283                        |  15|   0|   15|          0|
    |notlhs_reg_350                          |   1|   0|    1|          0|
    |notrhs_reg_355                          |   1|   0|    1|          0|
    |o_0_i_i_reg_110                         |   6|   0|    6|          0|
    |o_reg_291                               |   6|   0|    6|          0|
    |phi_mul_reg_122                         |  15|   0|   15|          0|
    |sum_0_i_i_reg_145                       |  32|   0|   32|          0|
    |tmp_5_reg_360                           |   1|   0|    1|          0|
    |tmp_7_i_reg_340                         |  32|   0|   32|          0|
    |tmp_i_reg_301                           |   6|   0|   32|         26|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 216|   0|  242|         26|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | Loop_ih_loop_proc | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | Loop_ih_loop_proc | return value |
|ap_start            |  in |    1| ap_ctrl_hs | Loop_ih_loop_proc | return value |
|ap_done             | out |    1| ap_ctrl_hs | Loop_ih_loop_proc | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | Loop_ih_loop_proc | return value |
|ap_idle             | out |    1| ap_ctrl_hs | Loop_ih_loop_proc | return value |
|ap_ready            | out |    1| ap_ctrl_hs | Loop_ih_loop_proc | return value |
|hiddenOut_address0  | out |    5|  ap_memory |     hiddenOut     |     array    |
|hiddenOut_ce0       | out |    1|  ap_memory |     hiddenOut     |     array    |
|hiddenOut_we0       | out |    1|  ap_memory |     hiddenOut     |     array    |
|hiddenOut_d0        | out |   32|  ap_memory |     hiddenOut     |     array    |
|inputData_address0  | out |   10|  ap_memory |     inputData     |     array    |
|inputData_ce0       | out |    1|  ap_memory |     inputData     |     array    |
|inputData_q0        |  in |   32|  ap_memory |     inputData     |     array    |
+--------------------+-----+-----+------------+-------------------+--------------+

