# libera - Libera configuration file.
# 
# DESIGN     - Path to FPGA design.
# DTYPE      - FPGA design type (bo/sr).
# FLMCDHZ    - Initial LMC frequency [dHz (10^-1 Hz)].
# DFA        - FA decimation factor.
# FREV       - Revolution frequency [Hz].
# MCPRESC    - MC prescaler.
# NCLK_ADC   - No. of CLK/ADC script repetitions in DCM script.
#
# HARMONIC   - Harmonic number.
# NTBT       - Number of TbT samples per switch position [TbT samples].
# ATTNSUM    - Sum of attenuators @ 0 dBm.
# ADCPEAK    - ADC-rate buffer peak level @ 0 dBm [ADC count].
# TBTMARKD   - TbT marker delay [ADC samples].
# A2DT       - Analog to digital switch propagation time [ADC samples].
#
# OFFSET_TUNE     - PLL offset tune [MC Prescaler count].
# COMPENSATE_TUNE - NCO shift flag [yes/no].
#
# IL_K_FILT_XY             - Interlock XY K of IIR filter [1/255].
# IL_K_FILT_ADC_OVERFLOW   - Interlock ADC overflow K of IIR filter [1/2^n].
# IL_K_CORR_ADC_LIMIT      - Interlock ADC overflow scaling factor [n/1000].
# IL_MAX_ADC_OVERFLOW_DUR  - ADC overflow duration upper limit [ADC samples].
#
# DSCD_K_PHASE_CPUTIME     - Phase compensation cpu_time/accuarcy factor [max 10].
# DSCD_MINTBT_LEARN_LIMIT  - Minimal TBT amplitude for DSC learning [TbT counts]. 
#
# SWITCHING_SOURCE - SW source signal: internal MC vs. external MC.
# SWITCHING_DELAY  - Switching source delay/phase [ADC count].
#
# POSTMORTEM_BUFFER - Postmortem buffer length
#
# MT_UNOMINAL - MT PLL controller DAC nominal offset.
# PHASE_OFFSET - MT PLL controller VCXO phase offset.
# MT_UNLCKTHRSHLD - MT PLL controller unlock threshold.
# ST_UNOMINAL - ST PLL controller DAC nominal offset.
# ST_UNLCKTHRSHLD - ST PLL controller unlock threshold.

DESIGN="/opt/lib/main_diamond_sr.bin"
DTYPE="sr"
FLMCDHZ="1174400427"
DFA="53"
FREV="533818.3761"
MCPRESC="53382"
NCLK_ADC="145"

HARMONIC="936"
NTBT="40"
ATTNSUM="31"
ADCPEAK="9500"
TBTMARKD="440"
A2DT="40"

OFFSET_TUNE="0"
COMPENSATE_TUNE="yes"

IL_K_FILT_XY="255"
IL_K_FILT_ADC_OVERFLOW="0"
IL_K_CORR_ADC_LIMIT="1000"
IL_MAX_ADC_OVERFLOW_DUR="1095"

DSCD_K_PHASE_CPUTIME="15"
DSCD_MINTBT_LEARN_LIMIT="2150000"

SWITCHING_SOURCE="internal"
SWITCHING_DELAY="0"

POSTMORTEM_BUFFER="16384"

MT_UNOMINAL="26112"
PHASE_OFFSET="0"
MT_UNLCKTHRSHLD="30000"
ST_UNOMINAL="21668"
ST_UNLCKTHRSHLD="30000"
