[verilog]
include_paths = ["include/"]
defines = ["DEBUG"]

[option]
linter = true
