// Seed: 122284052
module module_0 #(
    parameter id_2 = 32'd51,
    parameter id_4 = 32'd49
);
  logic id_1, _id_2, id_3, _id_4, id_5, id_6, id_7, id_8;
  logic [id_2 : id_4] id_9;
  ;
  assign id_9 = "";
  wire id_10;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri id_4,
    input tri0 id_5
);
  supply0 id_7 = id_0;
  assign id_7 = (1);
  module_0 modCall_1 ();
  always @(*) begin : LABEL_0
    {id_0, id_1} <= 1;
  end
endmodule
