

================================================================
== Vitis HLS Report for 'HLS_CISR_spmv_accel'
================================================================
* Date:           Fri May  6 10:40:36 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        HLS_CISR_runtime_spmv
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       34|  0.290 us|  0.340 us|   30|   35|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |        4|        4|         1|          1|          1|     4|       yes|
        |- VITIS_LOOP_49_1  |        5|        5|         3|          1|          1|     4|       yes|
        |- VITIS_LOOP_68_1  |        4|        4|         2|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 3, States = { 4 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 3 2 
2 --> 3 2 
3 --> 4 
4 --> 7 5 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty"   --->   Operation 26 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cmd_start"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cmd_start, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inp_vec, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inp_vec"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %slot_data_arr, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %slot_data_arr"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %slot_arr_row_len, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %slot_arr_row_len"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_vec, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_vec"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%cmd_start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmd_start" [HLS_CISR_spmv_accel.c:136]   --->   Operation 37 'read' 'cmd_start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %cmd_start_read, void %initialize.exit, void" [HLS_CISR_spmv_accel.c:21]   --->   Operation 38 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 0, i32 %max_row_id" [HLS_CISR_spmv_accel.c:23]   --->   Operation 39 'store' 'store_ln23' <Predicate = (cmd_start_read)> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%br_ln25 = br void" [HLS_CISR_spmv_accel.c:25]   --->   Operation 40 'br' 'br_ln25' <Predicate = (cmd_start_read)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%slot_id = phi i3 %add_ln25, void %.split61021, i3 0, void" [HLS_CISR_spmv_accel.c:25]   --->   Operation 41 'phi' 'slot_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.65ns)   --->   "%add_ln25 = add i3 %slot_id, i3 1" [HLS_CISR_spmv_accel.c:25]   --->   Operation 42 'add' 'add_ln25' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.13ns)   --->   "%icmp_ln25 = icmp_eq  i3 %slot_id, i3 4" [HLS_CISR_spmv_accel.c:25]   --->   Operation 44 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split6, void %initialize.exit.loopexit" [HLS_CISR_spmv_accel.c:25]   --->   Operation 46 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %slot_id, i1 0" [HLS_CISR_spmv_accel.c:37]   --->   Operation 47 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %tmp_2" [HLS_CISR_spmv_accel.c:37]   --->   Operation 48 'zext' 'zext_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_2 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln37" [HLS_CISR_spmv_accel.c:37]   --->   Operation 49 'getelementptr' 'row_len_slot_arr_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln37 = or i4 %tmp_2, i4 1" [HLS_CISR_spmv_accel.c:37]   --->   Operation 50 'or' 'or_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln37" [HLS_CISR_spmv_accel.c:37]   --->   Operation 51 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_3 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %tmp_3" [HLS_CISR_spmv_accel.c:37]   --->   Operation 52 'getelementptr' 'row_len_slot_arr_addr_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [HLS_CISR_spmv_accel.c:25]   --->   Operation 53 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i3 %slot_id" [HLS_CISR_spmv_accel.c:29]   --->   Operation 54 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.30ns)   --->   "%switch_ln29 = switch i2 %trunc_ln29, void %branch31, i2 0, void %branch28, i2 1, void %branch29, i2 2, void %branch30" [HLS_CISR_spmv_accel.c:29]   --->   Operation 55 'switch' 'switch_ln29' <Predicate = (!icmp_ln25)> <Delay = 1.30>
ST_2 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_2" [HLS_CISR_spmv_accel.c:29]   --->   Operation 56 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln29 == 2)> <Delay = 1.58>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_2" [HLS_CISR_spmv_accel.c:30]   --->   Operation 57 'store' 'store_ln30' <Predicate = (!icmp_ln25 & trunc_ln29 == 2)> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (1.70ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:31]   --->   Operation 58 'store' 'store_ln31' <Predicate = (!icmp_ln25 & trunc_ln29 == 2)> <Delay = 1.70>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_2" [HLS_CISR_spmv_accel.c:32]   --->   Operation 59 'store' 'store_ln32' <Predicate = (!icmp_ln25 & trunc_ln29 == 2)> <Delay = 1.58>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_2" [HLS_CISR_spmv_accel.c:33]   --->   Operation 60 'store' 'store_ln33' <Predicate = (!icmp_ln25 & trunc_ln29 == 2)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split61021"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!icmp_ln25 & trunc_ln29 == 2)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:29]   --->   Operation 62 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln29 == 1)> <Delay = 1.58>
ST_2 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:30]   --->   Operation 63 'store' 'store_ln30' <Predicate = (!icmp_ln25 & trunc_ln29 == 1)> <Delay = 1.58>
ST_2 : Operation 64 [1/1] (1.70ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:31]   --->   Operation 64 'store' 'store_ln31' <Predicate = (!icmp_ln25 & trunc_ln29 == 1)> <Delay = 1.70>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:32]   --->   Operation 65 'store' 'store_ln32' <Predicate = (!icmp_ln25 & trunc_ln29 == 1)> <Delay = 1.58>
ST_2 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:33]   --->   Operation 66 'store' 'store_ln33' <Predicate = (!icmp_ln25 & trunc_ln29 == 1)> <Delay = 1.58>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split61021"   --->   Operation 67 'br' 'br_ln0' <Predicate = (!icmp_ln25 & trunc_ln29 == 1)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:29]   --->   Operation 68 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln29 == 0)> <Delay = 1.58>
ST_2 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:30]   --->   Operation 69 'store' 'store_ln30' <Predicate = (!icmp_ln25 & trunc_ln29 == 0)> <Delay = 1.58>
ST_2 : Operation 70 [1/1] (1.70ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:31]   --->   Operation 70 'store' 'store_ln31' <Predicate = (!icmp_ln25 & trunc_ln29 == 0)> <Delay = 1.70>
ST_2 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:32]   --->   Operation 71 'store' 'store_ln32' <Predicate = (!icmp_ln25 & trunc_ln29 == 0)> <Delay = 1.58>
ST_2 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:33]   --->   Operation 72 'store' 'store_ln33' <Predicate = (!icmp_ln25 & trunc_ln29 == 0)> <Delay = 1.58>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split61021"   --->   Operation 73 'br' 'br_ln0' <Predicate = (!icmp_ln25 & trunc_ln29 == 0)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_3" [HLS_CISR_spmv_accel.c:29]   --->   Operation 74 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln29 == 3)> <Delay = 1.58>
ST_2 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_3" [HLS_CISR_spmv_accel.c:30]   --->   Operation 75 'store' 'store_ln30' <Predicate = (!icmp_ln25 & trunc_ln29 == 3)> <Delay = 1.58>
ST_2 : Operation 76 [1/1] (1.70ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:31]   --->   Operation 76 'store' 'store_ln31' <Predicate = (!icmp_ln25 & trunc_ln29 == 3)> <Delay = 1.70>
ST_2 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_3" [HLS_CISR_spmv_accel.c:32]   --->   Operation 77 'store' 'store_ln32' <Predicate = (!icmp_ln25 & trunc_ln29 == 3)> <Delay = 1.58>
ST_2 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_3" [HLS_CISR_spmv_accel.c:33]   --->   Operation 78 'store' 'store_ln33' <Predicate = (!icmp_ln25 & trunc_ln29 == 3)> <Delay = 1.58>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split61021"   --->   Operation 79 'br' 'br_ln0' <Predicate = (!icmp_ln25 & trunc_ln29 == 3)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 0, i3 %row_len_slot_arr_addr_2" [HLS_CISR_spmv_accel.c:37]   --->   Operation 80 'store' 'store_ln37' <Predicate = (!icmp_ln25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 0, i3 %row_len_slot_arr_addr_3" [HLS_CISR_spmv_accel.c:37]   --->   Operation 81 'store' 'store_ln37' <Predicate = (!icmp_ln25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 82 'br' 'br_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %initialize.exit"   --->   Operation 83 'br' 'br_ln0' <Predicate = (cmd_start_read)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.58ns)   --->   "%br_ln49 = br void" [HLS_CISR_spmv_accel.c:49]   --->   Operation 84 'br' 'br_ln49' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%slot_id1 = phi i3 %add_ln49, void %.split2._crit_edge, i3 0, void %initialize.exit" [HLS_CISR_spmv_accel.c:49]   --->   Operation 85 'phi' 'slot_id1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.65ns)   --->   "%add_ln49 = add i3 %slot_id1, i3 1" [HLS_CISR_spmv_accel.c:49]   --->   Operation 86 'add' 'add_ln49' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 87 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.13ns)   --->   "%icmp_ln49 = icmp_eq  i3 %slot_id1, i3 4" [HLS_CISR_spmv_accel.c:49]   --->   Operation 88 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 89 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %.split2, void %store_row_len_arr.exit.preheader" [HLS_CISR_spmv_accel.c:49]   --->   Operation 90 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%slot_id1_cast = zext i3 %slot_id1" [HLS_CISR_spmv_accel.c:49]   --->   Operation 91 'zext' 'slot_id1_cast' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i3 %slot_id1" [HLS_CISR_spmv_accel.c:58]   --->   Operation 92 'trunc' 'trunc_ln58' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln49 = shl i3 %slot_id1, i3 1" [HLS_CISR_spmv_accel.c:49]   --->   Operation 93 'shl' 'shl_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%slot_arr_row_len_addr = getelementptr i32 %slot_arr_row_len, i64 0, i64 %slot_id1_cast" [HLS_CISR_spmv_accel.c:55]   --->   Operation 94 'getelementptr' 'slot_arr_row_len_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 95 [2/2] (2.32ns)   --->   "%slot_arr_row_len_load = load i2 %slot_arr_row_len_addr" [HLS_CISR_spmv_accel.c:55]   --->   Operation 95 'load' 'slot_arr_row_len_load' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 96 'br' 'br_ln0' <Predicate = (!icmp_ln49)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [HLS_CISR_spmv_accel.c:49]   --->   Operation 97 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%slot_counter_0_load = load i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:53]   --->   Operation 98 'load' 'slot_counter_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%slot_counter_1_load = load i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:53]   --->   Operation 99 'load' 'slot_counter_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%slot_counter_2_load = load i32 %slot_counter_2" [HLS_CISR_spmv_accel.c:53]   --->   Operation 100 'load' 'slot_counter_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%slot_counter_3_load = load i32 %slot_counter_3" [HLS_CISR_spmv_accel.c:53]   --->   Operation 101 'load' 'slot_counter_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.82ns)   --->   "%slot_row_count = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %slot_counter_0_load, i32 %slot_counter_1_load, i32 %slot_counter_2_load, i32 %slot_counter_3_load, i2 %trunc_ln58" [HLS_CISR_spmv_accel.c:53]   --->   Operation 102 'mux' 'slot_row_count' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i32 %slot_row_count" [HLS_CISR_spmv_accel.c:53]   --->   Operation 103 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/2] (2.32ns)   --->   "%slot_arr_row_len_load = load i2 %slot_arr_row_len_addr" [HLS_CISR_spmv_accel.c:55]   --->   Operation 104 'load' 'slot_arr_row_len_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 105 [1/1] (2.47ns)   --->   "%icmp_ln55 = icmp_eq  i32 %slot_arr_row_len_load, i32 4294967295" [HLS_CISR_spmv_accel.c:55]   --->   Operation 105 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void, void %.split2._crit_edge" [HLS_CISR_spmv_accel.c:55]   --->   Operation 106 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln58)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %slot_row_count, i32 31" [HLS_CISR_spmv_accel.c:58]   --->   Operation 107 'bitselect' 'tmp_4' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%p_and_f_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 0, i1 %trunc_ln53" [HLS_CISR_spmv_accel.c:58]   --->   Operation 108 'bitconcatenate' 'p_and_f_cast' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (1.65ns)   --->   "%sub_ln58 = sub i3 0, i3 %p_and_f_cast" [HLS_CISR_spmv_accel.c:58]   --->   Operation 109 'sub' 'sub_ln58' <Predicate = (!icmp_ln55)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln58)   --->   "%select_ln58 = select i1 %tmp_4, i3 %sub_ln58, i3 %p_and_f_cast" [HLS_CISR_spmv_accel.c:58]   --->   Operation 110 'select' 'select_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (1.65ns) (out node of the LUT)   --->   "%add_ln58 = add i3 %shl_ln49, i3 %select_ln58" [HLS_CISR_spmv_accel.c:58]   --->   Operation 111 'add' 'add_ln58' <Predicate = (!icmp_ln55)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (2.55ns)   --->   "%add_ln59 = add i32 %slot_row_count, i32 1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 112 'add' 'add_ln59' <Predicate = (!icmp_ln55)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (1.30ns)   --->   "%switch_ln59 = switch i2 %trunc_ln58, void %branch35, i2 0, void %branch32, i2 1, void %branch33, i2 2, void %branch34" [HLS_CISR_spmv_accel.c:59]   --->   Operation 113 'switch' 'switch_ln59' <Predicate = (!icmp_ln55)> <Delay = 1.30>
ST_5 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59, i32 %slot_counter_2" [HLS_CISR_spmv_accel.c:59]   --->   Operation 114 'store' 'store_ln59' <Predicate = (!icmp_ln55 & trunc_ln58 == 2)> <Delay = 1.58>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln59 = br void" [HLS_CISR_spmv_accel.c:59]   --->   Operation 115 'br' 'br_ln59' <Predicate = (!icmp_ln55 & trunc_ln58 == 2)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59, i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 116 'store' 'store_ln59' <Predicate = (!icmp_ln55 & trunc_ln58 == 1)> <Delay = 1.58>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln59 = br void" [HLS_CISR_spmv_accel.c:59]   --->   Operation 117 'br' 'br_ln59' <Predicate = (!icmp_ln55 & trunc_ln58 == 1)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59, i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:59]   --->   Operation 118 'store' 'store_ln59' <Predicate = (!icmp_ln55 & trunc_ln58 == 0)> <Delay = 1.58>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln59 = br void" [HLS_CISR_spmv_accel.c:59]   --->   Operation 119 'br' 'br_ln59' <Predicate = (!icmp_ln55 & trunc_ln58 == 0)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59, i32 %slot_counter_3" [HLS_CISR_spmv_accel.c:59]   --->   Operation 120 'store' 'store_ln59' <Predicate = (!icmp_ln55 & trunc_ln58 == 3)> <Delay = 1.58>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln59 = br void" [HLS_CISR_spmv_accel.c:59]   --->   Operation 121 'br' 'br_ln59' <Predicate = (!icmp_ln55 & trunc_ln58 == 3)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln60 = br void %.split2._crit_edge" [HLS_CISR_spmv_accel.c:60]   --->   Operation 122 'br' 'br_ln60' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i3 %add_ln58" [HLS_CISR_spmv_accel.c:58]   --->   Operation 123 'zext' 'zext_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln58" [HLS_CISR_spmv_accel.c:58]   --->   Operation 124 'getelementptr' 'row_len_slot_arr_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (2.32ns)   --->   "%store_ln58 = store i32 %slot_arr_row_len_load, i3 %row_len_slot_arr_addr" [HLS_CISR_spmv_accel.c:58]   --->   Operation 125 'store' 'store_ln58' <Predicate = (!icmp_ln55)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 7 <SV = 4> <Delay = 1.58>
ST_7 : Operation 126 [1/1] (1.58ns)   --->   "%br_ln0 = br void %store_row_len_arr.exit"   --->   Operation 126 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 8 <SV = 5> <Delay = 6.86>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%slot_id2 = phi i3 %add_ln68, void %.split._crit_edge, i3 0, void %store_row_len_arr.exit.preheader" [HLS_CISR_spmv_accel.c:68]   --->   Operation 127 'phi' 'slot_id2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (1.65ns)   --->   "%add_ln68 = add i3 %slot_id2, i3 1" [HLS_CISR_spmv_accel.c:68]   --->   Operation 128 'add' 'add_ln68' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 129 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (1.13ns)   --->   "%icmp_ln68 = icmp_eq  i3 %slot_id2, i3 4" [HLS_CISR_spmv_accel.c:68]   --->   Operation 130 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 131 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.split, void %CISR_decoder.exit" [HLS_CISR_spmv_accel.c:68]   --->   Operation 132 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i3 %slot_id2" [HLS_CISR_spmv_accel.c:86]   --->   Operation 133 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln68 = shl i3 %slot_id2, i3 1" [HLS_CISR_spmv_accel.c:68]   --->   Operation 134 'shl' 'shl_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [HLS_CISR_spmv_accel.c:68]   --->   Operation 135 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%slot_row_counter_0_load_1 = load i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:80]   --->   Operation 136 'load' 'slot_row_counter_0_load_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%slot_row_counter_1_load_1 = load i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:80]   --->   Operation 137 'load' 'slot_row_counter_1_load_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%slot_row_counter_2_load_1 = load i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:80]   --->   Operation 138 'load' 'slot_row_counter_2_load_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%slot_row_counter_3_load_1 = load i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:80]   --->   Operation 139 'load' 'slot_row_counter_3_load_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (1.82ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %slot_row_counter_0_load_1, i32 %slot_row_counter_1_load_1, i32 %slot_row_counter_2_load_1, i32 %slot_row_counter_3_load_1, i2 %trunc_ln86" [HLS_CISR_spmv_accel.c:80]   --->   Operation 140 'mux' 'tmp' <Predicate = (!icmp_ln68)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (2.47ns)   --->   "%icmp_ln80 = icmp_eq  i32 %tmp, i32 0" [HLS_CISR_spmv_accel.c:80]   --->   Operation 141 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln68)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %.split._crit_edge, void" [HLS_CISR_spmv_accel.c:80]   --->   Operation 142 'br' 'br_ln80' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (1.30ns)   --->   "%switch_ln83 = switch i2 %trunc_ln86, void %branch27, i2 0, void %branch24, i2 1, void %branch25, i2 2, void %branch26" [HLS_CISR_spmv_accel.c:83]   --->   Operation 143 'switch' 'switch_ln83' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.30>
ST_8 : Operation 144 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_2" [HLS_CISR_spmv_accel.c:83]   --->   Operation 144 'store' 'store_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 2)> <Delay = 1.58>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [HLS_CISR_spmv_accel.c:83]   --->   Operation 145 'br' 'br_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 2)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:83]   --->   Operation 146 'store' 'store_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 1)> <Delay = 1.58>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [HLS_CISR_spmv_accel.c:83]   --->   Operation 147 'br' 'br_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 1)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:83]   --->   Operation 148 'store' 'store_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 0)> <Delay = 1.58>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [HLS_CISR_spmv_accel.c:83]   --->   Operation 149 'br' 'br_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 0)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_3" [HLS_CISR_spmv_accel.c:83]   --->   Operation 150 'store' 'store_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 3)> <Delay = 1.58>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [HLS_CISR_spmv_accel.c:83]   --->   Operation 151 'br' 'br_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 3)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%slot_row_len_id_0_load = load i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:86]   --->   Operation 152 'load' 'slot_row_len_id_0_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%slot_row_len_id_1_load = load i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 153 'load' 'slot_row_len_id_1_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%slot_row_len_id_2_load = load i32 %slot_row_len_id_2" [HLS_CISR_spmv_accel.c:86]   --->   Operation 154 'load' 'slot_row_len_id_2_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%slot_row_len_id_3_load = load i32 %slot_row_len_id_3" [HLS_CISR_spmv_accel.c:86]   --->   Operation 155 'load' 'slot_row_len_id_3_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (1.82ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %slot_row_len_id_0_load, i32 %slot_row_len_id_1_load, i32 %slot_row_len_id_2_load, i32 %slot_row_len_id_3_load, i2 %trunc_ln86" [HLS_CISR_spmv_accel.c:86]   --->   Operation 156 'mux' 'tmp_1' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln86_1 = trunc i32 %tmp_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 157 'trunc' 'trunc_ln86_1' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (1.65ns)   --->   "%add_ln86 = add i3 %shl_ln68, i3 %trunc_ln86_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 158 'add' 'add_ln86' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i3 %add_ln86" [HLS_CISR_spmv_accel.c:86]   --->   Operation 159 'zext' 'zext_ln86' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_1 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln86" [HLS_CISR_spmv_accel.c:86]   --->   Operation 160 'getelementptr' 'row_len_slot_arr_addr_1' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 161 [2/2] (2.32ns)   --->   "%row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 161 'load' 'row_len_slot_arr_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 162 [1/1] (1.30ns)   --->   "%switch_ln86 = switch i2 %trunc_ln86, void %branch19, i2 0, void %branch16, i2 1, void %branch17, i2 2, void %branch18" [HLS_CISR_spmv_accel.c:86]   --->   Operation 162 'switch' 'switch_ln86' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.30>
ST_8 : Operation 163 [1/1] (2.55ns)   --->   "%add_ln87 = add i32 %tmp_1, i32 1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 163 'add' 'add_ln87' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (1.30ns)   --->   "%switch_ln87 = switch i2 %trunc_ln86, void %branch3, i2 0, void %branch0, i2 1, void %branch1, i2 2, void %branch2" [HLS_CISR_spmv_accel.c:87]   --->   Operation 164 'switch' 'switch_ln87' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.30>
ST_8 : Operation 165 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87, i32 %slot_row_len_id_2" [HLS_CISR_spmv_accel.c:87]   --->   Operation 165 'store' 'store_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 2)> <Delay = 1.58>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln87 = br void" [HLS_CISR_spmv_accel.c:87]   --->   Operation 166 'br' 'br_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 2)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87, i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 167 'store' 'store_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 1)> <Delay = 1.58>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln87 = br void" [HLS_CISR_spmv_accel.c:87]   --->   Operation 168 'br' 'br_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 1)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87, i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:87]   --->   Operation 169 'store' 'store_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 0)> <Delay = 1.58>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln87 = br void" [HLS_CISR_spmv_accel.c:87]   --->   Operation 170 'br' 'br_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 0)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87, i32 %slot_row_len_id_3" [HLS_CISR_spmv_accel.c:87]   --->   Operation 171 'store' 'store_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 3)> <Delay = 1.58>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln87 = br void" [HLS_CISR_spmv_accel.c:87]   --->   Operation 172 'br' 'br_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 3)> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%max_row_id_load = load i32 %max_row_id" [HLS_CISR_spmv_accel.c:90]   --->   Operation 173 'load' 'max_row_id_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i32 %max_row_id_load" [HLS_CISR_spmv_accel.c:90]   --->   Operation 174 'trunc' 'trunc_ln90' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (1.30ns)   --->   "%switch_ln90 = switch i2 %trunc_ln86, void %branch11, i2 0, void %branch8, i2 1, void %branch9, i2 2, void %branch10" [HLS_CISR_spmv_accel.c:90]   --->   Operation 175 'switch' 'switch_ln90' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.30>
ST_8 : Operation 176 [1/1] (1.58ns)   --->   "%store_ln90 = store i3 %trunc_ln90, i3 %slot_row_id_2" [HLS_CISR_spmv_accel.c:90]   --->   Operation 176 'store' 'store_ln90' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 2)> <Delay = 1.58>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln90 = br void" [HLS_CISR_spmv_accel.c:90]   --->   Operation 177 'br' 'br_ln90' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 2)> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (1.58ns)   --->   "%store_ln90 = store i3 %trunc_ln90, i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:90]   --->   Operation 178 'store' 'store_ln90' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 1)> <Delay = 1.58>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln90 = br void" [HLS_CISR_spmv_accel.c:90]   --->   Operation 179 'br' 'br_ln90' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 1)> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (1.58ns)   --->   "%store_ln90 = store i3 %trunc_ln90, i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:90]   --->   Operation 180 'store' 'store_ln90' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 0)> <Delay = 1.58>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln90 = br void" [HLS_CISR_spmv_accel.c:90]   --->   Operation 181 'br' 'br_ln90' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 0)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (1.58ns)   --->   "%store_ln90 = store i3 %trunc_ln90, i3 %slot_row_id_3" [HLS_CISR_spmv_accel.c:90]   --->   Operation 182 'store' 'store_ln90' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 3)> <Delay = 1.58>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln90 = br void" [HLS_CISR_spmv_accel.c:90]   --->   Operation 183 'br' 'br_ln90' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 3)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (2.55ns)   --->   "%add_ln91 = add i32 %max_row_id_load, i32 1" [HLS_CISR_spmv_accel.c:91]   --->   Operation 184 'add' 'add_ln91' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (1.58ns)   --->   "%store_ln91 = store i32 %add_ln91, i32 %max_row_id" [HLS_CISR_spmv_accel.c:91]   --->   Operation 185 'store' 'store_ln91' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.58>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split._crit_edge" [HLS_CISR_spmv_accel.c:93]   --->   Operation 186 'br' 'br_ln93' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void %store_row_len_arr.exit"   --->   Operation 187 'br' 'br_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 4.02>
ST_9 : Operation 188 [1/2] (2.32ns)   --->   "%row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 188 'load' 'row_len_slot_arr_load' <Predicate = (icmp_ln80)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 189 [1/1] (1.70ns)   --->   "%store_ln86 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:86]   --->   Operation 189 'store' 'store_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 2)> <Delay = 1.70>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [HLS_CISR_spmv_accel.c:86]   --->   Operation 190 'br' 'br_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 2)> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (1.70ns)   --->   "%store_ln86 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 191 'store' 'store_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 1)> <Delay = 1.70>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [HLS_CISR_spmv_accel.c:86]   --->   Operation 192 'br' 'br_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 1)> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (1.70ns)   --->   "%store_ln86 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:86]   --->   Operation 193 'store' 'store_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 0)> <Delay = 1.70>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [HLS_CISR_spmv_accel.c:86]   --->   Operation 194 'br' 'br_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 0)> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (1.70ns)   --->   "%store_ln86 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:86]   --->   Operation 195 'store' 'store_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 3)> <Delay = 1.70>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [HLS_CISR_spmv_accel.c:86]   --->   Operation 196 'br' 'br_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 3)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 4.25>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%slot_data_arr_addr = getelementptr i64 %slot_data_arr, i64 0, i64 0" [HLS_CISR_spmv_accel.c:106]   --->   Operation 197 'getelementptr' 'slot_data_arr_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [2/2] (2.32ns)   --->   "%slot_data_arr_load = load i2 %slot_data_arr_addr" [HLS_CISR_spmv_accel.c:106]   --->   Operation 198 'load' 'slot_data_arr_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%slot_row_counter_0_load = load i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:113]   --->   Operation 199 'load' 'slot_row_counter_0_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (2.55ns)   --->   "%add_ln113 = add i32 %slot_row_counter_0_load, i32 4294967295" [HLS_CISR_spmv_accel.c:113]   --->   Operation 200 'add' 'add_ln113' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (1.70ns)   --->   "%store_ln113 = store i32 %add_ln113, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:113]   --->   Operation 201 'store' 'store_ln113' <Predicate = true> <Delay = 1.70>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%slot_row_counter_1_load = load i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:113]   --->   Operation 202 'load' 'slot_row_counter_1_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (2.55ns)   --->   "%add_ln113_1 = add i32 %slot_row_counter_1_load, i32 4294967295" [HLS_CISR_spmv_accel.c:113]   --->   Operation 203 'add' 'add_ln113_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [1/1] (1.70ns)   --->   "%store_ln113 = store i32 %add_ln113_1, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:113]   --->   Operation 204 'store' 'store_ln113' <Predicate = true> <Delay = 1.70>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%slot_row_counter_2_load = load i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:113]   --->   Operation 205 'load' 'slot_row_counter_2_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (2.55ns)   --->   "%add_ln113_2 = add i32 %slot_row_counter_2_load, i32 4294967295" [HLS_CISR_spmv_accel.c:113]   --->   Operation 206 'add' 'add_ln113_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [1/1] (1.70ns)   --->   "%store_ln113 = store i32 %add_ln113_2, i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:113]   --->   Operation 207 'store' 'store_ln113' <Predicate = true> <Delay = 1.70>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%slot_row_counter_3_load = load i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:113]   --->   Operation 208 'load' 'slot_row_counter_3_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (2.55ns)   --->   "%add_ln113_3 = add i32 %slot_row_counter_3_load, i32 4294967295" [HLS_CISR_spmv_accel.c:113]   --->   Operation 209 'add' 'add_ln113_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [1/1] (1.70ns)   --->   "%store_ln113 = store i32 %add_ln113_3, i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:113]   --->   Operation 210 'store' 'store_ln113' <Predicate = true> <Delay = 1.70>

State 11 <SV = 7> <Delay = 4.64>
ST_11 : Operation 211 [1/2] (2.32ns)   --->   "%slot_data_arr_load = load i2 %slot_data_arr_addr" [HLS_CISR_spmv_accel.c:106]   --->   Operation 211 'load' 'slot_data_arr_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %slot_data_arr_load" [HLS_CISR_spmv_accel.c:106]   --->   Operation 212 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load, i32 32, i32 34" [HLS_CISR_spmv_accel.c:110]   --->   Operation 213 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i3 %trunc_ln3" [HLS_CISR_spmv_accel.c:110]   --->   Operation 214 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%inp_vec_addr = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln110" [HLS_CISR_spmv_accel.c:110]   --->   Operation 215 'getelementptr' 'inp_vec_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 216 [2/2] (2.32ns)   --->   "%inp_vec_load = load i3 %inp_vec_addr" [HLS_CISR_spmv_accel.c:110]   --->   Operation 216 'load' 'inp_vec_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%slot_data_arr_addr_1 = getelementptr i64 %slot_data_arr, i64 0, i64 1" [HLS_CISR_spmv_accel.c:106]   --->   Operation 217 'getelementptr' 'slot_data_arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 218 [2/2] (2.32ns)   --->   "%slot_data_arr_load_1 = load i2 %slot_data_arr_addr_1" [HLS_CISR_spmv_accel.c:106]   --->   Operation 218 'load' 'slot_data_arr_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 12 <SV = 8> <Delay = 4.64>
ST_12 : Operation 219 [1/2] (2.32ns)   --->   "%inp_vec_load = load i3 %inp_vec_addr" [HLS_CISR_spmv_accel.c:110]   --->   Operation 219 'load' 'inp_vec_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 220 [1/2] (2.32ns)   --->   "%slot_data_arr_load_1 = load i2 %slot_data_arr_addr_1" [HLS_CISR_spmv_accel.c:106]   --->   Operation 220 'load' 'slot_data_arr_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln106_1 = trunc i64 %slot_data_arr_load_1" [HLS_CISR_spmv_accel.c:106]   --->   Operation 221 'trunc' 'trunc_ln106_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln110_1 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load_1, i32 32, i32 34" [HLS_CISR_spmv_accel.c:110]   --->   Operation 222 'partselect' 'trunc_ln110_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i3 %trunc_ln110_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 223 'zext' 'zext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%inp_vec_addr_1 = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln110_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 224 'getelementptr' 'inp_vec_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 225 [2/2] (2.32ns)   --->   "%inp_vec_load_1 = load i3 %inp_vec_addr_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 225 'load' 'inp_vec_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%slot_data_arr_addr_2 = getelementptr i64 %slot_data_arr, i64 0, i64 2" [HLS_CISR_spmv_accel.c:106]   --->   Operation 226 'getelementptr' 'slot_data_arr_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 227 [2/2] (2.32ns)   --->   "%slot_data_arr_load_2 = load i2 %slot_data_arr_addr_2" [HLS_CISR_spmv_accel.c:106]   --->   Operation 227 'load' 'slot_data_arr_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 13 <SV = 9> <Delay = 5.70>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%matrix_val = bitcast i32 %trunc_ln106" [HLS_CISR_spmv_accel.c:106]   --->   Operation 228 'bitcast' 'matrix_val' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%bitcast_ln110 = bitcast i32 %inp_vec_load" [HLS_CISR_spmv_accel.c:110]   --->   Operation 229 'bitcast' 'bitcast_ln110' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 230 [4/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln110" [HLS_CISR_spmv_accel.c:110]   --->   Operation 230 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 231 [1/2] (2.32ns)   --->   "%inp_vec_load_1 = load i3 %inp_vec_addr_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 231 'load' 'inp_vec_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 232 [1/2] (2.32ns)   --->   "%slot_data_arr_load_2 = load i2 %slot_data_arr_addr_2" [HLS_CISR_spmv_accel.c:106]   --->   Operation 232 'load' 'slot_data_arr_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln106_2 = trunc i64 %slot_data_arr_load_2" [HLS_CISR_spmv_accel.c:106]   --->   Operation 233 'trunc' 'trunc_ln106_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln110_2 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load_2, i32 32, i32 34" [HLS_CISR_spmv_accel.c:110]   --->   Operation 234 'partselect' 'trunc_ln110_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln110_2 = zext i3 %trunc_ln110_2" [HLS_CISR_spmv_accel.c:110]   --->   Operation 235 'zext' 'zext_ln110_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%inp_vec_addr_2 = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln110_2" [HLS_CISR_spmv_accel.c:110]   --->   Operation 236 'getelementptr' 'inp_vec_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 237 [2/2] (2.32ns)   --->   "%inp_vec_load_2 = load i3 %inp_vec_addr_2" [HLS_CISR_spmv_accel.c:110]   --->   Operation 237 'load' 'inp_vec_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%slot_data_arr_addr_3 = getelementptr i64 %slot_data_arr, i64 0, i64 3" [HLS_CISR_spmv_accel.c:106]   --->   Operation 238 'getelementptr' 'slot_data_arr_addr_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 239 [2/2] (2.32ns)   --->   "%slot_data_arr_load_3 = load i2 %slot_data_arr_addr_3" [HLS_CISR_spmv_accel.c:106]   --->   Operation 239 'load' 'slot_data_arr_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 14 <SV = 10> <Delay = 5.70>
ST_14 : Operation 240 [3/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln110" [HLS_CISR_spmv_accel.c:110]   --->   Operation 240 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%matrix_val_1 = bitcast i32 %trunc_ln106_1" [HLS_CISR_spmv_accel.c:106]   --->   Operation 241 'bitcast' 'matrix_val_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%bitcast_ln110_1 = bitcast i32 %inp_vec_load_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 242 'bitcast' 'bitcast_ln110_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 243 [4/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln110_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 243 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 244 [1/2] (2.32ns)   --->   "%inp_vec_load_2 = load i3 %inp_vec_addr_2" [HLS_CISR_spmv_accel.c:110]   --->   Operation 244 'load' 'inp_vec_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 245 [1/2] (2.32ns)   --->   "%slot_data_arr_load_3 = load i2 %slot_data_arr_addr_3" [HLS_CISR_spmv_accel.c:106]   --->   Operation 245 'load' 'slot_data_arr_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln106_3 = trunc i64 %slot_data_arr_load_3" [HLS_CISR_spmv_accel.c:106]   --->   Operation 246 'trunc' 'trunc_ln106_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln110_3 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load_3, i32 32, i32 34" [HLS_CISR_spmv_accel.c:110]   --->   Operation 247 'partselect' 'trunc_ln110_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln110_3 = zext i3 %trunc_ln110_3" [HLS_CISR_spmv_accel.c:110]   --->   Operation 248 'zext' 'zext_ln110_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%inp_vec_addr_3 = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln110_3" [HLS_CISR_spmv_accel.c:110]   --->   Operation 249 'getelementptr' 'inp_vec_addr_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 250 [2/2] (2.32ns)   --->   "%inp_vec_load_3 = load i3 %inp_vec_addr_3" [HLS_CISR_spmv_accel.c:110]   --->   Operation 250 'load' 'inp_vec_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 15 <SV = 11> <Delay = 5.70>
ST_15 : Operation 251 [2/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln110" [HLS_CISR_spmv_accel.c:110]   --->   Operation 251 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 252 [3/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln110_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 252 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%matrix_val_2 = bitcast i32 %trunc_ln106_2" [HLS_CISR_spmv_accel.c:106]   --->   Operation 253 'bitcast' 'matrix_val_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%bitcast_ln110_2 = bitcast i32 %inp_vec_load_2" [HLS_CISR_spmv_accel.c:110]   --->   Operation 254 'bitcast' 'bitcast_ln110_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 255 [4/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %matrix_val_2, i32 %bitcast_ln110_2" [HLS_CISR_spmv_accel.c:110]   --->   Operation 255 'fmul' 'mul_2_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 256 [1/2] (2.32ns)   --->   "%inp_vec_load_3 = load i3 %inp_vec_addr_3" [HLS_CISR_spmv_accel.c:110]   --->   Operation 256 'load' 'inp_vec_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 16 <SV = 12> <Delay = 5.70>
ST_16 : Operation 257 [1/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln110" [HLS_CISR_spmv_accel.c:110]   --->   Operation 257 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 258 [2/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln110_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 258 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 259 [3/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %matrix_val_2, i32 %bitcast_ln110_2" [HLS_CISR_spmv_accel.c:110]   --->   Operation 259 'fmul' 'mul_2_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 260 [1/1] (0.00ns)   --->   "%matrix_val_3 = bitcast i32 %trunc_ln106_3" [HLS_CISR_spmv_accel.c:106]   --->   Operation 260 'bitcast' 'matrix_val_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 261 [1/1] (0.00ns)   --->   "%bitcast_ln110_3 = bitcast i32 %inp_vec_load_3" [HLS_CISR_spmv_accel.c:110]   --->   Operation 261 'bitcast' 'bitcast_ln110_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 262 [4/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %matrix_val_3, i32 %bitcast_ln110_3" [HLS_CISR_spmv_accel.c:110]   --->   Operation 262 'fmul' 'mul_3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 7.25>
ST_17 : Operation 263 [1/1] (0.00ns)   --->   "%slot_res_arr_0_load = load i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:110]   --->   Operation 263 'load' 'slot_res_arr_0_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 264 [5/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 264 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 265 [1/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln110_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 265 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 266 [2/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %matrix_val_2, i32 %bitcast_ln110_2" [HLS_CISR_spmv_accel.c:110]   --->   Operation 266 'fmul' 'mul_2_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 267 [3/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %matrix_val_3, i32 %bitcast_ln110_3" [HLS_CISR_spmv_accel.c:110]   --->   Operation 267 'fmul' 'mul_3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 7.25>
ST_18 : Operation 268 [4/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 268 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 269 [1/1] (0.00ns)   --->   "%slot_res_arr_1_load = load i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 269 'load' 'slot_res_arr_1_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 270 [5/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 270 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 271 [1/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %matrix_val_2, i32 %bitcast_ln110_2" [HLS_CISR_spmv_accel.c:110]   --->   Operation 271 'fmul' 'mul_2_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 272 [2/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %matrix_val_3, i32 %bitcast_ln110_3" [HLS_CISR_spmv_accel.c:110]   --->   Operation 272 'fmul' 'mul_3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 7.25>
ST_19 : Operation 273 [3/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 273 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 274 [4/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 274 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 275 [1/1] (0.00ns)   --->   "%slot_res_arr_2_load = load i32 %slot_res_arr_2" [HLS_CISR_spmv_accel.c:110]   --->   Operation 275 'load' 'slot_res_arr_2_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 276 [5/5] (7.25ns)   --->   "%add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 276 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 277 [1/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %matrix_val_3, i32 %bitcast_ln110_3" [HLS_CISR_spmv_accel.c:110]   --->   Operation 277 'fmul' 'mul_3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 7.25>
ST_20 : Operation 278 [2/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 278 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 279 [3/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 279 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 280 [4/5] (7.25ns)   --->   "%add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 280 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 281 [1/1] (0.00ns)   --->   "%slot_res_arr_3_load = load i32 %slot_res_arr_3" [HLS_CISR_spmv_accel.c:110]   --->   Operation 281 'load' 'slot_res_arr_3_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 282 [5/5] (7.25ns)   --->   "%add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 282 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 17> <Delay = 7.25>
ST_21 : Operation 283 [1/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 283 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 284 [2/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 284 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 285 [3/5] (7.25ns)   --->   "%add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 285 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 286 [4/5] (7.25ns)   --->   "%add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 286 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 7.25>
ST_22 : Operation 287 [1/1] (1.58ns)   --->   "%store_ln110 = store i32 %add_i, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:110]   --->   Operation 287 'store' 'store_ln110' <Predicate = true> <Delay = 1.58>
ST_22 : Operation 288 [1/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 288 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 289 [2/5] (7.25ns)   --->   "%add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 289 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 290 [3/5] (7.25ns)   --->   "%add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 290 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 291 [1/1] (0.00ns)   --->   "%row_index = load i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:126]   --->   Operation 291 'load' 'row_index' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i3 %row_index" [HLS_CISR_spmv_accel.c:127]   --->   Operation 292 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 293 [1/1] (0.00ns)   --->   "%bitcast_ln127 = bitcast i32 %add_i" [HLS_CISR_spmv_accel.c:127]   --->   Operation 293 'bitcast' 'bitcast_ln127' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 294 [1/1] (0.00ns)   --->   "%output_vec_addr = getelementptr i32 %output_vec, i64 0, i64 %zext_ln127" [HLS_CISR_spmv_accel.c:127]   --->   Operation 294 'getelementptr' 'output_vec_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 295 [1/1] (2.32ns)   --->   "%store_ln127 = store i32 %bitcast_ln127, i3 %output_vec_addr" [HLS_CISR_spmv_accel.c:127]   --->   Operation 295 'store' 'store_ln127' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 23 <SV = 19> <Delay = 7.25>
ST_23 : Operation 296 [1/1] (1.58ns)   --->   "%store_ln110 = store i32 %add_1_i, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 296 'store' 'store_ln110' <Predicate = true> <Delay = 1.58>
ST_23 : Operation 297 [1/5] (7.25ns)   --->   "%add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 297 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 298 [2/5] (7.25ns)   --->   "%add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 298 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 299 [1/1] (0.00ns)   --->   "%row_index_1 = load i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:126]   --->   Operation 299 'load' 'row_index_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i3 %row_index_1" [HLS_CISR_spmv_accel.c:127]   --->   Operation 300 'zext' 'zext_ln127_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 301 [1/1] (0.00ns)   --->   "%bitcast_ln127_1 = bitcast i32 %add_1_i" [HLS_CISR_spmv_accel.c:127]   --->   Operation 301 'bitcast' 'bitcast_ln127_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 302 [1/1] (0.00ns)   --->   "%output_vec_addr_1 = getelementptr i32 %output_vec, i64 0, i64 %zext_ln127_1" [HLS_CISR_spmv_accel.c:127]   --->   Operation 302 'getelementptr' 'output_vec_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 303 [1/1] (2.32ns)   --->   "%store_ln127 = store i32 %bitcast_ln127_1, i3 %output_vec_addr_1" [HLS_CISR_spmv_accel.c:127]   --->   Operation 303 'store' 'store_ln127' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 24 <SV = 20> <Delay = 7.25>
ST_24 : Operation 304 [1/1] (1.58ns)   --->   "%store_ln110 = store i32 %add_2_i, i32 %slot_res_arr_2" [HLS_CISR_spmv_accel.c:110]   --->   Operation 304 'store' 'store_ln110' <Predicate = true> <Delay = 1.58>
ST_24 : Operation 305 [1/5] (7.25ns)   --->   "%add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 305 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 306 [1/1] (0.00ns)   --->   "%row_index_2 = load i3 %slot_row_id_2" [HLS_CISR_spmv_accel.c:126]   --->   Operation 306 'load' 'row_index_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln127_2 = zext i3 %row_index_2" [HLS_CISR_spmv_accel.c:127]   --->   Operation 307 'zext' 'zext_ln127_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 308 [1/1] (0.00ns)   --->   "%bitcast_ln127_2 = bitcast i32 %add_2_i" [HLS_CISR_spmv_accel.c:127]   --->   Operation 308 'bitcast' 'bitcast_ln127_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 309 [1/1] (0.00ns)   --->   "%output_vec_addr_2 = getelementptr i32 %output_vec, i64 0, i64 %zext_ln127_2" [HLS_CISR_spmv_accel.c:127]   --->   Operation 309 'getelementptr' 'output_vec_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 310 [1/1] (2.32ns)   --->   "%store_ln127 = store i32 %bitcast_ln127_2, i3 %output_vec_addr_2" [HLS_CISR_spmv_accel.c:127]   --->   Operation 310 'store' 'store_ln127' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 25 <SV = 21> <Delay = 2.32>
ST_25 : Operation 311 [1/1] (1.58ns)   --->   "%store_ln110 = store i32 %add_3_i, i32 %slot_res_arr_3" [HLS_CISR_spmv_accel.c:110]   --->   Operation 311 'store' 'store_ln110' <Predicate = true> <Delay = 1.58>
ST_25 : Operation 312 [1/1] (0.00ns)   --->   "%row_index_3 = load i3 %slot_row_id_3" [HLS_CISR_spmv_accel.c:126]   --->   Operation 312 'load' 'row_index_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln127_3 = zext i3 %row_index_3" [HLS_CISR_spmv_accel.c:127]   --->   Operation 313 'zext' 'zext_ln127_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 314 [1/1] (0.00ns)   --->   "%bitcast_ln127_3 = bitcast i32 %add_3_i" [HLS_CISR_spmv_accel.c:127]   --->   Operation 314 'bitcast' 'bitcast_ln127_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 315 [1/1] (0.00ns)   --->   "%output_vec_addr_3 = getelementptr i32 %output_vec, i64 0, i64 %zext_ln127_3" [HLS_CISR_spmv_accel.c:127]   --->   Operation 315 'getelementptr' 'output_vec_addr_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 316 [1/1] (2.32ns)   --->   "%store_ln127 = store i32 %bitcast_ln127_3, i3 %output_vec_addr_3" [HLS_CISR_spmv_accel.c:127]   --->   Operation 316 'store' 'store_ln127' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_25 : Operation 317 [1/1] (0.00ns)   --->   "%ret_ln197 = ret" [HLS_CISR_spmv_accel.c:197]   --->   Operation 317 'ret' 'ret_ln197' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln23', HLS_CISR_spmv_accel.c:23) of constant 0 on static variable 'max_row_id' [46]  (1.59 ns)

 <State 2>: 3.45ns
The critical path consists of the following:
	'phi' operation ('slot_id', HLS_CISR_spmv_accel.c:25) with incoming values : ('add_ln25', HLS_CISR_spmv_accel.c:25) [49]  (0 ns)
	'getelementptr' operation ('row_len_slot_arr_addr_2', HLS_CISR_spmv_accel.c:37) [58]  (0 ns)
	'store' operation ('store_ln37', HLS_CISR_spmv_accel.c:37) of constant 0 on array 'row_len_slot_arr' [94]  (2.32 ns)
	blocking operation 1.13 ns on control path)

 <State 3>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('slot_id1', HLS_CISR_spmv_accel.c:49) with incoming values : ('add_ln49', HLS_CISR_spmv_accel.c:49) [102]  (1.59 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'phi' operation ('slot_id1', HLS_CISR_spmv_accel.c:49) with incoming values : ('add_ln49', HLS_CISR_spmv_accel.c:49) [102]  (0 ns)
	'getelementptr' operation ('slot_arr_row_len_addr', HLS_CISR_spmv_accel.c:55) [119]  (0 ns)
	'load' operation ('slot_arr_row_len_load', HLS_CISR_spmv_accel.c:55) on array 'slot_arr_row_len' [120]  (2.32 ns)

 <State 5>: 6.38ns
The critical path consists of the following:
	'load' operation ('slot_counter_0_load', HLS_CISR_spmv_accel.c:53) on static variable 'slot_counter_0' [113]  (0 ns)
	'mux' operation ('slot_row_count', HLS_CISR_spmv_accel.c:53) [117]  (1.83 ns)
	'add' operation ('add_ln59', HLS_CISR_spmv_accel.c:59) [132]  (2.55 ns)
	'store' operation ('store_ln59', HLS_CISR_spmv_accel.c:59) of variable 'add_ln59', HLS_CISR_spmv_accel.c:59 on static variable 'slot_counter_2' [135]  (1.59 ns)
	blocking operation 0.416 ns on control path)

 <State 6>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('row_len_slot_arr_addr', HLS_CISR_spmv_accel.c:58) [130]  (0 ns)
	'store' operation ('store_ln58', HLS_CISR_spmv_accel.c:58) of variable 'slot_arr_row_len_load', HLS_CISR_spmv_accel.c:55 on array 'row_len_slot_arr' [131]  (2.32 ns)

 <State 7>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('slot_id2', HLS_CISR_spmv_accel.c:68) with incoming values : ('add_ln68', HLS_CISR_spmv_accel.c:68) [153]  (1.59 ns)

 <State 8>: 6.87ns
The critical path consists of the following:
	'phi' operation ('slot_id2', HLS_CISR_spmv_accel.c:68) with incoming values : ('add_ln68', HLS_CISR_spmv_accel.c:68) [153]  (0 ns)
	'mux' operation ('tmp_1', HLS_CISR_spmv_accel.c:86) [189]  (1.83 ns)
	'add' operation ('add_ln87', HLS_CISR_spmv_accel.c:87) [209]  (2.55 ns)
	'store' operation ('store_ln87', HLS_CISR_spmv_accel.c:87) of variable 'add_ln87', HLS_CISR_spmv_accel.c:87 on static variable 'slot_row_len_id_2' [212]  (1.59 ns)
	blocking operation 0.899 ns on control path)

 <State 9>: 4.03ns
The critical path consists of the following:
	'load' operation ('row_len_slot_arr_load', HLS_CISR_spmv_accel.c:86) on array 'row_len_slot_arr' [194]  (2.32 ns)
	'store' operation ('store_ln86', HLS_CISR_spmv_accel.c:86) of variable 'row_len_slot_arr_load', HLS_CISR_spmv_accel.c:86 on static variable 'slot_row_counter_2' [197]  (1.71 ns)

 <State 10>: 4.26ns
The critical path consists of the following:
	'load' operation ('slot_row_counter_0_load', HLS_CISR_spmv_accel.c:113) on static variable 'slot_row_counter_0' [259]  (0 ns)
	'add' operation ('add_ln113', HLS_CISR_spmv_accel.c:113) [260]  (2.55 ns)
	'store' operation ('store_ln113', HLS_CISR_spmv_accel.c:113) of variable 'add_ln113', HLS_CISR_spmv_accel.c:113 on static variable 'slot_row_counter_0' [261]  (1.71 ns)

 <State 11>: 4.64ns
The critical path consists of the following:
	'load' operation ('slot_data_arr_load', HLS_CISR_spmv_accel.c:106) on array 'slot_data_arr' [247]  (2.32 ns)
	'getelementptr' operation ('inp_vec_addr', HLS_CISR_spmv_accel.c:110) [252]  (0 ns)
	'load' operation ('inp_vec_load', HLS_CISR_spmv_accel.c:110) on array 'inp_vec' [253]  (2.32 ns)

 <State 12>: 4.64ns
The critical path consists of the following:
	'load' operation ('slot_data_arr_load_1', HLS_CISR_spmv_accel.c:106) on array 'slot_data_arr' [263]  (2.32 ns)
	'getelementptr' operation ('inp_vec_addr_1', HLS_CISR_spmv_accel.c:110) [268]  (0 ns)
	'load' operation ('inp_vec_load_1', HLS_CISR_spmv_accel.c:110) on array 'inp_vec' [269]  (2.32 ns)

 <State 13>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', HLS_CISR_spmv_accel.c:110) [255]  (5.7 ns)

 <State 14>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', HLS_CISR_spmv_accel.c:110) [255]  (5.7 ns)

 <State 15>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', HLS_CISR_spmv_accel.c:110) [255]  (5.7 ns)

 <State 16>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', HLS_CISR_spmv_accel.c:110) [255]  (5.7 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'load' operation ('slot_res_arr_0_load', HLS_CISR_spmv_accel.c:110) on static variable 'slot_res_arr_0' [256]  (0 ns)
	'fadd' operation ('add_i', HLS_CISR_spmv_accel.c:110) [257]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', HLS_CISR_spmv_accel.c:110) [257]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', HLS_CISR_spmv_accel.c:110) [257]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', HLS_CISR_spmv_accel.c:110) [257]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_i', HLS_CISR_spmv_accel.c:110) [257]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_1_i', HLS_CISR_spmv_accel.c:110) [273]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_2_i', HLS_CISR_spmv_accel.c:110) [289]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add_3_i', HLS_CISR_spmv_accel.c:110) [305]  (7.26 ns)

 <State 25>: 2.32ns
The critical path consists of the following:
	'load' operation ('row_index', HLS_CISR_spmv_accel.c:126) on static variable 'slot_row_id_3' [325]  (0 ns)
	'getelementptr' operation ('output_vec_addr_3', HLS_CISR_spmv_accel.c:127) [328]  (0 ns)
	'store' operation ('store_ln127', HLS_CISR_spmv_accel.c:127) of variable 'bitcast_ln127_3', HLS_CISR_spmv_accel.c:127 on array 'output_vec' [329]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
