
21_12c_adxl345.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000c68  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000e00  08000e08  00010e08  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000e00  08000e00  00010e08  2**0
                  CONTENTS
  4 .ARM          00000000  08000e00  08000e00  00010e08  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000e00  08000e08  00010e08  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000e00  08000e00  00010e00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000e04  08000e04  00010e04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010e08  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000048  20000000  08000e08  00020000  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000048  08000e08  00020048  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010e08  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00010e38  2**0
                  CONTENTS, READONLY
 13 .debug_info   000007eb  00000000  00000000  00010e7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000308  00000000  00000000  00011666  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000b8  00000000  00000000  00011970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000007b  00000000  00000000  00011a28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000ea82  00000000  00000000  00011aa3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000153d  00000000  00000000  00020525  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000532c5  00000000  00000000  00021a62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000274  00000000  00000000  00074d28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  00074f9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000de8 	.word	0x08000de8

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	08000de8 	.word	0x08000de8

080001d8 <__aeabi_dmul>:
 80001d8:	b570      	push	{r4, r5, r6, lr}
 80001da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001e6:	bf1d      	ittte	ne
 80001e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001ec:	ea94 0f0c 	teqne	r4, ip
 80001f0:	ea95 0f0c 	teqne	r5, ip
 80001f4:	f000 f8de 	bleq	80003b4 <__aeabi_dmul+0x1dc>
 80001f8:	442c      	add	r4, r5
 80001fa:	ea81 0603 	eor.w	r6, r1, r3
 80001fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000202:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000206:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800020a:	bf18      	it	ne
 800020c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000210:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000214:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000218:	d038      	beq.n	800028c <__aeabi_dmul+0xb4>
 800021a:	fba0 ce02 	umull	ip, lr, r0, r2
 800021e:	f04f 0500 	mov.w	r5, #0
 8000222:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000226:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800022a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800022e:	f04f 0600 	mov.w	r6, #0
 8000232:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000236:	f09c 0f00 	teq	ip, #0
 800023a:	bf18      	it	ne
 800023c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000240:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000244:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000248:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800024c:	d204      	bcs.n	8000258 <__aeabi_dmul+0x80>
 800024e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000252:	416d      	adcs	r5, r5
 8000254:	eb46 0606 	adc.w	r6, r6, r6
 8000258:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800025c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000260:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000264:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000268:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800026c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000270:	bf88      	it	hi
 8000272:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000276:	d81e      	bhi.n	80002b6 <__aeabi_dmul+0xde>
 8000278:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	bd70      	pop	{r4, r5, r6, pc}
 800028c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000290:	ea46 0101 	orr.w	r1, r6, r1
 8000294:	ea40 0002 	orr.w	r0, r0, r2
 8000298:	ea81 0103 	eor.w	r1, r1, r3
 800029c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002a0:	bfc2      	ittt	gt
 80002a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002aa:	bd70      	popgt	{r4, r5, r6, pc}
 80002ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002b0:	f04f 0e00 	mov.w	lr, #0
 80002b4:	3c01      	subs	r4, #1
 80002b6:	f300 80ab 	bgt.w	8000410 <__aeabi_dmul+0x238>
 80002ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002be:	bfde      	ittt	le
 80002c0:	2000      	movle	r0, #0
 80002c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002c6:	bd70      	pople	{r4, r5, r6, pc}
 80002c8:	f1c4 0400 	rsb	r4, r4, #0
 80002cc:	3c20      	subs	r4, #32
 80002ce:	da35      	bge.n	800033c <__aeabi_dmul+0x164>
 80002d0:	340c      	adds	r4, #12
 80002d2:	dc1b      	bgt.n	800030c <__aeabi_dmul+0x134>
 80002d4:	f104 0414 	add.w	r4, r4, #20
 80002d8:	f1c4 0520 	rsb	r5, r4, #32
 80002dc:	fa00 f305 	lsl.w	r3, r0, r5
 80002e0:	fa20 f004 	lsr.w	r0, r0, r4
 80002e4:	fa01 f205 	lsl.w	r2, r1, r5
 80002e8:	ea40 0002 	orr.w	r0, r0, r2
 80002ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002f8:	fa21 f604 	lsr.w	r6, r1, r4
 80002fc:	eb42 0106 	adc.w	r1, r2, r6
 8000300:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000304:	bf08      	it	eq
 8000306:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800030a:	bd70      	pop	{r4, r5, r6, pc}
 800030c:	f1c4 040c 	rsb	r4, r4, #12
 8000310:	f1c4 0520 	rsb	r5, r4, #32
 8000314:	fa00 f304 	lsl.w	r3, r0, r4
 8000318:	fa20 f005 	lsr.w	r0, r0, r5
 800031c:	fa01 f204 	lsl.w	r2, r1, r4
 8000320:	ea40 0002 	orr.w	r0, r0, r2
 8000324:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000328:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000334:	bf08      	it	eq
 8000336:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800033a:	bd70      	pop	{r4, r5, r6, pc}
 800033c:	f1c4 0520 	rsb	r5, r4, #32
 8000340:	fa00 f205 	lsl.w	r2, r0, r5
 8000344:	ea4e 0e02 	orr.w	lr, lr, r2
 8000348:	fa20 f304 	lsr.w	r3, r0, r4
 800034c:	fa01 f205 	lsl.w	r2, r1, r5
 8000350:	ea43 0302 	orr.w	r3, r3, r2
 8000354:	fa21 f004 	lsr.w	r0, r1, r4
 8000358:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800035c:	fa21 f204 	lsr.w	r2, r1, r4
 8000360:	ea20 0002 	bic.w	r0, r0, r2
 8000364:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000368:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800036c:	bf08      	it	eq
 800036e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f094 0f00 	teq	r4, #0
 8000378:	d10f      	bne.n	800039a <__aeabi_dmul+0x1c2>
 800037a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800037e:	0040      	lsls	r0, r0, #1
 8000380:	eb41 0101 	adc.w	r1, r1, r1
 8000384:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000388:	bf08      	it	eq
 800038a:	3c01      	subeq	r4, #1
 800038c:	d0f7      	beq.n	800037e <__aeabi_dmul+0x1a6>
 800038e:	ea41 0106 	orr.w	r1, r1, r6
 8000392:	f095 0f00 	teq	r5, #0
 8000396:	bf18      	it	ne
 8000398:	4770      	bxne	lr
 800039a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800039e:	0052      	lsls	r2, r2, #1
 80003a0:	eb43 0303 	adc.w	r3, r3, r3
 80003a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003a8:	bf08      	it	eq
 80003aa:	3d01      	subeq	r5, #1
 80003ac:	d0f7      	beq.n	800039e <__aeabi_dmul+0x1c6>
 80003ae:	ea43 0306 	orr.w	r3, r3, r6
 80003b2:	4770      	bx	lr
 80003b4:	ea94 0f0c 	teq	r4, ip
 80003b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003bc:	bf18      	it	ne
 80003be:	ea95 0f0c 	teqne	r5, ip
 80003c2:	d00c      	beq.n	80003de <__aeabi_dmul+0x206>
 80003c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003c8:	bf18      	it	ne
 80003ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ce:	d1d1      	bne.n	8000374 <__aeabi_dmul+0x19c>
 80003d0:	ea81 0103 	eor.w	r1, r1, r3
 80003d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d8:	f04f 0000 	mov.w	r0, #0
 80003dc:	bd70      	pop	{r4, r5, r6, pc}
 80003de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003e2:	bf06      	itte	eq
 80003e4:	4610      	moveq	r0, r2
 80003e6:	4619      	moveq	r1, r3
 80003e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ec:	d019      	beq.n	8000422 <__aeabi_dmul+0x24a>
 80003ee:	ea94 0f0c 	teq	r4, ip
 80003f2:	d102      	bne.n	80003fa <__aeabi_dmul+0x222>
 80003f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003f8:	d113      	bne.n	8000422 <__aeabi_dmul+0x24a>
 80003fa:	ea95 0f0c 	teq	r5, ip
 80003fe:	d105      	bne.n	800040c <__aeabi_dmul+0x234>
 8000400:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000404:	bf1c      	itt	ne
 8000406:	4610      	movne	r0, r2
 8000408:	4619      	movne	r1, r3
 800040a:	d10a      	bne.n	8000422 <__aeabi_dmul+0x24a>
 800040c:	ea81 0103 	eor.w	r1, r1, r3
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000414:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd70      	pop	{r4, r5, r6, pc}
 8000422:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000426:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800042a:	bd70      	pop	{r4, r5, r6, pc}

0800042c <__aeabi_drsub>:
 800042c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000430:	e002      	b.n	8000438 <__adddf3>
 8000432:	bf00      	nop

08000434 <__aeabi_dsub>:
 8000434:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000438 <__adddf3>:
 8000438:	b530      	push	{r4, r5, lr}
 800043a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800043e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000442:	ea94 0f05 	teq	r4, r5
 8000446:	bf08      	it	eq
 8000448:	ea90 0f02 	teqeq	r0, r2
 800044c:	bf1f      	itttt	ne
 800044e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000452:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000456:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800045a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800045e:	f000 80e2 	beq.w	8000626 <__adddf3+0x1ee>
 8000462:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000466:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800046a:	bfb8      	it	lt
 800046c:	426d      	neglt	r5, r5
 800046e:	dd0c      	ble.n	800048a <__adddf3+0x52>
 8000470:	442c      	add	r4, r5
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	ea82 0000 	eor.w	r0, r2, r0
 800047e:	ea83 0101 	eor.w	r1, r3, r1
 8000482:	ea80 0202 	eor.w	r2, r0, r2
 8000486:	ea81 0303 	eor.w	r3, r1, r3
 800048a:	2d36      	cmp	r5, #54	; 0x36
 800048c:	bf88      	it	hi
 800048e:	bd30      	pophi	{r4, r5, pc}
 8000490:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000494:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000498:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800049c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004a0:	d002      	beq.n	80004a8 <__adddf3+0x70>
 80004a2:	4240      	negs	r0, r0
 80004a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004b0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004b4:	d002      	beq.n	80004bc <__adddf3+0x84>
 80004b6:	4252      	negs	r2, r2
 80004b8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004bc:	ea94 0f05 	teq	r4, r5
 80004c0:	f000 80a7 	beq.w	8000612 <__adddf3+0x1da>
 80004c4:	f1a4 0401 	sub.w	r4, r4, #1
 80004c8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004cc:	db0d      	blt.n	80004ea <__adddf3+0xb2>
 80004ce:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004d2:	fa22 f205 	lsr.w	r2, r2, r5
 80004d6:	1880      	adds	r0, r0, r2
 80004d8:	f141 0100 	adc.w	r1, r1, #0
 80004dc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004e0:	1880      	adds	r0, r0, r2
 80004e2:	fa43 f305 	asr.w	r3, r3, r5
 80004e6:	4159      	adcs	r1, r3
 80004e8:	e00e      	b.n	8000508 <__adddf3+0xd0>
 80004ea:	f1a5 0520 	sub.w	r5, r5, #32
 80004ee:	f10e 0e20 	add.w	lr, lr, #32
 80004f2:	2a01      	cmp	r2, #1
 80004f4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004f8:	bf28      	it	cs
 80004fa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004fe:	fa43 f305 	asr.w	r3, r3, r5
 8000502:	18c0      	adds	r0, r0, r3
 8000504:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	d507      	bpl.n	800051e <__adddf3+0xe6>
 800050e:	f04f 0e00 	mov.w	lr, #0
 8000512:	f1dc 0c00 	rsbs	ip, ip, #0
 8000516:	eb7e 0000 	sbcs.w	r0, lr, r0
 800051a:	eb6e 0101 	sbc.w	r1, lr, r1
 800051e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000522:	d31b      	bcc.n	800055c <__adddf3+0x124>
 8000524:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000528:	d30c      	bcc.n	8000544 <__adddf3+0x10c>
 800052a:	0849      	lsrs	r1, r1, #1
 800052c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000530:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000534:	f104 0401 	add.w	r4, r4, #1
 8000538:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800053c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000540:	f080 809a 	bcs.w	8000678 <__adddf3+0x240>
 8000544:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000548:	bf08      	it	eq
 800054a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800054e:	f150 0000 	adcs.w	r0, r0, #0
 8000552:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000556:	ea41 0105 	orr.w	r1, r1, r5
 800055a:	bd30      	pop	{r4, r5, pc}
 800055c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000560:	4140      	adcs	r0, r0
 8000562:	eb41 0101 	adc.w	r1, r1, r1
 8000566:	3c01      	subs	r4, #1
 8000568:	bf28      	it	cs
 800056a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800056e:	d2e9      	bcs.n	8000544 <__adddf3+0x10c>
 8000570:	f091 0f00 	teq	r1, #0
 8000574:	bf04      	itt	eq
 8000576:	4601      	moveq	r1, r0
 8000578:	2000      	moveq	r0, #0
 800057a:	fab1 f381 	clz	r3, r1
 800057e:	bf08      	it	eq
 8000580:	3320      	addeq	r3, #32
 8000582:	f1a3 030b 	sub.w	r3, r3, #11
 8000586:	f1b3 0220 	subs.w	r2, r3, #32
 800058a:	da0c      	bge.n	80005a6 <__adddf3+0x16e>
 800058c:	320c      	adds	r2, #12
 800058e:	dd08      	ble.n	80005a2 <__adddf3+0x16a>
 8000590:	f102 0c14 	add.w	ip, r2, #20
 8000594:	f1c2 020c 	rsb	r2, r2, #12
 8000598:	fa01 f00c 	lsl.w	r0, r1, ip
 800059c:	fa21 f102 	lsr.w	r1, r1, r2
 80005a0:	e00c      	b.n	80005bc <__adddf3+0x184>
 80005a2:	f102 0214 	add.w	r2, r2, #20
 80005a6:	bfd8      	it	le
 80005a8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ac:	fa01 f102 	lsl.w	r1, r1, r2
 80005b0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005b4:	bfdc      	itt	le
 80005b6:	ea41 010c 	orrle.w	r1, r1, ip
 80005ba:	4090      	lslle	r0, r2
 80005bc:	1ae4      	subs	r4, r4, r3
 80005be:	bfa2      	ittt	ge
 80005c0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005c4:	4329      	orrge	r1, r5
 80005c6:	bd30      	popge	{r4, r5, pc}
 80005c8:	ea6f 0404 	mvn.w	r4, r4
 80005cc:	3c1f      	subs	r4, #31
 80005ce:	da1c      	bge.n	800060a <__adddf3+0x1d2>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc0e      	bgt.n	80005f2 <__adddf3+0x1ba>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0220 	rsb	r2, r4, #32
 80005dc:	fa20 f004 	lsr.w	r0, r0, r4
 80005e0:	fa01 f302 	lsl.w	r3, r1, r2
 80005e4:	ea40 0003 	orr.w	r0, r0, r3
 80005e8:	fa21 f304 	lsr.w	r3, r1, r4
 80005ec:	ea45 0103 	orr.w	r1, r5, r3
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	f1c4 040c 	rsb	r4, r4, #12
 80005f6:	f1c4 0220 	rsb	r2, r4, #32
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 f304 	lsl.w	r3, r1, r4
 8000602:	ea40 0003 	orr.w	r0, r0, r3
 8000606:	4629      	mov	r1, r5
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	fa21 f004 	lsr.w	r0, r1, r4
 800060e:	4629      	mov	r1, r5
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	f094 0f00 	teq	r4, #0
 8000616:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800061a:	bf06      	itte	eq
 800061c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000620:	3401      	addeq	r4, #1
 8000622:	3d01      	subne	r5, #1
 8000624:	e74e      	b.n	80004c4 <__adddf3+0x8c>
 8000626:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800062a:	bf18      	it	ne
 800062c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000630:	d029      	beq.n	8000686 <__adddf3+0x24e>
 8000632:	ea94 0f05 	teq	r4, r5
 8000636:	bf08      	it	eq
 8000638:	ea90 0f02 	teqeq	r0, r2
 800063c:	d005      	beq.n	800064a <__adddf3+0x212>
 800063e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000642:	bf04      	itt	eq
 8000644:	4619      	moveq	r1, r3
 8000646:	4610      	moveq	r0, r2
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	ea91 0f03 	teq	r1, r3
 800064e:	bf1e      	ittt	ne
 8000650:	2100      	movne	r1, #0
 8000652:	2000      	movne	r0, #0
 8000654:	bd30      	popne	{r4, r5, pc}
 8000656:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800065a:	d105      	bne.n	8000668 <__adddf3+0x230>
 800065c:	0040      	lsls	r0, r0, #1
 800065e:	4149      	adcs	r1, r1
 8000660:	bf28      	it	cs
 8000662:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd30      	pop	{r4, r5, pc}
 8000668:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800066c:	bf3c      	itt	cc
 800066e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000672:	bd30      	popcc	{r4, r5, pc}
 8000674:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000678:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800067c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000680:	f04f 0000 	mov.w	r0, #0
 8000684:	bd30      	pop	{r4, r5, pc}
 8000686:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800068a:	bf1a      	itte	ne
 800068c:	4619      	movne	r1, r3
 800068e:	4610      	movne	r0, r2
 8000690:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000694:	bf1c      	itt	ne
 8000696:	460b      	movne	r3, r1
 8000698:	4602      	movne	r2, r0
 800069a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800069e:	bf06      	itte	eq
 80006a0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006a4:	ea91 0f03 	teqeq	r1, r3
 80006a8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006ac:	bd30      	pop	{r4, r5, pc}
 80006ae:	bf00      	nop

080006b0 <__aeabi_ui2d>:
 80006b0:	f090 0f00 	teq	r0, #0
 80006b4:	bf04      	itt	eq
 80006b6:	2100      	moveq	r1, #0
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006c4:	f04f 0500 	mov.w	r5, #0
 80006c8:	f04f 0100 	mov.w	r1, #0
 80006cc:	e750      	b.n	8000570 <__adddf3+0x138>
 80006ce:	bf00      	nop

080006d0 <__aeabi_i2d>:
 80006d0:	f090 0f00 	teq	r0, #0
 80006d4:	bf04      	itt	eq
 80006d6:	2100      	moveq	r1, #0
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006e4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006e8:	bf48      	it	mi
 80006ea:	4240      	negmi	r0, r0
 80006ec:	f04f 0100 	mov.w	r1, #0
 80006f0:	e73e      	b.n	8000570 <__adddf3+0x138>
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2d>:
 80006f4:	0042      	lsls	r2, r0, #1
 80006f6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006fa:	ea4f 0131 	mov.w	r1, r1, rrx
 80006fe:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000702:	bf1f      	itttt	ne
 8000704:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000708:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800070c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000710:	4770      	bxne	lr
 8000712:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000716:	bf08      	it	eq
 8000718:	4770      	bxeq	lr
 800071a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800071e:	bf04      	itt	eq
 8000720:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000724:	4770      	bxeq	lr
 8000726:	b530      	push	{r4, r5, lr}
 8000728:	f44f 7460 	mov.w	r4, #896	; 0x380
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	e71c      	b.n	8000570 <__adddf3+0x138>
 8000736:	bf00      	nop

08000738 <__aeabi_ul2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f04f 0500 	mov.w	r5, #0
 8000746:	e00a      	b.n	800075e <__aeabi_l2d+0x16>

08000748 <__aeabi_l2d>:
 8000748:	ea50 0201 	orrs.w	r2, r0, r1
 800074c:	bf08      	it	eq
 800074e:	4770      	bxeq	lr
 8000750:	b530      	push	{r4, r5, lr}
 8000752:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000756:	d502      	bpl.n	800075e <__aeabi_l2d+0x16>
 8000758:	4240      	negs	r0, r0
 800075a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800075e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000762:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000766:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800076a:	f43f aed8 	beq.w	800051e <__adddf3+0xe6>
 800076e:	f04f 0203 	mov.w	r2, #3
 8000772:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000776:	bf18      	it	ne
 8000778:	3203      	addne	r2, #3
 800077a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800077e:	bf18      	it	ne
 8000780:	3203      	addne	r2, #3
 8000782:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000786:	f1c2 0320 	rsb	r3, r2, #32
 800078a:	fa00 fc03 	lsl.w	ip, r0, r3
 800078e:	fa20 f002 	lsr.w	r0, r0, r2
 8000792:	fa01 fe03 	lsl.w	lr, r1, r3
 8000796:	ea40 000e 	orr.w	r0, r0, lr
 800079a:	fa21 f102 	lsr.w	r1, r1, r2
 800079e:	4414      	add	r4, r2
 80007a0:	e6bd      	b.n	800051e <__adddf3+0xe6>
 80007a2:	bf00      	nop

080007a4 <adxl_read_address>:

char data;
uint8_t data_rec[6];

void adxl_read_address(uint8_t reg)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	4603      	mov	r3, r0
 80007ac:	71fb      	strb	r3, [r7, #7]
	I2C1_byteRead( DEVICE_ADDR, reg, &data);
 80007ae:	79fb      	ldrb	r3, [r7, #7]
 80007b0:	4a04      	ldr	r2, [pc, #16]	; (80007c4 <adxl_read_address+0x20>)
 80007b2:	4619      	mov	r1, r3
 80007b4:	2053      	movs	r0, #83	; 0x53
 80007b6:	f000 f8e9 	bl	800098c <I2C1_byteRead>
}
 80007ba:	bf00      	nop
 80007bc:	3708      	adds	r7, #8
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	2000001c 	.word	0x2000001c

080007c8 <adxl_write>:

void adxl_write(uint8_t reg, char value)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b084      	sub	sp, #16
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	4603      	mov	r3, r0
 80007d0:	460a      	mov	r2, r1
 80007d2:	71fb      	strb	r3, [r7, #7]
 80007d4:	4613      	mov	r3, r2
 80007d6:	71bb      	strb	r3, [r7, #6]
	char data[1];
	data[0] = value;
 80007d8:	79bb      	ldrb	r3, [r7, #6]
 80007da:	733b      	strb	r3, [r7, #12]

	I2C1_burstWrite(DEVICE_ADDR, reg, 1, data);
 80007dc:	f107 030c 	add.w	r3, r7, #12
 80007e0:	79f9      	ldrb	r1, [r7, #7]
 80007e2:	2201      	movs	r2, #1
 80007e4:	2053      	movs	r0, #83	; 0x53
 80007e6:	f000 f9e1 	bl	8000bac <I2C1_burstWrite>

}
 80007ea:	bf00      	nop
 80007ec:	3710      	adds	r7, #16
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
	...

080007f4 <adxl_read_values>:

void adxl_read_values(uint8_t reg)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	4603      	mov	r3, r0
 80007fc:	71fb      	strb	r3, [r7, #7]
	I2C1_burstRead(DEVICE_ADDR, reg, 6, (char *)data_rec);
 80007fe:	79f9      	ldrb	r1, [r7, #7]
 8000800:	4b04      	ldr	r3, [pc, #16]	; (8000814 <adxl_read_values+0x20>)
 8000802:	2206      	movs	r2, #6
 8000804:	2053      	movs	r0, #83	; 0x53
 8000806:	f000 f935 	bl	8000a74 <I2C1_burstRead>

}
 800080a:	bf00      	nop
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	20000020 	.word	0x20000020

08000818 <adxl_init>:

void adxl_init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
	// Enable I2C module
	I2C1_init();
 800081c:	f000 f812 	bl	8000844 <I2C1_init>
	// Read the DEVID, this should return 0xE5 = everything is looking good
	adxl_read_address(DEVID_R);
 8000820:	2000      	movs	r0, #0
 8000822:	f7ff ffbf 	bl	80007a4 <adxl_read_address>

	// Set data format range to +-4g
	adxl_write(DATA_FORMAT_R, FOUR_G);
 8000826:	2101      	movs	r1, #1
 8000828:	2031      	movs	r0, #49	; 0x31
 800082a:	f7ff ffcd 	bl	80007c8 <adxl_write>

	// Reset all bits
	adxl_write(POWER_CTL_R, RESET);
 800082e:	2100      	movs	r1, #0
 8000830:	202d      	movs	r0, #45	; 0x2d
 8000832:	f7ff ffc9 	bl	80007c8 <adxl_write>

	// Set the power control measure bit
	adxl_write(POWER_CTL_R, SET_MEASURE_B);
 8000836:	2108      	movs	r1, #8
 8000838:	202d      	movs	r0, #45	; 0x2d
 800083a:	f7ff ffc5 	bl	80007c8 <adxl_write>
}
 800083e:	bf00      	nop
 8000840:	bd80      	pop	{r7, pc}
	...

08000844 <I2C1_init>:

#define I2C_100KHZ				80 //decimal
#define SD_MODE_MAX_RISE_TIME	17


void I2C1_init(void){
 8000844:	b480      	push	{r7}
 8000846:	af00      	add	r7, sp, #0
	// Enable clock access to GPIOB
	RCC->AHB1ENR |= GPIOBEN;
 8000848:	4b4d      	ldr	r3, [pc, #308]	; (8000980 <I2C1_init+0x13c>)
 800084a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084c:	4a4c      	ldr	r2, [pc, #304]	; (8000980 <I2C1_init+0x13c>)
 800084e:	f043 0302 	orr.w	r3, r3, #2
 8000852:	6313      	str	r3, [r2, #48]	; 0x30

	// Set PB8 and PB9 mode to alternate function
	// PB8
	GPIOB->MODER &=~ (1U<<16);
 8000854:	4b4b      	ldr	r3, [pc, #300]	; (8000984 <I2C1_init+0x140>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	4a4a      	ldr	r2, [pc, #296]	; (8000984 <I2C1_init+0x140>)
 800085a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800085e:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (1U<<17);
 8000860:	4b48      	ldr	r3, [pc, #288]	; (8000984 <I2C1_init+0x140>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	4a47      	ldr	r2, [pc, #284]	; (8000984 <I2C1_init+0x140>)
 8000866:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800086a:	6013      	str	r3, [r2, #0]
	//pb9
	GPIOB->MODER &=~ (1U<<18);
 800086c:	4b45      	ldr	r3, [pc, #276]	; (8000984 <I2C1_init+0x140>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a44      	ldr	r2, [pc, #272]	; (8000984 <I2C1_init+0x140>)
 8000872:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000876:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (1U<<19);
 8000878:	4b42      	ldr	r3, [pc, #264]	; (8000984 <I2C1_init+0x140>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a41      	ldr	r2, [pc, #260]	; (8000984 <I2C1_init+0x140>)
 800087e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000882:	6013      	str	r3, [r2, #0]

	// Set PB8 and PB9 output type to open drain
	GPIOB->OTYPER |= (1U<<8);
 8000884:	4b3f      	ldr	r3, [pc, #252]	; (8000984 <I2C1_init+0x140>)
 8000886:	685b      	ldr	r3, [r3, #4]
 8000888:	4a3e      	ldr	r2, [pc, #248]	; (8000984 <I2C1_init+0x140>)
 800088a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800088e:	6053      	str	r3, [r2, #4]
	GPIOB->OTYPER |= (1U<<9);
 8000890:	4b3c      	ldr	r3, [pc, #240]	; (8000984 <I2C1_init+0x140>)
 8000892:	685b      	ldr	r3, [r3, #4]
 8000894:	4a3b      	ldr	r2, [pc, #236]	; (8000984 <I2C1_init+0x140>)
 8000896:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800089a:	6053      	str	r3, [r2, #4]

	// Enable pull up for PB8 and PB9
	GPIOB->PUPDR |= (1U<<16);
 800089c:	4b39      	ldr	r3, [pc, #228]	; (8000984 <I2C1_init+0x140>)
 800089e:	68db      	ldr	r3, [r3, #12]
 80008a0:	4a38      	ldr	r2, [pc, #224]	; (8000984 <I2C1_init+0x140>)
 80008a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008a6:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR &=~ (1U<<17);
 80008a8:	4b36      	ldr	r3, [pc, #216]	; (8000984 <I2C1_init+0x140>)
 80008aa:	68db      	ldr	r3, [r3, #12]
 80008ac:	4a35      	ldr	r2, [pc, #212]	; (8000984 <I2C1_init+0x140>)
 80008ae:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80008b2:	60d3      	str	r3, [r2, #12]

	GPIOB->PUPDR |= (1U<<18);
 80008b4:	4b33      	ldr	r3, [pc, #204]	; (8000984 <I2C1_init+0x140>)
 80008b6:	68db      	ldr	r3, [r3, #12]
 80008b8:	4a32      	ldr	r2, [pc, #200]	; (8000984 <I2C1_init+0x140>)
 80008ba:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80008be:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR &=~ (1U<<19);
 80008c0:	4b30      	ldr	r3, [pc, #192]	; (8000984 <I2C1_init+0x140>)
 80008c2:	68db      	ldr	r3, [r3, #12]
 80008c4:	4a2f      	ldr	r2, [pc, #188]	; (8000984 <I2C1_init+0x140>)
 80008c6:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80008ca:	60d3      	str	r3, [r2, #12]

	// Alternate function mapping, AFR in ref man using AF4 0100
	// Set PB8 and PB9 alternate function type to I2C (AF4)
	GPIOB->AFR[1] &=~ (1U<<0);
 80008cc:	4b2d      	ldr	r3, [pc, #180]	; (8000984 <I2C1_init+0x140>)
 80008ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008d0:	4a2c      	ldr	r2, [pc, #176]	; (8000984 <I2C1_init+0x140>)
 80008d2:	f023 0301 	bic.w	r3, r3, #1
 80008d6:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB->AFR[1] &=~ (1U<<1);
 80008d8:	4b2a      	ldr	r3, [pc, #168]	; (8000984 <I2C1_init+0x140>)
 80008da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008dc:	4a29      	ldr	r2, [pc, #164]	; (8000984 <I2C1_init+0x140>)
 80008de:	f023 0302 	bic.w	r3, r3, #2
 80008e2:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB->AFR[1] |= (1U<<2);
 80008e4:	4b27      	ldr	r3, [pc, #156]	; (8000984 <I2C1_init+0x140>)
 80008e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008e8:	4a26      	ldr	r2, [pc, #152]	; (8000984 <I2C1_init+0x140>)
 80008ea:	f043 0304 	orr.w	r3, r3, #4
 80008ee:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB->AFR[1] &=~ (1U<<3);
 80008f0:	4b24      	ldr	r3, [pc, #144]	; (8000984 <I2C1_init+0x140>)
 80008f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008f4:	4a23      	ldr	r2, [pc, #140]	; (8000984 <I2C1_init+0x140>)
 80008f6:	f023 0308 	bic.w	r3, r3, #8
 80008fa:	6253      	str	r3, [r2, #36]	; 0x24

	GPIOB->AFR[1] &=~ (1U<<4);
 80008fc:	4b21      	ldr	r3, [pc, #132]	; (8000984 <I2C1_init+0x140>)
 80008fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000900:	4a20      	ldr	r2, [pc, #128]	; (8000984 <I2C1_init+0x140>)
 8000902:	f023 0310 	bic.w	r3, r3, #16
 8000906:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB->AFR[1] &=~ (1U<<5);
 8000908:	4b1e      	ldr	r3, [pc, #120]	; (8000984 <I2C1_init+0x140>)
 800090a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800090c:	4a1d      	ldr	r2, [pc, #116]	; (8000984 <I2C1_init+0x140>)
 800090e:	f023 0320 	bic.w	r3, r3, #32
 8000912:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB->AFR[1] |= (1U<<6);
 8000914:	4b1b      	ldr	r3, [pc, #108]	; (8000984 <I2C1_init+0x140>)
 8000916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000918:	4a1a      	ldr	r2, [pc, #104]	; (8000984 <I2C1_init+0x140>)
 800091a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800091e:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB->AFR[1] &=~ (1U<<7);
 8000920:	4b18      	ldr	r3, [pc, #96]	; (8000984 <I2C1_init+0x140>)
 8000922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000924:	4a17      	ldr	r2, [pc, #92]	; (8000984 <I2C1_init+0x140>)
 8000926:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800092a:	6253      	str	r3, [r2, #36]	; 0x24

	// Enable clock access to I2C1
	RCC->APB1ENR |= I2C1EN;
 800092c:	4b14      	ldr	r3, [pc, #80]	; (8000980 <I2C1_init+0x13c>)
 800092e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000930:	4a13      	ldr	r2, [pc, #76]	; (8000980 <I2C1_init+0x13c>)
 8000932:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000936:	6413      	str	r3, [r2, #64]	; 0x40

//	enter reset mode
	I2C1->CR1 |= (1U<<15);
 8000938:	4b13      	ldr	r3, [pc, #76]	; (8000988 <I2C1_init+0x144>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a12      	ldr	r2, [pc, #72]	; (8000988 <I2C1_init+0x144>)
 800093e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000942:	6013      	str	r3, [r2, #0]
	I2C1->CR1 &=~ (1U<<15);
 8000944:	4b10      	ldr	r3, [pc, #64]	; (8000988 <I2C1_init+0x144>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	4a0f      	ldr	r2, [pc, #60]	; (8000988 <I2C1_init+0x144>)
 800094a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800094e:	6013      	str	r3, [r2, #0]

	// configure the peripheral clock
	I2C1->CR2 |= (1U<<4); //16MHz
 8000950:	4b0d      	ldr	r3, [pc, #52]	; (8000988 <I2C1_init+0x144>)
 8000952:	685b      	ldr	r3, [r3, #4]
 8000954:	4a0c      	ldr	r2, [pc, #48]	; (8000988 <I2C1_init+0x144>)
 8000956:	f043 0310 	orr.w	r3, r3, #16
 800095a:	6053      	str	r3, [r2, #4]

	// set 12c to standard mode
	I2C1->CCR = I2C_100KHZ;
 800095c:	4b0a      	ldr	r3, [pc, #40]	; (8000988 <I2C1_init+0x144>)
 800095e:	2250      	movs	r2, #80	; 0x50
 8000960:	61da      	str	r2, [r3, #28]

	// Set rise time
	I2C1->TRISE = SD_MODE_MAX_RISE_TIME;
 8000962:	4b09      	ldr	r3, [pc, #36]	; (8000988 <I2C1_init+0x144>)
 8000964:	2211      	movs	r2, #17
 8000966:	621a      	str	r2, [r3, #32]

	// Enable I2C1 module
	I2C1->CR1 |= CR1_PE;
 8000968:	4b07      	ldr	r3, [pc, #28]	; (8000988 <I2C1_init+0x144>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a06      	ldr	r2, [pc, #24]	; (8000988 <I2C1_init+0x144>)
 800096e:	f043 0301 	orr.w	r3, r3, #1
 8000972:	6013      	str	r3, [r2, #0]

}
 8000974:	bf00      	nop
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop
 8000980:	40023800 	.word	0x40023800
 8000984:	40020400 	.word	0x40020400
 8000988:	40005400 	.word	0x40005400

0800098c <I2C1_byteRead>:


void I2C1_byteRead(char saddr, char maddr, char* data) {
 800098c:	b480      	push	{r7}
 800098e:	b085      	sub	sp, #20
 8000990:	af00      	add	r7, sp, #0
 8000992:	4603      	mov	r3, r0
 8000994:	603a      	str	r2, [r7, #0]
 8000996:	71fb      	strb	r3, [r7, #7]
 8000998:	460b      	mov	r3, r1
 800099a:	71bb      	strb	r3, [r7, #6]
	volatile int tmp;

	// Wait until not busy
	while(I2C1->SR2 & (SR2_BUSY)) {}
 800099c:	bf00      	nop
 800099e:	4b34      	ldr	r3, [pc, #208]	; (8000a70 <I2C1_byteRead+0xe4>)
 80009a0:	699b      	ldr	r3, [r3, #24]
 80009a2:	f003 0302 	and.w	r3, r3, #2
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d1f9      	bne.n	800099e <I2C1_byteRead+0x12>

	// Generate start condition
	I2C1->CR1 |= CR1_START;
 80009aa:	4b31      	ldr	r3, [pc, #196]	; (8000a70 <I2C1_byteRead+0xe4>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	4a30      	ldr	r2, [pc, #192]	; (8000a70 <I2C1_byteRead+0xe4>)
 80009b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009b4:	6013      	str	r3, [r2, #0]

	// WAIT until start flag is set
	while (!(I2C1->SR1 & (SR1_SB))) {}
 80009b6:	bf00      	nop
 80009b8:	4b2d      	ldr	r3, [pc, #180]	; (8000a70 <I2C1_byteRead+0xe4>)
 80009ba:	695b      	ldr	r3, [r3, #20]
 80009bc:	f003 0301 	and.w	r3, r3, #1
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d0f9      	beq.n	80009b8 <I2C1_byteRead+0x2c>

	// transmit slave address and write
	I2C1->DR = saddr<<1;
 80009c4:	79fb      	ldrb	r3, [r7, #7]
 80009c6:	005a      	lsls	r2, r3, #1
 80009c8:	4b29      	ldr	r3, [pc, #164]	; (8000a70 <I2C1_byteRead+0xe4>)
 80009ca:	611a      	str	r2, [r3, #16]

	// Wait until addr flag is set
	while (! (I2C1->SR1 & (SR1_ADDR))) {}
 80009cc:	bf00      	nop
 80009ce:	4b28      	ldr	r3, [pc, #160]	; (8000a70 <I2C1_byteRead+0xe4>)
 80009d0:	695b      	ldr	r3, [r3, #20]
 80009d2:	f003 0302 	and.w	r3, r3, #2
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d0f9      	beq.n	80009ce <I2C1_byteRead+0x42>

	// Clear address flag
	tmp = I2C1->SR2;
 80009da:	4b25      	ldr	r3, [pc, #148]	; (8000a70 <I2C1_byteRead+0xe4>)
 80009dc:	699b      	ldr	r3, [r3, #24]
 80009de:	60fb      	str	r3, [r7, #12]

	// Send memory address
	I2C1->DR = maddr;
 80009e0:	4a23      	ldr	r2, [pc, #140]	; (8000a70 <I2C1_byteRead+0xe4>)
 80009e2:	79bb      	ldrb	r3, [r7, #6]
 80009e4:	6113      	str	r3, [r2, #16]

	// wait until DR is empty
	while (!(I2C1->SR1 & SR1_TXE)) {}
 80009e6:	bf00      	nop
 80009e8:	4b21      	ldr	r3, [pc, #132]	; (8000a70 <I2C1_byteRead+0xe4>)
 80009ea:	695b      	ldr	r3, [r3, #20]
 80009ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d0f9      	beq.n	80009e8 <I2C1_byteRead+0x5c>

	//once empty generate another start condition
	I2C1->CR1 |= CR1_START;
 80009f4:	4b1e      	ldr	r3, [pc, #120]	; (8000a70 <I2C1_byteRead+0xe4>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a1d      	ldr	r2, [pc, #116]	; (8000a70 <I2C1_byteRead+0xe4>)
 80009fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009fe:	6013      	str	r3, [r2, #0]

	// wait until start flag is set
	while (!(I2C1->SR1 & SR1_SB)) {}
 8000a00:	bf00      	nop
 8000a02:	4b1b      	ldr	r3, [pc, #108]	; (8000a70 <I2C1_byteRead+0xe4>)
 8000a04:	695b      	ldr	r3, [r3, #20]
 8000a06:	f003 0301 	and.w	r3, r3, #1
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d0f9      	beq.n	8000a02 <I2C1_byteRead+0x76>

	// Transmit slave address and read
	I2C1->DR = saddr << 1 | 1;
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	005b      	lsls	r3, r3, #1
 8000a12:	f043 0201 	orr.w	r2, r3, #1
 8000a16:	4b16      	ldr	r3, [pc, #88]	; (8000a70 <I2C1_byteRead+0xe4>)
 8000a18:	611a      	str	r2, [r3, #16]

	// Wait until addr flag is set
	while (! (I2C1->SR1 & (SR1_ADDR))) {}
 8000a1a:	bf00      	nop
 8000a1c:	4b14      	ldr	r3, [pc, #80]	; (8000a70 <I2C1_byteRead+0xe4>)
 8000a1e:	695b      	ldr	r3, [r3, #20]
 8000a20:	f003 0302 	and.w	r3, r3, #2
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d0f9      	beq.n	8000a1c <I2C1_byteRead+0x90>

	// Disable the acknowledge
	I2C1->CR1 &=~ CR1_ACK;
 8000a28:	4b11      	ldr	r3, [pc, #68]	; (8000a70 <I2C1_byteRead+0xe4>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a10      	ldr	r2, [pc, #64]	; (8000a70 <I2C1_byteRead+0xe4>)
 8000a2e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000a32:	6013      	str	r3, [r2, #0]

	// Clear address flag
	tmp = I2C1->SR2;
 8000a34:	4b0e      	ldr	r3, [pc, #56]	; (8000a70 <I2C1_byteRead+0xe4>)
 8000a36:	699b      	ldr	r3, [r3, #24]
 8000a38:	60fb      	str	r3, [r7, #12]

	// Generate stop after data received
	I2C1->CR1 |= CR1_STOP;
 8000a3a:	4b0d      	ldr	r3, [pc, #52]	; (8000a70 <I2C1_byteRead+0xe4>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	4a0c      	ldr	r2, [pc, #48]	; (8000a70 <I2C1_byteRead+0xe4>)
 8000a40:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a44:	6013      	str	r3, [r2, #0]

	// wait until RXNE flag is set
	while(!(I2C1->SR1 & SR1_RXNE)){}
 8000a46:	bf00      	nop
 8000a48:	4b09      	ldr	r3, [pc, #36]	; (8000a70 <I2C1_byteRead+0xe4>)
 8000a4a:	695b      	ldr	r3, [r3, #20]
 8000a4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d0f9      	beq.n	8000a48 <I2C1_byteRead+0xbc>

	// READ DATA FROM dr
	*data++ = I2C1->DR;
 8000a54:	4b06      	ldr	r3, [pc, #24]	; (8000a70 <I2C1_byteRead+0xe4>)
 8000a56:	6919      	ldr	r1, [r3, #16]
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	1c5a      	adds	r2, r3, #1
 8000a5c:	603a      	str	r2, [r7, #0]
 8000a5e:	b2ca      	uxtb	r2, r1
 8000a60:	701a      	strb	r2, [r3, #0]

}
 8000a62:	bf00      	nop
 8000a64:	3714      	adds	r7, #20
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	40005400 	.word	0x40005400

08000a74 <I2C1_burstRead>:


void I2C1_burstRead(char saddr, char maddr, int n, char* data)
{
 8000a74:	b480      	push	{r7}
 8000a76:	b087      	sub	sp, #28
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	60ba      	str	r2, [r7, #8]
 8000a7c:	607b      	str	r3, [r7, #4]
 8000a7e:	4603      	mov	r3, r0
 8000a80:	73fb      	strb	r3, [r7, #15]
 8000a82:	460b      	mov	r3, r1
 8000a84:	73bb      	strb	r3, [r7, #14]
	volatile int tmp;

	// Wait until not busy
	while(I2C1->SR2 & (SR2_BUSY)) {}
 8000a86:	bf00      	nop
 8000a88:	4b47      	ldr	r3, [pc, #284]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000a8a:	699b      	ldr	r3, [r3, #24]
 8000a8c:	f003 0302 	and.w	r3, r3, #2
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d1f9      	bne.n	8000a88 <I2C1_burstRead+0x14>

	// Generate start condition
	I2C1->CR1 |= CR1_START;
 8000a94:	4b44      	ldr	r3, [pc, #272]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	4a43      	ldr	r2, [pc, #268]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000a9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a9e:	6013      	str	r3, [r2, #0]

	// WAIT until start flag is set
	while (!(I2C1->SR1 & SR1_SB)) {}
 8000aa0:	bf00      	nop
 8000aa2:	4b41      	ldr	r3, [pc, #260]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000aa4:	695b      	ldr	r3, [r3, #20]
 8000aa6:	f003 0301 	and.w	r3, r3, #1
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d0f9      	beq.n	8000aa2 <I2C1_burstRead+0x2e>

	// transmit slave address and write
	I2C1->DR = saddr<<1;
 8000aae:	7bfb      	ldrb	r3, [r7, #15]
 8000ab0:	005a      	lsls	r2, r3, #1
 8000ab2:	4b3d      	ldr	r3, [pc, #244]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000ab4:	611a      	str	r2, [r3, #16]

	// Wait until addr flag is set
	while (! (I2C1->SR1 & SR1_ADDR)) {}
 8000ab6:	bf00      	nop
 8000ab8:	4b3b      	ldr	r3, [pc, #236]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000aba:	695b      	ldr	r3, [r3, #20]
 8000abc:	f003 0302 	and.w	r3, r3, #2
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d0f9      	beq.n	8000ab8 <I2C1_burstRead+0x44>

	// Clear address flag
	tmp = I2C1->SR2;
 8000ac4:	4b38      	ldr	r3, [pc, #224]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000ac6:	699b      	ldr	r3, [r3, #24]
 8000ac8:	617b      	str	r3, [r7, #20]

	// wait until DR is empty
	while (!(I2C1->SR1 & SR1_TXE)) {}
 8000aca:	bf00      	nop
 8000acc:	4b36      	ldr	r3, [pc, #216]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000ace:	695b      	ldr	r3, [r3, #20]
 8000ad0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d0f9      	beq.n	8000acc <I2C1_burstRead+0x58>

	// Send memory address
	I2C1->DR = maddr;
 8000ad8:	4a33      	ldr	r2, [pc, #204]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000ada:	7bbb      	ldrb	r3, [r7, #14]
 8000adc:	6113      	str	r3, [r2, #16]

	// wait until DR is empty
	while (!(I2C1->SR1 & SR1_TXE)) {}
 8000ade:	bf00      	nop
 8000ae0:	4b31      	ldr	r3, [pc, #196]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000ae2:	695b      	ldr	r3, [r3, #20]
 8000ae4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d0f9      	beq.n	8000ae0 <I2C1_burstRead+0x6c>

	// generate restart
	I2C1->CR1 |= CR1_START;
 8000aec:	4b2e      	ldr	r3, [pc, #184]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a2d      	ldr	r2, [pc, #180]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000af2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000af6:	6013      	str	r3, [r2, #0]
	// wait until start flag is set
	while (!(I2C1->SR1 & SR1_SB)) {}
 8000af8:	bf00      	nop
 8000afa:	4b2b      	ldr	r3, [pc, #172]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000afc:	695b      	ldr	r3, [r3, #20]
 8000afe:	f003 0301 	and.w	r3, r3, #1
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d0f9      	beq.n	8000afa <I2C1_burstRead+0x86>

	// Transmit slave address + read
	I2C1->DR = saddr << 1 | 1;
 8000b06:	7bfb      	ldrb	r3, [r7, #15]
 8000b08:	005b      	lsls	r3, r3, #1
 8000b0a:	f043 0201 	orr.w	r2, r3, #1
 8000b0e:	4b26      	ldr	r3, [pc, #152]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000b10:	611a      	str	r2, [r3, #16]

	// Wait until addr flag is set
	while (! (I2C1->SR1 & (SR1_ADDR))) {}
 8000b12:	bf00      	nop
 8000b14:	4b24      	ldr	r3, [pc, #144]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000b16:	695b      	ldr	r3, [r3, #20]
 8000b18:	f003 0302 	and.w	r3, r3, #2
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d0f9      	beq.n	8000b14 <I2C1_burstRead+0xa0>


	// Clear address flag
	tmp = I2C1->SR2;
 8000b20:	4b21      	ldr	r3, [pc, #132]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000b22:	699b      	ldr	r3, [r3, #24]
 8000b24:	617b      	str	r3, [r7, #20]

	// Enable acknowledge
	I2C1->CR1 |= CR1_ACK;
 8000b26:	4b20      	ldr	r3, [pc, #128]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	4a1f      	ldr	r2, [pc, #124]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000b2c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b30:	6013      	str	r3, [r2, #0]


	while (n >0U)
 8000b32:	e02e      	b.n	8000b92 <I2C1_burstRead+0x11e>
	{
		// check if there is one byte left
		if (n == 1U)
 8000b34:	68bb      	ldr	r3, [r7, #8]
 8000b36:	2b01      	cmp	r3, #1
 8000b38:	d11a      	bne.n	8000b70 <I2C1_burstRead+0xfc>
		{
			// disable the acknowledg
			I2C1->CR1 &=~ CR1_ACK;
 8000b3a:	4b1b      	ldr	r3, [pc, #108]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	4a1a      	ldr	r2, [pc, #104]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000b40:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000b44:	6013      	str	r3, [r2, #0]

			// generate stop
			I2C1->CR1 |= CR1_STOP;
 8000b46:	4b18      	ldr	r3, [pc, #96]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	4a17      	ldr	r2, [pc, #92]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000b4c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b50:	6013      	str	r3, [r2, #0]

			// wait until RXNE flag is set
			while(!(I2C1->SR1 & SR1_RXNE)){}
 8000b52:	bf00      	nop
 8000b54:	4b14      	ldr	r3, [pc, #80]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000b56:	695b      	ldr	r3, [r3, #20]
 8000b58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d0f9      	beq.n	8000b54 <I2C1_burstRead+0xe0>

			// READ DATA FROM dr
			*data++ = I2C1->DR;
 8000b60:	4b11      	ldr	r3, [pc, #68]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000b62:	6919      	ldr	r1, [r3, #16]
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	1c5a      	adds	r2, r3, #1
 8000b68:	607a      	str	r2, [r7, #4]
 8000b6a:	b2ca      	uxtb	r2, r1
 8000b6c:	701a      	strb	r2, [r3, #0]
			break;
 8000b6e:	e014      	b.n	8000b9a <I2C1_burstRead+0x126>
		}
		else {
			// wait for the data to arrive
			while(!(I2C1->SR1 & SR1_RXNE)){}
 8000b70:	bf00      	nop
 8000b72:	4b0d      	ldr	r3, [pc, #52]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000b74:	695b      	ldr	r3, [r3, #20]
 8000b76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d0f9      	beq.n	8000b72 <I2C1_burstRead+0xfe>

			// once arrived read a data from DR
			(*data++) = I2C1->DR;
 8000b7e:	4b0a      	ldr	r3, [pc, #40]	; (8000ba8 <I2C1_burstRead+0x134>)
 8000b80:	6919      	ldr	r1, [r3, #16]
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	1c5a      	adds	r2, r3, #1
 8000b86:	607a      	str	r2, [r7, #4]
 8000b88:	b2ca      	uxtb	r2, r1
 8000b8a:	701a      	strb	r2, [r3, #0]
			n--;
 8000b8c:	68bb      	ldr	r3, [r7, #8]
 8000b8e:	3b01      	subs	r3, #1
 8000b90:	60bb      	str	r3, [r7, #8]
	while (n >0U)
 8000b92:	68bb      	ldr	r3, [r7, #8]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d1cd      	bne.n	8000b34 <I2C1_burstRead+0xc0>
		}
	}

}
 8000b98:	bf00      	nop
 8000b9a:	bf00      	nop
 8000b9c:	371c      	adds	r7, #28
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	40005400 	.word	0x40005400

08000bac <I2C1_burstWrite>:

void I2C1_burstWrite(char saddr, char maddr, int n, char* data)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b087      	sub	sp, #28
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	60ba      	str	r2, [r7, #8]
 8000bb4:	607b      	str	r3, [r7, #4]
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	73fb      	strb	r3, [r7, #15]
 8000bba:	460b      	mov	r3, r1
 8000bbc:	73bb      	strb	r3, [r7, #14]
	volatile int tmp;
	// Wait until not busy
	while(I2C1->SR2 & (SR2_BUSY)) {}
 8000bbe:	bf00      	nop
 8000bc0:	4b2a      	ldr	r3, [pc, #168]	; (8000c6c <I2C1_burstWrite+0xc0>)
 8000bc2:	699b      	ldr	r3, [r3, #24]
 8000bc4:	f003 0302 	and.w	r3, r3, #2
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d1f9      	bne.n	8000bc0 <I2C1_burstWrite+0x14>

	// Generate start condition
	I2C1->CR1 |= CR1_START;
 8000bcc:	4b27      	ldr	r3, [pc, #156]	; (8000c6c <I2C1_burstWrite+0xc0>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a26      	ldr	r2, [pc, #152]	; (8000c6c <I2C1_burstWrite+0xc0>)
 8000bd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bd6:	6013      	str	r3, [r2, #0]

	// WAIT until start flag is set
	while (!(I2C1->SR1 & (SR1_SB))) {}
 8000bd8:	bf00      	nop
 8000bda:	4b24      	ldr	r3, [pc, #144]	; (8000c6c <I2C1_burstWrite+0xc0>)
 8000bdc:	695b      	ldr	r3, [r3, #20]
 8000bde:	f003 0301 	and.w	r3, r3, #1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d0f9      	beq.n	8000bda <I2C1_burstWrite+0x2e>

	// Transmit slave address
	I2C1->DR = saddr<<1;
 8000be6:	7bfb      	ldrb	r3, [r7, #15]
 8000be8:	005a      	lsls	r2, r3, #1
 8000bea:	4b20      	ldr	r3, [pc, #128]	; (8000c6c <I2C1_burstWrite+0xc0>)
 8000bec:	611a      	str	r2, [r3, #16]

	// Wait until addr flag is set
	while (! (I2C1->SR1 & (SR1_ADDR))) {}
 8000bee:	bf00      	nop
 8000bf0:	4b1e      	ldr	r3, [pc, #120]	; (8000c6c <I2C1_burstWrite+0xc0>)
 8000bf2:	695b      	ldr	r3, [r3, #20]
 8000bf4:	f003 0302 	and.w	r3, r3, #2
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d0f9      	beq.n	8000bf0 <I2C1_burstWrite+0x44>

	// Clear address flag
	tmp = I2C1->SR2;
 8000bfc:	4b1b      	ldr	r3, [pc, #108]	; (8000c6c <I2C1_burstWrite+0xc0>)
 8000bfe:	699b      	ldr	r3, [r3, #24]
 8000c00:	613b      	str	r3, [r7, #16]

	// wait until DR is empty
	while (!(I2C1->SR1 & (SR1_TXE))) {}
 8000c02:	bf00      	nop
 8000c04:	4b19      	ldr	r3, [pc, #100]	; (8000c6c <I2C1_burstWrite+0xc0>)
 8000c06:	695b      	ldr	r3, [r3, #20]
 8000c08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d0f9      	beq.n	8000c04 <I2C1_burstWrite+0x58>

	// Send memory address
	I2C1->DR = maddr;
 8000c10:	4a16      	ldr	r2, [pc, #88]	; (8000c6c <I2C1_burstWrite+0xc0>)
 8000c12:	7bbb      	ldrb	r3, [r7, #14]
 8000c14:	6113      	str	r3, [r2, #16]

	// write
	for (int i = 0; i<n; i++)
 8000c16:	2300      	movs	r3, #0
 8000c18:	617b      	str	r3, [r7, #20]
 8000c1a:	e00f      	b.n	8000c3c <I2C1_burstWrite+0x90>
	{
		// wait until data register empty
		while (!(I2C1->SR1 & (SR1_TXE))) {}
 8000c1c:	bf00      	nop
 8000c1e:	4b13      	ldr	r3, [pc, #76]	; (8000c6c <I2C1_burstWrite+0xc0>)
 8000c20:	695b      	ldr	r3, [r3, #20]
 8000c22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d0f9      	beq.n	8000c1e <I2C1_burstWrite+0x72>
		// increment, transmit memory address
		I2C1->DR = *data++;
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	1c5a      	adds	r2, r3, #1
 8000c2e:	607a      	str	r2, [r7, #4]
 8000c30:	781a      	ldrb	r2, [r3, #0]
 8000c32:	4b0e      	ldr	r3, [pc, #56]	; (8000c6c <I2C1_burstWrite+0xc0>)
 8000c34:	611a      	str	r2, [r3, #16]
	for (int i = 0; i<n; i++)
 8000c36:	697b      	ldr	r3, [r7, #20]
 8000c38:	3301      	adds	r3, #1
 8000c3a:	617b      	str	r3, [r7, #20]
 8000c3c:	697a      	ldr	r2, [r7, #20]
 8000c3e:	68bb      	ldr	r3, [r7, #8]
 8000c40:	429a      	cmp	r2, r3
 8000c42:	dbeb      	blt.n	8000c1c <I2C1_burstWrite+0x70>
	}
	//btf flag in i2c_sr1
	while (!(I2C1->SR1 & (SR1_BTF))) {}
 8000c44:	bf00      	nop
 8000c46:	4b09      	ldr	r3, [pc, #36]	; (8000c6c <I2C1_burstWrite+0xc0>)
 8000c48:	695b      	ldr	r3, [r3, #20]
 8000c4a:	f003 0304 	and.w	r3, r3, #4
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d0f9      	beq.n	8000c46 <I2C1_burstWrite+0x9a>
	// generate stop condition
	I2C1->CR1 |= CR1_STOP;
 8000c52:	4b06      	ldr	r3, [pc, #24]	; (8000c6c <I2C1_burstWrite+0xc0>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4a05      	ldr	r2, [pc, #20]	; (8000c6c <I2C1_burstWrite+0xc0>)
 8000c58:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c5c:	6013      	str	r3, [r2, #0]
}
 8000c5e:	bf00      	nop
 8000c60:	371c      	adds	r7, #28
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	40005400 	.word	0x40005400

08000c70 <main>:
double xg, yg, zg;

extern uint8_t data_rec[6];

int main(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0


	adxl_init();
 8000c74:	f7ff fdd0 	bl	8000818 <adxl_init>


	while(1)
	{
		adxl_read_values (DATA_START_ADDR);
 8000c78:	2032      	movs	r0, #50	; 0x32
 8000c7a:	f7ff fdbb 	bl	80007f4 <adxl_read_values>

		 x = ((data_rec[1]<<8)|data_rec[0]);
 8000c7e:	4b2c      	ldr	r3, [pc, #176]	; (8000d30 <main+0xc0>)
 8000c80:	785b      	ldrb	r3, [r3, #1]
 8000c82:	021b      	lsls	r3, r3, #8
 8000c84:	b21a      	sxth	r2, r3
 8000c86:	4b2a      	ldr	r3, [pc, #168]	; (8000d30 <main+0xc0>)
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	b21b      	sxth	r3, r3
 8000c8c:	4313      	orrs	r3, r2
 8000c8e:	b21a      	sxth	r2, r3
 8000c90:	4b28      	ldr	r3, [pc, #160]	; (8000d34 <main+0xc4>)
 8000c92:	801a      	strh	r2, [r3, #0]
		 y = ((data_rec[3]<<8)|data_rec[2]);
 8000c94:	4b26      	ldr	r3, [pc, #152]	; (8000d30 <main+0xc0>)
 8000c96:	78db      	ldrb	r3, [r3, #3]
 8000c98:	021b      	lsls	r3, r3, #8
 8000c9a:	b21a      	sxth	r2, r3
 8000c9c:	4b24      	ldr	r3, [pc, #144]	; (8000d30 <main+0xc0>)
 8000c9e:	789b      	ldrb	r3, [r3, #2]
 8000ca0:	b21b      	sxth	r3, r3
 8000ca2:	4313      	orrs	r3, r2
 8000ca4:	b21a      	sxth	r2, r3
 8000ca6:	4b24      	ldr	r3, [pc, #144]	; (8000d38 <main+0xc8>)
 8000ca8:	801a      	strh	r2, [r3, #0]
		 z = ((data_rec[5]<<8)|data_rec[4]);
 8000caa:	4b21      	ldr	r3, [pc, #132]	; (8000d30 <main+0xc0>)
 8000cac:	795b      	ldrb	r3, [r3, #5]
 8000cae:	021b      	lsls	r3, r3, #8
 8000cb0:	b21a      	sxth	r2, r3
 8000cb2:	4b1f      	ldr	r3, [pc, #124]	; (8000d30 <main+0xc0>)
 8000cb4:	791b      	ldrb	r3, [r3, #4]
 8000cb6:	b21b      	sxth	r3, r3
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	b21a      	sxth	r2, r3
 8000cbc:	4b1f      	ldr	r3, [pc, #124]	; (8000d3c <main+0xcc>)
 8000cbe:	801a      	strh	r2, [r3, #0]

		xg = (x * 0.0078);
 8000cc0:	4b1c      	ldr	r3, [pc, #112]	; (8000d34 <main+0xc4>)
 8000cc2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f7ff fd02 	bl	80006d0 <__aeabi_i2d>
 8000ccc:	a316      	add	r3, pc, #88	; (adr r3, 8000d28 <main+0xb8>)
 8000cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cd2:	f7ff fa81 	bl	80001d8 <__aeabi_dmul>
 8000cd6:	4602      	mov	r2, r0
 8000cd8:	460b      	mov	r3, r1
 8000cda:	4919      	ldr	r1, [pc, #100]	; (8000d40 <main+0xd0>)
 8000cdc:	e9c1 2300 	strd	r2, r3, [r1]
		yg = (y * 0.0078);
 8000ce0:	4b15      	ldr	r3, [pc, #84]	; (8000d38 <main+0xc8>)
 8000ce2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f7ff fcf2 	bl	80006d0 <__aeabi_i2d>
 8000cec:	a30e      	add	r3, pc, #56	; (adr r3, 8000d28 <main+0xb8>)
 8000cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cf2:	f7ff fa71 	bl	80001d8 <__aeabi_dmul>
 8000cf6:	4602      	mov	r2, r0
 8000cf8:	460b      	mov	r3, r1
 8000cfa:	4912      	ldr	r1, [pc, #72]	; (8000d44 <main+0xd4>)
 8000cfc:	e9c1 2300 	strd	r2, r3, [r1]
		zg = (z * 0.0078);
 8000d00:	4b0e      	ldr	r3, [pc, #56]	; (8000d3c <main+0xcc>)
 8000d02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d06:	4618      	mov	r0, r3
 8000d08:	f7ff fce2 	bl	80006d0 <__aeabi_i2d>
 8000d0c:	a306      	add	r3, pc, #24	; (adr r3, 8000d28 <main+0xb8>)
 8000d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d12:	f7ff fa61 	bl	80001d8 <__aeabi_dmul>
 8000d16:	4602      	mov	r2, r0
 8000d18:	460b      	mov	r3, r1
 8000d1a:	490b      	ldr	r1, [pc, #44]	; (8000d48 <main+0xd8>)
 8000d1c:	e9c1 2300 	strd	r2, r3, [r1]
		adxl_read_values (DATA_START_ADDR);
 8000d20:	e7aa      	b.n	8000c78 <main+0x8>
 8000d22:	bf00      	nop
 8000d24:	f3af 8000 	nop.w
 8000d28:	8e8a71de 	.word	0x8e8a71de
 8000d2c:	3f7ff2e4 	.word	0x3f7ff2e4
 8000d30:	20000020 	.word	0x20000020
 8000d34:	20000026 	.word	0x20000026
 8000d38:	20000028 	.word	0x20000028
 8000d3c:	2000002a 	.word	0x2000002a
 8000d40:	20000030 	.word	0x20000030
 8000d44:	20000038 	.word	0x20000038
 8000d48:	20000040 	.word	0x20000040

08000d4c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d4c:	480d      	ldr	r0, [pc, #52]	; (8000d84 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d4e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d50:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d54:	480c      	ldr	r0, [pc, #48]	; (8000d88 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d56:	490d      	ldr	r1, [pc, #52]	; (8000d8c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d58:	4a0d      	ldr	r2, [pc, #52]	; (8000d90 <LoopForever+0xe>)
  movs r3, #0
 8000d5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d5c:	e002      	b.n	8000d64 <LoopCopyDataInit>

08000d5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d62:	3304      	adds	r3, #4

08000d64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d68:	d3f9      	bcc.n	8000d5e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d6a:	4a0a      	ldr	r2, [pc, #40]	; (8000d94 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d6c:	4c0a      	ldr	r4, [pc, #40]	; (8000d98 <LoopForever+0x16>)
  movs r3, #0
 8000d6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d70:	e001      	b.n	8000d76 <LoopFillZerobss>

08000d72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d74:	3204      	adds	r2, #4

08000d76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d78:	d3fb      	bcc.n	8000d72 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000d7a:	f000 f811 	bl	8000da0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d7e:	f7ff ff77 	bl	8000c70 <main>

08000d82 <LoopForever>:

LoopForever:
  b LoopForever
 8000d82:	e7fe      	b.n	8000d82 <LoopForever>
  ldr   r0, =_estack
 8000d84:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d8c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000d90:	08000e08 	.word	0x08000e08
  ldr r2, =_sbss
 8000d94:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000d98:	20000048 	.word	0x20000048

08000d9c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d9c:	e7fe      	b.n	8000d9c <ADC_IRQHandler>
	...

08000da0 <__libc_init_array>:
 8000da0:	b570      	push	{r4, r5, r6, lr}
 8000da2:	4d0d      	ldr	r5, [pc, #52]	; (8000dd8 <__libc_init_array+0x38>)
 8000da4:	4c0d      	ldr	r4, [pc, #52]	; (8000ddc <__libc_init_array+0x3c>)
 8000da6:	1b64      	subs	r4, r4, r5
 8000da8:	10a4      	asrs	r4, r4, #2
 8000daa:	2600      	movs	r6, #0
 8000dac:	42a6      	cmp	r6, r4
 8000dae:	d109      	bne.n	8000dc4 <__libc_init_array+0x24>
 8000db0:	4d0b      	ldr	r5, [pc, #44]	; (8000de0 <__libc_init_array+0x40>)
 8000db2:	4c0c      	ldr	r4, [pc, #48]	; (8000de4 <__libc_init_array+0x44>)
 8000db4:	f000 f818 	bl	8000de8 <_init>
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	10a4      	asrs	r4, r4, #2
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	42a6      	cmp	r6, r4
 8000dc0:	d105      	bne.n	8000dce <__libc_init_array+0x2e>
 8000dc2:	bd70      	pop	{r4, r5, r6, pc}
 8000dc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8000dc8:	4798      	blx	r3
 8000dca:	3601      	adds	r6, #1
 8000dcc:	e7ee      	b.n	8000dac <__libc_init_array+0xc>
 8000dce:	f855 3b04 	ldr.w	r3, [r5], #4
 8000dd2:	4798      	blx	r3
 8000dd4:	3601      	adds	r6, #1
 8000dd6:	e7f2      	b.n	8000dbe <__libc_init_array+0x1e>
 8000dd8:	08000e00 	.word	0x08000e00
 8000ddc:	08000e00 	.word	0x08000e00
 8000de0:	08000e00 	.word	0x08000e00
 8000de4:	08000e04 	.word	0x08000e04

08000de8 <_init>:
 8000de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000dea:	bf00      	nop
 8000dec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000dee:	bc08      	pop	{r3}
 8000df0:	469e      	mov	lr, r3
 8000df2:	4770      	bx	lr

08000df4 <_fini>:
 8000df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000df6:	bf00      	nop
 8000df8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000dfa:	bc08      	pop	{r3}
 8000dfc:	469e      	mov	lr, r3
 8000dfe:	4770      	bx	lr
