// Seed: 1802310676
module module_0 (
    output wire id_0,
    input uwire id_1,
    input wire id_2,
    output supply0 id_3
);
  assign id_3 = id_2;
  id_5 :
  assert property (@(posedge 1) id_2)
  else $display(1);
  assign id_3 = 1'b0;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input supply1 id_2
);
  assign id_1 = id_2;
  module_0(
      id_1, id_2, id_0, id_1
  );
endmodule
module module_2 (
    output wor id_0,
    output wor id_1
    , id_25,
    input tri id_2,
    input wire id_3,
    output tri id_4,
    input wand id_5,
    input uwire id_6,
    input tri1 id_7,
    output supply1 id_8,
    output wor id_9,
    input supply1 id_10,
    input tri id_11,
    output tri id_12,
    output supply0 id_13
    , id_26,
    output supply1 id_14,
    output tri0 id_15,
    input wand id_16,
    input wor id_17,
    output uwire id_18,
    output tri1 id_19,
    input supply0 id_20,
    input wire id_21,
    input uwire id_22,
    output tri0 id_23
);
  supply1 id_27 = 1;
  module_0(
      id_0, id_11, id_10, id_14
  );
endmodule
