{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499690073665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499690073665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 10 21:34:33 2017 " "Processing started: Mon Jul 10 21:34:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499690073665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499690073665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SoC_Brain -c SoC_Brain " "Command: quartus_map --read_settings_files=on --write_settings_files=off SoC_Brain -c SoC_Brain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499690073665 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1499690074274 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NMS_Register.v(44) " "Verilog HDL warning at NMS_Register.v(44): extended using \"x\" or \"z\"" {  } { { "NMS_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/NMS_Register.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074371 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NMS_Register.v(60) " "Verilog HDL warning at NMS_Register.v(60): extended using \"x\" or \"z\"" {  } { { "NMS_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/NMS_Register.v" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074371 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NMS_Register.v(66) " "Verilog HDL warning at NMS_Register.v(66): extended using \"x\" or \"z\"" {  } { { "NMS_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/NMS_Register.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074371 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NMS_Register.v(72) " "Verilog HDL warning at NMS_Register.v(72): extended using \"x\" or \"z\"" {  } { { "NMS_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/NMS_Register.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NMS_Register.v(78) " "Verilog HDL warning at NMS_Register.v(78): extended using \"x\" or \"z\"" {  } { { "NMS_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/NMS_Register.v" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NMS_Register.v(84) " "Verilog HDL warning at NMS_Register.v(84): extended using \"x\" or \"z\"" {  } { { "NMS_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/NMS_Register.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NMS_Register.v(90) " "Verilog HDL warning at NMS_Register.v(90): extended using \"x\" or \"z\"" {  } { { "NMS_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/NMS_Register.v" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NMS_Register.v(96) " "Verilog HDL warning at NMS_Register.v(96): extended using \"x\" or \"z\"" {  } { { "NMS_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/NMS_Register.v" 96 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NMS_Register.v(102) " "Verilog HDL warning at NMS_Register.v(102): extended using \"x\" or \"z\"" {  } { { "NMS_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/NMS_Register.v" 102 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NMS_Register.v(108) " "Verilog HDL warning at NMS_Register.v(108): extended using \"x\" or \"z\"" {  } { { "NMS_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/NMS_Register.v" 108 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NMS_Register.v(116) " "Verilog HDL warning at NMS_Register.v(116): extended using \"x\" or \"z\"" {  } { { "NMS_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/NMS_Register.v" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NMS_Register.v(117) " "Verilog HDL warning at NMS_Register.v(117): extended using \"x\" or \"z\"" {  } { { "NMS_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/NMS_Register.v" 117 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NMS_Register.v(118) " "Verilog HDL warning at NMS_Register.v(118): extended using \"x\" or \"z\"" {  } { { "NMS_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/NMS_Register.v" 118 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074373 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NMS_Register.v(119) " "Verilog HDL warning at NMS_Register.v(119): extended using \"x\" or \"z\"" {  } { { "NMS_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/NMS_Register.v" 119 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074373 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NMS_Register.v(120) " "Verilog HDL warning at NMS_Register.v(120): extended using \"x\" or \"z\"" {  } { { "NMS_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/NMS_Register.v" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074373 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NMS_Register.v(121) " "Verilog HDL warning at NMS_Register.v(121): extended using \"x\" or \"z\"" {  } { { "NMS_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/NMS_Register.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074373 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NMS_Register.v(122) " "Verilog HDL warning at NMS_Register.v(122): extended using \"x\" or \"z\"" {  } { { "NMS_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/NMS_Register.v" 122 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074373 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NMS_Register.v(123) " "Verilog HDL warning at NMS_Register.v(123): extended using \"x\" or \"z\"" {  } { { "NMS_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/NMS_Register.v" 123 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nms_register.v 1 1 " "Found 1 design units, including 1 entities, in source file nms_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 NMS_Register " "Found entity 1: NMS_Register" {  } { { "NMS_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/NMS_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690074376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690074376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nms_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file nms_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 NMS_Datapath " "Found entity 1: NMS_Datapath" {  } { { "NMS_Datapath.v" "" { Text "D:/Git workspace/brainboard-fpga/NMS_Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690074379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690074379 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NMS_AddrCal.v(24) " "Verilog HDL warning at NMS_AddrCal.v(24): extended using \"x\" or \"z\"" {  } { { "NMS_AddrCal.v" "" { Text "D:/Git workspace/brainboard-fpga/NMS_AddrCal.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nms_addrcal.v 1 1 " "Found 1 design units, including 1 entities, in source file nms_addrcal.v" { { "Info" "ISGN_ENTITY_NAME" "1 NMS_AddrCal " "Found entity 1: NMS_AddrCal" {  } { { "NMS_AddrCal.v" "" { Text "D:/Git workspace/brainboard-fpga/NMS_AddrCal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690074381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690074381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fs_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file fs_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 FS_Datapath " "Found entity 1: FS_Datapath" {  } { { "FS_Datapath.v" "" { Text "D:/Git workspace/brainboard-fpga/FS_Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690074385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690074385 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(60) " "Verilog HDL warning at FD_Register.v(60): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(85) " "Verilog HDL warning at FD_Register.v(85): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074388 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(91) " "Verilog HDL warning at FD_Register.v(91): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074388 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(97) " "Verilog HDL warning at FD_Register.v(97): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 97 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074388 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(103) " "Verilog HDL warning at FD_Register.v(103): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074388 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(109) " "Verilog HDL warning at FD_Register.v(109): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 109 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074388 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(115) " "Verilog HDL warning at FD_Register.v(115): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074388 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(121) " "Verilog HDL warning at FD_Register.v(121): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074388 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(127) " "Verilog HDL warning at FD_Register.v(127): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074388 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(133) " "Verilog HDL warning at FD_Register.v(133): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 133 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074388 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(139) " "Verilog HDL warning at FD_Register.v(139): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 139 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074388 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(145) " "Verilog HDL warning at FD_Register.v(145): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074388 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(151) " "Verilog HDL warning at FD_Register.v(151): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 151 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074389 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(157) " "Verilog HDL warning at FD_Register.v(157): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074389 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(163) " "Verilog HDL warning at FD_Register.v(163): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 163 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074389 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(169) " "Verilog HDL warning at FD_Register.v(169): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 169 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074389 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(175) " "Verilog HDL warning at FD_Register.v(175): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074389 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(181) " "Verilog HDL warning at FD_Register.v(181): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 181 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074389 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(191) " "Verilog HDL warning at FD_Register.v(191): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 191 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074389 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(192) " "Verilog HDL warning at FD_Register.v(192): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 192 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074389 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(193) " "Verilog HDL warning at FD_Register.v(193): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 193 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074389 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(194) " "Verilog HDL warning at FD_Register.v(194): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 194 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074389 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(195) " "Verilog HDL warning at FD_Register.v(195): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 195 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074389 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(196) " "Verilog HDL warning at FD_Register.v(196): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 196 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074390 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(197) " "Verilog HDL warning at FD_Register.v(197): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074390 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(198) " "Verilog HDL warning at FD_Register.v(198): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 198 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074390 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(199) " "Verilog HDL warning at FD_Register.v(199): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 199 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074390 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(200) " "Verilog HDL warning at FD_Register.v(200): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 200 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074390 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(201) " "Verilog HDL warning at FD_Register.v(201): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 201 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074390 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(202) " "Verilog HDL warning at FD_Register.v(202): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 202 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074390 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(203) " "Verilog HDL warning at FD_Register.v(203): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 203 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074390 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(204) " "Verilog HDL warning at FD_Register.v(204): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 204 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074390 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(205) " "Verilog HDL warning at FD_Register.v(205): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 205 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074390 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_Register.v(206) " "Verilog HDL warning at FD_Register.v(206): extended using \"x\" or \"z\"" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 206 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd_register.v 1 1 " "Found 1 design units, including 1 entities, in source file fd_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 FD_Register " "Found entity 1: FD_Register" {  } { { "FD_Register.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690074391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690074391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file fd_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 FD_Datapath " "Found entity 1: FD_Datapath" {  } { { "FD_Datapath.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690074394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690074394 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FD_AddrCal.v(27) " "Verilog HDL warning at FD_AddrCal.v(27): extended using \"x\" or \"z\"" {  } { { "FD_AddrCal.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_AddrCal.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd_addrcal.v 1 1 " "Found 1 design units, including 1 entities, in source file fd_addrcal.v" { { "Info" "ISGN_ENTITY_NAME" "1 FD_AddrCal " "Found entity 1: FD_AddrCal" {  } { { "FD_AddrCal.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_AddrCal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690074397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690074397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoreram.v 1 1 " "Found 1 design units, including 1 entities, in source file scoreram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ScoreRAM " "Found entity 1: ScoreRAM" {  } { { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690074400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690074400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "customram.v 1 1 " "Found 1 design units, including 1 entities, in source file customram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CustomRAM " "Found entity 1: CustomRAM" {  } { { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690074404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690074404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "D:/Git workspace/brainboard-fpga/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690074407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690074407 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA_Processing.v(382) " "Verilog HDL warning at FPGA_Processing.v(382): extended using \"x\" or \"z\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 382 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074411 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA_Processing.v(384) " "Verilog HDL warning at FPGA_Processing.v(384): extended using \"x\" or \"z\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 384 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690074411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_processing.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_processing.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Processing " "Found entity 1: FPGA_Processing" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690074413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690074413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/Git workspace/brainboard-fpga/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690074417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690074417 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Processing " "Elaborating entity \"FPGA_Processing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499690074709 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(147) " "Verilog HDL assignment warning at FPGA_Processing.v(147): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690074721 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(148) " "Verilog HDL assignment warning at FPGA_Processing.v(148): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690074722 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(149) " "Verilog HDL assignment warning at FPGA_Processing.v(149): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690074722 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(150) " "Verilog HDL assignment warning at FPGA_Processing.v(150): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690074722 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(151) " "Verilog HDL assignment warning at FPGA_Processing.v(151): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690074722 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(155) " "Verilog HDL assignment warning at FPGA_Processing.v(155): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690074722 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(156) " "Verilog HDL assignment warning at FPGA_Processing.v(156): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690074722 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(157) " "Verilog HDL assignment warning at FPGA_Processing.v(157): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690074722 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(158) " "Verilog HDL assignment warning at FPGA_Processing.v(158): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690074722 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(159) " "Verilog HDL assignment warning at FPGA_Processing.v(159): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690074723 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 FPGA_Processing.v(180) " "Verilog HDL assignment warning at FPGA_Processing.v(180): truncated value with size 6 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690074723 "|FPGA_Processing"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vdd FPGA_Processing.v(339) " "Verilog HDL Always Construct warning at FPGA_Processing.v(339): variable \"vdd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 339 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499690074723 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "FPGA_Processing.v(339) " "Verilog HDL Synthesis Attribute warning at FPGA_Processing.v(339): ignoring full_case attribute on case statement with explicit default case item" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 339 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1499690074723 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 FPGA_Processing.v(454) " "Verilog HDL assignment warning at FPGA_Processing.v(454): truncated value with size 9 to match size of target (8)" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690074723 "|FPGA_Processing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "FPGA_Processing.v" "pll_inst" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "D:/Git workspace/brainboard-fpga/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "D:/Git workspace/brainboard-fpga/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690074801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 27 " "Parameter \"clk0_divide_by\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 100 " "Parameter \"clk0_multiply_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074802 ""}  } { { "pll.v" "" { Text "D:/Git workspace/brainboard-fpga/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499690074802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Git workspace/brainboard-fpga/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690074936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690074936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_inst " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_inst\"" {  } { { "FPGA_Processing.v" "RAM_inst" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "D:/Git workspace/brainboard-fpga/RAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690074998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "D:/Git workspace/brainboard-fpga/RAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690075001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075001 ""}  } { { "RAM.v" "" { Text "D:/Git workspace/brainboard-fpga/RAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499690075001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_59g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_59g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_59g1 " "Found entity 1: altsyncram_59g1" {  } { { "db/altsyncram_59g1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_59g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690075167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690075167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_59g1 RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated " "Elaborating entity \"altsyncram_59g1\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690075304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690075304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_59g1.tdf" "decode3" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_59g1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690075431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690075431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|mux_qob:mux2 " "Elaborating entity \"mux_qob\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|mux_qob:mux2\"" {  } { { "db/altsyncram_59g1.tdf" "mux2" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_59g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075432 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fast_controller.v(357) " "Verilog HDL warning at fast_controller.v(357): extended using \"x\" or \"z\"" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 357 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690075453 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fast_controller.v(359) " "Verilog HDL warning at fast_controller.v(359): extended using \"x\" or \"z\"" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 359 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690075453 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fast_controller.v(360) " "Verilog HDL warning at fast_controller.v(360): extended using \"x\" or \"z\"" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 360 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690075453 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fast_controller.v(364) " "Verilog HDL warning at fast_controller.v(364): extended using \"x\" or \"z\"" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 364 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690075453 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fast_controller.v(365) " "Verilog HDL warning at fast_controller.v(365): extended using \"x\" or \"z\"" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 365 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1499690075453 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fast_controller.v 1 1 " "Using design file fast_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FAST_Controller " "Found entity 1: FAST_Controller" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690075454 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1499690075454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAST_Controller FAST_Controller:Controller " "Elaborating entity \"FAST_Controller\" for hierarchy \"FAST_Controller:Controller\"" {  } { { "FPGA_Processing.v" "Controller" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075457 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(114) " "Verilog HDL assignment warning at fast_controller.v(114): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075460 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(115) " "Verilog HDL assignment warning at fast_controller.v(115): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075460 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(128) " "Verilog HDL assignment warning at fast_controller.v(128): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075460 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(129) " "Verilog HDL assignment warning at fast_controller.v(129): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075460 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "row fast_controller.v(139) " "Verilog HDL Always Construct warning at fast_controller.v(139): variable \"row\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499690075460 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "col fast_controller.v(139) " "Verilog HDL Always Construct warning at fast_controller.v(139): variable \"col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499690075460 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(145) " "Verilog HDL assignment warning at fast_controller.v(145): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075460 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(146) " "Verilog HDL assignment warning at fast_controller.v(146): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075460 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(159) " "Verilog HDL assignment warning at fast_controller.v(159): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075461 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(160) " "Verilog HDL assignment warning at fast_controller.v(160): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075461 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(173) " "Verilog HDL assignment warning at fast_controller.v(173): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075461 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(174) " "Verilog HDL assignment warning at fast_controller.v(174): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075461 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(188) " "Verilog HDL assignment warning at fast_controller.v(188): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075461 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(189) " "Verilog HDL assignment warning at fast_controller.v(189): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075461 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(203) " "Verilog HDL assignment warning at fast_controller.v(203): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075461 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(204) " "Verilog HDL assignment warning at fast_controller.v(204): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075461 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(218) " "Verilog HDL assignment warning at fast_controller.v(218): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075461 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(219) " "Verilog HDL assignment warning at fast_controller.v(219): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075462 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(233) " "Verilog HDL assignment warning at fast_controller.v(233): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075462 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(234) " "Verilog HDL assignment warning at fast_controller.v(234): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075462 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(248) " "Verilog HDL assignment warning at fast_controller.v(248): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075462 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(249) " "Verilog HDL assignment warning at fast_controller.v(249): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075462 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(263) " "Verilog HDL assignment warning at fast_controller.v(263): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075462 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(264) " "Verilog HDL assignment warning at fast_controller.v(264): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075462 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(278) " "Verilog HDL assignment warning at fast_controller.v(278): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075462 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(279) " "Verilog HDL assignment warning at fast_controller.v(279): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075462 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(293) " "Verilog HDL assignment warning at fast_controller.v(293): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075463 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(294) " "Verilog HDL assignment warning at fast_controller.v(294): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075463 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(308) " "Verilog HDL assignment warning at fast_controller.v(308): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075463 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(309) " "Verilog HDL assignment warning at fast_controller.v(309): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075463 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(322) " "Verilog HDL assignment warning at fast_controller.v(322): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075463 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(323) " "Verilog HDL assignment warning at fast_controller.v(323): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075463 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(336) " "Verilog HDL assignment warning at fast_controller.v(336): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075463 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(337) " "Verilog HDL assignment warning at fast_controller.v(337): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075463 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(350) " "Verilog HDL assignment warning at fast_controller.v(350): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075463 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(351) " "Verilog HDL assignment warning at fast_controller.v(351): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075464 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(364) " "Verilog HDL assignment warning at fast_controller.v(364): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075464 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fast_controller.v(365) " "Verilog HDL assignment warning at fast_controller.v(365): truncated value with size 5 to match size of target (4)" {  } { { "fast_controller.v" "" { Text "D:/Git workspace/brainboard-fpga/fast_controller.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075464 "|FPGA_Processing|FAST_Controller:Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FD_AddrCal FD_AddrCal:AddrCal_FD " "Elaborating entity \"FD_AddrCal\" for hierarchy \"FD_AddrCal:AddrCal_FD\"" {  } { { "FPGA_Processing.v" "AddrCal_FD" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075465 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 FD_AddrCal.v(11) " "Verilog HDL assignment warning at FD_AddrCal.v(11): truncated value with size 32 to match size of target (15)" {  } { { "FD_AddrCal.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_AddrCal.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075468 "|FPGA_Processing|FD_AddrCal:AddrCal_FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FD_Register FD_Register:Register_FD " "Elaborating entity \"FD_Register\" for hierarchy \"FD_Register:Register_FD\"" {  } { { "FPGA_Processing.v" "Register_FD" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FD_Datapath FD_Datapath:Datapath_FD " "Elaborating entity \"FD_Datapath\" for hierarchy \"FD_Datapath:Datapath_FD\"" {  } { { "FPGA_Processing.v" "Datapath_FD" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075474 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 FD_Datapath.v(41) " "Verilog HDL assignment warning at FD_Datapath.v(41): truncated value with size 9 to match size of target (8)" {  } { { "FD_Datapath.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Datapath.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075477 "|FPGA_Processing|FD_Datapath:Datapath_FD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 FD_Datapath.v(42) " "Verilog HDL assignment warning at FD_Datapath.v(42): truncated value with size 9 to match size of target (8)" {  } { { "FD_Datapath.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Datapath.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075477 "|FPGA_Processing|FD_Datapath:Datapath_FD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FD_Datapath.v(364) " "Verilog HDL assignment warning at FD_Datapath.v(364): truncated value with size 32 to match size of target (1)" {  } { { "FD_Datapath.v" "" { Text "D:/Git workspace/brainboard-fpga/FD_Datapath.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075477 "|FPGA_Processing|FD_Datapath:Datapath_FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FS_Datapath FS_Datapath:Datapath_FS " "Elaborating entity \"FS_Datapath\" for hierarchy \"FS_Datapath:Datapath_FS\"" {  } { { "FPGA_Processing.v" "Datapath_FS" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 FS_Datapath.v(50) " "Verilog HDL assignment warning at FS_Datapath.v(50): truncated value with size 9 to match size of target (8)" {  } { { "FS_Datapath.v" "" { Text "D:/Git workspace/brainboard-fpga/FS_Datapath.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075485 "|FPGA_Processing|FS_Datapath:Datapath_FS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 FS_Datapath.v(51) " "Verilog HDL assignment warning at FS_Datapath.v(51): truncated value with size 9 to match size of target (8)" {  } { { "FS_Datapath.v" "" { Text "D:/Git workspace/brainboard-fpga/FS_Datapath.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075486 "|FPGA_Processing|FS_Datapath:Datapath_FS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NMS_AddrCal NMS_AddrCal:AddrCal_NMS " "Elaborating entity \"NMS_AddrCal\" for hierarchy \"NMS_AddrCal:AddrCal_NMS\"" {  } { { "FPGA_Processing.v" "AddrCal_NMS" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 NMS_AddrCal.v(16) " "Verilog HDL assignment warning at NMS_AddrCal.v(16): truncated value with size 32 to match size of target (15)" {  } { { "NMS_AddrCal.v" "" { Text "D:/Git workspace/brainboard-fpga/NMS_AddrCal.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499690075490 "|FPGA_Processing|NMS_AddrCal:AddrCal_NMS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NMS_Register NMS_Register:Register_NMS " "Elaborating entity \"NMS_Register\" for hierarchy \"NMS_Register:Register_NMS\"" {  } { { "FPGA_Processing.v" "Register_NMS" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NMS_Datapath NMS_Datapath:Datapath_NMS " "Elaborating entity \"NMS_Datapath\" for hierarchy \"NMS_Datapath:Datapath_NMS\"" {  } { { "FPGA_Processing.v" "Datapath_NMS" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomRAM CustomRAM:RAM_custom " "Elaborating entity \"CustomRAM\" for hierarchy \"CustomRAM:RAM_custom\"" {  } { { "FPGA_Processing.v" "RAM_custom" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CustomRAM:RAM_custom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\"" {  } { { "CustomRAM.v" "altsyncram_component" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\"" {  } { { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690075693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component " "Instantiated megafunction \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075693 ""}  } { { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499690075693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_isn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_isn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_isn1 " "Found entity 1: altsyncram_isn1" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690075877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690075877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_isn1 CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated " "Elaborating entity \"altsyncram_isn1\" for hierarchy \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690075878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690076005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690076005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|decode_k8a:rden_decode_b " "Elaborating entity \"decode_k8a\" for hierarchy \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|decode_k8a:rden_decode_b\"" {  } { { "db/altsyncram_isn1.tdf" "rden_decode_b" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690076006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScoreRAM ScoreRAM:RAM_score " "Elaborating entity \"ScoreRAM\" for hierarchy \"ScoreRAM:RAM_score\"" {  } { { "FPGA_Processing.v" "RAM_score" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690076015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ScoreRAM:RAM_score\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\"" {  } { { "ScoreRAM.v" "altsyncram_component" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690076025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\"" {  } { { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690076030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component " "Instantiated megafunction \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690076030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690076030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690076030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690076030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690076030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690076030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690076030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690076030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690076030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690076030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690076030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690076030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690076030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690076030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690076030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690076030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690076030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690076030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690076030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690076030 ""}  } { { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499690076030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_epq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_epq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_epq1 " "Found entity 1: altsyncram_epq1" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690076218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690076218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_epq1 ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated " "Elaborating entity \"altsyncram_epq1\" for hierarchy \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690076219 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NMS_memAddr\[15\] " "Net \"NMS_memAddr\[15\]\" is missing source, defaulting to GND" {  } { { "FPGA_Processing.v" "NMS_memAddr\[15\]" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 404 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499690076504 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499690076504 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NMS_memAddr\[15\] " "Net \"NMS_memAddr\[15\]\" is missing source, defaulting to GND" {  } { { "FPGA_Processing.v" "NMS_memAddr\[15\]" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 404 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499690076508 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499690076508 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NMS_memAddr\[15\] " "Net \"NMS_memAddr\[15\]\" is missing source, defaulting to GND" {  } { { "FPGA_Processing.v" "NMS_memAddr\[15\]" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 404 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499690076515 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499690076515 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NMS_memAddr\[15\] " "Net \"NMS_memAddr\[15\]\" is missing source, defaulting to GND" {  } { { "FPGA_Processing.v" "NMS_memAddr\[15\]" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 404 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499690076518 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499690076518 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FD_memAddr\[15\] " "Net \"FD_memAddr\[15\]\" is missing source, defaulting to GND" {  } { { "FPGA_Processing.v" "FD_memAddr\[15\]" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 396 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499690076519 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NMS_memAddr\[15\] " "Net \"NMS_memAddr\[15\]\" is missing source, defaulting to GND" {  } { { "FPGA_Processing.v" "NMS_memAddr\[15\]" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 404 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499690076519 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499690076519 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FD_memAddr\[15\] " "Net \"FD_memAddr\[15\]\" is missing source, defaulting to GND" {  } { { "FPGA_Processing.v" "FD_memAddr\[15\]" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 396 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499690076521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NMS_memAddr\[15\] " "Net \"NMS_memAddr\[15\]\" is missing source, defaulting to GND" {  } { { "FPGA_Processing.v" "NMS_memAddr\[15\]" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 404 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499690076521 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499690076521 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FD_memAddr\[15\] " "Net \"FD_memAddr\[15\]\" is missing source, defaulting to GND" {  } { { "FPGA_Processing.v" "FD_memAddr\[15\]" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 396 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499690076524 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NMS_memAddr\[15\] " "Net \"NMS_memAddr\[15\]\" is missing source, defaulting to GND" {  } { { "FPGA_Processing.v" "NMS_memAddr\[15\]" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 404 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499690076524 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499690076524 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FD_memAddr\[15\] " "Net \"FD_memAddr\[15\]\" is missing source, defaulting to GND" {  } { { "FPGA_Processing.v" "FD_memAddr\[15\]" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 396 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499690076526 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NMS_memAddr\[15\] " "Net \"NMS_memAddr\[15\]\" is missing source, defaulting to GND" {  } { { "FPGA_Processing.v" "NMS_memAddr\[15\]" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 404 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499690076526 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1499690076526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0u14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0u14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0u14 " "Found entity 1: altsyncram_0u14" {  } { { "db/altsyncram_0u14.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_0u14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690078637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690078637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/mux_vsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690078896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690078896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690079056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690079056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pei " "Found entity 1: cntr_pei" {  } { { "db/cntr_pei.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/cntr_pei.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690079255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690079255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690079378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690079378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/cntr_o9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690079534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690079534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690079711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690079711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690079835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690079835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690079989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690079989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690080112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690080112 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690080245 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a12 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 445 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a13 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a14 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 511 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a15 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a28 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 973 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a29 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1006 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a30 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1039 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a31 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1072 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a44 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1501 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a45 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a46 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1567 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a47 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 1600 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a60 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a61 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2062 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a62 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2095 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a63 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a64 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a65 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a66 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2227 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a67 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2260 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a68 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2293 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a69 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2326 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a70 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2359 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a71 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2392 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a72 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2425 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a73 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2458 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a74 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2491 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a75 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2524 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a76 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2557 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a77 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2590 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a78 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a79 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2656 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a80 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a81 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2722 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a82 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2755 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a83 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2788 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a84 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2821 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a85 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2854 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a86 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2887 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a87 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2920 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a88 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2953 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a89 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 2986 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a90 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3019 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a91 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3052 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a92 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3085 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a93 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3118 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a94 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a95 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3184 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a96 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3217 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a97 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3250 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a98 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3283 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a99 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3316 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a100 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a101 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3382 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a102 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3415 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a103 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3448 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a104 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3481 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a105 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3514 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a106 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3547 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a107 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3580 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a108 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3613 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a109 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3646 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a110 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3679 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a111 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3712 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a112 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3745 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a113 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3778 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a114 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3811 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a115 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3844 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a116 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3877 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a117 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3910 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a118 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3943 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a119 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 3976 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a120 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 4009 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a121 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 4042 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a122 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 4075 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a123 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 4108 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a124 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 4141 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a125 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 4174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a126 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 4207 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a127 " "Synthesized away node \"ScoreRAM:RAM_score\|altsyncram:altsyncram_component\|altsyncram_epq1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_epq1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_epq1.tdf" 4240 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ScoreRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/ScoreRAM.v" 91 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|ScoreRAM:RAM_score|altsyncram:altsyncram_component|altsyncram_epq1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a0 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 49 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a1 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a2 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 115 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a3 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a4 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a10 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 379 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a11 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a12 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 445 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a13 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a14 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 511 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a15 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a16 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a17 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a18 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 643 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a19 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 676 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a20 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a26 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a27 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a28 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 973 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a29 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1006 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a30 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1039 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a31 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1072 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a32 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a33 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1138 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a34 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1171 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a35 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1204 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a36 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1237 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a42 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a43 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1468 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a44 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1501 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a45 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a46 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1567 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a47 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1600 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a48 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1633 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a49 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1666 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a50 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1699 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a51 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1732 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a52 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1765 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a58 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1963 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a59 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 1996 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a60 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a61 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2062 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a62 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2095 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a63 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a64 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a65 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a66 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2227 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a67 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2260 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a68 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2293 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a69 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2326 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a70 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2359 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a71 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2392 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a72 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2425 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a73 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2458 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a74 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2491 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a75 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2524 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a76 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2557 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a77 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2590 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a78 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a79 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2656 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a80 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a81 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2722 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a82 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2755 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a83 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2788 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a84 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2821 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a85 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2854 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a86 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2887 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a87 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2920 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a88 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2953 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a89 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 2986 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a90 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3019 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a91 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3052 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a92 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3085 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a93 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3118 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a94 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a95 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3184 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a96 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3217 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a97 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3250 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a98 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3283 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a99 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3316 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a100 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a101 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3382 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a102 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3415 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a103 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3448 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a104 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3481 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a105 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3514 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a106 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3547 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a107 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3580 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a108 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3613 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a109 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3646 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a110 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3679 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a111 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3712 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a112 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3745 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a113 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3778 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a114 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3811 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a115 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3844 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a116 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3877 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a117 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3910 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a118 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3943 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a119 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 3976 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a120 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 4009 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a121 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 4042 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a122 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 4075 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a123 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 4108 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a124 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 4141 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a125 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 4174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a126 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 4207 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a127 " "Synthesized away node \"CustomRAM:RAM_custom\|altsyncram:altsyncram_component\|altsyncram_isn1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_isn1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_isn1.tdf" 4240 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CustomRAM.v" "" { Text "D:/Git workspace/brainboard-fpga/CustomRAM.v" 88 0 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 636 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690081278 "|FPGA_Processing|CustomRAM:RAM_custom|altsyncram:altsyncram_component|altsyncram_isn1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1499690081278 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1499690081278 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[8\] " "Converted tri-state buffer \"vmem_data\[8\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499690081830 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[7\] " "Converted tri-state buffer \"vmem_data\[7\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499690081830 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[6\] " "Converted tri-state buffer \"vmem_data\[6\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499690081830 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[15\] " "Converted tri-state buffer \"vmem_data\[15\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499690081830 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[14\] " "Converted tri-state buffer \"vmem_data\[14\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499690081830 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[13\] " "Converted tri-state buffer \"vmem_data\[13\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499690081830 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[12\] " "Converted tri-state buffer \"vmem_data\[12\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499690081830 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[11\] " "Converted tri-state buffer \"vmem_data\[11\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499690081830 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[0\] " "Converted tri-state buffer \"vmem_data\[0\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499690081830 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[10\] " "Converted tri-state buffer \"vmem_data\[10\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499690081830 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[1\] " "Converted tri-state buffer \"vmem_data\[1\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499690081830 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[9\] " "Converted tri-state buffer \"vmem_data\[9\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499690081830 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[2\] " "Converted tri-state buffer \"vmem_data\[2\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499690081830 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[3\] " "Converted tri-state buffer \"vmem_data\[3\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499690081830 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[4\] " "Converted tri-state buffer \"vmem_data\[4\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499690081830 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[5\] " "Converted tri-state buffer \"vmem_data\[5\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 286 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499690081830 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1499690081830 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "FPGA_Processing.v" "Div0" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 380 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690084680 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult5\"" {  } { { "FPGA_Processing.v" "Mult5" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690084680 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "FPGA_Processing.v" "Mult0" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690084680 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult9\"" {  } { { "FPGA_Processing.v" "Mult9" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690084680 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult6\"" {  } { { "FPGA_Processing.v" "Mult6" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690084680 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult8\"" {  } { { "FPGA_Processing.v" "Mult8" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690084680 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult7\"" {  } { { "FPGA_Processing.v" "Mult7" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690084680 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1499690084680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 380 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690084749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690084749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690084749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690084749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690084749 ""}  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 380 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499690084749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6jm " "Found entity 1: lpm_divide_6jm" {  } { { "db/lpm_divide_6jm.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/lpm_divide_6jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690084867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690084867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690084886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690084886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g7f " "Found entity 1: alt_u_div_g7f" {  } { { "db/alt_u_div_g7f.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/alt_u_div_g7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690084930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690084930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690085058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690085058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690085177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690085177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult5\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690085225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult5 " "Instantiated megafunction \"lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085226 ""}  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499690085226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6ft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6ft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6ft " "Found entity 1: mult_6ft" {  } { { "db/mult_6ft.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/mult_6ft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690085346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690085346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult9 " "Elaborated megafunction instantiation \"lpm_mult:Mult9\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690085370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult9 " "Instantiated megafunction \"lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085370 ""}  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499690085370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgt " "Found entity 1: mult_fgt" {  } { { "db/mult_fgt.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/mult_fgt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690085490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690085490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult6 " "Elaborated megafunction instantiation \"lpm_mult:Mult6\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 156 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690085503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult6 " "Instantiated megafunction \"lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085503 ""}  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 156 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499690085503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult8 " "Elaborated megafunction instantiation \"lpm_mult:Mult8\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 158 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690085515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult8 " "Instantiated megafunction \"lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085516 ""}  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 158 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499690085516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bft " "Found entity 1: mult_bft" {  } { { "db/mult_bft.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/mult_bft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690085643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690085643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 157 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690085657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult7 " "Instantiated megafunction \"lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499690085657 ""}  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 157 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499690085657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dft " "Found entity 1: mult_dft" {  } { { "db/mult_dft.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/mult_dft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499690085785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499690085785 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1499690087160 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "42 " "Ignored 42 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "42 " "Ignored 42 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1499690087347 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1499690087347 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 193 -1 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 195 -1 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 315 -1 0 } } { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 194 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1499690087380 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1499690087381 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690089526 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1499690092430 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1499690092570 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1499690092571 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499690092673 "|FPGA_Processing|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1499690092673 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690092926 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Git workspace/brainboard-fpga/output_files/SoC_Brain.map.smsg " "Generated suppressed messages file D:/Git workspace/brainboard-fpga/output_files/SoC_Brain.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1499690093622 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 5 7 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 5 of its 7 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1499690094827 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1499690094990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690094990 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[0\] " "No output dependent on input pin \"vpo\[0\]\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690095730 "|FPGA_Processing|vpo[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[1\] " "No output dependent on input pin \"vpo\[1\]\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690095730 "|FPGA_Processing|vpo[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[2\] " "No output dependent on input pin \"vpo\[2\]\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690095730 "|FPGA_Processing|vpo[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[3\] " "No output dependent on input pin \"vpo\[3\]\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690095730 "|FPGA_Processing|vpo[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[4\] " "No output dependent on input pin \"vpo\[4\]\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690095730 "|FPGA_Processing|vpo[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[5\] " "No output dependent on input pin \"vpo\[5\]\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690095730 "|FPGA_Processing|vpo[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[6\] " "No output dependent on input pin \"vpo\[6\]\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690095730 "|FPGA_Processing|vpo[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[7\] " "No output dependent on input pin \"vpo\[7\]\"" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499690095730 "|FPGA_Processing|vpo[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1499690095730 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3198 " "Implemented 3198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1499690095732 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1499690095732 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1499690095732 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2914 " "Implemented 2914 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1499690095732 ""} { "Info" "ICUT_CUT_TM_RAMS" "199 " "Implemented 199 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1499690095732 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1499690095732 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "19 " "Implemented 19 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1499690095732 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1499690095732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 300 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 300 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "592 " "Peak virtual memory: 592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499690095837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 10 21:34:55 2017 " "Processing ended: Mon Jul 10 21:34:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499690095837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499690095837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499690095837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499690095837 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499690098402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499690098403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 10 21:34:57 2017 " "Processing started: Mon Jul 10 21:34:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499690098403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1499690098403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SoC_Brain -c SoC_Brain " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SoC_Brain -c SoC_Brain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1499690098403 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1499690098573 ""}
{ "Info" "0" "" "Project  = SoC_Brain" {  } {  } 0 0 "Project  = SoC_Brain" 0 0 "Fitter" 0 0 1499690098574 ""}
{ "Info" "0" "" "Revision = SoC_Brain" {  } {  } 0 0 "Revision = SoC_Brain" 0 0 "Fitter" 0 0 1499690098574 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1499690098877 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SoC_Brain EP4CE75U19I7 " "Selected device EP4CE75U19I7 for design \"SoC_Brain\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1499690098956 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1499690099063 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1499690099064 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1499690099064 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 100 27 0 0 " "Implementing clock multiplication of 100, clock division of 27, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Git workspace/brainboard-fpga/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 1081 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1499690099253 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Git workspace/brainboard-fpga/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 1081 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1499690099253 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1499690099511 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1499690099530 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40U19I7 " "Device EP4CE40U19I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1499690100269 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40U19A7 " "Device EP4CE40U19A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1499690100269 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30U19A7 " "Device EP4CE30U19A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1499690100269 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55U19I7 " "Device EP4CE55U19I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1499690100269 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1499690100269 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 10568 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1499690100283 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 10570 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1499690100283 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 10572 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1499690100283 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 10574 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1499690100283 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 10576 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1499690100283 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1499690100283 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1499690100286 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1499690100353 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499690103604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499690103604 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1499690103604 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1499690103604 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SoC_Brain.sdc " "Synopsys Design Constraints File file not found: 'SoC_Brain.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1499690103631 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vadr\[14\] " "Node: vadr\[14\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1499690103646 "|FPGA_Processing|vadr[14]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div\[1\] " "Node: clk_div\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1499690103647 "|FPGA_Processing|clk_div[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "href " "Node: href was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1499690103647 "|FPGA_Processing|href"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_llc2 " "Node: clk_llc2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1499690103647 "|FPGA_Processing|clk_llc2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_llc " "Node: clk_llc was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1499690103647 "|FPGA_Processing|clk_llc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "odd " "Node: odd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1499690103647 "|FPGA_Processing|odd"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1499690103683 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1499690103683 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1499690103684 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1499690103684 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1499690103684 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1499690103685 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1499690103685 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1499690103685 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1499690103685 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1499690103685 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_llc~input (placed in PIN T21 (CLK6, DIFFCLK_3p)) " "Automatically promoted node clk_llc~input (placed in PIN T21 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499690104049 ""}  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_llc~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 10528 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499690104049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499690104049 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Git workspace/brainboard-fpga/db/pll_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 1081 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499690104049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_llc2~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk_llc2~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499690104049 ""}  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 35 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_llc2~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 10545 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499690104049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499690104049 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 8993 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499690104049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div\[1\]  " "Automatically promoted node clk_div\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499690104050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 2047 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499690104050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div\[1\]~0 " "Destination node clk_div\[1\]~0" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 61 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 2816 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499690104050 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1499690104050 ""}  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 61 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 1123 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499690104050 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vadr\[14\]  " "Automatically promoted node vadr\[14\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499690104050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vadr\[14\]~43 " "Destination node vadr\[14\]~43" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 236 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vadr[14]~43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 2085 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499690104050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vmem_addr\[14\]~1 " "Destination node vmem_addr\[14\]~1" {  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 285 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vmem_addr[14]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 2089 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499690104050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode893w\[3\]~0 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode893w\[3\]~0" {  } { { "db/decode_rsa.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/decode_rsa.tdf" 39 13 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3|w_anode893w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 2894 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499690104050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode883w\[3\]~0 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode883w\[3\]~0" {  } { { "db/decode_rsa.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/decode_rsa.tdf" 38 13 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3|w_anode883w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 2898 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499690104050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode873w\[3\]~0 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode873w\[3\]~0" {  } { { "db/decode_rsa.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/decode_rsa.tdf" 37 13 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3|w_anode873w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 2899 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499690104050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode903w\[3\]~0 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode903w\[3\]~0" {  } { { "db/decode_rsa.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/decode_rsa.tdf" 40 13 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3|w_anode903w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 2900 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499690104050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode843w\[3\]~0 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode843w\[3\]~0" {  } { { "db/decode_rsa.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/decode_rsa.tdf" 34 13 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3|w_anode843w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 2901 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499690104050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode853w\[3\]~0 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode853w\[3\]~0" {  } { { "db/decode_rsa.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/decode_rsa.tdf" 35 13 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3|w_anode853w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 2902 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499690104050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode826w\[3\]~0 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode826w\[3\]~0" {  } { { "db/decode_rsa.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/decode_rsa.tdf" 33 13 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3|w_anode826w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 2903 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499690104050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode863w\[3\]~0 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode863w\[3\]~0" {  } { { "db/decode_rsa.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/decode_rsa.tdf" 36 13 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3|w_anode863w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 2904 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499690104050 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1499690104050 ""}  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 236 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vadr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 1270 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499690104050 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499690104053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 10269 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499690104053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 9501 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499690104053 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1499690104053 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 9872 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499690104053 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cs\[5\]  " "Automatically promoted node cs\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499690104055 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|ram_block1a0 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_59g1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_59g1.tdf" 48 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 949 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499690104055 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|ram_block1a1 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_59g1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_59g1.tdf" 71 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 951 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499690104055 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|ram_block1a2 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_59g1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_59g1.tdf" 94 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 952 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499690104055 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|ram_block1a3 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_59g1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_59g1.tdf" 117 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 953 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499690104055 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|ram_block1a4 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_59g1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_59g1.tdf" 140 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 954 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499690104055 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|ram_block1a5 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_59g1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_59g1.tdf" 163 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 955 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499690104055 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|ram_block1a6 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_59g1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_59g1.tdf" 186 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 956 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499690104055 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|ram_block1a7 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_59g1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_59g1.tdf" 209 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 957 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499690104055 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|ram_block1a8 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_59g1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_59g1.tdf" 232 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 958 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499690104055 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|ram_block1a9 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_59g1.tdf" "" { Text "D:/Git workspace/brainboard-fpga/db/altsyncram_59g1.tdf" 255 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 959 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499690104055 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1499690104055 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1499690104055 ""}  } { { "FPGA_Processing.v" "" { Text "D:/Git workspace/brainboard-fpga/FPGA_Processing.v" 335 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 0 { 0 ""} 0 1287 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499690104055 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1499690105500 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1499690105510 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1499690105510 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1499690105521 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1499690105533 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1499690105542 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1499690105677 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1499690105687 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1499690105687 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499690106096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1499690112460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499690114220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1499690114304 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1499690118329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499690118329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1499690119859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X47_Y37 X58_Y49 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X47_Y37 to location X58_Y49" {  } { { "loc" "" { Generic "D:/Git workspace/brainboard-fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X47_Y37 to location X58_Y49"} { { 11 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X47_Y37 to location X58_Y49"} 47 37 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1499690127607 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1499690127607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499690128716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1499690128719 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1499690128719 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1499690128719 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.98 " "Total time spent on timing analysis during the Fitter is 1.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1499690128947 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1499690129079 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1499690130622 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1499690130733 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1499690132242 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499690134224 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Git workspace/brainboard-fpga/output_files/SoC_Brain.fit.smsg " "Generated suppressed messages file D:/Git workspace/brainboard-fpga/output_files/SoC_Brain.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1499690136680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1080 " "Peak virtual memory: 1080 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499690138650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 10 21:35:38 2017 " "Processing ended: Mon Jul 10 21:35:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499690138650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499690138650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499690138650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1499690138650 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1499690140827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499690140827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 10 21:35:40 2017 " "Processing started: Mon Jul 10 21:35:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499690140827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1499690140827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SoC_Brain -c SoC_Brain " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SoC_Brain -c SoC_Brain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1499690140827 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1499690146557 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1499690146711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499690148377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 10 21:35:48 2017 " "Processing ended: Mon Jul 10 21:35:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499690148377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499690148377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499690148377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1499690148377 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1499690149117 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1499690150913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499690150915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 10 21:35:50 2017 " "Processing started: Mon Jul 10 21:35:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499690150915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499690150915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SoC_Brain -c SoC_Brain " "Command: quartus_sta SoC_Brain -c SoC_Brain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499690150915 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1499690151092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1499690151609 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1499690151610 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1499690151721 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1499690151721 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499690152754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1499690152754 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1499690152754 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1499690152754 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SoC_Brain.sdc " "Synopsys Design Constraints File file not found: 'SoC_Brain.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1499690152781 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vadr\[14\] " "Node: vadr\[14\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499690152799 "|FPGA_Processing|vadr[14]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div\[1\] " "Node: clk_div\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499690152799 "|FPGA_Processing|clk_div[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "href " "Node: href was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499690152799 "|FPGA_Processing|href"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_llc2 " "Node: clk_llc2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499690152799 "|FPGA_Processing|clk_llc2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_llc " "Node: clk_llc was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499690152800 "|FPGA_Processing|clk_llc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "odd " "Node: odd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499690152800 "|FPGA_Processing|odd"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1499690153341 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1499690153341 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1499690153342 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1499690153342 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1499690153342 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1499690153343 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Quartus II" 0 0 1499690153363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.906 " "Worst-case setup slack is 41.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690153398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690153398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.906               0.000 altera_reserved_tck  " "   41.906               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690153398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499690153398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.410 " "Worst-case hold slack is 0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690153405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690153405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 altera_reserved_tck  " "    0.410               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690153405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499690153405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.514 " "Worst-case recovery slack is 48.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690153409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690153409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.514               0.000 altera_reserved_tck  " "   48.514               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690153409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499690153409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.033 " "Worst-case removal slack is 1.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690153413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690153413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.033               0.000 altera_reserved_tck  " "    1.033               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690153413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499690153413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.580 " "Worst-case minimum pulse width slack is 49.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690153416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690153416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.580               0.000 altera_reserved_tck  " "   49.580               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690153416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499690153416 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1499690153674 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1499690153738 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1499690155516 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vadr\[14\] " "Node: vadr\[14\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499690155954 "|FPGA_Processing|vadr[14]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div\[1\] " "Node: clk_div\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499690155954 "|FPGA_Processing|clk_div[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "href " "Node: href was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499690155954 "|FPGA_Processing|href"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_llc2 " "Node: clk_llc2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499690155954 "|FPGA_Processing|clk_llc2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_llc " "Node: clk_llc was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499690155954 "|FPGA_Processing|clk_llc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "odd " "Node: odd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499690155954 "|FPGA_Processing|odd"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1499690155967 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1499690155967 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1499690155967 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1499690155967 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1499690155967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.931 " "Worst-case setup slack is 42.931" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690155992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690155992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.931               0.000 altera_reserved_tck  " "   42.931               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690155992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499690155992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 altera_reserved_tck  " "    0.339               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499690156003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.842 " "Worst-case recovery slack is 48.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.842               0.000 altera_reserved_tck  " "   48.842               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499690156011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.901 " "Worst-case removal slack is 0.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.901               0.000 altera_reserved_tck  " "    0.901               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499690156020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.444 " "Worst-case minimum pulse width slack is 49.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.444               0.000 altera_reserved_tck  " "   49.444               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499690156026 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1499690156275 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vadr\[14\] " "Node: vadr\[14\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499690156815 "|FPGA_Processing|vadr[14]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div\[1\] " "Node: clk_div\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499690156815 "|FPGA_Processing|clk_div[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "href " "Node: href was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499690156815 "|FPGA_Processing|href"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_llc2 " "Node: clk_llc2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499690156815 "|FPGA_Processing|clk_llc2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_llc " "Node: clk_llc was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499690156815 "|FPGA_Processing|clk_llc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "odd " "Node: odd was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1499690156816 "|FPGA_Processing|odd"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156828 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156828 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1499690156828 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1499690156828 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1499690156828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.315 " "Worst-case setup slack is 46.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.315               0.000 altera_reserved_tck  " "   46.315               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499690156848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 altera_reserved_tck  " "    0.177               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499690156865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.519 " "Worst-case recovery slack is 49.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.519               0.000 altera_reserved_tck  " "   49.519               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499690156879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.484 " "Worst-case removal slack is 0.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 altera_reserved_tck  " "    0.484               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499690156894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.466 " "Worst-case minimum pulse width slack is 49.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.466               0.000 altera_reserved_tck  " "   49.466               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499690156906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499690156906 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1499690157991 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1499690158018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "578 " "Peak virtual memory: 578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499690158349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 10 21:35:58 2017 " "Processing ended: Mon Jul 10 21:35:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499690158349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499690158349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499690158349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499690158349 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 348 s " "Quartus II Full Compilation was successful. 0 errors, 348 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499690159309 ""}
