

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Sun Apr 27 10:43:45 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	16F628
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     7                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     8                           	dabs	1,0x7E,2
     9     0000                     
    10                           ; Generated 05/12/2024 GMT
    11                           ; 
    12                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    13                           ; All rights reserved.
    14                           ; 
    15                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    16                           ; 
    17                           ; Redistribution and use in source and binary forms, with or without modification, are
    18                           ; permitted provided that the following conditions are met:
    19                           ; 
    20                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    21                           ;        conditions and the following disclaimer.
    22                           ; 
    23                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    24                           ;        of conditions and the following disclaimer in the documentation and/or other
    25                           ;        materials provided with the distribution. Publication is not required when
    26                           ;        this file is used in an embedded application.
    27                           ; 
    28                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    29                           ;        software without specific prior written permission.
    30                           ; 
    31                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    32                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    33                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    34                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    35                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    36                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    37                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    38                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    39                           ; 
    40                           ; 
    41                           ; Code-generator required, PIC16F628 Definitions
    42                           ; 
    43                           ; SFR Addresses
    44     0004                     fsr             equ	4
    45     0004                     fsr0            equ	4
    46     0000                     indf            equ	0
    47     0000                     indf0           equ	0
    48     0002                     pc              equ	2
    49     0002                     pcl             equ	2
    50     000A                     pclath          equ	10
    51     0003                     status          equ	3
    52     0000                     INDF            equ	0	;# 
    53     0001                     TMR0            equ	1	;# 
    54     0002                     PCL             equ	2	;# 
    55     0003                     STATUS          equ	3	;# 
    56     0004                     FSR             equ	4	;# 
    57     0005                     PORTA           equ	5	;# 
    58     0006                     PORTB           equ	6	;# 
    59     000A                     PCLATH          equ	10	;# 
    60     000B                     INTCON          equ	11	;# 
    61     000C                     PIR1            equ	12	;# 
    62     000E                     TMR1            equ	14	;# 
    63     000E                     TMR1L           equ	14	;# 
    64     000F                     TMR1H           equ	15	;# 
    65     0010                     T1CON           equ	16	;# 
    66     0011                     TMR2            equ	17	;# 
    67     0012                     T2CON           equ	18	;# 
    68     0015                     CCPR1           equ	21	;# 
    69     0015                     CCPR1L          equ	21	;# 
    70     0016                     CCPR1H          equ	22	;# 
    71     0017                     CCP1CON         equ	23	;# 
    72     0018                     RCSTA           equ	24	;# 
    73     0019                     TXREG           equ	25	;# 
    74     001A                     RCREG           equ	26	;# 
    75     001F                     CMCON           equ	31	;# 
    76     0081                     OPTION_REG      equ	129	;# 
    77     0085                     TRISA           equ	133	;# 
    78     0086                     TRISB           equ	134	;# 
    79     008C                     PIE1            equ	140	;# 
    80     008E                     PCON            equ	142	;# 
    81     0092                     PR2             equ	146	;# 
    82     0098                     TXSTA           equ	152	;# 
    83     0099                     SPBRG           equ	153	;# 
    84     009A                     EEDATA          equ	154	;# 
    85     009B                     EEADR           equ	155	;# 
    86     009C                     EECON1          equ	156	;# 
    87     009D                     EECON2          equ	157	;# 
    88     009F                     VRCON           equ	159	;# 
    89     0000                     INDF            equ	0	;# 
    90     0001                     TMR0            equ	1	;# 
    91     0002                     PCL             equ	2	;# 
    92     0003                     STATUS          equ	3	;# 
    93     0004                     FSR             equ	4	;# 
    94     0005                     PORTA           equ	5	;# 
    95     0006                     PORTB           equ	6	;# 
    96     000A                     PCLATH          equ	10	;# 
    97     000B                     INTCON          equ	11	;# 
    98     000C                     PIR1            equ	12	;# 
    99     000E                     TMR1            equ	14	;# 
   100     000E                     TMR1L           equ	14	;# 
   101     000F                     TMR1H           equ	15	;# 
   102     0010                     T1CON           equ	16	;# 
   103     0011                     TMR2            equ	17	;# 
   104     0012                     T2CON           equ	18	;# 
   105     0015                     CCPR1           equ	21	;# 
   106     0015                     CCPR1L          equ	21	;# 
   107     0016                     CCPR1H          equ	22	;# 
   108     0017                     CCP1CON         equ	23	;# 
   109     0018                     RCSTA           equ	24	;# 
   110     0019                     TXREG           equ	25	;# 
   111     001A                     RCREG           equ	26	;# 
   112     001F                     CMCON           equ	31	;# 
   113     0081                     OPTION_REG      equ	129	;# 
   114     0085                     TRISA           equ	133	;# 
   115     0086                     TRISB           equ	134	;# 
   116     008C                     PIE1            equ	140	;# 
   117     008E                     PCON            equ	142	;# 
   118     0092                     PR2             equ	146	;# 
   119     0098                     TXSTA           equ	152	;# 
   120     0099                     SPBRG           equ	153	;# 
   121     009A                     EEDATA          equ	154	;# 
   122     009B                     EEADR           equ	155	;# 
   123     009C                     EECON1          equ	156	;# 
   124     009D                     EECON2          equ	157	;# 
   125     009F                     VRCON           equ	159	;# 
   126     0005                     _PORTA          set	5
   127     0085                     _TRISA          set	133
   128                           
   129                           	psect	cinit
   130     07FE                     start_initialization:	
   131                           ; #config settings
   132                           
   133     07FE                     __initialization:
   134     07FE                     end_of_initialization:	
   135                           ;End of C runtime variable initialization code
   136                           
   137     07FE                     __end_of__initialization:
   138     07FE  0183               	clrf	3
   139     07FF  2FE7               	ljmp	_main	;jump to C main() function
   140                           
   141                           	psect	cstackCOMMON
   142     0070                     __pcstackCOMMON:
   143     0070                     ?_main:
   144     0070                     ??_main:	
   145                           ; 1 bytes @ 0x0
   146                           
   147                           
   148                           ; 1 bytes @ 0x0
   149     0070                     	ds	3
   150                           
   151                           	psect	maintext
   152     07E7                     __pmaintext:	
   153 ;;
   154 ;;Main: autosize = 0, tempsize = 3, incstack = 0, save=0
   155 ;;
   156 ;; *************** function _main *****************
   157 ;; Defined at:
   158 ;;		line 137 in file "main.c"
   159 ;; Parameters:    Size  Location     Type
   160 ;;		None
   161 ;; Auto vars:     Size  Location     Type
   162 ;;		None
   163 ;; Return value:  Size  Location     Type
   164 ;;                  1    wreg      void 
   165 ;; Registers used:
   166 ;;		wreg, status,2, status,0
   167 ;; Tracked objects:
   168 ;;		On entry : B00/0
   169 ;;		On exit  : 0/0
   170 ;;		Unchanged: 0/0
   171 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2
   172 ;;      Params:         0       0       0       0
   173 ;;      Locals:         0       0       0       0
   174 ;;      Temps:          3       0       0       0
   175 ;;      Totals:         3       0       0       0
   176 ;;Total ram usage:        3 bytes
   177 ;; This function calls:
   178 ;;		Nothing
   179 ;; This function is called by:
   180 ;;		Startup code after reset
   181 ;; This function uses a non-reentrant model
   182 ;;
   183                           
   184     07E7                     _main:	
   185                           ;psect for function _main
   186                           
   187     07E7                     l560:	
   188                           ;incstack = 0
   189                           ; Regs used in _main: [wreg+status,2+status,0]
   190                           
   191     07E7                     l564:	
   192                           ;main.c: 138:  if( 0 == 1 ) { *(&TRISA + (12 >> 3)) |= (0x01 << (12 - ((12 >> 3) << 3)))
      +                          ; } else { *(&TRISA + (12 >> 3)) &= ~(0x01 << (12 - ((12 >> 3) << 3))); };;
   193                           
   194     07E7  30EF               	movlw	239
   195     07E8  1683               	bsf	3,5	;RP0=1, select bank1
   196     07E9  1303               	bcf	3,6	;RP1=0, select bank1
   197     07EA  0586               	andwf	6,f	;volatile
   198     07EB                     l13:	
   199                           ;main.c: 139:  while( 1 ) {
   200                           
   201                           
   202                           ;main.c: 140:   *(&PORTA + (12 >> 3)) ^= 0x01 << (12 - ((12 >> 3) << 3));
   203     07EB  3010               	movlw	16
   204     07EC  1283               	bcf	3,5	;RP0=0, select bank0
   205     07ED  1303               	bcf	3,6	;RP1=0, select bank0
   206     07EE  0686               	xorwf	6,f	;volatile
   207     07EF                     l566:
   208                           
   209                           ;main.c: 141:   _delay((unsigned long)((200)*(20000000/4000.0)));
   210     07EF  3006               	movlw	6
   211     07F0  00F2               	movwf	??_main+2
   212     07F1  3013               	movlw	19
   213     07F2  00F1               	movwf	??_main+1
   214     07F3  30AD               	movlw	173
   215     07F4  00F0               	movwf	??_main
   216     07F5                     u17:
   217     07F5  0BF0               	decfsz	??_main,f
   218     07F6  2FF5               	goto	u17
   219     07F7  0BF1               	decfsz	??_main+1,f
   220     07F8  2FF5               	goto	u17
   221     07F9  0BF2               	decfsz	??_main+2,f
   222     07FA  2FF5               	goto	u17
   223     07FB  2FFC               	nop2
   224     07FC  2FEB               	goto	l13
   225     07FD  2800               	ljmp	start
   226     07FE                     __end_of_main:
   227     0000                     ___latbits      equ	0
   228     007E                     btemp           set	126	;btemp
   229     007E                     wtemp0          set	126
   230                           
   231                           	psect	config
   232                           
   233                           ;Config register CONFIG @ 0x2007
   234                           ;	Oscillator Selection bits
   235                           ;	FOSC = HS, HS oscillator: High-speed crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1
      +                          /CLKIN
   236                           ;	Watchdog Timer Enable bit
   237                           ;	WDTE = OFF, WDT disabled
   238                           ;	Power-up Timer Enable bit
   239                           ;	PWRTE = ON, PWRT enabled
   240                           ;	RA5/MCLR pin function select
   241                           ;	MCLRE = 0x1, unprogrammed default
   242                           ;	Brown-out Reset Enable bit
   243                           ;	BOREN = 0x1, unprogrammed default
   244                           ;	Low-Voltage Programming Enable bit
   245                           ;	LVP = 0x1, unprogrammed default
   246                           ;	Data Code Protection bit
   247                           ;	CPD = 0x1, unprogrammed default
   248                           ;	Code Protection bits
   249                           ;	CP = OFF, Program memory code protection off
   250     2007                     	org	8199
   251     2007  3FE2               	dw	16354

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      3       3
    BANK0            80      0       0
    BANK1            80      0       0
    BANK2            48      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0       0
                                              0 COMMON     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK2            48      0       0      0.0%
COMMON              14      3       3     21.4%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK2               48      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       3      0.0%


Microchip Technology PIC Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Sun Apr 27 10:43:45 2025

                     l13 07EB                       u17 07F5                      l560 07E7  
                    l564 07E7                      l566 07EF                     _main 07E7  
                   btemp 007E                     start 0000                    ?_main 0070  
                  _PORTA 0005                    _TRISA 0085                    status 0003  
                  wtemp0 007E          __initialization 07FE             __end_of_main 07FE  
                 ??_main 0070  __end_of__initialization 07FE           __pcstackCOMMON 0070  
             __pmaintext 07E7     end_of_initialization 07FE      start_initialization 07FE  
              ___latbits 0000  
