$date
	Fri Apr 17 22:56:47 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module transmitter_tb $end
$scope module TX $end
$var wire 8 ! byte [7:0] $end
$var wire 1 " clock $end
$var wire 1 # start_transfert $end
$var reg 8 $ bit_counter [7:0] $end
$var reg 1 % idle $end
$var reg 1 & serial_output $end
$var reg 1 ' start_bit $end
$var reg 1 ( transmit $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
1'
1&
1%
b0 $
0#
1"
b11 !
$end
#1
0"
#2
1"
#3
0"
#4
1"
#5
0"
#6
1"
#7
0"
#8
1"
#9
0"
#10
0'
0%
0&
1(
1#
1"
#11
0#
0"
#12
b1 $
1&
1"
#13
0"
#14
b10 $
1"
#15
0"
#16
b11 $
0&
1"
#17
0"
#18
b100 $
1"
#19
0"
#20
b101 $
1"
#21
0"
#22
b110 $
1"
#23
0"
#24
b111 $
1"
#25
0"
#26
1'
1&
b0 $
0(
1%
1"
#27
0"
#28
1"
#29
0"
#30
1"
#31
0"
#32
1"
#33
0"
#34
1"
#35
0"
#36
1"
#37
0"
#38
1"
#39
0"
#40
1"
#41
0"
