#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\Users\hoduc\Desktop\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\hoduc\Desktop\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\hoduc\Desktop\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\hoduc\Desktop\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\hoduc\Desktop\iverilog\lib\ivl\va_math.vpi";
S_000001cc069cc670 .scope module, "FullAdder1bit_tb" "FullAdder1bit_tb" 2 4;
 .timescale -9 -9;
v000001cc069cb9d0_0 .var "cin", 0 0;
v000001cc069cba70_0 .net "cout", 0 0, v000001cc069c6740_0;  1 drivers
v000001cc069cbb10_0 .var "w0", 0 0;
v000001cc069cbbb0_0 .var "w1", 0 0;
v000001cc069cbc50_0 .net "y", 0 0, v000001cc069cb930_0;  1 drivers
S_000001cc069cc800 .scope module, "fulladder" "FullAdder1bit" 2 9, 3 1 0, S_000001cc069cc670;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "w0";
    .port_info 1 /INPUT 1 "w1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "y";
    .port_info 4 /OUTPUT 1 "cout";
v000001cc069cc990_0 .net "cin", 0 0, v000001cc069cb9d0_0;  1 drivers
v000001cc069c6740_0 .var "cout", 0 0;
v000001cc069cca30_0 .var "line1", 0 0;
v000001cc069c9bc0_0 .var "line2", 0 0;
v000001cc069c9c60_0 .var "line3", 0 0;
v000001cc069cb7f0_0 .net "w0", 0 0, v000001cc069cbb10_0;  1 drivers
v000001cc069cb890_0 .net "w1", 0 0, v000001cc069cbbb0_0;  1 drivers
v000001cc069cb930_0 .var "y", 0 0;
E_000001cc06a04ea0 .event anyedge, v000001cc069cc990_0, v000001cc069cb890_0, v000001cc069cb7f0_0;
    .scope S_000001cc069cc800;
T_0 ;
    %wait E_000001cc06a04ea0;
    %load/vec4 v000001cc069cb7f0_0;
    %load/vec4 v000001cc069cb890_0;
    %xor;
    %store/vec4 v000001cc069cca30_0, 0, 1;
    %load/vec4 v000001cc069cc990_0;
    %load/vec4 v000001cc069cca30_0;
    %xor;
    %store/vec4 v000001cc069cb930_0, 0, 1;
    %load/vec4 v000001cc069cb7f0_0;
    %load/vec4 v000001cc069cb890_0;
    %and;
    %store/vec4 v000001cc069c9bc0_0, 0, 1;
    %load/vec4 v000001cc069cca30_0;
    %load/vec4 v000001cc069cc990_0;
    %and;
    %store/vec4 v000001cc069c9c60_0, 0, 1;
    %load/vec4 v000001cc069c9bc0_0;
    %load/vec4 v000001cc069c9c60_0;
    %or;
    %store/vec4 v000001cc069c6740_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001cc069cc670;
T_1 ;
    %vpi_call 2 12 "$dumpfile", "FullAdder1bit_tb.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001cc069cc670 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc069cbb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc069cbbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc069cb9d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc069cbb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc069cbbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cc069cb9d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc069cbb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cc069cbbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc069cb9d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc069cbb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cc069cbbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cc069cb9d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cc069cbb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc069cbbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc069cb9d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cc069cbb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc069cbbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cc069cb9d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cc069cbb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cc069cbbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc069cb9d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cc069cbb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cc069cbbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cc069cb9d0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "FullAdder1bit_tb.v";
    "./FullAdder1bit.v";
