PPA Report for SignedDiv.v (Module: SignedDiv)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 81
FF Count: 33
IO Count: 26
Cell Count: 208

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 178.41 MHz
Reg-to-Reg Critical Path Delay: 5.408 ns

POWER METRICS:
-------------
Total Power Consumption: 0.457 W
