<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_2_udp_clk_wiz_0_0_synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_2_udp_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_udp_xbar_0_synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_2_udp_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_udp_clk_wiz_1_0_synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_2_udp_clk_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_udp_microblaze_0_0_synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_2_udp_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_972b_eth_buf_0_synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/bd_972b_eth_buf_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_udp_auto_pc_1_synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_2_udp_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_udp_auto_ds_1_synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_2_udp_auto_ds_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_udp_axi_ethernet_0_0_synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_2_udp_axi_ethernet_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="bd_972b_eth_buf_0_synth_1"/>
		<Parent Id="bd_972b_c_shift_ram_0_0_synth_1"/>
		<Parent Id="bd_972b_mac_0_synth_1"/>
		<Parent Id="bd_972b_c_counter_binary_0_0_synth_1"/>
		<Parent Id="bd_972b_util_vector_logic_0_0_synth_1"/>
	</Run>
	<Run Id="bd_972b_c_shift_ram_0_0_synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/bd_972b_c_shift_ram_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_972b_mac_0_synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/bd_972b_mac_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_972b_c_counter_binary_0_0_synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/bd_972b_c_counter_binary_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_972b_util_vector_logic_0_0_synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/bd_972b_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_udp_axi_ethernet_0_fifo_0_synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/design_2_udp_axi_ethernet_0_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_2_udp_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_2_udp_xbar_0_synth_1"/>
		<Parent Id="design_2_udp_clk_wiz_1_0_synth_1"/>
		<Parent Id="design_2_udp_microblaze_0_0_synth_1"/>
		<Parent Id="design_2_udp_auto_pc_1_synth_1"/>
		<Parent Id="design_2_udp_auto_ds_1_synth_1"/>
		<Parent Id="design_2_udp_axi_ethernet_0_0_synth_1"/>
		<Parent Id="design_2_udp_axi_ethernet_0_fifo_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/ARTY_ETH/ARTY_ETH.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_2_udp_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_2_udp_xbar_0_synth_1"/>
		<Parent Id="design_2_udp_clk_wiz_1_0_synth_1"/>
		<Parent Id="design_2_udp_microblaze_0_0_synth_1"/>
		<Parent Id="bd_972b_eth_buf_0_synth_1"/>
		<Parent Id="design_2_udp_auto_pc_1_synth_1"/>
		<Parent Id="design_2_udp_auto_ds_1_synth_1"/>
		<Parent Id="design_2_udp_axi_ethernet_0_0_synth_1"/>
		<Parent Id="bd_972b_c_shift_ram_0_0_synth_1"/>
		<Parent Id="bd_972b_mac_0_synth_1"/>
		<Parent Id="bd_972b_c_counter_binary_0_0_synth_1"/>
		<Parent Id="bd_972b_util_vector_logic_0_0_synth_1"/>
		<Parent Id="design_2_udp_axi_ethernet_0_fifo_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

