

================================================================
== Synthesis Summary Report of 'filt'
================================================================
+ General Information: 
    * Date:           Wed Apr  3 15:48:35 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        FIR_Test_Vitis
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+--------+----------+---------+------+----------+--------+----------+-----------+-----------+-----+
    |              Modules             | Issue|      | Latency | Latency| Iteration|         | Trip |          |        |          |           |           |     |
    |              & Loops             | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  |    DSP   |     FF    |    LUT    | URAM|
    +----------------------------------+------+------+---------+--------+----------+---------+------+----------+--------+----------+-----------+-----------+-----+
    |+ filt                            |     -|  0.00|        -|       -|         -|        -|     -|        no|  4 (1%)|  22 (10%)|  4263 (4%)|  2162 (4%)|    -|
    | + filt_Pipeline_VITIS_LOOP_18_1  |     -|  0.38|        -|       -|         -|        -|     -|        no|       -|  22 (10%)|  2893 (2%)|  1118 (2%)|    -|
    |  o VITIS_LOOP_18_1               |     -|  7.30|        -|       -|         5|        1|     -|       yes|       -|         -|          -|          -|    -|
    +----------------------------------+------+------+---------+--------+----------+---------+------+----------+--------+----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+------------------+
| Interface     | Register | Offset | Width | Access | Description      |
+---------------+----------+--------+-------+--------+------------------+
| s_axi_control | c_1      | 0x10   | 32    | W      | Data signal of c |
| s_axi_control | c_2      | 0x14   | 32    | W      | Data signal of c |
+---------------+----------+--------+-------+--------+------------------+

* AXIS
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Direction | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| x         | in        | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
| y         | out       | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------------------------+
| Argument | Direction | Datatype                                               |
+----------+-----------+--------------------------------------------------------+
| y        | out       | stream<hls::axis<ap_int<32>, 1, 1, 1, '8', false>, 0>& |
| c        | in        | int*                                                   |
| x        | in        | stream<hls::axis<ap_int<32>, 1, 1, 1, '8', false>, 0>& |
+----------+-----------+--------------------------------------------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                       |
+----------+---------------+-----------+----------+-------------------------------+
| y        | y             | interface |          |                               |
| c        | m_axi_gmem    | interface |          |                               |
| c        | s_axi_control | register  | offset   | name=c_1 offset=0x10 range=32 |
| c        | s_axi_control | register  | offset   | name=c_2 offset=0x14 range=32 |
| x        | x             | interface |          |                               |
+----------+---------------+-----------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+
| HW Interface | Direction | Length | Width |
+--------------+-----------+--------+-------+
| m_axi_gmem   | read      | 11     | 32    |
+--------------+-----------+--------+-------+


================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+----------------------------------+-----+--------+-------------+-----+--------+---------+
| + filt                           | 22  |        |             |     |        |         |
|  + filt_Pipeline_VITIS_LOOP_18_1 | 22  |        |             |     |        |         |
|    mul_32s_16s_32_2_1_U11        | 2   |        | mul_ln42    | mul | auto   | 1       |
|    mul_16s_32s_32_2_1_U1         | 2   |        | mul_ln42_1  | mul | auto   | 1       |
|    mul_16s_32s_32_2_1_U2         | 2   |        | mul_ln42_2  | mul | auto   | 1       |
|    mul_16s_32s_32_2_1_U4         | 2   |        | mul_ln42_3  | mul | auto   | 1       |
|    mul_16s_32s_32_2_1_U5         | 2   |        | mul_ln42_4  | mul | auto   | 1       |
|    mul_16s_32s_32_2_1_U6         | 2   |        | mul_ln42_5  | mul | auto   | 1       |
|    mul_16s_32s_32_2_1_U7         | 2   |        | mul_ln42_6  | mul | auto   | 1       |
|    mul_16s_32s_32_2_1_U8         | 2   |        | mul_ln42_7  | mul | auto   | 1       |
|    mul_16s_32s_32_2_1_U9         | 2   |        | mul_ln42_8  | mul | auto   | 1       |
|    mul_16s_32s_32_2_1_U10        | 2   |        | mul_ln42_9  | mul | auto   | 1       |
|    mul_16s_32s_32_2_1_U3         | 2   |        | mul_ln42_10 | mul | auto   | 1       |
|    add_ln42_fu_449_p2            |     |        | add_ln42    | add | fabric | 0       |
|    add_ln42_4_fu_462_p2          |     |        | add_ln42_4  | add | fabric | 0       |
+----------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + filt            |           |           | 4    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U    | interface | m_axi     | 4    |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------+-----------------------------+
| Type      | Options                   | Location                    |
+-----------+---------------------------+-----------------------------+
| interface | m_axi depth=11 port=c     | filt.cpp:12 in filt, c      |
| interface | axis register both port=x | filt.cpp:13 in filt, x      |
| interface | axis register both port=y | filt.cpp:14 in filt, y      |
| interface | ap_ctrl_none port=return  | filt.cpp:15 in filt, return |
| unroll    |                           | filt.cpp:37 in filt         |
+-----------+---------------------------+-----------------------------+


