WARNING:  file defined by STDMACROS environment variable was not found at:
          '/eda/synopsys/2017-18/RHELx86/SYN_2017.09-SP3/auxx/syn/stdmacros.dat'

WARNING:  User's Guide 'tmax_ug.pdf' missing or no read permission. Was expected at:
          '/eda/synopsys/2017-18/RHELx86/SYN_2017.09-SP3/doc/test/tmax/tmax_ug.pdf'

WARNING:  Test Pattern Validation Users Guide 'tpv_ug.pdf' missing or no read permission. Was expected at:
          '/eda/synopsys/2017-18/RHELx86/SYN_2017.09-SP3/doc/test/tpv_ug.pdf'

                                  TetraMAX(R) 


               Version N-2017.09-SP3 for linux64 - Jan 18, 2018  

                    Copyright (c) 1996 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.


read netlist c1355_synth.v
 Begin reading netlist ( c1355_synth.v )...
 End parsing Verilog file c1355_synth.v with 0 errors.
 End reading netlist: #modules=35, top=c1355, #lines=275, CPU_time=0.00 sec, Memory=0MB
read netlist $UMC_LIB/verilog_simulation_models/*.v
 Begin reading netlists ( $UMC_LIB/verilog_simulation_models/*.v )...
 End reading netlists: #files=506, #errors=0, #modules=496, top=NOR4M2D4, #lines=29130, CPU_time=0.26 sec, Memory=11MB
run build_model c1355
 ------------------------------------------------------------------------------
 Begin build model for topcut = c1355 ...
 ------------------------------------------------------------------------------
 There were 31 primitives and 0 faultable pins removed during model optimizations
 End build model: #primitives=376, CPU_time=0.00 sec, Memory=0MB
 ------------------------------------------------------------------------------
 Begin learning analyses...
 End learning analyses, total learning CPU time=0.01 sec.
 ------------------------------------------------------------------------------
run drc
 ------------------------------------------------------------------------------
 Begin scan design rules checking...
 ------------------------------------------------------------------------------
 Begin simulating test protocol procedures...
 Test protocol simulation completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin scan chain operation checking...
 Scan chain operation checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin nonscan rules checking...
 Nonscan cell summary: #DFF=0  #DLAT=0  #RAM_outs=0  tla_usage_type=none
 Nonscan rules checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin DRC dependent learning...
 Fast-sequential depth results: control=0(0), observe=0(0), detect=0(0), CPU time=0.00 sec
 DRC dependent learning completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 DRC Summary Report
 ------------------------------------------------------------------------------
 No violations occurred during DRC process.
 Design rules checking was successful, total CPU time=0.00 sec.
 ------------------------------------------------------------------------------
add faults -all
 1642 faults were added to fault list.
set pattern internal
run atpg
 ATPG performed for stuck fault model using internal pattern source.
 ----------------------------------------------------------
 #patterns     #faults     #ATPG faults  test      process
 stored     detect/active  red/au/abort  coverage  CPU time
 ---------  -------------  ------------  --------  --------
 Begin deterministic ATPG: #uncollapsed_faults=1642, abort_limit=10...
 28           1272    370         0/0/1    77.47%      0.02
 58            175    195         0/0/2    88.12%      0.03
 89            103     92         0/0/3    94.40%      0.04
 118            82     10         0/0/5    99.39%      0.05
 124             7      3         0/0/7    99.82%      0.05
 
     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT       1639
 Possibly detected                PT          0
 Undetectable                     UD          0
 ATPG untestable                  AU          0
 Not detected                     ND          3
 -----------------------------------------------
 total faults                              1642
 test coverage                            99.82%
 -----------------------------------------------
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                         124
     #basic_scan patterns                   124
 -----------------------------------------------
write patterns c1355_test_set.v
 End writing file 'c1355_test_set.v' with 124 patterns, File_size = 14888, CPU_time = 0.0 sec.


set pattern external c1355_test_set.v
 End parsing binary file c1355_test_set.v with 0 errors.
 End reading 124 patterns, CPU_time = 0.00 sec, Memory = 0MB
add faults -all
 Error: Faulting can not be changed when internal patterns are active. (M104)

TEST> 