--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Accelerator.twx Accelerator.ncd -o Accelerator.twr
Accelerator.pcf

Design file:              Accelerator.ncd
Physical constraint file: Accelerator.pcf
Device,package,speed:     xc3s700an,fgg484,-5 (PRODUCTION 1.42 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ACLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ARESETn     |    5.309(R)|    0.055(R)|ACLK_BUFGP        |   0.000|
iAWADDR<0>  |    2.038(R)|   -0.788(R)|ACLK_BUFGP        |   0.000|
iAWADDR<1>  |    2.741(R)|   -1.350(R)|ACLK_BUFGP        |   0.000|
iAWADDR<2>  |    2.843(R)|   -1.431(R)|ACLK_BUFGP        |   0.000|
iAWADDR<3>  |    1.890(R)|   -0.668(R)|ACLK_BUFGP        |   0.000|
iAWADDR<4>  |    1.796(R)|   -0.593(R)|ACLK_BUFGP        |   0.000|
iAWADDR<5>  |    1.868(R)|   -0.651(R)|ACLK_BUFGP        |   0.000|
iAWADDR<6>  |    1.865(R)|   -0.648(R)|ACLK_BUFGP        |   0.000|
iAWADDR<7>  |    1.492(R)|   -0.351(R)|ACLK_BUFGP        |   0.000|
iAWADDR<8>  |    1.533(R)|   -0.384(R)|ACLK_BUFGP        |   0.000|
iAWADDR<9>  |    2.071(R)|   -0.815(R)|ACLK_BUFGP        |   0.000|
iAWADDR<10> |    2.455(R)|   -1.122(R)|ACLK_BUFGP        |   0.000|
iAWADDR<11> |    1.956(R)|   -0.722(R)|ACLK_BUFGP        |   0.000|
iAWADDR<12> |    1.905(R)|   -0.681(R)|ACLK_BUFGP        |   0.000|
iAWADDR<13> |    1.926(R)|   -0.698(R)|ACLK_BUFGP        |   0.000|
iAWADDR<14> |    2.801(R)|   -1.399(R)|ACLK_BUFGP        |   0.000|
iAWADDR<15> |    2.222(R)|   -0.935(R)|ACLK_BUFGP        |   0.000|
iAWADDR<16> |    2.263(R)|   -0.968(R)|ACLK_BUFGP        |   0.000|
iAWADDR<17> |    2.291(R)|   -0.990(R)|ACLK_BUFGP        |   0.000|
iAWADDR<18> |    1.954(R)|   -0.721(R)|ACLK_BUFGP        |   0.000|
iAWADDR<19> |    2.157(R)|   -0.883(R)|ACLK_BUFGP        |   0.000|
iAWADDR<20> |    2.208(R)|   -0.924(R)|ACLK_BUFGP        |   0.000|
iAWADDR<21> |    2.452(R)|   -1.119(R)|ACLK_BUFGP        |   0.000|
iAWADDR<22> |    2.865(R)|   -1.449(R)|ACLK_BUFGP        |   0.000|
iAWADDR<23> |    2.562(R)|   -1.207(R)|ACLK_BUFGP        |   0.000|
iAWADDR<24> |    2.578(R)|   -1.220(R)|ACLK_BUFGP        |   0.000|
iAWADDR<25> |    2.384(R)|   -1.065(R)|ACLK_BUFGP        |   0.000|
iAWADDR<26> |    2.446(R)|   -1.114(R)|ACLK_BUFGP        |   0.000|
iAWADDR<27> |    2.265(R)|   -0.969(R)|ACLK_BUFGP        |   0.000|
iAWADDR<28> |    2.161(R)|   -0.886(R)|ACLK_BUFGP        |   0.000|
iAWADDR<29> |    2.610(R)|   -1.245(R)|ACLK_BUFGP        |   0.000|
iAWADDR<30> |    2.608(R)|   -1.243(R)|ACLK_BUFGP        |   0.000|
iAWADDR<31> |    2.933(R)|   -1.503(R)|ACLK_BUFGP        |   0.000|
iAWVALID    |    2.002(R)|    0.291(R)|ACLK_BUFGP        |   0.000|
iBREADY     |    0.471(R)|    0.682(R)|ACLK_BUFGP        |   0.000|
iWDATA<0>   |    5.825(R)|    0.443(R)|ACLK_BUFGP        |   0.000|
iWDATA<1>   |    4.917(R)|    0.829(R)|ACLK_BUFGP        |   0.000|
iWDATA<2>   |    5.444(R)|    0.121(R)|ACLK_BUFGP        |   0.000|
iWDATA<3>   |    5.528(R)|    0.563(R)|ACLK_BUFGP        |   0.000|
iWDATA<4>   |    3.591(R)|    0.761(R)|ACLK_BUFGP        |   0.000|
iWDATA<5>   |    3.111(R)|    0.772(R)|ACLK_BUFGP        |   0.000|
iWDATA<6>   |    5.756(R)|    0.414(R)|ACLK_BUFGP        |   0.000|
iWDATA<7>   |    5.299(R)|    0.282(R)|ACLK_BUFGP        |   0.000|
iWVALID     |    2.523(R)|    0.303(R)|ACLK_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock ACLK to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
RenderEndInterrupt|    7.353(R)|ACLK_BUFGP        |   0.000|
iAWREADY          |    6.849(R)|ACLK_BUFGP        |   0.000|
iBRESP<1>         |    7.296(R)|ACLK_BUFGP        |   0.000|
iBVALID           |    7.336(R)|ACLK_BUFGP        |   0.000|
iWREADY           |    7.322(R)|ACLK_BUFGP        |   0.000|
x<0>              |    8.976(R)|ACLK_BUFGP        |   0.000|
xAddr<0>          |    8.388(R)|ACLK_BUFGP        |   0.000|
xAddr<1>          |    8.553(R)|ACLK_BUFGP        |   0.000|
xAddr<2>          |    8.003(R)|ACLK_BUFGP        |   0.000|
xAddr<3>          |    8.799(R)|ACLK_BUFGP        |   0.000|
y<0>              |    7.871(R)|ACLK_BUFGP        |   0.000|
yAddr<0>          |    8.297(R)|ACLK_BUFGP        |   0.000|
yAddr<1>          |    8.950(R)|ACLK_BUFGP        |   0.000|
yAddr<2>          |    8.466(R)|ACLK_BUFGP        |   0.000|
yAddr<3>          |    8.970(R)|ACLK_BUFGP        |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ACLK           |   92.274|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Jun 16 10:11:31 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 227 MB



