{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1644862128744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1644862128744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 14 13:08:41 2022 " "Processing started: Mon Feb 14 13:08:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1644862128744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1644862128744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1644862128744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1644862129685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2115.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2115.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2115-structural " "Found design unit 1: DE2115-structural" {  } { { "DE2115.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/DE2115.vhd" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644862130804 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2115 " "Found entity 1: DE2115" {  } { { "DE2115.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/DE2115.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644862130804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644862130804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sixpe/documents/quartus/ee316p2/pwm/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sixpe/documents/quartus/ee316p2/pwm/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-arch " "Found design unit 1: PWM-arch" {  } { { "../PWM/PWM.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/PWM/PWM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644862130812 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "../PWM/PWM.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/PWM/PWM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644862130812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644862130812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sixpe/documents/quartus/ee316p2/lcd/lcd_transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sixpe/documents/quartus/ee316p2/lcd/lcd_transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Transmitter-user_logic " "Found design unit 1: LCD_Transmitter-user_logic" {  } { { "../LCD/LCD_Transmitter.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/LCD/LCD_Transmitter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644862130824 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Transmitter " "Found entity 1: LCD_Transmitter" {  } { { "../LCD/LCD_Transmitter.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/LCD/LCD_Transmitter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644862130824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644862130824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sixpe/documents/quartus/ee316p2/i2c/i2c_user.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sixpe/documents/quartus/ee316p2/i2c/i2c_user.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_user-logic " "Found design unit 1: i2c_user-logic" {  } { { "../I2C/I2C_User.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/I2C/I2C_User.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644862130828 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_User " "Found entity 1: I2C_User" {  } { { "../I2C/I2C_User.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/I2C/I2C_User.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644862130828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644862130828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sixpe/documents/quartus/ee316p2/i2c/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sixpe/documents/quartus/ee316p2/i2c/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "../I2C/I2C_Master.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/I2C/I2C_Master.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644862130840 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../I2C/I2C_Master.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/I2C/I2C_Master.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644862130840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644862130840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "univ_bin_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file univ_bin_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 univ_bin_counter-arch " "Found design unit 1: univ_bin_counter-arch" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/univ_bin_counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644862130848 ""} { "Info" "ISGN_ENTITY_NAME" "1 univ_bin_counter " "Found entity 1: univ_bin_counter" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/univ_bin_counter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644862130848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644862130848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-Behavioral " "Found design unit 1: top_level-Behavioral" {  } { { "top_level.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/top_level.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644862130856 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644862130856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644862130856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_Controller-behv " "Found design unit 1: SRAM_Controller-behv" {  } { { "SRAM_Controller.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/SRAM_Controller.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644862130860 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "SRAM_Controller.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/SRAM_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644862130860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644862130860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reset_Delay-Arch " "Found design unit 1: Reset_Delay-Arch" {  } { { "reset_delay.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/reset_delay.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644862130868 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/reset_delay.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644862130868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644862130868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-Arch " "Found design unit 1: edge_detector-Arch" {  } { { "edge_detector.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/edge_detector.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644862130876 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/edge_detector.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644862130876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644862130876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_enabler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_enabler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_enabler-behv " "Found design unit 1: clk_enabler-behv" {  } { { "clk_enabler.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/clk_enabler.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644862130884 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_enabler " "Found entity 1: clk_enabler" {  } { { "clk_enabler.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/clk_enabler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644862130884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644862130884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom1port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1port-SYN " "Found design unit 1: rom1port-SYN" {  } { { "ROM1PORT.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/ROM1PORT.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644862130896 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM1PORT " "Found entity 1: ROM1PORT" {  } { { "ROM1PORT.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/ROM1PORT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644862130896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644862130896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2115 " "Elaborating entity \"DE2115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1644862131124 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_LB_N DE2115.vhd(55) " "VHDL Signal Declaration warning at DE2115.vhd(55): used implicit default value for signal \"SRAM_LB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2115.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/DE2115.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644862131128 "|DE2115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_OE_N DE2115.vhd(58) " "VHDL Signal Declaration warning at DE2115.vhd(58): used implicit default value for signal \"SRAM_OE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2115.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/DE2115.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1644862131128 "|DE2115"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LCD_ON DE2115.vhd(75) " "VHDL Signal Declaration warning at DE2115.vhd(75): used explicit default value for signal \"LCD_ON\" because signal was never assigned a value" {  } { { "DE2115.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/DE2115.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1644862131128 "|DE2115"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LCD_BLON DE2115.vhd(76) " "VHDL Signal Declaration warning at DE2115.vhd(76): used explicit default value for signal \"LCD_BLON\" because signal was never assigned a value" {  } { { "DE2115.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/DE2115.vhd" 76 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1644862131128 "|DE2115"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LCD_RW DE2115.vhd(77) " "VHDL Signal Declaration warning at DE2115.vhd(77): used explicit default value for signal \"LCD_RW\" because signal was never assigned a value" {  } { { "DE2115.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/DE2115.vhd" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1644862131128 "|DE2115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_level top_level:Inst_top_level " "Elaborating entity \"top_level\" for hierarchy \"top_level:Inst_top_level\"" {  } { { "DE2115.vhd" "Inst_top_level" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/DE2115.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644862131136 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SRAM_busy_flag top_level.vhd(163) " "Verilog HDL or VHDL warning at top_level.vhd(163): object \"SRAM_busy_flag\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/top_level.vhd" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1644862131136 "|DE2115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count_direction_60ns top_level.vhd(333) " "VHDL Process Statement warning at top_level.vhd(333): inferring latch(es) for signal or variable \"count_direction_60ns\", which holds its previous value in one or more paths through the process" {  } { { "top_level.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/top_level.vhd" 333 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1644862131136 "|DE2115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count_direction_1hz top_level.vhd(333) " "VHDL Process Statement warning at top_level.vhd(333): inferring latch(es) for signal or variable \"count_direction_1hz\", which holds its previous value in one or more paths through the process" {  } { { "top_level.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/top_level.vhd" 333 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1644862131140 "|DE2115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_direction_1hz top_level.vhd(333) " "Inferred latch for \"count_direction_1hz\" at top_level.vhd(333)" {  } { { "top_level.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/top_level.vhd" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644862131140 "|DE2115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_direction_60ns top_level.vhd(333) " "Inferred latch for \"count_direction_60ns\" at top_level.vhd(333)" {  } { { "top_level.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/top_level.vhd" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644862131140 "|DE2115|top_level:Inst_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector top_level:Inst_top_level\|edge_detector:rising_edge0 " "Elaborating entity \"edge_detector\" for hierarchy \"top_level:Inst_top_level\|edge_detector:rising_edge0\"" {  } { { "top_level.vhd" "rising_edge0" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/top_level.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644862131140 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_0 edge_detector.vhd(39) " "VHDL Process Statement warning at edge_detector.vhd(39): signal \"reg_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "edge_detector.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/edge_detector.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644862131144 "|DE2115|top_level:Inst_top_level|edge_detector:rising_edge0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_1 edge_detector.vhd(39) " "VHDL Process Statement warning at edge_detector.vhd(39): signal \"reg_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "edge_detector.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/edge_detector.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1644862131144 "|DE2115|top_level:Inst_top_level|edge_detector:rising_edge0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay top_level:Inst_top_level\|Reset_Delay:power_on_reset " "Elaborating entity \"Reset_Delay\" for hierarchy \"top_level:Inst_top_level\|Reset_Delay:power_on_reset\"" {  } { { "top_level.vhd" "power_on_reset" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/top_level.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644862131152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_enabler top_level:Inst_top_level\|clk_enabler:en_1hz " "Elaborating entity \"clk_enabler\" for hierarchy \"top_level:Inst_top_level\|clk_enabler:en_1hz\"" {  } { { "top_level.vhd" "en_1hz" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/top_level.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644862131160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_enabler top_level:Inst_top_level\|clk_enabler:en_60ns " "Elaborating entity \"clk_enabler\" for hierarchy \"top_level:Inst_top_level\|clk_enabler:en_60ns\"" {  } { { "top_level.vhd" "en_60ns" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/top_level.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644862131168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM1PORT top_level:Inst_top_level\|ROM1PORT:ROM_1port_0 " "Elaborating entity \"ROM1PORT\" for hierarchy \"top_level:Inst_top_level\|ROM1PORT:ROM_1port_0\"" {  } { { "top_level.vhd" "ROM_1port_0" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/top_level.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644862131176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top_level:Inst_top_level\|ROM1PORT:ROM_1port_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top_level:Inst_top_level\|ROM1PORT:ROM_1port_0\|altsyncram:altsyncram_component\"" {  } { { "ROM1PORT.vhd" "altsyncram_component" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/ROM1PORT.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644862131344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_level:Inst_top_level\|ROM1PORT:ROM_1port_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top_level:Inst_top_level\|ROM1PORT:ROM_1port_0\|altsyncram:altsyncram_component\"" {  } { { "ROM1PORT.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/ROM1PORT.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644862131384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_level:Inst_top_level\|ROM1PORT:ROM_1port_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"top_level:Inst_top_level\|ROM1PORT:ROM_1port_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644862131388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644862131388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644862131388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../EE316P2/Top_level/sine.mif " "Parameter \"init_file\" = \"../EE316P2/Top_level/sine.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644862131388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644862131388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644862131388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644862131388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644862131388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644862131388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644862131388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644862131388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644862131388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644862131388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644862131388 ""}  } { { "ROM1PORT.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/ROM1PORT.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1644862131388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6jb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6jb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6jb1 " "Found entity 1: altsyncram_6jb1" {  } { { "db/altsyncram_6jb1.tdf" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/db/altsyncram_6jb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644862131560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644862131560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6jb1 top_level:Inst_top_level\|ROM1PORT:ROM_1port_0\|altsyncram:altsyncram_component\|altsyncram_6jb1:auto_generated " "Elaborating entity \"altsyncram_6jb1\" for hierarchy \"top_level:Inst_top_level\|ROM1PORT:ROM_1port_0\|altsyncram:altsyncram_component\|altsyncram_6jb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644862131564 ""}
{ "Error" "ECDB_CDB_FILE_NOT_FOUND_FOR_ROM" "../EE316P2/Top_level/sine.mif  " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ../EE316P2/Top_level/sine.mif for ROM instance " {  } { { "ROM1PORT.vhd" "" { Text "C:/Users/sixpe/Documents/quartus/EE316P2/Top_level/ROM1PORT.vhd" 85 0 0 } }  } 0 127001 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! for ROM instance %2!s!" 0 0 "Quartus II" 0 -1 1644862131576 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "top_level:Inst_top_level\|ROM1PORT:ROM_1port_0\|altsyncram:altsyncram_component\|altsyncram_6jb1:auto_generated " "Can't elaborate user hierarchy \"top_level:Inst_top_level\|ROM1PORT:ROM_1port_0\|altsyncram:altsyncram_component\|altsyncram_6jb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644862131652 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1644862131948 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 14 13:08:51 2022 " "Processing ended: Mon Feb 14 13:08:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1644862131948 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1644862131948 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1644862131948 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1644862131948 ""}
