<?xml version="1.0" encoding="UTF-8"?>
<efxpt:design_db name="T35_Sensor_DDR3_LCD_Test" device_def="T35F324" location="C:\Users\Yuanbing Ouyang\Desktop\xidianFPGA\T35\scale\01efx_bilinear_scaler_hdmi\ar0135_dvp_lvds\Efinity" version="2023.1.150.4.10" db_version="20231999" last_change_date="Thu Nov  2 22:09:12 2023" xmlns:efxpt="http://www.efinixinc.com/peri_design_db" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.efinixinc.com/peri_design_db peri_design_db.xsd ">
    <efxpt:device_info>
        <efxpt:iobank_info>
            <efxpt:iobank name="1A" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="1B_1C" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="1D_1E" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="2A" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="2B" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="2C" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="3A" iostd="1.2 V"/>
            <efxpt:iobank name="3B" iostd="1.2 V"/>
            <efxpt:iobank name="3C_TR_BR" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="4A" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="4B" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="BL" iostd="1.2 V"/>
        </efxpt:iobank_info>
        <efxpt:ctrl_info>
            <efxpt:ctrl name="cfg" ctrl_def="CONFIG_CTRL0" clock_name="" is_clk_invert="false" cbsel_bus_name="cfg_CBSEL" config_ctrl_name="cfg_CONFIG" ena_capture_name="cfg_ENA" error_status_name="cfg_ERROR" um_signal_status_name="cfg_USR_STATUS" is_remote_update_enable="false" is_user_mode_enable="false"/>
        </efxpt:ctrl_info>
    </efxpt:device_info>
    <efxpt:gpio_info device_def="T35F324">
        <efxpt:gpio name="LED[0]" gpio_def="GPIOL_18" mode="output" bus_name="LED" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="LED[0]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="LED[1]" gpio_def="GPIOL_24" mode="output" bus_name="LED" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="LED[1]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="LED[2]" gpio_def="GPIOL_20" mode="output" bus_name="LED" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="LED[2]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="LED[3]" gpio_def="GPIOL_16" mode="output" bus_name="LED" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="LED[3]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="LED[4]" gpio_def="GPIOL_22" mode="output" bus_name="LED" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="LED[4]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="LED[5]" gpio_def="GPIOL_17" mode="output" bus_name="LED" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="LED[5]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="LED[6]" gpio_def="GPIOL_15" mode="output" bus_name="LED" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="LED[6]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="LED[7]" gpio_def="GPIOL_14" mode="output" bus_name="LED" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="LED[7]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="clk_12M_i" gpio_def="GPIOR_118" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="clk_12M_i" name_ddio_lo="" conn_type="pll_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="weak pulldown" is_schmitt_trigger="true" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="clk_24M_i" gpio_def="GPIOR_138" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="clk_24M_i" name_ddio_lo="" conn_type="pll_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="weak pulldown" is_schmitt_trigger="true" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="clk_24Mr" gpio_def="GPIOR_139" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="clk_24Mr" name_ddio_lo="" conn_type="pll_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="cmos_ctl0" gpio_def="GPIOB_TXP18" mode="output" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="cmos_ctl0" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="cmos_ctl1" gpio_def="GPIOB_TXN18" mode="input" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="cmos_ctl1" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="cmos_ctl2" gpio_def="GPIOB_TXP19" mode="output" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="cmos_ctl2" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="cmos_ctl3" gpio_def="GPIOB_TXN19" mode="output" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="cmos_ctl3" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="cmos_data[0]" gpio_def="GPIOB_TXN17" mode="input" bus_name="cmos_data" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="cmos_data[0]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="cmos_data[1]" gpio_def="GPIOB_TXP17" mode="input" bus_name="cmos_data" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="cmos_data[1]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="cmos_data[2]" gpio_def="GPIOB_TXN16" mode="input" bus_name="cmos_data" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="cmos_data[2]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="cmos_data[3]" gpio_def="GPIOB_TXP16" mode="input" bus_name="cmos_data" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="cmos_data[3]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="cmos_data[4]" gpio_def="GPIOB_TXN15" mode="input" bus_name="cmos_data" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="cmos_data[4]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="cmos_data[5]" gpio_def="GPIOB_TXP15" mode="input" bus_name="cmos_data" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="cmos_data[5]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="cmos_data[6]" gpio_def="GPIOB_TXN14" mode="input" bus_name="cmos_data" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="cmos_data[6]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="cmos_data[7]" gpio_def="GPIOB_TXP14" mode="input" bus_name="cmos_data" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="cmos_data[7]" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="cmos_href" gpio_def="GPIOB_TXN12" mode="input" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="cmos_href" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="cmos_pclk" gpio_def="GPIOL_66" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="cmos_pclk" name_ddio_lo="" conn_type="gclk" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="cmos_sclk" gpio_def="GPIOB_TXP11" mode="output" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="cmos_sclk" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="cmos_sdat" gpio_def="GPIOB_TXN11" mode="inout" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="cmos_sdat_IN" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
            <efxpt:output_config name="cmos_sdat_OUT" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
            <efxpt:output_enable_config name="cmos_sdat_OE" is_register="false" clock_name="" is_clock_inverted="false"/>
        </efxpt:gpio>
        <efxpt:gpio name="cmos_vsync" gpio_def="GPIOB_TXP12" mode="input" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="cmos_vsync" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="cmos_xclk" gpio_def="GPIOB_TXP13" mode="clkout" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="" name_ddio_lo="" register_option="none" clock_name="clk_cmos" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="lcd_pwm" gpio_def="GPIOT_RXP03" mode="output" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="lcd_pwm" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:global_unused_config state="input with weak pullup"/>
        <efxpt:bus name="cmos_data" mode="input" msb="7" lsb="0"/>
        <efxpt:bus name="LED" mode="output" msb="7" lsb="0"/>
    </efxpt:gpio_info>
    <efxpt:pll_info>
        <efxpt:pll name="DdrPLL" pll_def="PLL_BR0" ref_clock_name="" ref_clock_freq="24.0000" multiplier="133" pre_divider="2" post_divider="4" reset_name="" locked_name="PllLocked[1]" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:output_clock name="Ddr_Clk" number="0" out_divider="1" adv_out_phase_shift="0"/>
            <efxpt:output_clock name="clk_cmos" number="2" out_divider="15" adv_out_phase_shift="0"/>
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="" feedback_mode="internal"/>
        </efxpt:pll>
        <efxpt:pll name="AxiPLL" pll_def="PLL_TR0" ref_clock_name="" ref_clock_freq="12.0000" multiplier="112" pre_divider="1" post_divider="2" reset_name="" locked_name="PllLocked[0]" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:output_clock name="tx_slowclk" number="2" out_divider="14" adv_out_phase_shift="0"/>
            <efxpt:output_clock name="Axi_Clk" number="0" out_divider="7" adv_out_phase_shift="0"/>
            <efxpt:output_clock name="tx_fastclk" number="1" out_divider="4" adv_out_phase_shift="90"/>
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="" feedback_mode="internal"/>
        </efxpt:pll>
        <efxpt:pll name="HdmiPLL" pll_def="PLL_BR1" ref_clock_name="tx_slowclk" ref_clock_freq="48.0000" multiplier="83" pre_divider="4" post_divider="2" reset_name="" locked_name="" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:output_clock name="hdmi_clk1x_i" number="0" out_divider="10" adv_out_phase_shift="0"/>
            <efxpt:output_clock name="hdmi_clk2x_i" number="1" out_divider="5" adv_out_phase_shift="0"/>
            <efxpt:output_clock name="hdmi_clk5x_i" number="2" out_divider="2" adv_out_phase_shift="90"/>
            <efxpt:adv_prop ref_clock_mode="core" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="" feedback_mode="internal"/>
        </efxpt:pll>
        <efxpt:pll name="pll_inst4" pll_def="PLL_BL0" ref_clock_name="tx_slowclk" ref_clock_freq="48.0000" multiplier="105" pre_divider="4" post_divider="1" reset_name="" locked_name="" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:output_clock name="pll_clk_200m" number="0" out_divider="9" adv_out_phase_shift="0"/>
            <efxpt:adv_prop ref_clock_mode="core" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="" feedback_mode="internal"/>
        </efxpt:pll>
    </efxpt:pll_info>
    <efxpt:lvds_info>
        <efxpt:lvds name="hdmi_tx0" lvds_def="GPIOB_TX08" ops_type="tx">
            <efxpt:ltx_info pll_instance="" fast_clock_name="hdmi_clk5x_i" slow_clock_name="hdmi_clk2x_i" reset_name="" out_bname="hdmi_tx0_o" oe_name="" clock_div="1" mode="out" serialization="5" reduced_swing="false" load="10"/>
        </efxpt:lvds>
        <efxpt:lvds name="hdmi_tx1" lvds_def="GPIOB_TX07" ops_type="tx">
            <efxpt:ltx_info pll_instance="" fast_clock_name="hdmi_clk5x_i" slow_clock_name="hdmi_clk2x_i" reset_name="" out_bname="hdmi_tx1_o" oe_name="" clock_div="1" mode="out" serialization="5" reduced_swing="false" load="10"/>
        </efxpt:lvds>
        <efxpt:lvds name="hdmi_tx2" lvds_def="GPIOB_TX06" ops_type="tx">
            <efxpt:ltx_info pll_instance="" fast_clock_name="hdmi_clk5x_i" slow_clock_name="hdmi_clk2x_i" reset_name="" out_bname="hdmi_tx2_o" oe_name="" clock_div="1" mode="out" serialization="5" reduced_swing="false" load="10"/>
        </efxpt:lvds>
        <efxpt:lvds name="hdmi_txc" lvds_def="GPIOB_TX09" ops_type="tx">
            <efxpt:ltx_info pll_instance="" fast_clock_name="hdmi_clk5x_i" slow_clock_name="hdmi_clk2x_i" reset_name="" out_bname="hdmi_txc_o" oe_name="" clock_div="1" mode="out" serialization="5" reduced_swing="false" load="10"/>
        </efxpt:lvds>
        <efxpt:lvds name="lvds_tx0" lvds_def="GPIOB_TX05" ops_type="tx">
            <efxpt:ltx_info pll_instance="" fast_clock_name="tx_fastclk" slow_clock_name="tx_slowclk" reset_name="" out_bname="lvds_tx0_DATA" oe_name="" clock_div="1" mode="out" serialization="7" reduced_swing="false" load="7"/>
        </efxpt:lvds>
        <efxpt:lvds name="lvds_tx1" lvds_def="GPIOB_TX04" ops_type="tx">
            <efxpt:ltx_info pll_instance="" fast_clock_name="tx_fastclk" slow_clock_name="tx_slowclk" reset_name="" out_bname="lvds_tx1_DATA" oe_name="" clock_div="1" mode="out" serialization="7" reduced_swing="false" load="7"/>
        </efxpt:lvds>
        <efxpt:lvds name="lvds_tx2" lvds_def="GPIOB_TX03" ops_type="tx">
            <efxpt:ltx_info pll_instance="" fast_clock_name="tx_fastclk" slow_clock_name="tx_slowclk" reset_name="" out_bname="lvds_tx2_DATA" oe_name="" clock_div="1" mode="out" serialization="7" reduced_swing="false" load="7"/>
        </efxpt:lvds>
        <efxpt:lvds name="lvds_tx3" lvds_def="GPIOB_TX01" ops_type="tx">
            <efxpt:ltx_info pll_instance="" fast_clock_name="tx_fastclk" slow_clock_name="tx_slowclk" reset_name="" out_bname="lvds_tx3_DATA" oe_name="" clock_div="1" mode="out" serialization="7" reduced_swing="false" load="7"/>
        </efxpt:lvds>
        <efxpt:lvds name="lvds_tx_clk" lvds_def="GPIOB_TX02" ops_type="tx">
            <efxpt:ltx_info pll_instance="" fast_clock_name="tx_fastclk" slow_clock_name="tx_slowclk" reset_name="" out_bname="lvds_tx_clk_DATA" oe_name="" clock_div="1" mode="out" serialization="7" reduced_swing="false" load="7"/>
        </efxpt:lvds>
    </efxpt:lvds_info>
    <efxpt:mipi_info/>
    <efxpt:jtag_info/>
    <efxpt:ddr_info>
        <efxpt:ddr name="DdrCtrl" ddr_def="DDR_0" cs_preset_id="89" cs_mem_type="DDR3" cs_ctrl_width="x16" cs_dram_width="x16" cs_dram_density="4G" cs_speedbin="800D" target0_enable="true" target1_enable="false" ctrl_type="ena_user_rst" adv_density_en="false" cs_row_width="0" cs_col_width="0">
            <efxpt:gen_pin_target0>
                <efxpt:pin name="DdrCtrl_ALEN_0" type_name="ALEN_0" is_bus="true"/>
                <efxpt:pin name="DdrCtrl_AVALID_0" type_name="AVALID_0" is_bus="false"/>
                <efxpt:pin name="DdrCtrl_AID_0" type_name="AID_0" is_bus="true"/>
                <efxpt:pin name="DdrCtrl_RVALID_0" type_name="RVALID_0" is_bus="false"/>
                <efxpt:pin name="DdrCtrl_RLAST_0" type_name="RLAST_0" is_bus="false"/>
                <efxpt:pin name="DdrCtrl_ASIZE_0" type_name="ASIZE_0" is_bus="true"/>
                <efxpt:pin name="DdrCtrl_RDATA_0" type_name="RDATA_0" is_bus="true"/>
                <efxpt:pin name="DdrCtrl_ABURST_0" type_name="ABURST_0" is_bus="true"/>
                <efxpt:pin name="DdrCtrl_RREADY_0" type_name="RREADY_0" is_bus="false"/>
                <efxpt:pin name="DdrCtrl_BREADY_0" type_name="BREADY_0" is_bus="false"/>
                <efxpt:pin name="DdrCtrl_WSTRB_0" type_name="WSTRB_0" is_bus="true"/>
                <efxpt:pin name="DdrCtrl_AREADY_0" type_name="AREADY_0" is_bus="false"/>
                <efxpt:pin name="DdrCtrl_WREADY_0" type_name="WREADY_0" is_bus="false"/>
                <efxpt:pin name="Axi_Clk" type_name="ACLK_0" is_bus="false" is_clk="true" is_clk_invert="false"/>
                <efxpt:pin name="DdrCtrl_WDATA_0" type_name="WDATA_0" is_bus="true"/>
                <efxpt:pin name="DdrCtrl_ATYPE_0" type_name="ATYPE_0" is_bus="false"/>
                <efxpt:pin name="DdrCtrl_WVALID_0" type_name="WVALID_0" is_bus="false"/>
                <efxpt:pin name="DdrCtrl_BID_0" type_name="BID_0" is_bus="true"/>
                <efxpt:pin name="DdrCtrl_ALOCK_0" type_name="ALOCK_0" is_bus="true"/>
                <efxpt:pin name="DdrCtrl_RRESP_0" type_name="RRESP_0" is_bus="true"/>
                <efxpt:pin name="DdrCtrl_AADDR_0" type_name="AADDR_0" is_bus="true"/>
                <efxpt:pin name="DdrCtrl_RID_0" type_name="RID_0" is_bus="true"/>
                <efxpt:pin name="DdrCtrl_WLAST_0" type_name="WLAST_0" is_bus="false"/>
                <efxpt:pin name="DdrCtrl_WID_0" type_name="WID_0" is_bus="true"/>
                <efxpt:pin name="DdrCtrl_BVALID_0" type_name="BVALID_0" is_bus="false"/>
            </efxpt:gen_pin_target0>
            <efxpt:gen_pin_target1>
                <efxpt:pin name="" type_name="WSTRB_1" is_bus="true"/>
                <efxpt:pin name="" type_name="AVALID_1" is_bus="false"/>
                <efxpt:pin name="" type_name="BID_1" is_bus="true"/>
                <efxpt:pin name="" type_name="BVALID_1" is_bus="false"/>
                <efxpt:pin name="" type_name="WID_1" is_bus="true"/>
                <efxpt:pin name="" type_name="ABURST_1" is_bus="true"/>
                <efxpt:pin name="" type_name="WLAST_1" is_bus="false"/>
                <efxpt:pin name="" type_name="AID_1" is_bus="true"/>
                <efxpt:pin name="" type_name="BREADY_1" is_bus="false"/>
                <efxpt:pin name="" type_name="RREADY_1" is_bus="false"/>
                <efxpt:pin name="" type_name="AREADY_1" is_bus="false"/>
                <efxpt:pin name="" type_name="ACLK_1" is_bus="false" is_clk="true" is_clk_invert="false"/>
                <efxpt:pin name="" type_name="ATYPE_1" is_bus="false"/>
                <efxpt:pin name="" type_name="ALEN_1" is_bus="true"/>
                <efxpt:pin name="" type_name="RDATA_1" is_bus="true"/>
                <efxpt:pin name="" type_name="WVALID_1" is_bus="false"/>
                <efxpt:pin name="" type_name="RLAST_1" is_bus="false"/>
                <efxpt:pin name="" type_name="WDATA_1" is_bus="true"/>
                <efxpt:pin name="" type_name="WREADY_1" is_bus="false"/>
                <efxpt:pin name="" type_name="AADDR_1" is_bus="true"/>
                <efxpt:pin name="" type_name="ASIZE_1" is_bus="true"/>
                <efxpt:pin name="" type_name="RRESP_1" is_bus="true"/>
                <efxpt:pin name="" type_name="RVALID_1" is_bus="false"/>
                <efxpt:pin name="" type_name="ALOCK_1" is_bus="true"/>
                <efxpt:pin name="" type_name="RID_1" is_bus="true"/>
            </efxpt:gen_pin_target1>
            <efxpt:gen_pin_config>
                <efxpt:pin name="DdrCtrl_CFG_RST_N" type_name="RSTN" is_bus="false"/>
                <efxpt:pin name="" type_name="CFG_SDA_IN" is_bus="false"/>
                <efxpt:pin name="DdrCtrl_CFG_SEQ_RST" type_name="CFG_SEQ_RST" is_bus="false"/>
                <efxpt:pin name="" type_name="CFG_SCL_IN" is_bus="false"/>
                <efxpt:pin name="" type_name="CFG_SDA_OEN" is_bus="false"/>
                <efxpt:pin name="DdrCtrl_CFG_SEQ_START" type_name="CFG_SEQ_START" is_bus="false"/>
            </efxpt:gen_pin_config>
            <efxpt:cs_fpga>
                <efxpt:param name="FPGA_OTERM" value="34" value_type="str"/>
                <efxpt:param name="FPGA_ITERM" value="60" value_type="str"/>
            </efxpt:cs_fpga>
            <efxpt:cs_memory>
                <efxpt:param name="ASR" value="Manual" value_type="str"/>
                <efxpt:param name="RTT_WR" value="RZQ/4" value_type="str"/>
                <efxpt:param name="CWL" value="5" value_type="str"/>
                <efxpt:param name="RTT_NOM" value="RZQ/6" value_type="str"/>
                <efxpt:param name="PD_EXIT" value="On" value_type="str"/>
                <efxpt:param name="BT" value="Sequential" value_type="str"/>
                <efxpt:param name="CL" value="6" value_type="str"/>
                <efxpt:param name="BLEN" value="8" value_type="str"/>
                <efxpt:param name="MEM_OTERM" value="RZQ/7" value_type="str"/>
                <efxpt:param name="SRT" value="Normal" value_type="str"/>
            </efxpt:cs_memory>
            <efxpt:cs_memory_timing>
                <efxpt:param name="tRTP" value="10.000" value_type="float"/>
                <efxpt:param name="tRP" value="13.910" value_type="float"/>
                <efxpt:param name="tFAW" value="35.000" value_type="float"/>
                <efxpt:param name="tWTR" value="10.000" value_type="float"/>
                <efxpt:param name="tRFC" value="350.000" value_type="float"/>
                <efxpt:param name="tRC" value="47.910" value_type="float"/>
                <efxpt:param name="tRRD" value="10.000" value_type="float"/>
                <efxpt:param name="tRCD" value="13.910" value_type="float"/>
                <efxpt:param name="tRAS" value="34.000" value_type="float"/>
                <efxpt:param name="tREFI" value="7.800" value_type="float"/>
            </efxpt:cs_memory_timing>
            <efxpt:cs_control>
                <efxpt:param name="EN_AUTO_SELF_REF" value="No" value_type="str"/>
                <efxpt:param name="AMAP" value="ROW-COL_HIGH-BANK-COL_LOW" value_type="str"/>
                <efxpt:param name="EN_AUTO_PWR_DN" value="Off" value_type="str"/>
            </efxpt:cs_control>
            <efxpt:cs_gate_delay>
                <efxpt:param name="GATE_C_DLY" value="0" value_type="int"/>
                <efxpt:param name="EN_DLY_OVR" value="No" value_type="str"/>
                <efxpt:param name="GATE_F_DLY" value="0" value_type="int"/>
            </efxpt:cs_gate_delay>
        </efxpt:ddr>
    </efxpt:ddr_info>
</efxpt:design_db>
