package cpu.port.ml3

import chisel3._
import chisel3.util._

import cpu.base._

class SpecIO(vStage: String) extends Bundle with ConfigIO {

}
