INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/corsair-dragon/Documents/Github-Mario/LNProject2022/project_reti_logiche.sim/tbex/synth/func/xsim/project_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_reti_logiche
INFO: [VRFC 10-311] analyzing module glbl
