[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PortInterface/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 111
LIB: work
FILE: ${SURELOG_DIR}/tests/PortInterface/dut.sv
n<> u<110> t<Top_level_rule> c<1> l<4:1> el<19:1>
  n<> u<1> t<Null_rule> p<110> s<109> l<4:1> el<4:1>
  n<> u<109> t<Source_text> p<110> c<20> l<4:1> el<18:10>
    n<> u<20> t<Description> p<109> c<19> s<50> l<4:1> el<6:13>
      n<> u<19> t<Interface_declaration> p<20> c<5> l<4:1> el<6:13>
        n<> u<5> t<Interface_ansi_header> p<19> c<2> s<17> l<4:1> el<4:23>
          n<> u<2> t<INTERFACE> p<5> s<4> l<4:1> el<4:10>
          n<sim_sram_if> u<4> t<Interface_identifier> p<5> c<3> l<4:11> el<4:22>
            n<sim_sram_if> u<3> t<StringConst> p<4> l<4:11> el<4:22>
        n<> u<17> t<Non_port_interface_item> p<19> c<16> s<18> l<5:4> el<5:19>
          n<> u<16> t<Interface_or_generate_item> p<17> c<15> l<5:4> el<5:19>
            n<> u<15> t<Module_common_item> p<16> c<14> l<5:4> el<5:19>
              n<> u<14> t<Module_or_generate_item_declaration> p<15> c<13> l<5:4> el<5:19>
                n<> u<13> t<Package_or_generate_item_declaration> p<14> c<12> l<5:4> el<5:19>
                  n<> u<12> t<Data_declaration> p<13> c<11> l<5:4> el<5:19>
                    n<> u<11> t<Variable_declaration> p<12> c<7> l<5:4> el<5:19>
                      n<> u<7> t<Data_type> p<11> c<6> s<10> l<5:4> el<5:7>
                        n<> u<6> t<IntegerAtomType_Int> p<7> l<5:4> el<5:7>
                      n<> u<10> t<List_of_variable_decl_assignments> p<11> c<9> l<5:8> el<5:18>
                        n<> u<9> t<Variable_decl_assignment> p<10> c<8> l<5:8> el<5:18>
                          n<start_addr> u<8> t<StringConst> p<9> l<5:8> el<5:18>
        n<> u<18> t<ENDINTERFACE> p<19> l<6:1> el<6:13>
    n<> u<50> t<Description> p<109> c<49> s<108> l<8:1> el<10:10>
      n<> u<49> t<Module_declaration> p<50> c<31> l<8:1> el<10:10>
        n<> u<31> t<Module_ansi_header> p<49> c<21> s<47> l<8:1> el<8:31>
          n<module> u<21> t<Module_keyword> p<31> s<22> l<8:1> el<8:7>
          n<dut> u<22> t<StringConst> p<31> s<30> l<8:8> el<8:11>
          n<> u<30> t<List_of_port_declarations> p<31> c<29> l<8:11> el<8:30>
            n<> u<29> t<Ansi_port_declaration> p<30> c<27> l<8:12> el<8:29>
              n<> u<27> t<Net_port_header> p<29> c<26> s<28> l<8:12> el<8:23>
                n<> u<26> t<Net_port_type> p<27> c<25> l<8:12> el<8:23>
                  n<> u<25> t<Data_type_or_implicit> p<26> c<24> l<8:12> el<8:23>
                    n<sim_sram_if> u<24> t<Data_type> p<25> c<23> l<8:12> el<8:23>
                      n<sim_sram_if> u<23> t<StringConst> p<24> l<8:12> el<8:23>
              n<ss_if> u<28> t<StringConst> p<29> l<8:24> el<8:29>
        n<> u<47> t<Non_port_module_item> p<49> c<46> s<48> l<9:4> el<9:39>
          n<> u<46> t<Module_or_generate_item> p<47> c<45> l<9:4> el<9:39>
            n<> u<45> t<Module_common_item> p<46> c<44> l<9:4> el<9:39>
              n<> u<44> t<Continuous_assign> p<45> c<43> l<9:4> el<9:39>
                n<> u<43> t<List_of_net_assignments> p<44> c<42> l<9:11> el<9:38>
                  n<> u<42> t<Net_assignment> p<43> c<37> l<9:11> el<9:38>
                    n<> u<37> t<Net_lvalue> p<42> c<33> s<41> l<9:11> el<9:27>
                      n<> u<33> t<Ps_or_hierarchical_identifier> p<37> c<32> s<36> l<9:11> el<9:16>
                        n<ss_if> u<32> t<StringConst> p<33> l<9:11> el<9:16>
                      n<> u<36> t<Constant_select> p<37> c<34> l<9:16> el<9:27>
                        n<start_addr> u<34> t<StringConst> p<36> s<35> l<9:17> el<9:27>
                        n<> u<35> t<Constant_bit_select> p<36> l<9:28> el<9:28>
                    n<> u<41> t<Expression> p<42> c<40> l<9:30> el<9:38>
                      n<> u<40> t<Primary> p<41> c<39> l<9:30> el<9:38>
                        n<> u<39> t<Primary_literal> p<40> c<38> l<9:30> el<9:38>
                          n<32'h1234> u<38> t<IntConst> p<39> l<9:30> el<9:38>
        n<> u<48> t<ENDMODULE> p<49> l<10:1> el<10:10>
    n<> u<108> t<Description> p<109> c<107> l<12:1> el<18:10>
      n<> u<107> t<Module_declaration> p<108> c<62> l<12:1> el<18:10>
        n<> u<62> t<Module_ansi_header> p<107> c<51> s<71> l<12:1> el<12:26>
          n<module> u<51> t<Module_keyword> p<62> s<52> l<12:1> el<12:7>
          n<top> u<52> t<StringConst> p<62> s<61> l<12:8> el<12:11>
          n<> u<61> t<List_of_port_declarations> p<62> c<60> l<12:11> el<12:25>
            n<> u<60> t<Ansi_port_declaration> p<61> c<58> l<12:12> el<12:24>
              n<> u<58> t<Net_port_header> p<60> c<53> s<59> l<12:12> el<12:22>
                n<> u<53> t<PortDir_Out> p<58> s<57> l<12:12> el<12:18>
                n<> u<57> t<Net_port_type> p<58> c<56> l<12:19> el<12:22>
                  n<> u<56> t<Data_type_or_implicit> p<57> c<55> l<12:19> el<12:22>
                    n<> u<55> t<Data_type> p<56> c<54> l<12:19> el<12:22>
                      n<> u<54> t<IntegerAtomType_Int> p<55> l<12:19> el<12:22>
              n<o> u<59> t<StringConst> p<60> l<12:23> el<12:24>
        n<> u<71> t<Non_port_module_item> p<107> c<70> s<87> l<13:4> el<13:32>
          n<> u<70> t<Module_or_generate_item> p<71> c<69> l<13:4> el<13:32>
            n<> u<69> t<Module_instantiation> p<70> c<63> l<13:4> el<13:32>
              n<sim_sram_if> u<63> t<StringConst> p<69> s<68> l<13:4> el<13:15>
              n<> u<68> t<Hierarchical_instance> p<69> c<65> l<13:16> el<13:31>
                n<> u<65> t<Name_of_instance> p<68> c<64> s<67> l<13:16> el<13:29>
                  n<u_sim_sram_if> u<64> t<StringConst> p<65> l<13:16> el<13:29>
                n<> u<67> t<List_of_port_connections> p<68> c<66> l<13:30> el<13:30>
                  n<> u<66> t<Ordered_port_connection> p<67> l<13:30> el<13:30>
        n<> u<87> t<Non_port_module_item> p<107> c<86> s<105> l<15:4> el<15:37>
          n<> u<86> t<Module_or_generate_item> p<87> c<85> l<15:4> el<15:37>
            n<> u<85> t<Module_instantiation> p<86> c<72> l<15:4> el<15:37>
              n<dut> u<72> t<StringConst> p<85> s<84> l<15:4> el<15:7>
              n<> u<84> t<Hierarchical_instance> p<85> c<74> l<15:8> el<15:36>
                n<> u<74> t<Name_of_instance> p<84> c<73> s<83> l<15:8> el<15:13>
                  n<u_dut> u<73> t<StringConst> p<74> l<15:8> el<15:13>
                n<> u<83> t<List_of_port_connections> p<84> c<82> l<15:14> el<15:35>
                  n<> u<82> t<Named_port_connection> p<83> c<75> l<15:14> el<15:35>
                    n<ss_if> u<75> t<StringConst> p<82> s<80> l<15:15> el<15:20>
                    n<> u<80> t<OPEN_PARENS> p<82> s<79> l<15:20> el<15:21>
                    n<> u<79> t<Expression> p<82> c<78> s<81> l<15:21> el<15:34>
                      n<> u<78> t<Primary> p<79> c<77> l<15:21> el<15:34>
                        n<> u<77> t<Primary_literal> p<78> c<76> l<15:21> el<15:34>
                          n<u_sim_sram_if> u<76> t<StringConst> p<77> l<15:21> el<15:34>
                    n<> u<81> t<CLOSE_PARENS> p<82> l<15:34> el<15:35>
        n<> u<105> t<Non_port_module_item> p<107> c<104> s<106> l<17:3> el<17:39>
          n<> u<104> t<Module_or_generate_item> p<105> c<103> l<17:3> el<17:39>
            n<> u<103> t<Module_common_item> p<104> c<102> l<17:3> el<17:39>
              n<> u<102> t<Continuous_assign> p<103> c<101> l<17:3> el<17:39>
                n<> u<101> t<List_of_net_assignments> p<102> c<100> l<17:10> el<17:38>
                  n<> u<100> t<Net_assignment> p<101> c<92> l<17:10> el<17:38>
                    n<> u<92> t<Net_lvalue> p<100> c<89> s<99> l<17:10> el<17:11>
                      n<> u<89> t<Ps_or_hierarchical_identifier> p<92> c<88> s<91> l<17:10> el<17:11>
                        n<o> u<88> t<StringConst> p<89> l<17:10> el<17:11>
                      n<> u<91> t<Constant_select> p<92> c<90> l<17:12> el<17:12>
                        n<> u<90> t<Constant_bit_select> p<91> l<17:12> el<17:12>
                    n<> u<99> t<Expression> p<100> c<98> l<17:14> el<17:38>
                      n<> u<98> t<Primary> p<99> c<97> l<17:14> el<17:38>
                        n<> u<97> t<Complex_func_call> p<98> c<93> l<17:14> el<17:38>
                          n<u_sim_sram_if> u<93> t<StringConst> p<97> s<94> l<17:14> el<17:27>
                          n<start_addr> u<94> t<StringConst> p<97> s<96> l<17:28> el<17:38>
                          n<> u<96> t<Select> p<97> c<95> l<17:38> el<17:38>
                            n<> u<95> t<Bit_select> p<96> l<17:38> el<17:38>
        n<> u<106> t<ENDMODULE> p<107> l<18:1> el<18:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PortInterface/dut.sv:4:1: No timescale set for "sim_sram_if".
[WRN:PA0205] ${SURELOG_DIR}/tests/PortInterface/dut.sv:8:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/PortInterface/dut.sv:12:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PortInterface/dut.sv:8:1: Compile module "work@dut".
[INF:CP0304] ${SURELOG_DIR}/tests/PortInterface/dut.sv:4:1: Compile interface "work@sim_sram_if".
[INF:CP0303] ${SURELOG_DIR}/tests/PortInterface/dut.sv:12:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               1
ContAssign                                             2
Design                                                 1
HierPath                                               2
IntTypespec                                            4
IntVar                                                 2
Interface                                              1
InterfaceTypespec                                      2
LogicNet                                               1
Module                                                 2
ModuleTypespec                                         2
Port                                                   3
RefModule                                              2
RefObj                                                 6
RefTypespec                                            5
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PortInterface/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllInterfaces:
\_Interface: work@sim_sram_if (work@sim_sram_if), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:4:1, endln:6:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@sim_sram_if
  |vpiVariables:
  \_IntVar: (work@sim_sram_if.start_addr), line:5:8, endln:5:18
    |vpiParent:
    \_Interface: work@sim_sram_if (work@sim_sram_if), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:4:1, endln:6:13
    |vpiTypespec:
    \_RefTypespec: (work@sim_sram_if.start_addr), line:5:4, endln:5:7
      |vpiParent:
      \_IntVar: (work@sim_sram_if.start_addr), line:5:8, endln:5:18
      |vpiFullName:work@sim_sram_if.start_addr
      |vpiActual:
      \_IntTypespec: , line:5:4, endln:5:7
    |vpiName:start_addr
    |vpiFullName:work@sim_sram_if.start_addr
    |vpiSigned:1
    |vpiVisibility:1
  |vpiTypedef:
  \_IntTypespec: , line:5:4, endln:5:7
    |vpiParent:
    \_Interface: work@sim_sram_if (work@sim_sram_if), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:4:1, endln:6:13
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: , line:5:4, endln:5:7
    |vpiParent:
    \_Interface: work@sim_sram_if (work@sim_sram_if), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:4:1, endln:6:13
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: , line:5:4, endln:5:7
  |vpiImportTypespec:
  \_IntVar: (work@sim_sram_if.start_addr), line:5:8, endln:5:18
  |vpiImportTypespec:
  \_IntTypespec: , line:5:4, endln:5:7
  |vpiImportTypespec:
  \_LogicNet: (work@sim_sram_if.start_addr), line:5:8, endln:5:18
    |vpiParent:
    \_Interface: work@sim_sram_if (work@sim_sram_if), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:4:1, endln:6:13
    |vpiTypespec:
    \_RefTypespec: (work@sim_sram_if.start_addr), line:5:4, endln:5:7
      |vpiParent:
      \_LogicNet: (work@sim_sram_if.start_addr), line:5:8, endln:5:18
      |vpiFullName:work@sim_sram_if.start_addr
      |vpiActual:
      \_IntTypespec: , line:5:4, endln:5:7
    |vpiName:start_addr
    |vpiFullName:work@sim_sram_if.start_addr
  |vpiDefName:work@sim_sram_if
  |vpiNet:
  \_LogicNet: (work@sim_sram_if.start_addr), line:5:8, endln:5:18
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:8:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiTypedef:
  \_InterfaceTypespec: (sim_sram_if), line:8:12, endln:8:23
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:8:1, endln:10:10
    |vpiName:sim_sram_if
    |vpiInterface:
    \_Interface: work@sim_sram_if (work@sim_sram_if), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:4:1, endln:6:13
  |vpiTypedef:
  \_InterfaceTypespec: (sim_sram_if), line:8:12, endln:8:23
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:8:1, endln:10:10
    |vpiName:sim_sram_if
    |vpiInterface:
    \_Interface: work@sim_sram_if (work@sim_sram_if), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:4:1, endln:6:13
  |vpiImportTypespec:
  \_InterfaceTypespec: (sim_sram_if), line:8:12, endln:8:23
  |vpiImportTypespec:
  \_InterfaceTypespec: (sim_sram_if), line:8:12, endln:8:23
  |vpiDefName:work@dut
  |vpiPort:
  \_Port: (ss_if), line:8:24, endln:8:29
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:8:1, endln:10:10
    |vpiName:ss_if
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@dut.ss_if.sim_sram_if), line:8:12, endln:8:23
      |vpiParent:
      \_Port: (ss_if), line:8:24, endln:8:29
      |vpiName:sim_sram_if
      |vpiFullName:work@dut.ss_if.sim_sram_if
      |vpiActual:
      \_InterfaceTypespec: (sim_sram_if), line:8:12, endln:8:23
  |vpiContAssign:
  \_ContAssign: , line:9:11, endln:9:38
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:8:1, endln:10:10
    |vpiRhs:
    \_Constant: , line:9:30, endln:9:38
      |vpiParent:
      \_ContAssign: , line:9:11, endln:9:38
      |vpiDecompile:32'h1234
      |vpiSize:32
      |HEX:1234
      |vpiConstType:5
    |vpiLhs:
    \_HierPath: (ss_if.start_addr), line:9:16, endln:9:27
      |vpiParent:
      \_ContAssign: , line:9:11, endln:9:38
      |vpiActual:
      \_RefObj: (ss_if), line:9:16, endln:9:27
        |vpiParent:
        \_HierPath: (ss_if.start_addr), line:9:16, endln:9:27
        |vpiName:ss_if
        |vpiActual:
        \_Port: (ss_if), line:8:24, endln:8:29
      |vpiActual:
      \_RefObj: (start_addr), line:9:17, endln:9:27
        |vpiParent:
        \_HierPath: (ss_if.start_addr), line:9:16, endln:9:27
        |vpiName:start_addr
        |vpiActual:
        \_LogicNet: (work@sim_sram_if.start_addr), line:5:8, endln:5:18
      |vpiName:ss_if.start_addr
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:12:1, endln:18:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiVariables:
  \_IntVar: (work@top.o), line:12:23, endln:12:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:12:1, endln:18:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:12:19, endln:12:22
      |vpiParent:
      \_IntVar: (work@top.o), line:12:23, endln:12:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:12:19, endln:12:22
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiVisibility:1
  |vpiTypedef:
  \_ModuleTypespec: (sim_sram_if), line:13:4, endln:13:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:12:1, endln:18:10
    |vpiName:sim_sram_if
  |vpiTypedef:
  \_ModuleTypespec: (dut), line:15:4, endln:15:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:12:1, endln:18:10
    |vpiName:dut
  |vpiTypedef:
  \_IntTypespec: , line:12:19, endln:12:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:12:1, endln:18:10
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: , line:12:19, endln:12:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:12:1, endln:18:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_ModuleTypespec: (sim_sram_if), line:13:4, endln:13:15
  |vpiImportTypespec:
  \_ModuleTypespec: (dut), line:15:4, endln:15:7
  |vpiImportTypespec:
  \_IntTypespec: , line:12:19, endln:12:22
  |vpiImportTypespec:
  \_IntVar: (work@top.o), line:12:23, endln:12:24
  |vpiImportTypespec:
  \_IntTypespec: , line:12:19, endln:12:22
  |vpiImportTypespec:
  \_LogicNet: (work@top.start_addr), line:17:28, endln:17:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:12:1, endln:18:10
    |vpiName:start_addr
    |vpiFullName:work@top.start_addr
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.start_addr), line:17:28, endln:17:38
  |vpiPort:
  \_Port: (o), line:12:23, endln:12:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:12:1, endln:18:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:12:19, endln:12:22
      |vpiParent:
      \_Port: (o), line:12:23, endln:12:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:12:19, endln:12:22
  |vpiContAssign:
  \_ContAssign: , line:17:10, endln:17:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:12:1, endln:18:10
    |vpiRhs:
    \_HierPath: (u_sim_sram_if.start_addr), line:17:14, endln:17:38
      |vpiParent:
      \_ContAssign: , line:17:10, endln:17:38
      |vpiActual:
      \_RefObj: (u_sim_sram_if), line:17:14, endln:17:27
        |vpiParent:
        \_HierPath: (u_sim_sram_if.start_addr), line:17:14, endln:17:38
        |vpiName:u_sim_sram_if
        |vpiActual:
        \_RefModule: work@sim_sram_if (u_sim_sram_if), line:13:4, endln:13:15
      |vpiActual:
      \_RefObj: (work@top.start_addr), line:17:28, endln:17:38
        |vpiParent:
        \_HierPath: (u_sim_sram_if.start_addr), line:17:14, endln:17:38
        |vpiName:start_addr
        |vpiFullName:work@top.start_addr
        |vpiActual:
        \_LogicNet: (work@top.start_addr), line:17:28, endln:17:38
      |vpiName:u_sim_sram_if.start_addr
    |vpiLhs:
    \_RefObj: (work@top.o), line:17:10, endln:17:11
      |vpiParent:
      \_ContAssign: , line:17:10, endln:17:38
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntVar: (work@top.o), line:12:23, endln:12:24
  |vpiRefModule:
  \_RefModule: work@sim_sram_if (u_sim_sram_if), line:13:4, endln:13:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:12:1, endln:18:10
    |vpiName:u_sim_sram_if
    |vpiDefName:work@sim_sram_if
    |vpiActual:
    \_Interface: work@sim_sram_if (work@sim_sram_if), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:4:1, endln:6:13
  |vpiRefModule:
  \_RefModule: work@dut (u_dut), line:15:4, endln:15:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:12:1, endln:18:10
    |vpiName:u_dut
    |vpiDefName:work@dut
    |vpiActual:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInterface/dut.sv, line:8:1, endln:10:10
    |vpiPort:
    \_Port: (ss_if), line:15:15, endln:15:20
      |vpiParent:
      \_RefModule: work@dut (u_dut), line:15:4, endln:15:7
      |vpiName:ss_if
      |vpiHighConn:
      \_RefObj: (work@top.u_dut.ss_if.u_sim_sram_if), line:15:21, endln:15:34
        |vpiParent:
        \_Port: (ss_if), line:15:15, endln:15:20
        |vpiName:u_sim_sram_if
        |vpiFullName:work@top.u_dut.ss_if.u_sim_sram_if
        |vpiActual:
        \_RefModule: work@sim_sram_if (u_sim_sram_if), line:13:4, endln:13:15
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
