
*** Running vivado
    with args -log block_design_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source block_design_wrapper.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source block_design_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/opt/Xilinx/Projects/zybo_petalinux_1/zybo_petalinux_1.srcs/sources_1/bd/block_design/ip/block_design_processing_system7_0_0/block_design_processing_system7_0_0.xdc] for cell 'block_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/opt/Xilinx/Projects/zybo_petalinux_1/zybo_petalinux_1.srcs/sources_1/bd/block_design/ip/block_design_processing_system7_0_0/block_design_processing_system7_0_0.xdc] for cell 'block_design_i/processing_system7_0/inst'
Parsing XDC File [/opt/Xilinx/Projects/zybo_petalinux_1/zybo_petalinux_1.srcs/sources_1/bd/block_design/ip/block_design_axi_gpio_0_0/block_design_axi_gpio_0_0_board.xdc] for cell 'block_design_i/axi_gpio_io/U0'
Finished Parsing XDC File [/opt/Xilinx/Projects/zybo_petalinux_1/zybo_petalinux_1.srcs/sources_1/bd/block_design/ip/block_design_axi_gpio_0_0/block_design_axi_gpio_0_0_board.xdc] for cell 'block_design_i/axi_gpio_io/U0'
Parsing XDC File [/opt/Xilinx/Projects/zybo_petalinux_1/zybo_petalinux_1.srcs/sources_1/bd/block_design/ip/block_design_axi_gpio_0_0/block_design_axi_gpio_0_0.xdc] for cell 'block_design_i/axi_gpio_io/U0'
Finished Parsing XDC File [/opt/Xilinx/Projects/zybo_petalinux_1/zybo_petalinux_1.srcs/sources_1/bd/block_design/ip/block_design_axi_gpio_0_0/block_design_axi_gpio_0_0.xdc] for cell 'block_design_i/axi_gpio_io/U0'
Parsing XDC File [/opt/Xilinx/Projects/zybo_petalinux_1/zybo_petalinux_1.srcs/sources_1/bd/block_design/ip/block_design_proc_sys_reset_0_0/block_design_proc_sys_reset_0_0_board.xdc] for cell 'block_design_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/opt/Xilinx/Projects/zybo_petalinux_1/zybo_petalinux_1.srcs/sources_1/bd/block_design/ip/block_design_proc_sys_reset_0_0/block_design_proc_sys_reset_0_0_board.xdc] for cell 'block_design_i/proc_sys_reset_0/U0'
Parsing XDC File [/opt/Xilinx/Projects/zybo_petalinux_1/zybo_petalinux_1.srcs/sources_1/bd/block_design/ip/block_design_proc_sys_reset_0_0/block_design_proc_sys_reset_0_0.xdc] for cell 'block_design_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/opt/Xilinx/Projects/zybo_petalinux_1/zybo_petalinux_1.srcs/sources_1/bd/block_design/ip/block_design_proc_sys_reset_0_0/block_design_proc_sys_reset_0_0.xdc] for cell 'block_design_i/proc_sys_reset_0/U0'
Parsing XDC File [/opt/Xilinx/Projects/zybo_petalinux_1/zybo_petalinux_1.srcs/constrs_1/imports/Projects/ZYBO_Master.xdc]
Finished Parsing XDC File [/opt/Xilinx/Projects/zybo_petalinux_1/zybo_petalinux_1.srcs/constrs_1/imports/Projects/ZYBO_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1254.469 ; gain = 287.930 ; free physical = 7329 ; free virtual = 35153
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1323.500 ; gain = 69.031 ; free physical = 7324 ; free virtual = 35148
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 14d97f29d

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 152251f64

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1715.992 ; gain = 0.000 ; free physical = 6979 ; free virtual = 34803

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 42 cells.
Phase 2 Constant Propagation | Checksum: 18ba200e0

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1715.992 ; gain = 0.000 ; free physical = 6979 ; free virtual = 34803

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 200 unconnected nets.
INFO: [Opt 31-11] Eliminated 272 unconnected cells.
Phase 3 Sweep | Checksum: 1c6fd635e

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1715.992 ; gain = 0.000 ; free physical = 6978 ; free virtual = 34802

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1715.992 ; gain = 0.000 ; free physical = 6978 ; free virtual = 34802
Ending Logic Optimization Task | Checksum: 1c6fd635e

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1715.992 ; gain = 0.000 ; free physical = 6978 ; free virtual = 34802

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c6fd635e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1715.992 ; gain = 0.000 ; free physical = 6978 ; free virtual = 34802
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1715.992 ; gain = 461.523 ; free physical = 6978 ; free virtual = 34802
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1748.008 ; gain = 0.000 ; free physical = 6976 ; free virtual = 34803
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /opt/Xilinx/Projects/zybo_petalinux_1/zybo_petalinux_1.runs/impl_1/block_design_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1780.023 ; gain = 0.000 ; free physical = 6977 ; free virtual = 34802
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1780.023 ; gain = 0.000 ; free physical = 6977 ; free virtual = 34802

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 4235becd

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1780.023 ; gain = 0.000 ; free physical = 6978 ; free virtual = 34803

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 4235becd

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1780.023 ; gain = 0.000 ; free physical = 6977 ; free virtual = 34802

Phase 1.1.1.3 IOLockPlacementChecker

Phase 1.1.1.5 DSPChecker

Phase 1.1.1.6 IOBufferPlacementChecker

Phase 1.1.1.4 ClockRegionPlacementChecker
Phase 1.1.1.5 DSPChecker | Checksum: 4235becd

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1796.031 ; gain = 16.008 ; free physical = 6977 ; free virtual = 34802

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: 4235becd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1796.031 ; gain = 16.008 ; free physical = 6977 ; free virtual = 34802

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.4 ClockRegionPlacementChecker | Checksum: 4235becd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1796.031 ; gain = 16.008 ; free physical = 6977 ; free virtual = 34802

Phase 1.1.1.9 CheckerForUnsupportedConstraints
Phase 1.1.1.6 IOBufferPlacementChecker | Checksum: 4235becd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1796.031 ; gain = 16.008 ; free physical = 6977 ; free virtual = 34802

Phase 1.1.1.10 DisallowedInsts
Phase 1.1.1.3 IOLockPlacementChecker | Checksum: 4235becd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1796.031 ; gain = 16.008 ; free physical = 6977 ; free virtual = 34802

Phase 1.1.1.11 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: 4235becd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1796.031 ; gain = 16.008 ; free physical = 6977 ; free virtual = 34802
Phase 1.1.1.9 CheckerForUnsupportedConstraints | Checksum: 4235becd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1796.031 ; gain = 16.008 ; free physical = 6977 ; free virtual = 34802

Phase 1.1.1.12 ShapesExcludeCompatibilityChecker
Phase 1.1.1.10 DisallowedInsts | Checksum: 4235becd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1796.031 ; gain = 16.008 ; free physical = 6977 ; free virtual = 34802

Phase 1.1.1.13 Laguna PBlock Checker
Phase 1.1.1.13 Laguna PBlock Checker | Checksum: 4235becd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1796.031 ; gain = 16.008 ; free physical = 6977 ; free virtual = 34802

Phase 1.1.1.14 ShapePlacementValidityChecker
Phase 1.1.1.11 CheckerForMandatoryPrePlacedCells | Checksum: 4235becd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1796.031 ; gain = 16.008 ; free physical = 6977 ; free virtual = 34802

Phase 1.1.1.15 CascadeElementConstraintsChecker
Phase 1.1.1.12 ShapesExcludeCompatibilityChecker | Checksum: 4235becd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1796.031 ; gain = 16.008 ; free physical = 6977 ; free virtual = 34802

Phase 1.1.1.16 IOStdCompatabilityChecker
Phase 1.1.1.16 IOStdCompatabilityChecker | Checksum: 4235becd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1796.031 ; gain = 16.008 ; free physical = 6977 ; free virtual = 34802
Phase 1.1.1.15 CascadeElementConstraintsChecker | Checksum: 4235becd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1796.031 ; gain = 16.008 ; free physical = 6977 ; free virtual = 34802

Phase 1.1.1.17 HdioRelatedChecker
Phase 1.1.1.17 HdioRelatedChecker | Checksum: 4235becd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1796.031 ; gain = 16.008 ; free physical = 6977 ; free virtual = 34802
Phase 1.1.1.14 ShapePlacementValidityChecker | Checksum: 4235becd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1796.031 ; gain = 16.008 ; free physical = 6977 ; free virtual = 34802
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 4235becd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1796.031 ; gain = 16.008 ; free physical = 6976 ; free virtual = 34801
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 4235becd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1796.031 ; gain = 16.008 ; free physical = 6976 ; free virtual = 34801

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 4235becd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1796.031 ; gain = 16.008 ; free physical = 6976 ; free virtual = 34801

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: a5e45779

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1796.031 ; gain = 16.008 ; free physical = 6976 ; free virtual = 34801
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: a5e45779

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1796.031 ; gain = 16.008 ; free physical = 6976 ; free virtual = 34801
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f90cb055

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1796.031 ; gain = 16.008 ; free physical = 6976 ; free virtual = 34801

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1dcf0dff9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1796.031 ; gain = 16.008 ; free physical = 6976 ; free virtual = 34801

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 1dcf0dff9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1796.031 ; gain = 16.008 ; free physical = 6976 ; free virtual = 34801
Phase 1.2.1 Place Init Design | Checksum: 218c295df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1798.051 ; gain = 18.027 ; free physical = 6969 ; free virtual = 34794
Phase 1.2 Build Placer Netlist Model | Checksum: 218c295df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1798.051 ; gain = 18.027 ; free physical = 6969 ; free virtual = 34794

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 218c295df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1798.051 ; gain = 18.027 ; free physical = 6969 ; free virtual = 34794
Phase 1 Placer Initialization | Checksum: 218c295df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1798.051 ; gain = 18.027 ; free physical = 6969 ; free virtual = 34794

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1c6ad8dae

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1854.078 ; gain = 74.055 ; free physical = 6965 ; free virtual = 34790

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c6ad8dae

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1854.078 ; gain = 74.055 ; free physical = 6965 ; free virtual = 34790

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f4962cd2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1854.078 ; gain = 74.055 ; free physical = 6965 ; free virtual = 34790

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d32eb2b7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1854.078 ; gain = 74.055 ; free physical = 6965 ; free virtual = 34790

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: d32eb2b7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1854.078 ; gain = 74.055 ; free physical = 6965 ; free virtual = 34790

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 15bc53e7f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1854.078 ; gain = 74.055 ; free physical = 6966 ; free virtual = 34791

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 15bc53e7f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1854.078 ; gain = 74.055 ; free physical = 6966 ; free virtual = 34791

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: d9ccbc8e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.078 ; gain = 74.055 ; free physical = 6964 ; free virtual = 34790

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 133c683a0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.078 ; gain = 74.055 ; free physical = 6965 ; free virtual = 34790

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 133c683a0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.078 ; gain = 74.055 ; free physical = 6965 ; free virtual = 34790

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 133c683a0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.078 ; gain = 74.055 ; free physical = 6965 ; free virtual = 34790
Phase 3 Detail Placement | Checksum: 133c683a0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.078 ; gain = 74.055 ; free physical = 6965 ; free virtual = 34790

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 19ba4ba8e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.078 ; gain = 74.055 ; free physical = 6965 ; free virtual = 34790

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.898. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1fcc482f1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.078 ; gain = 74.055 ; free physical = 6964 ; free virtual = 34789
Phase 4.1 Post Commit Optimization | Checksum: 1fcc482f1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.078 ; gain = 74.055 ; free physical = 6964 ; free virtual = 34789

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1fcc482f1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.078 ; gain = 74.055 ; free physical = 6964 ; free virtual = 34789

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 1fcc482f1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.078 ; gain = 74.055 ; free physical = 6964 ; free virtual = 34789

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 1fcc482f1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.078 ; gain = 74.055 ; free physical = 6964 ; free virtual = 34789

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 1fcc482f1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.078 ; gain = 74.055 ; free physical = 6964 ; free virtual = 34789

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1d77c8695

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.078 ; gain = 74.055 ; free physical = 6964 ; free virtual = 34789
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d77c8695

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.078 ; gain = 74.055 ; free physical = 6964 ; free virtual = 34789
Ending Placer Task | Checksum: fbef6953

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.078 ; gain = 74.055 ; free physical = 6964 ; free virtual = 34790
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1854.078 ; gain = 74.055 ; free physical = 6964 ; free virtual = 34790
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6962 ; free virtual = 34790
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6961 ; free virtual = 34787
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6961 ; free virtual = 34786
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6961 ; free virtual = 34786
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 48 listed)); LVCMOS33 (FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 92edb3ad ConstDB: 0 ShapeSum: 6901b5a6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1702c59ed

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6914 ; free virtual = 34740

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1702c59ed

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6914 ; free virtual = 34740

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1702c59ed

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6888 ; free virtual = 34714

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1702c59ed

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6888 ; free virtual = 34714
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a9476886

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6877 ; free virtual = 34703
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.864  | TNS=0.000  | WHS=-0.148 | THS=-16.795|

Phase 2 Router Initialization | Checksum: 20a2e25cb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6876 ; free virtual = 34702

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 23b06ce52

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6876 ; free virtual = 34702

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 930ba87e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6875 ; free virtual = 34701
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.666  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 80e7d578

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6875 ; free virtual = 34701

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 17b2bba9f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6876 ; free virtual = 34702
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.666  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 116081c2e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6875 ; free virtual = 34701
Phase 4 Rip-up And Reroute | Checksum: 116081c2e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6875 ; free virtual = 34702

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 158cc81b1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6875 ; free virtual = 34701
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.781  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 158cc81b1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6875 ; free virtual = 34701

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 158cc81b1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6875 ; free virtual = 34701
Phase 5 Delay and Skew Optimization | Checksum: 158cc81b1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6875 ; free virtual = 34701

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 116d2f94c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6876 ; free virtual = 34702
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.781  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e60ee453

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6875 ; free virtual = 34702
Phase 6 Post Hold Fix | Checksum: e60ee453

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6875 ; free virtual = 34702

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.3567 %
  Global Horizontal Routing Utilization  = 0.545037 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 173b0d5b1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6875 ; free virtual = 34702

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 173b0d5b1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6875 ; free virtual = 34702

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1780900c6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6875 ; free virtual = 34702

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.781  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1780900c6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6875 ; free virtual = 34702
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6875 ; free virtual = 34702

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1854.078 ; gain = 0.000 ; free physical = 6876 ; free virtual = 34702
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1874.844 ; gain = 0.000 ; free physical = 6869 ; free virtual = 34698
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /opt/Xilinx/Projects/zybo_petalinux_1/zybo_petalinux_1.runs/impl_1/block_design_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./block_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/opt/Xilinx/Projects/zybo_petalinux_1/zybo_petalinux_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Jul 20 13:47:20 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2198.164 ; gain = 211.234 ; free physical = 6539 ; free virtual = 34369
INFO: [Common 17-206] Exiting Vivado at Wed Jul 20 13:47:20 2016...
