
TSC_RGB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ebc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08003f7c  08003f7c  00013f7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040ec  080040ec  0002002c  2**0
                  CONTENTS
  4 .ARM          00000000  080040ec  080040ec  0002002c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080040ec  080040ec  0002002c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040ec  080040ec  000140ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080040f0  080040f0  000140f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000002c  20000000  080040f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000148  2000002c  08004120  0002002c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000174  08004120  00020174  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011ded  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b58  00000000  00000000  00031e41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c48  00000000  00000000  000349a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ad8  00000000  00000000  000355e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013471  00000000  00000000  000360c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001118d  00000000  00000000  00049531  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006e94e  00000000  00000000  0005a6be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c900c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000291c  00000000  00000000  000c9060  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000002c 	.word	0x2000002c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003f64 	.word	0x08003f64

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000030 	.word	0x20000030
 8000104:	08003f64 	.word	0x08003f64

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 fb86 	bl	8000934 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f80f 	bl	800024a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f90c 	bl	8000448 <MX_GPIO_Init>
  MX_TSC_Init();
 8000230:	f000 f8c6 	bl	80003c0 <MX_TSC_Init>
  MX_TOUCHSENSING_Init();
 8000234:	f003 fda8 	bl	8003d88 <MX_TOUCHSENSING_Init>
  MX_TIM1_Init();
 8000238:	f000 f852 	bl	80002e0 <MX_TIM1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if(tsl_user_Exec() == TSL_STATUS_OK)
 800023c:	f003 fdc0 	bl	8003dc0 <tsl_user_Exec>
 8000240:	1e03      	subs	r3, r0, #0
 8000242:	d1fb      	bne.n	800023c <main+0x1c>
	  {
		ProcessSensors(); // Execute sensors related tasks
 8000244:	f000 f966 	bl	8000514 <ProcessSensors>
	  if(tsl_user_Exec() == TSL_STATUS_OK)
 8000248:	e7f8      	b.n	800023c <main+0x1c>

0800024a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800024a:	b590      	push	{r4, r7, lr}
 800024c:	b091      	sub	sp, #68	; 0x44
 800024e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000250:	2410      	movs	r4, #16
 8000252:	193b      	adds	r3, r7, r4
 8000254:	0018      	movs	r0, r3
 8000256:	2330      	movs	r3, #48	; 0x30
 8000258:	001a      	movs	r2, r3
 800025a:	2100      	movs	r1, #0
 800025c:	f003 fe7a 	bl	8003f54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000260:	003b      	movs	r3, r7
 8000262:	0018      	movs	r0, r3
 8000264:	2310      	movs	r3, #16
 8000266:	001a      	movs	r2, r3
 8000268:	2100      	movs	r1, #0
 800026a:	f003 fe73 	bl	8003f54 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800026e:	0021      	movs	r1, r4
 8000270:	187b      	adds	r3, r7, r1
 8000272:	2202      	movs	r2, #2
 8000274:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000276:	187b      	adds	r3, r7, r1
 8000278:	2201      	movs	r2, #1
 800027a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800027c:	187b      	adds	r3, r7, r1
 800027e:	2210      	movs	r2, #16
 8000280:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000282:	187b      	adds	r3, r7, r1
 8000284:	2202      	movs	r2, #2
 8000286:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000288:	187b      	adds	r3, r7, r1
 800028a:	2200      	movs	r2, #0
 800028c:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800028e:	187b      	adds	r3, r7, r1
 8000290:	22e0      	movs	r2, #224	; 0xe0
 8000292:	0352      	lsls	r2, r2, #13
 8000294:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000296:	187b      	adds	r3, r7, r1
 8000298:	2200      	movs	r2, #0
 800029a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800029c:	187b      	adds	r3, r7, r1
 800029e:	0018      	movs	r0, r3
 80002a0:	f000 fe56 	bl	8000f50 <HAL_RCC_OscConfig>
 80002a4:	1e03      	subs	r3, r0, #0
 80002a6:	d001      	beq.n	80002ac <SystemClock_Config+0x62>
  {
    Error_Handler();
 80002a8:	f000 f9e6 	bl	8000678 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ac:	003b      	movs	r3, r7
 80002ae:	2207      	movs	r2, #7
 80002b0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002b2:	003b      	movs	r3, r7
 80002b4:	2202      	movs	r2, #2
 80002b6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002b8:	003b      	movs	r3, r7
 80002ba:	2200      	movs	r2, #0
 80002bc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002be:	003b      	movs	r3, r7
 80002c0:	2200      	movs	r2, #0
 80002c2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002c4:	003b      	movs	r3, r7
 80002c6:	2101      	movs	r1, #1
 80002c8:	0018      	movs	r0, r3
 80002ca:	f001 f95b 	bl	8001584 <HAL_RCC_ClockConfig>
 80002ce:	1e03      	subs	r3, r0, #0
 80002d0:	d001      	beq.n	80002d6 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80002d2:	f000 f9d1 	bl	8000678 <Error_Handler>
  }
}
 80002d6:	46c0      	nop			; (mov r8, r8)
 80002d8:	46bd      	mov	sp, r7
 80002da:	b011      	add	sp, #68	; 0x44
 80002dc:	bd90      	pop	{r4, r7, pc}
	...

080002e0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b08c      	sub	sp, #48	; 0x30
 80002e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002e6:	2320      	movs	r3, #32
 80002e8:	18fb      	adds	r3, r7, r3
 80002ea:	0018      	movs	r0, r3
 80002ec:	2310      	movs	r3, #16
 80002ee:	001a      	movs	r2, r3
 80002f0:	2100      	movs	r1, #0
 80002f2:	f003 fe2f 	bl	8003f54 <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80002f6:	230c      	movs	r3, #12
 80002f8:	18fb      	adds	r3, r7, r3
 80002fa:	0018      	movs	r0, r3
 80002fc:	2314      	movs	r3, #20
 80002fe:	001a      	movs	r2, r3
 8000300:	2100      	movs	r1, #0
 8000302:	f003 fe27 	bl	8003f54 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000306:	1d3b      	adds	r3, r7, #4
 8000308:	0018      	movs	r0, r3
 800030a:	2308      	movs	r3, #8
 800030c:	001a      	movs	r2, r3
 800030e:	2100      	movs	r1, #0
 8000310:	f003 fe20 	bl	8003f54 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000314:	4b28      	ldr	r3, [pc, #160]	; (80003b8 <MX_TIM1_Init+0xd8>)
 8000316:	4a29      	ldr	r2, [pc, #164]	; (80003bc <MX_TIM1_Init+0xdc>)
 8000318:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4;
 800031a:	4b27      	ldr	r3, [pc, #156]	; (80003b8 <MX_TIM1_Init+0xd8>)
 800031c:	2204      	movs	r2, #4
 800031e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000320:	4b25      	ldr	r3, [pc, #148]	; (80003b8 <MX_TIM1_Init+0xd8>)
 8000322:	2200      	movs	r2, #0
 8000324:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 32768;
 8000326:	4b24      	ldr	r3, [pc, #144]	; (80003b8 <MX_TIM1_Init+0xd8>)
 8000328:	2280      	movs	r2, #128	; 0x80
 800032a:	0212      	lsls	r2, r2, #8
 800032c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800032e:	4b22      	ldr	r3, [pc, #136]	; (80003b8 <MX_TIM1_Init+0xd8>)
 8000330:	2200      	movs	r2, #0
 8000332:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000334:	4b20      	ldr	r3, [pc, #128]	; (80003b8 <MX_TIM1_Init+0xd8>)
 8000336:	2200      	movs	r2, #0
 8000338:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800033a:	4b1f      	ldr	r3, [pc, #124]	; (80003b8 <MX_TIM1_Init+0xd8>)
 800033c:	2200      	movs	r2, #0
 800033e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000340:	4b1d      	ldr	r3, [pc, #116]	; (80003b8 <MX_TIM1_Init+0xd8>)
 8000342:	0018      	movs	r0, r3
 8000344:	f001 fa50 	bl	80017e8 <HAL_TIM_Base_Init>
 8000348:	1e03      	subs	r3, r0, #0
 800034a:	d001      	beq.n	8000350 <MX_TIM1_Init+0x70>
  {
    Error_Handler();
 800034c:	f000 f994 	bl	8000678 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000350:	2120      	movs	r1, #32
 8000352:	187b      	adds	r3, r7, r1
 8000354:	2280      	movs	r2, #128	; 0x80
 8000356:	0152      	lsls	r2, r2, #5
 8000358:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800035a:	187a      	adds	r2, r7, r1
 800035c:	4b16      	ldr	r3, [pc, #88]	; (80003b8 <MX_TIM1_Init+0xd8>)
 800035e:	0011      	movs	r1, r2
 8000360:	0018      	movs	r0, r3
 8000362:	f001 fba7 	bl	8001ab4 <HAL_TIM_ConfigClockSource>
 8000366:	1e03      	subs	r3, r0, #0
 8000368:	d001      	beq.n	800036e <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 800036a:	f000 f985 	bl	8000678 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 800036e:	210c      	movs	r1, #12
 8000370:	187b      	adds	r3, r7, r1
 8000372:	2200      	movs	r2, #0
 8000374:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8000376:	187b      	adds	r3, r7, r1
 8000378:	2200      	movs	r2, #0
 800037a:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 800037c:	187a      	adds	r2, r7, r1
 800037e:	4b0e      	ldr	r3, [pc, #56]	; (80003b8 <MX_TIM1_Init+0xd8>)
 8000380:	0011      	movs	r1, r2
 8000382:	0018      	movs	r0, r3
 8000384:	f001 fc6a 	bl	8001c5c <HAL_TIM_SlaveConfigSynchro>
 8000388:	1e03      	subs	r3, r0, #0
 800038a:	d001      	beq.n	8000390 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 800038c:	f000 f974 	bl	8000678 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000390:	1d3b      	adds	r3, r7, #4
 8000392:	2200      	movs	r2, #0
 8000394:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000396:	1d3b      	adds	r3, r7, #4
 8000398:	2200      	movs	r2, #0
 800039a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800039c:	1d3a      	adds	r2, r7, #4
 800039e:	4b06      	ldr	r3, [pc, #24]	; (80003b8 <MX_TIM1_Init+0xd8>)
 80003a0:	0011      	movs	r1, r2
 80003a2:	0018      	movs	r0, r3
 80003a4:	f001 fe74 	bl	8002090 <HAL_TIMEx_MasterConfigSynchronization>
 80003a8:	1e03      	subs	r3, r0, #0
 80003aa:	d001      	beq.n	80003b0 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 80003ac:	f000 f964 	bl	8000678 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80003b0:	46c0      	nop			; (mov r8, r8)
 80003b2:	46bd      	mov	sp, r7
 80003b4:	b00c      	add	sp, #48	; 0x30
 80003b6:	bd80      	pop	{r7, pc}
 80003b8:	20000070 	.word	0x20000070
 80003bc:	40012c00 	.word	0x40012c00

080003c0 <MX_TSC_Init>:
  * @brief TSC Initialization Function
  * @param None
  * @retval None
  */
static void MX_TSC_Init(void)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TSC_Init 1 */

  /* USER CODE END TSC_Init 1 */
  /** Configure the TSC peripheral
  */
  htsc.Instance = TSC;
 80003c4:	4b1e      	ldr	r3, [pc, #120]	; (8000440 <MX_TSC_Init+0x80>)
 80003c6:	4a1f      	ldr	r2, [pc, #124]	; (8000444 <MX_TSC_Init+0x84>)
 80003c8:	601a      	str	r2, [r3, #0]
  htsc.Init.CTPulseHighLength = TSC_CTPH_4CYCLES;
 80003ca:	4b1d      	ldr	r3, [pc, #116]	; (8000440 <MX_TSC_Init+0x80>)
 80003cc:	22c0      	movs	r2, #192	; 0xc0
 80003ce:	0592      	lsls	r2, r2, #22
 80003d0:	605a      	str	r2, [r3, #4]
  htsc.Init.CTPulseLowLength = TSC_CTPL_4CYCLES;
 80003d2:	4b1b      	ldr	r3, [pc, #108]	; (8000440 <MX_TSC_Init+0x80>)
 80003d4:	22c0      	movs	r2, #192	; 0xc0
 80003d6:	0492      	lsls	r2, r2, #18
 80003d8:	609a      	str	r2, [r3, #8]
  htsc.Init.SpreadSpectrum = ENABLE;
 80003da:	4b19      	ldr	r3, [pc, #100]	; (8000440 <MX_TSC_Init+0x80>)
 80003dc:	2201      	movs	r2, #1
 80003de:	731a      	strb	r2, [r3, #12]
  htsc.Init.SpreadSpectrumDeviation = 1;
 80003e0:	4b17      	ldr	r3, [pc, #92]	; (8000440 <MX_TSC_Init+0x80>)
 80003e2:	2201      	movs	r2, #1
 80003e4:	611a      	str	r2, [r3, #16]
  htsc.Init.SpreadSpectrumPrescaler = TSC_SS_PRESC_DIV1;
 80003e6:	4b16      	ldr	r3, [pc, #88]	; (8000440 <MX_TSC_Init+0x80>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	615a      	str	r2, [r3, #20]
  htsc.Init.PulseGeneratorPrescaler = TSC_PG_PRESC_DIV4;
 80003ec:	4b14      	ldr	r3, [pc, #80]	; (8000440 <MX_TSC_Init+0x80>)
 80003ee:	2280      	movs	r2, #128	; 0x80
 80003f0:	0192      	lsls	r2, r2, #6
 80003f2:	619a      	str	r2, [r3, #24]
  htsc.Init.MaxCountValue = TSC_MCV_4095;
 80003f4:	4b12      	ldr	r3, [pc, #72]	; (8000440 <MX_TSC_Init+0x80>)
 80003f6:	2280      	movs	r2, #128	; 0x80
 80003f8:	61da      	str	r2, [r3, #28]
  htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
 80003fa:	4b11      	ldr	r3, [pc, #68]	; (8000440 <MX_TSC_Init+0x80>)
 80003fc:	2200      	movs	r2, #0
 80003fe:	621a      	str	r2, [r3, #32]
  htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
 8000400:	4b0f      	ldr	r3, [pc, #60]	; (8000440 <MX_TSC_Init+0x80>)
 8000402:	2200      	movs	r2, #0
 8000404:	625a      	str	r2, [r3, #36]	; 0x24
  htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
 8000406:	4b0e      	ldr	r3, [pc, #56]	; (8000440 <MX_TSC_Init+0x80>)
 8000408:	2200      	movs	r2, #0
 800040a:	629a      	str	r2, [r3, #40]	; 0x28
  htsc.Init.MaxCountInterrupt = DISABLE;
 800040c:	4b0c      	ldr	r3, [pc, #48]	; (8000440 <MX_TSC_Init+0x80>)
 800040e:	222c      	movs	r2, #44	; 0x2c
 8000410:	2100      	movs	r1, #0
 8000412:	5499      	strb	r1, [r3, r2]
  htsc.Init.ChannelIOs = TSC_GROUP3_IO2|TSC_GROUP3_IO3|TSC_GROUP4_IO3;
 8000414:	4b0a      	ldr	r3, [pc, #40]	; (8000440 <MX_TSC_Init+0x80>)
 8000416:	228c      	movs	r2, #140	; 0x8c
 8000418:	01d2      	lsls	r2, r2, #7
 800041a:	631a      	str	r2, [r3, #48]	; 0x30
  htsc.Init.ShieldIOs = 0;
 800041c:	4b08      	ldr	r3, [pc, #32]	; (8000440 <MX_TSC_Init+0x80>)
 800041e:	2200      	movs	r2, #0
 8000420:	635a      	str	r2, [r3, #52]	; 0x34
  htsc.Init.SamplingIOs = TSC_GROUP3_IO4|TSC_GROUP4_IO4;
 8000422:	4b07      	ldr	r3, [pc, #28]	; (8000440 <MX_TSC_Init+0x80>)
 8000424:	2288      	movs	r2, #136	; 0x88
 8000426:	0212      	lsls	r2, r2, #8
 8000428:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_TSC_Init(&htsc) != HAL_OK)
 800042a:	4b05      	ldr	r3, [pc, #20]	; (8000440 <MX_TSC_Init+0x80>)
 800042c:	0018      	movs	r0, r3
 800042e:	f001 fe9d 	bl	800216c <HAL_TSC_Init>
 8000432:	1e03      	subs	r3, r0, #0
 8000434:	d001      	beq.n	800043a <MX_TSC_Init+0x7a>
  {
    Error_Handler();
 8000436:	f000 f91f 	bl	8000678 <Error_Handler>
  }
  /* USER CODE BEGIN TSC_Init 2 */

  /* USER CODE END TSC_Init 2 */

}
 800043a:	46c0      	nop			; (mov r8, r8)
 800043c:	46bd      	mov	sp, r7
 800043e:	bd80      	pop	{r7, pc}
 8000440:	200000c4 	.word	0x200000c4
 8000444:	40024000 	.word	0x40024000

08000448 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000448:	b590      	push	{r4, r7, lr}
 800044a:	b089      	sub	sp, #36	; 0x24
 800044c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800044e:	240c      	movs	r4, #12
 8000450:	193b      	adds	r3, r7, r4
 8000452:	0018      	movs	r0, r3
 8000454:	2314      	movs	r3, #20
 8000456:	001a      	movs	r2, r3
 8000458:	2100      	movs	r1, #0
 800045a:	f003 fd7b 	bl	8003f54 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800045e:	4b2b      	ldr	r3, [pc, #172]	; (800050c <MX_GPIO_Init+0xc4>)
 8000460:	695a      	ldr	r2, [r3, #20]
 8000462:	4b2a      	ldr	r3, [pc, #168]	; (800050c <MX_GPIO_Init+0xc4>)
 8000464:	2180      	movs	r1, #128	; 0x80
 8000466:	02c9      	lsls	r1, r1, #11
 8000468:	430a      	orrs	r2, r1
 800046a:	615a      	str	r2, [r3, #20]
 800046c:	4b27      	ldr	r3, [pc, #156]	; (800050c <MX_GPIO_Init+0xc4>)
 800046e:	695a      	ldr	r2, [r3, #20]
 8000470:	2380      	movs	r3, #128	; 0x80
 8000472:	02db      	lsls	r3, r3, #11
 8000474:	4013      	ands	r3, r2
 8000476:	60bb      	str	r3, [r7, #8]
 8000478:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800047a:	4b24      	ldr	r3, [pc, #144]	; (800050c <MX_GPIO_Init+0xc4>)
 800047c:	695a      	ldr	r2, [r3, #20]
 800047e:	4b23      	ldr	r3, [pc, #140]	; (800050c <MX_GPIO_Init+0xc4>)
 8000480:	2180      	movs	r1, #128	; 0x80
 8000482:	0289      	lsls	r1, r1, #10
 8000484:	430a      	orrs	r2, r1
 8000486:	615a      	str	r2, [r3, #20]
 8000488:	4b20      	ldr	r3, [pc, #128]	; (800050c <MX_GPIO_Init+0xc4>)
 800048a:	695a      	ldr	r2, [r3, #20]
 800048c:	2380      	movs	r3, #128	; 0x80
 800048e:	029b      	lsls	r3, r3, #10
 8000490:	4013      	ands	r3, r2
 8000492:	607b      	str	r3, [r7, #4]
 8000494:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, R_LED_Pin|Y_LED_Pin|G_LED_Pin, GPIO_PIN_RESET);
 8000496:	23e0      	movs	r3, #224	; 0xe0
 8000498:	021b      	lsls	r3, r3, #8
 800049a:	481d      	ldr	r0, [pc, #116]	; (8000510 <MX_GPIO_Init+0xc8>)
 800049c:	2200      	movs	r2, #0
 800049e:	0019      	movs	r1, r3
 80004a0:	f000 fd1e 	bl	8000ee0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ONBOARD_LED_GPIO_Port, ONBOARD_LED_Pin, GPIO_PIN_RESET);
 80004a4:	2380      	movs	r3, #128	; 0x80
 80004a6:	0219      	lsls	r1, r3, #8
 80004a8:	2390      	movs	r3, #144	; 0x90
 80004aa:	05db      	lsls	r3, r3, #23
 80004ac:	2200      	movs	r2, #0
 80004ae:	0018      	movs	r0, r3
 80004b0:	f000 fd16 	bl	8000ee0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : R_LED_Pin Y_LED_Pin G_LED_Pin */
  GPIO_InitStruct.Pin = R_LED_Pin|Y_LED_Pin|G_LED_Pin;
 80004b4:	193b      	adds	r3, r7, r4
 80004b6:	22e0      	movs	r2, #224	; 0xe0
 80004b8:	0212      	lsls	r2, r2, #8
 80004ba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004bc:	193b      	adds	r3, r7, r4
 80004be:	2201      	movs	r2, #1
 80004c0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c2:	193b      	adds	r3, r7, r4
 80004c4:	2200      	movs	r2, #0
 80004c6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004c8:	193b      	adds	r3, r7, r4
 80004ca:	2200      	movs	r2, #0
 80004cc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004ce:	193b      	adds	r3, r7, r4
 80004d0:	4a0f      	ldr	r2, [pc, #60]	; (8000510 <MX_GPIO_Init+0xc8>)
 80004d2:	0019      	movs	r1, r3
 80004d4:	0010      	movs	r0, r2
 80004d6:	f000 fb93 	bl	8000c00 <HAL_GPIO_Init>

  /*Configure GPIO pin : ONBOARD_LED_Pin */
  GPIO_InitStruct.Pin = ONBOARD_LED_Pin;
 80004da:	0021      	movs	r1, r4
 80004dc:	187b      	adds	r3, r7, r1
 80004de:	2280      	movs	r2, #128	; 0x80
 80004e0:	0212      	lsls	r2, r2, #8
 80004e2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004e4:	187b      	adds	r3, r7, r1
 80004e6:	2201      	movs	r2, #1
 80004e8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ea:	187b      	adds	r3, r7, r1
 80004ec:	2200      	movs	r2, #0
 80004ee:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004f0:	187b      	adds	r3, r7, r1
 80004f2:	2200      	movs	r2, #0
 80004f4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(ONBOARD_LED_GPIO_Port, &GPIO_InitStruct);
 80004f6:	187a      	adds	r2, r7, r1
 80004f8:	2390      	movs	r3, #144	; 0x90
 80004fa:	05db      	lsls	r3, r3, #23
 80004fc:	0011      	movs	r1, r2
 80004fe:	0018      	movs	r0, r3
 8000500:	f000 fb7e 	bl	8000c00 <HAL_GPIO_Init>

}
 8000504:	46c0      	nop			; (mov r8, r8)
 8000506:	46bd      	mov	sp, r7
 8000508:	b009      	add	sp, #36	; 0x24
 800050a:	bd90      	pop	{r4, r7, pc}
 800050c:	40021000 	.word	0x40021000
 8000510:	48000400 	.word	0x48000400

08000514 <ProcessSensors>:

/* USER CODE BEGIN 4 */
void ProcessSensors(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b086      	sub	sp, #24
 8000518:	af00      	add	r7, sp, #0
  uint32_t idx = 0;
 800051a:	2300      	movs	r3, #0
 800051c:	617b      	str	r3, [r7, #20]
  uint32_t idx_ds = 0;
 800051e:	2300      	movs	r3, #0
 8000520:	613b      	str	r3, [r7, #16]
  uint32_t idx_dd = 0;
 8000522:	2300      	movs	r3, #0
 8000524:	60fb      	str	r3, [r7, #12]
  uint32_t idx_dm = 0;
 8000526:	2300      	movs	r3, #0
 8000528:	60bb      	str	r3, [r7, #8]
  uint32_t idx_dr = 0;
 800052a:	2300      	movs	r3, #0
 800052c:	607b      	str	r3, [r7, #4]

  // STMStudio debug
  for (idx = 0; idx < TSLPRM_TOTAL_TKEYS; idx++)
 800052e:	2300      	movs	r3, #0
 8000530:	617b      	str	r3, [r7, #20]
 8000532:	e040      	b.n	80005b6 <ProcessSensors+0xa2>
  {
    DS[idx_ds++] = MyTKeysB[idx].p_Data->StateId;
 8000534:	494a      	ldr	r1, [pc, #296]	; (8000660 <ProcessSensors+0x14c>)
 8000536:	697a      	ldr	r2, [r7, #20]
 8000538:	0013      	movs	r3, r2
 800053a:	005b      	lsls	r3, r3, #1
 800053c:	189b      	adds	r3, r3, r2
 800053e:	009b      	lsls	r3, r3, #2
 8000540:	585a      	ldr	r2, [r3, r1]
 8000542:	693b      	ldr	r3, [r7, #16]
 8000544:	1c59      	adds	r1, r3, #1
 8000546:	6139      	str	r1, [r7, #16]
 8000548:	7811      	ldrb	r1, [r2, #0]
 800054a:	4a46      	ldr	r2, [pc, #280]	; (8000664 <ProcessSensors+0x150>)
 800054c:	54d1      	strb	r1, [r2, r3]
    DD[idx_dd++] = MyTKeysB[idx].p_ChD->Delta;
 800054e:	4944      	ldr	r1, [pc, #272]	; (8000660 <ProcessSensors+0x14c>)
 8000550:	697a      	ldr	r2, [r7, #20]
 8000552:	0013      	movs	r3, r2
 8000554:	005b      	lsls	r3, r3, #1
 8000556:	189b      	adds	r3, r3, r2
 8000558:	009b      	lsls	r3, r3, #2
 800055a:	18cb      	adds	r3, r1, r3
 800055c:	3308      	adds	r3, #8
 800055e:	681a      	ldr	r2, [r3, #0]
 8000560:	68fb      	ldr	r3, [r7, #12]
 8000562:	1c59      	adds	r1, r3, #1
 8000564:	60f9      	str	r1, [r7, #12]
 8000566:	2108      	movs	r1, #8
 8000568:	5e51      	ldrsh	r1, [r2, r1]
 800056a:	4a3f      	ldr	r2, [pc, #252]	; (8000668 <ProcessSensors+0x154>)
 800056c:	005b      	lsls	r3, r3, #1
 800056e:	5299      	strh	r1, [r3, r2]
    DM[idx_dm++] = MyTKeysB[idx].p_ChD->Meas;
 8000570:	493b      	ldr	r1, [pc, #236]	; (8000660 <ProcessSensors+0x14c>)
 8000572:	697a      	ldr	r2, [r7, #20]
 8000574:	0013      	movs	r3, r2
 8000576:	005b      	lsls	r3, r3, #1
 8000578:	189b      	adds	r3, r3, r2
 800057a:	009b      	lsls	r3, r3, #2
 800057c:	18cb      	adds	r3, r1, r3
 800057e:	3308      	adds	r3, #8
 8000580:	681a      	ldr	r2, [r3, #0]
 8000582:	68bb      	ldr	r3, [r7, #8]
 8000584:	1c59      	adds	r1, r3, #1
 8000586:	60b9      	str	r1, [r7, #8]
 8000588:	8951      	ldrh	r1, [r2, #10]
 800058a:	4a38      	ldr	r2, [pc, #224]	; (800066c <ProcessSensors+0x158>)
 800058c:	005b      	lsls	r3, r3, #1
 800058e:	5299      	strh	r1, [r3, r2]
    DR[idx_dr++] = MyTKeysB[idx].p_ChD->Ref;
 8000590:	4933      	ldr	r1, [pc, #204]	; (8000660 <ProcessSensors+0x14c>)
 8000592:	697a      	ldr	r2, [r7, #20]
 8000594:	0013      	movs	r3, r2
 8000596:	005b      	lsls	r3, r3, #1
 8000598:	189b      	adds	r3, r3, r2
 800059a:	009b      	lsls	r3, r3, #2
 800059c:	18cb      	adds	r3, r1, r3
 800059e:	3308      	adds	r3, #8
 80005a0:	681a      	ldr	r2, [r3, #0]
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	1c59      	adds	r1, r3, #1
 80005a6:	6079      	str	r1, [r7, #4]
 80005a8:	8891      	ldrh	r1, [r2, #4]
 80005aa:	4a31      	ldr	r2, [pc, #196]	; (8000670 <ProcessSensors+0x15c>)
 80005ac:	005b      	lsls	r3, r3, #1
 80005ae:	5299      	strh	r1, [r3, r2]
  for (idx = 0; idx < TSLPRM_TOTAL_TKEYS; idx++)
 80005b0:	697b      	ldr	r3, [r7, #20]
 80005b2:	3301      	adds	r3, #1
 80005b4:	617b      	str	r3, [r7, #20]
 80005b6:	697b      	ldr	r3, [r7, #20]
 80005b8:	2b02      	cmp	r3, #2
 80005ba:	d9bb      	bls.n	8000534 <ProcessSensors+0x20>
  }

  HAL_GPIO_TogglePin(ONBOARD_LED_GPIO_Port, ONBOARD_LED_Pin);
 80005bc:	2380      	movs	r3, #128	; 0x80
 80005be:	021a      	lsls	r2, r3, #8
 80005c0:	2390      	movs	r3, #144	; 0x90
 80005c2:	05db      	lsls	r3, r3, #23
 80005c4:	0011      	movs	r1, r2
 80005c6:	0018      	movs	r0, r3
 80005c8:	f000 fca7 	bl	8000f1a <HAL_GPIO_TogglePin>

  // TKEY 0
  if (TEST_TKEY(0))
 80005cc:	4b24      	ldr	r3, [pc, #144]	; (8000660 <ProcessSensors+0x14c>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	2b0a      	cmp	r3, #10
 80005d4:	d004      	beq.n	80005e0 <ProcessSensors+0xcc>
 80005d6:	4b22      	ldr	r3, [pc, #136]	; (8000660 <ProcessSensors+0x14c>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	2b04      	cmp	r3, #4
 80005de:	d10b      	bne.n	80005f8 <ProcessSensors+0xe4>
  {
	  HAL_GPIO_TogglePin(R_LED_GPIO_Port, R_LED_Pin);
 80005e0:	2380      	movs	r3, #128	; 0x80
 80005e2:	019b      	lsls	r3, r3, #6
 80005e4:	4a23      	ldr	r2, [pc, #140]	; (8000674 <ProcessSensors+0x160>)
 80005e6:	0019      	movs	r1, r3
 80005e8:	0010      	movs	r0, r2
 80005ea:	f000 fc96 	bl	8000f1a <HAL_GPIO_TogglePin>
	  HAL_Delay(400);
 80005ee:	23c8      	movs	r3, #200	; 0xc8
 80005f0:	005b      	lsls	r3, r3, #1
 80005f2:	0018      	movs	r0, r3
 80005f4:	f000 fa02 	bl	80009fc <HAL_Delay>
  }

  // TKEY 1
  if (TEST_TKEY(1))
 80005f8:	4b19      	ldr	r3, [pc, #100]	; (8000660 <ProcessSensors+0x14c>)
 80005fa:	68db      	ldr	r3, [r3, #12]
 80005fc:	781b      	ldrb	r3, [r3, #0]
 80005fe:	2b0a      	cmp	r3, #10
 8000600:	d004      	beq.n	800060c <ProcessSensors+0xf8>
 8000602:	4b17      	ldr	r3, [pc, #92]	; (8000660 <ProcessSensors+0x14c>)
 8000604:	68db      	ldr	r3, [r3, #12]
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	2b04      	cmp	r3, #4
 800060a:	d10b      	bne.n	8000624 <ProcessSensors+0x110>
  {
	  HAL_GPIO_TogglePin(G_LED_GPIO_Port, G_LED_Pin);
 800060c:	2380      	movs	r3, #128	; 0x80
 800060e:	021b      	lsls	r3, r3, #8
 8000610:	4a18      	ldr	r2, [pc, #96]	; (8000674 <ProcessSensors+0x160>)
 8000612:	0019      	movs	r1, r3
 8000614:	0010      	movs	r0, r2
 8000616:	f000 fc80 	bl	8000f1a <HAL_GPIO_TogglePin>
	  HAL_Delay(400);
 800061a:	23c8      	movs	r3, #200	; 0xc8
 800061c:	005b      	lsls	r3, r3, #1
 800061e:	0018      	movs	r0, r3
 8000620:	f000 f9ec 	bl	80009fc <HAL_Delay>
  }

  // TKEY 2
  if (TEST_TKEY(2))
 8000624:	4b0e      	ldr	r3, [pc, #56]	; (8000660 <ProcessSensors+0x14c>)
 8000626:	699b      	ldr	r3, [r3, #24]
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	2b0a      	cmp	r3, #10
 800062c:	d004      	beq.n	8000638 <ProcessSensors+0x124>
 800062e:	4b0c      	ldr	r3, [pc, #48]	; (8000660 <ProcessSensors+0x14c>)
 8000630:	699b      	ldr	r3, [r3, #24]
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	2b04      	cmp	r3, #4
 8000636:	d10b      	bne.n	8000650 <ProcessSensors+0x13c>
  {
	  HAL_GPIO_TogglePin(Y_LED_GPIO_Port, Y_LED_Pin);
 8000638:	2380      	movs	r3, #128	; 0x80
 800063a:	01db      	lsls	r3, r3, #7
 800063c:	4a0d      	ldr	r2, [pc, #52]	; (8000674 <ProcessSensors+0x160>)
 800063e:	0019      	movs	r1, r3
 8000640:	0010      	movs	r0, r2
 8000642:	f000 fc6a 	bl	8000f1a <HAL_GPIO_TogglePin>
	  HAL_Delay(400);
 8000646:	23c8      	movs	r3, #200	; 0xc8
 8000648:	005b      	lsls	r3, r3, #1
 800064a:	0018      	movs	r0, r3
 800064c:	f000 f9d6 	bl	80009fc <HAL_Delay>
  }

  HAL_Delay(100);
 8000650:	2064      	movs	r0, #100	; 0x64
 8000652:	f000 f9d3 	bl	80009fc <HAL_Delay>
}
 8000656:	46c0      	nop			; (mov r8, r8)
 8000658:	46bd      	mov	sp, r7
 800065a:	b006      	add	sp, #24
 800065c:	bd80      	pop	{r7, pc}
 800065e:	46c0      	nop			; (mov r8, r8)
 8000660:	080040b0 	.word	0x080040b0
 8000664:	200000b8 	.word	0x200000b8
 8000668:	200000bc 	.word	0x200000bc
 800066c:	20000068 	.word	0x20000068
 8000670:	20000060 	.word	0x20000060
 8000674:	48000400 	.word	0x48000400

08000678 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800067c:	b672      	cpsid	i
}
 800067e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000680:	e7fe      	b.n	8000680 <Error_Handler+0x8>
	...

08000684 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800068a:	4b0f      	ldr	r3, [pc, #60]	; (80006c8 <HAL_MspInit+0x44>)
 800068c:	699a      	ldr	r2, [r3, #24]
 800068e:	4b0e      	ldr	r3, [pc, #56]	; (80006c8 <HAL_MspInit+0x44>)
 8000690:	2101      	movs	r1, #1
 8000692:	430a      	orrs	r2, r1
 8000694:	619a      	str	r2, [r3, #24]
 8000696:	4b0c      	ldr	r3, [pc, #48]	; (80006c8 <HAL_MspInit+0x44>)
 8000698:	699b      	ldr	r3, [r3, #24]
 800069a:	2201      	movs	r2, #1
 800069c:	4013      	ands	r3, r2
 800069e:	607b      	str	r3, [r7, #4]
 80006a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006a2:	4b09      	ldr	r3, [pc, #36]	; (80006c8 <HAL_MspInit+0x44>)
 80006a4:	69da      	ldr	r2, [r3, #28]
 80006a6:	4b08      	ldr	r3, [pc, #32]	; (80006c8 <HAL_MspInit+0x44>)
 80006a8:	2180      	movs	r1, #128	; 0x80
 80006aa:	0549      	lsls	r1, r1, #21
 80006ac:	430a      	orrs	r2, r1
 80006ae:	61da      	str	r2, [r3, #28]
 80006b0:	4b05      	ldr	r3, [pc, #20]	; (80006c8 <HAL_MspInit+0x44>)
 80006b2:	69da      	ldr	r2, [r3, #28]
 80006b4:	2380      	movs	r3, #128	; 0x80
 80006b6:	055b      	lsls	r3, r3, #21
 80006b8:	4013      	ands	r3, r2
 80006ba:	603b      	str	r3, [r7, #0]
 80006bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006be:	46c0      	nop			; (mov r8, r8)
 80006c0:	46bd      	mov	sp, r7
 80006c2:	b002      	add	sp, #8
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	46c0      	nop			; (mov r8, r8)
 80006c8:	40021000 	.word	0x40021000

080006cc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b084      	sub	sp, #16
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a0e      	ldr	r2, [pc, #56]	; (8000714 <HAL_TIM_Base_MspInit+0x48>)
 80006da:	4293      	cmp	r3, r2
 80006dc:	d115      	bne.n	800070a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80006de:	4b0e      	ldr	r3, [pc, #56]	; (8000718 <HAL_TIM_Base_MspInit+0x4c>)
 80006e0:	699a      	ldr	r2, [r3, #24]
 80006e2:	4b0d      	ldr	r3, [pc, #52]	; (8000718 <HAL_TIM_Base_MspInit+0x4c>)
 80006e4:	2180      	movs	r1, #128	; 0x80
 80006e6:	0109      	lsls	r1, r1, #4
 80006e8:	430a      	orrs	r2, r1
 80006ea:	619a      	str	r2, [r3, #24]
 80006ec:	4b0a      	ldr	r3, [pc, #40]	; (8000718 <HAL_TIM_Base_MspInit+0x4c>)
 80006ee:	699a      	ldr	r2, [r3, #24]
 80006f0:	2380      	movs	r3, #128	; 0x80
 80006f2:	011b      	lsls	r3, r3, #4
 80006f4:	4013      	ands	r3, r2
 80006f6:	60fb      	str	r3, [r7, #12]
 80006f8:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 80006fa:	2200      	movs	r2, #0
 80006fc:	2100      	movs	r1, #0
 80006fe:	200d      	movs	r0, #13
 8000700:	f000 fa4c 	bl	8000b9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8000704:	200d      	movs	r0, #13
 8000706:	f000 fa5e 	bl	8000bc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800070a:	46c0      	nop			; (mov r8, r8)
 800070c:	46bd      	mov	sp, r7
 800070e:	b004      	add	sp, #16
 8000710:	bd80      	pop	{r7, pc}
 8000712:	46c0      	nop			; (mov r8, r8)
 8000714:	40012c00 	.word	0x40012c00
 8000718:	40021000 	.word	0x40021000

0800071c <HAL_TSC_MspInit>:
* This function configures the hardware resources used in this example
* @param htsc: TSC handle pointer
* @retval None
*/
void HAL_TSC_MspInit(TSC_HandleTypeDef* htsc)
{
 800071c:	b590      	push	{r4, r7, lr}
 800071e:	b08b      	sub	sp, #44	; 0x2c
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000724:	2414      	movs	r4, #20
 8000726:	193b      	adds	r3, r7, r4
 8000728:	0018      	movs	r0, r3
 800072a:	2314      	movs	r3, #20
 800072c:	001a      	movs	r2, r3
 800072e:	2100      	movs	r1, #0
 8000730:	f003 fc10 	bl	8003f54 <memset>
  if(htsc->Instance==TSC)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a4a      	ldr	r2, [pc, #296]	; (8000864 <HAL_TSC_MspInit+0x148>)
 800073a:	4293      	cmp	r3, r2
 800073c:	d000      	beq.n	8000740 <HAL_TSC_MspInit+0x24>
 800073e:	e08c      	b.n	800085a <HAL_TSC_MspInit+0x13e>
  {
  /* USER CODE BEGIN TSC_MspInit 0 */

  /* USER CODE END TSC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TSC_CLK_ENABLE();
 8000740:	4b49      	ldr	r3, [pc, #292]	; (8000868 <HAL_TSC_MspInit+0x14c>)
 8000742:	695a      	ldr	r2, [r3, #20]
 8000744:	4b48      	ldr	r3, [pc, #288]	; (8000868 <HAL_TSC_MspInit+0x14c>)
 8000746:	2180      	movs	r1, #128	; 0x80
 8000748:	0449      	lsls	r1, r1, #17
 800074a:	430a      	orrs	r2, r1
 800074c:	615a      	str	r2, [r3, #20]
 800074e:	4b46      	ldr	r3, [pc, #280]	; (8000868 <HAL_TSC_MspInit+0x14c>)
 8000750:	695a      	ldr	r2, [r3, #20]
 8000752:	2380      	movs	r3, #128	; 0x80
 8000754:	045b      	lsls	r3, r3, #17
 8000756:	4013      	ands	r3, r2
 8000758:	613b      	str	r3, [r7, #16]
 800075a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800075c:	4b42      	ldr	r3, [pc, #264]	; (8000868 <HAL_TSC_MspInit+0x14c>)
 800075e:	695a      	ldr	r2, [r3, #20]
 8000760:	4b41      	ldr	r3, [pc, #260]	; (8000868 <HAL_TSC_MspInit+0x14c>)
 8000762:	2180      	movs	r1, #128	; 0x80
 8000764:	02c9      	lsls	r1, r1, #11
 8000766:	430a      	orrs	r2, r1
 8000768:	615a      	str	r2, [r3, #20]
 800076a:	4b3f      	ldr	r3, [pc, #252]	; (8000868 <HAL_TSC_MspInit+0x14c>)
 800076c:	695a      	ldr	r2, [r3, #20]
 800076e:	2380      	movs	r3, #128	; 0x80
 8000770:	02db      	lsls	r3, r3, #11
 8000772:	4013      	ands	r3, r2
 8000774:	60fb      	str	r3, [r7, #12]
 8000776:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000778:	4b3b      	ldr	r3, [pc, #236]	; (8000868 <HAL_TSC_MspInit+0x14c>)
 800077a:	695a      	ldr	r2, [r3, #20]
 800077c:	4b3a      	ldr	r3, [pc, #232]	; (8000868 <HAL_TSC_MspInit+0x14c>)
 800077e:	2180      	movs	r1, #128	; 0x80
 8000780:	0289      	lsls	r1, r1, #10
 8000782:	430a      	orrs	r2, r1
 8000784:	615a      	str	r2, [r3, #20]
 8000786:	4b38      	ldr	r3, [pc, #224]	; (8000868 <HAL_TSC_MspInit+0x14c>)
 8000788:	695a      	ldr	r2, [r3, #20]
 800078a:	2380      	movs	r3, #128	; 0x80
 800078c:	029b      	lsls	r3, r3, #10
 800078e:	4013      	ands	r3, r2
 8000790:	60bb      	str	r3, [r7, #8]
 8000792:	68bb      	ldr	r3, [r7, #8]
    PB1     ------> TSC_G3_IO3
    PB2     ------> TSC_G3_IO4
    PA11     ------> TSC_G4_IO3
    PA12     ------> TSC_G4_IO4
    */
    GPIO_InitStruct.Pin = CAP_K1_KEY_Pin|CAP_K2__KEY_Pin;
 8000794:	193b      	adds	r3, r7, r4
 8000796:	2203      	movs	r2, #3
 8000798:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800079a:	193b      	adds	r3, r7, r4
 800079c:	2202      	movs	r2, #2
 800079e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a0:	193b      	adds	r3, r7, r4
 80007a2:	2200      	movs	r2, #0
 80007a4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007a6:	193b      	adds	r3, r7, r4
 80007a8:	2200      	movs	r2, #0
 80007aa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 80007ac:	193b      	adds	r3, r7, r4
 80007ae:	2203      	movs	r2, #3
 80007b0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007b2:	193b      	adds	r3, r7, r4
 80007b4:	4a2d      	ldr	r2, [pc, #180]	; (800086c <HAL_TSC_MspInit+0x150>)
 80007b6:	0019      	movs	r1, r3
 80007b8:	0010      	movs	r0, r2
 80007ba:	f000 fa21 	bl	8000c00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CAP_G3_SMPL_Pin;
 80007be:	193b      	adds	r3, r7, r4
 80007c0:	2204      	movs	r2, #4
 80007c2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007c4:	193b      	adds	r3, r7, r4
 80007c6:	2212      	movs	r2, #18
 80007c8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ca:	193b      	adds	r3, r7, r4
 80007cc:	2200      	movs	r2, #0
 80007ce:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d0:	193b      	adds	r3, r7, r4
 80007d2:	2200      	movs	r2, #0
 80007d4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 80007d6:	193b      	adds	r3, r7, r4
 80007d8:	2203      	movs	r2, #3
 80007da:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(CAP_G3_SMPL_GPIO_Port, &GPIO_InitStruct);
 80007dc:	193b      	adds	r3, r7, r4
 80007de:	4a23      	ldr	r2, [pc, #140]	; (800086c <HAL_TSC_MspInit+0x150>)
 80007e0:	0019      	movs	r1, r3
 80007e2:	0010      	movs	r0, r2
 80007e4:	f000 fa0c 	bl	8000c00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CAP_K3_KEY_Pin;
 80007e8:	0021      	movs	r1, r4
 80007ea:	187b      	adds	r3, r7, r1
 80007ec:	2280      	movs	r2, #128	; 0x80
 80007ee:	0112      	lsls	r2, r2, #4
 80007f0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007f2:	000c      	movs	r4, r1
 80007f4:	193b      	adds	r3, r7, r4
 80007f6:	2202      	movs	r2, #2
 80007f8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fa:	193b      	adds	r3, r7, r4
 80007fc:	2200      	movs	r2, #0
 80007fe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000800:	193b      	adds	r3, r7, r4
 8000802:	2200      	movs	r2, #0
 8000804:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000806:	193b      	adds	r3, r7, r4
 8000808:	2203      	movs	r2, #3
 800080a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(CAP_K3_KEY_GPIO_Port, &GPIO_InitStruct);
 800080c:	193a      	adds	r2, r7, r4
 800080e:	2390      	movs	r3, #144	; 0x90
 8000810:	05db      	lsls	r3, r3, #23
 8000812:	0011      	movs	r1, r2
 8000814:	0018      	movs	r0, r3
 8000816:	f000 f9f3 	bl	8000c00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CAP_G4_SMPL_Pin;
 800081a:	0021      	movs	r1, r4
 800081c:	187b      	adds	r3, r7, r1
 800081e:	2280      	movs	r2, #128	; 0x80
 8000820:	0152      	lsls	r2, r2, #5
 8000822:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000824:	187b      	adds	r3, r7, r1
 8000826:	2212      	movs	r2, #18
 8000828:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082a:	187b      	adds	r3, r7, r1
 800082c:	2200      	movs	r2, #0
 800082e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000830:	187b      	adds	r3, r7, r1
 8000832:	2200      	movs	r2, #0
 8000834:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000836:	187b      	adds	r3, r7, r1
 8000838:	2203      	movs	r2, #3
 800083a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(CAP_G4_SMPL_GPIO_Port, &GPIO_InitStruct);
 800083c:	187a      	adds	r2, r7, r1
 800083e:	2390      	movs	r3, #144	; 0x90
 8000840:	05db      	lsls	r3, r3, #23
 8000842:	0011      	movs	r1, r2
 8000844:	0018      	movs	r0, r3
 8000846:	f000 f9db 	bl	8000c00 <HAL_GPIO_Init>

    /* TSC interrupt Init */
    HAL_NVIC_SetPriority(TSC_IRQn, 0, 0);
 800084a:	2200      	movs	r2, #0
 800084c:	2100      	movs	r1, #0
 800084e:	2008      	movs	r0, #8
 8000850:	f000 f9a4 	bl	8000b9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TSC_IRQn);
 8000854:	2008      	movs	r0, #8
 8000856:	f000 f9b6 	bl	8000bc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TSC_MspInit 1 */

  /* USER CODE END TSC_MspInit 1 */
  }

}
 800085a:	46c0      	nop			; (mov r8, r8)
 800085c:	46bd      	mov	sp, r7
 800085e:	b00b      	add	sp, #44	; 0x2c
 8000860:	bd90      	pop	{r4, r7, pc}
 8000862:	46c0      	nop			; (mov r8, r8)
 8000864:	40024000 	.word	0x40024000
 8000868:	40021000 	.word	0x40021000
 800086c:	48000400 	.word	0x48000400

08000870 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000874:	e7fe      	b.n	8000874 <NMI_Handler+0x4>

08000876 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000876:	b580      	push	{r7, lr}
 8000878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800087a:	e7fe      	b.n	800087a <HardFault_Handler+0x4>

0800087c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000880:	46c0      	nop			; (mov r8, r8)
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}

08000886 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000886:	b580      	push	{r7, lr}
 8000888:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800088a:	46c0      	nop			; (mov r8, r8)
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}

08000890 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000894:	f000 f896 	bl	80009c4 <HAL_IncTick>
  /* TSL timing for ECS, DTO */
  TSL_tim_ProcessIT();
 8000898:	f002 fb1c 	bl	8002ed4 <TSL_tim_ProcessIT>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800089c:	46c0      	nop			; (mov r8, r8)
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
	...

080008a4 <TSC_IRQHandler>:

/**
  * @brief This function handles Touch sensing controller interrupt.
  */
void TSC_IRQHandler(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TSC_IRQn 0 */

  /* USER CODE END TSC_IRQn 0 */
  HAL_TSC_IRQHandler(&htsc);
 80008a8:	4b03      	ldr	r3, [pc, #12]	; (80008b8 <TSC_IRQHandler+0x14>)
 80008aa:	0018      	movs	r0, r3
 80008ac:	f001 fce0 	bl	8002270 <HAL_TSC_IRQHandler>
  /* USER CODE BEGIN TSC_IRQn 1 */

  /* USER CODE END TSC_IRQn 1 */
}
 80008b0:	46c0      	nop			; (mov r8, r8)
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	46c0      	nop			; (mov r8, r8)
 80008b8:	200000c4 	.word	0x200000c4

080008bc <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */
  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80008c0:	4b03      	ldr	r3, [pc, #12]	; (80008d0 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 80008c2:	0018      	movs	r0, r3
 80008c4:	f000 ffe0 	bl	8001888 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */


  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 80008c8:	46c0      	nop			; (mov r8, r8)
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	46c0      	nop			; (mov r8, r8)
 80008d0:	20000070 	.word	0x20000070

080008d4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80008d8:	46c0      	nop			; (mov r8, r8)
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
	...

080008e0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008e0:	480d      	ldr	r0, [pc, #52]	; (8000918 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008e2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008e4:	480d      	ldr	r0, [pc, #52]	; (800091c <LoopForever+0x6>)
  ldr r1, =_edata
 80008e6:	490e      	ldr	r1, [pc, #56]	; (8000920 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008e8:	4a0e      	ldr	r2, [pc, #56]	; (8000924 <LoopForever+0xe>)
  movs r3, #0
 80008ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008ec:	e002      	b.n	80008f4 <LoopCopyDataInit>

080008ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008f2:	3304      	adds	r3, #4

080008f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008f8:	d3f9      	bcc.n	80008ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008fa:	4a0b      	ldr	r2, [pc, #44]	; (8000928 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008fc:	4c0b      	ldr	r4, [pc, #44]	; (800092c <LoopForever+0x16>)
  movs r3, #0
 80008fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000900:	e001      	b.n	8000906 <LoopFillZerobss>

08000902 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000902:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000904:	3204      	adds	r2, #4

08000906 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000906:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000908:	d3fb      	bcc.n	8000902 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800090a:	f7ff ffe3 	bl	80008d4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800090e:	f003 fafd 	bl	8003f0c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000912:	f7ff fc85 	bl	8000220 <main>

08000916 <LoopForever>:

LoopForever:
    b LoopForever
 8000916:	e7fe      	b.n	8000916 <LoopForever>
  ldr   r0, =_estack
 8000918:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800091c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000920:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 8000924:	080040f4 	.word	0x080040f4
  ldr r2, =_sbss
 8000928:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 800092c:	20000174 	.word	0x20000174

08000930 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000930:	e7fe      	b.n	8000930 <ADC1_COMP_IRQHandler>
	...

08000934 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000938:	4b07      	ldr	r3, [pc, #28]	; (8000958 <HAL_Init+0x24>)
 800093a:	681a      	ldr	r2, [r3, #0]
 800093c:	4b06      	ldr	r3, [pc, #24]	; (8000958 <HAL_Init+0x24>)
 800093e:	2110      	movs	r1, #16
 8000940:	430a      	orrs	r2, r1
 8000942:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000944:	2003      	movs	r0, #3
 8000946:	f000 f809 	bl	800095c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800094a:	f7ff fe9b 	bl	8000684 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800094e:	2300      	movs	r3, #0
}
 8000950:	0018      	movs	r0, r3
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	46c0      	nop			; (mov r8, r8)
 8000958:	40022000 	.word	0x40022000

0800095c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800095c:	b590      	push	{r4, r7, lr}
 800095e:	b083      	sub	sp, #12
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000964:	4b14      	ldr	r3, [pc, #80]	; (80009b8 <HAL_InitTick+0x5c>)
 8000966:	681c      	ldr	r4, [r3, #0]
 8000968:	4b14      	ldr	r3, [pc, #80]	; (80009bc <HAL_InitTick+0x60>)
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	0019      	movs	r1, r3
 800096e:	23fa      	movs	r3, #250	; 0xfa
 8000970:	0098      	lsls	r0, r3, #2
 8000972:	f7ff fbc9 	bl	8000108 <__udivsi3>
 8000976:	0003      	movs	r3, r0
 8000978:	0019      	movs	r1, r3
 800097a:	0020      	movs	r0, r4
 800097c:	f7ff fbc4 	bl	8000108 <__udivsi3>
 8000980:	0003      	movs	r3, r0
 8000982:	0018      	movs	r0, r3
 8000984:	f000 f92f 	bl	8000be6 <HAL_SYSTICK_Config>
 8000988:	1e03      	subs	r3, r0, #0
 800098a:	d001      	beq.n	8000990 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800098c:	2301      	movs	r3, #1
 800098e:	e00f      	b.n	80009b0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	2b03      	cmp	r3, #3
 8000994:	d80b      	bhi.n	80009ae <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000996:	6879      	ldr	r1, [r7, #4]
 8000998:	2301      	movs	r3, #1
 800099a:	425b      	negs	r3, r3
 800099c:	2200      	movs	r2, #0
 800099e:	0018      	movs	r0, r3
 80009a0:	f000 f8fc 	bl	8000b9c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009a4:	4b06      	ldr	r3, [pc, #24]	; (80009c0 <HAL_InitTick+0x64>)
 80009a6:	687a      	ldr	r2, [r7, #4]
 80009a8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80009aa:	2300      	movs	r3, #0
 80009ac:	e000      	b.n	80009b0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80009ae:	2301      	movs	r3, #1
}
 80009b0:	0018      	movs	r0, r3
 80009b2:	46bd      	mov	sp, r7
 80009b4:	b003      	add	sp, #12
 80009b6:	bd90      	pop	{r4, r7, pc}
 80009b8:	20000000 	.word	0x20000000
 80009bc:	20000008 	.word	0x20000008
 80009c0:	20000004 	.word	0x20000004

080009c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009c8:	4b05      	ldr	r3, [pc, #20]	; (80009e0 <HAL_IncTick+0x1c>)
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	001a      	movs	r2, r3
 80009ce:	4b05      	ldr	r3, [pc, #20]	; (80009e4 <HAL_IncTick+0x20>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	18d2      	adds	r2, r2, r3
 80009d4:	4b03      	ldr	r3, [pc, #12]	; (80009e4 <HAL_IncTick+0x20>)
 80009d6:	601a      	str	r2, [r3, #0]
}
 80009d8:	46c0      	nop			; (mov r8, r8)
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	46c0      	nop			; (mov r8, r8)
 80009e0:	20000008 	.word	0x20000008
 80009e4:	20000108 	.word	0x20000108

080009e8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
  return uwTick;
 80009ec:	4b02      	ldr	r3, [pc, #8]	; (80009f8 <HAL_GetTick+0x10>)
 80009ee:	681b      	ldr	r3, [r3, #0]
}
 80009f0:	0018      	movs	r0, r3
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	46c0      	nop			; (mov r8, r8)
 80009f8:	20000108 	.word	0x20000108

080009fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b084      	sub	sp, #16
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a04:	f7ff fff0 	bl	80009e8 <HAL_GetTick>
 8000a08:	0003      	movs	r3, r0
 8000a0a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	3301      	adds	r3, #1
 8000a14:	d005      	beq.n	8000a22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a16:	4b0a      	ldr	r3, [pc, #40]	; (8000a40 <HAL_Delay+0x44>)
 8000a18:	781b      	ldrb	r3, [r3, #0]
 8000a1a:	001a      	movs	r2, r3
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	189b      	adds	r3, r3, r2
 8000a20:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000a22:	46c0      	nop			; (mov r8, r8)
 8000a24:	f7ff ffe0 	bl	80009e8 <HAL_GetTick>
 8000a28:	0002      	movs	r2, r0
 8000a2a:	68bb      	ldr	r3, [r7, #8]
 8000a2c:	1ad3      	subs	r3, r2, r3
 8000a2e:	68fa      	ldr	r2, [r7, #12]
 8000a30:	429a      	cmp	r2, r3
 8000a32:	d8f7      	bhi.n	8000a24 <HAL_Delay+0x28>
  {
  }
}
 8000a34:	46c0      	nop			; (mov r8, r8)
 8000a36:	46c0      	nop			; (mov r8, r8)
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	b004      	add	sp, #16
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	46c0      	nop			; (mov r8, r8)
 8000a40:	20000008 	.word	0x20000008

08000a44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	0002      	movs	r2, r0
 8000a4c:	1dfb      	adds	r3, r7, #7
 8000a4e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a50:	1dfb      	adds	r3, r7, #7
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	2b7f      	cmp	r3, #127	; 0x7f
 8000a56:	d809      	bhi.n	8000a6c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a58:	1dfb      	adds	r3, r7, #7
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	001a      	movs	r2, r3
 8000a5e:	231f      	movs	r3, #31
 8000a60:	401a      	ands	r2, r3
 8000a62:	4b04      	ldr	r3, [pc, #16]	; (8000a74 <__NVIC_EnableIRQ+0x30>)
 8000a64:	2101      	movs	r1, #1
 8000a66:	4091      	lsls	r1, r2
 8000a68:	000a      	movs	r2, r1
 8000a6a:	601a      	str	r2, [r3, #0]
  }
}
 8000a6c:	46c0      	nop			; (mov r8, r8)
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	b002      	add	sp, #8
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	e000e100 	.word	0xe000e100

08000a78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a78:	b590      	push	{r4, r7, lr}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	0002      	movs	r2, r0
 8000a80:	6039      	str	r1, [r7, #0]
 8000a82:	1dfb      	adds	r3, r7, #7
 8000a84:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a86:	1dfb      	adds	r3, r7, #7
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	2b7f      	cmp	r3, #127	; 0x7f
 8000a8c:	d828      	bhi.n	8000ae0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a8e:	4a2f      	ldr	r2, [pc, #188]	; (8000b4c <__NVIC_SetPriority+0xd4>)
 8000a90:	1dfb      	adds	r3, r7, #7
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	b25b      	sxtb	r3, r3
 8000a96:	089b      	lsrs	r3, r3, #2
 8000a98:	33c0      	adds	r3, #192	; 0xc0
 8000a9a:	009b      	lsls	r3, r3, #2
 8000a9c:	589b      	ldr	r3, [r3, r2]
 8000a9e:	1dfa      	adds	r2, r7, #7
 8000aa0:	7812      	ldrb	r2, [r2, #0]
 8000aa2:	0011      	movs	r1, r2
 8000aa4:	2203      	movs	r2, #3
 8000aa6:	400a      	ands	r2, r1
 8000aa8:	00d2      	lsls	r2, r2, #3
 8000aaa:	21ff      	movs	r1, #255	; 0xff
 8000aac:	4091      	lsls	r1, r2
 8000aae:	000a      	movs	r2, r1
 8000ab0:	43d2      	mvns	r2, r2
 8000ab2:	401a      	ands	r2, r3
 8000ab4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	019b      	lsls	r3, r3, #6
 8000aba:	22ff      	movs	r2, #255	; 0xff
 8000abc:	401a      	ands	r2, r3
 8000abe:	1dfb      	adds	r3, r7, #7
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	0018      	movs	r0, r3
 8000ac4:	2303      	movs	r3, #3
 8000ac6:	4003      	ands	r3, r0
 8000ac8:	00db      	lsls	r3, r3, #3
 8000aca:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000acc:	481f      	ldr	r0, [pc, #124]	; (8000b4c <__NVIC_SetPriority+0xd4>)
 8000ace:	1dfb      	adds	r3, r7, #7
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	b25b      	sxtb	r3, r3
 8000ad4:	089b      	lsrs	r3, r3, #2
 8000ad6:	430a      	orrs	r2, r1
 8000ad8:	33c0      	adds	r3, #192	; 0xc0
 8000ada:	009b      	lsls	r3, r3, #2
 8000adc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000ade:	e031      	b.n	8000b44 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ae0:	4a1b      	ldr	r2, [pc, #108]	; (8000b50 <__NVIC_SetPriority+0xd8>)
 8000ae2:	1dfb      	adds	r3, r7, #7
 8000ae4:	781b      	ldrb	r3, [r3, #0]
 8000ae6:	0019      	movs	r1, r3
 8000ae8:	230f      	movs	r3, #15
 8000aea:	400b      	ands	r3, r1
 8000aec:	3b08      	subs	r3, #8
 8000aee:	089b      	lsrs	r3, r3, #2
 8000af0:	3306      	adds	r3, #6
 8000af2:	009b      	lsls	r3, r3, #2
 8000af4:	18d3      	adds	r3, r2, r3
 8000af6:	3304      	adds	r3, #4
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	1dfa      	adds	r2, r7, #7
 8000afc:	7812      	ldrb	r2, [r2, #0]
 8000afe:	0011      	movs	r1, r2
 8000b00:	2203      	movs	r2, #3
 8000b02:	400a      	ands	r2, r1
 8000b04:	00d2      	lsls	r2, r2, #3
 8000b06:	21ff      	movs	r1, #255	; 0xff
 8000b08:	4091      	lsls	r1, r2
 8000b0a:	000a      	movs	r2, r1
 8000b0c:	43d2      	mvns	r2, r2
 8000b0e:	401a      	ands	r2, r3
 8000b10:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	019b      	lsls	r3, r3, #6
 8000b16:	22ff      	movs	r2, #255	; 0xff
 8000b18:	401a      	ands	r2, r3
 8000b1a:	1dfb      	adds	r3, r7, #7
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	0018      	movs	r0, r3
 8000b20:	2303      	movs	r3, #3
 8000b22:	4003      	ands	r3, r0
 8000b24:	00db      	lsls	r3, r3, #3
 8000b26:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b28:	4809      	ldr	r0, [pc, #36]	; (8000b50 <__NVIC_SetPriority+0xd8>)
 8000b2a:	1dfb      	adds	r3, r7, #7
 8000b2c:	781b      	ldrb	r3, [r3, #0]
 8000b2e:	001c      	movs	r4, r3
 8000b30:	230f      	movs	r3, #15
 8000b32:	4023      	ands	r3, r4
 8000b34:	3b08      	subs	r3, #8
 8000b36:	089b      	lsrs	r3, r3, #2
 8000b38:	430a      	orrs	r2, r1
 8000b3a:	3306      	adds	r3, #6
 8000b3c:	009b      	lsls	r3, r3, #2
 8000b3e:	18c3      	adds	r3, r0, r3
 8000b40:	3304      	adds	r3, #4
 8000b42:	601a      	str	r2, [r3, #0]
}
 8000b44:	46c0      	nop			; (mov r8, r8)
 8000b46:	46bd      	mov	sp, r7
 8000b48:	b003      	add	sp, #12
 8000b4a:	bd90      	pop	{r4, r7, pc}
 8000b4c:	e000e100 	.word	0xe000e100
 8000b50:	e000ed00 	.word	0xe000ed00

08000b54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	1e5a      	subs	r2, r3, #1
 8000b60:	2380      	movs	r3, #128	; 0x80
 8000b62:	045b      	lsls	r3, r3, #17
 8000b64:	429a      	cmp	r2, r3
 8000b66:	d301      	bcc.n	8000b6c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b68:	2301      	movs	r3, #1
 8000b6a:	e010      	b.n	8000b8e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b6c:	4b0a      	ldr	r3, [pc, #40]	; (8000b98 <SysTick_Config+0x44>)
 8000b6e:	687a      	ldr	r2, [r7, #4]
 8000b70:	3a01      	subs	r2, #1
 8000b72:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b74:	2301      	movs	r3, #1
 8000b76:	425b      	negs	r3, r3
 8000b78:	2103      	movs	r1, #3
 8000b7a:	0018      	movs	r0, r3
 8000b7c:	f7ff ff7c 	bl	8000a78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b80:	4b05      	ldr	r3, [pc, #20]	; (8000b98 <SysTick_Config+0x44>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b86:	4b04      	ldr	r3, [pc, #16]	; (8000b98 <SysTick_Config+0x44>)
 8000b88:	2207      	movs	r2, #7
 8000b8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b8c:	2300      	movs	r3, #0
}
 8000b8e:	0018      	movs	r0, r3
 8000b90:	46bd      	mov	sp, r7
 8000b92:	b002      	add	sp, #8
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	46c0      	nop			; (mov r8, r8)
 8000b98:	e000e010 	.word	0xe000e010

08000b9c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b084      	sub	sp, #16
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	60b9      	str	r1, [r7, #8]
 8000ba4:	607a      	str	r2, [r7, #4]
 8000ba6:	210f      	movs	r1, #15
 8000ba8:	187b      	adds	r3, r7, r1
 8000baa:	1c02      	adds	r2, r0, #0
 8000bac:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000bae:	68ba      	ldr	r2, [r7, #8]
 8000bb0:	187b      	adds	r3, r7, r1
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	b25b      	sxtb	r3, r3
 8000bb6:	0011      	movs	r1, r2
 8000bb8:	0018      	movs	r0, r3
 8000bba:	f7ff ff5d 	bl	8000a78 <__NVIC_SetPriority>
}
 8000bbe:	46c0      	nop			; (mov r8, r8)
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	b004      	add	sp, #16
 8000bc4:	bd80      	pop	{r7, pc}

08000bc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bc6:	b580      	push	{r7, lr}
 8000bc8:	b082      	sub	sp, #8
 8000bca:	af00      	add	r7, sp, #0
 8000bcc:	0002      	movs	r2, r0
 8000bce:	1dfb      	adds	r3, r7, #7
 8000bd0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000bd2:	1dfb      	adds	r3, r7, #7
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	b25b      	sxtb	r3, r3
 8000bd8:	0018      	movs	r0, r3
 8000bda:	f7ff ff33 	bl	8000a44 <__NVIC_EnableIRQ>
}
 8000bde:	46c0      	nop			; (mov r8, r8)
 8000be0:	46bd      	mov	sp, r7
 8000be2:	b002      	add	sp, #8
 8000be4:	bd80      	pop	{r7, pc}

08000be6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000be6:	b580      	push	{r7, lr}
 8000be8:	b082      	sub	sp, #8
 8000bea:	af00      	add	r7, sp, #0
 8000bec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	0018      	movs	r0, r3
 8000bf2:	f7ff ffaf 	bl	8000b54 <SysTick_Config>
 8000bf6:	0003      	movs	r3, r0
}
 8000bf8:	0018      	movs	r0, r3
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	b002      	add	sp, #8
 8000bfe:	bd80      	pop	{r7, pc}

08000c00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b086      	sub	sp, #24
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
 8000c08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c0e:	e14f      	b.n	8000eb0 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	2101      	movs	r1, #1
 8000c16:	697a      	ldr	r2, [r7, #20]
 8000c18:	4091      	lsls	r1, r2
 8000c1a:	000a      	movs	r2, r1
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d100      	bne.n	8000c28 <HAL_GPIO_Init+0x28>
 8000c26:	e140      	b.n	8000eaa <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	2203      	movs	r2, #3
 8000c2e:	4013      	ands	r3, r2
 8000c30:	2b01      	cmp	r3, #1
 8000c32:	d005      	beq.n	8000c40 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	2203      	movs	r2, #3
 8000c3a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c3c:	2b02      	cmp	r3, #2
 8000c3e:	d130      	bne.n	8000ca2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	689b      	ldr	r3, [r3, #8]
 8000c44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000c46:	697b      	ldr	r3, [r7, #20]
 8000c48:	005b      	lsls	r3, r3, #1
 8000c4a:	2203      	movs	r2, #3
 8000c4c:	409a      	lsls	r2, r3
 8000c4e:	0013      	movs	r3, r2
 8000c50:	43da      	mvns	r2, r3
 8000c52:	693b      	ldr	r3, [r7, #16]
 8000c54:	4013      	ands	r3, r2
 8000c56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	68da      	ldr	r2, [r3, #12]
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	005b      	lsls	r3, r3, #1
 8000c60:	409a      	lsls	r2, r3
 8000c62:	0013      	movs	r3, r2
 8000c64:	693a      	ldr	r2, [r7, #16]
 8000c66:	4313      	orrs	r3, r2
 8000c68:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	693a      	ldr	r2, [r7, #16]
 8000c6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c76:	2201      	movs	r2, #1
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	409a      	lsls	r2, r3
 8000c7c:	0013      	movs	r3, r2
 8000c7e:	43da      	mvns	r2, r3
 8000c80:	693b      	ldr	r3, [r7, #16]
 8000c82:	4013      	ands	r3, r2
 8000c84:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	091b      	lsrs	r3, r3, #4
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	401a      	ands	r2, r3
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	409a      	lsls	r2, r3
 8000c94:	0013      	movs	r3, r2
 8000c96:	693a      	ldr	r2, [r7, #16]
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	693a      	ldr	r2, [r7, #16]
 8000ca0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	2203      	movs	r2, #3
 8000ca8:	4013      	ands	r3, r2
 8000caa:	2b03      	cmp	r3, #3
 8000cac:	d017      	beq.n	8000cde <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	68db      	ldr	r3, [r3, #12]
 8000cb2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	005b      	lsls	r3, r3, #1
 8000cb8:	2203      	movs	r2, #3
 8000cba:	409a      	lsls	r2, r3
 8000cbc:	0013      	movs	r3, r2
 8000cbe:	43da      	mvns	r2, r3
 8000cc0:	693b      	ldr	r3, [r7, #16]
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000cc6:	683b      	ldr	r3, [r7, #0]
 8000cc8:	689a      	ldr	r2, [r3, #8]
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	005b      	lsls	r3, r3, #1
 8000cce:	409a      	lsls	r2, r3
 8000cd0:	0013      	movs	r3, r2
 8000cd2:	693a      	ldr	r2, [r7, #16]
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	693a      	ldr	r2, [r7, #16]
 8000cdc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	2203      	movs	r2, #3
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	2b02      	cmp	r3, #2
 8000ce8:	d123      	bne.n	8000d32 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000cea:	697b      	ldr	r3, [r7, #20]
 8000cec:	08da      	lsrs	r2, r3, #3
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	3208      	adds	r2, #8
 8000cf2:	0092      	lsls	r2, r2, #2
 8000cf4:	58d3      	ldr	r3, [r2, r3]
 8000cf6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	2207      	movs	r2, #7
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	009b      	lsls	r3, r3, #2
 8000d00:	220f      	movs	r2, #15
 8000d02:	409a      	lsls	r2, r3
 8000d04:	0013      	movs	r3, r2
 8000d06:	43da      	mvns	r2, r3
 8000d08:	693b      	ldr	r3, [r7, #16]
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	691a      	ldr	r2, [r3, #16]
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	2107      	movs	r1, #7
 8000d16:	400b      	ands	r3, r1
 8000d18:	009b      	lsls	r3, r3, #2
 8000d1a:	409a      	lsls	r2, r3
 8000d1c:	0013      	movs	r3, r2
 8000d1e:	693a      	ldr	r2, [r7, #16]
 8000d20:	4313      	orrs	r3, r2
 8000d22:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d24:	697b      	ldr	r3, [r7, #20]
 8000d26:	08da      	lsrs	r2, r3, #3
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	3208      	adds	r2, #8
 8000d2c:	0092      	lsls	r2, r2, #2
 8000d2e:	6939      	ldr	r1, [r7, #16]
 8000d30:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	005b      	lsls	r3, r3, #1
 8000d3c:	2203      	movs	r2, #3
 8000d3e:	409a      	lsls	r2, r3
 8000d40:	0013      	movs	r3, r2
 8000d42:	43da      	mvns	r2, r3
 8000d44:	693b      	ldr	r3, [r7, #16]
 8000d46:	4013      	ands	r3, r2
 8000d48:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	2203      	movs	r2, #3
 8000d50:	401a      	ands	r2, r3
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	005b      	lsls	r3, r3, #1
 8000d56:	409a      	lsls	r2, r3
 8000d58:	0013      	movs	r3, r2
 8000d5a:	693a      	ldr	r2, [r7, #16]
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	693a      	ldr	r2, [r7, #16]
 8000d64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	685a      	ldr	r2, [r3, #4]
 8000d6a:	23c0      	movs	r3, #192	; 0xc0
 8000d6c:	029b      	lsls	r3, r3, #10
 8000d6e:	4013      	ands	r3, r2
 8000d70:	d100      	bne.n	8000d74 <HAL_GPIO_Init+0x174>
 8000d72:	e09a      	b.n	8000eaa <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d74:	4b54      	ldr	r3, [pc, #336]	; (8000ec8 <HAL_GPIO_Init+0x2c8>)
 8000d76:	699a      	ldr	r2, [r3, #24]
 8000d78:	4b53      	ldr	r3, [pc, #332]	; (8000ec8 <HAL_GPIO_Init+0x2c8>)
 8000d7a:	2101      	movs	r1, #1
 8000d7c:	430a      	orrs	r2, r1
 8000d7e:	619a      	str	r2, [r3, #24]
 8000d80:	4b51      	ldr	r3, [pc, #324]	; (8000ec8 <HAL_GPIO_Init+0x2c8>)
 8000d82:	699b      	ldr	r3, [r3, #24]
 8000d84:	2201      	movs	r2, #1
 8000d86:	4013      	ands	r3, r2
 8000d88:	60bb      	str	r3, [r7, #8]
 8000d8a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000d8c:	4a4f      	ldr	r2, [pc, #316]	; (8000ecc <HAL_GPIO_Init+0x2cc>)
 8000d8e:	697b      	ldr	r3, [r7, #20]
 8000d90:	089b      	lsrs	r3, r3, #2
 8000d92:	3302      	adds	r3, #2
 8000d94:	009b      	lsls	r3, r3, #2
 8000d96:	589b      	ldr	r3, [r3, r2]
 8000d98:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	2203      	movs	r2, #3
 8000d9e:	4013      	ands	r3, r2
 8000da0:	009b      	lsls	r3, r3, #2
 8000da2:	220f      	movs	r2, #15
 8000da4:	409a      	lsls	r2, r3
 8000da6:	0013      	movs	r3, r2
 8000da8:	43da      	mvns	r2, r3
 8000daa:	693b      	ldr	r3, [r7, #16]
 8000dac:	4013      	ands	r3, r2
 8000dae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000db0:	687a      	ldr	r2, [r7, #4]
 8000db2:	2390      	movs	r3, #144	; 0x90
 8000db4:	05db      	lsls	r3, r3, #23
 8000db6:	429a      	cmp	r2, r3
 8000db8:	d013      	beq.n	8000de2 <HAL_GPIO_Init+0x1e2>
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	4a44      	ldr	r2, [pc, #272]	; (8000ed0 <HAL_GPIO_Init+0x2d0>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d00d      	beq.n	8000dde <HAL_GPIO_Init+0x1de>
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	4a43      	ldr	r2, [pc, #268]	; (8000ed4 <HAL_GPIO_Init+0x2d4>)
 8000dc6:	4293      	cmp	r3, r2
 8000dc8:	d007      	beq.n	8000dda <HAL_GPIO_Init+0x1da>
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	4a42      	ldr	r2, [pc, #264]	; (8000ed8 <HAL_GPIO_Init+0x2d8>)
 8000dce:	4293      	cmp	r3, r2
 8000dd0:	d101      	bne.n	8000dd6 <HAL_GPIO_Init+0x1d6>
 8000dd2:	2303      	movs	r3, #3
 8000dd4:	e006      	b.n	8000de4 <HAL_GPIO_Init+0x1e4>
 8000dd6:	2305      	movs	r3, #5
 8000dd8:	e004      	b.n	8000de4 <HAL_GPIO_Init+0x1e4>
 8000dda:	2302      	movs	r3, #2
 8000ddc:	e002      	b.n	8000de4 <HAL_GPIO_Init+0x1e4>
 8000dde:	2301      	movs	r3, #1
 8000de0:	e000      	b.n	8000de4 <HAL_GPIO_Init+0x1e4>
 8000de2:	2300      	movs	r3, #0
 8000de4:	697a      	ldr	r2, [r7, #20]
 8000de6:	2103      	movs	r1, #3
 8000de8:	400a      	ands	r2, r1
 8000dea:	0092      	lsls	r2, r2, #2
 8000dec:	4093      	lsls	r3, r2
 8000dee:	693a      	ldr	r2, [r7, #16]
 8000df0:	4313      	orrs	r3, r2
 8000df2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000df4:	4935      	ldr	r1, [pc, #212]	; (8000ecc <HAL_GPIO_Init+0x2cc>)
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	089b      	lsrs	r3, r3, #2
 8000dfa:	3302      	adds	r3, #2
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	693a      	ldr	r2, [r7, #16]
 8000e00:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e02:	4b36      	ldr	r3, [pc, #216]	; (8000edc <HAL_GPIO_Init+0x2dc>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	43da      	mvns	r2, r3
 8000e0c:	693b      	ldr	r3, [r7, #16]
 8000e0e:	4013      	ands	r3, r2
 8000e10:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	685a      	ldr	r2, [r3, #4]
 8000e16:	2380      	movs	r3, #128	; 0x80
 8000e18:	025b      	lsls	r3, r3, #9
 8000e1a:	4013      	ands	r3, r2
 8000e1c:	d003      	beq.n	8000e26 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000e1e:	693a      	ldr	r2, [r7, #16]
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	4313      	orrs	r3, r2
 8000e24:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000e26:	4b2d      	ldr	r3, [pc, #180]	; (8000edc <HAL_GPIO_Init+0x2dc>)
 8000e28:	693a      	ldr	r2, [r7, #16]
 8000e2a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000e2c:	4b2b      	ldr	r3, [pc, #172]	; (8000edc <HAL_GPIO_Init+0x2dc>)
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	43da      	mvns	r2, r3
 8000e36:	693b      	ldr	r3, [r7, #16]
 8000e38:	4013      	ands	r3, r2
 8000e3a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	685a      	ldr	r2, [r3, #4]
 8000e40:	2380      	movs	r3, #128	; 0x80
 8000e42:	029b      	lsls	r3, r3, #10
 8000e44:	4013      	ands	r3, r2
 8000e46:	d003      	beq.n	8000e50 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000e48:	693a      	ldr	r2, [r7, #16]
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000e50:	4b22      	ldr	r3, [pc, #136]	; (8000edc <HAL_GPIO_Init+0x2dc>)
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e56:	4b21      	ldr	r3, [pc, #132]	; (8000edc <HAL_GPIO_Init+0x2dc>)
 8000e58:	689b      	ldr	r3, [r3, #8]
 8000e5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	43da      	mvns	r2, r3
 8000e60:	693b      	ldr	r3, [r7, #16]
 8000e62:	4013      	ands	r3, r2
 8000e64:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	685a      	ldr	r2, [r3, #4]
 8000e6a:	2380      	movs	r3, #128	; 0x80
 8000e6c:	035b      	lsls	r3, r3, #13
 8000e6e:	4013      	ands	r3, r2
 8000e70:	d003      	beq.n	8000e7a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000e72:	693a      	ldr	r2, [r7, #16]
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	4313      	orrs	r3, r2
 8000e78:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000e7a:	4b18      	ldr	r3, [pc, #96]	; (8000edc <HAL_GPIO_Init+0x2dc>)
 8000e7c:	693a      	ldr	r2, [r7, #16]
 8000e7e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000e80:	4b16      	ldr	r3, [pc, #88]	; (8000edc <HAL_GPIO_Init+0x2dc>)
 8000e82:	68db      	ldr	r3, [r3, #12]
 8000e84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	43da      	mvns	r2, r3
 8000e8a:	693b      	ldr	r3, [r7, #16]
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	685a      	ldr	r2, [r3, #4]
 8000e94:	2380      	movs	r3, #128	; 0x80
 8000e96:	039b      	lsls	r3, r3, #14
 8000e98:	4013      	ands	r3, r2
 8000e9a:	d003      	beq.n	8000ea4 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000e9c:	693a      	ldr	r2, [r7, #16]
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000ea4:	4b0d      	ldr	r3, [pc, #52]	; (8000edc <HAL_GPIO_Init+0x2dc>)
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000eaa:	697b      	ldr	r3, [r7, #20]
 8000eac:	3301      	adds	r3, #1
 8000eae:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	40da      	lsrs	r2, r3
 8000eb8:	1e13      	subs	r3, r2, #0
 8000eba:	d000      	beq.n	8000ebe <HAL_GPIO_Init+0x2be>
 8000ebc:	e6a8      	b.n	8000c10 <HAL_GPIO_Init+0x10>
  } 
}
 8000ebe:	46c0      	nop			; (mov r8, r8)
 8000ec0:	46c0      	nop			; (mov r8, r8)
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	b006      	add	sp, #24
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	40021000 	.word	0x40021000
 8000ecc:	40010000 	.word	0x40010000
 8000ed0:	48000400 	.word	0x48000400
 8000ed4:	48000800 	.word	0x48000800
 8000ed8:	48000c00 	.word	0x48000c00
 8000edc:	40010400 	.word	0x40010400

08000ee0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	0008      	movs	r0, r1
 8000eea:	0011      	movs	r1, r2
 8000eec:	1cbb      	adds	r3, r7, #2
 8000eee:	1c02      	adds	r2, r0, #0
 8000ef0:	801a      	strh	r2, [r3, #0]
 8000ef2:	1c7b      	adds	r3, r7, #1
 8000ef4:	1c0a      	adds	r2, r1, #0
 8000ef6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ef8:	1c7b      	adds	r3, r7, #1
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d004      	beq.n	8000f0a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f00:	1cbb      	adds	r3, r7, #2
 8000f02:	881a      	ldrh	r2, [r3, #0]
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000f08:	e003      	b.n	8000f12 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f0a:	1cbb      	adds	r3, r7, #2
 8000f0c:	881a      	ldrh	r2, [r3, #0]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f12:	46c0      	nop			; (mov r8, r8)
 8000f14:	46bd      	mov	sp, r7
 8000f16:	b002      	add	sp, #8
 8000f18:	bd80      	pop	{r7, pc}

08000f1a <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000f1a:	b580      	push	{r7, lr}
 8000f1c:	b084      	sub	sp, #16
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	6078      	str	r0, [r7, #4]
 8000f22:	000a      	movs	r2, r1
 8000f24:	1cbb      	adds	r3, r7, #2
 8000f26:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	695b      	ldr	r3, [r3, #20]
 8000f2c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000f2e:	1cbb      	adds	r3, r7, #2
 8000f30:	881b      	ldrh	r3, [r3, #0]
 8000f32:	68fa      	ldr	r2, [r7, #12]
 8000f34:	4013      	ands	r3, r2
 8000f36:	041a      	lsls	r2, r3, #16
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	43db      	mvns	r3, r3
 8000f3c:	1cb9      	adds	r1, r7, #2
 8000f3e:	8809      	ldrh	r1, [r1, #0]
 8000f40:	400b      	ands	r3, r1
 8000f42:	431a      	orrs	r2, r3
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	619a      	str	r2, [r3, #24]
}
 8000f48:	46c0      	nop			; (mov r8, r8)
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	b004      	add	sp, #16
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b088      	sub	sp, #32
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d101      	bne.n	8000f62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	e301      	b.n	8001566 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	2201      	movs	r2, #1
 8000f68:	4013      	ands	r3, r2
 8000f6a:	d100      	bne.n	8000f6e <HAL_RCC_OscConfig+0x1e>
 8000f6c:	e08d      	b.n	800108a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000f6e:	4bc3      	ldr	r3, [pc, #780]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	220c      	movs	r2, #12
 8000f74:	4013      	ands	r3, r2
 8000f76:	2b04      	cmp	r3, #4
 8000f78:	d00e      	beq.n	8000f98 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f7a:	4bc0      	ldr	r3, [pc, #768]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	220c      	movs	r2, #12
 8000f80:	4013      	ands	r3, r2
 8000f82:	2b08      	cmp	r3, #8
 8000f84:	d116      	bne.n	8000fb4 <HAL_RCC_OscConfig+0x64>
 8000f86:	4bbd      	ldr	r3, [pc, #756]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000f88:	685a      	ldr	r2, [r3, #4]
 8000f8a:	2380      	movs	r3, #128	; 0x80
 8000f8c:	025b      	lsls	r3, r3, #9
 8000f8e:	401a      	ands	r2, r3
 8000f90:	2380      	movs	r3, #128	; 0x80
 8000f92:	025b      	lsls	r3, r3, #9
 8000f94:	429a      	cmp	r2, r3
 8000f96:	d10d      	bne.n	8000fb4 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f98:	4bb8      	ldr	r3, [pc, #736]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000f9a:	681a      	ldr	r2, [r3, #0]
 8000f9c:	2380      	movs	r3, #128	; 0x80
 8000f9e:	029b      	lsls	r3, r3, #10
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	d100      	bne.n	8000fa6 <HAL_RCC_OscConfig+0x56>
 8000fa4:	e070      	b.n	8001088 <HAL_RCC_OscConfig+0x138>
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d000      	beq.n	8000fb0 <HAL_RCC_OscConfig+0x60>
 8000fae:	e06b      	b.n	8001088 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	e2d8      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	2b01      	cmp	r3, #1
 8000fba:	d107      	bne.n	8000fcc <HAL_RCC_OscConfig+0x7c>
 8000fbc:	4baf      	ldr	r3, [pc, #700]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000fbe:	681a      	ldr	r2, [r3, #0]
 8000fc0:	4bae      	ldr	r3, [pc, #696]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000fc2:	2180      	movs	r1, #128	; 0x80
 8000fc4:	0249      	lsls	r1, r1, #9
 8000fc6:	430a      	orrs	r2, r1
 8000fc8:	601a      	str	r2, [r3, #0]
 8000fca:	e02f      	b.n	800102c <HAL_RCC_OscConfig+0xdc>
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d10c      	bne.n	8000fee <HAL_RCC_OscConfig+0x9e>
 8000fd4:	4ba9      	ldr	r3, [pc, #676]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	4ba8      	ldr	r3, [pc, #672]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000fda:	49a9      	ldr	r1, [pc, #676]	; (8001280 <HAL_RCC_OscConfig+0x330>)
 8000fdc:	400a      	ands	r2, r1
 8000fde:	601a      	str	r2, [r3, #0]
 8000fe0:	4ba6      	ldr	r3, [pc, #664]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000fe2:	681a      	ldr	r2, [r3, #0]
 8000fe4:	4ba5      	ldr	r3, [pc, #660]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000fe6:	49a7      	ldr	r1, [pc, #668]	; (8001284 <HAL_RCC_OscConfig+0x334>)
 8000fe8:	400a      	ands	r2, r1
 8000fea:	601a      	str	r2, [r3, #0]
 8000fec:	e01e      	b.n	800102c <HAL_RCC_OscConfig+0xdc>
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	2b05      	cmp	r3, #5
 8000ff4:	d10e      	bne.n	8001014 <HAL_RCC_OscConfig+0xc4>
 8000ff6:	4ba1      	ldr	r3, [pc, #644]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	4ba0      	ldr	r3, [pc, #640]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000ffc:	2180      	movs	r1, #128	; 0x80
 8000ffe:	02c9      	lsls	r1, r1, #11
 8001000:	430a      	orrs	r2, r1
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	4b9d      	ldr	r3, [pc, #628]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	4b9c      	ldr	r3, [pc, #624]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 800100a:	2180      	movs	r1, #128	; 0x80
 800100c:	0249      	lsls	r1, r1, #9
 800100e:	430a      	orrs	r2, r1
 8001010:	601a      	str	r2, [r3, #0]
 8001012:	e00b      	b.n	800102c <HAL_RCC_OscConfig+0xdc>
 8001014:	4b99      	ldr	r3, [pc, #612]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	4b98      	ldr	r3, [pc, #608]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 800101a:	4999      	ldr	r1, [pc, #612]	; (8001280 <HAL_RCC_OscConfig+0x330>)
 800101c:	400a      	ands	r2, r1
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	4b96      	ldr	r3, [pc, #600]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	4b95      	ldr	r3, [pc, #596]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001026:	4997      	ldr	r1, [pc, #604]	; (8001284 <HAL_RCC_OscConfig+0x334>)
 8001028:	400a      	ands	r2, r1
 800102a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d014      	beq.n	800105e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001034:	f7ff fcd8 	bl	80009e8 <HAL_GetTick>
 8001038:	0003      	movs	r3, r0
 800103a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800103c:	e008      	b.n	8001050 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800103e:	f7ff fcd3 	bl	80009e8 <HAL_GetTick>
 8001042:	0002      	movs	r2, r0
 8001044:	69bb      	ldr	r3, [r7, #24]
 8001046:	1ad3      	subs	r3, r2, r3
 8001048:	2b64      	cmp	r3, #100	; 0x64
 800104a:	d901      	bls.n	8001050 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 800104c:	2303      	movs	r3, #3
 800104e:	e28a      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001050:	4b8a      	ldr	r3, [pc, #552]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	2380      	movs	r3, #128	; 0x80
 8001056:	029b      	lsls	r3, r3, #10
 8001058:	4013      	ands	r3, r2
 800105a:	d0f0      	beq.n	800103e <HAL_RCC_OscConfig+0xee>
 800105c:	e015      	b.n	800108a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800105e:	f7ff fcc3 	bl	80009e8 <HAL_GetTick>
 8001062:	0003      	movs	r3, r0
 8001064:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001066:	e008      	b.n	800107a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001068:	f7ff fcbe 	bl	80009e8 <HAL_GetTick>
 800106c:	0002      	movs	r2, r0
 800106e:	69bb      	ldr	r3, [r7, #24]
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	2b64      	cmp	r3, #100	; 0x64
 8001074:	d901      	bls.n	800107a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001076:	2303      	movs	r3, #3
 8001078:	e275      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800107a:	4b80      	ldr	r3, [pc, #512]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 800107c:	681a      	ldr	r2, [r3, #0]
 800107e:	2380      	movs	r3, #128	; 0x80
 8001080:	029b      	lsls	r3, r3, #10
 8001082:	4013      	ands	r3, r2
 8001084:	d1f0      	bne.n	8001068 <HAL_RCC_OscConfig+0x118>
 8001086:	e000      	b.n	800108a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001088:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	2202      	movs	r2, #2
 8001090:	4013      	ands	r3, r2
 8001092:	d100      	bne.n	8001096 <HAL_RCC_OscConfig+0x146>
 8001094:	e069      	b.n	800116a <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001096:	4b79      	ldr	r3, [pc, #484]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	220c      	movs	r2, #12
 800109c:	4013      	ands	r3, r2
 800109e:	d00b      	beq.n	80010b8 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80010a0:	4b76      	ldr	r3, [pc, #472]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	220c      	movs	r2, #12
 80010a6:	4013      	ands	r3, r2
 80010a8:	2b08      	cmp	r3, #8
 80010aa:	d11c      	bne.n	80010e6 <HAL_RCC_OscConfig+0x196>
 80010ac:	4b73      	ldr	r3, [pc, #460]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80010ae:	685a      	ldr	r2, [r3, #4]
 80010b0:	2380      	movs	r3, #128	; 0x80
 80010b2:	025b      	lsls	r3, r3, #9
 80010b4:	4013      	ands	r3, r2
 80010b6:	d116      	bne.n	80010e6 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010b8:	4b70      	ldr	r3, [pc, #448]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	2202      	movs	r2, #2
 80010be:	4013      	ands	r3, r2
 80010c0:	d005      	beq.n	80010ce <HAL_RCC_OscConfig+0x17e>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	68db      	ldr	r3, [r3, #12]
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	d001      	beq.n	80010ce <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80010ca:	2301      	movs	r3, #1
 80010cc:	e24b      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010ce:	4b6b      	ldr	r3, [pc, #428]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	22f8      	movs	r2, #248	; 0xf8
 80010d4:	4393      	bics	r3, r2
 80010d6:	0019      	movs	r1, r3
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	691b      	ldr	r3, [r3, #16]
 80010dc:	00da      	lsls	r2, r3, #3
 80010de:	4b67      	ldr	r3, [pc, #412]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80010e0:	430a      	orrs	r2, r1
 80010e2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010e4:	e041      	b.n	800116a <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	68db      	ldr	r3, [r3, #12]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d024      	beq.n	8001138 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010ee:	4b63      	ldr	r3, [pc, #396]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80010f0:	681a      	ldr	r2, [r3, #0]
 80010f2:	4b62      	ldr	r3, [pc, #392]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80010f4:	2101      	movs	r1, #1
 80010f6:	430a      	orrs	r2, r1
 80010f8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010fa:	f7ff fc75 	bl	80009e8 <HAL_GetTick>
 80010fe:	0003      	movs	r3, r0
 8001100:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001102:	e008      	b.n	8001116 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001104:	f7ff fc70 	bl	80009e8 <HAL_GetTick>
 8001108:	0002      	movs	r2, r0
 800110a:	69bb      	ldr	r3, [r7, #24]
 800110c:	1ad3      	subs	r3, r2, r3
 800110e:	2b02      	cmp	r3, #2
 8001110:	d901      	bls.n	8001116 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001112:	2303      	movs	r3, #3
 8001114:	e227      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001116:	4b59      	ldr	r3, [pc, #356]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	2202      	movs	r2, #2
 800111c:	4013      	ands	r3, r2
 800111e:	d0f1      	beq.n	8001104 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001120:	4b56      	ldr	r3, [pc, #344]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	22f8      	movs	r2, #248	; 0xf8
 8001126:	4393      	bics	r3, r2
 8001128:	0019      	movs	r1, r3
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	691b      	ldr	r3, [r3, #16]
 800112e:	00da      	lsls	r2, r3, #3
 8001130:	4b52      	ldr	r3, [pc, #328]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001132:	430a      	orrs	r2, r1
 8001134:	601a      	str	r2, [r3, #0]
 8001136:	e018      	b.n	800116a <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001138:	4b50      	ldr	r3, [pc, #320]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	4b4f      	ldr	r3, [pc, #316]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 800113e:	2101      	movs	r1, #1
 8001140:	438a      	bics	r2, r1
 8001142:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001144:	f7ff fc50 	bl	80009e8 <HAL_GetTick>
 8001148:	0003      	movs	r3, r0
 800114a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800114c:	e008      	b.n	8001160 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800114e:	f7ff fc4b 	bl	80009e8 <HAL_GetTick>
 8001152:	0002      	movs	r2, r0
 8001154:	69bb      	ldr	r3, [r7, #24]
 8001156:	1ad3      	subs	r3, r2, r3
 8001158:	2b02      	cmp	r3, #2
 800115a:	d901      	bls.n	8001160 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 800115c:	2303      	movs	r3, #3
 800115e:	e202      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001160:	4b46      	ldr	r3, [pc, #280]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	2202      	movs	r2, #2
 8001166:	4013      	ands	r3, r2
 8001168:	d1f1      	bne.n	800114e <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	2208      	movs	r2, #8
 8001170:	4013      	ands	r3, r2
 8001172:	d036      	beq.n	80011e2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	69db      	ldr	r3, [r3, #28]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d019      	beq.n	80011b0 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800117c:	4b3f      	ldr	r3, [pc, #252]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 800117e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001180:	4b3e      	ldr	r3, [pc, #248]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001182:	2101      	movs	r1, #1
 8001184:	430a      	orrs	r2, r1
 8001186:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001188:	f7ff fc2e 	bl	80009e8 <HAL_GetTick>
 800118c:	0003      	movs	r3, r0
 800118e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001190:	e008      	b.n	80011a4 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001192:	f7ff fc29 	bl	80009e8 <HAL_GetTick>
 8001196:	0002      	movs	r2, r0
 8001198:	69bb      	ldr	r3, [r7, #24]
 800119a:	1ad3      	subs	r3, r2, r3
 800119c:	2b02      	cmp	r3, #2
 800119e:	d901      	bls.n	80011a4 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80011a0:	2303      	movs	r3, #3
 80011a2:	e1e0      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011a4:	4b35      	ldr	r3, [pc, #212]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80011a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011a8:	2202      	movs	r2, #2
 80011aa:	4013      	ands	r3, r2
 80011ac:	d0f1      	beq.n	8001192 <HAL_RCC_OscConfig+0x242>
 80011ae:	e018      	b.n	80011e2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011b0:	4b32      	ldr	r3, [pc, #200]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80011b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011b4:	4b31      	ldr	r3, [pc, #196]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80011b6:	2101      	movs	r1, #1
 80011b8:	438a      	bics	r2, r1
 80011ba:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011bc:	f7ff fc14 	bl	80009e8 <HAL_GetTick>
 80011c0:	0003      	movs	r3, r0
 80011c2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011c4:	e008      	b.n	80011d8 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011c6:	f7ff fc0f 	bl	80009e8 <HAL_GetTick>
 80011ca:	0002      	movs	r2, r0
 80011cc:	69bb      	ldr	r3, [r7, #24]
 80011ce:	1ad3      	subs	r3, r2, r3
 80011d0:	2b02      	cmp	r3, #2
 80011d2:	d901      	bls.n	80011d8 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80011d4:	2303      	movs	r3, #3
 80011d6:	e1c6      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011d8:	4b28      	ldr	r3, [pc, #160]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80011da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011dc:	2202      	movs	r2, #2
 80011de:	4013      	ands	r3, r2
 80011e0:	d1f1      	bne.n	80011c6 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	2204      	movs	r2, #4
 80011e8:	4013      	ands	r3, r2
 80011ea:	d100      	bne.n	80011ee <HAL_RCC_OscConfig+0x29e>
 80011ec:	e0b4      	b.n	8001358 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011ee:	201f      	movs	r0, #31
 80011f0:	183b      	adds	r3, r7, r0
 80011f2:	2200      	movs	r2, #0
 80011f4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011f6:	4b21      	ldr	r3, [pc, #132]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80011f8:	69da      	ldr	r2, [r3, #28]
 80011fa:	2380      	movs	r3, #128	; 0x80
 80011fc:	055b      	lsls	r3, r3, #21
 80011fe:	4013      	ands	r3, r2
 8001200:	d110      	bne.n	8001224 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001202:	4b1e      	ldr	r3, [pc, #120]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001204:	69da      	ldr	r2, [r3, #28]
 8001206:	4b1d      	ldr	r3, [pc, #116]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001208:	2180      	movs	r1, #128	; 0x80
 800120a:	0549      	lsls	r1, r1, #21
 800120c:	430a      	orrs	r2, r1
 800120e:	61da      	str	r2, [r3, #28]
 8001210:	4b1a      	ldr	r3, [pc, #104]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001212:	69da      	ldr	r2, [r3, #28]
 8001214:	2380      	movs	r3, #128	; 0x80
 8001216:	055b      	lsls	r3, r3, #21
 8001218:	4013      	ands	r3, r2
 800121a:	60fb      	str	r3, [r7, #12]
 800121c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800121e:	183b      	adds	r3, r7, r0
 8001220:	2201      	movs	r2, #1
 8001222:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001224:	4b18      	ldr	r3, [pc, #96]	; (8001288 <HAL_RCC_OscConfig+0x338>)
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	2380      	movs	r3, #128	; 0x80
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	4013      	ands	r3, r2
 800122e:	d11a      	bne.n	8001266 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001230:	4b15      	ldr	r3, [pc, #84]	; (8001288 <HAL_RCC_OscConfig+0x338>)
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	4b14      	ldr	r3, [pc, #80]	; (8001288 <HAL_RCC_OscConfig+0x338>)
 8001236:	2180      	movs	r1, #128	; 0x80
 8001238:	0049      	lsls	r1, r1, #1
 800123a:	430a      	orrs	r2, r1
 800123c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800123e:	f7ff fbd3 	bl	80009e8 <HAL_GetTick>
 8001242:	0003      	movs	r3, r0
 8001244:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001246:	e008      	b.n	800125a <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001248:	f7ff fbce 	bl	80009e8 <HAL_GetTick>
 800124c:	0002      	movs	r2, r0
 800124e:	69bb      	ldr	r3, [r7, #24]
 8001250:	1ad3      	subs	r3, r2, r3
 8001252:	2b64      	cmp	r3, #100	; 0x64
 8001254:	d901      	bls.n	800125a <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001256:	2303      	movs	r3, #3
 8001258:	e185      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800125a:	4b0b      	ldr	r3, [pc, #44]	; (8001288 <HAL_RCC_OscConfig+0x338>)
 800125c:	681a      	ldr	r2, [r3, #0]
 800125e:	2380      	movs	r3, #128	; 0x80
 8001260:	005b      	lsls	r3, r3, #1
 8001262:	4013      	ands	r3, r2
 8001264:	d0f0      	beq.n	8001248 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	689b      	ldr	r3, [r3, #8]
 800126a:	2b01      	cmp	r3, #1
 800126c:	d10e      	bne.n	800128c <HAL_RCC_OscConfig+0x33c>
 800126e:	4b03      	ldr	r3, [pc, #12]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001270:	6a1a      	ldr	r2, [r3, #32]
 8001272:	4b02      	ldr	r3, [pc, #8]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001274:	2101      	movs	r1, #1
 8001276:	430a      	orrs	r2, r1
 8001278:	621a      	str	r2, [r3, #32]
 800127a:	e035      	b.n	80012e8 <HAL_RCC_OscConfig+0x398>
 800127c:	40021000 	.word	0x40021000
 8001280:	fffeffff 	.word	0xfffeffff
 8001284:	fffbffff 	.word	0xfffbffff
 8001288:	40007000 	.word	0x40007000
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	689b      	ldr	r3, [r3, #8]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d10c      	bne.n	80012ae <HAL_RCC_OscConfig+0x35e>
 8001294:	4bb6      	ldr	r3, [pc, #728]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 8001296:	6a1a      	ldr	r2, [r3, #32]
 8001298:	4bb5      	ldr	r3, [pc, #724]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 800129a:	2101      	movs	r1, #1
 800129c:	438a      	bics	r2, r1
 800129e:	621a      	str	r2, [r3, #32]
 80012a0:	4bb3      	ldr	r3, [pc, #716]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80012a2:	6a1a      	ldr	r2, [r3, #32]
 80012a4:	4bb2      	ldr	r3, [pc, #712]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80012a6:	2104      	movs	r1, #4
 80012a8:	438a      	bics	r2, r1
 80012aa:	621a      	str	r2, [r3, #32]
 80012ac:	e01c      	b.n	80012e8 <HAL_RCC_OscConfig+0x398>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	2b05      	cmp	r3, #5
 80012b4:	d10c      	bne.n	80012d0 <HAL_RCC_OscConfig+0x380>
 80012b6:	4bae      	ldr	r3, [pc, #696]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80012b8:	6a1a      	ldr	r2, [r3, #32]
 80012ba:	4bad      	ldr	r3, [pc, #692]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80012bc:	2104      	movs	r1, #4
 80012be:	430a      	orrs	r2, r1
 80012c0:	621a      	str	r2, [r3, #32]
 80012c2:	4bab      	ldr	r3, [pc, #684]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80012c4:	6a1a      	ldr	r2, [r3, #32]
 80012c6:	4baa      	ldr	r3, [pc, #680]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80012c8:	2101      	movs	r1, #1
 80012ca:	430a      	orrs	r2, r1
 80012cc:	621a      	str	r2, [r3, #32]
 80012ce:	e00b      	b.n	80012e8 <HAL_RCC_OscConfig+0x398>
 80012d0:	4ba7      	ldr	r3, [pc, #668]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80012d2:	6a1a      	ldr	r2, [r3, #32]
 80012d4:	4ba6      	ldr	r3, [pc, #664]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80012d6:	2101      	movs	r1, #1
 80012d8:	438a      	bics	r2, r1
 80012da:	621a      	str	r2, [r3, #32]
 80012dc:	4ba4      	ldr	r3, [pc, #656]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80012de:	6a1a      	ldr	r2, [r3, #32]
 80012e0:	4ba3      	ldr	r3, [pc, #652]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80012e2:	2104      	movs	r1, #4
 80012e4:	438a      	bics	r2, r1
 80012e6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	689b      	ldr	r3, [r3, #8]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d014      	beq.n	800131a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012f0:	f7ff fb7a 	bl	80009e8 <HAL_GetTick>
 80012f4:	0003      	movs	r3, r0
 80012f6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012f8:	e009      	b.n	800130e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012fa:	f7ff fb75 	bl	80009e8 <HAL_GetTick>
 80012fe:	0002      	movs	r2, r0
 8001300:	69bb      	ldr	r3, [r7, #24]
 8001302:	1ad3      	subs	r3, r2, r3
 8001304:	4a9b      	ldr	r2, [pc, #620]	; (8001574 <HAL_RCC_OscConfig+0x624>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d901      	bls.n	800130e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800130a:	2303      	movs	r3, #3
 800130c:	e12b      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800130e:	4b98      	ldr	r3, [pc, #608]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 8001310:	6a1b      	ldr	r3, [r3, #32]
 8001312:	2202      	movs	r2, #2
 8001314:	4013      	ands	r3, r2
 8001316:	d0f0      	beq.n	80012fa <HAL_RCC_OscConfig+0x3aa>
 8001318:	e013      	b.n	8001342 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800131a:	f7ff fb65 	bl	80009e8 <HAL_GetTick>
 800131e:	0003      	movs	r3, r0
 8001320:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001322:	e009      	b.n	8001338 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001324:	f7ff fb60 	bl	80009e8 <HAL_GetTick>
 8001328:	0002      	movs	r2, r0
 800132a:	69bb      	ldr	r3, [r7, #24]
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	4a91      	ldr	r2, [pc, #580]	; (8001574 <HAL_RCC_OscConfig+0x624>)
 8001330:	4293      	cmp	r3, r2
 8001332:	d901      	bls.n	8001338 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001334:	2303      	movs	r3, #3
 8001336:	e116      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001338:	4b8d      	ldr	r3, [pc, #564]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 800133a:	6a1b      	ldr	r3, [r3, #32]
 800133c:	2202      	movs	r2, #2
 800133e:	4013      	ands	r3, r2
 8001340:	d1f0      	bne.n	8001324 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001342:	231f      	movs	r3, #31
 8001344:	18fb      	adds	r3, r7, r3
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b01      	cmp	r3, #1
 800134a:	d105      	bne.n	8001358 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800134c:	4b88      	ldr	r3, [pc, #544]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 800134e:	69da      	ldr	r2, [r3, #28]
 8001350:	4b87      	ldr	r3, [pc, #540]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 8001352:	4989      	ldr	r1, [pc, #548]	; (8001578 <HAL_RCC_OscConfig+0x628>)
 8001354:	400a      	ands	r2, r1
 8001356:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2210      	movs	r2, #16
 800135e:	4013      	ands	r3, r2
 8001360:	d063      	beq.n	800142a <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	695b      	ldr	r3, [r3, #20]
 8001366:	2b01      	cmp	r3, #1
 8001368:	d12a      	bne.n	80013c0 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800136a:	4b81      	ldr	r3, [pc, #516]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 800136c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800136e:	4b80      	ldr	r3, [pc, #512]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 8001370:	2104      	movs	r1, #4
 8001372:	430a      	orrs	r2, r1
 8001374:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001376:	4b7e      	ldr	r3, [pc, #504]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 8001378:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800137a:	4b7d      	ldr	r3, [pc, #500]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 800137c:	2101      	movs	r1, #1
 800137e:	430a      	orrs	r2, r1
 8001380:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001382:	f7ff fb31 	bl	80009e8 <HAL_GetTick>
 8001386:	0003      	movs	r3, r0
 8001388:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800138a:	e008      	b.n	800139e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800138c:	f7ff fb2c 	bl	80009e8 <HAL_GetTick>
 8001390:	0002      	movs	r2, r0
 8001392:	69bb      	ldr	r3, [r7, #24]
 8001394:	1ad3      	subs	r3, r2, r3
 8001396:	2b02      	cmp	r3, #2
 8001398:	d901      	bls.n	800139e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800139a:	2303      	movs	r3, #3
 800139c:	e0e3      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800139e:	4b74      	ldr	r3, [pc, #464]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80013a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013a2:	2202      	movs	r2, #2
 80013a4:	4013      	ands	r3, r2
 80013a6:	d0f1      	beq.n	800138c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80013a8:	4b71      	ldr	r3, [pc, #452]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80013aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013ac:	22f8      	movs	r2, #248	; 0xf8
 80013ae:	4393      	bics	r3, r2
 80013b0:	0019      	movs	r1, r3
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	699b      	ldr	r3, [r3, #24]
 80013b6:	00da      	lsls	r2, r3, #3
 80013b8:	4b6d      	ldr	r3, [pc, #436]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80013ba:	430a      	orrs	r2, r1
 80013bc:	635a      	str	r2, [r3, #52]	; 0x34
 80013be:	e034      	b.n	800142a <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	695b      	ldr	r3, [r3, #20]
 80013c4:	3305      	adds	r3, #5
 80013c6:	d111      	bne.n	80013ec <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80013c8:	4b69      	ldr	r3, [pc, #420]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80013ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013cc:	4b68      	ldr	r3, [pc, #416]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80013ce:	2104      	movs	r1, #4
 80013d0:	438a      	bics	r2, r1
 80013d2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80013d4:	4b66      	ldr	r3, [pc, #408]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80013d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013d8:	22f8      	movs	r2, #248	; 0xf8
 80013da:	4393      	bics	r3, r2
 80013dc:	0019      	movs	r1, r3
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	699b      	ldr	r3, [r3, #24]
 80013e2:	00da      	lsls	r2, r3, #3
 80013e4:	4b62      	ldr	r3, [pc, #392]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80013e6:	430a      	orrs	r2, r1
 80013e8:	635a      	str	r2, [r3, #52]	; 0x34
 80013ea:	e01e      	b.n	800142a <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80013ec:	4b60      	ldr	r3, [pc, #384]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80013ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013f0:	4b5f      	ldr	r3, [pc, #380]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80013f2:	2104      	movs	r1, #4
 80013f4:	430a      	orrs	r2, r1
 80013f6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80013f8:	4b5d      	ldr	r3, [pc, #372]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80013fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013fc:	4b5c      	ldr	r3, [pc, #368]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80013fe:	2101      	movs	r1, #1
 8001400:	438a      	bics	r2, r1
 8001402:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001404:	f7ff faf0 	bl	80009e8 <HAL_GetTick>
 8001408:	0003      	movs	r3, r0
 800140a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800140c:	e008      	b.n	8001420 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800140e:	f7ff faeb 	bl	80009e8 <HAL_GetTick>
 8001412:	0002      	movs	r2, r0
 8001414:	69bb      	ldr	r3, [r7, #24]
 8001416:	1ad3      	subs	r3, r2, r3
 8001418:	2b02      	cmp	r3, #2
 800141a:	d901      	bls.n	8001420 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 800141c:	2303      	movs	r3, #3
 800141e:	e0a2      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001420:	4b53      	ldr	r3, [pc, #332]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 8001422:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001424:	2202      	movs	r2, #2
 8001426:	4013      	ands	r3, r2
 8001428:	d1f1      	bne.n	800140e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6a1b      	ldr	r3, [r3, #32]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d100      	bne.n	8001434 <HAL_RCC_OscConfig+0x4e4>
 8001432:	e097      	b.n	8001564 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001434:	4b4e      	ldr	r3, [pc, #312]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	220c      	movs	r2, #12
 800143a:	4013      	ands	r3, r2
 800143c:	2b08      	cmp	r3, #8
 800143e:	d100      	bne.n	8001442 <HAL_RCC_OscConfig+0x4f2>
 8001440:	e06b      	b.n	800151a <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6a1b      	ldr	r3, [r3, #32]
 8001446:	2b02      	cmp	r3, #2
 8001448:	d14c      	bne.n	80014e4 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800144a:	4b49      	ldr	r3, [pc, #292]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	4b48      	ldr	r3, [pc, #288]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 8001450:	494a      	ldr	r1, [pc, #296]	; (800157c <HAL_RCC_OscConfig+0x62c>)
 8001452:	400a      	ands	r2, r1
 8001454:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001456:	f7ff fac7 	bl	80009e8 <HAL_GetTick>
 800145a:	0003      	movs	r3, r0
 800145c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800145e:	e008      	b.n	8001472 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001460:	f7ff fac2 	bl	80009e8 <HAL_GetTick>
 8001464:	0002      	movs	r2, r0
 8001466:	69bb      	ldr	r3, [r7, #24]
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	2b02      	cmp	r3, #2
 800146c:	d901      	bls.n	8001472 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800146e:	2303      	movs	r3, #3
 8001470:	e079      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001472:	4b3f      	ldr	r3, [pc, #252]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	2380      	movs	r3, #128	; 0x80
 8001478:	049b      	lsls	r3, r3, #18
 800147a:	4013      	ands	r3, r2
 800147c:	d1f0      	bne.n	8001460 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800147e:	4b3c      	ldr	r3, [pc, #240]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 8001480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001482:	220f      	movs	r2, #15
 8001484:	4393      	bics	r3, r2
 8001486:	0019      	movs	r1, r3
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800148c:	4b38      	ldr	r3, [pc, #224]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 800148e:	430a      	orrs	r2, r1
 8001490:	62da      	str	r2, [r3, #44]	; 0x2c
 8001492:	4b37      	ldr	r3, [pc, #220]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	4a3a      	ldr	r2, [pc, #232]	; (8001580 <HAL_RCC_OscConfig+0x630>)
 8001498:	4013      	ands	r3, r2
 800149a:	0019      	movs	r1, r3
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014a4:	431a      	orrs	r2, r3
 80014a6:	4b32      	ldr	r3, [pc, #200]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80014a8:	430a      	orrs	r2, r1
 80014aa:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80014ac:	4b30      	ldr	r3, [pc, #192]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	4b2f      	ldr	r3, [pc, #188]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80014b2:	2180      	movs	r1, #128	; 0x80
 80014b4:	0449      	lsls	r1, r1, #17
 80014b6:	430a      	orrs	r2, r1
 80014b8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014ba:	f7ff fa95 	bl	80009e8 <HAL_GetTick>
 80014be:	0003      	movs	r3, r0
 80014c0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80014c2:	e008      	b.n	80014d6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014c4:	f7ff fa90 	bl	80009e8 <HAL_GetTick>
 80014c8:	0002      	movs	r2, r0
 80014ca:	69bb      	ldr	r3, [r7, #24]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	2b02      	cmp	r3, #2
 80014d0:	d901      	bls.n	80014d6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80014d2:	2303      	movs	r3, #3
 80014d4:	e047      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80014d6:	4b26      	ldr	r3, [pc, #152]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	2380      	movs	r3, #128	; 0x80
 80014dc:	049b      	lsls	r3, r3, #18
 80014de:	4013      	ands	r3, r2
 80014e0:	d0f0      	beq.n	80014c4 <HAL_RCC_OscConfig+0x574>
 80014e2:	e03f      	b.n	8001564 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014e4:	4b22      	ldr	r3, [pc, #136]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	4b21      	ldr	r3, [pc, #132]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80014ea:	4924      	ldr	r1, [pc, #144]	; (800157c <HAL_RCC_OscConfig+0x62c>)
 80014ec:	400a      	ands	r2, r1
 80014ee:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014f0:	f7ff fa7a 	bl	80009e8 <HAL_GetTick>
 80014f4:	0003      	movs	r3, r0
 80014f6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014f8:	e008      	b.n	800150c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014fa:	f7ff fa75 	bl	80009e8 <HAL_GetTick>
 80014fe:	0002      	movs	r2, r0
 8001500:	69bb      	ldr	r3, [r7, #24]
 8001502:	1ad3      	subs	r3, r2, r3
 8001504:	2b02      	cmp	r3, #2
 8001506:	d901      	bls.n	800150c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001508:	2303      	movs	r3, #3
 800150a:	e02c      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800150c:	4b18      	ldr	r3, [pc, #96]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	2380      	movs	r3, #128	; 0x80
 8001512:	049b      	lsls	r3, r3, #18
 8001514:	4013      	ands	r3, r2
 8001516:	d1f0      	bne.n	80014fa <HAL_RCC_OscConfig+0x5aa>
 8001518:	e024      	b.n	8001564 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6a1b      	ldr	r3, [r3, #32]
 800151e:	2b01      	cmp	r3, #1
 8001520:	d101      	bne.n	8001526 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
 8001524:	e01f      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001526:	4b12      	ldr	r3, [pc, #72]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800152c:	4b10      	ldr	r3, [pc, #64]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 800152e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001530:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001532:	697a      	ldr	r2, [r7, #20]
 8001534:	2380      	movs	r3, #128	; 0x80
 8001536:	025b      	lsls	r3, r3, #9
 8001538:	401a      	ands	r2, r3
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800153e:	429a      	cmp	r2, r3
 8001540:	d10e      	bne.n	8001560 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001542:	693b      	ldr	r3, [r7, #16]
 8001544:	220f      	movs	r2, #15
 8001546:	401a      	ands	r2, r3
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800154c:	429a      	cmp	r2, r3
 800154e:	d107      	bne.n	8001560 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001550:	697a      	ldr	r2, [r7, #20]
 8001552:	23f0      	movs	r3, #240	; 0xf0
 8001554:	039b      	lsls	r3, r3, #14
 8001556:	401a      	ands	r2, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800155c:	429a      	cmp	r2, r3
 800155e:	d001      	beq.n	8001564 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001560:	2301      	movs	r3, #1
 8001562:	e000      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001564:	2300      	movs	r3, #0
}
 8001566:	0018      	movs	r0, r3
 8001568:	46bd      	mov	sp, r7
 800156a:	b008      	add	sp, #32
 800156c:	bd80      	pop	{r7, pc}
 800156e:	46c0      	nop			; (mov r8, r8)
 8001570:	40021000 	.word	0x40021000
 8001574:	00001388 	.word	0x00001388
 8001578:	efffffff 	.word	0xefffffff
 800157c:	feffffff 	.word	0xfeffffff
 8001580:	ffc2ffff 	.word	0xffc2ffff

08001584 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b084      	sub	sp, #16
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d101      	bne.n	8001598 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001594:	2301      	movs	r3, #1
 8001596:	e0b3      	b.n	8001700 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001598:	4b5b      	ldr	r3, [pc, #364]	; (8001708 <HAL_RCC_ClockConfig+0x184>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	2201      	movs	r2, #1
 800159e:	4013      	ands	r3, r2
 80015a0:	683a      	ldr	r2, [r7, #0]
 80015a2:	429a      	cmp	r2, r3
 80015a4:	d911      	bls.n	80015ca <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015a6:	4b58      	ldr	r3, [pc, #352]	; (8001708 <HAL_RCC_ClockConfig+0x184>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2201      	movs	r2, #1
 80015ac:	4393      	bics	r3, r2
 80015ae:	0019      	movs	r1, r3
 80015b0:	4b55      	ldr	r3, [pc, #340]	; (8001708 <HAL_RCC_ClockConfig+0x184>)
 80015b2:	683a      	ldr	r2, [r7, #0]
 80015b4:	430a      	orrs	r2, r1
 80015b6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015b8:	4b53      	ldr	r3, [pc, #332]	; (8001708 <HAL_RCC_ClockConfig+0x184>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2201      	movs	r2, #1
 80015be:	4013      	ands	r3, r2
 80015c0:	683a      	ldr	r2, [r7, #0]
 80015c2:	429a      	cmp	r2, r3
 80015c4:	d001      	beq.n	80015ca <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80015c6:	2301      	movs	r3, #1
 80015c8:	e09a      	b.n	8001700 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	2202      	movs	r2, #2
 80015d0:	4013      	ands	r3, r2
 80015d2:	d015      	beq.n	8001600 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2204      	movs	r2, #4
 80015da:	4013      	ands	r3, r2
 80015dc:	d006      	beq.n	80015ec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80015de:	4b4b      	ldr	r3, [pc, #300]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 80015e0:	685a      	ldr	r2, [r3, #4]
 80015e2:	4b4a      	ldr	r3, [pc, #296]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 80015e4:	21e0      	movs	r1, #224	; 0xe0
 80015e6:	00c9      	lsls	r1, r1, #3
 80015e8:	430a      	orrs	r2, r1
 80015ea:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015ec:	4b47      	ldr	r3, [pc, #284]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	22f0      	movs	r2, #240	; 0xf0
 80015f2:	4393      	bics	r3, r2
 80015f4:	0019      	movs	r1, r3
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	689a      	ldr	r2, [r3, #8]
 80015fa:	4b44      	ldr	r3, [pc, #272]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 80015fc:	430a      	orrs	r2, r1
 80015fe:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2201      	movs	r2, #1
 8001606:	4013      	ands	r3, r2
 8001608:	d040      	beq.n	800168c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	2b01      	cmp	r3, #1
 8001610:	d107      	bne.n	8001622 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001612:	4b3e      	ldr	r3, [pc, #248]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	2380      	movs	r3, #128	; 0x80
 8001618:	029b      	lsls	r3, r3, #10
 800161a:	4013      	ands	r3, r2
 800161c:	d114      	bne.n	8001648 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	e06e      	b.n	8001700 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	2b02      	cmp	r3, #2
 8001628:	d107      	bne.n	800163a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800162a:	4b38      	ldr	r3, [pc, #224]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	2380      	movs	r3, #128	; 0x80
 8001630:	049b      	lsls	r3, r3, #18
 8001632:	4013      	ands	r3, r2
 8001634:	d108      	bne.n	8001648 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001636:	2301      	movs	r3, #1
 8001638:	e062      	b.n	8001700 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800163a:	4b34      	ldr	r3, [pc, #208]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2202      	movs	r2, #2
 8001640:	4013      	ands	r3, r2
 8001642:	d101      	bne.n	8001648 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	e05b      	b.n	8001700 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001648:	4b30      	ldr	r3, [pc, #192]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	2203      	movs	r2, #3
 800164e:	4393      	bics	r3, r2
 8001650:	0019      	movs	r1, r3
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	685a      	ldr	r2, [r3, #4]
 8001656:	4b2d      	ldr	r3, [pc, #180]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 8001658:	430a      	orrs	r2, r1
 800165a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800165c:	f7ff f9c4 	bl	80009e8 <HAL_GetTick>
 8001660:	0003      	movs	r3, r0
 8001662:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001664:	e009      	b.n	800167a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001666:	f7ff f9bf 	bl	80009e8 <HAL_GetTick>
 800166a:	0002      	movs	r2, r0
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	1ad3      	subs	r3, r2, r3
 8001670:	4a27      	ldr	r2, [pc, #156]	; (8001710 <HAL_RCC_ClockConfig+0x18c>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d901      	bls.n	800167a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001676:	2303      	movs	r3, #3
 8001678:	e042      	b.n	8001700 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800167a:	4b24      	ldr	r3, [pc, #144]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	220c      	movs	r2, #12
 8001680:	401a      	ands	r2, r3
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	429a      	cmp	r2, r3
 800168a:	d1ec      	bne.n	8001666 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800168c:	4b1e      	ldr	r3, [pc, #120]	; (8001708 <HAL_RCC_ClockConfig+0x184>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	2201      	movs	r2, #1
 8001692:	4013      	ands	r3, r2
 8001694:	683a      	ldr	r2, [r7, #0]
 8001696:	429a      	cmp	r2, r3
 8001698:	d211      	bcs.n	80016be <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800169a:	4b1b      	ldr	r3, [pc, #108]	; (8001708 <HAL_RCC_ClockConfig+0x184>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	2201      	movs	r2, #1
 80016a0:	4393      	bics	r3, r2
 80016a2:	0019      	movs	r1, r3
 80016a4:	4b18      	ldr	r3, [pc, #96]	; (8001708 <HAL_RCC_ClockConfig+0x184>)
 80016a6:	683a      	ldr	r2, [r7, #0]
 80016a8:	430a      	orrs	r2, r1
 80016aa:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016ac:	4b16      	ldr	r3, [pc, #88]	; (8001708 <HAL_RCC_ClockConfig+0x184>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	2201      	movs	r2, #1
 80016b2:	4013      	ands	r3, r2
 80016b4:	683a      	ldr	r2, [r7, #0]
 80016b6:	429a      	cmp	r2, r3
 80016b8:	d001      	beq.n	80016be <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	e020      	b.n	8001700 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	2204      	movs	r2, #4
 80016c4:	4013      	ands	r3, r2
 80016c6:	d009      	beq.n	80016dc <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80016c8:	4b10      	ldr	r3, [pc, #64]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	4a11      	ldr	r2, [pc, #68]	; (8001714 <HAL_RCC_ClockConfig+0x190>)
 80016ce:	4013      	ands	r3, r2
 80016d0:	0019      	movs	r1, r3
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	68da      	ldr	r2, [r3, #12]
 80016d6:	4b0d      	ldr	r3, [pc, #52]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 80016d8:	430a      	orrs	r2, r1
 80016da:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80016dc:	f000 f820 	bl	8001720 <HAL_RCC_GetSysClockFreq>
 80016e0:	0001      	movs	r1, r0
 80016e2:	4b0a      	ldr	r3, [pc, #40]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	091b      	lsrs	r3, r3, #4
 80016e8:	220f      	movs	r2, #15
 80016ea:	4013      	ands	r3, r2
 80016ec:	4a0a      	ldr	r2, [pc, #40]	; (8001718 <HAL_RCC_ClockConfig+0x194>)
 80016ee:	5cd3      	ldrb	r3, [r2, r3]
 80016f0:	000a      	movs	r2, r1
 80016f2:	40da      	lsrs	r2, r3
 80016f4:	4b09      	ldr	r3, [pc, #36]	; (800171c <HAL_RCC_ClockConfig+0x198>)
 80016f6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80016f8:	2003      	movs	r0, #3
 80016fa:	f7ff f92f 	bl	800095c <HAL_InitTick>
  
  return HAL_OK;
 80016fe:	2300      	movs	r3, #0
}
 8001700:	0018      	movs	r0, r3
 8001702:	46bd      	mov	sp, r7
 8001704:	b004      	add	sp, #16
 8001706:	bd80      	pop	{r7, pc}
 8001708:	40022000 	.word	0x40022000
 800170c:	40021000 	.word	0x40021000
 8001710:	00001388 	.word	0x00001388
 8001714:	fffff8ff 	.word	0xfffff8ff
 8001718:	08003f9c 	.word	0x08003f9c
 800171c:	20000000 	.word	0x20000000

08001720 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001720:	b590      	push	{r4, r7, lr}
 8001722:	b08f      	sub	sp, #60	; 0x3c
 8001724:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001726:	2314      	movs	r3, #20
 8001728:	18fb      	adds	r3, r7, r3
 800172a:	4a2b      	ldr	r2, [pc, #172]	; (80017d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800172c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800172e:	c313      	stmia	r3!, {r0, r1, r4}
 8001730:	6812      	ldr	r2, [r2, #0]
 8001732:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001734:	1d3b      	adds	r3, r7, #4
 8001736:	4a29      	ldr	r2, [pc, #164]	; (80017dc <HAL_RCC_GetSysClockFreq+0xbc>)
 8001738:	ca13      	ldmia	r2!, {r0, r1, r4}
 800173a:	c313      	stmia	r3!, {r0, r1, r4}
 800173c:	6812      	ldr	r2, [r2, #0]
 800173e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001740:	2300      	movs	r3, #0
 8001742:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001744:	2300      	movs	r3, #0
 8001746:	62bb      	str	r3, [r7, #40]	; 0x28
 8001748:	2300      	movs	r3, #0
 800174a:	637b      	str	r3, [r7, #52]	; 0x34
 800174c:	2300      	movs	r3, #0
 800174e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001750:	2300      	movs	r3, #0
 8001752:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001754:	4b22      	ldr	r3, [pc, #136]	; (80017e0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800175a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800175c:	220c      	movs	r2, #12
 800175e:	4013      	ands	r3, r2
 8001760:	2b04      	cmp	r3, #4
 8001762:	d002      	beq.n	800176a <HAL_RCC_GetSysClockFreq+0x4a>
 8001764:	2b08      	cmp	r3, #8
 8001766:	d003      	beq.n	8001770 <HAL_RCC_GetSysClockFreq+0x50>
 8001768:	e02d      	b.n	80017c6 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800176a:	4b1e      	ldr	r3, [pc, #120]	; (80017e4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800176c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800176e:	e02d      	b.n	80017cc <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001772:	0c9b      	lsrs	r3, r3, #18
 8001774:	220f      	movs	r2, #15
 8001776:	4013      	ands	r3, r2
 8001778:	2214      	movs	r2, #20
 800177a:	18ba      	adds	r2, r7, r2
 800177c:	5cd3      	ldrb	r3, [r2, r3]
 800177e:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001780:	4b17      	ldr	r3, [pc, #92]	; (80017e0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001784:	220f      	movs	r2, #15
 8001786:	4013      	ands	r3, r2
 8001788:	1d3a      	adds	r2, r7, #4
 800178a:	5cd3      	ldrb	r3, [r2, r3]
 800178c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800178e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001790:	2380      	movs	r3, #128	; 0x80
 8001792:	025b      	lsls	r3, r3, #9
 8001794:	4013      	ands	r3, r2
 8001796:	d009      	beq.n	80017ac <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001798:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800179a:	4812      	ldr	r0, [pc, #72]	; (80017e4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800179c:	f7fe fcb4 	bl	8000108 <__udivsi3>
 80017a0:	0003      	movs	r3, r0
 80017a2:	001a      	movs	r2, r3
 80017a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a6:	4353      	muls	r3, r2
 80017a8:	637b      	str	r3, [r7, #52]	; 0x34
 80017aa:	e009      	b.n	80017c0 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80017ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80017ae:	000a      	movs	r2, r1
 80017b0:	0152      	lsls	r2, r2, #5
 80017b2:	1a52      	subs	r2, r2, r1
 80017b4:	0193      	lsls	r3, r2, #6
 80017b6:	1a9b      	subs	r3, r3, r2
 80017b8:	00db      	lsls	r3, r3, #3
 80017ba:	185b      	adds	r3, r3, r1
 80017bc:	021b      	lsls	r3, r3, #8
 80017be:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 80017c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017c2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80017c4:	e002      	b.n	80017cc <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80017c6:	4b07      	ldr	r3, [pc, #28]	; (80017e4 <HAL_RCC_GetSysClockFreq+0xc4>)
 80017c8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80017ca:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80017cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80017ce:	0018      	movs	r0, r3
 80017d0:	46bd      	mov	sp, r7
 80017d2:	b00f      	add	sp, #60	; 0x3c
 80017d4:	bd90      	pop	{r4, r7, pc}
 80017d6:	46c0      	nop			; (mov r8, r8)
 80017d8:	08003f7c 	.word	0x08003f7c
 80017dc:	08003f8c 	.word	0x08003f8c
 80017e0:	40021000 	.word	0x40021000
 80017e4:	007a1200 	.word	0x007a1200

080017e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d101      	bne.n	80017fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80017f6:	2301      	movs	r3, #1
 80017f8:	e042      	b.n	8001880 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	223d      	movs	r2, #61	; 0x3d
 80017fe:	5c9b      	ldrb	r3, [r3, r2]
 8001800:	b2db      	uxtb	r3, r3
 8001802:	2b00      	cmp	r3, #0
 8001804:	d107      	bne.n	8001816 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	223c      	movs	r2, #60	; 0x3c
 800180a:	2100      	movs	r1, #0
 800180c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	0018      	movs	r0, r3
 8001812:	f7fe ff5b 	bl	80006cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	223d      	movs	r2, #61	; 0x3d
 800181a:	2102      	movs	r1, #2
 800181c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	3304      	adds	r3, #4
 8001826:	0019      	movs	r1, r3
 8001828:	0010      	movs	r0, r2
 800182a:	f000 fa85 	bl	8001d38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2246      	movs	r2, #70	; 0x46
 8001832:	2101      	movs	r1, #1
 8001834:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	223e      	movs	r2, #62	; 0x3e
 800183a:	2101      	movs	r1, #1
 800183c:	5499      	strb	r1, [r3, r2]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	223f      	movs	r2, #63	; 0x3f
 8001842:	2101      	movs	r1, #1
 8001844:	5499      	strb	r1, [r3, r2]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2240      	movs	r2, #64	; 0x40
 800184a:	2101      	movs	r1, #1
 800184c:	5499      	strb	r1, [r3, r2]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2241      	movs	r2, #65	; 0x41
 8001852:	2101      	movs	r1, #1
 8001854:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2242      	movs	r2, #66	; 0x42
 800185a:	2101      	movs	r1, #1
 800185c:	5499      	strb	r1, [r3, r2]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2243      	movs	r2, #67	; 0x43
 8001862:	2101      	movs	r1, #1
 8001864:	5499      	strb	r1, [r3, r2]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2244      	movs	r2, #68	; 0x44
 800186a:	2101      	movs	r1, #1
 800186c:	5499      	strb	r1, [r3, r2]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2245      	movs	r2, #69	; 0x45
 8001872:	2101      	movs	r1, #1
 8001874:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	223d      	movs	r2, #61	; 0x3d
 800187a:	2101      	movs	r1, #1
 800187c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800187e:	2300      	movs	r3, #0
}
 8001880:	0018      	movs	r0, r3
 8001882:	46bd      	mov	sp, r7
 8001884:	b002      	add	sp, #8
 8001886:	bd80      	pop	{r7, pc}

08001888 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	691b      	ldr	r3, [r3, #16]
 8001896:	2202      	movs	r2, #2
 8001898:	4013      	ands	r3, r2
 800189a:	2b02      	cmp	r3, #2
 800189c:	d124      	bne.n	80018e8 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	68db      	ldr	r3, [r3, #12]
 80018a4:	2202      	movs	r2, #2
 80018a6:	4013      	ands	r3, r2
 80018a8:	2b02      	cmp	r3, #2
 80018aa:	d11d      	bne.n	80018e8 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	2203      	movs	r2, #3
 80018b2:	4252      	negs	r2, r2
 80018b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2201      	movs	r2, #1
 80018ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	699b      	ldr	r3, [r3, #24]
 80018c2:	2203      	movs	r2, #3
 80018c4:	4013      	ands	r3, r2
 80018c6:	d004      	beq.n	80018d2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	0018      	movs	r0, r3
 80018cc:	f000 fa1c 	bl	8001d08 <HAL_TIM_IC_CaptureCallback>
 80018d0:	e007      	b.n	80018e2 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	0018      	movs	r0, r3
 80018d6:	f000 fa0f 	bl	8001cf8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	0018      	movs	r0, r3
 80018de:	f000 fa1b 	bl	8001d18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2200      	movs	r2, #0
 80018e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	691b      	ldr	r3, [r3, #16]
 80018ee:	2204      	movs	r2, #4
 80018f0:	4013      	ands	r3, r2
 80018f2:	2b04      	cmp	r3, #4
 80018f4:	d125      	bne.n	8001942 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	2204      	movs	r2, #4
 80018fe:	4013      	ands	r3, r2
 8001900:	2b04      	cmp	r3, #4
 8001902:	d11e      	bne.n	8001942 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	2205      	movs	r2, #5
 800190a:	4252      	negs	r2, r2
 800190c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2202      	movs	r2, #2
 8001912:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	699a      	ldr	r2, [r3, #24]
 800191a:	23c0      	movs	r3, #192	; 0xc0
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	4013      	ands	r3, r2
 8001920:	d004      	beq.n	800192c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	0018      	movs	r0, r3
 8001926:	f000 f9ef 	bl	8001d08 <HAL_TIM_IC_CaptureCallback>
 800192a:	e007      	b.n	800193c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	0018      	movs	r0, r3
 8001930:	f000 f9e2 	bl	8001cf8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	0018      	movs	r0, r3
 8001938:	f000 f9ee 	bl	8001d18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2200      	movs	r2, #0
 8001940:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	691b      	ldr	r3, [r3, #16]
 8001948:	2208      	movs	r2, #8
 800194a:	4013      	ands	r3, r2
 800194c:	2b08      	cmp	r3, #8
 800194e:	d124      	bne.n	800199a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	68db      	ldr	r3, [r3, #12]
 8001956:	2208      	movs	r2, #8
 8001958:	4013      	ands	r3, r2
 800195a:	2b08      	cmp	r3, #8
 800195c:	d11d      	bne.n	800199a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	2209      	movs	r2, #9
 8001964:	4252      	negs	r2, r2
 8001966:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2204      	movs	r2, #4
 800196c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	69db      	ldr	r3, [r3, #28]
 8001974:	2203      	movs	r2, #3
 8001976:	4013      	ands	r3, r2
 8001978:	d004      	beq.n	8001984 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	0018      	movs	r0, r3
 800197e:	f000 f9c3 	bl	8001d08 <HAL_TIM_IC_CaptureCallback>
 8001982:	e007      	b.n	8001994 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	0018      	movs	r0, r3
 8001988:	f000 f9b6 	bl	8001cf8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	0018      	movs	r0, r3
 8001990:	f000 f9c2 	bl	8001d18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2200      	movs	r2, #0
 8001998:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	691b      	ldr	r3, [r3, #16]
 80019a0:	2210      	movs	r2, #16
 80019a2:	4013      	ands	r3, r2
 80019a4:	2b10      	cmp	r3, #16
 80019a6:	d125      	bne.n	80019f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	68db      	ldr	r3, [r3, #12]
 80019ae:	2210      	movs	r2, #16
 80019b0:	4013      	ands	r3, r2
 80019b2:	2b10      	cmp	r3, #16
 80019b4:	d11e      	bne.n	80019f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	2211      	movs	r2, #17
 80019bc:	4252      	negs	r2, r2
 80019be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2208      	movs	r2, #8
 80019c4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	69da      	ldr	r2, [r3, #28]
 80019cc:	23c0      	movs	r3, #192	; 0xc0
 80019ce:	009b      	lsls	r3, r3, #2
 80019d0:	4013      	ands	r3, r2
 80019d2:	d004      	beq.n	80019de <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	0018      	movs	r0, r3
 80019d8:	f000 f996 	bl	8001d08 <HAL_TIM_IC_CaptureCallback>
 80019dc:	e007      	b.n	80019ee <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	0018      	movs	r0, r3
 80019e2:	f000 f989 	bl	8001cf8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	0018      	movs	r0, r3
 80019ea:	f000 f995 	bl	8001d18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2200      	movs	r2, #0
 80019f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	691b      	ldr	r3, [r3, #16]
 80019fa:	2201      	movs	r2, #1
 80019fc:	4013      	ands	r3, r2
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d10f      	bne.n	8001a22 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	68db      	ldr	r3, [r3, #12]
 8001a08:	2201      	movs	r2, #1
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d108      	bne.n	8001a22 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	2202      	movs	r2, #2
 8001a16:	4252      	negs	r2, r2
 8001a18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	0018      	movs	r0, r3
 8001a1e:	f000 f963 	bl	8001ce8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	691b      	ldr	r3, [r3, #16]
 8001a28:	2280      	movs	r2, #128	; 0x80
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	2b80      	cmp	r3, #128	; 0x80
 8001a2e:	d10f      	bne.n	8001a50 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	68db      	ldr	r3, [r3, #12]
 8001a36:	2280      	movs	r2, #128	; 0x80
 8001a38:	4013      	ands	r3, r2
 8001a3a:	2b80      	cmp	r3, #128	; 0x80
 8001a3c:	d108      	bne.n	8001a50 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	2281      	movs	r2, #129	; 0x81
 8001a44:	4252      	negs	r2, r2
 8001a46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	0018      	movs	r0, r3
 8001a4c:	f000 fb86 	bl	800215c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	691b      	ldr	r3, [r3, #16]
 8001a56:	2240      	movs	r2, #64	; 0x40
 8001a58:	4013      	ands	r3, r2
 8001a5a:	2b40      	cmp	r3, #64	; 0x40
 8001a5c:	d10f      	bne.n	8001a7e <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	2240      	movs	r2, #64	; 0x40
 8001a66:	4013      	ands	r3, r2
 8001a68:	2b40      	cmp	r3, #64	; 0x40
 8001a6a:	d108      	bne.n	8001a7e <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	2241      	movs	r2, #65	; 0x41
 8001a72:	4252      	negs	r2, r2
 8001a74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	0018      	movs	r0, r3
 8001a7a:	f000 f955 	bl	8001d28 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	691b      	ldr	r3, [r3, #16]
 8001a84:	2220      	movs	r2, #32
 8001a86:	4013      	ands	r3, r2
 8001a88:	2b20      	cmp	r3, #32
 8001a8a:	d10f      	bne.n	8001aac <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	68db      	ldr	r3, [r3, #12]
 8001a92:	2220      	movs	r2, #32
 8001a94:	4013      	ands	r3, r2
 8001a96:	2b20      	cmp	r3, #32
 8001a98:	d108      	bne.n	8001aac <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	2221      	movs	r2, #33	; 0x21
 8001aa0:	4252      	negs	r2, r2
 8001aa2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	0018      	movs	r0, r3
 8001aa8:	f000 fb50 	bl	800214c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001aac:	46c0      	nop			; (mov r8, r8)
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	b002      	add	sp, #8
 8001ab2:	bd80      	pop	{r7, pc}

08001ab4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001abe:	230f      	movs	r3, #15
 8001ac0:	18fb      	adds	r3, r7, r3
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	223c      	movs	r2, #60	; 0x3c
 8001aca:	5c9b      	ldrb	r3, [r3, r2]
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d101      	bne.n	8001ad4 <HAL_TIM_ConfigClockSource+0x20>
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	e0bc      	b.n	8001c4e <HAL_TIM_ConfigClockSource+0x19a>
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	223c      	movs	r2, #60	; 0x3c
 8001ad8:	2101      	movs	r1, #1
 8001ada:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	223d      	movs	r2, #61	; 0x3d
 8001ae0:	2102      	movs	r1, #2
 8001ae2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	2277      	movs	r2, #119	; 0x77
 8001af0:	4393      	bics	r3, r2
 8001af2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	4a58      	ldr	r2, [pc, #352]	; (8001c58 <HAL_TIM_ConfigClockSource+0x1a4>)
 8001af8:	4013      	ands	r3, r2
 8001afa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	68ba      	ldr	r2, [r7, #8]
 8001b02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	2280      	movs	r2, #128	; 0x80
 8001b0a:	0192      	lsls	r2, r2, #6
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d040      	beq.n	8001b92 <HAL_TIM_ConfigClockSource+0xde>
 8001b10:	2280      	movs	r2, #128	; 0x80
 8001b12:	0192      	lsls	r2, r2, #6
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d900      	bls.n	8001b1a <HAL_TIM_ConfigClockSource+0x66>
 8001b18:	e088      	b.n	8001c2c <HAL_TIM_ConfigClockSource+0x178>
 8001b1a:	2280      	movs	r2, #128	; 0x80
 8001b1c:	0152      	lsls	r2, r2, #5
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d100      	bne.n	8001b24 <HAL_TIM_ConfigClockSource+0x70>
 8001b22:	e088      	b.n	8001c36 <HAL_TIM_ConfigClockSource+0x182>
 8001b24:	2280      	movs	r2, #128	; 0x80
 8001b26:	0152      	lsls	r2, r2, #5
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d900      	bls.n	8001b2e <HAL_TIM_ConfigClockSource+0x7a>
 8001b2c:	e07e      	b.n	8001c2c <HAL_TIM_ConfigClockSource+0x178>
 8001b2e:	2b70      	cmp	r3, #112	; 0x70
 8001b30:	d018      	beq.n	8001b64 <HAL_TIM_ConfigClockSource+0xb0>
 8001b32:	d900      	bls.n	8001b36 <HAL_TIM_ConfigClockSource+0x82>
 8001b34:	e07a      	b.n	8001c2c <HAL_TIM_ConfigClockSource+0x178>
 8001b36:	2b60      	cmp	r3, #96	; 0x60
 8001b38:	d04f      	beq.n	8001bda <HAL_TIM_ConfigClockSource+0x126>
 8001b3a:	d900      	bls.n	8001b3e <HAL_TIM_ConfigClockSource+0x8a>
 8001b3c:	e076      	b.n	8001c2c <HAL_TIM_ConfigClockSource+0x178>
 8001b3e:	2b50      	cmp	r3, #80	; 0x50
 8001b40:	d03b      	beq.n	8001bba <HAL_TIM_ConfigClockSource+0x106>
 8001b42:	d900      	bls.n	8001b46 <HAL_TIM_ConfigClockSource+0x92>
 8001b44:	e072      	b.n	8001c2c <HAL_TIM_ConfigClockSource+0x178>
 8001b46:	2b40      	cmp	r3, #64	; 0x40
 8001b48:	d057      	beq.n	8001bfa <HAL_TIM_ConfigClockSource+0x146>
 8001b4a:	d900      	bls.n	8001b4e <HAL_TIM_ConfigClockSource+0x9a>
 8001b4c:	e06e      	b.n	8001c2c <HAL_TIM_ConfigClockSource+0x178>
 8001b4e:	2b30      	cmp	r3, #48	; 0x30
 8001b50:	d063      	beq.n	8001c1a <HAL_TIM_ConfigClockSource+0x166>
 8001b52:	d86b      	bhi.n	8001c2c <HAL_TIM_ConfigClockSource+0x178>
 8001b54:	2b20      	cmp	r3, #32
 8001b56:	d060      	beq.n	8001c1a <HAL_TIM_ConfigClockSource+0x166>
 8001b58:	d868      	bhi.n	8001c2c <HAL_TIM_ConfigClockSource+0x178>
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d05d      	beq.n	8001c1a <HAL_TIM_ConfigClockSource+0x166>
 8001b5e:	2b10      	cmp	r3, #16
 8001b60:	d05b      	beq.n	8001c1a <HAL_TIM_ConfigClockSource+0x166>
 8001b62:	e063      	b.n	8001c2c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6818      	ldr	r0, [r3, #0]
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	6899      	ldr	r1, [r3, #8]
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	685a      	ldr	r2, [r3, #4]
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	f000 fa6c 	bl	8002050 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	2277      	movs	r2, #119	; 0x77
 8001b84:	4313      	orrs	r3, r2
 8001b86:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	68ba      	ldr	r2, [r7, #8]
 8001b8e:	609a      	str	r2, [r3, #8]
      break;
 8001b90:	e052      	b.n	8001c38 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6818      	ldr	r0, [r3, #0]
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	6899      	ldr	r1, [r3, #8]
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	685a      	ldr	r2, [r3, #4]
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	68db      	ldr	r3, [r3, #12]
 8001ba2:	f000 fa55 	bl	8002050 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	689a      	ldr	r2, [r3, #8]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2180      	movs	r1, #128	; 0x80
 8001bb2:	01c9      	lsls	r1, r1, #7
 8001bb4:	430a      	orrs	r2, r1
 8001bb6:	609a      	str	r2, [r3, #8]
      break;
 8001bb8:	e03e      	b.n	8001c38 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6818      	ldr	r0, [r3, #0]
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	6859      	ldr	r1, [r3, #4]
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	68db      	ldr	r3, [r3, #12]
 8001bc6:	001a      	movs	r2, r3
 8001bc8:	f000 f9c8 	bl	8001f5c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	2150      	movs	r1, #80	; 0x50
 8001bd2:	0018      	movs	r0, r3
 8001bd4:	f000 fa22 	bl	800201c <TIM_ITRx_SetConfig>
      break;
 8001bd8:	e02e      	b.n	8001c38 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6818      	ldr	r0, [r3, #0]
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	6859      	ldr	r1, [r3, #4]
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	001a      	movs	r2, r3
 8001be8:	f000 f9e6 	bl	8001fb8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	2160      	movs	r1, #96	; 0x60
 8001bf2:	0018      	movs	r0, r3
 8001bf4:	f000 fa12 	bl	800201c <TIM_ITRx_SetConfig>
      break;
 8001bf8:	e01e      	b.n	8001c38 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6818      	ldr	r0, [r3, #0]
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	6859      	ldr	r1, [r3, #4]
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	68db      	ldr	r3, [r3, #12]
 8001c06:	001a      	movs	r2, r3
 8001c08:	f000 f9a8 	bl	8001f5c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	2140      	movs	r1, #64	; 0x40
 8001c12:	0018      	movs	r0, r3
 8001c14:	f000 fa02 	bl	800201c <TIM_ITRx_SetConfig>
      break;
 8001c18:	e00e      	b.n	8001c38 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	0019      	movs	r1, r3
 8001c24:	0010      	movs	r0, r2
 8001c26:	f000 f9f9 	bl	800201c <TIM_ITRx_SetConfig>
      break;
 8001c2a:	e005      	b.n	8001c38 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8001c2c:	230f      	movs	r3, #15
 8001c2e:	18fb      	adds	r3, r7, r3
 8001c30:	2201      	movs	r2, #1
 8001c32:	701a      	strb	r2, [r3, #0]
      break;
 8001c34:	e000      	b.n	8001c38 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8001c36:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	223d      	movs	r2, #61	; 0x3d
 8001c3c:	2101      	movs	r1, #1
 8001c3e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	223c      	movs	r2, #60	; 0x3c
 8001c44:	2100      	movs	r1, #0
 8001c46:	5499      	strb	r1, [r3, r2]

  return status;
 8001c48:	230f      	movs	r3, #15
 8001c4a:	18fb      	adds	r3, r7, r3
 8001c4c:	781b      	ldrb	r3, [r3, #0]
}
 8001c4e:	0018      	movs	r0, r3
 8001c50:	46bd      	mov	sp, r7
 8001c52:	b004      	add	sp, #16
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	46c0      	nop			; (mov r8, r8)
 8001c58:	ffff00ff 	.word	0xffff00ff

08001c5c <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	223c      	movs	r2, #60	; 0x3c
 8001c6a:	5c9b      	ldrb	r3, [r3, r2]
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d101      	bne.n	8001c74 <HAL_TIM_SlaveConfigSynchro+0x18>
 8001c70:	2302      	movs	r3, #2
 8001c72:	e032      	b.n	8001cda <HAL_TIM_SlaveConfigSynchro+0x7e>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	223c      	movs	r2, #60	; 0x3c
 8001c78:	2101      	movs	r1, #1
 8001c7a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	223d      	movs	r2, #61	; 0x3d
 8001c80:	2102      	movs	r1, #2
 8001c82:	5499      	strb	r1, [r3, r2]

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8001c84:	683a      	ldr	r2, [r7, #0]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	0011      	movs	r1, r2
 8001c8a:	0018      	movs	r0, r3
 8001c8c:	f000 f8d4 	bl	8001e38 <TIM_SlaveTimer_SetConfig>
 8001c90:	1e03      	subs	r3, r0, #0
 8001c92:	d009      	beq.n	8001ca8 <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
    htim->State = HAL_TIM_STATE_READY;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	223d      	movs	r2, #61	; 0x3d
 8001c98:	2101      	movs	r1, #1
 8001c9a:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	223c      	movs	r2, #60	; 0x3c
 8001ca0:	2100      	movs	r1, #0
 8001ca2:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	e018      	b.n	8001cda <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	68da      	ldr	r2, [r3, #12]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	2140      	movs	r1, #64	; 0x40
 8001cb4:	438a      	bics	r2, r1
 8001cb6:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	68da      	ldr	r2, [r3, #12]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4908      	ldr	r1, [pc, #32]	; (8001ce4 <HAL_TIM_SlaveConfigSynchro+0x88>)
 8001cc4:	400a      	ands	r2, r1
 8001cc6:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	223d      	movs	r2, #61	; 0x3d
 8001ccc:	2101      	movs	r1, #1
 8001cce:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	223c      	movs	r2, #60	; 0x3c
 8001cd4:	2100      	movs	r1, #0
 8001cd6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	0018      	movs	r0, r3
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	b002      	add	sp, #8
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	46c0      	nop			; (mov r8, r8)
 8001ce4:	ffffbfff 	.word	0xffffbfff

08001ce8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8001cf0:	46c0      	nop			; (mov r8, r8)
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	b002      	add	sp, #8
 8001cf6:	bd80      	pop	{r7, pc}

08001cf8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001d00:	46c0      	nop			; (mov r8, r8)
 8001d02:	46bd      	mov	sp, r7
 8001d04:	b002      	add	sp, #8
 8001d06:	bd80      	pop	{r7, pc}

08001d08 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b082      	sub	sp, #8
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001d10:	46c0      	nop			; (mov r8, r8)
 8001d12:	46bd      	mov	sp, r7
 8001d14:	b002      	add	sp, #8
 8001d16:	bd80      	pop	{r7, pc}

08001d18 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001d20:	46c0      	nop			; (mov r8, r8)
 8001d22:	46bd      	mov	sp, r7
 8001d24:	b002      	add	sp, #8
 8001d26:	bd80      	pop	{r7, pc}

08001d28 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001d30:	46c0      	nop			; (mov r8, r8)
 8001d32:	46bd      	mov	sp, r7
 8001d34:	b002      	add	sp, #8
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b084      	sub	sp, #16
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
 8001d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	4a34      	ldr	r2, [pc, #208]	; (8001e1c <TIM_Base_SetConfig+0xe4>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d008      	beq.n	8001d62 <TIM_Base_SetConfig+0x2a>
 8001d50:	687a      	ldr	r2, [r7, #4]
 8001d52:	2380      	movs	r3, #128	; 0x80
 8001d54:	05db      	lsls	r3, r3, #23
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d003      	beq.n	8001d62 <TIM_Base_SetConfig+0x2a>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4a30      	ldr	r2, [pc, #192]	; (8001e20 <TIM_Base_SetConfig+0xe8>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d108      	bne.n	8001d74 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	2270      	movs	r2, #112	; 0x70
 8001d66:	4393      	bics	r3, r2
 8001d68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	68fa      	ldr	r2, [r7, #12]
 8001d70:	4313      	orrs	r3, r2
 8001d72:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	4a29      	ldr	r2, [pc, #164]	; (8001e1c <TIM_Base_SetConfig+0xe4>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d018      	beq.n	8001dae <TIM_Base_SetConfig+0x76>
 8001d7c:	687a      	ldr	r2, [r7, #4]
 8001d7e:	2380      	movs	r3, #128	; 0x80
 8001d80:	05db      	lsls	r3, r3, #23
 8001d82:	429a      	cmp	r2, r3
 8001d84:	d013      	beq.n	8001dae <TIM_Base_SetConfig+0x76>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4a25      	ldr	r2, [pc, #148]	; (8001e20 <TIM_Base_SetConfig+0xe8>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d00f      	beq.n	8001dae <TIM_Base_SetConfig+0x76>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a24      	ldr	r2, [pc, #144]	; (8001e24 <TIM_Base_SetConfig+0xec>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d00b      	beq.n	8001dae <TIM_Base_SetConfig+0x76>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	4a23      	ldr	r2, [pc, #140]	; (8001e28 <TIM_Base_SetConfig+0xf0>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d007      	beq.n	8001dae <TIM_Base_SetConfig+0x76>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4a22      	ldr	r2, [pc, #136]	; (8001e2c <TIM_Base_SetConfig+0xf4>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d003      	beq.n	8001dae <TIM_Base_SetConfig+0x76>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4a21      	ldr	r2, [pc, #132]	; (8001e30 <TIM_Base_SetConfig+0xf8>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d108      	bne.n	8001dc0 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	4a20      	ldr	r2, [pc, #128]	; (8001e34 <TIM_Base_SetConfig+0xfc>)
 8001db2:	4013      	ands	r3, r2
 8001db4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	68db      	ldr	r3, [r3, #12]
 8001dba:	68fa      	ldr	r2, [r7, #12]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	2280      	movs	r2, #128	; 0x80
 8001dc4:	4393      	bics	r3, r2
 8001dc6:	001a      	movs	r2, r3
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	695b      	ldr	r3, [r3, #20]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	68fa      	ldr	r2, [r7, #12]
 8001dd4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	689a      	ldr	r2, [r3, #8]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4a0c      	ldr	r2, [pc, #48]	; (8001e1c <TIM_Base_SetConfig+0xe4>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d00b      	beq.n	8001e06 <TIM_Base_SetConfig+0xce>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4a0d      	ldr	r2, [pc, #52]	; (8001e28 <TIM_Base_SetConfig+0xf0>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d007      	beq.n	8001e06 <TIM_Base_SetConfig+0xce>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4a0c      	ldr	r2, [pc, #48]	; (8001e2c <TIM_Base_SetConfig+0xf4>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d003      	beq.n	8001e06 <TIM_Base_SetConfig+0xce>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	4a0b      	ldr	r2, [pc, #44]	; (8001e30 <TIM_Base_SetConfig+0xf8>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d103      	bne.n	8001e0e <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	691a      	ldr	r2, [r3, #16]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2201      	movs	r2, #1
 8001e12:	615a      	str	r2, [r3, #20]
}
 8001e14:	46c0      	nop			; (mov r8, r8)
 8001e16:	46bd      	mov	sp, r7
 8001e18:	b004      	add	sp, #16
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	40012c00 	.word	0x40012c00
 8001e20:	40000400 	.word	0x40000400
 8001e24:	40002000 	.word	0x40002000
 8001e28:	40014000 	.word	0x40014000
 8001e2c:	40014400 	.word	0x40014400
 8001e30:	40014800 	.word	0x40014800
 8001e34:	fffffcff 	.word	0xfffffcff

08001e38 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b086      	sub	sp, #24
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e42:	2317      	movs	r3, #23
 8001e44:	18fb      	adds	r3, r7, r3
 8001e46:	2200      	movs	r2, #0
 8001e48:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	2270      	movs	r2, #112	; 0x70
 8001e56:	4393      	bics	r3, r2
 8001e58:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	693a      	ldr	r2, [r7, #16]
 8001e60:	4313      	orrs	r3, r2
 8001e62:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	2207      	movs	r2, #7
 8001e68:	4393      	bics	r3, r2
 8001e6a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	693a      	ldr	r2, [r7, #16]
 8001e72:	4313      	orrs	r3, r2
 8001e74:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	693a      	ldr	r2, [r7, #16]
 8001e7c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	2b70      	cmp	r3, #112	; 0x70
 8001e84:	d015      	beq.n	8001eb2 <TIM_SlaveTimer_SetConfig+0x7a>
 8001e86:	d900      	bls.n	8001e8a <TIM_SlaveTimer_SetConfig+0x52>
 8001e88:	e05b      	b.n	8001f42 <TIM_SlaveTimer_SetConfig+0x10a>
 8001e8a:	2b60      	cmp	r3, #96	; 0x60
 8001e8c:	d04f      	beq.n	8001f2e <TIM_SlaveTimer_SetConfig+0xf6>
 8001e8e:	d858      	bhi.n	8001f42 <TIM_SlaveTimer_SetConfig+0x10a>
 8001e90:	2b50      	cmp	r3, #80	; 0x50
 8001e92:	d042      	beq.n	8001f1a <TIM_SlaveTimer_SetConfig+0xe2>
 8001e94:	d855      	bhi.n	8001f42 <TIM_SlaveTimer_SetConfig+0x10a>
 8001e96:	2b40      	cmp	r3, #64	; 0x40
 8001e98:	d016      	beq.n	8001ec8 <TIM_SlaveTimer_SetConfig+0x90>
 8001e9a:	d852      	bhi.n	8001f42 <TIM_SlaveTimer_SetConfig+0x10a>
 8001e9c:	2b30      	cmp	r3, #48	; 0x30
 8001e9e:	d055      	beq.n	8001f4c <TIM_SlaveTimer_SetConfig+0x114>
 8001ea0:	d84f      	bhi.n	8001f42 <TIM_SlaveTimer_SetConfig+0x10a>
 8001ea2:	2b20      	cmp	r3, #32
 8001ea4:	d052      	beq.n	8001f4c <TIM_SlaveTimer_SetConfig+0x114>
 8001ea6:	d84c      	bhi.n	8001f42 <TIM_SlaveTimer_SetConfig+0x10a>
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d04f      	beq.n	8001f4c <TIM_SlaveTimer_SetConfig+0x114>
 8001eac:	2b10      	cmp	r3, #16
 8001eae:	d04d      	beq.n	8001f4c <TIM_SlaveTimer_SetConfig+0x114>
 8001eb0:	e047      	b.n	8001f42 <TIM_SlaveTimer_SetConfig+0x10a>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6818      	ldr	r0, [r3, #0]
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	68d9      	ldr	r1, [r3, #12]
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	689a      	ldr	r2, [r3, #8]
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	691b      	ldr	r3, [r3, #16]
 8001ec2:	f000 f8c5 	bl	8002050 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8001ec6:	e042      	b.n	8001f4e <TIM_SlaveTimer_SetConfig+0x116>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	2b05      	cmp	r3, #5
 8001ece:	d101      	bne.n	8001ed4 <TIM_SlaveTimer_SetConfig+0x9c>
      {
        return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e03f      	b.n	8001f54 <TIM_SlaveTimer_SetConfig+0x11c>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	6a1b      	ldr	r3, [r3, #32]
 8001eda:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	6a1a      	ldr	r2, [r3, #32]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	2101      	movs	r1, #1
 8001ee8:	438a      	bics	r2, r1
 8001eea:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	699b      	ldr	r3, [r3, #24]
 8001ef2:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	22f0      	movs	r2, #240	; 0xf0
 8001ef8:	4393      	bics	r3, r2
 8001efa:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	691b      	ldr	r3, [r3, #16]
 8001f00:	011b      	lsls	r3, r3, #4
 8001f02:	68ba      	ldr	r2, [r7, #8]
 8001f04:	4313      	orrs	r3, r2
 8001f06:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	68ba      	ldr	r2, [r7, #8]
 8001f0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	68fa      	ldr	r2, [r7, #12]
 8001f16:	621a      	str	r2, [r3, #32]
      break;
 8001f18:	e019      	b.n	8001f4e <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6818      	ldr	r0, [r3, #0]
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	6899      	ldr	r1, [r3, #8]
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	691b      	ldr	r3, [r3, #16]
 8001f26:	001a      	movs	r2, r3
 8001f28:	f000 f818 	bl	8001f5c <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8001f2c:	e00f      	b.n	8001f4e <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6818      	ldr	r0, [r3, #0]
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	6899      	ldr	r1, [r3, #8]
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	691b      	ldr	r3, [r3, #16]
 8001f3a:	001a      	movs	r2, r3
 8001f3c:	f000 f83c 	bl	8001fb8 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8001f40:	e005      	b.n	8001f4e <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8001f42:	2317      	movs	r3, #23
 8001f44:	18fb      	adds	r3, r7, r3
 8001f46:	2201      	movs	r2, #1
 8001f48:	701a      	strb	r2, [r3, #0]
      break;
 8001f4a:	e000      	b.n	8001f4e <TIM_SlaveTimer_SetConfig+0x116>
      break;
 8001f4c:	46c0      	nop			; (mov r8, r8)
  }

  return status;
 8001f4e:	2317      	movs	r3, #23
 8001f50:	18fb      	adds	r3, r7, r3
 8001f52:	781b      	ldrb	r3, [r3, #0]
}
 8001f54:	0018      	movs	r0, r3
 8001f56:	46bd      	mov	sp, r7
 8001f58:	b006      	add	sp, #24
 8001f5a:	bd80      	pop	{r7, pc}

08001f5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b086      	sub	sp, #24
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	60f8      	str	r0, [r7, #12]
 8001f64:	60b9      	str	r1, [r7, #8]
 8001f66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	6a1b      	ldr	r3, [r3, #32]
 8001f6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	6a1b      	ldr	r3, [r3, #32]
 8001f72:	2201      	movs	r2, #1
 8001f74:	4393      	bics	r3, r2
 8001f76:	001a      	movs	r2, r3
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	699b      	ldr	r3, [r3, #24]
 8001f80:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	22f0      	movs	r2, #240	; 0xf0
 8001f86:	4393      	bics	r3, r2
 8001f88:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	011b      	lsls	r3, r3, #4
 8001f8e:	693a      	ldr	r2, [r7, #16]
 8001f90:	4313      	orrs	r3, r2
 8001f92:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	220a      	movs	r2, #10
 8001f98:	4393      	bics	r3, r2
 8001f9a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001f9c:	697a      	ldr	r2, [r7, #20]
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	693a      	ldr	r2, [r7, #16]
 8001fa8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	697a      	ldr	r2, [r7, #20]
 8001fae:	621a      	str	r2, [r3, #32]
}
 8001fb0:	46c0      	nop			; (mov r8, r8)
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	b006      	add	sp, #24
 8001fb6:	bd80      	pop	{r7, pc}

08001fb8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b086      	sub	sp, #24
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	60f8      	str	r0, [r7, #12]
 8001fc0:	60b9      	str	r1, [r7, #8]
 8001fc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	6a1b      	ldr	r3, [r3, #32]
 8001fc8:	2210      	movs	r2, #16
 8001fca:	4393      	bics	r3, r2
 8001fcc:	001a      	movs	r2, r3
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	699b      	ldr	r3, [r3, #24]
 8001fd6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	6a1b      	ldr	r3, [r3, #32]
 8001fdc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	4a0d      	ldr	r2, [pc, #52]	; (8002018 <TIM_TI2_ConfigInputStage+0x60>)
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	031b      	lsls	r3, r3, #12
 8001fea:	697a      	ldr	r2, [r7, #20]
 8001fec:	4313      	orrs	r3, r2
 8001fee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	22a0      	movs	r2, #160	; 0xa0
 8001ff4:	4393      	bics	r3, r2
 8001ff6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	011b      	lsls	r3, r3, #4
 8001ffc:	693a      	ldr	r2, [r7, #16]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	697a      	ldr	r2, [r7, #20]
 8002006:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	693a      	ldr	r2, [r7, #16]
 800200c:	621a      	str	r2, [r3, #32]
}
 800200e:	46c0      	nop			; (mov r8, r8)
 8002010:	46bd      	mov	sp, r7
 8002012:	b006      	add	sp, #24
 8002014:	bd80      	pop	{r7, pc}
 8002016:	46c0      	nop			; (mov r8, r8)
 8002018:	ffff0fff 	.word	0xffff0fff

0800201c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	2270      	movs	r2, #112	; 0x70
 8002030:	4393      	bics	r3, r2
 8002032:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002034:	683a      	ldr	r2, [r7, #0]
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	4313      	orrs	r3, r2
 800203a:	2207      	movs	r2, #7
 800203c:	4313      	orrs	r3, r2
 800203e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	68fa      	ldr	r2, [r7, #12]
 8002044:	609a      	str	r2, [r3, #8]
}
 8002046:	46c0      	nop			; (mov r8, r8)
 8002048:	46bd      	mov	sp, r7
 800204a:	b004      	add	sp, #16
 800204c:	bd80      	pop	{r7, pc}
	...

08002050 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b086      	sub	sp, #24
 8002054:	af00      	add	r7, sp, #0
 8002056:	60f8      	str	r0, [r7, #12]
 8002058:	60b9      	str	r1, [r7, #8]
 800205a:	607a      	str	r2, [r7, #4]
 800205c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	4a09      	ldr	r2, [pc, #36]	; (800208c <TIM_ETR_SetConfig+0x3c>)
 8002068:	4013      	ands	r3, r2
 800206a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	021a      	lsls	r2, r3, #8
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	431a      	orrs	r2, r3
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	4313      	orrs	r3, r2
 8002078:	697a      	ldr	r2, [r7, #20]
 800207a:	4313      	orrs	r3, r2
 800207c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	697a      	ldr	r2, [r7, #20]
 8002082:	609a      	str	r2, [r3, #8]
}
 8002084:	46c0      	nop			; (mov r8, r8)
 8002086:	46bd      	mov	sp, r7
 8002088:	b006      	add	sp, #24
 800208a:	bd80      	pop	{r7, pc}
 800208c:	ffff00ff 	.word	0xffff00ff

08002090 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b084      	sub	sp, #16
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	223c      	movs	r2, #60	; 0x3c
 800209e:	5c9b      	ldrb	r3, [r3, r2]
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d101      	bne.n	80020a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80020a4:	2302      	movs	r3, #2
 80020a6:	e047      	b.n	8002138 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	223c      	movs	r2, #60	; 0x3c
 80020ac:	2101      	movs	r1, #1
 80020ae:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	223d      	movs	r2, #61	; 0x3d
 80020b4:	2102      	movs	r1, #2
 80020b6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	2270      	movs	r2, #112	; 0x70
 80020cc:	4393      	bics	r3, r2
 80020ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	68fa      	ldr	r2, [r7, #12]
 80020d6:	4313      	orrs	r3, r2
 80020d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	68fa      	ldr	r2, [r7, #12]
 80020e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a16      	ldr	r2, [pc, #88]	; (8002140 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d00f      	beq.n	800210c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	2380      	movs	r3, #128	; 0x80
 80020f2:	05db      	lsls	r3, r3, #23
 80020f4:	429a      	cmp	r2, r3
 80020f6:	d009      	beq.n	800210c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a11      	ldr	r2, [pc, #68]	; (8002144 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d004      	beq.n	800210c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a10      	ldr	r2, [pc, #64]	; (8002148 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d10c      	bne.n	8002126 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	2280      	movs	r2, #128	; 0x80
 8002110:	4393      	bics	r3, r2
 8002112:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	68ba      	ldr	r2, [r7, #8]
 800211a:	4313      	orrs	r3, r2
 800211c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	68ba      	ldr	r2, [r7, #8]
 8002124:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	223d      	movs	r2, #61	; 0x3d
 800212a:	2101      	movs	r1, #1
 800212c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	223c      	movs	r2, #60	; 0x3c
 8002132:	2100      	movs	r1, #0
 8002134:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002136:	2300      	movs	r3, #0
}
 8002138:	0018      	movs	r0, r3
 800213a:	46bd      	mov	sp, r7
 800213c:	b004      	add	sp, #16
 800213e:	bd80      	pop	{r7, pc}
 8002140:	40012c00 	.word	0x40012c00
 8002144:	40000400 	.word	0x40000400
 8002148:	40014000 	.word	0x40014000

0800214c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002154:	46c0      	nop			; (mov r8, r8)
 8002156:	46bd      	mov	sp, r7
 8002158:	b002      	add	sp, #8
 800215a:	bd80      	pop	{r7, pc}

0800215c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002164:	46c0      	nop			; (mov r8, r8)
 8002166:	46bd      	mov	sp, r7
 8002168:	b002      	add	sp, #8
 800216a:	bd80      	pop	{r7, pc}

0800216c <HAL_TSC_Init>:
  *         in the TSC_InitTypeDef structure and initialize the associated handle.
  * @param  htsc TSC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TSC_Init(TSC_HandleTypeDef *htsc)
{
 800216c:	b590      	push	{r4, r7, lr}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  /* Check TSC handle allocation */
  if (htsc == NULL)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d101      	bne.n	800217e <HAL_TSC_Init+0x12>
  {
    return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e074      	b.n	8002268 <HAL_TSC_Init+0xfc>
  assert_param(IS_TSC_MCE_IT(htsc->Init.MaxCountInterrupt));
  assert_param(IS_TSC_GROUP(htsc->Init.ChannelIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.ShieldIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.SamplingIOs));

  if (htsc->State == HAL_TSC_STATE_RESET)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	223c      	movs	r2, #60	; 0x3c
 8002182:	5c9b      	ldrb	r3, [r3, r2]
 8002184:	b2db      	uxtb	r3, r3
 8002186:	2b00      	cmp	r3, #0
 8002188:	d107      	bne.n	800219a <HAL_TSC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htsc->Lock = HAL_UNLOCKED;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	223d      	movs	r2, #61	; 0x3d
 800218e:	2100      	movs	r1, #0
 8002190:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    htsc->MspInitCallback(htsc);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_TSC_MspInit(htsc);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	0018      	movs	r0, r3
 8002196:	f7fe fac1 	bl	800071c <HAL_TSC_MspInit>
#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */
  }

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_BUSY;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	223c      	movs	r2, #60	; 0x3c
 800219e:	2102      	movs	r1, #2
 80021a0:	5499      	strb	r1, [r3, r2]

  /*--------------------------------------------------------------------------*/
  /* Set TSC parameters */

  /* Enable TSC */
  htsc->Instance->CR = TSC_CR_TSCE;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	2201      	movs	r2, #1
 80021a8:	601a      	str	r2, [r3, #0]

  /* Set all functions */
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	6819      	ldr	r1, [r3, #0]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	685a      	ldr	r2, [r3, #4]
                         htsc->Init.CTPulseLowLength |
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	689b      	ldr	r3, [r3, #8]
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 80021b8:	431a      	orrs	r2, r3
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	691b      	ldr	r3, [r3, #16]
 80021be:	045b      	lsls	r3, r3, #17
                         htsc->Init.CTPulseLowLength |
 80021c0:	431a      	orrs	r2, r3
                         htsc->Init.SpreadSpectrumPrescaler |
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	695b      	ldr	r3, [r3, #20]
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 80021c6:	431a      	orrs	r2, r3
                         htsc->Init.PulseGeneratorPrescaler |
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	699b      	ldr	r3, [r3, #24]
                         htsc->Init.SpreadSpectrumPrescaler |
 80021cc:	431a      	orrs	r2, r3
                         htsc->Init.MaxCountValue |
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	69db      	ldr	r3, [r3, #28]
                         htsc->Init.PulseGeneratorPrescaler |
 80021d2:	431a      	orrs	r2, r3
                         htsc->Init.SynchroPinPolarity |
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         htsc->Init.MaxCountValue |
 80021d8:	431a      	orrs	r2, r3
                         htsc->Init.AcquisitionMode);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         htsc->Init.SynchroPinPolarity |
 80021de:	431a      	orrs	r2, r3
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	430a      	orrs	r2, r1
 80021e6:	601a      	str	r2, [r3, #0]

  /* Spread spectrum */
  if (htsc->Init.SpreadSpectrum == ENABLE)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	7b1b      	ldrb	r3, [r3, #12]
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d108      	bne.n	8002202 <HAL_TSC_Init+0x96>
  {
    htsc->Instance->CR |= TSC_CR_SSE;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	2180      	movs	r1, #128	; 0x80
 80021fc:	0249      	lsls	r1, r1, #9
 80021fe:	430a      	orrs	r2, r1
 8002200:	601a      	str	r2, [r3, #0]
  }

  /* Disable Schmitt trigger hysteresis on all used TSC IOs */
  htsc->Instance->IOHCR = (~(htsc->Init.ChannelIOs | htsc->Init.ShieldIOs | htsc->Init.SamplingIOs));
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800220a:	431a      	orrs	r2, r3
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002210:	431a      	orrs	r2, r3
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	43d2      	mvns	r2, r2
 8002218:	611a      	str	r2, [r3, #16]

  /* Set channel and shield IOs */
  htsc->Instance->IOCCR = (htsc->Init.ChannelIOs | htsc->Init.ShieldIOs);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	430a      	orrs	r2, r1
 8002228:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set sampling IOs */
  htsc->Instance->IOSCR = htsc->Init.SamplingIOs;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	687a      	ldr	r2, [r7, #4]
 8002230:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002232:	621a      	str	r2, [r3, #32]

  /* Set the groups to be acquired */
  htsc->Instance->IOGCSR = TSC_extract_groups(htsc->Init.ChannelIOs);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681c      	ldr	r4, [r3, #0]
 800223c:	0010      	movs	r0, r2
 800223e:	f000 f84e 	bl	80022de <TSC_extract_groups>
 8002242:	0003      	movs	r3, r0
 8002244:	6323      	str	r3, [r4, #48]	; 0x30

  /* Disable interrupts */
  htsc->Instance->IER &= (~(TSC_IT_EOA | TSC_IT_MCE));
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	685a      	ldr	r2, [r3, #4]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2103      	movs	r1, #3
 8002252:	438a      	bics	r2, r1
 8002254:	605a      	str	r2, [r3, #4]

  /* Clear flags */
  htsc->Instance->ICR = (TSC_FLAG_EOA | TSC_FLAG_MCE);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	2203      	movs	r2, #3
 800225c:	609a      	str	r2, [r3, #8]

  /*--------------------------------------------------------------------------*/

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_READY;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	223c      	movs	r2, #60	; 0x3c
 8002262:	2101      	movs	r1, #1
 8002264:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002266:	2300      	movs	r3, #0
}
 8002268:	0018      	movs	r0, r3
 800226a:	46bd      	mov	sp, r7
 800226c:	b003      	add	sp, #12
 800226e:	bd90      	pop	{r4, r7, pc}

08002270 <HAL_TSC_IRQHandler>:
  * @param  htsc Pointer to a TSC_HandleTypeDef structure that contains
  *         the configuration information for the specified TSC.
  * @retval None
  */
void HAL_TSC_IRQHandler(TSC_HandleTypeDef *htsc)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance));

  /* Check if the end of acquisition occurred */
  if (__HAL_TSC_GET_FLAG(htsc, TSC_FLAG_EOA) != RESET)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	68db      	ldr	r3, [r3, #12]
 800227e:	2201      	movs	r2, #1
 8002280:	4013      	ands	r3, r2
 8002282:	2b01      	cmp	r3, #1
 8002284:	d103      	bne.n	800228e <HAL_TSC_IRQHandler+0x1e>
  {
    /* Clear EOA flag */
    __HAL_TSC_CLEAR_FLAG(htsc, TSC_FLAG_EOA);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	2201      	movs	r2, #1
 800228c:	609a      	str	r2, [r3, #8]
  }

  /* Check if max count error occurred */
  if (__HAL_TSC_GET_FLAG(htsc, TSC_FLAG_MCE) != RESET)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	2202      	movs	r2, #2
 8002296:	4013      	ands	r3, r2
 8002298:	2b02      	cmp	r3, #2
 800229a:	d10c      	bne.n	80022b6 <HAL_TSC_IRQHandler+0x46>
  {
    /* Clear MCE flag */
    __HAL_TSC_CLEAR_FLAG(htsc, TSC_FLAG_MCE);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	2202      	movs	r2, #2
 80022a2:	609a      	str	r2, [r3, #8]
    /* Change TSC state */
    htsc->State = HAL_TSC_STATE_ERROR;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	223c      	movs	r2, #60	; 0x3c
 80022a8:	2103      	movs	r1, #3
 80022aa:	5499      	strb	r1, [r3, r2]
#if (USE_HAL_TSC_REGISTER_CALLBACKS == 1)
    htsc->ErrorCallback(htsc);
#else
    /* Conversion completed callback */
    HAL_TSC_ErrorCallback(htsc);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	0018      	movs	r0, r3
 80022b0:	f000 f80d 	bl	80022ce <HAL_TSC_ErrorCallback>
#else
    /* Conversion completed callback */
    HAL_TSC_ConvCpltCallback(htsc);
#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */
  }
}
 80022b4:	e007      	b.n	80022c6 <HAL_TSC_IRQHandler+0x56>
    htsc->State = HAL_TSC_STATE_READY;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	223c      	movs	r2, #60	; 0x3c
 80022ba:	2101      	movs	r1, #1
 80022bc:	5499      	strb	r1, [r3, r2]
    HAL_TSC_ConvCpltCallback(htsc);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	0018      	movs	r0, r3
 80022c2:	f001 fde5 	bl	8003e90 <HAL_TSC_ConvCpltCallback>
}
 80022c6:	46c0      	nop			; (mov r8, r8)
 80022c8:	46bd      	mov	sp, r7
 80022ca:	b002      	add	sp, #8
 80022cc:	bd80      	pop	{r7, pc}

080022ce <HAL_TSC_ErrorCallback>:
  * @param  htsc Pointer to a TSC_HandleTypeDef structure that contains
  *         the configuration information for the specified TSC.
  * @retval None
  */
__weak void HAL_TSC_ErrorCallback(TSC_HandleTypeDef *htsc)
{
 80022ce:	b580      	push	{r7, lr}
 80022d0:	b082      	sub	sp, #8
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	6078      	str	r0, [r7, #4]
  UNUSED(htsc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TSC_ErrorCallback could be implemented in the user file.
   */
}
 80022d6:	46c0      	nop			; (mov r8, r8)
 80022d8:	46bd      	mov	sp, r7
 80022da:	b002      	add	sp, #8
 80022dc:	bd80      	pop	{r7, pc}

080022de <TSC_extract_groups>:
  * @brief  Utility function used to set the acquired groups mask.
  * @param  iomask Channels IOs mask
  * @retval Acquired groups mask
  */
static uint32_t TSC_extract_groups(uint32_t iomask)
{
 80022de:	b580      	push	{r7, lr}
 80022e0:	b084      	sub	sp, #16
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	6078      	str	r0, [r7, #4]
  uint32_t groups = 0UL;
 80022e6:	2300      	movs	r3, #0
 80022e8:	60fb      	str	r3, [r7, #12]
  uint32_t idx;

  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 80022ea:	2300      	movs	r3, #0
 80022ec:	60bb      	str	r3, [r7, #8]
 80022ee:	e011      	b.n	8002314 <TSC_extract_groups+0x36>
  {
    if ((iomask & (0x0FUL << (idx * 4UL))) != 0UL)
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	220f      	movs	r2, #15
 80022f6:	409a      	lsls	r2, r3
 80022f8:	0013      	movs	r3, r2
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	4013      	ands	r3, r2
 80022fe:	d006      	beq.n	800230e <TSC_extract_groups+0x30>
    {
      groups |= (1UL << idx);
 8002300:	2201      	movs	r2, #1
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	409a      	lsls	r2, r3
 8002306:	0013      	movs	r3, r2
 8002308:	68fa      	ldr	r2, [r7, #12]
 800230a:	4313      	orrs	r3, r2
 800230c:	60fb      	str	r3, [r7, #12]
  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	3301      	adds	r3, #1
 8002312:	60bb      	str	r3, [r7, #8]
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	2b07      	cmp	r3, #7
 8002318:	d9ea      	bls.n	80022f0 <TSC_extract_groups+0x12>
    }
  }

  return groups;
 800231a:	68fb      	ldr	r3, [r7, #12]
}
 800231c:	0018      	movs	r0, r3
 800231e:	46bd      	mov	sp, r7
 8002320:	b004      	add	sp, #16
 8002322:	bd80      	pop	{r7, pc}

08002324 <TSL_Init>:
  * @brief  Initializes the TS interface.
  * @param  bank  Array holding all the banks
  * @retval Status
  */
TSL_Status_enum_T TSL_Init(CONST TSL_Bank_T *bank)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b084      	sub	sp, #16
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  TSL_Status_enum_T retval;

  // Get banks array
  TSL_Globals.Bank_Array = bank;
 800232c:	4b11      	ldr	r3, [pc, #68]	; (8002374 <TSL_Init+0x50>)
 800232e:	687a      	ldr	r2, [r7, #4]
 8002330:	605a      	str	r2, [r3, #4]

  // Initialize the delay that will be used to discharge the capacitors
  TSL_Globals.DelayDischarge = (uint32_t)((TSLPRM_DELAY_DISCHARGE_ALL * (uint32_t)(SystemCoreClock/1000000)) / 72);
 8002332:	4b11      	ldr	r3, [pc, #68]	; (8002378 <TSL_Init+0x54>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4911      	ldr	r1, [pc, #68]	; (800237c <TSL_Init+0x58>)
 8002338:	0018      	movs	r0, r3
 800233a:	f7fd fee5 	bl	8000108 <__udivsi3>
 800233e:	0003      	movs	r3, r0
 8002340:	001a      	movs	r2, r3
 8002342:	0013      	movs	r3, r2
 8002344:	015b      	lsls	r3, r3, #5
 8002346:	1a9b      	subs	r3, r3, r2
 8002348:	009b      	lsls	r3, r3, #2
 800234a:	189b      	adds	r3, r3, r2
 800234c:	00db      	lsls	r3, r3, #3
 800234e:	2148      	movs	r1, #72	; 0x48
 8002350:	0018      	movs	r0, r3
 8002352:	f7fd fed9 	bl	8000108 <__udivsi3>
 8002356:	0003      	movs	r3, r0
 8002358:	001a      	movs	r2, r3
 800235a:	4b06      	ldr	r3, [pc, #24]	; (8002374 <TSL_Init+0x50>)
 800235c:	611a      	str	r2, [r3, #16]
  // Note: The timing configuration (Systick) must be done in the user code.

  // Initialization of the acquisition module
#ifdef __TSL_ACQ_TSC_H
  // Note: The TSC peripheral initialization must be done in the user code.
  retval = TSL_STATUS_OK;
 800235e:	210f      	movs	r1, #15
 8002360:	187b      	adds	r3, r7, r1
 8002362:	2200      	movs	r2, #0
 8002364:	701a      	strb	r2, [r3, #0]
#else
  retval = TSL_acq_Init();
#endif

  return retval;
 8002366:	187b      	adds	r3, r7, r1
 8002368:	781b      	ldrb	r3, [r3, #0]
}
 800236a:	0018      	movs	r0, r3
 800236c:	46bd      	mov	sp, r7
 800236e:	b004      	add	sp, #16
 8002370:	bd80      	pop	{r7, pc}
 8002372:	46c0      	nop			; (mov r8, r8)
 8002374:	2000010c 	.word	0x2000010c
 8002378:	20000000 	.word	0x20000000
 800237c:	000f4240 	.word	0x000f4240

08002380 <TSL_acq_BankGetResult>:
  * @param[in]  mfilter Pointer to the Measure filter function
  * @param[in]  dfilter Pointer to the Delta filter function
  * @retval Status
  */
TSL_Status_enum_T TSL_acq_BankGetResult(TSL_tIndex_T idx_bk, TSL_pFuncMeasFilter_T mfilter, TSL_pFuncDeltaFilter_T dfilter)
{
 8002380:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002382:	b08b      	sub	sp, #44	; 0x2c
 8002384:	af00      	add	r7, sp, #0
 8002386:	60b9      	str	r1, [r7, #8]
 8002388:	607a      	str	r2, [r7, #4]
 800238a:	240f      	movs	r4, #15
 800238c:	193b      	adds	r3, r7, r4
 800238e:	1c02      	adds	r2, r0, #0
 8002390:	701a      	strb	r2, [r3, #0]
  TSL_Status_enum_T retval = TSL_STATUS_OK;
 8002392:	2327      	movs	r3, #39	; 0x27
 8002394:	18fb      	adds	r3, r7, r3
 8002396:	2200      	movs	r2, #0
 8002398:	701a      	strb	r2, [r3, #0]
  TSL_tIndex_T idx_ch;
  TSL_tIndexDest_T idx_dest;
  TSL_tMeas_T old_meas, new_meas;
  TSL_tDelta_T new_delta;
  CONST TSL_Bank_T *bank = &(TSL_Globals.Bank_Array[idx_bk]);
 800239a:	4bc0      	ldr	r3, [pc, #768]	; (800269c <TSL_acq_BankGetResult+0x31c>)
 800239c:	6859      	ldr	r1, [r3, #4]
 800239e:	0020      	movs	r0, r4
 80023a0:	183b      	adds	r3, r7, r0
 80023a2:	781a      	ldrb	r2, [r3, #0]
 80023a4:	0013      	movs	r3, r2
 80023a6:	005b      	lsls	r3, r3, #1
 80023a8:	189b      	adds	r3, r3, r2
 80023aa:	00db      	lsls	r3, r3, #3
 80023ac:	18cb      	adds	r3, r1, r3
 80023ae:	61bb      	str	r3, [r7, #24]
  CONST TSL_ChannelDest_T *pchDest = bank->p_chDest;
 80023b0:	69bb      	ldr	r3, [r7, #24]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	623b      	str	r3, [r7, #32]
  CONST TSL_ChannelSrc_T *pchSrc = bank->p_chSrc;
 80023b6:	69bb      	ldr	r3, [r7, #24]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	61fb      	str	r3, [r7, #28]

  if (idx_bk >= TSLPRM_TOTAL_BANKS)
 80023bc:	183b      	adds	r3, r7, r0
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d901      	bls.n	80023c8 <TSL_acq_BankGetResult+0x48>
  {
    return TSL_STATUS_ERROR;
 80023c4:	2302      	movs	r3, #2
 80023c6:	e164      	b.n	8002692 <TSL_acq_BankGetResult+0x312>
  }

  // For all channels in the bank copy the measure + calculate delta and store them.
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 80023c8:	2326      	movs	r3, #38	; 0x26
 80023ca:	18fb      	adds	r3, r7, r3
 80023cc:	2200      	movs	r2, #0
 80023ce:	701a      	strb	r2, [r3, #0]
 80023d0:	e153      	b.n	800267a <TSL_acq_BankGetResult+0x2fa>
  {

    // Get the Destination Index of the current channel
    idx_dest = pchDest->IdxDest;
 80023d2:	2516      	movs	r5, #22
 80023d4:	197b      	adds	r3, r7, r5
 80023d6:	6a3a      	ldr	r2, [r7, #32]
 80023d8:	8812      	ldrh	r2, [r2, #0]
 80023da:	801a      	strh	r2, [r3, #0]

    if (bank->p_chData[idx_dest].Flags.ObjStatus == TSL_OBJ_STATUS_ON)
 80023dc:	69bb      	ldr	r3, [r7, #24]
 80023de:	6899      	ldr	r1, [r3, #8]
 80023e0:	197b      	adds	r3, r7, r5
 80023e2:	881a      	ldrh	r2, [r3, #0]
 80023e4:	0013      	movs	r3, r2
 80023e6:	005b      	lsls	r3, r3, #1
 80023e8:	189b      	adds	r3, r3, r2
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	18cb      	adds	r3, r1, r3
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	2218      	movs	r2, #24
 80023f2:	4013      	ands	r3, r2
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	2b18      	cmp	r3, #24
 80023f8:	d000      	beq.n	80023fc <TSL_acq_BankGetResult+0x7c>
 80023fa:	e132      	b.n	8002662 <TSL_acq_BankGetResult+0x2e2>
    {

      // Initialize flag to inform the Object of that a new data is ready
      bank->p_chData[idx_dest].Flags.DataReady = TSL_DATA_READY;
 80023fc:	69bb      	ldr	r3, [r7, #24]
 80023fe:	6899      	ldr	r1, [r3, #8]
 8002400:	197b      	adds	r3, r7, r5
 8002402:	881a      	ldrh	r2, [r3, #0]
 8002404:	0013      	movs	r3, r2
 8002406:	005b      	lsls	r3, r3, #1
 8002408:	189b      	adds	r3, r3, r2
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	18cb      	adds	r3, r1, r3
 800240e:	781a      	ldrb	r2, [r3, #0]
 8002410:	2101      	movs	r1, #1
 8002412:	430a      	orrs	r2, r1
 8002414:	701a      	strb	r2, [r3, #0]

      // Get the new measure (the access is different between acquisitions)
      new_meas = TSL_acq_GetMeas(pchSrc->IdxSrc);
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	2624      	movs	r6, #36	; 0x24
 800241c:	19bc      	adds	r4, r7, r6
 800241e:	0018      	movs	r0, r3
 8002420:	f000 fa0c 	bl	800283c <TSL_acq_GetMeas>
 8002424:	0003      	movs	r3, r0
 8002426:	8023      	strh	r3, [r4, #0]

      // Store last measure for the filter below
#if TSLPRM_USE_MEAS > 0
      old_meas = bank->p_chData[idx_dest].Meas;
 8002428:	69bb      	ldr	r3, [r7, #24]
 800242a:	6899      	ldr	r1, [r3, #8]
 800242c:	0028      	movs	r0, r5
 800242e:	183b      	adds	r3, r7, r0
 8002430:	881a      	ldrh	r2, [r3, #0]
 8002432:	0013      	movs	r3, r2
 8002434:	005b      	lsls	r3, r3, #1
 8002436:	189b      	adds	r3, r3, r2
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	18ca      	adds	r2, r1, r3
 800243c:	2314      	movs	r3, #20
 800243e:	18fb      	adds	r3, r7, r3
 8002440:	8952      	ldrh	r2, [r2, #10]
 8002442:	801a      	strh	r2, [r3, #0]
      old_meas = new_meas;
#endif

      // Store the new measure
#if TSLPRM_USE_MEAS > 0
      bank->p_chData[idx_dest].Meas = new_meas;
 8002444:	69bb      	ldr	r3, [r7, #24]
 8002446:	6899      	ldr	r1, [r3, #8]
 8002448:	183b      	adds	r3, r7, r0
 800244a:	881a      	ldrh	r2, [r3, #0]
 800244c:	0013      	movs	r3, r2
 800244e:	005b      	lsls	r3, r3, #1
 8002450:	189b      	adds	r3, r3, r2
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	18cb      	adds	r3, r1, r3
 8002456:	19ba      	adds	r2, r7, r6
 8002458:	8812      	ldrh	r2, [r2, #0]
 800245a:	815a      	strh	r2, [r3, #10]
#endif

      // Check acquisition value min/max and set acquisition status flag
      if (new_meas < TSL_Params.AcqMin)
 800245c:	4b90      	ldr	r3, [pc, #576]	; (80026a0 <TSL_acq_BankGetResult+0x320>)
 800245e:	881b      	ldrh	r3, [r3, #0]
 8002460:	19ba      	adds	r2, r7, r6
 8002462:	8812      	ldrh	r2, [r2, #0]
 8002464:	429a      	cmp	r2, r3
 8002466:	d21f      	bcs.n	80024a8 <TSL_acq_BankGetResult+0x128>
      {
        bank->p_chData[idx_dest].Flags.AcqStatus = TSL_ACQ_STATUS_ERROR_MIN;
 8002468:	69bb      	ldr	r3, [r7, #24]
 800246a:	6899      	ldr	r1, [r3, #8]
 800246c:	183b      	adds	r3, r7, r0
 800246e:	881a      	ldrh	r2, [r3, #0]
 8002470:	0013      	movs	r3, r2
 8002472:	005b      	lsls	r3, r3, #1
 8002474:	189b      	adds	r3, r3, r2
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	18cb      	adds	r3, r1, r3
 800247a:	781a      	ldrb	r2, [r3, #0]
 800247c:	2106      	movs	r1, #6
 800247e:	438a      	bics	r2, r1
 8002480:	1c11      	adds	r1, r2, #0
 8002482:	2204      	movs	r2, #4
 8002484:	430a      	orrs	r2, r1
 8002486:	701a      	strb	r2, [r3, #0]
        bank->p_chData[idx_dest].Delta = 0;
 8002488:	69bb      	ldr	r3, [r7, #24]
 800248a:	6899      	ldr	r1, [r3, #8]
 800248c:	183b      	adds	r3, r7, r0
 800248e:	881a      	ldrh	r2, [r3, #0]
 8002490:	0013      	movs	r3, r2
 8002492:	005b      	lsls	r3, r3, #1
 8002494:	189b      	adds	r3, r3, r2
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	18cb      	adds	r3, r1, r3
 800249a:	2200      	movs	r2, #0
 800249c:	811a      	strh	r2, [r3, #8]
        retval = TSL_STATUS_ERROR;
 800249e:	2327      	movs	r3, #39	; 0x27
 80024a0:	18fb      	adds	r3, r7, r3
 80024a2:	2202      	movs	r2, #2
 80024a4:	701a      	strb	r2, [r3, #0]
 80024a6:	e0dc      	b.n	8002662 <TSL_acq_BankGetResult+0x2e2>
      }
      else
      {
        if (new_meas >= TSL_Params.AcqMax)
 80024a8:	4b7d      	ldr	r3, [pc, #500]	; (80026a0 <TSL_acq_BankGetResult+0x320>)
 80024aa:	885b      	ldrh	r3, [r3, #2]
 80024ac:	2224      	movs	r2, #36	; 0x24
 80024ae:	18ba      	adds	r2, r7, r2
 80024b0:	8812      	ldrh	r2, [r2, #0]
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d31d      	bcc.n	80024f2 <TSL_acq_BankGetResult+0x172>
        {
          bank->p_chData[idx_dest].Flags.AcqStatus = TSL_ACQ_STATUS_ERROR_MAX;
 80024b6:	69bb      	ldr	r3, [r7, #24]
 80024b8:	6899      	ldr	r1, [r3, #8]
 80024ba:	2016      	movs	r0, #22
 80024bc:	183b      	adds	r3, r7, r0
 80024be:	881a      	ldrh	r2, [r3, #0]
 80024c0:	0013      	movs	r3, r2
 80024c2:	005b      	lsls	r3, r3, #1
 80024c4:	189b      	adds	r3, r3, r2
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	18cb      	adds	r3, r1, r3
 80024ca:	781a      	ldrb	r2, [r3, #0]
 80024cc:	2106      	movs	r1, #6
 80024ce:	430a      	orrs	r2, r1
 80024d0:	701a      	strb	r2, [r3, #0]
          bank->p_chData[idx_dest].Delta = 0;
 80024d2:	69bb      	ldr	r3, [r7, #24]
 80024d4:	6899      	ldr	r1, [r3, #8]
 80024d6:	183b      	adds	r3, r7, r0
 80024d8:	881a      	ldrh	r2, [r3, #0]
 80024da:	0013      	movs	r3, r2
 80024dc:	005b      	lsls	r3, r3, #1
 80024de:	189b      	adds	r3, r3, r2
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	18cb      	adds	r3, r1, r3
 80024e4:	2200      	movs	r2, #0
 80024e6:	811a      	strh	r2, [r3, #8]
          retval = TSL_STATUS_ERROR;
 80024e8:	2327      	movs	r3, #39	; 0x27
 80024ea:	18fb      	adds	r3, r7, r3
 80024ec:	2202      	movs	r2, #2
 80024ee:	701a      	strb	r2, [r3, #0]
 80024f0:	e0b7      	b.n	8002662 <TSL_acq_BankGetResult+0x2e2>
        }
        else // The measure is OK
        {
          if (TSL_acq_UseFilter(&bank->p_chData[idx_dest]))
 80024f2:	69bb      	ldr	r3, [r7, #24]
 80024f4:	6899      	ldr	r1, [r3, #8]
 80024f6:	2616      	movs	r6, #22
 80024f8:	19bb      	adds	r3, r7, r6
 80024fa:	881a      	ldrh	r2, [r3, #0]
 80024fc:	0013      	movs	r3, r2
 80024fe:	005b      	lsls	r3, r3, #1
 8002500:	189b      	adds	r3, r3, r2
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	18cb      	adds	r3, r1, r3
 8002506:	0018      	movs	r0, r3
 8002508:	f000 f9e1 	bl	80028ce <TSL_acq_UseFilter>
 800250c:	1e03      	subs	r3, r0, #0
 800250e:	d100      	bne.n	8002512 <TSL_acq_BankGetResult+0x192>
 8002510:	e070      	b.n	80025f4 <TSL_acq_BankGetResult+0x274>
          {
            // Apply Measure filter if it exists
            if (mfilter)
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d017      	beq.n	8002548 <TSL_acq_BankGetResult+0x1c8>
            {
              new_meas = mfilter(old_meas, new_meas);
 8002518:	2524      	movs	r5, #36	; 0x24
 800251a:	197c      	adds	r4, r7, r5
 800251c:	197b      	adds	r3, r7, r5
 800251e:	8819      	ldrh	r1, [r3, #0]
 8002520:	2314      	movs	r3, #20
 8002522:	18fb      	adds	r3, r7, r3
 8002524:	881a      	ldrh	r2, [r3, #0]
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	0010      	movs	r0, r2
 800252a:	4798      	blx	r3
 800252c:	0003      	movs	r3, r0
 800252e:	8023      	strh	r3, [r4, #0]
              // Store the measure (optional - used for debug purpose)
#if TSLPRM_USE_MEAS > 0
              bank->p_chData[idx_dest].Meas = new_meas;
 8002530:	69bb      	ldr	r3, [r7, #24]
 8002532:	6899      	ldr	r1, [r3, #8]
 8002534:	19bb      	adds	r3, r7, r6
 8002536:	881a      	ldrh	r2, [r3, #0]
 8002538:	0013      	movs	r3, r2
 800253a:	005b      	lsls	r3, r3, #1
 800253c:	189b      	adds	r3, r3, r2
 800253e:	009b      	lsls	r3, r3, #2
 8002540:	18cb      	adds	r3, r1, r3
 8002542:	197a      	adds	r2, r7, r5
 8002544:	8812      	ldrh	r2, [r2, #0]
 8002546:	815a      	strh	r2, [r3, #10]
#endif
            }

            // Calculate the new Delta
            new_delta = TSL_acq_ComputeDelta(bank->p_chData[idx_dest].Ref, new_meas);
 8002548:	69bb      	ldr	r3, [r7, #24]
 800254a:	6899      	ldr	r1, [r3, #8]
 800254c:	2516      	movs	r5, #22
 800254e:	197b      	adds	r3, r7, r5
 8002550:	881a      	ldrh	r2, [r3, #0]
 8002552:	0013      	movs	r3, r2
 8002554:	005b      	lsls	r3, r3, #1
 8002556:	189b      	adds	r3, r3, r2
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	18cb      	adds	r3, r1, r3
 800255c:	889a      	ldrh	r2, [r3, #4]
 800255e:	2612      	movs	r6, #18
 8002560:	19bc      	adds	r4, r7, r6
 8002562:	2324      	movs	r3, #36	; 0x24
 8002564:	18fb      	adds	r3, r7, r3
 8002566:	881b      	ldrh	r3, [r3, #0]
 8002568:	0019      	movs	r1, r3
 800256a:	0010      	movs	r0, r2
 800256c:	f000 f982 	bl	8002874 <TSL_acq_ComputeDelta>
 8002570:	0003      	movs	r3, r0
 8002572:	8023      	strh	r3, [r4, #0]

            // Check Noise (TSL_ACQ_STATUS_OK if no Noise or if Noise detection is not supported)
            bank->p_chData[idx_dest].Flags.AcqStatus = TSL_acq_CheckNoise();
 8002574:	f000 f9a5 	bl	80028c2 <TSL_acq_CheckNoise>
 8002578:	0003      	movs	r3, r0
 800257a:	0018      	movs	r0, r3
 800257c:	69bb      	ldr	r3, [r7, #24]
 800257e:	6899      	ldr	r1, [r3, #8]
 8002580:	002c      	movs	r4, r5
 8002582:	193b      	adds	r3, r7, r4
 8002584:	881a      	ldrh	r2, [r3, #0]
 8002586:	0013      	movs	r3, r2
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	189b      	adds	r3, r3, r2
 800258c:	009b      	lsls	r3, r3, #2
 800258e:	18cb      	adds	r3, r1, r3
 8002590:	1c01      	adds	r1, r0, #0
 8002592:	2203      	movs	r2, #3
 8002594:	400a      	ands	r2, r1
 8002596:	b2d2      	uxtb	r2, r2
 8002598:	2103      	movs	r1, #3
 800259a:	400a      	ands	r2, r1
 800259c:	1890      	adds	r0, r2, r2
 800259e:	781a      	ldrb	r2, [r3, #0]
 80025a0:	2106      	movs	r1, #6
 80025a2:	438a      	bics	r2, r1
 80025a4:	1c11      	adds	r1, r2, #0
 80025a6:	1c02      	adds	r2, r0, #0
 80025a8:	430a      	orrs	r2, r1
 80025aa:	701a      	strb	r2, [r3, #0]

            // Apply Delta filter if it exists
            if (dfilter)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d011      	beq.n	80025d6 <TSL_acq_BankGetResult+0x256>
            {
              bank->p_chData[idx_dest].Delta = dfilter(new_delta);
 80025b2:	69bb      	ldr	r3, [r7, #24]
 80025b4:	6899      	ldr	r1, [r3, #8]
 80025b6:	193b      	adds	r3, r7, r4
 80025b8:	881a      	ldrh	r2, [r3, #0]
 80025ba:	0013      	movs	r3, r2
 80025bc:	005b      	lsls	r3, r3, #1
 80025be:	189b      	adds	r3, r3, r2
 80025c0:	009b      	lsls	r3, r3, #2
 80025c2:	18cc      	adds	r4, r1, r3
 80025c4:	19bb      	adds	r3, r7, r6
 80025c6:	2200      	movs	r2, #0
 80025c8:	5e9a      	ldrsh	r2, [r3, r2]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	0010      	movs	r0, r2
 80025ce:	4798      	blx	r3
 80025d0:	0003      	movs	r3, r0
 80025d2:	8123      	strh	r3, [r4, #8]
 80025d4:	e045      	b.n	8002662 <TSL_acq_BankGetResult+0x2e2>
            }
            else
            {
              bank->p_chData[idx_dest].Delta = new_delta;
 80025d6:	69bb      	ldr	r3, [r7, #24]
 80025d8:	6899      	ldr	r1, [r3, #8]
 80025da:	2316      	movs	r3, #22
 80025dc:	18fb      	adds	r3, r7, r3
 80025de:	881a      	ldrh	r2, [r3, #0]
 80025e0:	0013      	movs	r3, r2
 80025e2:	005b      	lsls	r3, r3, #1
 80025e4:	189b      	adds	r3, r3, r2
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	18cb      	adds	r3, r1, r3
 80025ea:	2212      	movs	r2, #18
 80025ec:	18ba      	adds	r2, r7, r2
 80025ee:	8812      	ldrh	r2, [r2, #0]
 80025f0:	811a      	strh	r2, [r3, #8]
 80025f2:	e036      	b.n	8002662 <TSL_acq_BankGetResult+0x2e2>
            }
          }
          else
          {
            // Calculate the new Delta
            bank->p_chData[idx_dest].Delta = TSL_acq_ComputeDelta(bank->p_chData[idx_dest].Ref, new_meas);
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	6899      	ldr	r1, [r3, #8]
 80025f8:	2516      	movs	r5, #22
 80025fa:	197b      	adds	r3, r7, r5
 80025fc:	881a      	ldrh	r2, [r3, #0]
 80025fe:	0013      	movs	r3, r2
 8002600:	005b      	lsls	r3, r3, #1
 8002602:	189b      	adds	r3, r3, r2
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	18cb      	adds	r3, r1, r3
 8002608:	8898      	ldrh	r0, [r3, #4]
 800260a:	69bb      	ldr	r3, [r7, #24]
 800260c:	6899      	ldr	r1, [r3, #8]
 800260e:	197b      	adds	r3, r7, r5
 8002610:	881a      	ldrh	r2, [r3, #0]
 8002612:	0013      	movs	r3, r2
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	189b      	adds	r3, r3, r2
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	18cc      	adds	r4, r1, r3
 800261c:	2324      	movs	r3, #36	; 0x24
 800261e:	18fb      	adds	r3, r7, r3
 8002620:	881b      	ldrh	r3, [r3, #0]
 8002622:	0019      	movs	r1, r3
 8002624:	f000 f926 	bl	8002874 <TSL_acq_ComputeDelta>
 8002628:	0003      	movs	r3, r0
 800262a:	8123      	strh	r3, [r4, #8]

            // Check Noise (TSL_ACQ_STATUS_OK if no Noise or if Noise detection is not supported)
            bank->p_chData[idx_dest].Flags.AcqStatus = TSL_acq_CheckNoise();
 800262c:	f000 f949 	bl	80028c2 <TSL_acq_CheckNoise>
 8002630:	0003      	movs	r3, r0
 8002632:	0018      	movs	r0, r3
 8002634:	69bb      	ldr	r3, [r7, #24]
 8002636:	6899      	ldr	r1, [r3, #8]
 8002638:	197b      	adds	r3, r7, r5
 800263a:	881a      	ldrh	r2, [r3, #0]
 800263c:	0013      	movs	r3, r2
 800263e:	005b      	lsls	r3, r3, #1
 8002640:	189b      	adds	r3, r3, r2
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	18cb      	adds	r3, r1, r3
 8002646:	1c01      	adds	r1, r0, #0
 8002648:	2203      	movs	r2, #3
 800264a:	400a      	ands	r2, r1
 800264c:	b2d2      	uxtb	r2, r2
 800264e:	2103      	movs	r1, #3
 8002650:	400a      	ands	r2, r1
 8002652:	1890      	adds	r0, r2, r2
 8002654:	781a      	ldrb	r2, [r3, #0]
 8002656:	2106      	movs	r1, #6
 8002658:	438a      	bics	r2, r1
 800265a:	1c11      	adds	r1, r2, #0
 800265c:	1c02      	adds	r2, r0, #0
 800265e:	430a      	orrs	r2, r1
 8002660:	701a      	strb	r2, [r3, #0]
        }
      }
    }

    // Next channel
    pchDest++;
 8002662:	6a3b      	ldr	r3, [r7, #32]
 8002664:	3302      	adds	r3, #2
 8002666:	623b      	str	r3, [r7, #32]
    pchSrc++;
 8002668:	69fb      	ldr	r3, [r7, #28]
 800266a:	330c      	adds	r3, #12
 800266c:	61fb      	str	r3, [r7, #28]
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 800266e:	2126      	movs	r1, #38	; 0x26
 8002670:	187b      	adds	r3, r7, r1
 8002672:	781a      	ldrb	r2, [r3, #0]
 8002674:	187b      	adds	r3, r7, r1
 8002676:	3201      	adds	r2, #1
 8002678:	701a      	strb	r2, [r3, #0]
 800267a:	2326      	movs	r3, #38	; 0x26
 800267c:	18fb      	adds	r3, r7, r3
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	b29a      	uxth	r2, r3
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	899b      	ldrh	r3, [r3, #12]
 8002686:	429a      	cmp	r2, r3
 8002688:	d200      	bcs.n	800268c <TSL_acq_BankGetResult+0x30c>
 800268a:	e6a2      	b.n	80023d2 <TSL_acq_BankGetResult+0x52>

  }

  return retval;
 800268c:	2327      	movs	r3, #39	; 0x27
 800268e:	18fb      	adds	r3, r7, r3
 8002690:	781b      	ldrb	r3, [r3, #0]
}
 8002692:	0018      	movs	r0, r3
 8002694:	46bd      	mov	sp, r7
 8002696:	b00b      	add	sp, #44	; 0x2c
 8002698:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800269a:	46c0      	nop			; (mov r8, r8)
 800269c:	2000010c 	.word	0x2000010c
 80026a0:	2000001c 	.word	0x2000001c

080026a4 <TSL_acq_BankConfig>:
  * @brief Configures a Bank.
  * @param[in] idx_bk  Index of the Bank to configure
  * @retval Status
  */
TSL_Status_enum_T TSL_acq_BankConfig(TSL_tIndex_T idx_bk)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b08a      	sub	sp, #40	; 0x28
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	0002      	movs	r2, r0
 80026ac:	1dfb      	adds	r3, r7, #7
 80026ae:	701a      	strb	r2, [r3, #0]
  CONST TSL_Bank_T *bank;
  CONST TSL_ChannelSrc_T *pchSrc;
  CONST TSL_ChannelDest_T *pchDest;

  // Check bank index
  if (idx_bk >= TSLPRM_TOTAL_BANKS)
 80026b0:	1dfb      	adds	r3, r7, #7
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d901      	bls.n	80026bc <TSL_acq_BankConfig+0x18>
  {
    return TSL_STATUS_ERROR;
 80026b8:	2302      	movs	r3, #2
 80026ba:	e057      	b.n	800276c <TSL_acq_BankConfig+0xc8>
  }

  // Initialize bank pointers
  bank = &(TSL_Globals.Bank_Array[idx_bk]);
 80026bc:	4b2d      	ldr	r3, [pc, #180]	; (8002774 <TSL_acq_BankConfig+0xd0>)
 80026be:	6859      	ldr	r1, [r3, #4]
 80026c0:	1dfb      	adds	r3, r7, #7
 80026c2:	781a      	ldrb	r2, [r3, #0]
 80026c4:	0013      	movs	r3, r2
 80026c6:	005b      	lsls	r3, r3, #1
 80026c8:	189b      	adds	r3, r3, r2
 80026ca:	00db      	lsls	r3, r3, #3
 80026cc:	18cb      	adds	r3, r1, r3
 80026ce:	61bb      	str	r3, [r7, #24]
  pchSrc = bank->p_chSrc;
 80026d0:	69bb      	ldr	r3, [r7, #24]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	623b      	str	r3, [r7, #32]
  pchDest = bank->p_chDest;
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	61fb      	str	r3, [r7, #28]
  
  // Mark the current bank processed
  TSL_Globals.This_Bank = idx_bk;
 80026dc:	4b25      	ldr	r3, [pc, #148]	; (8002774 <TSL_acq_BankConfig+0xd0>)
 80026de:	1dfa      	adds	r2, r7, #7
 80026e0:	7812      	ldrb	r2, [r2, #0]
 80026e2:	721a      	strb	r2, [r3, #8]

  //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
  // Enable the Gx_IOy used as channels (channels + shield)
  TSC->IOCCR = bank->msk_IOCCR_channels;
 80026e4:	4a24      	ldr	r2, [pc, #144]	; (8002778 <TSL_acq_BankConfig+0xd4>)
 80026e6:	69bb      	ldr	r3, [r7, #24]
 80026e8:	691b      	ldr	r3, [r3, #16]
 80026ea:	6293      	str	r3, [r2, #40]	; 0x28
  // Enable acquisition on selected Groups
  TSC->IOGCSR = bank->msk_IOGCSR_groups;
 80026ec:	4a22      	ldr	r2, [pc, #136]	; (8002778 <TSL_acq_BankConfig+0xd4>)
 80026ee:	69bb      	ldr	r3, [r7, #24]
 80026f0:	695b      	ldr	r3, [r3, #20]
 80026f2:	6313      	str	r3, [r2, #48]	; 0x30
  //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

  // For all channels of the bank check if they are OFF or BURST_ONLY
  // and set acquisition status flag
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 80026f4:	2300      	movs	r3, #0
 80026f6:	627b      	str	r3, [r7, #36]	; 0x24
 80026f8:	e031      	b.n	800275e <TSL_acq_BankConfig+0xba>
  {

    // Check Object status flag
    objs = bank->p_chData[pchDest->IdxDest].Flags.ObjStatus;
 80026fa:	69bb      	ldr	r3, [r7, #24]
 80026fc:	689a      	ldr	r2, [r3, #8]
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	881b      	ldrh	r3, [r3, #0]
 8002702:	0019      	movs	r1, r3
 8002704:	000b      	movs	r3, r1
 8002706:	005b      	lsls	r3, r3, #1
 8002708:	185b      	adds	r3, r3, r1
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	18d3      	adds	r3, r2, r3
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	06db      	lsls	r3, r3, #27
 8002712:	0f9b      	lsrs	r3, r3, #30
 8002714:	b2db      	uxtb	r3, r3
 8002716:	617b      	str	r3, [r7, #20]

    if (objs != TSL_OBJ_STATUS_ON)
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	2b03      	cmp	r3, #3
 800271c:	d016      	beq.n	800274c <TSL_acq_BankConfig+0xa8>
    {
      //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
      // Get the Channel Group mask
      gx = pchSrc->msk_IOGCSR_group;
 800271e:	6a3b      	ldr	r3, [r7, #32]
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	613b      	str	r3, [r7, #16]
      // Stop acquisition of the Group
      TSC->IOGCSR &= (uint32_t)~gx;
 8002724:	4b14      	ldr	r3, [pc, #80]	; (8002778 <TSL_acq_BankConfig+0xd4>)
 8002726:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	43d9      	mvns	r1, r3
 800272c:	4b12      	ldr	r3, [pc, #72]	; (8002778 <TSL_acq_BankConfig+0xd4>)
 800272e:	400a      	ands	r2, r1
 8002730:	631a      	str	r2, [r3, #48]	; 0x30
      //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

      if (objs == TSL_OBJ_STATUS_OFF)
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d109      	bne.n	800274c <TSL_acq_BankConfig+0xa8>
      {
        //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
        // Get the Channel IO mask
        ioy = pchSrc->msk_IOCCR_channel;
 8002738:	6a3b      	ldr	r3, [r7, #32]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	60fb      	str	r3, [r7, #12]
        // Stop Burst of the Channel
        TSC->IOCCR &= (uint32_t)~ioy;
 800273e:	4b0e      	ldr	r3, [pc, #56]	; (8002778 <TSL_acq_BankConfig+0xd4>)
 8002740:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	43d9      	mvns	r1, r3
 8002746:	4b0c      	ldr	r3, [pc, #48]	; (8002778 <TSL_acq_BankConfig+0xd4>)
 8002748:	400a      	ands	r2, r1
 800274a:	629a      	str	r2, [r3, #40]	; 0x28
        //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
      }
    }

    // Next channel
    pchSrc++;
 800274c:	6a3b      	ldr	r3, [r7, #32]
 800274e:	330c      	adds	r3, #12
 8002750:	623b      	str	r3, [r7, #32]
    pchDest++;
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	3302      	adds	r3, #2
 8002756:	61fb      	str	r3, [r7, #28]
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 8002758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800275a:	3301      	adds	r3, #1
 800275c:	627b      	str	r3, [r7, #36]	; 0x24
 800275e:	69bb      	ldr	r3, [r7, #24]
 8002760:	899b      	ldrh	r3, [r3, #12]
 8002762:	001a      	movs	r2, r3
 8002764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002766:	4293      	cmp	r3, r2
 8002768:	d3c7      	bcc.n	80026fa <TSL_acq_BankConfig+0x56>
  }

  return TSL_STATUS_OK;
 800276a:	2300      	movs	r3, #0
}
 800276c:	0018      	movs	r0, r3
 800276e:	46bd      	mov	sp, r7
 8002770:	b00a      	add	sp, #40	; 0x28
 8002772:	bd80      	pop	{r7, pc}
 8002774:	2000010c 	.word	0x2000010c
 8002778:	40024000 	.word	0x40024000

0800277c <TSL_acq_BankStartAcq>:
  * @brief Start acquisition on a previously configured bank
  * @param None
  * @retval None
  */
void TSL_acq_BankStartAcq(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
  // Clear both EOAIC and MCEIC flags
  TSC->ICR |= 0x03;
 8002780:	4b0c      	ldr	r3, [pc, #48]	; (80027b4 <TSL_acq_BankStartAcq+0x38>)
 8002782:	689a      	ldr	r2, [r3, #8]
 8002784:	4b0b      	ldr	r3, [pc, #44]	; (80027b4 <TSL_acq_BankStartAcq+0x38>)
 8002786:	2103      	movs	r1, #3
 8002788:	430a      	orrs	r2, r1
 800278a:	609a      	str	r2, [r3, #8]

  // Wait capacitors discharge
  SoftDelay(TSL_Globals.DelayDischarge);
 800278c:	4b0a      	ldr	r3, [pc, #40]	; (80027b8 <TSL_acq_BankStartAcq+0x3c>)
 800278e:	691b      	ldr	r3, [r3, #16]
 8002790:	0018      	movs	r0, r3
 8002792:	f000 f8ba 	bl	800290a <SoftDelay>
  // Set IO default in Input Floating
  TSC->CR |= (1 << 4);
#endif

  // Clear both EOA and MCE interrupts
  TSC->IER &= (uint32_t)(~0x03);
 8002796:	4b07      	ldr	r3, [pc, #28]	; (80027b4 <TSL_acq_BankStartAcq+0x38>)
 8002798:	685a      	ldr	r2, [r3, #4]
 800279a:	4b06      	ldr	r3, [pc, #24]	; (80027b4 <TSL_acq_BankStartAcq+0x38>)
 800279c:	2103      	movs	r1, #3
 800279e:	438a      	bics	r2, r1
 80027a0:	605a      	str	r2, [r3, #4]

  // Start acquisition
  TSC->CR |= 0x02;
 80027a2:	4b04      	ldr	r3, [pc, #16]	; (80027b4 <TSL_acq_BankStartAcq+0x38>)
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	4b03      	ldr	r3, [pc, #12]	; (80027b4 <TSL_acq_BankStartAcq+0x38>)
 80027a8:	2102      	movs	r1, #2
 80027aa:	430a      	orrs	r2, r1
 80027ac:	601a      	str	r2, [r3, #0]
}
 80027ae:	46c0      	nop			; (mov r8, r8)
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	40024000 	.word	0x40024000
 80027b8:	2000010c 	.word	0x2000010c

080027bc <TSL_acq_BankStartAcq_IT>:
  * @brief Start acquisition in Interrupt mode on a previously configured bank
  * @param None
  * @retval None
  */
void TSL_acq_BankStartAcq_IT(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	af00      	add	r7, sp, #0
  // Clear both EOAIC and MCEIC flags
  TSC->ICR |= 0x03;
 80027c0:	4b0c      	ldr	r3, [pc, #48]	; (80027f4 <TSL_acq_BankStartAcq_IT+0x38>)
 80027c2:	689a      	ldr	r2, [r3, #8]
 80027c4:	4b0b      	ldr	r3, [pc, #44]	; (80027f4 <TSL_acq_BankStartAcq_IT+0x38>)
 80027c6:	2103      	movs	r1, #3
 80027c8:	430a      	orrs	r2, r1
 80027ca:	609a      	str	r2, [r3, #8]

  // Wait capacitors discharge
  SoftDelay(TSL_Globals.DelayDischarge);
 80027cc:	4b0a      	ldr	r3, [pc, #40]	; (80027f8 <TSL_acq_BankStartAcq_IT+0x3c>)
 80027ce:	691b      	ldr	r3, [r3, #16]
 80027d0:	0018      	movs	r0, r3
 80027d2:	f000 f89a 	bl	800290a <SoftDelay>
  // Set IO default in Input Floating
  TSC->CR |= (1 << 4);
#endif

  // Set both EOA and MCE interrupts
  TSC->IER |= 0x03;
 80027d6:	4b07      	ldr	r3, [pc, #28]	; (80027f4 <TSL_acq_BankStartAcq_IT+0x38>)
 80027d8:	685a      	ldr	r2, [r3, #4]
 80027da:	4b06      	ldr	r3, [pc, #24]	; (80027f4 <TSL_acq_BankStartAcq_IT+0x38>)
 80027dc:	2103      	movs	r1, #3
 80027de:	430a      	orrs	r2, r1
 80027e0:	605a      	str	r2, [r3, #4]
  
  // Start acquisition
  TSC->CR |= 0x02;
 80027e2:	4b04      	ldr	r3, [pc, #16]	; (80027f4 <TSL_acq_BankStartAcq_IT+0x38>)
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	4b03      	ldr	r3, [pc, #12]	; (80027f4 <TSL_acq_BankStartAcq_IT+0x38>)
 80027e8:	2102      	movs	r1, #2
 80027ea:	430a      	orrs	r2, r1
 80027ec:	601a      	str	r2, [r3, #0]
}
 80027ee:	46c0      	nop			; (mov r8, r8)
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	40024000 	.word	0x40024000
 80027f8:	2000010c 	.word	0x2000010c

080027fc <TSL_acq_BankWaitEOC>:
  * @brief Wait end of acquisition
  * @param None
  * @retval Status
  */
TSL_Status_enum_T TSL_acq_BankWaitEOC(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
  TSL_Status_enum_T retval = TSL_STATUS_BUSY;
 8002802:	1dfb      	adds	r3, r7, #7
 8002804:	2201      	movs	r2, #1
 8002806:	701a      	strb	r2, [r3, #0]

  // Check EOAF flag
  if (TSC->ISR & 0x01)
 8002808:	4b0b      	ldr	r3, [pc, #44]	; (8002838 <TSL_acq_BankWaitEOC+0x3c>)
 800280a:	68db      	ldr	r3, [r3, #12]
 800280c:	2201      	movs	r2, #1
 800280e:	4013      	ands	r3, r2
 8002810:	d00b      	beq.n	800282a <TSL_acq_BankWaitEOC+0x2e>
    // Set IO default in Output PP Low to discharge all capacitors
    TSC->CR &= (uint32_t)(~(1 << 4));
#endif

    // Check MCEF flag
    if (TSC->ISR & 0x02)
 8002812:	4b09      	ldr	r3, [pc, #36]	; (8002838 <TSL_acq_BankWaitEOC+0x3c>)
 8002814:	68db      	ldr	r3, [r3, #12]
 8002816:	2202      	movs	r2, #2
 8002818:	4013      	ands	r3, r2
 800281a:	d003      	beq.n	8002824 <TSL_acq_BankWaitEOC+0x28>
    {
      retval = TSL_STATUS_ERROR;
 800281c:	1dfb      	adds	r3, r7, #7
 800281e:	2202      	movs	r2, #2
 8002820:	701a      	strb	r2, [r3, #0]
 8002822:	e002      	b.n	800282a <TSL_acq_BankWaitEOC+0x2e>
    }
    else
    {
      retval = TSL_STATUS_OK;
 8002824:	1dfb      	adds	r3, r7, #7
 8002826:	2200      	movs	r2, #0
 8002828:	701a      	strb	r2, [r3, #0]
    }
  }

  return retval;
 800282a:	1dfb      	adds	r3, r7, #7
 800282c:	781b      	ldrb	r3, [r3, #0]
}
 800282e:	0018      	movs	r0, r3
 8002830:	46bd      	mov	sp, r7
 8002832:	b002      	add	sp, #8
 8002834:	bd80      	pop	{r7, pc}
 8002836:	46c0      	nop			; (mov r8, r8)
 8002838:	40024000 	.word	0x40024000

0800283c <TSL_acq_GetMeas>:
  * @brief Return the current measure
  * @param[in] index Index of the measure source
  * @retval Measure
  */
TSL_tMeas_T TSL_acq_GetMeas(TSL_tIndex_T index)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b082      	sub	sp, #8
 8002840:	af00      	add	r7, sp, #0
 8002842:	0002      	movs	r2, r0
 8002844:	1dfb      	adds	r3, r7, #7
 8002846:	701a      	strb	r2, [r3, #0]
  if (index < TSC_NB_GROUPS_SUPPORTED)
 8002848:	1dfb      	adds	r3, r7, #7
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	2b07      	cmp	r3, #7
 800284e:	d809      	bhi.n	8002864 <TSL_acq_GetMeas+0x28>
  {
    return((TSL_tMeas_T)(TSC->IOGXCR[index]));
 8002850:	4a07      	ldr	r2, [pc, #28]	; (8002870 <TSL_acq_GetMeas+0x34>)
 8002852:	1dfb      	adds	r3, r7, #7
 8002854:	781b      	ldrb	r3, [r3, #0]
 8002856:	330c      	adds	r3, #12
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	18d3      	adds	r3, r2, r3
 800285c:	3304      	adds	r3, #4
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	b29b      	uxth	r3, r3
 8002862:	e000      	b.n	8002866 <TSL_acq_GetMeas+0x2a>
  }
  else
  {
    return((TSL_tMeas_T)0);
 8002864:	2300      	movs	r3, #0
  }
}
 8002866:	0018      	movs	r0, r3
 8002868:	46bd      	mov	sp, r7
 800286a:	b002      	add	sp, #8
 800286c:	bd80      	pop	{r7, pc}
 800286e:	46c0      	nop			; (mov r8, r8)
 8002870:	40024000 	.word	0x40024000

08002874 <TSL_acq_ComputeDelta>:
  * @param[in] ref Reference value
  * @param[in] meas Last Measurement value
  * @retval Delta value
  */
TSL_tDelta_T TSL_acq_ComputeDelta(TSL_tRef_T ref, TSL_tMeas_T meas)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0
 800287a:	0002      	movs	r2, r0
 800287c:	1dbb      	adds	r3, r7, #6
 800287e:	801a      	strh	r2, [r3, #0]
 8002880:	1d3b      	adds	r3, r7, #4
 8002882:	1c0a      	adds	r2, r1, #0
 8002884:	801a      	strh	r2, [r3, #0]
  return((TSL_tDelta_T)(ref - meas));
 8002886:	1dba      	adds	r2, r7, #6
 8002888:	1d3b      	adds	r3, r7, #4
 800288a:	8812      	ldrh	r2, [r2, #0]
 800288c:	881b      	ldrh	r3, [r3, #0]
 800288e:	1ad3      	subs	r3, r2, r3
 8002890:	b29b      	uxth	r3, r3
 8002892:	b21b      	sxth	r3, r3
}
 8002894:	0018      	movs	r0, r3
 8002896:	46bd      	mov	sp, r7
 8002898:	b002      	add	sp, #8
 800289a:	bd80      	pop	{r7, pc}

0800289c <TSL_acq_ComputeMeas>:
  * @param[in] ref Reference value
  * @param[in] delta Delta value
  * @retval Measurement value
  */
TSL_tMeas_T TSL_acq_ComputeMeas(TSL_tRef_T ref, TSL_tDelta_T delta)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b082      	sub	sp, #8
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	0002      	movs	r2, r0
 80028a4:	1dbb      	adds	r3, r7, #6
 80028a6:	801a      	strh	r2, [r3, #0]
 80028a8:	1d3b      	adds	r3, r7, #4
 80028aa:	1c0a      	adds	r2, r1, #0
 80028ac:	801a      	strh	r2, [r3, #0]
  return((TSL_tMeas_T)(ref - delta));
 80028ae:	1d3b      	adds	r3, r7, #4
 80028b0:	881b      	ldrh	r3, [r3, #0]
 80028b2:	1dba      	adds	r2, r7, #6
 80028b4:	8812      	ldrh	r2, [r2, #0]
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	b29b      	uxth	r3, r3
}
 80028ba:	0018      	movs	r0, r3
 80028bc:	46bd      	mov	sp, r7
 80028be:	b002      	add	sp, #8
 80028c0:	bd80      	pop	{r7, pc}

080028c2 <TSL_acq_CheckNoise>:
  * @brief  Check noise (not used)
  * @param  None
  * @retval Status
  */
TSL_AcqStatus_enum_T TSL_acq_CheckNoise(void)
{
 80028c2:	b580      	push	{r7, lr}
 80028c4:	af00      	add	r7, sp, #0
  return TSL_ACQ_STATUS_OK;
 80028c6:	2300      	movs	r3, #0
}
 80028c8:	0018      	movs	r0, r3
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}

080028ce <TSL_acq_UseFilter>:
  * @brief Check if a filter must be used on the current channel (not used)
  * @param[in] pCh Pointer on the channel data information
  * @retval Result TRUE if a filter can be applied
  */
TSL_Bool_enum_T TSL_acq_UseFilter(TSL_ChannelData_T *pCh)
{
 80028ce:	b580      	push	{r7, lr}
 80028d0:	b082      	sub	sp, #8
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	6078      	str	r0, [r7, #4]
  return TSL_TRUE;
 80028d6:	2301      	movs	r3, #1
}
 80028d8:	0018      	movs	r0, r3
 80028da:	46bd      	mov	sp, r7
 80028dc:	b002      	add	sp, #8
 80028de:	bd80      	pop	{r7, pc}

080028e0 <TSL_acq_TestReferenceOutOfRange>:
  * @brief Test if the Reference is incorrect (not used)
  * @param[in] pCh Pointer on the channel data information
  * @retval Result TRUE if the Reference is out of range
  */
TSL_Bool_enum_T TSL_acq_TestReferenceOutOfRange(TSL_ChannelData_T *pCh)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  return TSL_FALSE;
 80028e8:	2300      	movs	r3, #0
}
 80028ea:	0018      	movs	r0, r3
 80028ec:	46bd      	mov	sp, r7
 80028ee:	b002      	add	sp, #8
 80028f0:	bd80      	pop	{r7, pc}

080028f2 <TSL_acq_TestFirstReferenceIsValid>:
  * @param[in] pCh Pointer on the channel data information
  * @param[in] new_meas Measure of the last acquisition on this channel
  * @retval Result TRUE if the Reference is valid
  */
TSL_Bool_enum_T TSL_acq_TestFirstReferenceIsValid(TSL_ChannelData_T *pCh, TSL_tMeas_T new_meas)
{
 80028f2:	b580      	push	{r7, lr}
 80028f4:	b082      	sub	sp, #8
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	6078      	str	r0, [r7, #4]
 80028fa:	000a      	movs	r2, r1
 80028fc:	1cbb      	adds	r3, r7, #2
 80028fe:	801a      	strh	r2, [r3, #0]
  return TSL_TRUE;
 8002900:	2301      	movs	r3, #1
}
 8002902:	0018      	movs	r0, r3
 8002904:	46bd      	mov	sp, r7
 8002906:	b002      	add	sp, #8
 8002908:	bd80      	pop	{r7, pc}

0800290a <SoftDelay>:
  * val =  500: ~ 63s
  * val = 1000: ~126s
  * val = 2000: ~251s
  */
void SoftDelay(uint32_t val)
{
 800290a:	b580      	push	{r7, lr}
 800290c:	b084      	sub	sp, #16
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
  volatile uint32_t idx;
  for (idx = val; idx > 0; idx--)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	60fb      	str	r3, [r7, #12]
 8002916:	e002      	b.n	800291e <SoftDelay+0x14>
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	3b01      	subs	r3, #1
 800291c:	60fb      	str	r3, [r7, #12]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d1f9      	bne.n	8002918 <SoftDelay+0xe>
  {}
}
 8002924:	46c0      	nop			; (mov r8, r8)
 8002926:	46c0      	nop			; (mov r8, r8)
 8002928:	46bd      	mov	sp, r7
 800292a:	b004      	add	sp, #16
 800292c:	bd80      	pop	{r7, pc}

0800292e <TSL_dxs_FirstObj>:
  * @brief Detection Exclusion System on the first object in detect state
  * @param[in] objgrp  Pointer to the objects group to process
  * @retval None
  */
void TSL_dxs_FirstObj(CONST TSL_ObjectGroup_T *objgrp)
{
 800292e:	b580      	push	{r7, lr}
 8002930:	b082      	sub	sp, #8
 8002932:	af00      	add	r7, sp, #0
 8002934:	6078      	str	r0, [r7, #4]
#endif // TSLPRM_TOTAL_LNRTS > 0

  }

#endif // TSLPRM_USE_DXS > 0
}
 8002936:	46c0      	nop			; (mov r8, r8)
 8002938:	46bd      	mov	sp, r7
 800293a:	b002      	add	sp, #8
 800293c:	bd80      	pop	{r7, pc}
	...

08002940 <TSL_ecs_CalcK>:
  * @param[in] k_slow  K coefficient when objects have different delta variation
  * @param[in] k_fast  K coefficient when objects have the same delta variation
  * @retval    K coefficient (slow or fast)
  */
TSL_tKCoeff_T TSL_ecs_CalcK(TSL_ObjectGroup_T *objgrp, TSL_tKCoeff_T k_slow, TSL_tKCoeff_T k_fast)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b088      	sub	sp, #32
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	0008      	movs	r0, r1
 800294a:	0011      	movs	r1, r2
 800294c:	1cbb      	adds	r3, r7, #2
 800294e:	1c02      	adds	r2, r0, #0
 8002950:	801a      	strh	r2, [r3, #0]
 8002952:	003b      	movs	r3, r7
 8002954:	1c0a      	adds	r2, r1, #0
 8002956:	801a      	strh	r2, [r3, #0]
  TSL_tIndex_T idx_obj; // Index of current object
  TSL_tIndex_T idx_ch; // Index of current channel
  TSL_tDelta_T ldelta = 0; // Temporary delta
 8002958:	230a      	movs	r3, #10
 800295a:	18fb      	adds	r3, r7, r3
 800295c:	2200      	movs	r2, #0
 800295e:	801a      	strh	r2, [r3, #0]
  TSL_tDelta_T ECS_Fast_Enable = 1;
 8002960:	231c      	movs	r3, #28
 8002962:	18fb      	adds	r3, r7, r3
 8002964:	2201      	movs	r2, #1
 8002966:	801a      	strh	r2, [r3, #0]
  TSL_tDelta_T ECS_Fast_Direction = 0;
 8002968:	231a      	movs	r3, #26
 800296a:	18fb      	adds	r3, r7, r3
 800296c:	2200      	movs	r2, #0
 800296e:	801a      	strh	r2, [r3, #0]
  CONST TSL_Object_T *pobj;
  TSL_tKCoeff_T retval = k_slow;
 8002970:	2312      	movs	r3, #18
 8002972:	18fb      	adds	r3, r7, r3
 8002974:	1cba      	adds	r2, r7, #2
 8002976:	8812      	ldrh	r2, [r2, #0]
 8002978:	801a      	strh	r2, [r3, #0]
  TSL_tNb_T nb_channels = 0; // Number of channels inside current object
 800297a:	2310      	movs	r3, #16
 800297c:	18fb      	adds	r3, r7, r3
 800297e:	2200      	movs	r2, #0
 8002980:	801a      	strh	r2, [r3, #0]
  TSL_ChannelData_T *p_Ch = 0;
 8002982:	2300      	movs	r3, #0
 8002984:	60fb      	str	r3, [r7, #12]

  // Check parameters
  if (k_slow > 255) k_slow = 255;
 8002986:	1cbb      	adds	r3, r7, #2
 8002988:	881b      	ldrh	r3, [r3, #0]
 800298a:	2bff      	cmp	r3, #255	; 0xff
 800298c:	d902      	bls.n	8002994 <TSL_ecs_CalcK+0x54>
 800298e:	1cbb      	adds	r3, r7, #2
 8002990:	22ff      	movs	r2, #255	; 0xff
 8002992:	801a      	strh	r2, [r3, #0]
  if (k_fast > 255) k_fast = 255;
 8002994:	003b      	movs	r3, r7
 8002996:	881b      	ldrh	r3, [r3, #0]
 8002998:	2bff      	cmp	r3, #255	; 0xff
 800299a:	d902      	bls.n	80029a2 <TSL_ecs_CalcK+0x62>
 800299c:	003b      	movs	r3, r7
 800299e:	22ff      	movs	r2, #255	; 0xff
 80029a0:	801a      	strh	r2, [r3, #0]

  pobj = objgrp->p_Obj; // First object in the group
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	617b      	str	r3, [r7, #20]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 80029a8:	231f      	movs	r3, #31
 80029aa:	18fb      	adds	r3, r7, r3
 80029ac:	2200      	movs	r2, #0
 80029ae:	701a      	strb	r2, [r3, #0]
 80029b0:	e079      	b.n	8002aa6 <TSL_ecs_CalcK+0x166>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	0018      	movs	r0, r3
 80029b6:	f000 fa75 	bl	8002ea4 <TSL_obj_SetGlobalObj>

#if TSLPRM_TOTAL_TKEYS > 0
    if ((THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEY) || (THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEYB))
 80029ba:	4b48      	ldr	r3, [pc, #288]	; (8002adc <TSL_ecs_CalcK+0x19c>)
 80029bc:	68db      	ldr	r3, [r3, #12]
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	2b10      	cmp	r3, #16
 80029c2:	d004      	beq.n	80029ce <TSL_ecs_CalcK+0x8e>
 80029c4:	4b45      	ldr	r3, [pc, #276]	; (8002adc <TSL_ecs_CalcK+0x19c>)
 80029c6:	68db      	ldr	r3, [r3, #12]
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	2b11      	cmp	r3, #17
 80029cc:	d111      	bne.n	80029f2 <TSL_ecs_CalcK+0xb2>
    {
      // Ignore object if not in Release state (OFF or Error in this case)
      if (THIS_TKEY_STATEID != TSL_STATEID_RELEASE)
 80029ce:	4b43      	ldr	r3, [pc, #268]	; (8002adc <TSL_ecs_CalcK+0x19c>)
 80029d0:	695b      	ldr	r3, [r3, #20]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	2b02      	cmp	r3, #2
 80029d8:	d003      	beq.n	80029e2 <TSL_ecs_CalcK+0xa2>
      {
        pobj++; // Next object
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	3308      	adds	r3, #8
 80029de:	617b      	str	r3, [r7, #20]
        continue; // Stop processing of current object
 80029e0:	e05b      	b.n	8002a9a <TSL_ecs_CalcK+0x15a>
      }
      nb_channels = 1;
 80029e2:	2310      	movs	r3, #16
 80029e4:	18fb      	adds	r3, r7, r3
 80029e6:	2201      	movs	r2, #1
 80029e8:	801a      	strh	r2, [r3, #0]
      p_Ch = TSL_Globals.This_TKey->p_ChD;
 80029ea:	4b3c      	ldr	r3, [pc, #240]	; (8002adc <TSL_ecs_CalcK+0x19c>)
 80029ec:	695b      	ldr	r3, [r3, #20]
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	60fb      	str	r3, [r7, #12]
      p_Ch = TSL_Globals.This_LinRot->p_ChD;
    }
#endif

    // Check channel pointer variable
    if (p_Ch == 0) return 0;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d101      	bne.n	80029fc <TSL_ecs_CalcK+0xbc>
 80029f8:	2300      	movs	r3, #0
 80029fa:	e06b      	b.n	8002ad4 <TSL_ecs_CalcK+0x194>

    // Check all channels of current object
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 80029fc:	231e      	movs	r3, #30
 80029fe:	18fb      	adds	r3, r7, r3
 8002a00:	2200      	movs	r2, #0
 8002a02:	701a      	strb	r2, [r3, #0]
 8002a04:	e03d      	b.n	8002a82 <TSL_ecs_CalcK+0x142>
    {

      ldelta = p_Ch->Delta;
 8002a06:	210a      	movs	r1, #10
 8002a08:	187b      	adds	r3, r7, r1
 8002a0a:	68fa      	ldr	r2, [r7, #12]
 8002a0c:	8912      	ldrh	r2, [r2, #8]
 8002a0e:	801a      	strh	r2, [r3, #0]

      // Check delta
      if (ldelta == 0) // No Fast ECS !
 8002a10:	187b      	adds	r3, r7, r1
 8002a12:	2200      	movs	r2, #0
 8002a14:	5e9b      	ldrsh	r3, [r3, r2]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d104      	bne.n	8002a24 <TSL_ecs_CalcK+0xe4>
      {
        ECS_Fast_Enable = 0;
 8002a1a:	231c      	movs	r3, #28
 8002a1c:	18fb      	adds	r3, r7, r3
 8002a1e:	2200      	movs	r2, #0
 8002a20:	801a      	strh	r2, [r3, #0]
 8002a22:	e025      	b.n	8002a70 <TSL_ecs_CalcK+0x130>
      }
      else
      {
        if (ldelta < 0)
 8002a24:	230a      	movs	r3, #10
 8002a26:	18fb      	adds	r3, r7, r3
 8002a28:	2200      	movs	r2, #0
 8002a2a:	5e9b      	ldrsh	r3, [r3, r2]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	da10      	bge.n	8002a52 <TSL_ecs_CalcK+0x112>
        {
          if (ECS_Fast_Direction > 0) // No Fast ECS !
 8002a30:	231a      	movs	r3, #26
 8002a32:	18fb      	adds	r3, r7, r3
 8002a34:	2200      	movs	r2, #0
 8002a36:	5e9b      	ldrsh	r3, [r3, r2]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	dd04      	ble.n	8002a46 <TSL_ecs_CalcK+0x106>
          {
            ECS_Fast_Enable = 0;
 8002a3c:	231c      	movs	r3, #28
 8002a3e:	18fb      	adds	r3, r7, r3
 8002a40:	2200      	movs	r2, #0
 8002a42:	801a      	strh	r2, [r3, #0]
 8002a44:	e014      	b.n	8002a70 <TSL_ecs_CalcK+0x130>
          }
          else
          {
            ECS_Fast_Direction = -1;
 8002a46:	231a      	movs	r3, #26
 8002a48:	18fb      	adds	r3, r7, r3
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	4252      	negs	r2, r2
 8002a4e:	801a      	strh	r2, [r3, #0]
 8002a50:	e00e      	b.n	8002a70 <TSL_ecs_CalcK+0x130>
          }
        }
        else
        {
          if (ECS_Fast_Direction < 0) // No Fast ECS !
 8002a52:	231a      	movs	r3, #26
 8002a54:	18fb      	adds	r3, r7, r3
 8002a56:	2200      	movs	r2, #0
 8002a58:	5e9b      	ldrsh	r3, [r3, r2]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	da04      	bge.n	8002a68 <TSL_ecs_CalcK+0x128>
          {
            ECS_Fast_Enable = 0;
 8002a5e:	231c      	movs	r3, #28
 8002a60:	18fb      	adds	r3, r7, r3
 8002a62:	2200      	movs	r2, #0
 8002a64:	801a      	strh	r2, [r3, #0]
 8002a66:	e003      	b.n	8002a70 <TSL_ecs_CalcK+0x130>
          }
          else
          {
            ECS_Fast_Direction = 1;
 8002a68:	231a      	movs	r3, #26
 8002a6a:	18fb      	adds	r3, r7, r3
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	801a      	strh	r2, [r3, #0]
          }
        }
      }

      p_Ch++; // Next channel
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	330c      	adds	r3, #12
 8002a74:	60fb      	str	r3, [r7, #12]
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 8002a76:	211e      	movs	r1, #30
 8002a78:	187b      	adds	r3, r7, r1
 8002a7a:	781a      	ldrb	r2, [r3, #0]
 8002a7c:	187b      	adds	r3, r7, r1
 8002a7e:	3201      	adds	r2, #1
 8002a80:	701a      	strb	r2, [r3, #0]
 8002a82:	231e      	movs	r3, #30
 8002a84:	18fb      	adds	r3, r7, r3
 8002a86:	781b      	ldrb	r3, [r3, #0]
 8002a88:	b29b      	uxth	r3, r3
 8002a8a:	2210      	movs	r2, #16
 8002a8c:	18ba      	adds	r2, r7, r2
 8002a8e:	8812      	ldrh	r2, [r2, #0]
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d8b8      	bhi.n	8002a06 <TSL_ecs_CalcK+0xc6>

    } // for all channels of current object

    pobj++; // Next object
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	3308      	adds	r3, #8
 8002a98:	617b      	str	r3, [r7, #20]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8002a9a:	211f      	movs	r1, #31
 8002a9c:	187b      	adds	r3, r7, r1
 8002a9e:	781a      	ldrb	r2, [r3, #0]
 8002aa0:	187b      	adds	r3, r7, r1
 8002aa2:	3201      	adds	r2, #1
 8002aa4:	701a      	strb	r2, [r3, #0]
 8002aa6:	231f      	movs	r3, #31
 8002aa8:	18fb      	adds	r3, r7, r3
 8002aaa:	781b      	ldrb	r3, [r3, #0]
 8002aac:	b29a      	uxth	r2, r3
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	889b      	ldrh	r3, [r3, #4]
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d200      	bcs.n	8002ab8 <TSL_ecs_CalcK+0x178>
 8002ab6:	e77c      	b.n	80029b2 <TSL_ecs_CalcK+0x72>

  } // for all objects

  // Assign K fast following Delta variations
  if (ECS_Fast_Enable)
 8002ab8:	231c      	movs	r3, #28
 8002aba:	18fb      	adds	r3, r7, r3
 8002abc:	2200      	movs	r2, #0
 8002abe:	5e9b      	ldrsh	r3, [r3, r2]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d004      	beq.n	8002ace <TSL_ecs_CalcK+0x18e>
  {
    retval = k_fast;
 8002ac4:	2312      	movs	r3, #18
 8002ac6:	18fb      	adds	r3, r7, r3
 8002ac8:	003a      	movs	r2, r7
 8002aca:	8812      	ldrh	r2, [r2, #0]
 8002acc:	801a      	strh	r2, [r3, #0]
  }

  return retval;
 8002ace:	2312      	movs	r3, #18
 8002ad0:	18fb      	adds	r3, r7, r3
 8002ad2:	881b      	ldrh	r3, [r3, #0]
}
 8002ad4:	0018      	movs	r0, r3
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	b008      	add	sp, #32
 8002ada:	bd80      	pop	{r7, pc}
 8002adc:	2000010c 	.word	0x2000010c

08002ae0 <TSL_ecs_ProcessK>:
  * @param[in] objgrp Pointer to the objects group to process
  * @param[in] Kcoeff K coefficient to apply
  * @retval None
  */
void TSL_ecs_ProcessK(TSL_ObjectGroup_T *objgrp, TSL_tKCoeff_T Kcoeff)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b08a      	sub	sp, #40	; 0x28
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
 8002ae8:	000a      	movs	r2, r1
 8002aea:	1cbb      	adds	r3, r7, #2
 8002aec:	801a      	strh	r2, [r3, #0]
  TSL_tIndex_T idx_ch; // Index of current channel
  CONST TSL_Object_T *pobj;
  TSL_tKCoeff_T Kcoeff_comp;
  uint32_t ECS_meas;
  uint32_t ECS_ref;
  TSL_tNb_T nb_channels = 0; // Number of channels inside current object
 8002aee:	231e      	movs	r3, #30
 8002af0:	18fb      	adds	r3, r7, r3
 8002af2:	2200      	movs	r2, #0
 8002af4:	801a      	strh	r2, [r3, #0]
  TSL_ChannelData_T *p_Ch = 0;
 8002af6:	2300      	movs	r3, #0
 8002af8:	61bb      	str	r3, [r7, #24]
  void(*pFunc_SetStateCalibration)(TSL_tCounter_T delay) = 0;
 8002afa:	2300      	movs	r3, #0
 8002afc:	617b      	str	r3, [r7, #20]

  // Check parameter
  if (Kcoeff > 255) Kcoeff = 255;
 8002afe:	1cbb      	adds	r3, r7, #2
 8002b00:	881b      	ldrh	r3, [r3, #0]
 8002b02:	2bff      	cmp	r3, #255	; 0xff
 8002b04:	d902      	bls.n	8002b0c <TSL_ecs_ProcessK+0x2c>
 8002b06:	1cbb      	adds	r3, r7, #2
 8002b08:	22ff      	movs	r2, #255	; 0xff
 8002b0a:	801a      	strh	r2, [r3, #0]

  pobj = objgrp->p_Obj; // First object in the group
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	623b      	str	r3, [r7, #32]

  // Calculate the K coefficient complement
  Kcoeff_comp = (0xFF ^ Kcoeff) + 1;
 8002b12:	1cbb      	adds	r3, r7, #2
 8002b14:	881b      	ldrh	r3, [r3, #0]
 8002b16:	22ff      	movs	r2, #255	; 0xff
 8002b18:	4053      	eors	r3, r2
 8002b1a:	b29a      	uxth	r2, r3
 8002b1c:	2312      	movs	r3, #18
 8002b1e:	18fb      	adds	r3, r7, r3
 8002b20:	3201      	adds	r2, #1
 8002b22:	801a      	strh	r2, [r3, #0]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8002b24:	2327      	movs	r3, #39	; 0x27
 8002b26:	18fb      	adds	r3, r7, r3
 8002b28:	2200      	movs	r2, #0
 8002b2a:	701a      	strb	r2, [r3, #0]
 8002b2c:	e07f      	b.n	8002c2e <TSL_ecs_ProcessK+0x14e>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 8002b2e:	6a3b      	ldr	r3, [r7, #32]
 8002b30:	0018      	movs	r0, r3
 8002b32:	f000 f9b7 	bl	8002ea4 <TSL_obj_SetGlobalObj>

#if TSLPRM_TOTAL_TKEYS > 0
    if ((THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEY) || (THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEYB))
 8002b36:	4b45      	ldr	r3, [pc, #276]	; (8002c4c <TSL_ecs_ProcessK+0x16c>)
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	781b      	ldrb	r3, [r3, #0]
 8002b3c:	2b10      	cmp	r3, #16
 8002b3e:	d004      	beq.n	8002b4a <TSL_ecs_ProcessK+0x6a>
 8002b40:	4b42      	ldr	r3, [pc, #264]	; (8002c4c <TSL_ecs_ProcessK+0x16c>)
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	781b      	ldrb	r3, [r3, #0]
 8002b46:	2b11      	cmp	r3, #17
 8002b48:	d113      	bne.n	8002b72 <TSL_ecs_ProcessK+0x92>
    {
      // Ignore object if not in Release state (OFF or Error in this case)
      if (THIS_TKEY_STATEID != TSL_STATEID_RELEASE)
 8002b4a:	4b40      	ldr	r3, [pc, #256]	; (8002c4c <TSL_ecs_ProcessK+0x16c>)
 8002b4c:	695b      	ldr	r3, [r3, #20]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	781b      	ldrb	r3, [r3, #0]
 8002b52:	2b02      	cmp	r3, #2
 8002b54:	d003      	beq.n	8002b5e <TSL_ecs_ProcessK+0x7e>
      {
        pobj++; // Next object
 8002b56:	6a3b      	ldr	r3, [r7, #32]
 8002b58:	3308      	adds	r3, #8
 8002b5a:	623b      	str	r3, [r7, #32]
        continue; // Stop processing of current object
 8002b5c:	e061      	b.n	8002c22 <TSL_ecs_ProcessK+0x142>
      }
      nb_channels = 1;
 8002b5e:	231e      	movs	r3, #30
 8002b60:	18fb      	adds	r3, r7, r3
 8002b62:	2201      	movs	r2, #1
 8002b64:	801a      	strh	r2, [r3, #0]
      p_Ch = TSL_Globals.This_TKey->p_ChD;
 8002b66:	4b39      	ldr	r3, [pc, #228]	; (8002c4c <TSL_ecs_ProcessK+0x16c>)
 8002b68:	695b      	ldr	r3, [r3, #20]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	61bb      	str	r3, [r7, #24]
      pFunc_SetStateCalibration = &TSL_tkey_SetStateCalibration;
 8002b6e:	4b38      	ldr	r3, [pc, #224]	; (8002c50 <TSL_ecs_ProcessK+0x170>)
 8002b70:	617b      	str	r3, [r7, #20]
      pFunc_SetStateCalibration = &TSL_linrot_SetStateCalibration;
    }
#endif

    // Check channel pointer variable
    if (p_Ch == 0) return;
 8002b72:	69bb      	ldr	r3, [r7, #24]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d064      	beq.n	8002c42 <TSL_ecs_ProcessK+0x162>

    // Calculate the new reference + rest for all channels
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 8002b78:	2326      	movs	r3, #38	; 0x26
 8002b7a:	18fb      	adds	r3, r7, r3
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	701a      	strb	r2, [r3, #0]
 8002b80:	e043      	b.n	8002c0a <TSL_ecs_ProcessK+0x12a>
    {
      ECS_meas = TSL_acq_ComputeMeas(p_Ch->Ref, p_Ch->Delta);
 8002b82:	69bb      	ldr	r3, [r7, #24]
 8002b84:	889a      	ldrh	r2, [r3, #4]
 8002b86:	69bb      	ldr	r3, [r7, #24]
 8002b88:	2108      	movs	r1, #8
 8002b8a:	5e5b      	ldrsh	r3, [r3, r1]
 8002b8c:	0019      	movs	r1, r3
 8002b8e:	0010      	movs	r0, r2
 8002b90:	f7ff fe84 	bl	800289c <TSL_acq_ComputeMeas>
 8002b94:	0003      	movs	r3, r0
 8002b96:	60fb      	str	r3, [r7, #12]
      ECS_meas <<= 8;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	021b      	lsls	r3, r3, #8
 8002b9c:	60fb      	str	r3, [r7, #12]

      ECS_ref = (uint32_t)(p_Ch->Ref);
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	889b      	ldrh	r3, [r3, #4]
 8002ba2:	60bb      	str	r3, [r7, #8]
      ECS_ref <<= 8;
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	021b      	lsls	r3, r3, #8
 8002ba8:	60bb      	str	r3, [r7, #8]
      ECS_ref += p_Ch->RefRest;
 8002baa:	69bb      	ldr	r3, [r7, #24]
 8002bac:	799b      	ldrb	r3, [r3, #6]
 8002bae:	001a      	movs	r2, r3
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	189b      	adds	r3, r3, r2
 8002bb4:	60bb      	str	r3, [r7, #8]
      ECS_ref *= Kcoeff_comp;
 8002bb6:	2312      	movs	r3, #18
 8002bb8:	18fb      	adds	r3, r7, r3
 8002bba:	881a      	ldrh	r2, [r3, #0]
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	4353      	muls	r3, r2
 8002bc0:	60bb      	str	r3, [r7, #8]
      ECS_ref += (Kcoeff * ECS_meas);
 8002bc2:	1cbb      	adds	r3, r7, #2
 8002bc4:	881b      	ldrh	r3, [r3, #0]
 8002bc6:	68fa      	ldr	r2, [r7, #12]
 8002bc8:	4353      	muls	r3, r2
 8002bca:	68ba      	ldr	r2, [r7, #8]
 8002bcc:	18d3      	adds	r3, r2, r3
 8002bce:	60bb      	str	r3, [r7, #8]

      p_Ch->RefRest = (TSL_tRefRest_T)((ECS_ref >> 8) & 0xFF);
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	0a1b      	lsrs	r3, r3, #8
 8002bd4:	b2da      	uxtb	r2, r3
 8002bd6:	69bb      	ldr	r3, [r7, #24]
 8002bd8:	719a      	strb	r2, [r3, #6]
      p_Ch->Ref = (TSL_tRef_T)(ECS_ref >> 16);
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	0c1b      	lsrs	r3, r3, #16
 8002bde:	b29a      	uxth	r2, r3
 8002be0:	69bb      	ldr	r3, [r7, #24]
 8002be2:	809a      	strh	r2, [r3, #4]

      // Go in Calibration state in the Reference is out of Range
      if (TSL_acq_TestReferenceOutOfRange(p_Ch) == TSL_TRUE)
 8002be4:	69bb      	ldr	r3, [r7, #24]
 8002be6:	0018      	movs	r0, r3
 8002be8:	f7ff fe7a 	bl	80028e0 <TSL_acq_TestReferenceOutOfRange>
 8002bec:	0003      	movs	r3, r0
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d102      	bne.n	8002bf8 <TSL_ecs_ProcessK+0x118>
      {
        pFunc_SetStateCalibration(0);
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	2000      	movs	r0, #0
 8002bf6:	4798      	blx	r3
      }

      p_Ch++; // Next channel
 8002bf8:	69bb      	ldr	r3, [r7, #24]
 8002bfa:	330c      	adds	r3, #12
 8002bfc:	61bb      	str	r3, [r7, #24]
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 8002bfe:	2126      	movs	r1, #38	; 0x26
 8002c00:	187b      	adds	r3, r7, r1
 8002c02:	781a      	ldrb	r2, [r3, #0]
 8002c04:	187b      	adds	r3, r7, r1
 8002c06:	3201      	adds	r2, #1
 8002c08:	701a      	strb	r2, [r3, #0]
 8002c0a:	2326      	movs	r3, #38	; 0x26
 8002c0c:	18fb      	adds	r3, r7, r3
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	b29b      	uxth	r3, r3
 8002c12:	221e      	movs	r2, #30
 8002c14:	18ba      	adds	r2, r7, r2
 8002c16:	8812      	ldrh	r2, [r2, #0]
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d8b2      	bhi.n	8002b82 <TSL_ecs_ProcessK+0xa2>
    }

    pobj++; // Next object
 8002c1c:	6a3b      	ldr	r3, [r7, #32]
 8002c1e:	3308      	adds	r3, #8
 8002c20:	623b      	str	r3, [r7, #32]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8002c22:	2127      	movs	r1, #39	; 0x27
 8002c24:	187b      	adds	r3, r7, r1
 8002c26:	781a      	ldrb	r2, [r3, #0]
 8002c28:	187b      	adds	r3, r7, r1
 8002c2a:	3201      	adds	r2, #1
 8002c2c:	701a      	strb	r2, [r3, #0]
 8002c2e:	2327      	movs	r3, #39	; 0x27
 8002c30:	18fb      	adds	r3, r7, r3
 8002c32:	781b      	ldrb	r3, [r3, #0]
 8002c34:	b29a      	uxth	r2, r3
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	889b      	ldrh	r3, [r3, #4]
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d200      	bcs.n	8002c40 <TSL_ecs_ProcessK+0x160>
 8002c3e:	e776      	b.n	8002b2e <TSL_ecs_ProcessK+0x4e>
 8002c40:	e000      	b.n	8002c44 <TSL_ecs_ProcessK+0x164>
    if (p_Ch == 0) return;
 8002c42:	46c0      	nop			; (mov r8, r8)

  } // for all objects

}
 8002c44:	46bd      	mov	sp, r7
 8002c46:	b00a      	add	sp, #40	; 0x28
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	46c0      	nop			; (mov r8, r8)
 8002c4c:	2000010c 	.word	0x2000010c
 8002c50:	080030fd 	.word	0x080030fd

08002c54 <TSL_ecs_Process>:
  * An optional delay is added after the ECS condition (all sensors in Release state) is reached.
  * @param[in] objgrp Pointer to the objects group to process
  * @retval Status
  */
TSL_Status_enum_T TSL_ecs_Process(TSL_ObjectGroup_T *objgrp)
{
 8002c54:	b5b0      	push	{r4, r5, r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  TSL_tKCoeff_T MyKcoeff;
  TSL_Status_enum_T retval;

  if ((objgrp->StateMask & TSL_STATE_RELEASE_BIT_MASK) && !(objgrp->StateMask & TSL_STATEMASK_ACTIVE))
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	88db      	ldrh	r3, [r3, #6]
 8002c60:	001a      	movs	r2, r3
 8002c62:	2301      	movs	r3, #1
 8002c64:	4013      	ands	r3, r2
 8002c66:	d020      	beq.n	8002caa <TSL_ecs_Process+0x56>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	88db      	ldrh	r3, [r3, #6]
 8002c6c:	001a      	movs	r2, r3
 8002c6e:	233e      	movs	r3, #62	; 0x3e
 8002c70:	4013      	ands	r3, r2
 8002c72:	d11a      	bne.n	8002caa <TSL_ecs_Process+0x56>
  {
#if TSLPRM_ECS_DELAY > 0
    if (!objgrp->ECS_wait)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	7a9b      	ldrb	r3, [r3, #10]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d11c      	bne.n	8002cb6 <TSL_ecs_Process+0x62>
    {
      disableInterrupts();
 8002c7c:	4b2b      	ldr	r3, [pc, #172]	; (8002d2c <TSL_ecs_Process+0xd8>)
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	4b2a      	ldr	r3, [pc, #168]	; (8002d2c <TSL_ecs_Process+0xd8>)
 8002c82:	2102      	movs	r1, #2
 8002c84:	438a      	bics	r2, r1
 8002c86:	601a      	str	r2, [r3, #0]
      objgrp->ECS_start_time = TSL_Globals.Tick_ms; // Save the current time
 8002c88:	4b29      	ldr	r3, [pc, #164]	; (8002d30 <TSL_ecs_Process+0xdc>)
 8002c8a:	881a      	ldrh	r2, [r3, #0]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	819a      	strh	r2, [r3, #12]
      enableInterrupts();
 8002c90:	4b26      	ldr	r3, [pc, #152]	; (8002d2c <TSL_ecs_Process+0xd8>)
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	4b25      	ldr	r3, [pc, #148]	; (8002d2c <TSL_ecs_Process+0xd8>)
 8002c96:	2102      	movs	r1, #2
 8002c98:	430a      	orrs	r2, r1
 8002c9a:	601a      	str	r2, [r3, #0]
      objgrp->ECS_wait = 1;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	729a      	strb	r2, [r3, #10]
      objgrp->ECS_exec = 0;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	725a      	strb	r2, [r3, #9]
    if (!objgrp->ECS_wait)
 8002ca8:	e005      	b.n	8002cb6 <TSL_ecs_Process+0x62>
#endif
  }
  else
  {
#if TSLPRM_ECS_DELAY > 0
    objgrp->ECS_wait = 0;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2200      	movs	r2, #0
 8002cae:	729a      	strb	r2, [r3, #10]
#endif
    objgrp->ECS_exec = 0;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	725a      	strb	r2, [r3, #9]
  }

#if TSLPRM_ECS_DELAY > 0
  if (objgrp->ECS_wait && (!objgrp->ECS_exec))
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	7a9b      	ldrb	r3, [r3, #10]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d011      	beq.n	8002ce2 <TSL_ecs_Process+0x8e>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	7a5b      	ldrb	r3, [r3, #9]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d10d      	bne.n	8002ce2 <TSL_ecs_Process+0x8e>
  {
    // Execute the ECS only when the delay has elapsed
    if (TSL_tim_CheckDelay_ms(TSLPRM_ECS_DELAY, &objgrp->ECS_start_time) == TSL_STATUS_OK)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	330c      	adds	r3, #12
 8002cca:	001a      	movs	r2, r3
 8002ccc:	23fa      	movs	r3, #250	; 0xfa
 8002cce:	005b      	lsls	r3, r3, #1
 8002cd0:	0011      	movs	r1, r2
 8002cd2:	0018      	movs	r0, r3
 8002cd4:	f000 f92a 	bl	8002f2c <TSL_tim_CheckDelay_ms>
 8002cd8:	1e03      	subs	r3, r0, #0
 8002cda:	d102      	bne.n	8002ce2 <TSL_ecs_Process+0x8e>
    {
      objgrp->ECS_exec = 1;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2201      	movs	r2, #1
 8002ce0:	725a      	strb	r2, [r3, #9]
    }
  }
#endif

  if (objgrp->ECS_exec)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	7a5b      	ldrb	r3, [r3, #9]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d015      	beq.n	8002d16 <TSL_ecs_Process+0xc2>
  {
    // Calculate the K coefficient
    MyKcoeff = TSL_ecs_CalcK(objgrp, TSLPRM_ECS_K_SLOW, TSLPRM_ECS_K_FAST);
 8002cea:	250c      	movs	r5, #12
 8002cec:	197c      	adds	r4, r7, r5
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2214      	movs	r2, #20
 8002cf2:	210a      	movs	r1, #10
 8002cf4:	0018      	movs	r0, r3
 8002cf6:	f7ff fe23 	bl	8002940 <TSL_ecs_CalcK>
 8002cfa:	0003      	movs	r3, r0
 8002cfc:	8023      	strh	r3, [r4, #0]
    // Process the objects
    TSL_ecs_ProcessK(objgrp, MyKcoeff);
 8002cfe:	197b      	adds	r3, r7, r5
 8002d00:	881a      	ldrh	r2, [r3, #0]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	0011      	movs	r1, r2
 8002d06:	0018      	movs	r0, r3
 8002d08:	f7ff feea 	bl	8002ae0 <TSL_ecs_ProcessK>
    retval = TSL_STATUS_OK;
 8002d0c:	230f      	movs	r3, #15
 8002d0e:	18fb      	adds	r3, r7, r3
 8002d10:	2200      	movs	r2, #0
 8002d12:	701a      	strb	r2, [r3, #0]
 8002d14:	e003      	b.n	8002d1e <TSL_ecs_Process+0xca>
  }
  else
  {
    retval = TSL_STATUS_BUSY;
 8002d16:	230f      	movs	r3, #15
 8002d18:	18fb      	adds	r3, r7, r3
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	701a      	strb	r2, [r3, #0]
  }

  return retval;
 8002d1e:	230f      	movs	r3, #15
 8002d20:	18fb      	adds	r3, r7, r3
 8002d22:	781b      	ldrb	r3, [r3, #0]
}
 8002d24:	0018      	movs	r0, r3
 8002d26:	46bd      	mov	sp, r7
 8002d28:	b004      	add	sp, #16
 8002d2a:	bdb0      	pop	{r4, r5, r7, pc}
 8002d2c:	e000e010 	.word	0xe000e010
 8002d30:	2000010c 	.word	0x2000010c

08002d34 <TSL_obj_GroupInit>:
  * @brief Initialize a group of Objects
  * @param[in] objgrp  Pointer to the group of objects
  * @retval None
  */
void TSL_obj_GroupInit(TSL_ObjectGroup_T *objgrp)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b086      	sub	sp, #24
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  TSL_tIndex_T idx_obj;
  CONST TSL_Object_T *pobj;
  TSL_tNb_T objgrp_state_mask = 0;
 8002d3c:	230e      	movs	r3, #14
 8002d3e:	18fb      	adds	r3, r7, r3
 8002d40:	2200      	movs	r2, #0
 8002d42:	801a      	strh	r2, [r3, #0]

  pobj = objgrp->p_Obj; // First object in the group
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	613b      	str	r3, [r7, #16]

  objgrp->Change = TSL_STATE_NOT_CHANGED;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	721a      	strb	r2, [r3, #8]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8002d50:	2317      	movs	r3, #23
 8002d52:	18fb      	adds	r3, r7, r3
 8002d54:	2200      	movs	r2, #0
 8002d56:	701a      	strb	r2, [r3, #0]
 8002d58:	e032      	b.n	8002dc0 <TSL_obj_GroupInit+0x8c>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	0018      	movs	r0, r3
 8002d5e:	f000 f8a1 	bl	8002ea4 <TSL_obj_SetGlobalObj>

    switch (pobj->Type)
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	781b      	ldrb	r3, [r3, #0]
 8002d66:	2b11      	cmp	r3, #17
 8002d68:	d120      	bne.n	8002dac <TSL_obj_GroupInit+0x78>
#endif
        //------------------------------------------------------------------------
#if TSLPRM_TOTAL_TOUCHKEYS_B > 0
      case TSL_OBJ_TOUCHKEYB:
        // Call the default method
        TSL_Params.p_TKeyMT->Init();
 8002d6a:	4b1e      	ldr	r3, [pc, #120]	; (8002de4 <TSL_obj_GroupInit+0xb0>)
 8002d6c:	68db      	ldr	r3, [r3, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4798      	blx	r3
        // Check if the object has changed of state
        if (TSL_Globals.This_TKey->p_Data->Change)
 8002d72:	4b1d      	ldr	r3, [pc, #116]	; (8002de8 <TSL_obj_GroupInit+0xb4>)
 8002d74:	695b      	ldr	r3, [r3, #20]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	789b      	ldrb	r3, [r3, #2]
 8002d7a:	2240      	movs	r2, #64	; 0x40
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d002      	beq.n	8002d8a <TSL_obj_GroupInit+0x56>
        {
          objgrp->Change = TSL_STATE_CHANGED;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2201      	movs	r2, #1
 8002d88:	721a      	strb	r2, [r3, #8]
        }
        // Get object state mask from state machine in TSL_Params
        objgrp_state_mask |= TSL_Params.p_TKeySM[TSL_Globals.This_TKey->p_Data->StateId].StateMask;
 8002d8a:	4b16      	ldr	r3, [pc, #88]	; (8002de4 <TSL_obj_GroupInit+0xb0>)
 8002d8c:	689a      	ldr	r2, [r3, #8]
 8002d8e:	4b16      	ldr	r3, [pc, #88]	; (8002de8 <TSL_obj_GroupInit+0xb4>)
 8002d90:	695b      	ldr	r3, [r3, #20]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	781b      	ldrb	r3, [r3, #0]
 8002d96:	00db      	lsls	r3, r3, #3
 8002d98:	18d3      	adds	r3, r2, r3
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	b299      	uxth	r1, r3
 8002d9e:	220e      	movs	r2, #14
 8002da0:	18bb      	adds	r3, r7, r2
 8002da2:	18ba      	adds	r2, r7, r2
 8002da4:	8812      	ldrh	r2, [r2, #0]
 8002da6:	430a      	orrs	r2, r1
 8002da8:	801a      	strh	r2, [r3, #0]
        break;
 8002daa:	e000      	b.n	8002dae <TSL_obj_GroupInit+0x7a>
        // Get object state mask from state machine in TSL_Params
        objgrp_state_mask |= TSL_Params.p_LinRotSM[TSL_Globals.This_LinRot->p_Data->StateId].StateMask;
        break;
#endif
      default:
        break;
 8002dac:	46c0      	nop			; (mov r8, r8)
    }

    pobj++; // Next object
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	3308      	adds	r3, #8
 8002db2:	613b      	str	r3, [r7, #16]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8002db4:	2117      	movs	r1, #23
 8002db6:	187b      	adds	r3, r7, r1
 8002db8:	781a      	ldrb	r2, [r3, #0]
 8002dba:	187b      	adds	r3, r7, r1
 8002dbc:	3201      	adds	r2, #1
 8002dbe:	701a      	strb	r2, [r3, #0]
 8002dc0:	2317      	movs	r3, #23
 8002dc2:	18fb      	adds	r3, r7, r3
 8002dc4:	781b      	ldrb	r3, [r3, #0]
 8002dc6:	b29a      	uxth	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	889b      	ldrh	r3, [r3, #4]
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d3c4      	bcc.n	8002d5a <TSL_obj_GroupInit+0x26>
  }

  // Update the object group state mask
  objgrp->StateMask = objgrp_state_mask;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	220e      	movs	r2, #14
 8002dd4:	18ba      	adds	r2, r7, r2
 8002dd6:	8812      	ldrh	r2, [r2, #0]
 8002dd8:	80da      	strh	r2, [r3, #6]
}
 8002dda:	46c0      	nop			; (mov r8, r8)
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	b006      	add	sp, #24
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	46c0      	nop			; (mov r8, r8)
 8002de4:	2000001c 	.word	0x2000001c
 8002de8:	2000010c 	.word	0x2000010c

08002dec <TSL_obj_GroupProcess>:
  * @brief Process the state machine on a group of Objects
  * @param[in] objgrp  Pointer to the group of objects to process
  * @retval None
  */
void TSL_obj_GroupProcess(TSL_ObjectGroup_T *objgrp)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b086      	sub	sp, #24
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  TSL_tIndex_T idx_obj;
  CONST TSL_Object_T *pobj;
  TSL_tNb_T objgrp_state_mask = 0;
 8002df4:	230e      	movs	r3, #14
 8002df6:	18fb      	adds	r3, r7, r3
 8002df8:	2200      	movs	r2, #0
 8002dfa:	801a      	strh	r2, [r3, #0]

  pobj = objgrp->p_Obj; // First object in the group
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	613b      	str	r3, [r7, #16]

  objgrp->Change = TSL_STATE_NOT_CHANGED;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2200      	movs	r2, #0
 8002e06:	721a      	strb	r2, [r3, #8]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8002e08:	2317      	movs	r3, #23
 8002e0a:	18fb      	adds	r3, r7, r3
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	701a      	strb	r2, [r3, #0]
 8002e10:	e032      	b.n	8002e78 <TSL_obj_GroupProcess+0x8c>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	0018      	movs	r0, r3
 8002e16:	f000 f845 	bl	8002ea4 <TSL_obj_SetGlobalObj>

    switch (pobj->Type)
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	781b      	ldrb	r3, [r3, #0]
 8002e1e:	2b11      	cmp	r3, #17
 8002e20:	d120      	bne.n	8002e64 <TSL_obj_GroupProcess+0x78>
#endif
        //------------------------------------------------------------------------
#if TSLPRM_TOTAL_TOUCHKEYS_B > 0
      case TSL_OBJ_TOUCHKEYB:
        // Call the default method
        TSL_Params.p_TKeyMT->Process();
 8002e22:	4b1e      	ldr	r3, [pc, #120]	; (8002e9c <TSL_obj_GroupProcess+0xb0>)
 8002e24:	68db      	ldr	r3, [r3, #12]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	4798      	blx	r3
        // Check if the object has changed of state
        if (TSL_Globals.This_TKey->p_Data->Change)
 8002e2a:	4b1d      	ldr	r3, [pc, #116]	; (8002ea0 <TSL_obj_GroupProcess+0xb4>)
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	789b      	ldrb	r3, [r3, #2]
 8002e32:	2240      	movs	r2, #64	; 0x40
 8002e34:	4013      	ands	r3, r2
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d002      	beq.n	8002e42 <TSL_obj_GroupProcess+0x56>
        {
          objgrp->Change = TSL_STATE_CHANGED;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2201      	movs	r2, #1
 8002e40:	721a      	strb	r2, [r3, #8]
        }
        // Get object state mask from state machine in TSL_Params
        objgrp_state_mask |= TSL_Params.p_TKeySM[TSL_Globals.This_TKey->p_Data->StateId].StateMask;
 8002e42:	4b16      	ldr	r3, [pc, #88]	; (8002e9c <TSL_obj_GroupProcess+0xb0>)
 8002e44:	689a      	ldr	r2, [r3, #8]
 8002e46:	4b16      	ldr	r3, [pc, #88]	; (8002ea0 <TSL_obj_GroupProcess+0xb4>)
 8002e48:	695b      	ldr	r3, [r3, #20]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	00db      	lsls	r3, r3, #3
 8002e50:	18d3      	adds	r3, r2, r3
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	b299      	uxth	r1, r3
 8002e56:	220e      	movs	r2, #14
 8002e58:	18bb      	adds	r3, r7, r2
 8002e5a:	18ba      	adds	r2, r7, r2
 8002e5c:	8812      	ldrh	r2, [r2, #0]
 8002e5e:	430a      	orrs	r2, r1
 8002e60:	801a      	strh	r2, [r3, #0]
        break;
 8002e62:	e000      	b.n	8002e66 <TSL_obj_GroupProcess+0x7a>
        // Get object state mask from state machine in TSL_Params
        objgrp_state_mask |= TSL_Params.p_LinRotSM[TSL_Globals.This_LinRot->p_Data->StateId].StateMask;
        break;
#endif
      default:
        break;
 8002e64:	46c0      	nop			; (mov r8, r8)
    }

    pobj++; // Next object
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	3308      	adds	r3, #8
 8002e6a:	613b      	str	r3, [r7, #16]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8002e6c:	2117      	movs	r1, #23
 8002e6e:	187b      	adds	r3, r7, r1
 8002e70:	781a      	ldrb	r2, [r3, #0]
 8002e72:	187b      	adds	r3, r7, r1
 8002e74:	3201      	adds	r2, #1
 8002e76:	701a      	strb	r2, [r3, #0]
 8002e78:	2317      	movs	r3, #23
 8002e7a:	18fb      	adds	r3, r7, r3
 8002e7c:	781b      	ldrb	r3, [r3, #0]
 8002e7e:	b29a      	uxth	r2, r3
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	889b      	ldrh	r3, [r3, #4]
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d3c4      	bcc.n	8002e12 <TSL_obj_GroupProcess+0x26>
  }

  // Update the object group state mask
  objgrp->StateMask = objgrp_state_mask;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	220e      	movs	r2, #14
 8002e8c:	18ba      	adds	r2, r7, r2
 8002e8e:	8812      	ldrh	r2, [r2, #0]
 8002e90:	80da      	strh	r2, [r3, #6]
}
 8002e92:	46c0      	nop			; (mov r8, r8)
 8002e94:	46bd      	mov	sp, r7
 8002e96:	b006      	add	sp, #24
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	46c0      	nop			; (mov r8, r8)
 8002e9c:	2000001c 	.word	0x2000001c
 8002ea0:	2000010c 	.word	0x2000010c

08002ea4 <TSL_obj_SetGlobalObj>:
  * @brief Set the global object variable
  * @param[in] pobj  Pointer to the object to process
  * @retval None
  */
void TSL_obj_SetGlobalObj(CONST TSL_Object_T *pobj)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b082      	sub	sp, #8
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]

  TSL_Globals.This_Obj = pobj;
 8002eac:	4b08      	ldr	r3, [pc, #32]	; (8002ed0 <TSL_obj_SetGlobalObj+0x2c>)
 8002eae:	687a      	ldr	r2, [r7, #4]
 8002eb0:	60da      	str	r2, [r3, #12]

  switch (pobj->Type)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	781b      	ldrb	r3, [r3, #0]
 8002eb6:	3b10      	subs	r3, #16
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	d804      	bhi.n	8002ec6 <TSL_obj_SetGlobalObj+0x22>
  {
#if TSLPRM_TOTAL_TKEYS > 0
    case TSL_OBJ_TOUCHKEY:
    case TSL_OBJ_TOUCHKEYB:
      TSL_Globals.This_TKey = (TSL_TouchKey_T *)pobj->Elmt;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	685a      	ldr	r2, [r3, #4]
 8002ec0:	4b03      	ldr	r3, [pc, #12]	; (8002ed0 <TSL_obj_SetGlobalObj+0x2c>)
 8002ec2:	615a      	str	r2, [r3, #20]
      break;
 8002ec4:	e000      	b.n	8002ec8 <TSL_obj_SetGlobalObj+0x24>
    case TSL_OBJ_ROTARYB:
      TSL_Globals.This_LinRot = (TSL_LinRot_T *)pobj->Elmt;
      break;
#endif
    default:
      break;
 8002ec6:	46c0      	nop			; (mov r8, r8)
  }
}
 8002ec8:	46c0      	nop			; (mov r8, r8)
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	b002      	add	sp, #8
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	2000010c 	.word	0x2000010c

08002ed4 <TSL_tim_ProcessIT>:
  * @brief  Management of the timing module interrupt service routine.
  * @param  None
  * @retval None
  */
void TSL_tim_ProcessIT(void)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	af00      	add	r7, sp, #0
  static TSL_tTick_ms_T count_1s = 0;

  // Count 1 global tick every xxx ms (defined by TSLPRM_TICK_FREQ parameter)
  TSL_Globals.Tick_ms++;
 8002ed8:	4b12      	ldr	r3, [pc, #72]	; (8002f24 <TSL_tim_ProcessIT+0x50>)
 8002eda:	881b      	ldrh	r3, [r3, #0]
 8002edc:	3301      	adds	r3, #1
 8002ede:	b29a      	uxth	r2, r3
 8002ee0:	4b10      	ldr	r3, [pc, #64]	; (8002f24 <TSL_tim_ProcessIT+0x50>)
 8002ee2:	801a      	strh	r2, [r3, #0]

  // Check if 1 second has elapsed
  count_1s++;
 8002ee4:	4b10      	ldr	r3, [pc, #64]	; (8002f28 <TSL_tim_ProcessIT+0x54>)
 8002ee6:	881b      	ldrh	r3, [r3, #0]
 8002ee8:	3301      	adds	r3, #1
 8002eea:	b29a      	uxth	r2, r3
 8002eec:	4b0e      	ldr	r3, [pc, #56]	; (8002f28 <TSL_tim_ProcessIT+0x54>)
 8002eee:	801a      	strh	r2, [r3, #0]
  if (count_1s > (TSLPRM_TICK_FREQ - 1))
 8002ef0:	4b0d      	ldr	r3, [pc, #52]	; (8002f28 <TSL_tim_ProcessIT+0x54>)
 8002ef2:	881a      	ldrh	r2, [r3, #0]
 8002ef4:	23fa      	movs	r3, #250	; 0xfa
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d30f      	bcc.n	8002f1c <TSL_tim_ProcessIT+0x48>
  {
    TSL_Globals.Tick_sec++; // 1 global tick every second
 8002efc:	4b09      	ldr	r3, [pc, #36]	; (8002f24 <TSL_tim_ProcessIT+0x50>)
 8002efe:	789b      	ldrb	r3, [r3, #2]
 8002f00:	3301      	adds	r3, #1
 8002f02:	b2da      	uxtb	r2, r3
 8002f04:	4b07      	ldr	r3, [pc, #28]	; (8002f24 <TSL_tim_ProcessIT+0x50>)
 8002f06:	709a      	strb	r2, [r3, #2]
    if (TSL_Globals.Tick_sec > 63)  // Due to DTO counter on 6 bits...
 8002f08:	4b06      	ldr	r3, [pc, #24]	; (8002f24 <TSL_tim_ProcessIT+0x50>)
 8002f0a:	789b      	ldrb	r3, [r3, #2]
 8002f0c:	2b3f      	cmp	r3, #63	; 0x3f
 8002f0e:	d902      	bls.n	8002f16 <TSL_tim_ProcessIT+0x42>
    {
      TSL_Globals.Tick_sec = 0;
 8002f10:	4b04      	ldr	r3, [pc, #16]	; (8002f24 <TSL_tim_ProcessIT+0x50>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	709a      	strb	r2, [r3, #2]
    }
    count_1s = 0;
 8002f16:	4b04      	ldr	r3, [pc, #16]	; (8002f28 <TSL_tim_ProcessIT+0x54>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	801a      	strh	r2, [r3, #0]
  }
}
 8002f1c:	46c0      	nop			; (mov r8, r8)
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	46c0      	nop			; (mov r8, r8)
 8002f24:	2000010c 	.word	0x2000010c
 8002f28:	20000048 	.word	0x20000048

08002f2c <TSL_tim_CheckDelay_ms>:
  * @param[in] delay_ms  Delay in ms
  * @param[in] last_tick Variable holding the last tick value
  * @retval Status
  */
TSL_Status_enum_T TSL_tim_CheckDelay_ms(TSL_tTick_ms_T delay_ms, __IO TSL_tTick_ms_T *last_tick)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	0002      	movs	r2, r0
 8002f34:	6039      	str	r1, [r7, #0]
 8002f36:	1dbb      	adds	r3, r7, #6
 8002f38:	801a      	strh	r2, [r3, #0]
  TSL_tTick_ms_T tick;
  TSL_tTick_ms_T diff;

  disableInterrupts();
 8002f3a:	4b29      	ldr	r3, [pc, #164]	; (8002fe0 <TSL_tim_CheckDelay_ms+0xb4>)
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	4b28      	ldr	r3, [pc, #160]	; (8002fe0 <TSL_tim_CheckDelay_ms+0xb4>)
 8002f40:	2102      	movs	r1, #2
 8002f42:	438a      	bics	r2, r1
 8002f44:	601a      	str	r2, [r3, #0]

  tick = TSL_Globals.Tick_ms;
 8002f46:	230c      	movs	r3, #12
 8002f48:	18fb      	adds	r3, r7, r3
 8002f4a:	4a26      	ldr	r2, [pc, #152]	; (8002fe4 <TSL_tim_CheckDelay_ms+0xb8>)
 8002f4c:	8812      	ldrh	r2, [r2, #0]
 8002f4e:	801a      	strh	r2, [r3, #0]

  if (delay_ms == 0)
 8002f50:	1dbb      	adds	r3, r7, #6
 8002f52:	881b      	ldrh	r3, [r3, #0]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d107      	bne.n	8002f68 <TSL_tim_CheckDelay_ms+0x3c>
  {
    enableInterrupts();
 8002f58:	4b21      	ldr	r3, [pc, #132]	; (8002fe0 <TSL_tim_CheckDelay_ms+0xb4>)
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	4b20      	ldr	r3, [pc, #128]	; (8002fe0 <TSL_tim_CheckDelay_ms+0xb4>)
 8002f5e:	2102      	movs	r1, #2
 8002f60:	430a      	orrs	r2, r1
 8002f62:	601a      	str	r2, [r3, #0]
    return TSL_STATUS_ERROR;
 8002f64:	2302      	movs	r3, #2
 8002f66:	e036      	b.n	8002fd6 <TSL_tim_CheckDelay_ms+0xaa>
  }

  // Counter Roll-over management
  if (tick >= *last_tick)
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	881b      	ldrh	r3, [r3, #0]
 8002f6c:	b29b      	uxth	r3, r3
 8002f6e:	210c      	movs	r1, #12
 8002f70:	187a      	adds	r2, r7, r1
 8002f72:	8812      	ldrh	r2, [r2, #0]
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d309      	bcc.n	8002f8c <TSL_tim_CheckDelay_ms+0x60>
  {
    diff = tick - *last_tick;
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	881b      	ldrh	r3, [r3, #0]
 8002f7c:	b29a      	uxth	r2, r3
 8002f7e:	230e      	movs	r3, #14
 8002f80:	18fb      	adds	r3, r7, r3
 8002f82:	1879      	adds	r1, r7, r1
 8002f84:	8809      	ldrh	r1, [r1, #0]
 8002f86:	1a8a      	subs	r2, r1, r2
 8002f88:	801a      	strh	r2, [r3, #0]
 8002f8a:	e009      	b.n	8002fa0 <TSL_tim_CheckDelay_ms+0x74>
  }
  else
  {
    diff = (0xFFFF - *last_tick) + tick + 1;
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	881b      	ldrh	r3, [r3, #0]
 8002f90:	b29a      	uxth	r2, r3
 8002f92:	230e      	movs	r3, #14
 8002f94:	18fb      	adds	r3, r7, r3
 8002f96:	210c      	movs	r1, #12
 8002f98:	1879      	adds	r1, r7, r1
 8002f9a:	8809      	ldrh	r1, [r1, #0]
 8002f9c:	1a8a      	subs	r2, r1, r2
 8002f9e:	801a      	strh	r2, [r3, #0]
#endif
#if (TSLPRM_TICK_FREQ == 500)
  if (diff >= (TSL_tTick_ms_T)(delay_ms >> 1)) // Divide by 2 for 2ms tick
#endif
#if (TSLPRM_TICK_FREQ == 1000)
  if (diff >= (TSL_tTick_ms_T)delay_ms) // Direct value for 1ms tick
 8002fa0:	230e      	movs	r3, #14
 8002fa2:	18fa      	adds	r2, r7, r3
 8002fa4:	1dbb      	adds	r3, r7, #6
 8002fa6:	8812      	ldrh	r2, [r2, #0]
 8002fa8:	881b      	ldrh	r3, [r3, #0]
 8002faa:	429a      	cmp	r2, r3
 8002fac:	d30c      	bcc.n	8002fc8 <TSL_tim_CheckDelay_ms+0x9c>
#if (TSLPRM_TICK_FREQ == 2000)
  if (diff >= (TSL_tTick_ms_T)(delay_ms << 1)) // Multiply by 2 for 0.5ms tick
#endif
  {
    // Save current time
    *last_tick = tick;
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	220c      	movs	r2, #12
 8002fb2:	18ba      	adds	r2, r7, r2
 8002fb4:	8812      	ldrh	r2, [r2, #0]
 8002fb6:	801a      	strh	r2, [r3, #0]
    enableInterrupts();
 8002fb8:	4b09      	ldr	r3, [pc, #36]	; (8002fe0 <TSL_tim_CheckDelay_ms+0xb4>)
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	4b08      	ldr	r3, [pc, #32]	; (8002fe0 <TSL_tim_CheckDelay_ms+0xb4>)
 8002fbe:	2102      	movs	r1, #2
 8002fc0:	430a      	orrs	r2, r1
 8002fc2:	601a      	str	r2, [r3, #0]
    return TSL_STATUS_OK;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	e006      	b.n	8002fd6 <TSL_tim_CheckDelay_ms+0xaa>
  }

  enableInterrupts();
 8002fc8:	4b05      	ldr	r3, [pc, #20]	; (8002fe0 <TSL_tim_CheckDelay_ms+0xb4>)
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	4b04      	ldr	r3, [pc, #16]	; (8002fe0 <TSL_tim_CheckDelay_ms+0xb4>)
 8002fce:	2102      	movs	r1, #2
 8002fd0:	430a      	orrs	r2, r1
 8002fd2:	601a      	str	r2, [r3, #0]
  return TSL_STATUS_BUSY;
 8002fd4:	2301      	movs	r3, #1

}
 8002fd6:	0018      	movs	r0, r3
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	b004      	add	sp, #16
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	46c0      	nop			; (mov r8, r8)
 8002fe0:	e000e010 	.word	0xe000e010
 8002fe4:	2000010c 	.word	0x2000010c

08002fe8 <TSL_tkey_Init>:
  * @brief  Init parameters with default values from configuration file
  * @param  None
  * @retval None
  */
void TSL_tkey_Init(void)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	af00      	add	r7, sp, #0
  // Thresholds
#if TSLPRM_USE_PROX > 0
  THIS_PROXIN_TH    = TSLPRM_TKEY_PROX_IN_TH;
 8002fec:	4b1b      	ldr	r3, [pc, #108]	; (800305c <TSL_tkey_Init+0x74>)
 8002fee:	695b      	ldr	r3, [r3, #20]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	220a      	movs	r2, #10
 8002ff4:	701a      	strb	r2, [r3, #0]
  THIS_PROXOUT_TH   = TSLPRM_TKEY_PROX_OUT_TH;
 8002ff6:	4b19      	ldr	r3, [pc, #100]	; (800305c <TSL_tkey_Init+0x74>)
 8002ff8:	695b      	ldr	r3, [r3, #20]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	2205      	movs	r2, #5
 8002ffe:	705a      	strb	r2, [r3, #1]
#endif
  THIS_DETECTIN_TH  = TSLPRM_TKEY_DETECT_IN_TH;
 8003000:	4b16      	ldr	r3, [pc, #88]	; (800305c <TSL_tkey_Init+0x74>)
 8003002:	695b      	ldr	r3, [r3, #20]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	2228      	movs	r2, #40	; 0x28
 8003008:	709a      	strb	r2, [r3, #2]
  THIS_DETECTOUT_TH = TSLPRM_TKEY_DETECT_OUT_TH;
 800300a:	4b14      	ldr	r3, [pc, #80]	; (800305c <TSL_tkey_Init+0x74>)
 800300c:	695b      	ldr	r3, [r3, #20]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	2219      	movs	r2, #25
 8003012:	70da      	strb	r2, [r3, #3]
  THIS_CALIB_TH     = TSLPRM_TKEY_CALIB_TH;
 8003014:	4b11      	ldr	r3, [pc, #68]	; (800305c <TSL_tkey_Init+0x74>)
 8003016:	695b      	ldr	r3, [r3, #20]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	2228      	movs	r2, #40	; 0x28
 800301c:	711a      	strb	r2, [r3, #4]

  // Debounce counters
  THIS_COUNTER_DEB_CALIB   = TSLPRM_DEBOUNCE_CALIB;
 800301e:	4b0f      	ldr	r3, [pc, #60]	; (800305c <TSL_tkey_Init+0x74>)
 8003020:	695b      	ldr	r3, [r3, #20]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	2203      	movs	r2, #3
 8003026:	715a      	strb	r2, [r3, #5]
#if TSLPRM_USE_PROX > 0
  THIS_COUNTER_DEB_PROX    = TSLPRM_DEBOUNCE_PROX;
 8003028:	4b0c      	ldr	r3, [pc, #48]	; (800305c <TSL_tkey_Init+0x74>)
 800302a:	695b      	ldr	r3, [r3, #20]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	2202      	movs	r2, #2
 8003030:	719a      	strb	r2, [r3, #6]
#endif
  THIS_COUNTER_DEB_DETECT  = TSLPRM_DEBOUNCE_DETECT;
 8003032:	4b0a      	ldr	r3, [pc, #40]	; (800305c <TSL_tkey_Init+0x74>)
 8003034:	695b      	ldr	r3, [r3, #20]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	2202      	movs	r2, #2
 800303a:	71da      	strb	r2, [r3, #7]
  THIS_COUNTER_DEB_RELEASE = TSLPRM_DEBOUNCE_RELEASE;
 800303c:	4b07      	ldr	r3, [pc, #28]	; (800305c <TSL_tkey_Init+0x74>)
 800303e:	695b      	ldr	r3, [r3, #20]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	2202      	movs	r2, #2
 8003044:	721a      	strb	r2, [r3, #8]
  THIS_COUNTER_DEB_ERROR   = TSLPRM_DEBOUNCE_ERROR;
 8003046:	4b05      	ldr	r3, [pc, #20]	; (800305c <TSL_tkey_Init+0x74>)
 8003048:	695b      	ldr	r3, [r3, #20]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	2203      	movs	r2, #3
 800304e:	725a      	strb	r2, [r3, #9]

  // Initial state
  TSL_tkey_SetStateCalibration(TSLPRM_CALIB_DELAY);
 8003050:	2000      	movs	r0, #0
 8003052:	f000 f853 	bl	80030fc <TSL_tkey_SetStateCalibration>
}
 8003056:	46c0      	nop			; (mov r8, r8)
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}
 800305c:	2000010c 	.word	0x2000010c

08003060 <TSL_tkey_Process>:
  * @brief  Process the State Machine
  * @param  None
  * @retval None
  */
void TSL_tkey_Process(void)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b082      	sub	sp, #8
 8003064:	af00      	add	r7, sp, #0
  TSL_StateId_enum_T prev_state_id;

  if ((THIS_DATA_READY != 0) || (THIS_STATEID == TSL_STATEID_OFF))
 8003066:	4b23      	ldr	r3, [pc, #140]	; (80030f4 <TSL_tkey_Process+0x94>)
 8003068:	695b      	ldr	r3, [r3, #20]
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	781b      	ldrb	r3, [r3, #0]
 800306e:	2201      	movs	r2, #1
 8003070:	4013      	ands	r3, r2
 8003072:	b2db      	uxtb	r3, r3
 8003074:	2b00      	cmp	r3, #0
 8003076:	d105      	bne.n	8003084 <TSL_tkey_Process+0x24>
 8003078:	4b1e      	ldr	r3, [pc, #120]	; (80030f4 <TSL_tkey_Process+0x94>)
 800307a:	695b      	ldr	r3, [r3, #20]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	781b      	ldrb	r3, [r3, #0]
 8003080:	2b13      	cmp	r3, #19
 8003082:	d132      	bne.n	80030ea <TSL_tkey_Process+0x8a>
  {

    THIS_DATA_READY = TSL_DATA_NOT_READY; // The new data is processed
 8003084:	4b1b      	ldr	r3, [pc, #108]	; (80030f4 <TSL_tkey_Process+0x94>)
 8003086:	695b      	ldr	r3, [r3, #20]
 8003088:	689b      	ldr	r3, [r3, #8]
 800308a:	781a      	ldrb	r2, [r3, #0]
 800308c:	2101      	movs	r1, #1
 800308e:	438a      	bics	r2, r1
 8003090:	701a      	strb	r2, [r3, #0]

    prev_state_id = THIS_STATEID;
 8003092:	4b18      	ldr	r3, [pc, #96]	; (80030f4 <TSL_tkey_Process+0x94>)
 8003094:	695b      	ldr	r3, [r3, #20]
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	1dfb      	adds	r3, r7, #7
 800309a:	7812      	ldrb	r2, [r2, #0]
 800309c:	701a      	strb	r2, [r3, #0]
      TSL_Globals.This_TKey->p_SM[THIS_STATEID].StateFunc();
    }
#endif

#if TSLPRM_TOTAL_TOUCHKEYS_B > 0
    if (TSL_Globals.This_Obj->Type == TSL_OBJ_TOUCHKEYB)
 800309e:	4b15      	ldr	r3, [pc, #84]	; (80030f4 <TSL_tkey_Process+0x94>)
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	781b      	ldrb	r3, [r3, #0]
 80030a4:	2b11      	cmp	r3, #17
 80030a6:	d109      	bne.n	80030bc <TSL_tkey_Process+0x5c>
    {
      // Launch the TSL_Params state function
      TSL_Params.p_TKeySM[THIS_STATEID].StateFunc();
 80030a8:	4b13      	ldr	r3, [pc, #76]	; (80030f8 <TSL_tkey_Process+0x98>)
 80030aa:	689a      	ldr	r2, [r3, #8]
 80030ac:	4b11      	ldr	r3, [pc, #68]	; (80030f4 <TSL_tkey_Process+0x94>)
 80030ae:	695b      	ldr	r3, [r3, #20]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	00db      	lsls	r3, r3, #3
 80030b6:	18d3      	adds	r3, r2, r3
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	4798      	blx	r3
    }
#endif

    // Check if the new state has changed
    if (THIS_STATEID == prev_state_id)
 80030bc:	4b0d      	ldr	r3, [pc, #52]	; (80030f4 <TSL_tkey_Process+0x94>)
 80030be:	695b      	ldr	r3, [r3, #20]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	781b      	ldrb	r3, [r3, #0]
 80030c4:	1dfa      	adds	r2, r7, #7
 80030c6:	7812      	ldrb	r2, [r2, #0]
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d107      	bne.n	80030dc <TSL_tkey_Process+0x7c>
    {
      THIS_CHANGE = TSL_STATE_NOT_CHANGED;
 80030cc:	4b09      	ldr	r3, [pc, #36]	; (80030f4 <TSL_tkey_Process+0x94>)
 80030ce:	695b      	ldr	r3, [r3, #20]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	789a      	ldrb	r2, [r3, #2]
 80030d4:	2140      	movs	r1, #64	; 0x40
 80030d6:	438a      	bics	r2, r1
 80030d8:	709a      	strb	r2, [r3, #2]
      THIS_STATEID = TSL_STATEID_DETECT;
    }
#endif

  }
}
 80030da:	e006      	b.n	80030ea <TSL_tkey_Process+0x8a>
      THIS_CHANGE = TSL_STATE_CHANGED;
 80030dc:	4b05      	ldr	r3, [pc, #20]	; (80030f4 <TSL_tkey_Process+0x94>)
 80030de:	695b      	ldr	r3, [r3, #20]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	789a      	ldrb	r2, [r3, #2]
 80030e4:	2140      	movs	r1, #64	; 0x40
 80030e6:	430a      	orrs	r2, r1
 80030e8:	709a      	strb	r2, [r3, #2]
}
 80030ea:	46c0      	nop			; (mov r8, r8)
 80030ec:	46bd      	mov	sp, r7
 80030ee:	b002      	add	sp, #8
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	46c0      	nop			; (mov r8, r8)
 80030f4:	2000010c 	.word	0x2000010c
 80030f8:	2000001c 	.word	0x2000001c

080030fc <TSL_tkey_SetStateCalibration>:
  * @brief  Go in Calibration state
  * @param[in] delay Delay before calibration starts (stabilization of noise filter)
  * @retval None
  */
void TSL_tkey_SetStateCalibration(TSL_tCounter_T delay)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	af00      	add	r7, sp, #0
 8003102:	0002      	movs	r2, r0
 8003104:	1dfb      	adds	r3, r7, #7
 8003106:	701a      	strb	r2, [r3, #0]
  THIS_STATEID = TSL_STATEID_CALIB;
 8003108:	4b1e      	ldr	r3, [pc, #120]	; (8003184 <TSL_tkey_SetStateCalibration+0x88>)
 800310a:	695b      	ldr	r3, [r3, #20]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	2200      	movs	r2, #0
 8003110:	701a      	strb	r2, [r3, #0]
  THIS_CHANGE = TSL_STATE_CHANGED;
 8003112:	4b1c      	ldr	r3, [pc, #112]	; (8003184 <TSL_tkey_SetStateCalibration+0x88>)
 8003114:	695b      	ldr	r3, [r3, #20]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	789a      	ldrb	r2, [r3, #2]
 800311a:	2140      	movs	r1, #64	; 0x40
 800311c:	430a      	orrs	r2, r1
 800311e:	709a      	strb	r2, [r3, #2]
  THIS_OBJ_STATUS = TSL_OBJ_STATUS_ON;
 8003120:	4b18      	ldr	r3, [pc, #96]	; (8003184 <TSL_tkey_SetStateCalibration+0x88>)
 8003122:	695b      	ldr	r3, [r3, #20]
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	781a      	ldrb	r2, [r3, #0]
 8003128:	2118      	movs	r1, #24
 800312a:	430a      	orrs	r2, r1
 800312c:	701a      	strb	r2, [r3, #0]

  switch (TSL_Params.NbCalibSamples)
 800312e:	4b16      	ldr	r3, [pc, #88]	; (8003188 <TSL_tkey_SetStateCalibration+0x8c>)
 8003130:	889b      	ldrh	r3, [r3, #4]
 8003132:	2b04      	cmp	r3, #4
 8003134:	d002      	beq.n	800313c <TSL_tkey_SetStateCalibration+0x40>
 8003136:	2b10      	cmp	r3, #16
 8003138:	d004      	beq.n	8003144 <TSL_tkey_SetStateCalibration+0x48>
 800313a:	e007      	b.n	800314c <TSL_tkey_SetStateCalibration+0x50>
  {
    case 4:
      CalibDiv = 2;
 800313c:	4b13      	ldr	r3, [pc, #76]	; (800318c <TSL_tkey_SetStateCalibration+0x90>)
 800313e:	2202      	movs	r2, #2
 8003140:	801a      	strh	r2, [r3, #0]
      break;
 8003142:	e00a      	b.n	800315a <TSL_tkey_SetStateCalibration+0x5e>
    case 16:
      CalibDiv = 4;
 8003144:	4b11      	ldr	r3, [pc, #68]	; (800318c <TSL_tkey_SetStateCalibration+0x90>)
 8003146:	2204      	movs	r2, #4
 8003148:	801a      	strh	r2, [r3, #0]
      break;
 800314a:	e006      	b.n	800315a <TSL_tkey_SetStateCalibration+0x5e>
    default:
      TSL_Params.NbCalibSamples =  8;
 800314c:	4b0e      	ldr	r3, [pc, #56]	; (8003188 <TSL_tkey_SetStateCalibration+0x8c>)
 800314e:	2208      	movs	r2, #8
 8003150:	809a      	strh	r2, [r3, #4]
      CalibDiv = 3;
 8003152:	4b0e      	ldr	r3, [pc, #56]	; (800318c <TSL_tkey_SetStateCalibration+0x90>)
 8003154:	2203      	movs	r2, #3
 8003156:	801a      	strh	r2, [r3, #0]
      break;
 8003158:	46c0      	nop			; (mov r8, r8)
  }

  // If a noise filter is used, the counter must be initialized to a value
  // different from 0 in order to stabilize the filter.
  THIS_COUNTER_DEB = (TSL_tCounter_T)(delay + (TSL_tCounter_T)TSL_Params.NbCalibSamples);
 800315a:	4b0b      	ldr	r3, [pc, #44]	; (8003188 <TSL_tkey_SetStateCalibration+0x8c>)
 800315c:	889b      	ldrh	r3, [r3, #4]
 800315e:	b2d9      	uxtb	r1, r3
 8003160:	4b08      	ldr	r3, [pc, #32]	; (8003184 <TSL_tkey_SetStateCalibration+0x88>)
 8003162:	695b      	ldr	r3, [r3, #20]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	1dfa      	adds	r2, r7, #7
 8003168:	7812      	ldrb	r2, [r2, #0]
 800316a:	188a      	adds	r2, r1, r2
 800316c:	b2d2      	uxtb	r2, r2
 800316e:	705a      	strb	r2, [r3, #1]
  THIS_REF = 0;
 8003170:	4b04      	ldr	r3, [pc, #16]	; (8003184 <TSL_tkey_SetStateCalibration+0x88>)
 8003172:	695b      	ldr	r3, [r3, #20]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	2200      	movs	r2, #0
 8003178:	809a      	strh	r2, [r3, #4]
}
 800317a:	46c0      	nop			; (mov r8, r8)
 800317c:	46bd      	mov	sp, r7
 800317e:	b002      	add	sp, #8
 8003180:	bd80      	pop	{r7, pc}
 8003182:	46c0      	nop			; (mov r8, r8)
 8003184:	2000010c 	.word	0x2000010c
 8003188:	2000001c 	.word	0x2000001c
 800318c:	2000004a 	.word	0x2000004a

08003190 <TSL_tkey_GetStateMask>:
  * @brief  Return the current state mask
  * @param  None
  * @retval State mask
  */
TSL_StateMask_enum_T TSL_tkey_GetStateMask(void)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b082      	sub	sp, #8
 8003194:	af00      	add	r7, sp, #0
  TSL_StateMask_enum_T state_mask = TSL_STATEMASK_UNKNOWN;
 8003196:	1dfb      	adds	r3, r7, #7
 8003198:	2200      	movs	r2, #0
 800319a:	701a      	strb	r2, [r3, #0]
    state_mask = TSL_Globals.This_TKey->p_SM[THIS_STATEID].StateMask;
  }
#endif

#if TSLPRM_TOTAL_TOUCHKEYS_B > 0
  if (TSL_Globals.This_Obj->Type == TSL_OBJ_TOUCHKEYB)
 800319c:	4b0a      	ldr	r3, [pc, #40]	; (80031c8 <TSL_tkey_GetStateMask+0x38>)
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	781b      	ldrb	r3, [r3, #0]
 80031a2:	2b11      	cmp	r3, #17
 80031a4:	d10a      	bne.n	80031bc <TSL_tkey_GetStateMask+0x2c>
  {
    state_mask = TSL_Params.p_TKeySM[THIS_STATEID].StateMask;
 80031a6:	4b09      	ldr	r3, [pc, #36]	; (80031cc <TSL_tkey_GetStateMask+0x3c>)
 80031a8:	689a      	ldr	r2, [r3, #8]
 80031aa:	4b07      	ldr	r3, [pc, #28]	; (80031c8 <TSL_tkey_GetStateMask+0x38>)
 80031ac:	695b      	ldr	r3, [r3, #20]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	781b      	ldrb	r3, [r3, #0]
 80031b2:	00db      	lsls	r3, r3, #3
 80031b4:	18d2      	adds	r2, r2, r3
 80031b6:	1dfb      	adds	r3, r7, #7
 80031b8:	7812      	ldrb	r2, [r2, #0]
 80031ba:	701a      	strb	r2, [r3, #0]
  }
#endif

  return state_mask;
 80031bc:	1dfb      	adds	r3, r7, #7
 80031be:	781b      	ldrb	r3, [r3, #0]
}
 80031c0:	0018      	movs	r0, r3
 80031c2:	46bd      	mov	sp, r7
 80031c4:	b002      	add	sp, #8
 80031c6:	bd80      	pop	{r7, pc}
 80031c8:	2000010c 	.word	0x2000010c
 80031cc:	2000001c 	.word	0x2000001c

080031d0 <TSL_tkey_DebReleaseProxStateProcess>:
  * @brief  Debounce Release processing (previous state = Proximity)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebReleaseProxStateProcess(void)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 80031d4:	4b1e      	ldr	r3, [pc, #120]	; (8003250 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 80031d6:	695b      	ldr	r3, [r3, #20]
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	781b      	ldrb	r3, [r3, #0]
 80031dc:	075b      	lsls	r3, r3, #29
 80031de:	0f9b      	lsrs	r3, r3, #30
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	001a      	movs	r2, r3
 80031e4:	2302      	movs	r3, #2
 80031e6:	4013      	ands	r3, r2
 80031e8:	d005      	beq.n	80031f6 <TSL_tkey_DebReleaseProxStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_PROX; // Go back to the previous state
 80031ea:	4b19      	ldr	r3, [pc, #100]	; (8003250 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 80031ec:	695b      	ldr	r3, [r3, #20]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	2206      	movs	r2, #6
 80031f2:	701a      	strb	r2, [r3, #0]
        THIS_STATEID = TSL_STATEID_RELEASE;
      }
      // else stay in Debounce Release
    }
  }
}
 80031f4:	e029      	b.n	800324a <TSL_tkey_DebReleaseProxStateProcess+0x7a>
    if (THIS_DELTA > THIS_PROXOUT_TH)
 80031f6:	4b16      	ldr	r3, [pc, #88]	; (8003250 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 80031f8:	695b      	ldr	r3, [r3, #20]
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	2208      	movs	r2, #8
 80031fe:	5e9b      	ldrsh	r3, [r3, r2]
 8003200:	001a      	movs	r2, r3
 8003202:	4b13      	ldr	r3, [pc, #76]	; (8003250 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 8003204:	695b      	ldr	r3, [r3, #20]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	785b      	ldrb	r3, [r3, #1]
 800320a:	429a      	cmp	r2, r3
 800320c:	dd05      	ble.n	800321a <TSL_tkey_DebReleaseProxStateProcess+0x4a>
      THIS_STATEID = TSL_STATEID_PROX; // Go back to the previous state
 800320e:	4b10      	ldr	r3, [pc, #64]	; (8003250 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 8003210:	695b      	ldr	r3, [r3, #20]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	2206      	movs	r2, #6
 8003216:	701a      	strb	r2, [r3, #0]
}
 8003218:	e017      	b.n	800324a <TSL_tkey_DebReleaseProxStateProcess+0x7a>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 800321a:	4b0d      	ldr	r3, [pc, #52]	; (8003250 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 800321c:	695b      	ldr	r3, [r3, #20]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	785b      	ldrb	r3, [r3, #1]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d006      	beq.n	8003234 <TSL_tkey_DebReleaseProxStateProcess+0x64>
 8003226:	4b0a      	ldr	r3, [pc, #40]	; (8003250 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 8003228:	695b      	ldr	r3, [r3, #20]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	785a      	ldrb	r2, [r3, #1]
 800322e:	3a01      	subs	r2, #1
 8003230:	b2d2      	uxtb	r2, r2
 8003232:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003234:	4b06      	ldr	r3, [pc, #24]	; (8003250 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 8003236:	695b      	ldr	r3, [r3, #20]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	785b      	ldrb	r3, [r3, #1]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d104      	bne.n	800324a <TSL_tkey_DebReleaseProxStateProcess+0x7a>
        THIS_STATEID = TSL_STATEID_RELEASE;
 8003240:	4b03      	ldr	r3, [pc, #12]	; (8003250 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 8003242:	695b      	ldr	r3, [r3, #20]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	2202      	movs	r2, #2
 8003248:	701a      	strb	r2, [r3, #0]
}
 800324a:	46c0      	nop			; (mov r8, r8)
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	2000010c 	.word	0x2000010c

08003254 <TSL_tkey_DebReleaseDetectStateProcess>:
  * @brief  Debounce Release processing (previous state = Detect)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebReleaseDetectStateProcess(void)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003258:	4b27      	ldr	r3, [pc, #156]	; (80032f8 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 800325a:	695b      	ldr	r3, [r3, #20]
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	781b      	ldrb	r3, [r3, #0]
 8003260:	075b      	lsls	r3, r3, #29
 8003262:	0f9b      	lsrs	r3, r3, #30
 8003264:	b2db      	uxtb	r3, r3
 8003266:	001a      	movs	r2, r3
 8003268:	2302      	movs	r3, #2
 800326a:	4013      	ands	r3, r2
 800326c:	d005      	beq.n	800327a <TSL_tkey_DebReleaseDetectStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_DETECT; // Go back to the previous state
 800326e:	4b22      	ldr	r3, [pc, #136]	; (80032f8 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 8003270:	695b      	ldr	r3, [r3, #20]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	220a      	movs	r2, #10
 8003276:	701a      	strb	r2, [r3, #0]
 8003278:	e03b      	b.n	80032f2 <TSL_tkey_DebReleaseDetectStateProcess+0x9e>
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 800327a:	4b1f      	ldr	r3, [pc, #124]	; (80032f8 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 800327c:	695b      	ldr	r3, [r3, #20]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	2208      	movs	r2, #8
 8003282:	5e9b      	ldrsh	r3, [r3, r2]
 8003284:	001a      	movs	r2, r3
 8003286:	4b1c      	ldr	r3, [pc, #112]	; (80032f8 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 8003288:	695b      	ldr	r3, [r3, #20]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	78db      	ldrb	r3, [r3, #3]
 800328e:	429a      	cmp	r2, r3
 8003290:	dd05      	ble.n	800329e <TSL_tkey_DebReleaseDetectStateProcess+0x4a>
    {
      TEST_DELTA_NEGATIVE;
      THIS_STATEID = TSL_STATEID_DETECT;
 8003292:	4b19      	ldr	r3, [pc, #100]	; (80032f8 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 8003294:	695b      	ldr	r3, [r3, #20]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	220a      	movs	r2, #10
 800329a:	701a      	strb	r2, [r3, #0]
 800329c:	e029      	b.n	80032f2 <TSL_tkey_DebReleaseDetectStateProcess+0x9e>
    }
    else
    {
#if TSLPRM_USE_PROX > 0
      if (THIS_DELTA > THIS_PROXOUT_TH)
 800329e:	4b16      	ldr	r3, [pc, #88]	; (80032f8 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 80032a0:	695b      	ldr	r3, [r3, #20]
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	2208      	movs	r2, #8
 80032a6:	5e9b      	ldrsh	r3, [r3, r2]
 80032a8:	001a      	movs	r2, r3
 80032aa:	4b13      	ldr	r3, [pc, #76]	; (80032f8 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 80032ac:	695b      	ldr	r3, [r3, #20]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	785b      	ldrb	r3, [r3, #1]
 80032b2:	429a      	cmp	r2, r3
 80032b4:	dd05      	ble.n	80032c2 <TSL_tkey_DebReleaseDetectStateProcess+0x6e>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 80032b6:	4b10      	ldr	r3, [pc, #64]	; (80032f8 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 80032b8:	695b      	ldr	r3, [r3, #20]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	2206      	movs	r2, #6
 80032be:	701a      	strb	r2, [r3, #0]
        return;
 80032c0:	e017      	b.n	80032f2 <TSL_tkey_DebReleaseDetectStateProcess+0x9e>
      }
#endif
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 80032c2:	4b0d      	ldr	r3, [pc, #52]	; (80032f8 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 80032c4:	695b      	ldr	r3, [r3, #20]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	785b      	ldrb	r3, [r3, #1]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d006      	beq.n	80032dc <TSL_tkey_DebReleaseDetectStateProcess+0x88>
 80032ce:	4b0a      	ldr	r3, [pc, #40]	; (80032f8 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 80032d0:	695b      	ldr	r3, [r3, #20]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	785a      	ldrb	r2, [r3, #1]
 80032d6:	3a01      	subs	r2, #1
 80032d8:	b2d2      	uxtb	r2, r2
 80032da:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 80032dc:	4b06      	ldr	r3, [pc, #24]	; (80032f8 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 80032de:	695b      	ldr	r3, [r3, #20]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	785b      	ldrb	r3, [r3, #1]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d104      	bne.n	80032f2 <TSL_tkey_DebReleaseDetectStateProcess+0x9e>
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
 80032e8:	4b03      	ldr	r3, [pc, #12]	; (80032f8 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 80032ea:	695b      	ldr	r3, [r3, #20]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	2202      	movs	r2, #2
 80032f0:	701a      	strb	r2, [r3, #0]
      }
      // else stay in Debounce Release
    }
  }
}
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	46c0      	nop			; (mov r8, r8)
 80032f8:	2000010c 	.word	0x2000010c

080032fc <TSL_tkey_DebReleaseTouchStateProcess>:
  * Same as Debounce Release Detect processing
  * @param  None
  * @retval None
  */
void TSL_tkey_DebReleaseTouchStateProcess(void)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003300:	4b27      	ldr	r3, [pc, #156]	; (80033a0 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8003302:	695b      	ldr	r3, [r3, #20]
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	781b      	ldrb	r3, [r3, #0]
 8003308:	075b      	lsls	r3, r3, #29
 800330a:	0f9b      	lsrs	r3, r3, #30
 800330c:	b2db      	uxtb	r3, r3
 800330e:	001a      	movs	r2, r3
 8003310:	2302      	movs	r3, #2
 8003312:	4013      	ands	r3, r2
 8003314:	d005      	beq.n	8003322 <TSL_tkey_DebReleaseTouchStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_TOUCH; // Go back to the previous state
 8003316:	4b22      	ldr	r3, [pc, #136]	; (80033a0 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8003318:	695b      	ldr	r3, [r3, #20]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	220c      	movs	r2, #12
 800331e:	701a      	strb	r2, [r3, #0]
 8003320:	e03b      	b.n	800339a <TSL_tkey_DebReleaseTouchStateProcess+0x9e>
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8003322:	4b1f      	ldr	r3, [pc, #124]	; (80033a0 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8003324:	695b      	ldr	r3, [r3, #20]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	2208      	movs	r2, #8
 800332a:	5e9b      	ldrsh	r3, [r3, r2]
 800332c:	001a      	movs	r2, r3
 800332e:	4b1c      	ldr	r3, [pc, #112]	; (80033a0 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8003330:	695b      	ldr	r3, [r3, #20]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	78db      	ldrb	r3, [r3, #3]
 8003336:	429a      	cmp	r2, r3
 8003338:	dd05      	ble.n	8003346 <TSL_tkey_DebReleaseTouchStateProcess+0x4a>
    {
      TEST_DELTA_NEGATIVE;
      THIS_STATEID = TSL_STATEID_TOUCH;
 800333a:	4b19      	ldr	r3, [pc, #100]	; (80033a0 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 800333c:	695b      	ldr	r3, [r3, #20]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	220c      	movs	r2, #12
 8003342:	701a      	strb	r2, [r3, #0]
 8003344:	e029      	b.n	800339a <TSL_tkey_DebReleaseTouchStateProcess+0x9e>
    }
    else
    {
#if TSLPRM_USE_PROX > 0
      if (THIS_DELTA > THIS_PROXOUT_TH)
 8003346:	4b16      	ldr	r3, [pc, #88]	; (80033a0 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8003348:	695b      	ldr	r3, [r3, #20]
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	2208      	movs	r2, #8
 800334e:	5e9b      	ldrsh	r3, [r3, r2]
 8003350:	001a      	movs	r2, r3
 8003352:	4b13      	ldr	r3, [pc, #76]	; (80033a0 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8003354:	695b      	ldr	r3, [r3, #20]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	785b      	ldrb	r3, [r3, #1]
 800335a:	429a      	cmp	r2, r3
 800335c:	dd05      	ble.n	800336a <TSL_tkey_DebReleaseTouchStateProcess+0x6e>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 800335e:	4b10      	ldr	r3, [pc, #64]	; (80033a0 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8003360:	695b      	ldr	r3, [r3, #20]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	2206      	movs	r2, #6
 8003366:	701a      	strb	r2, [r3, #0]
        return;
 8003368:	e017      	b.n	800339a <TSL_tkey_DebReleaseTouchStateProcess+0x9e>
      }
#endif
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 800336a:	4b0d      	ldr	r3, [pc, #52]	; (80033a0 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 800336c:	695b      	ldr	r3, [r3, #20]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	785b      	ldrb	r3, [r3, #1]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d006      	beq.n	8003384 <TSL_tkey_DebReleaseTouchStateProcess+0x88>
 8003376:	4b0a      	ldr	r3, [pc, #40]	; (80033a0 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8003378:	695b      	ldr	r3, [r3, #20]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	785a      	ldrb	r2, [r3, #1]
 800337e:	3a01      	subs	r2, #1
 8003380:	b2d2      	uxtb	r2, r2
 8003382:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003384:	4b06      	ldr	r3, [pc, #24]	; (80033a0 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8003386:	695b      	ldr	r3, [r3, #20]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	785b      	ldrb	r3, [r3, #1]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d104      	bne.n	800339a <TSL_tkey_DebReleaseTouchStateProcess+0x9e>
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
 8003390:	4b03      	ldr	r3, [pc, #12]	; (80033a0 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8003392:	695b      	ldr	r3, [r3, #20]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2202      	movs	r2, #2
 8003398:	701a      	strb	r2, [r3, #0]
      }
      // else stay in Debounce Release
    }
  }
}
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	46c0      	nop			; (mov r8, r8)
 80033a0:	2000010c 	.word	0x2000010c

080033a4 <TSL_tkey_ReleaseStateProcess>:
  * @brief  Release state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_ReleaseStateProcess(void)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 80033a8:	4b4b      	ldr	r3, [pc, #300]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 80033aa:	695b      	ldr	r3, [r3, #20]
 80033ac:	689b      	ldr	r3, [r3, #8]
 80033ae:	781b      	ldrb	r3, [r3, #0]
 80033b0:	075b      	lsls	r3, r3, #29
 80033b2:	0f9b      	lsrs	r3, r3, #30
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	001a      	movs	r2, r3
 80033b8:	2302      	movs	r3, #2
 80033ba:	4013      	ands	r3, r2
 80033bc:	d019      	beq.n	80033f2 <TSL_tkey_ReleaseStateProcess+0x4e>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 80033be:	4b46      	ldr	r3, [pc, #280]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 80033c0:	695b      	ldr	r3, [r3, #20]
 80033c2:	685a      	ldr	r2, [r3, #4]
 80033c4:	4b44      	ldr	r3, [pc, #272]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 80033c6:	695b      	ldr	r3, [r3, #20]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	7a52      	ldrb	r2, [r2, #9]
 80033cc:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 80033ce:	4b42      	ldr	r3, [pc, #264]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 80033d0:	695b      	ldr	r3, [r3, #20]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	785b      	ldrb	r3, [r3, #1]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d105      	bne.n	80033e6 <TSL_tkey_ReleaseStateProcess+0x42>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 80033da:	4b3f      	ldr	r3, [pc, #252]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 80033dc:	695b      	ldr	r3, [r3, #20]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	220d      	movs	r2, #13
 80033e2:	701a      	strb	r2, [r3, #0]
 80033e4:	e075      	b.n	80034d2 <TSL_tkey_ReleaseStateProcess+0x12e>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_RELEASE;
 80033e6:	4b3c      	ldr	r3, [pc, #240]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 80033e8:	695b      	ldr	r3, [r3, #20]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	220f      	movs	r2, #15
 80033ee:	701a      	strb	r2, [r3, #0]
 80033f0:	e06f      	b.n	80034d2 <TSL_tkey_ReleaseStateProcess+0x12e>
    }
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>=, THIS_DETECTIN_TH)
 80033f2:	4b39      	ldr	r3, [pc, #228]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 80033f4:	695b      	ldr	r3, [r3, #20]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	2208      	movs	r2, #8
 80033fa:	5e9b      	ldrsh	r3, [r3, r2]
 80033fc:	001a      	movs	r2, r3
 80033fe:	4b36      	ldr	r3, [pc, #216]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 8003400:	695b      	ldr	r3, [r3, #20]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	789b      	ldrb	r3, [r3, #2]
 8003406:	429a      	cmp	r2, r3
 8003408:	db19      	blt.n	800343e <TSL_tkey_ReleaseStateProcess+0x9a>
    {
      TEST_DELTA_NEGATIVE;
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_DETECT;
 800340a:	4b33      	ldr	r3, [pc, #204]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 800340c:	695b      	ldr	r3, [r3, #20]
 800340e:	685a      	ldr	r2, [r3, #4]
 8003410:	4b31      	ldr	r3, [pc, #196]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 8003412:	695b      	ldr	r3, [r3, #20]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	79d2      	ldrb	r2, [r2, #7]
 8003418:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 800341a:	4b2f      	ldr	r3, [pc, #188]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 800341c:	695b      	ldr	r3, [r3, #20]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	785b      	ldrb	r3, [r3, #1]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d105      	bne.n	8003432 <TSL_tkey_ReleaseStateProcess+0x8e>
      {
        THIS_STATEID = TSL_STATEID_DETECT;
 8003426:	4b2c      	ldr	r3, [pc, #176]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 8003428:	695b      	ldr	r3, [r3, #20]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	220a      	movs	r2, #10
 800342e:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
      }
      return;
 8003430:	e04f      	b.n	80034d2 <TSL_tkey_ReleaseStateProcess+0x12e>
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
 8003432:	4b29      	ldr	r3, [pc, #164]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 8003434:	695b      	ldr	r3, [r3, #20]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	220b      	movs	r2, #11
 800343a:	701a      	strb	r2, [r3, #0]
      return;
 800343c:	e049      	b.n	80034d2 <TSL_tkey_ReleaseStateProcess+0x12e>
    }

#if TSLPRM_USE_PROX > 0
    if (THIS_DELTA >= THIS_PROXIN_TH)
 800343e:	4b26      	ldr	r3, [pc, #152]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 8003440:	695b      	ldr	r3, [r3, #20]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	2208      	movs	r2, #8
 8003446:	5e9b      	ldrsh	r3, [r3, r2]
 8003448:	001a      	movs	r2, r3
 800344a:	4b23      	ldr	r3, [pc, #140]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 800344c:	695b      	ldr	r3, [r3, #20]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	781b      	ldrb	r3, [r3, #0]
 8003452:	429a      	cmp	r2, r3
 8003454:	db19      	blt.n	800348a <TSL_tkey_ReleaseStateProcess+0xe6>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_PROX;
 8003456:	4b20      	ldr	r3, [pc, #128]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 8003458:	695b      	ldr	r3, [r3, #20]
 800345a:	685a      	ldr	r2, [r3, #4]
 800345c:	4b1e      	ldr	r3, [pc, #120]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 800345e:	695b      	ldr	r3, [r3, #20]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	7992      	ldrb	r2, [r2, #6]
 8003464:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003466:	4b1c      	ldr	r3, [pc, #112]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 8003468:	695b      	ldr	r3, [r3, #20]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	785b      	ldrb	r3, [r3, #1]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d105      	bne.n	800347e <TSL_tkey_ReleaseStateProcess+0xda>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 8003472:	4b19      	ldr	r3, [pc, #100]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 8003474:	695b      	ldr	r3, [r3, #20]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	2206      	movs	r2, #6
 800347a:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_PROX;
      }
      return;
 800347c:	e029      	b.n	80034d2 <TSL_tkey_ReleaseStateProcess+0x12e>
        THIS_STATEID = TSL_STATEID_DEB_PROX;
 800347e:	4b16      	ldr	r3, [pc, #88]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 8003480:	695b      	ldr	r3, [r3, #20]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	2207      	movs	r2, #7
 8003486:	701a      	strb	r2, [r3, #0]
      return;
 8003488:	e023      	b.n	80034d2 <TSL_tkey_ReleaseStateProcess+0x12e>
    }
#endif

    // Check delta for re-calibration
    // Warning: the threshold value is inverted in the macro
    if TEST_DELTA_N(<=, THIS_CALIB_TH)
 800348a:	4b13      	ldr	r3, [pc, #76]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 800348c:	695b      	ldr	r3, [r3, #20]
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	2208      	movs	r2, #8
 8003492:	5e9b      	ldrsh	r3, [r3, r2]
 8003494:	001a      	movs	r2, r3
 8003496:	4b10      	ldr	r3, [pc, #64]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 8003498:	695b      	ldr	r3, [r3, #20]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	791b      	ldrb	r3, [r3, #4]
 800349e:	425b      	negs	r3, r3
 80034a0:	429a      	cmp	r2, r3
 80034a2:	dc16      	bgt.n	80034d2 <TSL_tkey_ReleaseStateProcess+0x12e>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_CALIB;
 80034a4:	4b0c      	ldr	r3, [pc, #48]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 80034a6:	695b      	ldr	r3, [r3, #20]
 80034a8:	685a      	ldr	r2, [r3, #4]
 80034aa:	4b0b      	ldr	r3, [pc, #44]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 80034ac:	695b      	ldr	r3, [r3, #20]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	7952      	ldrb	r2, [r2, #5]
 80034b2:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 80034b4:	4b08      	ldr	r3, [pc, #32]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 80034b6:	695b      	ldr	r3, [r3, #20]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	785b      	ldrb	r3, [r3, #1]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d103      	bne.n	80034c8 <TSL_tkey_ReleaseStateProcess+0x124>
      {
        TSL_tkey_SetStateCalibration(0);
 80034c0:	2000      	movs	r0, #0
 80034c2:	f7ff fe1b 	bl	80030fc <TSL_tkey_SetStateCalibration>
 80034c6:	e004      	b.n	80034d2 <TSL_tkey_ReleaseStateProcess+0x12e>
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_CALIB;
 80034c8:	4b03      	ldr	r3, [pc, #12]	; (80034d8 <TSL_tkey_ReleaseStateProcess+0x134>)
 80034ca:	695b      	ldr	r3, [r3, #20]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	2201      	movs	r2, #1
 80034d0:	701a      	strb	r2, [r3, #0]
      }
    }
  }
}
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	46c0      	nop			; (mov r8, r8)
 80034d8:	2000010c 	.word	0x2000010c

080034dc <TSL_tkey_DebCalibrationStateProcess>:
  * @brief  Debounce Calibration processing (previous state = Release)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebCalibrationStateProcess(void)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 80034e0:	4b1e      	ldr	r3, [pc, #120]	; (800355c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 80034e2:	695b      	ldr	r3, [r3, #20]
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	781b      	ldrb	r3, [r3, #0]
 80034e8:	075b      	lsls	r3, r3, #29
 80034ea:	0f9b      	lsrs	r3, r3, #30
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	001a      	movs	r2, r3
 80034f0:	2302      	movs	r3, #2
 80034f2:	4013      	ands	r3, r2
 80034f4:	d005      	beq.n	8003502 <TSL_tkey_DebCalibrationStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_RELEASE; // Go back to the previous state
 80034f6:	4b19      	ldr	r3, [pc, #100]	; (800355c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 80034f8:	695b      	ldr	r3, [r3, #20]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	2202      	movs	r2, #2
 80034fe:	701a      	strb	r2, [r3, #0]
    else // Go back to previous state
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
    }
  }
}
 8003500:	e028      	b.n	8003554 <TSL_tkey_DebCalibrationStateProcess+0x78>
    if TEST_DELTA_N(<=, THIS_CALIB_TH)
 8003502:	4b16      	ldr	r3, [pc, #88]	; (800355c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8003504:	695b      	ldr	r3, [r3, #20]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	2208      	movs	r2, #8
 800350a:	5e9b      	ldrsh	r3, [r3, r2]
 800350c:	001a      	movs	r2, r3
 800350e:	4b13      	ldr	r3, [pc, #76]	; (800355c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8003510:	695b      	ldr	r3, [r3, #20]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	791b      	ldrb	r3, [r3, #4]
 8003516:	425b      	negs	r3, r3
 8003518:	429a      	cmp	r2, r3
 800351a:	dc16      	bgt.n	800354a <TSL_tkey_DebCalibrationStateProcess+0x6e>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 800351c:	4b0f      	ldr	r3, [pc, #60]	; (800355c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 800351e:	695b      	ldr	r3, [r3, #20]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	785b      	ldrb	r3, [r3, #1]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d006      	beq.n	8003536 <TSL_tkey_DebCalibrationStateProcess+0x5a>
 8003528:	4b0c      	ldr	r3, [pc, #48]	; (800355c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 800352a:	695b      	ldr	r3, [r3, #20]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	785a      	ldrb	r2, [r3, #1]
 8003530:	3a01      	subs	r2, #1
 8003532:	b2d2      	uxtb	r2, r2
 8003534:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003536:	4b09      	ldr	r3, [pc, #36]	; (800355c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8003538:	695b      	ldr	r3, [r3, #20]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	785b      	ldrb	r3, [r3, #1]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d108      	bne.n	8003554 <TSL_tkey_DebCalibrationStateProcess+0x78>
        TSL_tkey_SetStateCalibration(0);
 8003542:	2000      	movs	r0, #0
 8003544:	f7ff fdda 	bl	80030fc <TSL_tkey_SetStateCalibration>
}
 8003548:	e004      	b.n	8003554 <TSL_tkey_DebCalibrationStateProcess+0x78>
      THIS_STATEID = TSL_STATEID_RELEASE;
 800354a:	4b04      	ldr	r3, [pc, #16]	; (800355c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 800354c:	695b      	ldr	r3, [r3, #20]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2202      	movs	r2, #2
 8003552:	701a      	strb	r2, [r3, #0]
}
 8003554:	46c0      	nop			; (mov r8, r8)
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	46c0      	nop			; (mov r8, r8)
 800355c:	2000010c 	.word	0x2000010c

08003560 <TSL_tkey_CalibrationStateProcess>:
  * @brief  Calibration state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_CalibrationStateProcess(void)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b082      	sub	sp, #8
 8003564:	af00      	add	r7, sp, #0
    THIS_COUNTER_DEB--;
    return; // Skip the sample
  }
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003566:	4b4e      	ldr	r3, [pc, #312]	; (80036a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003568:	695b      	ldr	r3, [r3, #20]
 800356a:	689b      	ldr	r3, [r3, #8]
 800356c:	781b      	ldrb	r3, [r3, #0]
 800356e:	075b      	lsls	r3, r3, #29
 8003570:	0f9b      	lsrs	r3, r3, #30
 8003572:	b2db      	uxtb	r3, r3
 8003574:	001a      	movs	r2, r3
 8003576:	2302      	movs	r3, #2
 8003578:	4013      	ands	r3, r2
 800357a:	d019      	beq.n	80035b0 <TSL_tkey_CalibrationStateProcess+0x50>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 800357c:	4b48      	ldr	r3, [pc, #288]	; (80036a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 800357e:	695b      	ldr	r3, [r3, #20]
 8003580:	685a      	ldr	r2, [r3, #4]
 8003582:	4b47      	ldr	r3, [pc, #284]	; (80036a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003584:	695b      	ldr	r3, [r3, #20]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	7a52      	ldrb	r2, [r2, #9]
 800358a:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 800358c:	4b44      	ldr	r3, [pc, #272]	; (80036a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 800358e:	695b      	ldr	r3, [r3, #20]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	785b      	ldrb	r3, [r3, #1]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d105      	bne.n	80035a4 <TSL_tkey_CalibrationStateProcess+0x44>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8003598:	4b41      	ldr	r3, [pc, #260]	; (80036a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 800359a:	695b      	ldr	r3, [r3, #20]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	220d      	movs	r2, #13
 80035a0:	701a      	strb	r2, [r3, #0]
 80035a2:	e07a      	b.n	800369a <TSL_tkey_CalibrationStateProcess+0x13a>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_CALIB;
 80035a4:	4b3e      	ldr	r3, [pc, #248]	; (80036a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 80035a6:	695b      	ldr	r3, [r3, #20]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	220e      	movs	r2, #14
 80035ac:	701a      	strb	r2, [r3, #0]
 80035ae:	e074      	b.n	800369a <TSL_tkey_CalibrationStateProcess+0x13a>
  else // Acquisition is OK or has NOISE
  {

    // Get the new measure or Calculate it
#if TSLPRM_USE_MEAS > 0
    new_meas = THIS_MEAS;
 80035b0:	4b3b      	ldr	r3, [pc, #236]	; (80036a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 80035b2:	695b      	ldr	r3, [r3, #20]
 80035b4:	689a      	ldr	r2, [r3, #8]
 80035b6:	1dbb      	adds	r3, r7, #6
 80035b8:	8952      	ldrh	r2, [r2, #10]
 80035ba:	801a      	strh	r2, [r3, #0]
#else // Calculate it
    new_meas = TSL_acq_ComputeMeas(THIS_REF, THIS_DELTA);
#endif

    // Verify the first Reference value
    if (THIS_COUNTER_DEB == (TSL_tCounter_T)TSL_Params.NbCalibSamples)
 80035bc:	4b38      	ldr	r3, [pc, #224]	; (80036a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 80035be:	695b      	ldr	r3, [r3, #20]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	785a      	ldrb	r2, [r3, #1]
 80035c4:	4b37      	ldr	r3, [pc, #220]	; (80036a4 <TSL_tkey_CalibrationStateProcess+0x144>)
 80035c6:	889b      	ldrh	r3, [r3, #4]
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	429a      	cmp	r2, r3
 80035cc:	d117      	bne.n	80035fe <TSL_tkey_CalibrationStateProcess+0x9e>
    {
      if (TSL_acq_TestFirstReferenceIsValid(THIS_CHANNEL_DATA, new_meas))
 80035ce:	4b34      	ldr	r3, [pc, #208]	; (80036a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 80035d0:	695b      	ldr	r3, [r3, #20]
 80035d2:	689a      	ldr	r2, [r3, #8]
 80035d4:	1dbb      	adds	r3, r7, #6
 80035d6:	881b      	ldrh	r3, [r3, #0]
 80035d8:	0019      	movs	r1, r3
 80035da:	0010      	movs	r0, r2
 80035dc:	f7ff f989 	bl	80028f2 <TSL_acq_TestFirstReferenceIsValid>
 80035e0:	1e03      	subs	r3, r0, #0
 80035e2:	d006      	beq.n	80035f2 <TSL_tkey_CalibrationStateProcess+0x92>
      {
        THIS_REF = new_meas;
 80035e4:	4b2e      	ldr	r3, [pc, #184]	; (80036a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 80035e6:	695b      	ldr	r3, [r3, #20]
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	1dba      	adds	r2, r7, #6
 80035ec:	8812      	ldrh	r2, [r2, #0]
 80035ee:	809a      	strh	r2, [r3, #4]
 80035f0:	e024      	b.n	800363c <TSL_tkey_CalibrationStateProcess+0xdc>
      }
      else
      {
        THIS_REF = 0;
 80035f2:	4b2b      	ldr	r3, [pc, #172]	; (80036a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 80035f4:	695b      	ldr	r3, [r3, #20]
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	2200      	movs	r2, #0
 80035fa:	809a      	strh	r2, [r3, #4]
        return;
 80035fc:	e04d      	b.n	800369a <TSL_tkey_CalibrationStateProcess+0x13a>
      }
    }
    else
    {
      // Add the measure in temporary Reference
      THIS_REF += new_meas;
 80035fe:	4b28      	ldr	r3, [pc, #160]	; (80036a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003600:	695b      	ldr	r3, [r3, #20]
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	8899      	ldrh	r1, [r3, #4]
 8003606:	4b26      	ldr	r3, [pc, #152]	; (80036a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003608:	695b      	ldr	r3, [r3, #20]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	1dba      	adds	r2, r7, #6
 800360e:	8812      	ldrh	r2, [r2, #0]
 8003610:	188a      	adds	r2, r1, r2
 8003612:	b292      	uxth	r2, r2
 8003614:	809a      	strh	r2, [r3, #4]

      // Check reference overflow
      if (THIS_REF < new_meas)
 8003616:	4b22      	ldr	r3, [pc, #136]	; (80036a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003618:	695b      	ldr	r3, [r3, #20]
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	889b      	ldrh	r3, [r3, #4]
 800361e:	1dba      	adds	r2, r7, #6
 8003620:	8812      	ldrh	r2, [r2, #0]
 8003622:	429a      	cmp	r2, r3
 8003624:	d90a      	bls.n	800363c <TSL_tkey_CalibrationStateProcess+0xdc>
      {
        THIS_REF = 0; // Suppress the bad reference
 8003626:	4b1e      	ldr	r3, [pc, #120]	; (80036a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003628:	695b      	ldr	r3, [r3, #20]
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	2200      	movs	r2, #0
 800362e:	809a      	strh	r2, [r3, #4]
        THIS_STATEID = TSL_STATEID_ERROR;
 8003630:	4b1b      	ldr	r3, [pc, #108]	; (80036a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003632:	695b      	ldr	r3, [r3, #20]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	220d      	movs	r2, #13
 8003638:	701a      	strb	r2, [r3, #0]
        return;
 800363a:	e02e      	b.n	800369a <TSL_tkey_CalibrationStateProcess+0x13a>
      }
    }

    // Check that we have all the needed measurements
    if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 800363c:	4b18      	ldr	r3, [pc, #96]	; (80036a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 800363e:	695b      	ldr	r3, [r3, #20]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	785b      	ldrb	r3, [r3, #1]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d006      	beq.n	8003656 <TSL_tkey_CalibrationStateProcess+0xf6>
 8003648:	4b15      	ldr	r3, [pc, #84]	; (80036a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 800364a:	695b      	ldr	r3, [r3, #20]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	785a      	ldrb	r2, [r3, #1]
 8003650:	3a01      	subs	r2, #1
 8003652:	b2d2      	uxtb	r2, r2
 8003654:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8003656:	4b12      	ldr	r3, [pc, #72]	; (80036a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003658:	695b      	ldr	r3, [r3, #20]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	785b      	ldrb	r3, [r3, #1]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d11b      	bne.n	800369a <TSL_tkey_CalibrationStateProcess+0x13a>
    {
      // Divide temporary Reference by the number of samples
      THIS_REF >>= CalibDiv;
 8003662:	4b0f      	ldr	r3, [pc, #60]	; (80036a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003664:	695b      	ldr	r3, [r3, #20]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	889b      	ldrh	r3, [r3, #4]
 800366a:	001a      	movs	r2, r3
 800366c:	4b0e      	ldr	r3, [pc, #56]	; (80036a8 <TSL_tkey_CalibrationStateProcess+0x148>)
 800366e:	881b      	ldrh	r3, [r3, #0]
 8003670:	411a      	asrs	r2, r3
 8003672:	4b0b      	ldr	r3, [pc, #44]	; (80036a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003674:	695b      	ldr	r3, [r3, #20]
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	b292      	uxth	r2, r2
 800367a:	809a      	strh	r2, [r3, #4]
      THIS_REFREST = 0;
 800367c:	4b08      	ldr	r3, [pc, #32]	; (80036a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 800367e:	695b      	ldr	r3, [r3, #20]
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	2200      	movs	r2, #0
 8003684:	719a      	strb	r2, [r3, #6]
      THIS_DELTA = 0;
 8003686:	4b06      	ldr	r3, [pc, #24]	; (80036a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003688:	695b      	ldr	r3, [r3, #20]
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	2200      	movs	r2, #0
 800368e:	811a      	strh	r2, [r3, #8]
      THIS_STATEID = TSL_STATEID_RELEASE;
 8003690:	4b03      	ldr	r3, [pc, #12]	; (80036a0 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003692:	695b      	ldr	r3, [r3, #20]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	2202      	movs	r2, #2
 8003698:	701a      	strb	r2, [r3, #0]
    }
  }
}
 800369a:	46bd      	mov	sp, r7
 800369c:	b002      	add	sp, #8
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	2000010c 	.word	0x2000010c
 80036a4:	2000001c 	.word	0x2000001c
 80036a8:	2000004a 	.word	0x2000004a

080036ac <TSL_tkey_DebProxStateProcess>:
  * @brief  Debounce Proximity processing (previous state = Release)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebProxStateProcess(void)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 80036b0:	4b31      	ldr	r3, [pc, #196]	; (8003778 <TSL_tkey_DebProxStateProcess+0xcc>)
 80036b2:	695b      	ldr	r3, [r3, #20]
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	075b      	lsls	r3, r3, #29
 80036ba:	0f9b      	lsrs	r3, r3, #30
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	001a      	movs	r2, r3
 80036c0:	2302      	movs	r3, #2
 80036c2:	4013      	ands	r3, r2
 80036c4:	d005      	beq.n	80036d2 <TSL_tkey_DebProxStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_RELEASE;
 80036c6:	4b2c      	ldr	r3, [pc, #176]	; (8003778 <TSL_tkey_DebProxStateProcess+0xcc>)
 80036c8:	695b      	ldr	r3, [r3, #20]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2202      	movs	r2, #2
 80036ce:	701a      	strb	r2, [r3, #0]
 80036d0:	e04f      	b.n	8003772 <TSL_tkey_DebProxStateProcess+0xc6>
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>=, THIS_DETECTIN_TH)
 80036d2:	4b29      	ldr	r3, [pc, #164]	; (8003778 <TSL_tkey_DebProxStateProcess+0xcc>)
 80036d4:	695b      	ldr	r3, [r3, #20]
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	2208      	movs	r2, #8
 80036da:	5e9b      	ldrsh	r3, [r3, r2]
 80036dc:	001a      	movs	r2, r3
 80036de:	4b26      	ldr	r3, [pc, #152]	; (8003778 <TSL_tkey_DebProxStateProcess+0xcc>)
 80036e0:	695b      	ldr	r3, [r3, #20]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	789b      	ldrb	r3, [r3, #2]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	db19      	blt.n	800371e <TSL_tkey_DebProxStateProcess+0x72>
    {
      TEST_DELTA_NEGATIVE;
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_DETECT;
 80036ea:	4b23      	ldr	r3, [pc, #140]	; (8003778 <TSL_tkey_DebProxStateProcess+0xcc>)
 80036ec:	695b      	ldr	r3, [r3, #20]
 80036ee:	685a      	ldr	r2, [r3, #4]
 80036f0:	4b21      	ldr	r3, [pc, #132]	; (8003778 <TSL_tkey_DebProxStateProcess+0xcc>)
 80036f2:	695b      	ldr	r3, [r3, #20]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	79d2      	ldrb	r2, [r2, #7]
 80036f8:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 80036fa:	4b1f      	ldr	r3, [pc, #124]	; (8003778 <TSL_tkey_DebProxStateProcess+0xcc>)
 80036fc:	695b      	ldr	r3, [r3, #20]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	785b      	ldrb	r3, [r3, #1]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d105      	bne.n	8003712 <TSL_tkey_DebProxStateProcess+0x66>
      {
        THIS_STATEID = TSL_STATEID_DETECT;
 8003706:	4b1c      	ldr	r3, [pc, #112]	; (8003778 <TSL_tkey_DebProxStateProcess+0xcc>)
 8003708:	695b      	ldr	r3, [r3, #20]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	220a      	movs	r2, #10
 800370e:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
      }
      return;
 8003710:	e02f      	b.n	8003772 <TSL_tkey_DebProxStateProcess+0xc6>
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
 8003712:	4b19      	ldr	r3, [pc, #100]	; (8003778 <TSL_tkey_DebProxStateProcess+0xcc>)
 8003714:	695b      	ldr	r3, [r3, #20]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	220b      	movs	r2, #11
 800371a:	701a      	strb	r2, [r3, #0]
      return;
 800371c:	e029      	b.n	8003772 <TSL_tkey_DebProxStateProcess+0xc6>
    }

    if (THIS_DELTA >= THIS_PROXIN_TH)
 800371e:	4b16      	ldr	r3, [pc, #88]	; (8003778 <TSL_tkey_DebProxStateProcess+0xcc>)
 8003720:	695b      	ldr	r3, [r3, #20]
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	2208      	movs	r2, #8
 8003726:	5e9b      	ldrsh	r3, [r3, r2]
 8003728:	001a      	movs	r2, r3
 800372a:	4b13      	ldr	r3, [pc, #76]	; (8003778 <TSL_tkey_DebProxStateProcess+0xcc>)
 800372c:	695b      	ldr	r3, [r3, #20]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	781b      	ldrb	r3, [r3, #0]
 8003732:	429a      	cmp	r2, r3
 8003734:	db18      	blt.n	8003768 <TSL_tkey_DebProxStateProcess+0xbc>
    {
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8003736:	4b10      	ldr	r3, [pc, #64]	; (8003778 <TSL_tkey_DebProxStateProcess+0xcc>)
 8003738:	695b      	ldr	r3, [r3, #20]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	785b      	ldrb	r3, [r3, #1]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d006      	beq.n	8003750 <TSL_tkey_DebProxStateProcess+0xa4>
 8003742:	4b0d      	ldr	r3, [pc, #52]	; (8003778 <TSL_tkey_DebProxStateProcess+0xcc>)
 8003744:	695b      	ldr	r3, [r3, #20]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	785a      	ldrb	r2, [r3, #1]
 800374a:	3a01      	subs	r2, #1
 800374c:	b2d2      	uxtb	r2, r2
 800374e:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003750:	4b09      	ldr	r3, [pc, #36]	; (8003778 <TSL_tkey_DebProxStateProcess+0xcc>)
 8003752:	695b      	ldr	r3, [r3, #20]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	785b      	ldrb	r3, [r3, #1]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d10a      	bne.n	8003772 <TSL_tkey_DebProxStateProcess+0xc6>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 800375c:	4b06      	ldr	r3, [pc, #24]	; (8003778 <TSL_tkey_DebProxStateProcess+0xcc>)
 800375e:	695b      	ldr	r3, [r3, #20]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	2206      	movs	r2, #6
 8003764:	701a      	strb	r2, [r3, #0]
 8003766:	e004      	b.n	8003772 <TSL_tkey_DebProxStateProcess+0xc6>
      }
      // else stay in Debounce Proximity
    }
    else
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
 8003768:	4b03      	ldr	r3, [pc, #12]	; (8003778 <TSL_tkey_DebProxStateProcess+0xcc>)
 800376a:	695b      	ldr	r3, [r3, #20]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	2202      	movs	r2, #2
 8003770:	701a      	strb	r2, [r3, #0]
    }
  }
}
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
 8003776:	46c0      	nop			; (mov r8, r8)
 8003778:	2000010c 	.word	0x2000010c

0800377c <TSL_tkey_DebProxDetectStateProcess>:
  * @brief  Debounce Proximity processing (previous state = Detect)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebProxDetectStateProcess(void)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003780:	4b31      	ldr	r3, [pc, #196]	; (8003848 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 8003782:	695b      	ldr	r3, [r3, #20]
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	781b      	ldrb	r3, [r3, #0]
 8003788:	075b      	lsls	r3, r3, #29
 800378a:	0f9b      	lsrs	r3, r3, #30
 800378c:	b2db      	uxtb	r3, r3
 800378e:	001a      	movs	r2, r3
 8003790:	2302      	movs	r3, #2
 8003792:	4013      	ands	r3, r2
 8003794:	d005      	beq.n	80037a2 <TSL_tkey_DebProxDetectStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_DETECT;
 8003796:	4b2c      	ldr	r3, [pc, #176]	; (8003848 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 8003798:	695b      	ldr	r3, [r3, #20]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	220a      	movs	r2, #10
 800379e:	701a      	strb	r2, [r3, #0]
 80037a0:	e04f      	b.n	8003842 <TSL_tkey_DebProxDetectStateProcess+0xc6>
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 80037a2:	4b29      	ldr	r3, [pc, #164]	; (8003848 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 80037a4:	695b      	ldr	r3, [r3, #20]
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	2208      	movs	r2, #8
 80037aa:	5e9b      	ldrsh	r3, [r3, r2]
 80037ac:	001a      	movs	r2, r3
 80037ae:	4b26      	ldr	r3, [pc, #152]	; (8003848 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 80037b0:	695b      	ldr	r3, [r3, #20]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	78db      	ldrb	r3, [r3, #3]
 80037b6:	429a      	cmp	r2, r3
 80037b8:	dd05      	ble.n	80037c6 <TSL_tkey_DebProxDetectStateProcess+0x4a>
    {
      TEST_DELTA_NEGATIVE;
      THIS_STATEID = TSL_STATEID_DETECT;
 80037ba:	4b23      	ldr	r3, [pc, #140]	; (8003848 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 80037bc:	695b      	ldr	r3, [r3, #20]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	220a      	movs	r2, #10
 80037c2:	701a      	strb	r2, [r3, #0]
      return;
 80037c4:	e03d      	b.n	8003842 <TSL_tkey_DebProxDetectStateProcess+0xc6>
    }

    if (THIS_DELTA > THIS_PROXOUT_TH)
 80037c6:	4b20      	ldr	r3, [pc, #128]	; (8003848 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 80037c8:	695b      	ldr	r3, [r3, #20]
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	2208      	movs	r2, #8
 80037ce:	5e9b      	ldrsh	r3, [r3, r2]
 80037d0:	001a      	movs	r2, r3
 80037d2:	4b1d      	ldr	r3, [pc, #116]	; (8003848 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 80037d4:	695b      	ldr	r3, [r3, #20]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	785b      	ldrb	r3, [r3, #1]
 80037da:	429a      	cmp	r2, r3
 80037dc:	dd18      	ble.n	8003810 <TSL_tkey_DebProxDetectStateProcess+0x94>
    {
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 80037de:	4b1a      	ldr	r3, [pc, #104]	; (8003848 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 80037e0:	695b      	ldr	r3, [r3, #20]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	785b      	ldrb	r3, [r3, #1]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d006      	beq.n	80037f8 <TSL_tkey_DebProxDetectStateProcess+0x7c>
 80037ea:	4b17      	ldr	r3, [pc, #92]	; (8003848 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 80037ec:	695b      	ldr	r3, [r3, #20]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	785a      	ldrb	r2, [r3, #1]
 80037f2:	3a01      	subs	r2, #1
 80037f4:	b2d2      	uxtb	r2, r2
 80037f6:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 80037f8:	4b13      	ldr	r3, [pc, #76]	; (8003848 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 80037fa:	695b      	ldr	r3, [r3, #20]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	785b      	ldrb	r3, [r3, #1]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d11e      	bne.n	8003842 <TSL_tkey_DebProxDetectStateProcess+0xc6>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 8003804:	4b10      	ldr	r3, [pc, #64]	; (8003848 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 8003806:	695b      	ldr	r3, [r3, #20]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	2206      	movs	r2, #6
 800380c:	701a      	strb	r2, [r3, #0]
 800380e:	e018      	b.n	8003842 <TSL_tkey_DebProxDetectStateProcess+0xc6>
      }
      // else stay in Debounce Proximity
    }
    else
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 8003810:	4b0d      	ldr	r3, [pc, #52]	; (8003848 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 8003812:	695b      	ldr	r3, [r3, #20]
 8003814:	685a      	ldr	r2, [r3, #4]
 8003816:	4b0c      	ldr	r3, [pc, #48]	; (8003848 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 8003818:	695b      	ldr	r3, [r3, #20]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	7a12      	ldrb	r2, [r2, #8]
 800381e:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003820:	4b09      	ldr	r3, [pc, #36]	; (8003848 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 8003822:	695b      	ldr	r3, [r3, #20]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	785b      	ldrb	r3, [r3, #1]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d105      	bne.n	8003838 <TSL_tkey_DebProxDetectStateProcess+0xbc>
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
 800382c:	4b06      	ldr	r3, [pc, #24]	; (8003848 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 800382e:	695b      	ldr	r3, [r3, #20]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	2202      	movs	r2, #2
 8003834:	701a      	strb	r2, [r3, #0]
 8003836:	e004      	b.n	8003842 <TSL_tkey_DebProxDetectStateProcess+0xc6>
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_RELEASE_DETECT;
 8003838:	4b03      	ldr	r3, [pc, #12]	; (8003848 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 800383a:	695b      	ldr	r3, [r3, #20]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	2204      	movs	r2, #4
 8003840:	701a      	strb	r2, [r3, #0]
      }
    }
  }
}
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
 8003846:	46c0      	nop			; (mov r8, r8)
 8003848:	2000010c 	.word	0x2000010c

0800384c <TSL_tkey_DebProxTouchStateProcess>:
  * @brief  Debounce Proximity processing (previous state = Touch)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebProxTouchStateProcess(void)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003850:	4b31      	ldr	r3, [pc, #196]	; (8003918 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 8003852:	695b      	ldr	r3, [r3, #20]
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	781b      	ldrb	r3, [r3, #0]
 8003858:	075b      	lsls	r3, r3, #29
 800385a:	0f9b      	lsrs	r3, r3, #30
 800385c:	b2db      	uxtb	r3, r3
 800385e:	001a      	movs	r2, r3
 8003860:	2302      	movs	r3, #2
 8003862:	4013      	ands	r3, r2
 8003864:	d005      	beq.n	8003872 <TSL_tkey_DebProxTouchStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_TOUCH;
 8003866:	4b2c      	ldr	r3, [pc, #176]	; (8003918 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 8003868:	695b      	ldr	r3, [r3, #20]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	220c      	movs	r2, #12
 800386e:	701a      	strb	r2, [r3, #0]
 8003870:	e04f      	b.n	8003912 <TSL_tkey_DebProxTouchStateProcess+0xc6>
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8003872:	4b29      	ldr	r3, [pc, #164]	; (8003918 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 8003874:	695b      	ldr	r3, [r3, #20]
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	2208      	movs	r2, #8
 800387a:	5e9b      	ldrsh	r3, [r3, r2]
 800387c:	001a      	movs	r2, r3
 800387e:	4b26      	ldr	r3, [pc, #152]	; (8003918 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 8003880:	695b      	ldr	r3, [r3, #20]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	78db      	ldrb	r3, [r3, #3]
 8003886:	429a      	cmp	r2, r3
 8003888:	dd05      	ble.n	8003896 <TSL_tkey_DebProxTouchStateProcess+0x4a>
    {
      TEST_DELTA_NEGATIVE;
      THIS_STATEID = TSL_STATEID_TOUCH;
 800388a:	4b23      	ldr	r3, [pc, #140]	; (8003918 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 800388c:	695b      	ldr	r3, [r3, #20]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	220c      	movs	r2, #12
 8003892:	701a      	strb	r2, [r3, #0]
      return;
 8003894:	e03d      	b.n	8003912 <TSL_tkey_DebProxTouchStateProcess+0xc6>
    }

    if (THIS_DELTA > THIS_PROXOUT_TH)
 8003896:	4b20      	ldr	r3, [pc, #128]	; (8003918 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 8003898:	695b      	ldr	r3, [r3, #20]
 800389a:	689b      	ldr	r3, [r3, #8]
 800389c:	2208      	movs	r2, #8
 800389e:	5e9b      	ldrsh	r3, [r3, r2]
 80038a0:	001a      	movs	r2, r3
 80038a2:	4b1d      	ldr	r3, [pc, #116]	; (8003918 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 80038a4:	695b      	ldr	r3, [r3, #20]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	785b      	ldrb	r3, [r3, #1]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	dd18      	ble.n	80038e0 <TSL_tkey_DebProxTouchStateProcess+0x94>
    {
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 80038ae:	4b1a      	ldr	r3, [pc, #104]	; (8003918 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 80038b0:	695b      	ldr	r3, [r3, #20]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	785b      	ldrb	r3, [r3, #1]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d006      	beq.n	80038c8 <TSL_tkey_DebProxTouchStateProcess+0x7c>
 80038ba:	4b17      	ldr	r3, [pc, #92]	; (8003918 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 80038bc:	695b      	ldr	r3, [r3, #20]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	785a      	ldrb	r2, [r3, #1]
 80038c2:	3a01      	subs	r2, #1
 80038c4:	b2d2      	uxtb	r2, r2
 80038c6:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 80038c8:	4b13      	ldr	r3, [pc, #76]	; (8003918 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 80038ca:	695b      	ldr	r3, [r3, #20]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	785b      	ldrb	r3, [r3, #1]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d11e      	bne.n	8003912 <TSL_tkey_DebProxTouchStateProcess+0xc6>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 80038d4:	4b10      	ldr	r3, [pc, #64]	; (8003918 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 80038d6:	695b      	ldr	r3, [r3, #20]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	2206      	movs	r2, #6
 80038dc:	701a      	strb	r2, [r3, #0]
 80038de:	e018      	b.n	8003912 <TSL_tkey_DebProxTouchStateProcess+0xc6>
      }
      // else stay in Debounce Proximity
    }
    else
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 80038e0:	4b0d      	ldr	r3, [pc, #52]	; (8003918 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 80038e2:	695b      	ldr	r3, [r3, #20]
 80038e4:	685a      	ldr	r2, [r3, #4]
 80038e6:	4b0c      	ldr	r3, [pc, #48]	; (8003918 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 80038e8:	695b      	ldr	r3, [r3, #20]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	7a12      	ldrb	r2, [r2, #8]
 80038ee:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 80038f0:	4b09      	ldr	r3, [pc, #36]	; (8003918 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 80038f2:	695b      	ldr	r3, [r3, #20]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	785b      	ldrb	r3, [r3, #1]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d105      	bne.n	8003908 <TSL_tkey_DebProxTouchStateProcess+0xbc>
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
 80038fc:	4b06      	ldr	r3, [pc, #24]	; (8003918 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 80038fe:	695b      	ldr	r3, [r3, #20]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	2202      	movs	r2, #2
 8003904:	701a      	strb	r2, [r3, #0]
 8003906:	e004      	b.n	8003912 <TSL_tkey_DebProxTouchStateProcess+0xc6>
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_RELEASE_TOUCH;
 8003908:	4b03      	ldr	r3, [pc, #12]	; (8003918 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 800390a:	695b      	ldr	r3, [r3, #20]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	2205      	movs	r2, #5
 8003910:	701a      	strb	r2, [r3, #0]
      }
    }
  }
}
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
 8003916:	46c0      	nop			; (mov r8, r8)
 8003918:	2000010c 	.word	0x2000010c

0800391c <TSL_tkey_ProxStateProcess>:
  * @brief  Proximity state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_ProxStateProcess(void)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	af00      	add	r7, sp, #0
#if TSLPRM_DTO > 0
  TSL_tTick_sec_T tick_detected;
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003920:	4b39      	ldr	r3, [pc, #228]	; (8003a08 <TSL_tkey_ProxStateProcess+0xec>)
 8003922:	695b      	ldr	r3, [r3, #20]
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	781b      	ldrb	r3, [r3, #0]
 8003928:	075b      	lsls	r3, r3, #29
 800392a:	0f9b      	lsrs	r3, r3, #30
 800392c:	b2db      	uxtb	r3, r3
 800392e:	001a      	movs	r2, r3
 8003930:	2302      	movs	r3, #2
 8003932:	4013      	ands	r3, r2
 8003934:	d019      	beq.n	800396a <TSL_tkey_ProxStateProcess+0x4e>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8003936:	4b34      	ldr	r3, [pc, #208]	; (8003a08 <TSL_tkey_ProxStateProcess+0xec>)
 8003938:	695b      	ldr	r3, [r3, #20]
 800393a:	685a      	ldr	r2, [r3, #4]
 800393c:	4b32      	ldr	r3, [pc, #200]	; (8003a08 <TSL_tkey_ProxStateProcess+0xec>)
 800393e:	695b      	ldr	r3, [r3, #20]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	7a52      	ldrb	r2, [r2, #9]
 8003944:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8003946:	4b30      	ldr	r3, [pc, #192]	; (8003a08 <TSL_tkey_ProxStateProcess+0xec>)
 8003948:	695b      	ldr	r3, [r3, #20]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	785b      	ldrb	r3, [r3, #1]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d105      	bne.n	800395e <TSL_tkey_ProxStateProcess+0x42>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8003952:	4b2d      	ldr	r3, [pc, #180]	; (8003a08 <TSL_tkey_ProxStateProcess+0xec>)
 8003954:	695b      	ldr	r3, [r3, #20]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	220d      	movs	r2, #13
 800395a:	701a      	strb	r2, [r3, #0]
 800395c:	e051      	b.n	8003a02 <TSL_tkey_ProxStateProcess+0xe6>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_PROX;
 800395e:	4b2a      	ldr	r3, [pc, #168]	; (8003a08 <TSL_tkey_ProxStateProcess+0xec>)
 8003960:	695b      	ldr	r3, [r3, #20]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	2210      	movs	r2, #16
 8003966:	701a      	strb	r2, [r3, #0]
 8003968:	e04b      	b.n	8003a02 <TSL_tkey_ProxStateProcess+0xe6>
    }
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>=, THIS_DETECTIN_TH)
 800396a:	4b27      	ldr	r3, [pc, #156]	; (8003a08 <TSL_tkey_ProxStateProcess+0xec>)
 800396c:	695b      	ldr	r3, [r3, #20]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	2208      	movs	r2, #8
 8003972:	5e9b      	ldrsh	r3, [r3, r2]
 8003974:	001a      	movs	r2, r3
 8003976:	4b24      	ldr	r3, [pc, #144]	; (8003a08 <TSL_tkey_ProxStateProcess+0xec>)
 8003978:	695b      	ldr	r3, [r3, #20]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	789b      	ldrb	r3, [r3, #2]
 800397e:	429a      	cmp	r2, r3
 8003980:	db19      	blt.n	80039b6 <TSL_tkey_ProxStateProcess+0x9a>
    {
      TEST_DELTA_NEGATIVE;
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_DETECT;
 8003982:	4b21      	ldr	r3, [pc, #132]	; (8003a08 <TSL_tkey_ProxStateProcess+0xec>)
 8003984:	695b      	ldr	r3, [r3, #20]
 8003986:	685a      	ldr	r2, [r3, #4]
 8003988:	4b1f      	ldr	r3, [pc, #124]	; (8003a08 <TSL_tkey_ProxStateProcess+0xec>)
 800398a:	695b      	ldr	r3, [r3, #20]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	79d2      	ldrb	r2, [r2, #7]
 8003990:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003992:	4b1d      	ldr	r3, [pc, #116]	; (8003a08 <TSL_tkey_ProxStateProcess+0xec>)
 8003994:	695b      	ldr	r3, [r3, #20]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	785b      	ldrb	r3, [r3, #1]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d105      	bne.n	80039aa <TSL_tkey_ProxStateProcess+0x8e>
      {
        THIS_STATEID = TSL_STATEID_DETECT;
 800399e:	4b1a      	ldr	r3, [pc, #104]	; (8003a08 <TSL_tkey_ProxStateProcess+0xec>)
 80039a0:	695b      	ldr	r3, [r3, #20]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	220a      	movs	r2, #10
 80039a6:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
      }
      return;
 80039a8:	e02b      	b.n	8003a02 <TSL_tkey_ProxStateProcess+0xe6>
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
 80039aa:	4b17      	ldr	r3, [pc, #92]	; (8003a08 <TSL_tkey_ProxStateProcess+0xec>)
 80039ac:	695b      	ldr	r3, [r3, #20]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	220b      	movs	r2, #11
 80039b2:	701a      	strb	r2, [r3, #0]
      return;
 80039b4:	e025      	b.n	8003a02 <TSL_tkey_ProxStateProcess+0xe6>
    }

    if (THIS_DELTA <= THIS_PROXOUT_TH)
 80039b6:	4b14      	ldr	r3, [pc, #80]	; (8003a08 <TSL_tkey_ProxStateProcess+0xec>)
 80039b8:	695b      	ldr	r3, [r3, #20]
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	2208      	movs	r2, #8
 80039be:	5e9b      	ldrsh	r3, [r3, r2]
 80039c0:	001a      	movs	r2, r3
 80039c2:	4b11      	ldr	r3, [pc, #68]	; (8003a08 <TSL_tkey_ProxStateProcess+0xec>)
 80039c4:	695b      	ldr	r3, [r3, #20]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	785b      	ldrb	r3, [r3, #1]
 80039ca:	429a      	cmp	r2, r3
 80039cc:	dc19      	bgt.n	8003a02 <TSL_tkey_ProxStateProcess+0xe6>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 80039ce:	4b0e      	ldr	r3, [pc, #56]	; (8003a08 <TSL_tkey_ProxStateProcess+0xec>)
 80039d0:	695b      	ldr	r3, [r3, #20]
 80039d2:	685a      	ldr	r2, [r3, #4]
 80039d4:	4b0c      	ldr	r3, [pc, #48]	; (8003a08 <TSL_tkey_ProxStateProcess+0xec>)
 80039d6:	695b      	ldr	r3, [r3, #20]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	7a12      	ldrb	r2, [r2, #8]
 80039dc:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 80039de:	4b0a      	ldr	r3, [pc, #40]	; (8003a08 <TSL_tkey_ProxStateProcess+0xec>)
 80039e0:	695b      	ldr	r3, [r3, #20]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	785b      	ldrb	r3, [r3, #1]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d105      	bne.n	80039f6 <TSL_tkey_ProxStateProcess+0xda>
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
 80039ea:	4b07      	ldr	r3, [pc, #28]	; (8003a08 <TSL_tkey_ProxStateProcess+0xec>)
 80039ec:	695b      	ldr	r3, [r3, #20]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	2202      	movs	r2, #2
 80039f2:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_RELEASE_PROX;
      }
      return;
 80039f4:	e004      	b.n	8003a00 <TSL_tkey_ProxStateProcess+0xe4>
        THIS_STATEID = TSL_STATEID_DEB_RELEASE_PROX;
 80039f6:	4b04      	ldr	r3, [pc, #16]	; (8003a08 <TSL_tkey_ProxStateProcess+0xec>)
 80039f8:	695b      	ldr	r3, [r3, #20]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	2203      	movs	r2, #3
 80039fe:	701a      	strb	r2, [r3, #0]
      return;
 8003a00:	46c0      	nop			; (mov r8, r8)
      }
    }
#endif

  }
}
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	46c0      	nop			; (mov r8, r8)
 8003a08:	2000010c 	.word	0x2000010c

08003a0c <TSL_tkey_DebDetectStateProcess>:
  * @brief  Debounce Detect processing (previous state = Release or Proximity)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebDetectStateProcess(void)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003a10:	4b31      	ldr	r3, [pc, #196]	; (8003ad8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003a12:	695b      	ldr	r3, [r3, #20]
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	781b      	ldrb	r3, [r3, #0]
 8003a18:	075b      	lsls	r3, r3, #29
 8003a1a:	0f9b      	lsrs	r3, r3, #30
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	001a      	movs	r2, r3
 8003a20:	2302      	movs	r3, #2
 8003a22:	4013      	ands	r3, r2
 8003a24:	d005      	beq.n	8003a32 <TSL_tkey_DebDetectStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_RELEASE;
 8003a26:	4b2c      	ldr	r3, [pc, #176]	; (8003ad8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003a28:	695b      	ldr	r3, [r3, #20]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	2202      	movs	r2, #2
 8003a2e:	701a      	strb	r2, [r3, #0]
#else
      THIS_STATEID = TSL_STATEID_RELEASE;
#endif
    }
  }
}
 8003a30:	e04f      	b.n	8003ad2 <TSL_tkey_DebDetectStateProcess+0xc6>
    if TEST_DELTA(>=, THIS_DETECTIN_TH)
 8003a32:	4b29      	ldr	r3, [pc, #164]	; (8003ad8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003a34:	695b      	ldr	r3, [r3, #20]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	2208      	movs	r2, #8
 8003a3a:	5e9b      	ldrsh	r3, [r3, r2]
 8003a3c:	001a      	movs	r2, r3
 8003a3e:	4b26      	ldr	r3, [pc, #152]	; (8003ad8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003a40:	695b      	ldr	r3, [r3, #20]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	789b      	ldrb	r3, [r3, #2]
 8003a46:	429a      	cmp	r2, r3
 8003a48:	db18      	blt.n	8003a7c <TSL_tkey_DebDetectStateProcess+0x70>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8003a4a:	4b23      	ldr	r3, [pc, #140]	; (8003ad8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003a4c:	695b      	ldr	r3, [r3, #20]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	785b      	ldrb	r3, [r3, #1]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d006      	beq.n	8003a64 <TSL_tkey_DebDetectStateProcess+0x58>
 8003a56:	4b20      	ldr	r3, [pc, #128]	; (8003ad8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003a58:	695b      	ldr	r3, [r3, #20]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	785a      	ldrb	r2, [r3, #1]
 8003a5e:	3a01      	subs	r2, #1
 8003a60:	b2d2      	uxtb	r2, r2
 8003a62:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003a64:	4b1c      	ldr	r3, [pc, #112]	; (8003ad8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003a66:	695b      	ldr	r3, [r3, #20]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	785b      	ldrb	r3, [r3, #1]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d130      	bne.n	8003ad2 <TSL_tkey_DebDetectStateProcess+0xc6>
        THIS_STATEID = TSL_STATEID_DETECT;
 8003a70:	4b19      	ldr	r3, [pc, #100]	; (8003ad8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003a72:	695b      	ldr	r3, [r3, #20]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	220a      	movs	r2, #10
 8003a78:	701a      	strb	r2, [r3, #0]
}
 8003a7a:	e02a      	b.n	8003ad2 <TSL_tkey_DebDetectStateProcess+0xc6>
      if (THIS_DELTA >= THIS_PROXIN_TH)
 8003a7c:	4b16      	ldr	r3, [pc, #88]	; (8003ad8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003a7e:	695b      	ldr	r3, [r3, #20]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	2208      	movs	r2, #8
 8003a84:	5e9b      	ldrsh	r3, [r3, r2]
 8003a86:	001a      	movs	r2, r3
 8003a88:	4b13      	ldr	r3, [pc, #76]	; (8003ad8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003a8a:	695b      	ldr	r3, [r3, #20]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	781b      	ldrb	r3, [r3, #0]
 8003a90:	429a      	cmp	r2, r3
 8003a92:	db19      	blt.n	8003ac8 <TSL_tkey_DebDetectStateProcess+0xbc>
        THIS_COUNTER_DEB = THIS_COUNTER_DEB_PROX;
 8003a94:	4b10      	ldr	r3, [pc, #64]	; (8003ad8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003a96:	695b      	ldr	r3, [r3, #20]
 8003a98:	685a      	ldr	r2, [r3, #4]
 8003a9a:	4b0f      	ldr	r3, [pc, #60]	; (8003ad8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003a9c:	695b      	ldr	r3, [r3, #20]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	7992      	ldrb	r2, [r2, #6]
 8003aa2:	705a      	strb	r2, [r3, #1]
        if (THIS_COUNTER_DEB == 0)
 8003aa4:	4b0c      	ldr	r3, [pc, #48]	; (8003ad8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003aa6:	695b      	ldr	r3, [r3, #20]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	785b      	ldrb	r3, [r3, #1]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d105      	bne.n	8003abc <TSL_tkey_DebDetectStateProcess+0xb0>
          THIS_STATEID = TSL_STATEID_PROX;
 8003ab0:	4b09      	ldr	r3, [pc, #36]	; (8003ad8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003ab2:	695b      	ldr	r3, [r3, #20]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	2206      	movs	r2, #6
 8003ab8:	701a      	strb	r2, [r3, #0]
}
 8003aba:	e00a      	b.n	8003ad2 <TSL_tkey_DebDetectStateProcess+0xc6>
          THIS_STATEID = TSL_STATEID_DEB_PROX;
 8003abc:	4b06      	ldr	r3, [pc, #24]	; (8003ad8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003abe:	695b      	ldr	r3, [r3, #20]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	2207      	movs	r2, #7
 8003ac4:	701a      	strb	r2, [r3, #0]
}
 8003ac6:	e004      	b.n	8003ad2 <TSL_tkey_DebDetectStateProcess+0xc6>
        THIS_STATEID = TSL_STATEID_RELEASE;
 8003ac8:	4b03      	ldr	r3, [pc, #12]	; (8003ad8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003aca:	695b      	ldr	r3, [r3, #20]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	2202      	movs	r2, #2
 8003ad0:	701a      	strb	r2, [r3, #0]
}
 8003ad2:	46c0      	nop			; (mov r8, r8)
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	2000010c 	.word	0x2000010c

08003adc <TSL_tkey_DetectStateProcess>:
  * @brief  Detect state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_DetectStateProcess(void)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	af00      	add	r7, sp, #0
#if TSLPRM_DTO > 0
  TSL_tTick_sec_T tick_detected;
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003ae0:	4b39      	ldr	r3, [pc, #228]	; (8003bc8 <TSL_tkey_DetectStateProcess+0xec>)
 8003ae2:	695b      	ldr	r3, [r3, #20]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	781b      	ldrb	r3, [r3, #0]
 8003ae8:	075b      	lsls	r3, r3, #29
 8003aea:	0f9b      	lsrs	r3, r3, #30
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	001a      	movs	r2, r3
 8003af0:	2302      	movs	r3, #2
 8003af2:	4013      	ands	r3, r2
 8003af4:	d019      	beq.n	8003b2a <TSL_tkey_DetectStateProcess+0x4e>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8003af6:	4b34      	ldr	r3, [pc, #208]	; (8003bc8 <TSL_tkey_DetectStateProcess+0xec>)
 8003af8:	695b      	ldr	r3, [r3, #20]
 8003afa:	685a      	ldr	r2, [r3, #4]
 8003afc:	4b32      	ldr	r3, [pc, #200]	; (8003bc8 <TSL_tkey_DetectStateProcess+0xec>)
 8003afe:	695b      	ldr	r3, [r3, #20]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	7a52      	ldrb	r2, [r2, #9]
 8003b04:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8003b06:	4b30      	ldr	r3, [pc, #192]	; (8003bc8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b08:	695b      	ldr	r3, [r3, #20]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	785b      	ldrb	r3, [r3, #1]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d105      	bne.n	8003b1e <TSL_tkey_DetectStateProcess+0x42>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8003b12:	4b2d      	ldr	r3, [pc, #180]	; (8003bc8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b14:	695b      	ldr	r3, [r3, #20]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	220d      	movs	r2, #13
 8003b1a:	701a      	strb	r2, [r3, #0]
 8003b1c:	e052      	b.n	8003bc4 <TSL_tkey_DetectStateProcess+0xe8>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_DETECT;
 8003b1e:	4b2a      	ldr	r3, [pc, #168]	; (8003bc8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b20:	695b      	ldr	r3, [r3, #20]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2211      	movs	r2, #17
 8003b26:	701a      	strb	r2, [r3, #0]
 8003b28:	e04c      	b.n	8003bc4 <TSL_tkey_DetectStateProcess+0xe8>
    }
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8003b2a:	4b27      	ldr	r3, [pc, #156]	; (8003bc8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b2c:	695b      	ldr	r3, [r3, #20]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	2208      	movs	r2, #8
 8003b32:	5e9b      	ldrsh	r3, [r3, r2]
 8003b34:	001a      	movs	r2, r3
 8003b36:	4b24      	ldr	r3, [pc, #144]	; (8003bc8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b38:	695b      	ldr	r3, [r3, #20]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	78db      	ldrb	r3, [r3, #3]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	dc3f      	bgt.n	8003bc2 <TSL_tkey_DetectStateProcess+0xe6>
#endif
      return; // Normal operation, stay in Detect state
    }

#if TSLPRM_USE_PROX > 0
    if (THIS_DELTA > THIS_PROXOUT_TH)
 8003b42:	4b21      	ldr	r3, [pc, #132]	; (8003bc8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b44:	695b      	ldr	r3, [r3, #20]
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	2208      	movs	r2, #8
 8003b4a:	5e9b      	ldrsh	r3, [r3, r2]
 8003b4c:	001a      	movs	r2, r3
 8003b4e:	4b1e      	ldr	r3, [pc, #120]	; (8003bc8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b50:	695b      	ldr	r3, [r3, #20]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	785b      	ldrb	r3, [r3, #1]
 8003b56:	429a      	cmp	r2, r3
 8003b58:	dd19      	ble.n	8003b8e <TSL_tkey_DetectStateProcess+0xb2>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_PROX;
 8003b5a:	4b1b      	ldr	r3, [pc, #108]	; (8003bc8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b5c:	695b      	ldr	r3, [r3, #20]
 8003b5e:	685a      	ldr	r2, [r3, #4]
 8003b60:	4b19      	ldr	r3, [pc, #100]	; (8003bc8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b62:	695b      	ldr	r3, [r3, #20]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	7992      	ldrb	r2, [r2, #6]
 8003b68:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003b6a:	4b17      	ldr	r3, [pc, #92]	; (8003bc8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b6c:	695b      	ldr	r3, [r3, #20]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	785b      	ldrb	r3, [r3, #1]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d105      	bne.n	8003b82 <TSL_tkey_DetectStateProcess+0xa6>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 8003b76:	4b14      	ldr	r3, [pc, #80]	; (8003bc8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b78:	695b      	ldr	r3, [r3, #20]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	2206      	movs	r2, #6
 8003b7e:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_PROX_DETECT;
      }
      return;
 8003b80:	e020      	b.n	8003bc4 <TSL_tkey_DetectStateProcess+0xe8>
        THIS_STATEID = TSL_STATEID_DEB_PROX_DETECT;
 8003b82:	4b11      	ldr	r3, [pc, #68]	; (8003bc8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b84:	695b      	ldr	r3, [r3, #20]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	2208      	movs	r2, #8
 8003b8a:	701a      	strb	r2, [r3, #0]
      return;
 8003b8c:	e01a      	b.n	8003bc4 <TSL_tkey_DetectStateProcess+0xe8>
    }
#endif

    THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 8003b8e:	4b0e      	ldr	r3, [pc, #56]	; (8003bc8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b90:	695b      	ldr	r3, [r3, #20]
 8003b92:	685a      	ldr	r2, [r3, #4]
 8003b94:	4b0c      	ldr	r3, [pc, #48]	; (8003bc8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b96:	695b      	ldr	r3, [r3, #20]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	7a12      	ldrb	r2, [r2, #8]
 8003b9c:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8003b9e:	4b0a      	ldr	r3, [pc, #40]	; (8003bc8 <TSL_tkey_DetectStateProcess+0xec>)
 8003ba0:	695b      	ldr	r3, [r3, #20]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	785b      	ldrb	r3, [r3, #1]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d105      	bne.n	8003bb6 <TSL_tkey_DetectStateProcess+0xda>
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
 8003baa:	4b07      	ldr	r3, [pc, #28]	; (8003bc8 <TSL_tkey_DetectStateProcess+0xec>)
 8003bac:	695b      	ldr	r3, [r3, #20]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	2202      	movs	r2, #2
 8003bb2:	701a      	strb	r2, [r3, #0]
 8003bb4:	e006      	b.n	8003bc4 <TSL_tkey_DetectStateProcess+0xe8>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_DETECT;
 8003bb6:	4b04      	ldr	r3, [pc, #16]	; (8003bc8 <TSL_tkey_DetectStateProcess+0xec>)
 8003bb8:	695b      	ldr	r3, [r3, #20]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	2204      	movs	r2, #4
 8003bbe:	701a      	strb	r2, [r3, #0]
 8003bc0:	e000      	b.n	8003bc4 <TSL_tkey_DetectStateProcess+0xe8>
      return; // Normal operation, stay in Detect state
 8003bc2:	46c0      	nop			; (mov r8, r8)
    }

  }
}
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}
 8003bc8:	2000010c 	.word	0x2000010c

08003bcc <TSL_tkey_TouchStateProcess>:
  * Same as Detect state
  * @param  None
  * @retval None
  */
void TSL_tkey_TouchStateProcess(void)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	af00      	add	r7, sp, #0
#if TSLPRM_DTO > 0
  TSL_tTick_sec_T tick_detected;
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003bd0:	4b39      	ldr	r3, [pc, #228]	; (8003cb8 <TSL_tkey_TouchStateProcess+0xec>)
 8003bd2:	695b      	ldr	r3, [r3, #20]
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	781b      	ldrb	r3, [r3, #0]
 8003bd8:	075b      	lsls	r3, r3, #29
 8003bda:	0f9b      	lsrs	r3, r3, #30
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	001a      	movs	r2, r3
 8003be0:	2302      	movs	r3, #2
 8003be2:	4013      	ands	r3, r2
 8003be4:	d019      	beq.n	8003c1a <TSL_tkey_TouchStateProcess+0x4e>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8003be6:	4b34      	ldr	r3, [pc, #208]	; (8003cb8 <TSL_tkey_TouchStateProcess+0xec>)
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	685a      	ldr	r2, [r3, #4]
 8003bec:	4b32      	ldr	r3, [pc, #200]	; (8003cb8 <TSL_tkey_TouchStateProcess+0xec>)
 8003bee:	695b      	ldr	r3, [r3, #20]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	7a52      	ldrb	r2, [r2, #9]
 8003bf4:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8003bf6:	4b30      	ldr	r3, [pc, #192]	; (8003cb8 <TSL_tkey_TouchStateProcess+0xec>)
 8003bf8:	695b      	ldr	r3, [r3, #20]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	785b      	ldrb	r3, [r3, #1]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d105      	bne.n	8003c0e <TSL_tkey_TouchStateProcess+0x42>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8003c02:	4b2d      	ldr	r3, [pc, #180]	; (8003cb8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c04:	695b      	ldr	r3, [r3, #20]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	220d      	movs	r2, #13
 8003c0a:	701a      	strb	r2, [r3, #0]
 8003c0c:	e052      	b.n	8003cb4 <TSL_tkey_TouchStateProcess+0xe8>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_TOUCH;
 8003c0e:	4b2a      	ldr	r3, [pc, #168]	; (8003cb8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c10:	695b      	ldr	r3, [r3, #20]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2212      	movs	r2, #18
 8003c16:	701a      	strb	r2, [r3, #0]
 8003c18:	e04c      	b.n	8003cb4 <TSL_tkey_TouchStateProcess+0xe8>
    }
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8003c1a:	4b27      	ldr	r3, [pc, #156]	; (8003cb8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	2208      	movs	r2, #8
 8003c22:	5e9b      	ldrsh	r3, [r3, r2]
 8003c24:	001a      	movs	r2, r3
 8003c26:	4b24      	ldr	r3, [pc, #144]	; (8003cb8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c28:	695b      	ldr	r3, [r3, #20]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	78db      	ldrb	r3, [r3, #3]
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	dc3f      	bgt.n	8003cb2 <TSL_tkey_TouchStateProcess+0xe6>
#endif
      return; // Normal operation, stay in Touch state
    }

#if TSLPRM_USE_PROX > 0
    if (THIS_DELTA > THIS_PROXOUT_TH)
 8003c32:	4b21      	ldr	r3, [pc, #132]	; (8003cb8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c34:	695b      	ldr	r3, [r3, #20]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	2208      	movs	r2, #8
 8003c3a:	5e9b      	ldrsh	r3, [r3, r2]
 8003c3c:	001a      	movs	r2, r3
 8003c3e:	4b1e      	ldr	r3, [pc, #120]	; (8003cb8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c40:	695b      	ldr	r3, [r3, #20]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	785b      	ldrb	r3, [r3, #1]
 8003c46:	429a      	cmp	r2, r3
 8003c48:	dd19      	ble.n	8003c7e <TSL_tkey_TouchStateProcess+0xb2>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_PROX;
 8003c4a:	4b1b      	ldr	r3, [pc, #108]	; (8003cb8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c4c:	695b      	ldr	r3, [r3, #20]
 8003c4e:	685a      	ldr	r2, [r3, #4]
 8003c50:	4b19      	ldr	r3, [pc, #100]	; (8003cb8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c52:	695b      	ldr	r3, [r3, #20]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	7992      	ldrb	r2, [r2, #6]
 8003c58:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003c5a:	4b17      	ldr	r3, [pc, #92]	; (8003cb8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c5c:	695b      	ldr	r3, [r3, #20]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	785b      	ldrb	r3, [r3, #1]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d105      	bne.n	8003c72 <TSL_tkey_TouchStateProcess+0xa6>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 8003c66:	4b14      	ldr	r3, [pc, #80]	; (8003cb8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c68:	695b      	ldr	r3, [r3, #20]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	2206      	movs	r2, #6
 8003c6e:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_PROX_TOUCH;
      }
      return;
 8003c70:	e020      	b.n	8003cb4 <TSL_tkey_TouchStateProcess+0xe8>
        THIS_STATEID = TSL_STATEID_DEB_PROX_TOUCH;
 8003c72:	4b11      	ldr	r3, [pc, #68]	; (8003cb8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c74:	695b      	ldr	r3, [r3, #20]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	2209      	movs	r2, #9
 8003c7a:	701a      	strb	r2, [r3, #0]
      return;
 8003c7c:	e01a      	b.n	8003cb4 <TSL_tkey_TouchStateProcess+0xe8>
    }
#endif

    THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 8003c7e:	4b0e      	ldr	r3, [pc, #56]	; (8003cb8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c80:	695b      	ldr	r3, [r3, #20]
 8003c82:	685a      	ldr	r2, [r3, #4]
 8003c84:	4b0c      	ldr	r3, [pc, #48]	; (8003cb8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c86:	695b      	ldr	r3, [r3, #20]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	7a12      	ldrb	r2, [r2, #8]
 8003c8c:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8003c8e:	4b0a      	ldr	r3, [pc, #40]	; (8003cb8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c90:	695b      	ldr	r3, [r3, #20]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	785b      	ldrb	r3, [r3, #1]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d105      	bne.n	8003ca6 <TSL_tkey_TouchStateProcess+0xda>
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
 8003c9a:	4b07      	ldr	r3, [pc, #28]	; (8003cb8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c9c:	695b      	ldr	r3, [r3, #20]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	2202      	movs	r2, #2
 8003ca2:	701a      	strb	r2, [r3, #0]
 8003ca4:	e006      	b.n	8003cb4 <TSL_tkey_TouchStateProcess+0xe8>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_TOUCH;
 8003ca6:	4b04      	ldr	r3, [pc, #16]	; (8003cb8 <TSL_tkey_TouchStateProcess+0xec>)
 8003ca8:	695b      	ldr	r3, [r3, #20]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	2205      	movs	r2, #5
 8003cae:	701a      	strb	r2, [r3, #0]
 8003cb0:	e000      	b.n	8003cb4 <TSL_tkey_TouchStateProcess+0xe8>
      return; // Normal operation, stay in Touch state
 8003cb2:	46c0      	nop			; (mov r8, r8)
    }

  }
}
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	2000010c 	.word	0x2000010c

08003cbc <TSL_tkey_DebErrorStateProcess>:
  * @brief  Debounce error state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_DebErrorStateProcess(void)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b082      	sub	sp, #8
 8003cc0:	af00      	add	r7, sp, #0
  volatile TSL_StateMask_enum_T mask;

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003cc2:	4b30      	ldr	r3, [pc, #192]	; (8003d84 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8003cc4:	695b      	ldr	r3, [r3, #20]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	781b      	ldrb	r3, [r3, #0]
 8003cca:	075b      	lsls	r3, r3, #29
 8003ccc:	0f9b      	lsrs	r3, r3, #30
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	001a      	movs	r2, r3
 8003cd2:	2302      	movs	r3, #2
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	d018      	beq.n	8003d0a <TSL_tkey_DebErrorStateProcess+0x4e>
  {
    if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8003cd8:	4b2a      	ldr	r3, [pc, #168]	; (8003d84 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8003cda:	695b      	ldr	r3, [r3, #20]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	785b      	ldrb	r3, [r3, #1]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d006      	beq.n	8003cf2 <TSL_tkey_DebErrorStateProcess+0x36>
 8003ce4:	4b27      	ldr	r3, [pc, #156]	; (8003d84 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8003ce6:	695b      	ldr	r3, [r3, #20]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	785a      	ldrb	r2, [r3, #1]
 8003cec:	3a01      	subs	r2, #1
 8003cee:	b2d2      	uxtb	r2, r2
 8003cf0:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8003cf2:	4b24      	ldr	r3, [pc, #144]	; (8003d84 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8003cf4:	695b      	ldr	r3, [r3, #20]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	785b      	ldrb	r3, [r3, #1]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d13d      	bne.n	8003d7a <TSL_tkey_DebErrorStateProcess+0xbe>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8003cfe:	4b21      	ldr	r3, [pc, #132]	; (8003d84 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8003d00:	695b      	ldr	r3, [r3, #20]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	220d      	movs	r2, #13
 8003d06:	701a      	strb	r2, [r3, #0]
      default:
        TSL_tkey_SetStateCalibration(0);
        break;
    }
  }
}
 8003d08:	e037      	b.n	8003d7a <TSL_tkey_DebErrorStateProcess+0xbe>
    mask = TSL_tkey_GetStateMask();
 8003d0a:	f7ff fa41 	bl	8003190 <TSL_tkey_GetStateMask>
 8003d0e:	0003      	movs	r3, r0
 8003d10:	001a      	movs	r2, r3
 8003d12:	1dfb      	adds	r3, r7, #7
 8003d14:	701a      	strb	r2, [r3, #0]
    mask &= (TSL_StateMask_enum_T)(~(TSL_STATE_DEBOUNCE_BIT_MASK | TSL_STATE_ERROR_BIT_MASK));
 8003d16:	1dfb      	adds	r3, r7, #7
 8003d18:	781b      	ldrb	r3, [r3, #0]
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	225f      	movs	r2, #95	; 0x5f
 8003d1e:	4013      	ands	r3, r2
 8003d20:	b2da      	uxtb	r2, r3
 8003d22:	1dfb      	adds	r3, r7, #7
 8003d24:	701a      	strb	r2, [r3, #0]
    switch (mask)
 8003d26:	1dfb      	adds	r3, r7, #7
 8003d28:	781b      	ldrb	r3, [r3, #0]
 8003d2a:	b2db      	uxtb	r3, r3
 8003d2c:	2b08      	cmp	r3, #8
 8003d2e:	d01a      	beq.n	8003d66 <TSL_tkey_DebErrorStateProcess+0xaa>
 8003d30:	dc1f      	bgt.n	8003d72 <TSL_tkey_DebErrorStateProcess+0xb6>
 8003d32:	2b04      	cmp	r3, #4
 8003d34:	d011      	beq.n	8003d5a <TSL_tkey_DebErrorStateProcess+0x9e>
 8003d36:	dc1c      	bgt.n	8003d72 <TSL_tkey_DebErrorStateProcess+0xb6>
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d002      	beq.n	8003d42 <TSL_tkey_DebErrorStateProcess+0x86>
 8003d3c:	2b02      	cmp	r3, #2
 8003d3e:	d006      	beq.n	8003d4e <TSL_tkey_DebErrorStateProcess+0x92>
 8003d40:	e017      	b.n	8003d72 <TSL_tkey_DebErrorStateProcess+0xb6>
        THIS_STATEID = TSL_STATEID_RELEASE;
 8003d42:	4b10      	ldr	r3, [pc, #64]	; (8003d84 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8003d44:	695b      	ldr	r3, [r3, #20]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	2202      	movs	r2, #2
 8003d4a:	701a      	strb	r2, [r3, #0]
        break;
 8003d4c:	e015      	b.n	8003d7a <TSL_tkey_DebErrorStateProcess+0xbe>
        THIS_STATEID = TSL_STATEID_PROX;
 8003d4e:	4b0d      	ldr	r3, [pc, #52]	; (8003d84 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8003d50:	695b      	ldr	r3, [r3, #20]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	2206      	movs	r2, #6
 8003d56:	701a      	strb	r2, [r3, #0]
        break;
 8003d58:	e00f      	b.n	8003d7a <TSL_tkey_DebErrorStateProcess+0xbe>
        THIS_STATEID = TSL_STATEID_DETECT;
 8003d5a:	4b0a      	ldr	r3, [pc, #40]	; (8003d84 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8003d5c:	695b      	ldr	r3, [r3, #20]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	220a      	movs	r2, #10
 8003d62:	701a      	strb	r2, [r3, #0]
        break;
 8003d64:	e009      	b.n	8003d7a <TSL_tkey_DebErrorStateProcess+0xbe>
        THIS_STATEID = TSL_STATEID_TOUCH;
 8003d66:	4b07      	ldr	r3, [pc, #28]	; (8003d84 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8003d68:	695b      	ldr	r3, [r3, #20]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	220c      	movs	r2, #12
 8003d6e:	701a      	strb	r2, [r3, #0]
        break;
 8003d70:	e003      	b.n	8003d7a <TSL_tkey_DebErrorStateProcess+0xbe>
        TSL_tkey_SetStateCalibration(0);
 8003d72:	2000      	movs	r0, #0
 8003d74:	f7ff f9c2 	bl	80030fc <TSL_tkey_SetStateCalibration>
        break;
 8003d78:	46c0      	nop			; (mov r8, r8)
}
 8003d7a:	46c0      	nop			; (mov r8, r8)
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	b002      	add	sp, #8
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	46c0      	nop			; (mov r8, r8)
 8003d84:	2000010c 	.word	0x2000010c

08003d88 <MX_TOUCHSENSING_Init>:
/* USER CODE BEGIN 2 */
/* USER CODE END 2 */

/* TOUCHSENSING init function */
void MX_TOUCHSENSING_Init(void)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	af00      	add	r7, sp, #0
/***************************************/
   /**
  */

  tsl_user_Init();
 8003d8c:	f000 f804 	bl	8003d98 <tsl_user_Init>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 8003d90:	46c0      	nop			; (mov r8, r8)
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
	...

08003d98 <tsl_user_Init>:
  * @brief  Initialize the STMTouch Driver
  * @param  None
  * @retval None
  */
void tsl_user_Init(void)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	af00      	add	r7, sp, #0
  TSL_obj_GroupInit(&MyObjGroup); /* Init Objects */
 8003d9c:	4b06      	ldr	r3, [pc, #24]	; (8003db8 <tsl_user_Init+0x20>)
 8003d9e:	0018      	movs	r0, r3
 8003da0:	f7fe ffc8 	bl	8002d34 <TSL_obj_GroupInit>

  TSL_Init(MyBanks); /* Init acquisition module */
 8003da4:	4b05      	ldr	r3, [pc, #20]	; (8003dbc <tsl_user_Init+0x24>)
 8003da6:	0018      	movs	r0, r3
 8003da8:	f7fe fabc 	bl	8002324 <TSL_Init>

  tsl_user_SetThresholds(); /* Init thresholds for each object individually (optional) */
 8003dac:	f000 f89e 	bl	8003eec <tsl_user_SetThresholds>
}
 8003db0:	46c0      	nop			; (mov r8, r8)
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}
 8003db6:	46c0      	nop			; (mov r8, r8)
 8003db8:	2000000c 	.word	0x2000000c
 8003dbc:	08003fd8 	.word	0x08003fd8

08003dc0 <tsl_user_Exec>:
  * @brief  Execute STMTouch Driver main State machine
  * @param  None
  * @retval status Return TSL_STATUS_OK if the acquisition is done
  */
tsl_user_status_t tsl_user_Exec(void)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
  static uint32_t idx_bank = 0;
  static uint32_t config_done = 0;
  tsl_user_status_t status = TSL_USER_STATUS_BUSY;
 8003dc6:	1dfb      	adds	r3, r7, #7
 8003dc8:	2200      	movs	r2, #0
 8003dca:	701a      	strb	r2, [r3, #0]

  /* Configure and start bank acquisition */
  if (!config_done)
 8003dcc:	4b2c      	ldr	r3, [pc, #176]	; (8003e80 <tsl_user_Exec+0xc0>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d10a      	bne.n	8003dea <tsl_user_Exec+0x2a>
  {
/* USER CODE BEGIN not config_done start*/

/* USER CODE END not config_done start*/
    TSL_acq_BankConfig(idx_bank);
 8003dd4:	4b2b      	ldr	r3, [pc, #172]	; (8003e84 <tsl_user_Exec+0xc4>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	0018      	movs	r0, r3
 8003ddc:	f7fe fc62 	bl	80026a4 <TSL_acq_BankConfig>
    TSL_acq_BankStartAcq();
 8003de0:	f7fe fccc 	bl	800277c <TSL_acq_BankStartAcq>
    config_done = 1;
 8003de4:	4b26      	ldr	r3, [pc, #152]	; (8003e80 <tsl_user_Exec+0xc0>)
 8003de6:	2201      	movs	r2, #1
 8003de8:	601a      	str	r2, [r3, #0]

/* USER CODE END not config_done */
  }

  /* Check end of acquisition (polling mode) and read result */
  if (TSL_acq_BankWaitEOC() == TSL_STATUS_OK)
 8003dea:	f7fe fd07 	bl	80027fc <TSL_acq_BankWaitEOC>
 8003dee:	1e03      	subs	r3, r0, #0
 8003df0:	d10f      	bne.n	8003e12 <tsl_user_Exec+0x52>
  {
/* USER CODE BEGIN end of acquisition start*/

/* USER CODE END end of acquisition start*/
    STMSTUDIO_LOCK;
    TSL_acq_BankGetResult(idx_bank, 0, 0);
 8003df2:	4b24      	ldr	r3, [pc, #144]	; (8003e84 <tsl_user_Exec+0xc4>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	b2db      	uxtb	r3, r3
 8003df8:	2200      	movs	r2, #0
 8003dfa:	2100      	movs	r1, #0
 8003dfc:	0018      	movs	r0, r3
 8003dfe:	f7fe fabf 	bl	8002380 <TSL_acq_BankGetResult>
    STMSTUDIO_UNLOCK;
    idx_bank++; /* Next bank */
 8003e02:	4b20      	ldr	r3, [pc, #128]	; (8003e84 <tsl_user_Exec+0xc4>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	1c5a      	adds	r2, r3, #1
 8003e08:	4b1e      	ldr	r3, [pc, #120]	; (8003e84 <tsl_user_Exec+0xc4>)
 8003e0a:	601a      	str	r2, [r3, #0]
    config_done = 0;
 8003e0c:	4b1c      	ldr	r3, [pc, #112]	; (8003e80 <tsl_user_Exec+0xc0>)
 8003e0e:	2200      	movs	r2, #0
 8003e10:	601a      	str	r2, [r3, #0]
  }

  /* Process objects, DxS and ECS
     Check if all banks have been acquired
  */
  if (idx_bank > TSLPRM_TOTAL_BANKS-1)
 8003e12:	4b1c      	ldr	r3, [pc, #112]	; (8003e84 <tsl_user_Exec+0xc4>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d928      	bls.n	8003e6c <tsl_user_Exec+0xac>
  {
/* USER CODE BEGIN before reset*/

/* USER CODE END before reset*/
    /* Reset flags for next banks acquisition */
    idx_bank = 0;
 8003e1a:	4b1a      	ldr	r3, [pc, #104]	; (8003e84 <tsl_user_Exec+0xc4>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	601a      	str	r2, [r3, #0]
    config_done = 0;
 8003e20:	4b17      	ldr	r3, [pc, #92]	; (8003e80 <tsl_user_Exec+0xc0>)
 8003e22:	2200      	movs	r2, #0
 8003e24:	601a      	str	r2, [r3, #0]

    /* Process Objects */
    TSL_obj_GroupProcess(&MyObjGroup);
 8003e26:	4b18      	ldr	r3, [pc, #96]	; (8003e88 <tsl_user_Exec+0xc8>)
 8003e28:	0018      	movs	r0, r3
 8003e2a:	f7fe ffdf 	bl	8002dec <TSL_obj_GroupProcess>

    /* DxS processing (if TSLPRM_USE_DXS option is set) */
    TSL_dxs_FirstObj(&MyObjGroup);
 8003e2e:	4b16      	ldr	r3, [pc, #88]	; (8003e88 <tsl_user_Exec+0xc8>)
 8003e30:	0018      	movs	r0, r3
 8003e32:	f7fe fd7c 	bl	800292e <TSL_dxs_FirstObj>

    /* ECS every TSLPRM_ECS_DELAY (in ms) */
    if (TSL_tim_CheckDelay_ms(TSLPRM_ECS_DELAY, &ECSLastTick) == TSL_STATUS_OK)
 8003e36:	4a15      	ldr	r2, [pc, #84]	; (8003e8c <tsl_user_Exec+0xcc>)
 8003e38:	23fa      	movs	r3, #250	; 0xfa
 8003e3a:	005b      	lsls	r3, r3, #1
 8003e3c:	0011      	movs	r1, r2
 8003e3e:	0018      	movs	r0, r3
 8003e40:	f7ff f874 	bl	8002f2c <TSL_tim_CheckDelay_ms>
 8003e44:	1e03      	subs	r3, r0, #0
 8003e46:	d10d      	bne.n	8003e64 <tsl_user_Exec+0xa4>
    {
      if (TSL_ecs_Process(&MyObjGroup) == TSL_STATUS_OK)
 8003e48:	4b0f      	ldr	r3, [pc, #60]	; (8003e88 <tsl_user_Exec+0xc8>)
 8003e4a:	0018      	movs	r0, r3
 8003e4c:	f7fe ff02 	bl	8002c54 <TSL_ecs_Process>
 8003e50:	1e03      	subs	r3, r0, #0
 8003e52:	d103      	bne.n	8003e5c <tsl_user_Exec+0x9c>
      {
        status = TSL_USER_STATUS_OK_ECS_ON;
 8003e54:	1dfb      	adds	r3, r7, #7
 8003e56:	2202      	movs	r2, #2
 8003e58:	701a      	strb	r2, [r3, #0]
 8003e5a:	e00a      	b.n	8003e72 <tsl_user_Exec+0xb2>
      }
      else
      {
        status = TSL_USER_STATUS_OK_ECS_OFF;
 8003e5c:	1dfb      	adds	r3, r7, #7
 8003e5e:	2203      	movs	r2, #3
 8003e60:	701a      	strb	r2, [r3, #0]
 8003e62:	e006      	b.n	8003e72 <tsl_user_Exec+0xb2>
      }
    }
    else
    {
      status = TSL_USER_STATUS_OK_NO_ECS;
 8003e64:	1dfb      	adds	r3, r7, #7
 8003e66:	2201      	movs	r2, #1
 8003e68:	701a      	strb	r2, [r3, #0]
 8003e6a:	e002      	b.n	8003e72 <tsl_user_Exec+0xb2>

/* USER CODE END Process objects */
  }
  else
  {
    status = TSL_USER_STATUS_BUSY;
 8003e6c:	1dfb      	adds	r3, r7, #7
 8003e6e:	2200      	movs	r2, #0
 8003e70:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN TSL_USER_STATUS_BUSY */

/* USER CODE END TSL_USER_STATUS_BUSY */
  }

  return status;
 8003e72:	1dfb      	adds	r3, r7, #7
 8003e74:	781b      	ldrb	r3, [r3, #0]
}
 8003e76:	0018      	movs	r0, r3
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	b002      	add	sp, #8
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	46c0      	nop			; (mov r8, r8)
 8003e80:	20000054 	.word	0x20000054
 8003e84:	20000058 	.word	0x20000058
 8003e88:	2000000c 	.word	0x2000000c
 8003e8c:	20000166 	.word	0x20000166

08003e90 <HAL_TSC_ConvCpltCallback>:
  * @param  htsc: pointer to a TSC_HandleTypeDef structure that contains
  *         the configuration information for the specified TSC.
  * @retval None
  */
void HAL_TSC_ConvCpltCallback(TSC_HandleTypeDef* htsc)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b082      	sub	sp, #8
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL_TSC_ConvCpltCallback start*/

/* USER CODE END HAL_TSC_ConvCpltCallback start*/
  TSL_acq_BankGetResult(idx_bank_it, 0, 0);
 8003e98:	4b12      	ldr	r3, [pc, #72]	; (8003ee4 <HAL_TSC_ConvCpltCallback+0x54>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	2100      	movs	r1, #0
 8003ea2:	0018      	movs	r0, r3
 8003ea4:	f7fe fa6c 	bl	8002380 <TSL_acq_BankGetResult>
  idx_bank_it++;
 8003ea8:	4b0e      	ldr	r3, [pc, #56]	; (8003ee4 <HAL_TSC_ConvCpltCallback+0x54>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	1c5a      	adds	r2, r3, #1
 8003eae:	4b0d      	ldr	r3, [pc, #52]	; (8003ee4 <HAL_TSC_ConvCpltCallback+0x54>)
 8003eb0:	601a      	str	r2, [r3, #0]
  if (idx_bank_it > TSLPRM_TOTAL_BANKS-1)
 8003eb2:	4b0c      	ldr	r3, [pc, #48]	; (8003ee4 <HAL_TSC_ConvCpltCallback+0x54>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d908      	bls.n	8003ecc <HAL_TSC_ConvCpltCallback+0x3c>
  {
    // End of all banks acquisition, restart bank 0 in while(1) loop (This is a choice)
    idx_bank_it=0;
 8003eba:	4b0a      	ldr	r3, [pc, #40]	; (8003ee4 <HAL_TSC_ConvCpltCallback+0x54>)
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	601a      	str	r2, [r3, #0]
    acq_done_it++;
 8003ec0:	4b09      	ldr	r3, [pc, #36]	; (8003ee8 <HAL_TSC_ConvCpltCallback+0x58>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	1c5a      	adds	r2, r3, #1
 8003ec6:	4b08      	ldr	r3, [pc, #32]	; (8003ee8 <HAL_TSC_ConvCpltCallback+0x58>)
 8003ec8:	601a      	str	r2, [r3, #0]
    TSL_acq_BankStartAcq_IT();
  }
/* USER CODE BEGIN HAL_TSC_ConvCpltCallback*/

/* USER CODE END HAL_TSC_ConvCpltCallback*/
}
 8003eca:	e007      	b.n	8003edc <HAL_TSC_ConvCpltCallback+0x4c>
    TSL_acq_BankConfig(idx_bank_it);
 8003ecc:	4b05      	ldr	r3, [pc, #20]	; (8003ee4 <HAL_TSC_ConvCpltCallback+0x54>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	0018      	movs	r0, r3
 8003ed4:	f7fe fbe6 	bl	80026a4 <TSL_acq_BankConfig>
    TSL_acq_BankStartAcq_IT();
 8003ed8:	f7fe fc70 	bl	80027bc <TSL_acq_BankStartAcq_IT>
}
 8003edc:	46c0      	nop			; (mov r8, r8)
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	b002      	add	sp, #8
 8003ee2:	bd80      	pop	{r7, pc}
 8003ee4:	2000004c 	.word	0x2000004c
 8003ee8:	20000050 	.word	0x20000050

08003eec <tsl_user_SetThresholds>:
  * @brief  Set thresholds for each object (optional).
  * @param  None
  * @retval None
  */
void tsl_user_SetThresholds(void)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	af00      	add	r7, sp, #0
  /* Example: Decrease the Detect thresholds for the TKEY 0
  MyTKeys_Param[0].DetectInTh -= 10;
  MyTKeys_Param[0].DetectOutTh -= 10;
  */
/* USER CODE END Tsl_user_SetThresholds */
  }
 8003ef0:	46c0      	nop			; (mov r8, r8)
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}

08003ef6 <MyTKeys_ErrorStateProcess>:
  * @brief  Executed when a sensor is in Error state
  * @param  None
  * @retval None
  */
  void MyTKeys_ErrorStateProcess(void)
{
 8003ef6:	b580      	push	{r7, lr}
 8003ef8:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MyTKeys_ErrorStateProcess */
  /* Add here your own processing when a sensor is in Error state */
/* USER CODE END MyTKeys_ErrorStateProcess */
}
 8003efa:	46c0      	nop			; (mov r8, r8)
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}

08003f00 <MyTKeys_OffStateProcess>:
  * @brief  Executed when a sensor is in Off state
  * @param  None
  * @retval None
  */
void MyTKeys_OffStateProcess(void)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MyTKeys_OffStateProcess */
  /* Add here your own processing when a sensor is in Off state */
/* USER CODE END MyTKeys_OffStateProcess */
}
 8003f04:	46c0      	nop			; (mov r8, r8)
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
	...

08003f0c <__libc_init_array>:
 8003f0c:	b570      	push	{r4, r5, r6, lr}
 8003f0e:	2600      	movs	r6, #0
 8003f10:	4d0c      	ldr	r5, [pc, #48]	; (8003f44 <__libc_init_array+0x38>)
 8003f12:	4c0d      	ldr	r4, [pc, #52]	; (8003f48 <__libc_init_array+0x3c>)
 8003f14:	1b64      	subs	r4, r4, r5
 8003f16:	10a4      	asrs	r4, r4, #2
 8003f18:	42a6      	cmp	r6, r4
 8003f1a:	d109      	bne.n	8003f30 <__libc_init_array+0x24>
 8003f1c:	2600      	movs	r6, #0
 8003f1e:	f000 f821 	bl	8003f64 <_init>
 8003f22:	4d0a      	ldr	r5, [pc, #40]	; (8003f4c <__libc_init_array+0x40>)
 8003f24:	4c0a      	ldr	r4, [pc, #40]	; (8003f50 <__libc_init_array+0x44>)
 8003f26:	1b64      	subs	r4, r4, r5
 8003f28:	10a4      	asrs	r4, r4, #2
 8003f2a:	42a6      	cmp	r6, r4
 8003f2c:	d105      	bne.n	8003f3a <__libc_init_array+0x2e>
 8003f2e:	bd70      	pop	{r4, r5, r6, pc}
 8003f30:	00b3      	lsls	r3, r6, #2
 8003f32:	58eb      	ldr	r3, [r5, r3]
 8003f34:	4798      	blx	r3
 8003f36:	3601      	adds	r6, #1
 8003f38:	e7ee      	b.n	8003f18 <__libc_init_array+0xc>
 8003f3a:	00b3      	lsls	r3, r6, #2
 8003f3c:	58eb      	ldr	r3, [r5, r3]
 8003f3e:	4798      	blx	r3
 8003f40:	3601      	adds	r6, #1
 8003f42:	e7f2      	b.n	8003f2a <__libc_init_array+0x1e>
 8003f44:	080040ec 	.word	0x080040ec
 8003f48:	080040ec 	.word	0x080040ec
 8003f4c:	080040ec 	.word	0x080040ec
 8003f50:	080040f0 	.word	0x080040f0

08003f54 <memset>:
 8003f54:	0003      	movs	r3, r0
 8003f56:	1882      	adds	r2, r0, r2
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d100      	bne.n	8003f5e <memset+0xa>
 8003f5c:	4770      	bx	lr
 8003f5e:	7019      	strb	r1, [r3, #0]
 8003f60:	3301      	adds	r3, #1
 8003f62:	e7f9      	b.n	8003f58 <memset+0x4>

08003f64 <_init>:
 8003f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f66:	46c0      	nop			; (mov r8, r8)
 8003f68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f6a:	bc08      	pop	{r3}
 8003f6c:	469e      	mov	lr, r3
 8003f6e:	4770      	bx	lr

08003f70 <_fini>:
 8003f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f72:	46c0      	nop			; (mov r8, r8)
 8003f74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f76:	bc08      	pop	{r3}
 8003f78:	469e      	mov	lr, r3
 8003f7a:	4770      	bx	lr
